#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Apr 24 16:13:54 2023
# Process ID: 38609
# Current directory: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx
# Command line: vivado
# Log file: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado.log
# Journal file: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado.jou
# Running On: luiscarlos-GL552VX, OS: Linux, CPU Frequency: 2600.000 MHz, CPU Physical cores: 4, Host memory: 8225 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/luiscarlos/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
WARNING: [Board 49-26] cannot add Board Part avnet.com:zuboard_1cg:part0:1.0 available at /home/luiscarlos/Downloads/avnet/bdf/zub1cg/1.0/board.xml as part xczu1cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:zuboard_1cg:part0:1.0 available at /home/luiscarlos/Downloads/avnet/bdf/zub1cg/1.0/board.xml as part xczu1cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:zuboard_1cg:part0:1.0 available at /home/luiscarlos/Downloads/avnet/bdf/zub1cg/1.0/board.xml as part xczu1cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:zuboard_1cg:part0:1.0 available at /home/luiscarlos/Downloads/avnet/bdf/zub1cg/1.0/board.xml as part xczu1cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project ultra96v2_dfx /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx -part xczu3eg-sbva484-1-i
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 7741.031 ; gain = 23.012 ; free physical = 132 ; free virtual = 13040
set_property board_part avnet.com:ultra96v2:part0:1.2 [current_project]
add_files -norecurse -scan_for_includes /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/src/design/icap_inst.v
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-2613] The output directory /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1 for design_1 cannot be found.
create_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7856.895 ; gain = 6.660 ; free physical = 137 ; free virtual = 12745
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0
CRITICAL WARNING: [PSU-1]  Actual device frequency is : 479.995209. Minimum actual device frequency supported for DDR for current part is 500.000000. 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
create_bd_cell -type hier rp_1
/rp_1
delete_bd_objs [get_bd_cells rp_1]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/maxihpm1_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {0x53}] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins xlconstant_0/dout]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <GPIO>.
regenerate_bd_layout
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
startgroup
set_property -dict [list CONFIG.PSU__USE__S_AXI_GP0 {1}] [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dfx_controller:1.0 dfx_controller_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/dfx_controller_0/M_AXI_MEM} Slave {/zynq_ultra_ps_e_0/S_AXI_HPC0_FPD} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HPC0_FPD]
Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW' is being assigned into address space '/dfx_controller_0/Data' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM' is being assigned into address space '/dfx_controller_0/Data' at <0xFF00_0000 [ 16M ]>.
WARNING: [BD 41-1051] Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM' with 'register' usage does not match address space '/dfx_controller_0/Data' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /dfx_controller_0/Data.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/dfx_controller_0/s_axi_reg} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins dfx_controller_0/s_axi_reg]
WARNING: [BD 41-1743] Cannot assign slave segment '/dfx_controller_0/s_axi_reg/Reg' into address space '/zynq_ultra_ps_e_0/Data' because no available apertures exist. This assignment will be automatically excluded.
Slave segment '/dfx_controller_0/s_axi_reg/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_0000 [ 64K ]>.
connect_bd_net [get_bd_pins dfx_controller_0/icap_clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins dfx_controller_0/icap_reset] [get_bd_pins rst_ps8_0_100M/peripheral_aresetn]
create_bd_cell -type module -reference icap_inst icap_inst_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'ICAP' of definition 'xilinx.com:interface:icap:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ICAP' of definition 'xilinx.com:interface:icap:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
regenerate_bd_layout
set_property location {3 946 -22} [get_bd_cells icap_inst_0]
connect_bd_intf_net [get_bd_intf_pins icap_inst_0/ICAP] [get_bd_intf_pins dfx_controller_0/ICAP]
connect_bd_net [get_bd_pins icap_inst_0/CLK] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
regenerate_bd_layout
regenerate_bd_layout
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_labels property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_labels property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_labels property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_labels property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_labels property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_labels property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
startgroup
set_property -dict [list CONFIG.ALL_PARAMS {HAS_AXI_LITE_IF 1 RESET_ACTIVE_LEVEL 0 CP_FIFO_DEPTH 32 CP_FIFO_TYPE lutram CDC_STAGES 6 VS {VS_1 {ID 0 NAME VS_1 RM {RP_1 {ID 0 NAME RP_1 BS {0 {ID 0 ADDR 0 SIZE 0 CLEAR 0}}}} POR_RM RP_1 HAS_POR_RM 1} VS_2 {ID 1 NAME VS_2 RM {RP_2 {ID 0 NAME RP_2 BS {0 {ID 0 ADDR 0 SIZE 0 CLEAR 0}}}} HAS_POR_RM 1 POR_RM RP_2} VS_3 {ID 2 NAME VS_3 RM {RP_3 {ID 0 NAME RP_3 BS {0 {ID 0 ADDR 0 SIZE 0 CLEAR 0}}}}}} CP_FAMILY ultrascale_plus DIRTY 0} CONFIG.GUI_SELECT_VS {2} CONFIG.GUI_VS_NEW_NAME {VS_3} CONFIG.GUI_VS_HAS_POR_RM {0} CONFIG.GUI_VS_POR_RM {0} CONFIG.GUI_SELECT_RM {0} CONFIG.GUI_RM_NEW_NAME {RP_3} CONFIG.GUI_SELECT_TRIGGER_0 {0} CONFIG.GUI_SELECT_TRIGGER_1 {0} CONFIG.GUI_SELECT_TRIGGER_2 {0} CONFIG.GUI_SELECT_TRIGGER_3 {0}] [get_bd_cells dfx_controller_0]
endgroup
group_bd_cells RP_1 [get_bd_cells axi_gpio_0] [get_bd_cells xlconstant_0]
validate_bd_design
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(4)
validate_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 9494.926 ; gain = 0.000 ; free physical = 139 ; free virtual = 12046
regenerate_bd_layout
ungroup_bd_cells [get_bd_cells RP_1]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconstant_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {0}] [get_bd_cells axi_gpio_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl
INFO: [BoardRule 102-9] connect_bd_intf_net /gpio_rtl /axi_gpio_0/GPIO
WARNING: [BoardRule 102-1] Board automation did not generate location constraint for /axi_gpio_0/GPIO. Users may need to specify the location constraint manually.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_3
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {4 1787 539} [get_bd_cells xlconstant_0]
set_property location {4.5 1804 579} [get_bd_cells xlconstant_0]
set_property location {4 1404 497} [get_bd_cells axi_gpio_1]
set_property location {4.5 1715 509} [get_bd_cells xlconstant_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_1]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
delete_bd_objs [get_bd_cells xlconstant_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
WARNING: [BD 41-1743] Cannot assign slave segment '/axi_gpio_1/S_AXI/Reg' into address space '/zynq_ultra_ps_e_0/Data' because no available apertures exist. This assignment will be automatically excluded.
Slave segment '/axi_gpio_1/S_AXI/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA002_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_gpio_2/S_AXI} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_2/S_AXI]
WARNING: [BD 41-1743] Cannot assign slave segment '/axi_gpio_2/S_AXI/Reg' into address space '/zynq_ultra_ps_e_0/Data' because no available apertures exist. This assignment will be automatically excluded.
Slave segment '/axi_gpio_2/S_AXI/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA003_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_gpio_3/S_AXI} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_3/S_AXI]
WARNING: [BD 41-1743] Cannot assign slave segment '/axi_gpio_3/S_AXI/Reg' into address space '/zynq_ultra_ps_e_0/Data' because no available apertures exist. This assignment will be automatically excluded.
Slave segment '/axi_gpio_3/S_AXI/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA004_0000 [ 64K ]>.
endgroup
group_bd_cells RP_1 [get_bd_cells axi_gpio_1]
group_bd_cells RP_2 [get_bd_cells axi_gpio_2]
group_bd_cells RP_3 [get_bd_cells axi_gpio_3]
regenerate_bd_layout
validate_bd_design
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(4)
startgroup
set curdesign [current_bd_design]
create_bd_design -cell [get_bd_cells /RP_1] RP_1_IP_const
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/RP_1_IP_const/RP_1_IP_const.bd> 
INFO: [BD 41-2613] The output directory /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/RP_1_IP_const for RP_1_IP_const cannot be found.
Slave segment '/axi_gpio_1/S_AXI/Reg' is being assigned into address space '/S_AXI' at <0xA002_0000 [ 64K ]>.
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/RP_1_IP_const/RP_1_IP_const.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/RP_1_IP_const/ui/bd_f01f2c9a.ui> 
current_bd_design $curdesign
set new_cell [create_bd_cell -type container -reference RP_1_IP_const RP_1_temp]
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/RP_1_IP_const_inst_0/RP_1_IP_const_inst_0.bd> 
Slave segment '/axi_gpio_1/S_AXI/Reg' is being assigned into address space '/S_AXI' at <0xA002_0000 [ 64K ]>.
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/RP_1_IP_const_inst_0/RP_1_IP_const_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/RP_1_IP_const_inst_0/ui/bd_5f7f485c.ui> 
replace_bd_cell [get_bd_cells /RP_1] $new_cell
delete_bd_objs  [get_bd_cells /RP_1]
set_property name RP_1 $new_cell
endgroup
current_bd_design [get_bd_designs RP_1_IP_const]
update_compile_order -fileset sources_1
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {53}] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins axi_gpio_1/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_1/gpio_io_i> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <GPIO>.
validate_bd_design
save_bd_design
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/RP_1_IP_const/RP_1_IP_const.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/RP_1_IP_const/ui/bd_f01f2c9a.ui> 
upgrade_bd_cells [get_bd_cells /RP_1]
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/RP_1_IP_const_inst_0/RP_1_IP_const_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/RP_1_IP_const_inst_0/RP_1_IP_const_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/RP_1_IP_const_inst_0/ui/bd_5f7f485c.ui> 
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /dfx_controller_0/Data.
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/RP_1_IP_const_inst_0/RP_1_IP_const_inst_0.bd> 
INFO: [BD 41-2537] Upgraded Block Design source 'RP_1_IP_const.bd' of Block Design Container </RP_1>
validate_bd_design
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(4)
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9757.004 ; gain = 0.000 ; free physical = 156 ; free virtual = 11964
startgroup
set curdesign [current_bd_design]
create_bd_design -cell [get_bd_cells /RP_3] RP_3_IP_const
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/RP_3_IP_const/RP_3_IP_const.bd> 
INFO: [BD 41-2613] The output directory /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/RP_3_IP_const for RP_3_IP_const cannot be found.
Slave segment '/axi_gpio_3/S_AXI/Reg' is being assigned into address space '/S_AXI' at <0xA004_0000 [ 64K ]>.
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/RP_3_IP_const/RP_3_IP_const.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/RP_3_IP_const/ui/bd_a565218.ui> 
current_bd_design $curdesign
set new_cell [create_bd_cell -type container -reference RP_3_IP_const RP_3_temp]
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/RP_3_IP_const_inst_0/RP_3_IP_const_inst_0.bd> 
Slave segment '/axi_gpio_3/S_AXI/Reg' is being assigned into address space '/S_AXI' at <0xA004_0000 [ 64K ]>.
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/RP_3_IP_const_inst_0/RP_3_IP_const_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/RP_3_IP_const_inst_0/ui/bd_c6ee5f5e.ui> 
replace_bd_cell [get_bd_cells /RP_3] $new_cell
delete_bd_objs  [get_bd_cells /RP_3]
set_property name RP_3 $new_cell
endgroup
current_bd_design [get_bd_designs RP_3_IP_const]
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs design_1]
validate_bd_design
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(4)
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9788.012 ; gain = 0.000 ; free physical = 151 ; free virtual = 11950
startgroup
set curdesign [current_bd_design]
create_bd_design -cell [get_bd_cells /RP_2] RP_2_IP_const
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/RP_2_IP_const/RP_2_IP_const.bd> 
INFO: [BD 41-2613] The output directory /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/RP_2_IP_const for RP_2_IP_const cannot be found.
Slave segment '/axi_gpio_2/S_AXI/Reg' is being assigned into address space '/S_AXI' at <0xA003_0000 [ 64K ]>.
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/RP_2_IP_const/RP_2_IP_const.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/RP_2_IP_const/ui/bd_fd3abf59.ui> 
current_bd_design $curdesign
set new_cell [create_bd_cell -type container -reference RP_2_IP_const RP_2_temp]
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/RP_2_IP_const_inst_0/RP_2_IP_const_inst_0.bd> 
Slave segment '/axi_gpio_2/S_AXI/Reg' is being assigned into address space '/S_AXI' at <0xA003_0000 [ 64K ]>.
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/RP_2_IP_const_inst_0/RP_2_IP_const_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/RP_2_IP_const_inst_0/ui/bd_9336d3dd.ui> 
replace_bd_cell [get_bd_cells /RP_2] $new_cell
delete_bd_objs  [get_bd_cells /RP_2]
set_property name RP_2 $new_cell
endgroup
current_bd_design [get_bd_designs RP_2_IP_const]
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs RP_3_IP_const]
validate_bd_design -force
current_bd_design [get_bd_designs RP_2_IP_const]
validate_bd_design -force
current_bd_design [get_bd_designs RP_3_IP_const]
save_bd_design
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/RP_3_IP_const/RP_3_IP_const.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/RP_3_IP_const/ui/bd_a565218.ui> 
current_bd_design [get_bd_designs RP_2_IP_const]
save_bd_design
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/RP_2_IP_const/RP_2_IP_const.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/RP_2_IP_const/ui/bd_fd3abf59.ui> 
current_bd_design [get_bd_designs design_1]
validate_bd_design
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(4)
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9854.098 ; gain = 0.000 ; free physical = 131 ; free virtual = 11914
set_property PR_FLOW 1 [current_project] 
save_bd_design
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/RP_2_IP_const_inst_0/RP_2_IP_const_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/RP_3_IP_const_inst_0/RP_3_IP_const_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/RP_1_IP_const_inst_0/RP_1_IP_const_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
create_bd_design "my_axi_const33"
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/my_axi_const33/my_axi_const33.bd> 
INFO: [BD 41-2613] The output directory /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/my_axi_const33 for my_axi_const33 cannot be found.
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {33}] [get_bd_cells xlconstant_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <GPIO>.
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_gpio_0/s_axi_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI
set_property -dict [list CONFIG.PROTOCOL [get_property CONFIG.PROTOCOL [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.ADDR_WIDTH [get_property CONFIG.ADDR_WIDTH [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.HAS_BURST [get_property CONFIG.HAS_BURST [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.HAS_LOCK [get_property CONFIG.HAS_LOCK [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.HAS_PROT [get_property CONFIG.HAS_PROT [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.HAS_CACHE [get_property CONFIG.HAS_CACHE [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.HAS_QOS [get_property CONFIG.HAS_QOS [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.HAS_REGION [get_property CONFIG.HAS_REGION [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.SUPPORTS_NARROW_BURST [get_property CONFIG.SUPPORTS_NARROW_BURST [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.MAX_BURST_LENGTH [get_property CONFIG.MAX_BURST_LENGTH [get_bd_intf_pins axi_gpio_0/S_AXI]]] [get_bd_intf_ports S_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_ports S_AXI]
endgroup
startgroup
create_bd_port -dir I -type clk -freq_hz 100000000 s_axi_aclk
connect_bd_net [get_bd_pins /axi_gpio_0/s_axi_aclk] [get_bd_ports s_axi_aclk]
endgroup
startgroup
create_bd_port -dir I -type rst s_axi_aresetn
connect_bd_net [get_bd_pins /axi_gpio_0/s_axi_aresetn] [get_bd_ports s_axi_aresetn]
endgroup
assign_bd_address
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/S_AXI' at <0x0000_0000 [ 4K ]>.
validate_bd_design
regenerate_bd_layout
save_bd_design
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/my_axi_const33/my_axi_const33.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/my_axi_const33/ui/bd_fc9687c3.ui> 
close_bd_design [get_bd_designs my_axi_const33]
current_bd_design [get_bd_designs RP_2_IP_const]
close_bd_design [get_bd_designs RP_2_IP_const]
current_bd_design [get_bd_designs RP_3_IP_const]
close_bd_design [get_bd_designs RP_3_IP_const]
close_bd_design [get_bd_designs RP_1_IP_const]
create_bd_design "my_axi_const44"
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/my_axi_const44/my_axi_const44.bd> 
INFO: [BD 41-2613] The output directory /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/my_axi_const44 for my_axi_const44 cannot be found.
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {44}] [get_bd_cells xlconstant_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <GPIO>.
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI
set_property -dict [list CONFIG.PROTOCOL [get_property CONFIG.PROTOCOL [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.ADDR_WIDTH [get_property CONFIG.ADDR_WIDTH [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.HAS_BURST [get_property CONFIG.HAS_BURST [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.HAS_LOCK [get_property CONFIG.HAS_LOCK [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.HAS_PROT [get_property CONFIG.HAS_PROT [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.HAS_CACHE [get_property CONFIG.HAS_CACHE [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.HAS_QOS [get_property CONFIG.HAS_QOS [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.HAS_REGION [get_property CONFIG.HAS_REGION [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.SUPPORTS_NARROW_BURST [get_property CONFIG.SUPPORTS_NARROW_BURST [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.MAX_BURST_LENGTH [get_property CONFIG.MAX_BURST_LENGTH [get_bd_intf_pins axi_gpio_0/S_AXI]]] [get_bd_intf_ports S_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_ports S_AXI]
endgroup
startgroup
create_bd_port -dir I -type clk -freq_hz 100000000 s_axi_aclk
connect_bd_net [get_bd_pins /axi_gpio_0/s_axi_aclk] [get_bd_ports s_axi_aclk]
endgroup
startgroup
create_bd_port -dir I -type rst s_axi_aresetn
connect_bd_net [get_bd_pins /axi_gpio_0/s_axi_aresetn] [get_bd_ports s_axi_aresetn]
endgroup
regenerate_bd_layout
assign_bd_address
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/S_AXI' at <0x0000_0000 [ 4K ]>.
validate_bd_design
save_bd_design
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/my_axi_const44/my_axi_const44.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/my_axi_const44/ui/bd_2b9b6803.ui> 
close_bd_design [get_bd_designs my_axi_const44]
create_bd_design "my_axi_const55"
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/my_axi_const55/my_axi_const55.bd> 
INFO: [BD 41-2613] The output directory /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/my_axi_const55 for my_axi_const55 cannot be found.
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins xlconstant_0/dout]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <GPIO>.
expected number but got ""
ERROR: [IP_Flow 19-3317] Tcl Error found in 'validate_PARAM_VALUE.CONST_VAL' method. expected number but got ""
expected number but got ""
ERROR: [IP_Flow 19-3317] Tcl Error found in 'validate_PARAM_VALUE.CONST_VAL' method. expected number but got ""
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {0x55}] [get_bd_cells xlconstant_0]
endgroup
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI
set_property -dict [list CONFIG.PROTOCOL [get_property CONFIG.PROTOCOL [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.ADDR_WIDTH [get_property CONFIG.ADDR_WIDTH [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.HAS_BURST [get_property CONFIG.HAS_BURST [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.HAS_LOCK [get_property CONFIG.HAS_LOCK [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.HAS_PROT [get_property CONFIG.HAS_PROT [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.HAS_CACHE [get_property CONFIG.HAS_CACHE [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.HAS_QOS [get_property CONFIG.HAS_QOS [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.HAS_REGION [get_property CONFIG.HAS_REGION [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.SUPPORTS_NARROW_BURST [get_property CONFIG.SUPPORTS_NARROW_BURST [get_bd_intf_pins axi_gpio_0/S_AXI]] CONFIG.MAX_BURST_LENGTH [get_property CONFIG.MAX_BURST_LENGTH [get_bd_intf_pins axi_gpio_0/S_AXI]]] [get_bd_intf_ports S_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_ports S_AXI]
endgroup
startgroup
create_bd_port -dir I -type clk -freq_hz 100000000 s_axi_aclk
connect_bd_net [get_bd_pins /axi_gpio_0/s_axi_aclk] [get_bd_ports s_axi_aclk]
endgroup
startgroup
create_bd_port -dir I -type rst s_axi_aresetn
connect_bd_net [get_bd_pins /axi_gpio_0/s_axi_aresetn] [get_bd_ports s_axi_aresetn]
endgroup
regenerate_bd_layout
assign_bd_address
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/S_AXI' at <0x0000_0000 [ 4K ]>.
validate_bd_design
save_bd_design
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/my_axi_const55/my_axi_const55.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/my_axi_const55/ui/bd_5aa04843.ui> 
close_bd_design [get_bd_designs my_axi_const55]
current_bd_design [get_bd_designs design_1]
open_bd_design {/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/my_axi_const33/my_axi_const33.bd}
Reading block design file </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/my_axi_const33/my_axi_const33.bd>...
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Successfully read diagram <my_axi_const33> from block design file </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/my_axi_const33/my_axi_const33.bd>
startgroup
set_property -dict [list CONFIG.CONST_VAL {0x33}] [get_bd_cells xlconstant_0]
endgroup
validate_bd_design
save_bd_design
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/my_axi_const33/my_axi_const33.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/my_axi_const33/ui/bd_fc9687c3.ui> 
current_bd_design [get_bd_designs design_1]
current_bd_design [get_bd_designs my_axi_const33]
close_bd_design [get_bd_designs my_axi_const33]
current_bd_design [get_bd_designs design_1]
open_bd_design {/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/my_axi_const44/my_axi_const44.bd}
Reading block design file </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/my_axi_const44/my_axi_const44.bd>...
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Successfully read diagram <my_axi_const44> from block design file </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/my_axi_const44/my_axi_const44.bd>
startgroup
set_property -dict [list CONFIG.CONST_VAL {0x44}] [get_bd_cells xlconstant_0]
endgroup
validate_bd_design
regenerate_bd_layout
save_bd_design
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/my_axi_const44/my_axi_const44.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/my_axi_const44/ui/bd_2b9b6803.ui> 
current_bd_design [get_bd_designs design_1]
current_bd_design [get_bd_designs my_axi_const44]
close_bd_design [get_bd_designs my_axi_const44]
current_bd_design [get_bd_designs design_1]
set_property -dict [list CONFIG.ACTIVE_SYNTH_BD {my_axi_const33.bd} CONFIG.LOCK_PROPAGATE {true} CONFIG.ACTIVE_SIM_BD {my_axi_const33.bd} CONFIG.LIST_SYNTH_BD {my_axi_const33.bd:my_axi_const44.bd:my_axi_const55.bd} CONFIG.ENABLE_DFX {true} CONFIG.LIST_SIM_BD {my_axi_const33.bd:my_axi_const44.bd:my_axi_const55.bd}] [get_bd_cells RP_1]
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/my_axi_const33_inst_0.bd> 
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/S_AXI' at <0x0000_0000 [ 4K ]>.
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/my_axi_const33_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/ui/bd_5b4ca4f3.ui> 
INFO: [BD 41-2784] Bus interface 'S_AXI' does not have any Apertures specified. The tool will preserve the current address mappings in 'design_1'. These could be different than the settings in 'my_axi_const33.bd'
INFO: [BD 41-2040] Setting my_axi_const33.bd as the Active Simulation source for RP_1
WARNING: [BD 41-2786] Please review the changes in the Address Editor to confirm the changes made to Block Design Container </RP_1>
ERROR: [BD 41-1075] Cannot assign slave segment '/RP_1/axi_gpio_0/S_AXI/Reg' into address space '/zynq_ultra_ps_e_0/Data' at address '0x0000_0000 [ 4K ]'. The proposed address '0x0000_0000 [ 4K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xA000_0000 [ 256M ]>, <0x4_0000_0000 [ 4G ]>, <0x10_0000_0000 [ 224G ]>}.
ERROR: [BD 41-1075] Cannot assign slave segment '/RP_1/axi_gpio_0/S_AXI/Reg' into address space '/zynq_ultra_ps_e_0/Data' at address '0x0000_0000 [ 4K ]'. The proposed address '0x0000_0000 [ 4K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xB000_0000 [ 256M ]>, <0x5_0000_0000 [ 4G ]>, <0x48_0000_0000 [ 224G ]>}.
INFO: [BD 41-2040] Setting my_axi_const33.bd as the Active Synthesis source for RP_1
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.ACTIVE_SYNTH_BD {my_axi_const33.bd} CONFIG.LOCK_PROPAGATE {true} CONFIG.ACTIVE_SIM_BD {my_axi_const33.bd} CONFIG.LIST_SYNTH_BD {my_axi_const33.bd:my_axi_const44.bd:my_axi_const55.bd} CONFIG.ENABLE_DFX {true} CONFIG.LIST_SIM_BD {my_axi_const33.bd:my_axi_const44.bd:my_axi_const55.bd}] [get_bd_cells RP_1]'
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property APERTURES { } [get_bd_intf_pins /RP_1/S_AXI]
current_bd_design [get_bd_designs design_1]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </RP_1/axi_gpio_0/S_AXI/Reg> is not assigned into address space </zynq_ultra_ps_e_0/Data>. Please use Address Editor to either assign or exclude it.
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/my_axi_const33_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_0/my_axi_const44_inst_0.bd> 
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/S_AXI' at <0x0000_0000 [ 4K ]>.
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_0/ui/bd_733c34b3.ui> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_0/my_axi_const55_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_0/ui/bd_8b2bc473.ui> 
INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/RP_1/S_AXI':
*  <0x0000_0000 [ 4K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps8_0_100M'
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Validating instantiation of 'my_axi_const44.bd' as part of Block Design Container </RP_1>
Validating instantiation of 'my_axi_const55.bd' as part of Block Design Container </RP_1>
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(4)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/s00_mmu/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/s00_mmu/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/s01_mmu/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/s01_mmu/M_AXI(16)
validate_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 10259.238 ; gain = 0.000 ; free physical = 173 ; free virtual = 11891
set_property -dict [list CONFIG.ACTIVE_SYNTH_BD {my_axi_const33.bd} CONFIG.LOCK_PROPAGATE {true} CONFIG.ACTIVE_SIM_BD {my_axi_const33.bd} CONFIG.LIST_SYNTH_BD {my_axi_const33.bd:my_axi_const44.bd:my_axi_const55.bd} CONFIG.ENABLE_DFX {true} CONFIG.LIST_SIM_BD {my_axi_const33.bd:my_axi_const44.bd:my_axi_const55.bd}] [get_bd_cells RP_3]
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/my_axi_const33_inst_1.bd> 
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/S_AXI' at <0x0000_0000 [ 4K ]>.
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/my_axi_const33_inst_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/ui/bd_5bcab474.ui> 
INFO: [BD 41-2784] Bus interface 'S_AXI' does not have any Apertures specified. The tool will preserve the current address mappings in 'design_1'. These could be different than the settings in 'my_axi_const33.bd'
INFO: [BD 41-2040] Setting my_axi_const33.bd as the Active Simulation source for RP_3
WARNING: [BD 41-2786] Please review the changes in the Address Editor to confirm the changes made to Block Design Container </RP_3>
ERROR: [BD 41-1075] Cannot assign slave segment '/RP_3/axi_gpio_0/S_AXI/Reg' into address space '/zynq_ultra_ps_e_0/Data' at address '0x0000_0000 [ 4K ]'. The proposed address '0x0000_0000 [ 4K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xA000_0000 [ 256M ]>, <0x4_0000_0000 [ 4G ]>, <0x10_0000_0000 [ 224G ]>}.
ERROR: [BD 41-1075] Cannot assign slave segment '/RP_3/axi_gpio_0/S_AXI/Reg' into address space '/zynq_ultra_ps_e_0/Data' at address '0x0000_0000 [ 4K ]'. The proposed address '0x0000_0000 [ 4K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xB000_0000 [ 256M ]>, <0x5_0000_0000 [ 4G ]>, <0x48_0000_0000 [ 224G ]>}.
INFO: [BD 41-2040] Setting my_axi_const33.bd as the Active Synthesis source for RP_3
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.ACTIVE_SYNTH_BD {my_axi_const33.bd} CONFIG.LOCK_PROPAGATE {true} CONFIG.ACTIVE_SIM_BD {my_axi_const33.bd} CONFIG.LIST_SYNTH_BD {my_axi_const33.bd:my_axi_const44.bd:my_axi_const55.bd} CONFIG.ENABLE_DFX {true} CONFIG.LIST_SIM_BD {my_axi_const33.bd:my_axi_const44.bd:my_axi_const55.bd}] [get_bd_cells RP_3]'
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property -dict [list CONFIG.ACTIVE_SYNTH_BD {my_axi_const33.bd} CONFIG.LOCK_PROPAGATE {true} CONFIG.ACTIVE_SIM_BD {my_axi_const33.bd} CONFIG.LIST_SYNTH_BD {my_axi_const33.bd:my_axi_const44.bd:my_axi_const55.bd} CONFIG.ENABLE_DFX {true} CONFIG.LIST_SIM_BD {my_axi_const33.bd:my_axi_const44.bd:my_axi_const55.bd}] [get_bd_cells RP_2]
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/my_axi_const33_inst_2.bd> 
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/S_AXI' at <0x0000_0000 [ 4K ]>.
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/my_axi_const33_inst_2.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/ui/bd_5c48c3f5.ui> 
INFO: [BD 41-2784] Bus interface 'S_AXI' does not have any Apertures specified. The tool will preserve the current address mappings in 'design_1'. These could be different than the settings in 'my_axi_const33.bd'
INFO: [BD 41-2040] Setting my_axi_const33.bd as the Active Simulation source for RP_2
WARNING: [BD 41-2786] Please review the changes in the Address Editor to confirm the changes made to Block Design Container </RP_2>
ERROR: [BD 41-1075] Cannot assign slave segment '/RP_2/axi_gpio_0/S_AXI/Reg' into address space '/zynq_ultra_ps_e_0/Data' at address '0x0000_0000 [ 4K ]'. The proposed address '0x0000_0000 [ 4K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xA000_0000 [ 256M ]>, <0x4_0000_0000 [ 4G ]>, <0x10_0000_0000 [ 224G ]>}.
ERROR: [BD 41-1075] Cannot assign slave segment '/RP_2/axi_gpio_0/S_AXI/Reg' into address space '/zynq_ultra_ps_e_0/Data' at address '0x0000_0000 [ 4K ]'. The proposed address '0x0000_0000 [ 4K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xB000_0000 [ 256M ]>, <0x5_0000_0000 [ 4G ]>, <0x48_0000_0000 [ 224G ]>}.
INFO: [BD 41-2040] Setting my_axi_const33.bd as the Active Synthesis source for RP_2
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.ACTIVE_SYNTH_BD {my_axi_const33.bd} CONFIG.LOCK_PROPAGATE {true} CONFIG.ACTIVE_SIM_BD {my_axi_const33.bd} CONFIG.LIST_SYNTH_BD {my_axi_const33.bd:my_axi_const44.bd:my_axi_const55.bd} CONFIG.ENABLE_DFX {true} CONFIG.LIST_SIM_BD {my_axi_const33.bd:my_axi_const44.bd:my_axi_const55.bd}] [get_bd_cells RP_2]'
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
assign_bd_address
WARNING: [BD 41-1743] Cannot assign slave segment '/RP_2/axi_gpio_0/S_AXI/Reg' into address space '/zynq_ultra_ps_e_0/Data' because no available apertures exist. This assignment will be automatically excluded.
WARNING: [BD 41-1743] Cannot assign slave segment '/RP_3/axi_gpio_0/S_AXI/Reg' into address space '/zynq_ultra_ps_e_0/Data' because no available apertures exist. This assignment will be automatically excluded.
WARNING: [BD 41-1743] Cannot assign slave segment '/RP_1/axi_gpio_0/S_AXI/Reg' into address space '/zynq_ultra_ps_e_0/Data' because no available apertures exist. This assignment will be automatically excluded.
Slave segment '/RP_1/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA002_0000 [ 64K ]>.
Slave segment '/RP_2/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA003_0000 [ 64K ]>.
Slave segment '/RP_3/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA004_0000 [ 64K ]>.
validate_bd_design
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/my_axi_const33_inst_2.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_1/my_axi_const44_inst_1.bd> 
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/S_AXI' at <0x0000_0000 [ 4K ]>.
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_1/ui/bd_73ba4434.ui> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_1/my_axi_const55_inst_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_1/ui/bd_8ba9d3f4.ui> 
INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/RP_2/S_AXI':
*  <0x0000_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/my_axi_const33_inst_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_2/my_axi_const44_inst_2.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_2/ui/bd_743853b5.ui> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_2/my_axi_const55_inst_2.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_2/ui/bd_8c27e375.ui> 
INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/RP_3/S_AXI':
*  <0x0000_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/my_axi_const33_inst_0.bd> 
INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/RP_1/S_AXI':
*  <0x0000_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Validating instantiation of 'my_axi_const44.bd' as part of Block Design Container </RP_2>
Validating instantiation of 'my_axi_const55.bd' as part of Block Design Container </RP_2>
Validating instantiation of 'my_axi_const44.bd' as part of Block Design Container </RP_3>
Validating instantiation of 'my_axi_const55.bd' as part of Block Design Container </RP_3>
Validating instantiation of 'my_axi_const44.bd' as part of Block Design Container </RP_1>
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_0/my_axi_const44_inst_0.bd> 
Validating instantiation of 'my_axi_const55.bd' as part of Block Design Container </RP_1>
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_0/my_axi_const55_inst_0.bd> 
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(4)
validate_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 10283.250 ; gain = 24.012 ; free physical = 151 ; free virtual = 11859
regenerate_bd_layout
save_bd_design
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/my_axi_const33_inst_2.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/my_axi_const33_inst_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/my_axi_const33_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/my_axi_const33_inst_2.bd> 
INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/RP_2/S_AXI':
*  <0x0000_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/my_axi_const33_inst_1.bd> 
INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/RP_3/S_AXI':
*  <0x0000_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/my_axi_const33_inst_0.bd> 
INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/RP_1/S_AXI':
*  <0x0000_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

Validating instantiation of 'my_axi_const44.bd' as part of Block Design Container </RP_2>
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_1/my_axi_const44_inst_1.bd> 
Validating instantiation of 'my_axi_const55.bd' as part of Block Design Container </RP_2>
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_1/my_axi_const55_inst_1.bd> 
Validating instantiation of 'my_axi_const44.bd' as part of Block Design Container </RP_3>
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_2/my_axi_const44_inst_2.bd> 
Validating instantiation of 'my_axi_const55.bd' as part of Block Design Container </RP_3>
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_2/my_axi_const55_inst_2.bd> 
Validating instantiation of 'my_axi_const44.bd' as part of Block Design Container </RP_1>
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_0/my_axi_const44_inst_0.bd> 
Validating instantiation of 'my_axi_const55.bd' as part of Block Design Container </RP_1>
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_0/my_axi_const55_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/my_axi_const33_inst_2.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_1/my_axi_const44_inst_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_1/my_axi_const55_inst_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/my_axi_const33_inst_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_2/my_axi_const44_inst_2.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_2/my_axi_const55_inst_2.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/my_axi_const33_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_0/my_axi_const44_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_0/my_axi_const55_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/my_axi_const33_inst_2.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/my_axi_const33_inst_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/my_axi_const33_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/my_axi_const33_inst_2.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/my_axi_const33_inst_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/my_axi_const33_inst_0.bd> 
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10317.160 ; gain = 0.000 ; free physical = 131 ; free virtual = 11703
add_files -norecurse /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
generate_target all [get_files  /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/my_axi_const33_inst_2.bd> 
INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/RP_2/S_AXI':
*  <0x0000_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/my_axi_const33_inst_1.bd> 
INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/RP_3/S_AXI':
*  <0x0000_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/my_axi_const33_inst_0.bd> 
INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/RP_1/S_AXI':
*  <0x0000_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

Validating instantiation of 'my_axi_const44.bd' as part of Block Design Container </RP_2>
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_1/my_axi_const44_inst_1.bd> 
Validating instantiation of 'my_axi_const55.bd' as part of Block Design Container </RP_2>
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_1/my_axi_const55_inst_1.bd> 
Validating instantiation of 'my_axi_const44.bd' as part of Block Design Container </RP_3>
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_2/my_axi_const44_inst_2.bd> 
Validating instantiation of 'my_axi_const55.bd' as part of Block Design Container </RP_3>
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_2/my_axi_const55_inst_2.bd> 
Validating instantiation of 'my_axi_const44.bd' as part of Block Design Container </RP_1>
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_0/my_axi_const44_inst_0.bd> 
Validating instantiation of 'my_axi_const55.bd' as part of Block Design Container </RP_1>
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_0/my_axi_const55_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/my_axi_const33_inst_2.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_1/my_axi_const44_inst_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_1/my_axi_const55_inst_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/my_axi_const33_inst_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_2/my_axi_const44_inst_2.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_2/my_axi_const55_inst_2.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/my_axi_const33_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_0/my_axi_const44_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_0/my_axi_const55_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/my_axi_const33_inst_2.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/my_axi_const33_inst_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/my_axi_const33_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/my_axi_const33_inst_2.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/my_axi_const33_inst_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/my_axi_const33_inst_0.bd> 
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] design_1_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HPC0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
CONFIG.HAS_AXI_LITE_IF                      1
CONFIG.RESET_ACTIVE_LEVEL                   0
CONFIG.CP_FIFO_DEPTH                        32
CONFIG.CP_FIFO_TYPE                         lutram
CONFIG.CP_ARBITRATION_PROTOCOL              0
CONFIG.CP_COMPRESSION                       0
CONFIG.CP_FAMILY                            ultrascale_plus
CONFIG.CDC_STAGES                           6
CONFIG.VS.VS_1.START_IN_SHUTDOWN            0
CONFIG.VS.VS_1.NUM_TRIGGERS_ALLOCATED       2
CONFIG.VS.VS_1.NUM_RMS_ALLOCATED            2
CONFIG.VS.VS_1.NUM_HW_TRIGGERS              0
CONFIG.VS.VS_1.SHUTDOWN_ON_ERROR            1
CONFIG.VS.VS_1.HAS_AXIS_STATUS              0
CONFIG.VS.VS_1.HAS_AXIS_CONTROL             0
CONFIG.VS.VS_1.HAS_POR_RM                   1
CONFIG.VS.VS_1.POR_RM                       RP_1
CONFIG.VS.VS_1.SKIP_RM_STARTUP_AFTER_RESET  0
CONFIG.VS.VS_1.TRIGGER0_TO_RM               RP_1
CONFIG.VS.VS_1.TRIGGER1_TO_RM               RP_1
CONFIG.VS.VS_1.RM.RP_1.SHUTDOWN_REQUIRED    no
CONFIG.VS.VS_1.RM.RP_1.STARTUP_REQUIRED     no
CONFIG.VS.VS_1.RM.RP_1.RESET_REQUIRED       no
CONFIG.VS.VS_1.RM.RP_1.RESET_DURATION       1
CONFIG.VS.VS_1.RM.RP_1.BS.0.ADDRESS         0
CONFIG.VS.VS_1.RM.RP_1.BS.0.SIZE            0
CONFIG.VS.VS_1.RM.RP_1.BS.0.CLEAR           0
CONFIG.VS.VS_2.START_IN_SHUTDOWN            0
CONFIG.VS.VS_2.NUM_TRIGGERS_ALLOCATED       2
CONFIG.VS.VS_2.NUM_RMS_ALLOCATED            2
CONFIG.VS.VS_2.NUM_HW_TRIGGERS              0
CONFIG.VS.VS_2.SHUTDOWN_ON_ERROR            1
CONFIG.VS.VS_2.HAS_AXIS_STATUS              0
CONFIG.VS.VS_2.HAS_AXIS_CONTROL             0
CONFIG.VS.VS_2.HAS_POR_RM                   1
CONFIG.VS.VS_2.POR_RM                       RP_2
CONFIG.VS.VS_2.SKIP_RM_STARTUP_AFTER_RESET  0
CONFIG.VS.VS_2.TRIGGER0_TO_RM               RP_2
CONFIG.VS.VS_2.TRIGGER1_TO_RM               RP_2
CONFIG.VS.VS_2.RM.RP_2.SHUTDOWN_REQUIRED    no
CONFIG.VS.VS_2.RM.RP_2.STARTUP_REQUIRED     no
CONFIG.VS.VS_2.RM.RP_2.RESET_REQUIRED       no
CONFIG.VS.VS_2.RM.RP_2.RESET_DURATION       1
CONFIG.VS.VS_2.RM.RP_2.BS.0.ADDRESS         0
CONFIG.VS.VS_2.RM.RP_2.BS.0.SIZE            0
CONFIG.VS.VS_2.RM.RP_2.BS.0.CLEAR           0
CONFIG.VS.VS_3.START_IN_SHUTDOWN            0
CONFIG.VS.VS_3.NUM_TRIGGERS_ALLOCATED       2
CONFIG.VS.VS_3.NUM_RMS_ALLOCATED            2
CONFIG.VS.VS_3.NUM_HW_TRIGGERS              0
CONFIG.VS.VS_3.SHUTDOWN_ON_ERROR            1
CONFIG.VS.VS_3.HAS_AXIS_STATUS              0
CONFIG.VS.VS_3.HAS_AXIS_CONTROL             0
CONFIG.VS.VS_3.HAS_POR_RM                   0
CONFIG.VS.VS_3.SKIP_RM_STARTUP_AFTER_RESET  0
CONFIG.VS.VS_3.TRIGGER0_TO_RM               RP_3
CONFIG.VS.VS_3.TRIGGER1_TO_RM               RP_3
CONFIG.VS.VS_3.RM.RP_3.SHUTDOWN_REQUIRED    no
CONFIG.VS.VS_3.RM.RP_3.STARTUP_REQUIRED     no
CONFIG.VS.VS_3.RM.RP_3.RESET_REQUIRED       no
CONFIG.VS.VS_3.RM.RP_3.RESET_DURATION       1
CONFIG.VS.VS_3.RM.RP_3.BS.0.ADDRESS         0
CONFIG.VS.VS_3.RM.RP_3.BS.0.SIZE            0
CONFIG.VS.VS_3.RM.RP_3.BS.0.CLEAR           0

INFO: [BD 41-1029] Generation completed for the IP Integrator block dfx_controller_0 .
Exporting to file /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block icap_inst_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/my_axi_const33_inst_2.bd> 
INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/RP_2/S_AXI':
*  <0x0000_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/my_axi_const33_inst_1.bd> 
INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/RP_3/S_AXI':
*  <0x0000_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/my_axi_const33_inst_0.bd> 
INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/RP_1/S_AXI':
*  <0x0000_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

Validating instantiation of 'my_axi_const44.bd' as part of Block Design Container </RP_2>
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_1/my_axi_const44_inst_1.bd> 
Validating instantiation of 'my_axi_const55.bd' as part of Block Design Container </RP_2>
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_1/my_axi_const55_inst_1.bd> 
Validating instantiation of 'my_axi_const44.bd' as part of Block Design Container </RP_3>
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_2/my_axi_const44_inst_2.bd> 
Validating instantiation of 'my_axi_const55.bd' as part of Block Design Container </RP_3>
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_2/my_axi_const55_inst_2.bd> 
Validating instantiation of 'my_axi_const44.bd' as part of Block Design Container </RP_1>
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_0/my_axi_const44_inst_0.bd> 
Validating instantiation of 'my_axi_const55.bd' as part of Block Design Container </RP_1>
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_0/my_axi_const55_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/my_axi_const33_inst_2.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_1/my_axi_const44_inst_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_1/my_axi_const55_inst_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/my_axi_const33_inst_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_2/my_axi_const44_inst_2.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_2/my_axi_const55_inst_2.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/my_axi_const33_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_0/my_axi_const44_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_0/my_axi_const55_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/my_axi_const33_inst_2.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/my_axi_const33_inst_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/my_axi_const33_inst_0.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1662] The design 'my_axi_const33_inst_2.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/synth/my_axi_const33_inst_2.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/sim/my_axi_const33_inst_2.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/hdl/my_axi_const33_inst_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/hw_handoff/my_axi_const33_inst_2.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/synth/my_axi_const33_inst_2.hwdef
INFO: [BD 41-1662] The design 'my_axi_const44_inst_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_1/synth/my_axi_const44_inst_1.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_1/sim/my_axi_const44_inst_1.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_1/hdl/my_axi_const44_inst_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_1/hw_handoff/my_axi_const44_inst_1.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_1/synth/my_axi_const44_inst_1.hwdef
INFO: [BD 41-1662] The design 'my_axi_const55_inst_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_1/synth/my_axi_const55_inst_1.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_1/sim/my_axi_const55_inst_1.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_1/hdl/my_axi_const55_inst_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_1/hw_handoff/my_axi_const55_inst_1.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_1/synth/my_axi_const55_inst_1.hwdef
INFO: [BD 41-1662] The design 'my_axi_const33_inst_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/synth/my_axi_const33_inst_1.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/sim/my_axi_const33_inst_1.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/hdl/my_axi_const33_inst_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/hw_handoff/my_axi_const33_inst_1.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/synth/my_axi_const33_inst_1.hwdef
INFO: [BD 41-1662] The design 'my_axi_const44_inst_2.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_2/synth/my_axi_const44_inst_2.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_2/sim/my_axi_const44_inst_2.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_2/hdl/my_axi_const44_inst_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_2/hw_handoff/my_axi_const44_inst_2.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_2/synth/my_axi_const44_inst_2.hwdef
INFO: [BD 41-1662] The design 'my_axi_const55_inst_2.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_2/synth/my_axi_const55_inst_2.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_2/sim/my_axi_const55_inst_2.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_2/hdl/my_axi_const55_inst_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_2/hw_handoff/my_axi_const55_inst_2.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_2/synth/my_axi_const55_inst_2.hwdef
INFO: [BD 41-1662] The design 'my_axi_const33_inst_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/synth/my_axi_const33_inst_0.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/sim/my_axi_const33_inst_0.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/hdl/my_axi_const33_inst_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/hw_handoff/my_axi_const33_inst_0.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/synth/my_axi_const33_inst_0.hwdef
INFO: [BD 41-1662] The design 'my_axi_const44_inst_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_0/synth/my_axi_const44_inst_0.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_0/sim/my_axi_const44_inst_0.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_0/hdl/my_axi_const44_inst_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_0/hw_handoff/my_axi_const44_inst_0.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_0/synth/my_axi_const44_inst_0.hwdef
INFO: [BD 41-1662] The design 'my_axi_const55_inst_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_0/synth/my_axi_const55_inst_0.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_0/sim/my_axi_const55_inst_0.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_0/hdl/my_axi_const55_inst_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_0/hw_handoff/my_axi_const55_inst_0.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_0/synth/my_axi_const55_inst_0.hwdef
Exporting to file /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Project 1-1718] Creating Partition Definition: design_1_RP_1
INFO: [Project 1-1719] Creating Reconfigurable Module : my_axi_const33_inst_0
INFO: [Project 1-1719] Creating Reconfigurable Module : my_axi_const44_inst_0
INFO: [Project 1-1719] Creating Reconfigurable Module : my_axi_const55_inst_0
INFO: [Project 1-1720] Partition Definition <design_1_RP_1> has default Reconfigurable Module 'my_axi_const33_inst_0'
INFO: [Project 1-1718] Creating Partition Definition: design_1_RP_3
INFO: [Project 1-1719] Creating Reconfigurable Module : my_axi_const33_inst_1
INFO: [Project 1-1719] Creating Reconfigurable Module : my_axi_const44_inst_2
INFO: [Project 1-1719] Creating Reconfigurable Module : my_axi_const55_inst_2
INFO: [Project 1-1720] Partition Definition <design_1_RP_3> has default Reconfigurable Module 'my_axi_const33_inst_1'
INFO: [Project 1-1718] Creating Partition Definition: design_1_RP_2
INFO: [Project 1-1719] Creating Reconfigurable Module : my_axi_const33_inst_2
INFO: [Project 1-1719] Creating Reconfigurable Module : my_axi_const44_inst_1
INFO: [Project 1-1719] Creating Reconfigurable Module : my_axi_const55_inst_1
INFO: [Project 1-1720] Partition Definition <design_1_RP_2> has default Reconfigurable Module 'my_axi_const33_inst_2'
generate_target: Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 10411.152 ; gain = 0.000 ; free physical = 289 ; free virtual = 11603
catch { config_ip_cache -export [get_ips -all design_1_zynq_ultra_ps_e_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps8_0_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_dfx_controller_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_icap_inst_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_zynq_ultra_ps_e_0_0_synth_1 design_1_xbar_0_synth_1 design_1_rst_ps8_0_100M_0_synth_1 design_1_dfx_controller_0_0_synth_1 design_1_axi_smc_0_synth_1 design_1_icap_inst_0_0_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_auto_ds_0_synth_1 design_1_auto_pc_0_synth_1 design_1_auto_ds_1_synth_1 design_1_auto_pc_1_synth_1 -jobs 2
[Mon Apr 24 18:07:54 2023] Launched design_1_zynq_ultra_ps_e_0_0_synth_1, design_1_xbar_0_synth_1, design_1_rst_ps8_0_100M_0_synth_1, design_1_dfx_controller_0_0_synth_1, design_1_axi_smc_0_synth_1, design_1_icap_inst_0_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_auto_ds_0_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_ds_1_synth_1, design_1_auto_pc_1_synth_1...
Run output will be captured here:
design_1_zynq_ultra_ps_e_0_0_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/design_1_xbar_0_synth_1/runme.log
design_1_rst_ps8_0_100M_0_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/design_1_rst_ps8_0_100M_0_synth_1/runme.log
design_1_dfx_controller_0_0_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/design_1_dfx_controller_0_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_icap_inst_0_0_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/design_1_icap_inst_0_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_auto_ds_0_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/design_1_auto_ds_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_ds_1_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/design_1_auto_ds_1_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/design_1_auto_pc_1_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 10682.363 ; gain = 269.156 ; free physical = 130 ; free virtual = 8285
export_simulation -of_objects [get_files /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.ip_user_files/sim_scripts -ip_user_files_dir /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.ip_user_files -ipstatic_source_dir /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.cache/compile_simlib/modelsim} {questa=/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.cache/compile_simlib/questa} {xcelium=/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.cache/compile_simlib/xcelium} {vcs=/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.cache/compile_simlib/vcs} {riviera=/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 2
INFO: [Project 1-1720] Partition Definition <design_1_RP_1> has default Reconfigurable Module 'my_axi_const33_inst_0'
INFO: [Project 1-1720] Partition Definition <design_1_RP_3> has default Reconfigurable Module 'my_axi_const33_inst_1'
INFO: [Project 1-1720] Partition Definition <design_1_RP_2> has default Reconfigurable Module 'my_axi_const33_inst_2'
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/my_axi_const33_inst_0_sim_netlist.vhdl' referenced by design 'my_axi_const33_inst_0' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/my_axi_const33_inst_0_sim_netlist.v' referenced by design 'my_axi_const33_inst_0' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/my_axi_const33_inst_0_stub.vhdl' referenced by design 'my_axi_const33_inst_0' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/my_axi_const33_inst_0_stub.v' referenced by design 'my_axi_const33_inst_0' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/my_axi_const33_inst_0.dcp' referenced by design 'my_axi_const33_inst_0' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_0/my_axi_const44_inst_0_sim_netlist.vhdl' referenced by design 'my_axi_const44_inst_0' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_0/my_axi_const44_inst_0_sim_netlist.v' referenced by design 'my_axi_const44_inst_0' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_0/my_axi_const44_inst_0_stub.vhdl' referenced by design 'my_axi_const44_inst_0' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_0/my_axi_const44_inst_0_stub.v' referenced by design 'my_axi_const44_inst_0' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_0/my_axi_const44_inst_0.dcp' referenced by design 'my_axi_const44_inst_0' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_0/my_axi_const55_inst_0_sim_netlist.vhdl' referenced by design 'my_axi_const55_inst_0' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_0/my_axi_const55_inst_0_sim_netlist.v' referenced by design 'my_axi_const55_inst_0' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_0/my_axi_const55_inst_0_stub.vhdl' referenced by design 'my_axi_const55_inst_0' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_0/my_axi_const55_inst_0_stub.v' referenced by design 'my_axi_const55_inst_0' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_0/my_axi_const55_inst_0.dcp' referenced by design 'my_axi_const55_inst_0' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/my_axi_const33_inst_1_sim_netlist.vhdl' referenced by design 'my_axi_const33_inst_1' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/my_axi_const33_inst_1_sim_netlist.v' referenced by design 'my_axi_const33_inst_1' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/my_axi_const33_inst_1_stub.vhdl' referenced by design 'my_axi_const33_inst_1' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/my_axi_const33_inst_1_stub.v' referenced by design 'my_axi_const33_inst_1' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/my_axi_const33_inst_1.dcp' referenced by design 'my_axi_const33_inst_1' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/my_axi_const33_inst_2_sim_netlist.vhdl' referenced by design 'my_axi_const33_inst_2' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/my_axi_const33_inst_2_sim_netlist.v' referenced by design 'my_axi_const33_inst_2' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/my_axi_const33_inst_2_stub.vhdl' referenced by design 'my_axi_const33_inst_2' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/my_axi_const33_inst_2_stub.v' referenced by design 'my_axi_const33_inst_2' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/my_axi_const33_inst_2.dcp' referenced by design 'my_axi_const33_inst_2' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_1/my_axi_const44_inst_1_sim_netlist.vhdl' referenced by design 'my_axi_const44_inst_1' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_1/my_axi_const44_inst_1_sim_netlist.v' referenced by design 'my_axi_const44_inst_1' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_1/my_axi_const44_inst_1_stub.vhdl' referenced by design 'my_axi_const44_inst_1' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_1/my_axi_const44_inst_1_stub.v' referenced by design 'my_axi_const44_inst_1' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_1/my_axi_const44_inst_1.dcp' referenced by design 'my_axi_const44_inst_1' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_1/my_axi_const55_inst_1_sim_netlist.vhdl' referenced by design 'my_axi_const55_inst_1' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_1/my_axi_const55_inst_1_sim_netlist.v' referenced by design 'my_axi_const55_inst_1' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_1/my_axi_const55_inst_1_stub.vhdl' referenced by design 'my_axi_const55_inst_1' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_1/my_axi_const55_inst_1_stub.v' referenced by design 'my_axi_const55_inst_1' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_1/my_axi_const55_inst_1.dcp' referenced by design 'my_axi_const55_inst_1' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_2/my_axi_const44_inst_2_sim_netlist.vhdl' referenced by design 'my_axi_const44_inst_2' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_2/my_axi_const44_inst_2_sim_netlist.v' referenced by design 'my_axi_const44_inst_2' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_2/my_axi_const44_inst_2_stub.vhdl' referenced by design 'my_axi_const44_inst_2' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_2/my_axi_const44_inst_2_stub.v' referenced by design 'my_axi_const44_inst_2' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const44_inst_2/my_axi_const44_inst_2.dcp' referenced by design 'my_axi_const44_inst_2' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_2/my_axi_const55_inst_2_sim_netlist.vhdl' referenced by design 'my_axi_const55_inst_2' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_2/my_axi_const55_inst_2_sim_netlist.v' referenced by design 'my_axi_const55_inst_2' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_2/my_axi_const55_inst_2_stub.vhdl' referenced by design 'my_axi_const55_inst_2' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_2/my_axi_const55_inst_2_stub.v' referenced by design 'my_axi_const55_inst_2' could not be found.
WARNING: [BD 41-2576] File '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const55_inst_2/my_axi_const55_inst_2.dcp' referenced by design 'my_axi_const55_inst_2' could not be found.
[Mon Apr 24 18:21:35 2023] Launched my_axi_const33_inst_0_synth_1, my_axi_const44_inst_0_synth_1, my_axi_const55_inst_0_synth_1, my_axi_const33_inst_1_synth_1, my_axi_const33_inst_2_synth_1, my_axi_const44_inst_1_synth_1, my_axi_const55_inst_1_synth_1, my_axi_const44_inst_2_synth_1, my_axi_const55_inst_2_synth_1, my_axi_const55_inst_2_axi_gpio_0_0_synth_1, my_axi_const44_inst_0_axi_gpio_0_0_synth_1, my_axi_const33_inst_0_axi_gpio_0_0_synth_1, my_axi_const44_inst_2_axi_gpio_0_0_synth_1, my_axi_const33_inst_2_axi_gpio_0_0_synth_1, my_axi_const44_inst_1_axi_gpio_0_0_synth_1, my_axi_const55_inst_1_axi_gpio_0_0_synth_1, my_axi_const55_inst_0_axi_gpio_0_0_synth_1, my_axi_const33_inst_1_axi_gpio_0_0_synth_1...
Run output will be captured here:
my_axi_const33_inst_0_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/my_axi_const33_inst_0_synth_1/runme.log
my_axi_const44_inst_0_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/my_axi_const44_inst_0_synth_1/runme.log
my_axi_const55_inst_0_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/my_axi_const55_inst_0_synth_1/runme.log
my_axi_const33_inst_1_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/my_axi_const33_inst_1_synth_1/runme.log
my_axi_const33_inst_2_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/my_axi_const33_inst_2_synth_1/runme.log
my_axi_const44_inst_1_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/my_axi_const44_inst_1_synth_1/runme.log
my_axi_const55_inst_1_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/my_axi_const55_inst_1_synth_1/runme.log
my_axi_const44_inst_2_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/my_axi_const44_inst_2_synth_1/runme.log
my_axi_const55_inst_2_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/my_axi_const55_inst_2_synth_1/runme.log
my_axi_const55_inst_2_axi_gpio_0_0_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/my_axi_const55_inst_2_axi_gpio_0_0_synth_1/runme.log
my_axi_const44_inst_0_axi_gpio_0_0_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/my_axi_const44_inst_0_axi_gpio_0_0_synth_1/runme.log
my_axi_const33_inst_0_axi_gpio_0_0_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/my_axi_const33_inst_0_axi_gpio_0_0_synth_1/runme.log
my_axi_const44_inst_2_axi_gpio_0_0_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/my_axi_const44_inst_2_axi_gpio_0_0_synth_1/runme.log
my_axi_const33_inst_2_axi_gpio_0_0_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/my_axi_const33_inst_2_axi_gpio_0_0_synth_1/runme.log
my_axi_const44_inst_1_axi_gpio_0_0_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/my_axi_const44_inst_1_axi_gpio_0_0_synth_1/runme.log
my_axi_const55_inst_1_axi_gpio_0_0_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/my_axi_const55_inst_1_axi_gpio_0_0_synth_1/runme.log
my_axi_const55_inst_0_axi_gpio_0_0_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/my_axi_const55_inst_0_axi_gpio_0_0_synth_1/runme.log
my_axi_const33_inst_1_axi_gpio_0_0_synth_1: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/my_axi_const33_inst_1_axi_gpio_0_0_synth_1/runme.log
[Mon Apr 24 18:21:38 2023] Launched synth_1...
Run output will be captured here: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 10765.336 ; gain = 0.000 ; free physical = 3547 ; free virtual = 11673
launch_runs impl_1 -jobs 2
INFO: [Project 1-1720] Partition Definition <design_1_RP_1> has default Reconfigurable Module 'my_axi_const33_inst_0'
INFO: [Project 1-1720] Partition Definition <design_1_RP_3> has default Reconfigurable Module 'my_axi_const33_inst_1'
INFO: [Project 1-1720] Partition Definition <design_1_RP_2> has default Reconfigurable Module 'my_axi_const33_inst_2'
[Mon Apr 24 18:38:02 2023] Launched impl_1...
Run output will be captured here: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/impl_1/runme.log
create_pr_configuration -name config_1 -partitions [list design_1_i/RP_1:my_axi_const33_inst_0 design_1_i/RP_2:my_axi_const33_inst_2 design_1_i/RP_3:my_axi_const33_inst_1 ]
create_pr_configuration -name config_2 -partitions [list design_1_i/RP_1:my_axi_const44_inst_0 design_1_i/RP_2:my_axi_const44_inst_1 design_1_i/RP_3:my_axi_const44_inst_2 ]
create_pr_configuration -name config_3 -partitions [list design_1_i/RP_1:my_axi_const55_inst_0 design_1_i/RP_2:my_axi_const55_inst_1 design_1_i/RP_3:my_axi_const55_inst_2 ]
set_property PR_CONFIGURATION config_1 [get_runs impl_1]
create_run child_0_impl_1 -parent_run impl_1 -flow {Vivado Implementation 2021} -pr_config config_2
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xczu3eg-sbva484-1-i
create_run child_1_impl_1 -parent_run impl_1 -flow {Vivado Implementation 2021} -pr_config config_3
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xczu3eg-sbva484-1-i
open_run synth_1 -name synth_1 -pr_config [current_pr_configuration]
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-1-i
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/my_axi_const33_inst_0_synth_1/my_axi_const33_inst_0.dcp' for cell 'design_1_i/RP_1'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/my_axi_const33_inst_2_synth_1/my_axi_const33_inst_2.dcp' for cell 'design_1_i/RP_2'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.runs/my_axi_const33_inst_1_synth_1/my_axi_const33_inst_1.dcp' for cell 'design_1_i/RP_3'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_dfx_controller_0_0/design_1_dfx_controller_0_0.dcp' for cell 'design_1_i/dfx_controller_0'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_icap_inst_0_0/design_1_icap_inst_0_0.dcp' for cell 'design_1_i/icap_inst_0'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp' for cell 'design_1_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/ip/my_axi_const33_inst_0_axi_gpio_0_0/my_axi_const33_inst_0_axi_gpio_0_0.dcp' for cell 'design_1_i/RP_1/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/ip/my_axi_const33_inst_2_axi_gpio_0_0/my_axi_const33_inst_2_axi_gpio_0_0.dcp' for cell 'design_1_i/RP_2/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/ip/my_axi_const33_inst_1_axi_gpio_0_0/my_axi_const33_inst_1_axi_gpio_0_0.dcp' for cell 'design_1_i/RP_3/axi_gpio_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.31 . Memory (MB): peak = 11494.555 ; gain = 0.000 ; free physical = 2294 ; free virtual = 11033
INFO: [Netlist 29-17] Analyzing 322 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_dfx_controller_0_0/design_1_dfx_controller_0_0.xdc] for cell 'design_1_i/dfx_controller_0/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_dfx_controller_0_0/design_1_dfx_controller_0_0.xdc] for cell 'design_1_i/dfx_controller_0/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/ip/my_axi_const33_inst_0_axi_gpio_0_0/my_axi_const33_inst_0_axi_gpio_0_0_board.xdc] for cell 'design_1_i/RP_1/axi_gpio_0/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/ip/my_axi_const33_inst_0_axi_gpio_0_0/my_axi_const33_inst_0_axi_gpio_0_0_board.xdc] for cell 'design_1_i/RP_1/axi_gpio_0/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/ip/my_axi_const33_inst_0_axi_gpio_0_0/my_axi_const33_inst_0_axi_gpio_0_0.xdc] for cell 'design_1_i/RP_1/axi_gpio_0/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_0/ip/my_axi_const33_inst_0_axi_gpio_0_0/my_axi_const33_inst_0_axi_gpio_0_0.xdc] for cell 'design_1_i/RP_1/axi_gpio_0/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/ip/my_axi_const33_inst_2_axi_gpio_0_0/my_axi_const33_inst_2_axi_gpio_0_0_board.xdc] for cell 'design_1_i/RP_2/axi_gpio_0/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/ip/my_axi_const33_inst_2_axi_gpio_0_0/my_axi_const33_inst_2_axi_gpio_0_0_board.xdc] for cell 'design_1_i/RP_2/axi_gpio_0/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/ip/my_axi_const33_inst_2_axi_gpio_0_0/my_axi_const33_inst_2_axi_gpio_0_0.xdc] for cell 'design_1_i/RP_2/axi_gpio_0/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_2/ip/my_axi_const33_inst_2_axi_gpio_0_0/my_axi_const33_inst_2_axi_gpio_0_0.xdc] for cell 'design_1_i/RP_2/axi_gpio_0/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/ip/my_axi_const33_inst_1_axi_gpio_0_0/my_axi_const33_inst_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/RP_3/axi_gpio_0/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/ip/my_axi_const33_inst_1_axi_gpio_0_0/my_axi_const33_inst_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/RP_3/axi_gpio_0/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/ip/my_axi_const33_inst_1_axi_gpio_0_0/my_axi_const33_inst_1_axi_gpio_0_0.xdc] for cell 'design_1_i/RP_3/axi_gpio_0/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/bd/my_axi_const33_inst_1/ip/my_axi_const33_inst_1_axi_gpio_0_0/my_axi_const33_inst_1_axi_gpio_0_0.xdc] for cell 'design_1_i/RP_3/axi_gpio_0/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx/ultra96v2_dfx.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 24 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11690.574 ; gain = 0.000 ; free physical = 1925 ; free virtual = 10700
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 276 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 4 instances
  RAM16X1S => RAM32X1S (RAMS32): 237 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 29 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 11853.609 ; gain = 1088.273 ; free physical = 1717 ; free virtual = 10558
set_property IOSTANDARD LVCMOS33 [get_ports [list {gpio_rtl_tri_io[3]} {gpio_rtl_tri_io[2]} {gpio_rtl_tri_io[1]} {gpio_rtl_tri_io[0]}]]
place_ports {gpio_rtl_tri_io[0]} F6
place_ports: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 13009.711 ; gain = 461.180 ; free physical = 957 ; free virtual = 9864
place_ports {gpio_rtl_tri_io[1]} G5
place_ports {gpio_rtl_tri_io[2]} A6
place_ports {gpio_rtl_tri_io[3]} A7
close [ open /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/src/constraints/IO_constraints.xdc w ]
add_files -fileset constrs_1 /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/src/constraints/IO_constraints.xdc
set_property target_constrs_file /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/src/constraints/IO_constraints.xdc [current_fileset -constrset]
save_constraints -force
startgroup
create_pblock pblock_RP_1
resize_pblock pblock_RP_1 -add CLOCKREGION_X1Y2:CLOCKREGION_X1Y2
add_cells_to_pblock pblock_RP_1 [get_cells [list design_1_i/RP_1]] -clear_locs
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
endgroup
startgroup
create_pblock pblock_RP_2
resize_pblock pblock_RP_2 -add CLOCKREGION_X1Y1:CLOCKREGION_X1Y1
add_cells_to_pblock pblock_RP_2 [get_cells [list design_1_i/RP_2]] -clear_locs
endgroup
startgroup
create_pblock pblock_RP_3
resize_pblock pblock_RP_3 -add CLOCKREGION_X1Y0:CLOCKREGION_X1Y0
add_cells_to_pblock pblock_RP_3 [get_cells [list design_1_i/RP_3]] -clear_locs
endgroup
save_constraints
pwd
/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx
git init
Not in project directory
Changing directory to: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx
pwd
/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx
git init .
pwd
/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx
pwd
/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx
cd ..
cd ..
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
src
sw
vivado.jou
vivado.log
vivado_pid38609.str
vivado_project
pwd
/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx
git init .
Not in project directory
Changing directory to: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx
cd ..
cd ..
pwd
/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 18:51:36 2023...
