{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739592716275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739592716276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 14 22:11:56 2025 " "Processing started: Fri Feb 14 22:11:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739592716276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739592716276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regcarrylookaddsub -c RegCarryLookAddSub " "Command: quartus_map --read_settings_files=on --write_settings_files=off regcarrylookaddsub -c RegCarryLookAddSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739592716276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739592716375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739592716375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2Seven.sv 1 1 " "Found 1 design units, including 1 entities, in source file binary2Seven.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary2Seven " "Found entity 1: binary2Seven" {  } { { "binary2Seven.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/binary2Seven.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739592720522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739592720522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2Seven_high.sv 1 1 " "Found 1 design units, including 1 entities, in source file binary2Seven_high.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary2Seven_high " "Found entity 1: binary2Seven_high" {  } { { "binary2Seven_high.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/binary2Seven_high.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739592720522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739592720522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/clock_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739592720523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739592720523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockLadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockLadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockLadder " "Found entity 1: clockLadder" {  } { { "clockLadder.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/clockLadder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739592720523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739592720523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four2one.sv 1 1 " "Found 1 design units, including 1 entities, in source file four2one.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four2one " "Found entity 1: four2one" {  } { { "four2one.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/four2one.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739592720523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739592720523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739592720523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739592720523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex2sevenMX.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex2sevenMX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex2sevenMX " "Found entity 1: hex2sevenMX" {  } { { "hex2sevenMX.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/hex2sevenMX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739592720524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739592720524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadIO.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypadIO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypadIO " "Found entity 1: keypadIO" {  } { { "keypadIO.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/keypadIO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739592720524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739592720524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4b.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg4b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg4b " "Found entity 1: reg4b" {  } { { "reg4b.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/reg4b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739592720525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739592720525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_pg_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file cla_pg_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cla_pg_gen " "Found entity 1: cla_pg_gen" {  } { { "cla_pg_gen.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/cla_pg_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739592720525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739592720525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file cla_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cla_logic " "Found entity 1: cla_logic" {  } { { "cla_logic.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/cla_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739592720525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739592720525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_flags.sv 1 1 " "Found 1 design units, including 1 entities, in source file cla_flags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cla_flags " "Found entity 1: cla_flags" {  } { { "cla_flags.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/cla_flags.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739592720525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739592720525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CarryLookAhead_AddSub.sv 1 1 " "Found 1 design units, including 1 entities, in source file CarryLookAhead_AddSub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CarryLookAhead_AddSub " "Found entity 1: CarryLookAhead_AddSub" {  } { { "CarryLookAhead_AddSub.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/CarryLookAhead_AddSub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739592720525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739592720525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AddSub_IO.sv 1 1 " "Found 1 design units, including 1 entities, in source file AddSub_IO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AddSub_IO " "Found entity 1: AddSub_IO" {  } { { "AddSub_IO.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/AddSub_IO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739592720525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739592720525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "z cla_logic.sv(56) " "Verilog HDL Implicit Net warning at cla_logic.sv(56): created implicit net for \"z\"" {  } { { "cla_logic.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/cla_logic.sv" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739592720526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n cla_logic.sv(57) " "Verilog HDL Implicit Net warning at cla_logic.sv(57): created implicit net for \"n\"" {  } { { "cla_logic.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/cla_logic.sv" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739592720526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "v cla_logic.sv(58) " "Verilog HDL Implicit Net warning at cla_logic.sv(58): created implicit net for \"v\"" {  } { { "cla_logic.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/cla_logic.sv" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739592720526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trig AddSub_IO.sv(24) " "Verilog HDL Implicit Net warning at AddSub_IO.sv(24): created implicit net for \"trig\"" {  } { { "AddSub_IO.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/AddSub_IO.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739592720526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AddSub_IO " "Elaborating entity \"AddSub_IO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739592720546 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keypad_input.v 1 1 " "Using design file keypad_input.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_input " "Found entity 1: keypad_input" {  } { { "keypad_input.v" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/keypad_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739592720551 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739592720551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_input keypad_input:kpd_in " "Elaborating entity \"keypad_input\" for hierarchy \"keypad_input:kpd_in\"" {  } { { "AddSub_IO.sv" "kpd_in" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/AddSub_IO.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739592720551 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keypad_base.sv 1 1 " "Using design file keypad_base.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "keypad_base.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/keypad_base.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739592720553 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739592720553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base keypad_input:kpd_in\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"keypad_input:kpd_in\|keypad_base:keypad_base\"" {  } { { "keypad_input.v" "keypad_base" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/keypad_input.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739592720553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div keypad_input:kpd_in\|keypad_base:keypad_base\|clock_div:keypad_clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"keypad_input:kpd_in\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\"" {  } { { "keypad_base.sv" "keypad_clock_divider" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/keypad_base.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739592720553 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keypad_fsm.sv 1 1 " "Using design file keypad_fsm.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "keypad_fsm.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/keypad_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739592720554 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739592720554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm keypad_input:kpd_in\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"keypad_input:kpd_in\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "keypad_base.sv" "keypad_fsm" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/keypad_base.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739592720555 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keypad_decoder.sv 1 1 " "Using design file keypad_decoder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "keypad_decoder.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/keypad_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739592720556 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739592720556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder keypad_input:kpd_in\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"keypad_input:kpd_in\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "keypad_base.sv" "keypad_key_decoder" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/keypad_base.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739592720557 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nBitRegister.sv 1 1 " "Using design file nBitRegister.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nBitRegister " "Found entity 1: nBitRegister" {  } { { "nBitRegister.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/nBitRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739592720558 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739592720558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitRegister keypad_input:kpd_in\|nBitRegister:in_reg " "Elaborating entity \"nBitRegister\" for hierarchy \"keypad_input:kpd_in\|nBitRegister:in_reg\"" {  } { { "keypad_input.v" "in_reg" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/keypad_input.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739592720558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2sevenMX hex2sevenMX:h2sMX " "Elaborating entity \"hex2sevenMX\" for hierarchy \"hex2sevenMX:h2sMX\"" {  } { { "AddSub_IO.sv" "h2sMX" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/AddSub_IO.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739592720559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockLadder hex2sevenMX:h2sMX\|clockLadder:clock_Ladder " "Elaborating entity \"clockLadder\" for hierarchy \"hex2sevenMX:h2sMX\|clockLadder:clock_Ladder\"" {  } { { "hex2sevenMX.sv" "clock_Ladder" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/hex2sevenMX.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739592720559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitRegister hex2sevenMX:h2sMX\|nBitRegister:nBitRegisterSV_inst " "Elaborating entity \"nBitRegister\" for hierarchy \"hex2sevenMX:h2sMX\|nBitRegister:nBitRegisterSV_inst\"" {  } { { "hex2sevenMX.sv" "nBitRegisterSV_inst" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/hex2sevenMX.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739592720559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four2one hex2sevenMX:h2sMX\|four2one:four2one_inst " "Elaborating entity \"four2one\" for hierarchy \"hex2sevenMX:h2sMX\|four2one:four2one_inst\"" {  } { { "hex2sevenMX.sv" "four2one_inst" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/hex2sevenMX.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739592720560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2Seven_high hex2sevenMX:h2sMX\|binary2Seven_high:bin2sev_inst " "Elaborating entity \"binary2Seven_high\" for hierarchy \"hex2sevenMX:h2sMX\|binary2Seven_high:bin2sev_inst\"" {  } { { "hex2sevenMX.sv" "bin2sev_inst" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/hex2sevenMX.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739592720560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm hex2sevenMX:h2sMX\|fsm:FSM_inst " "Elaborating entity \"fsm\" for hierarchy \"hex2sevenMX:h2sMX\|fsm:FSM_inst\"" {  } { { "hex2sevenMX.sv" "FSM_inst" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/hex2sevenMX.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739592720560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CarryLookAhead_AddSub CarryLookAhead_AddSub:cla " "Elaborating entity \"CarryLookAhead_AddSub\" for hierarchy \"CarryLookAhead_AddSub:cla\"" {  } { { "AddSub_IO.sv" "cla" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/AddSub_IO.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739592720561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_logic CarryLookAhead_AddSub:cla\|cla_logic:cla_log " "Elaborating entity \"cla_logic\" for hierarchy \"CarryLookAhead_AddSub:cla\|cla_logic:cla_log\"" {  } { { "CarryLookAhead_AddSub.sv" "cla_log" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/CarryLookAhead_AddSub.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739592720561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_pg_gen CarryLookAhead_AddSub:cla\|cla_logic:cla_log\|cla_pg_gen:p0g0 " "Elaborating entity \"cla_pg_gen\" for hierarchy \"CarryLookAhead_AddSub:cla\|cla_logic:cla_log\|cla_pg_gen:p0g0\"" {  } { { "cla_logic.sv" "p0g0" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/cla_logic.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739592720561 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1739592720770 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "AddSub_IO.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/AddSub_IO.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739592720799 "|AddSub_IO|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "AddSub_IO.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/AddSub_IO.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739592720799 "|AddSub_IO|LEDR[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1739592720799 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1739592720832 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1739592721008 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739592721052 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739592721052 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "AddSub_IO.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/AddSub_IO.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739592721071 "|AddSub_IO|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "AddSub_IO.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/AddSub_IO.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739592721071 "|AddSub_IO|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "AddSub_IO.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/AddSub_IO.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739592721071 "|AddSub_IO|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "AddSub_IO.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/AddSub_IO.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739592721071 "|AddSub_IO|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "AddSub_IO.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/AddSub_IO.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739592721071 "|AddSub_IO|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "AddSub_IO.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/AddSub_IO.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739592721071 "|AddSub_IO|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "AddSub_IO.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/AddSub_IO.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739592721071 "|AddSub_IO|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "AddSub_IO.sv" "" { Text "/home/jasper/quartus/l3_regcarrylookaddsub/AddSub_IO.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739592721071 "|AddSub_IO|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1739592721071 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739592721071 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739592721071 ""} { "Info" "ICUT_CUT_TM_LCELLS" "181 " "Implemented 181 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739592721071 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739592721071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739592721074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 14 22:12:01 2025 " "Processing ended: Fri Feb 14 22:12:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739592721074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739592721074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739592721074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739592721074 ""}
