#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Nov 26 18:11:19 2018
# Process ID: 8496
# Current directory: C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16780 C:\Users\bwedemir\Desktop\ECE4261Project\ECE4261_Project-UDP2018-11-26\ECE4261_Project-UDP\Project_V0.2.xpr
# Log file: C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/vivado.log
# Journal file: C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/bwedemir/Desktop/ECE4261Project/vivado-library-2018.2-1/vivado-library/ip/Pmods/PmodESP32_v1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bwedemir/Desktop/ECE4261Project/vivado-library-2018.2-1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2017.1/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 852.250 ; gain = 149.141
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.sdk -hwspec C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.sdk -hwspec C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property  ip_repo_paths  {c:/Users/bwedemir/Desktop/ECE4261Project/vivado-library-2018.2-1 C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/blowfish} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bwedemir/Desktop/ECE4261Project/vivado-library-2018.2-1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/blowfish'.
open_bd_design {C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- digilentinc.com:IP:PmodKYPD:1.0 - PmodKYPD_1
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 998.777 ; gain = 14.949
startgroup
create_bd_cell -type ip -vlnv sedate:hls:Blowfish_encipher:1.0 Blowfish_encipher_0
endgroup
set_property location {2 672 430} [get_bd_cells Blowfish_encipher_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins Blowfish_encipher_0/ap_clk]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_reset] [get_bd_cells Blowfish_encipher_0]
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/blowfish/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/bwedemir/Desktop/ECE4261Project/vivado-library-2018.2-1/vivado-library/ip/Pmods/PmodESP32_v1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bwedemir/Desktop/ECE4261Project/vivado-library-2018.2-1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/blowfish'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1093.512 ; gain = 0.000
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv sedate:hls:Blowfish_encipher:1.0 Blowfish_encipher_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins Blowfish_encipher_0/s_axi_AXILiteS]
</Blowfish_encipher_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Blowfish_encipher_0/ap_start

validate_bd_design -force
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Blowfish_encipher_0/ap_start

delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells Blowfish_encipher_0]
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/blowfish/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/bwedemir/Desktop/ECE4261Project/vivado-library-2018.2-1/vivado-library/ip/Pmods/PmodESP32_v1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bwedemir/Desktop/ECE4261Project/vivado-library-2018.2-1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/blowfish'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1131.953 ; gain = 0.000
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv sedate:hls:Blowfish_encipher:1.0 Blowfish_encipher_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins Blowfish_encipher_0/s_axi_AXILiteS]
</Blowfish_encipher_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd] -top
Wrote  : <C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells Blowfish_encipher_0]
make_wrapper -files [get_files C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd] -top
Wrote  : <C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
close_bd_design [get_bd_designs design_1]
make_wrapper -files [get_files C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd] -top
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- digilentinc.com:IP:PmodKYPD:1.0 - PmodKYPD_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- digilentinc.com:IP:PmodKYPD:1.0 - PmodKYPD_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodKYPD_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 636076100619ff6f; cache size = 2.673 MB.
[Mon Nov 26 19:40:31 2018] Launched design_1_xbar_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.runs/design_1_xbar_0_synth_1/runme.log
synth_1: C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.runs/synth_1/runme.log
[Mon Nov 26 19:40:31 2018] Launched impl_1...
Run output will be captured here: C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1252.656 ; gain = 24.070
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
file copy -force C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.runs/impl_1/design_1_wrapper.sysdef C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.sdk -hwspec C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.sdk -hwspec C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP2018-11-26/ECE4261_Project-UDP/Project_V0.2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 26 19:47:12 2018...
