{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573159563912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573159563912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 20:46:03 2019 " "Processing started: Thu Nov 07 20:46:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573159563912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573159563912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProgramCounter_8Bits -c ProgramCounter_8Bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProgramCounter_8Bits -c ProgramCounter_8Bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573159563912 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573159564116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2_1-behavioral " "Found design unit 1: MUX_2_1-behavioral" {  } { { "MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Program Counter LAB/MUX_2_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573159564468 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_1 " "Found entity 1: MUX_2_1" {  } { { "MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Program Counter LAB/MUX_2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573159564468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573159564468 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \";\", or \"port\", or \"generic\" ProgramCounterTopLevel.vhd(57) " "VHDL syntax error at ProgramCounterTopLevel.vhd(57) near text \":\";  expecting \";\", or \"port\", or \"generic\"" {  } { { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 57 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573159564472 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" ProgramCounterTopLevel.vhd(57) " "VHDL syntax error at ProgramCounterTopLevel.vhd(57) near text \";\";  expecting \"<=\"" {  } { { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 57 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573159564472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcountertoplevel.vhd 0 0 " "Found 0 design units, including 0 entities, in source file programcountertoplevel.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573159564472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_1-Behavioral " "Found design unit 1: DFF_1-Behavioral" {  } { { "DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Program Counter LAB/DFF_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573159564472 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_1 " "Found entity 1: DFF_1" {  } { { "DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Program Counter LAB/DFF_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573159564472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573159564472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "D:/MyFiles/Courses/VHDLcourse/Lectures/Program Counter LAB/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573159564472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573159564472 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573159564554 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 07 20:46:04 2019 " "Processing ended: Thu Nov 07 20:46:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573159564554 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573159564554 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573159564554 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573159564554 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573159565115 ""}
