#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002476fa768e0 .scope module, "topModule" "topModule" 2 79;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "rxclk";
    .port_info 2 /OUTPUT 1 "txclk";
    .port_info 3 /OUTPUT 1 "txd";
    .port_info 4 /INPUT 1 "rxd";
    .port_info 5 /OUTPUT 1 "rxOut";
    .port_info 6 /OUTPUT 8 "datareg";
L_000002476fb3d960 .functor BUFZ 1, v000002476fb34790_0, C4<0>, C4<0>, C4<0>;
L_000002476fb3d9d0 .functor BUFZ 1, v000002476fb33ed0_0, C4<0>, C4<0>, C4<0>;
o000002476fb47338 .functor BUFZ 1, C4<z>; HiZ drive
v000002476fb338e0_0 .net "clk", 0 0, o000002476fb47338;  0 drivers
v000002476fb33c50_0 .net "datareg", 7 0, v000002476fa76ca0_0;  1 drivers
v000002476fb34290_0 .net "rxOut", 0 0, v000002476fb3de70_0;  1 drivers
v000002476fb339d0_0 .var "rx_counter", 5 0;
v000002476fb34330_0 .net "rxclk", 0 0, L_000002476fb3d960;  1 drivers
v000002476fb34790_0 .var "rxclk_reg", 0 0;
o000002476fb470c8 .functor BUFZ 1, C4<z>; HiZ drive
v000002476fb346f0_0 .net "rxd", 0 0, o000002476fb470c8;  0 drivers
v000002476fb34830_0 .var "tx_counter", 5 0;
v000002476fb33bb0_0 .net "txclk", 0 0, L_000002476fb3d9d0;  1 drivers
v000002476fb33ed0_0 .var "txclk_reg", 0 0;
v000002476fb341f0_0 .net "txd", 0 0, v000002476fb33840_0;  1 drivers
E_000002476fb280d0 .event posedge, v000002476fb338e0_0;
S_000002476fa76a70 .scope module, "rx" "uartrx" 2 91, 2 30 0, S_000002476fa768e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rxd";
    .port_info 2 /OUTPUT 1 "rxOut";
    .port_info 3 /OUTPUT 8 "datareg";
v000002476fa76e40_0 .net "clk", 0 0, L_000002476fb3d960;  alias, 1 drivers
v000002476fa7bee0_0 .var "count", 3 0;
v000002476fa76c00_0 .var "dataReady", 0 0;
v000002476fa76ca0_0 .var "datareg", 7 0;
v000002476fb3ddd0_0 .var "intCount", 3 0;
v000002476fb3de70_0 .var "rxOut", 0 0;
v000002476fb3df10_0 .net "rxd", 0 0, o000002476fb470c8;  alias, 0 drivers
v000002476fb3dfb0_0 .var "tempCounter", 6 0;
v000002476fb3e050_0 .var "tempData", 7 0;
E_000002476fb28850 .event posedge, v000002476fa76e40_0;
S_000002476fb33200 .scope module, "tx" "uarttx" 2 98, 2 1 0, S_000002476fa768e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "txd";
v000002476fb3e0f0_0 .net "clk", 0 0, L_000002476fb3d9d0;  alias, 1 drivers
v000002476fb3e190_0 .var "count", 3 0;
v000002476fb33390_0 .var "data", 7 0;
v000002476fb33840_0 .var "txd", 0 0;
E_000002476fb28c10 .event posedge, v000002476fb3e0f0_0;
    .scope S_000002476fa76a70;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002476fb3e050_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002476fa7bee0_0, 0, 4;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002476fb3dfb0_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002476fb3ddd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002476fa76c00_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000002476fa76a70;
T_1 ;
    %wait E_000002476fb28850;
    %load/vec4 v000002476fa76c00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v000002476fb3df10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000002476fb3dfb0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.3, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002476fa76c00_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002476fb3dfb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002476fb3ddd0_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v000002476fb3dfb0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000002476fb3dfb0_0, 0;
T_1.4 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002476fa76c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v000002476fb3df10_0;
    %assign/vec4 v000002476fb3de70_0, 0;
    %load/vec4 v000002476fb3dfb0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.7, 4;
    %load/vec4 v000002476fb3df10_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000002476fa7bee0_0;
    %assign/vec4/off/d v000002476fb3e050_0, 4, 5;
    %load/vec4 v000002476fa7bee0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002476fa7bee0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002476fb3dfb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002476fb3ddd0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v000002476fb3dfb0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000002476fb3dfb0_0, 0;
T_1.8 ;
    %load/vec4 v000002476fa7bee0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %load/vec4 v000002476fb3e050_0;
    %assign/vec4 v000002476fa76ca0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002476fa7bee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002476fa76c00_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002476fb3dfb0_0, 0;
T_1.9 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002476fb33200;
T_2 ;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v000002476fb33390_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002476fb3e190_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002476fb33200;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002476fb33840_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000002476fb33200;
T_4 ;
    %wait E_000002476fb28c10;
    %load/vec4 v000002476fb3e190_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.0, 5;
    %load/vec4 v000002476fb3e190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002476fb33840_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002476fb3e190_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002476fb33840_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000002476fb33390_0;
    %load/vec4 v000002476fb3e190_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v000002476fb33840_0, 0;
T_4.5 ;
T_4.3 ;
    %load/vec4 v000002476fb3e190_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002476fb3e190_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002476fb33840_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002476fa768e0;
T_5 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002476fb339d0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002476fb34830_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002476fb34790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002476fb33ed0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000002476fa768e0;
T_6 ;
    %wait E_000002476fb280d0;
    %load/vec4 v000002476fb339d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002476fb339d0_0, 0;
    %load/vec4 v000002476fb34790_0;
    %inv;
    %assign/vec4 v000002476fb34790_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002476fb339d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002476fb339d0_0, 0;
T_6.1 ;
    %load/vec4 v000002476fb34830_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002476fb34830_0, 0;
    %load/vec4 v000002476fb33ed0_0;
    %inv;
    %assign/vec4 v000002476fb33ed0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000002476fb34830_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002476fb34830_0, 0;
T_6.3 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "uart.v";
