// Seed: 1766517629
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input tri id_6,
    output supply0 id_7,
    input uwire id_8,
    output supply1 id_9,
    input tri1 id_10,
    input supply0 id_11,
    input tri0 id_12
);
  assign id_1 = (1'b0);
  wire id_14;
  assign id_1 = id_6;
  module_0(
      id_14, id_14, id_14
  );
endmodule
