{"top":"global.TestNoArgs",
"namespaces":{
  "global":{
    "modules":{
      "Mux2xUInt3":{
        "type":["Record",[
          ["I0",["Array",3,"BitIn"]],
          ["I1",["Array",3,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",3,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x3_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",3]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x3_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x3_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x3_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x3_inst0.out"]
        ]
      },
      "TestNoArgs":{
        "type":["Record",[
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O",["Array",3,"Bit"]]
        ]],
        "instances":{
          "TestNoArgs_comb_inst0":{
            "modref":"global.TestNoArgs_comb"
          },
          "reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",2]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",2],"2'h0"]}
          },
          "reg_PR_inst1":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",3]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",3],"3'h0"]}
          }
        },
        "connections":[
          ["reg_PR_inst0.in","TestNoArgs_comb_inst0.O0"],
          ["reg_PR_inst1.in","TestNoArgs_comb_inst0.O1"],
          ["self.O","TestNoArgs_comb_inst0.O2"],
          ["reg_PR_inst0.out","TestNoArgs_comb_inst0.self_x_O"],
          ["reg_PR_inst1.out","TestNoArgs_comb_inst0.self_y_O"],
          ["self.ASYNCRESET","reg_PR_inst0.arst"],
          ["self.CLK","reg_PR_inst0.clk"],
          ["self.ASYNCRESET","reg_PR_inst1.arst"],
          ["self.CLK","reg_PR_inst1.clk"]
        ]
      },
      "TestNoArgs_comb":{
        "type":["Record",[
          ["self_x_O",["Array",2,"BitIn"]],
          ["self_y_O",["Array",3,"BitIn"]],
          ["O0",["Array",2,"Bit"]],
          ["O1",["Array",3,"Bit"]],
          ["O2",["Array",3,"Bit"]]
        ]],
        "instances":{
          "Mux2xUInt3_inst0":{
            "modref":"global.Mux2xUInt3"
          },
          "const_1_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h1"]}
          },
          "const_1_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",3]},
            "modargs":{"value":[["BitVector",3],"3'h1"]}
          },
          "const_3_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h3"]}
          },
          "magma_Bits_2_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_3_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",3]}
          }
        },
        "connections":[
          ["self.self_y_O","Mux2xUInt3_inst0.I0"],
          ["magma_Bits_3_add_inst0.out","Mux2xUInt3_inst0.I1"],
          ["self.O1","Mux2xUInt3_inst0.O"],
          ["self.O2","Mux2xUInt3_inst0.O"],
          ["magma_Bits_2_eq_inst0.out","Mux2xUInt3_inst0.S"],
          ["magma_Bits_2_add_inst0.in1","const_1_2.out"],
          ["magma_Bits_3_add_inst0.in1","const_1_3.out"],
          ["magma_Bits_2_eq_inst0.in1","const_3_2.out"],
          ["self.self_x_O","magma_Bits_2_add_inst0.in0"],
          ["magma_Bits_2_eq_inst0.in0","magma_Bits_2_add_inst0.out"],
          ["self.O0","magma_Bits_2_add_inst0.out"],
          ["self.self_y_O","magma_Bits_3_add_inst0.in0"]
        ]
      }
    }
  }
}
}
