# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/GLB.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/GLB_addr_decoder.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/MC.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/PE_array.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/PE_control.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/PE_datapath.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/PE_top.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/PISO.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/RF.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/SIPO.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/fifo.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/ifmap_load_ctrl.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/ifmap_loader.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/ifmap_sequencer.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/psum_load_ctrl.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/psum_selection_decoder.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/rams_dist.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/true_dpbram.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/wght_load_ctrl.v" \
"../../../../eyeriss_0710.srcs/sim_1/imports/tb/tb_eyeriss.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
