CKID0001:@|S:m2s_creative_demo_0.ddr_mss_sb_0.CCC_0.CCC_INST@|E:m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sdif3_spll_lock_q2@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
CKID0002:@|S:m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST@|E:m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.INIT_DONE_q2@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002 
CKID0003:@|S:m2s_creative_demo_0.ddr_mss_sb_0.FABOSC_0.I_RCOSC_25_50MHZ@|E:m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[13]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003 
