[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  18777       tick       1919209        785383        740430       1919209 
      2  18777       tick       4882095       2210306       2193519       4882095 
      3  18777       tick       4847969       2195733       2169959       4847969 
      4  18777       tick       4833671       2190292       2150091       4833671 
      5  18777       tick       4831370       2187493       2144587       4831370 
      6  18777       tick       4843196       2192656       2165365       4843196 
      7  18777       tick       4850232       2197061       2181804       4850232 
      8  18777       tick       4825985       2184644       2164422       4825985 
      9  18777       tick       4848838       2195441       2178667       4848838 
     10  18777       tick       4854717       2198697       2183196       4854717 
     11  18777       tick       4846216       2193746       2175801       4846216 
     12  18777       tick       4850719       2197047       2180656       4850719 
     13  18777       tick       4849649       2195893       2177822       4849649 
     14  18777       tick       4837913       2192482       2168388       4837913 
     15  18777       tick       4857122       2198546       2182659       4857122 
     16  18777       tick       4846085       2194883       2175539       4846085 
     17  18777       tick       4832868       2192041       2164851       4832868 
     18  18777       tick       4849649       2195260       2178305       4849649 
     19  18777       tick       4852565       2196414       2179940       4852565 
     20  18777       tick       4846532       2197258       2180997       4846532 
     21  18777       tick       4839745       2193147       2174109       4839745 
     22  18777       exit        929613        420676        415888        929613 
