cscope 15 E:\workspace\openesc\software\odoakr" -q 0000015142 0002238471
	@App/Adc.c

3 
	~<Adc.h
>

4 
	~<Cuºít_Reg.h
>

5 
	~<Commuèã_EC.h
>

7 
	#ADC1_DR_Addªss
 ((
uöt32_t
)0x4001244C)

	)

9 
__IO
 
uöt16_t
 
	gADCC⁄vîãdVÆue
[3] = {0};

11 
__IO
 
uöt16_t
 
	gADC_Inje˘edC⁄vîãdVÆueTab
[
LEN_BUFF_INJECT
] = {0};

12 
__IO
 
uöt16_t
 
	gADC_ReguœrC⁄vîãdVÆueTab
[
LEN_BUFF_INJECT
] = {0};

15 
Cuºít_Reg_Def
 
Cuº_ªg
;

16 
Commuèã_EC_Def
 
EC
;

18 
	$Adc_öô
()

20 
ADC_InôTy≥Def
 
ADC_InôSåu˘uª
;

21 
DMA_InôTy≥Def
 
DMA_InôSåu˘uª
;

24 
	`DMA_DeInô
(
DMA1_Ch™√l1
);

25 
DMA_InôSåu˘uª
.
DMA_PîùhîÆBa£Addr
 = 
ADC1_DR_Addªss
;

26 
DMA_InôSåu˘uª
.
DMA_Mem‹yBa£Addr
 = (
uöt32_t
)&
ADCC⁄vîãdVÆue
;

27 
DMA_InôSåu˘uª
.
DMA_DIR
 = 
DMA_DIR_PîùhîÆSRC
;

28 
DMA_InôSåu˘uª
.
DMA_Buf„rSize
 = 3;

29 
DMA_InôSåu˘uª
.
DMA_PîùhîÆInc
 = 
DMA_PîùhîÆInc_DißbÀ
;

30 
DMA_InôSåu˘uª
.
DMA_Mem‹yInc
 = 
DMA_Mem‹yInc_E«bÀ
;

31 
DMA_InôSåu˘uª
.
DMA_PîùhîÆD©aSize
 = 
DMA_PîùhîÆD©aSize_HÆfW‹d
;

32 
DMA_InôSåu˘uª
.
DMA_Mem‹yD©aSize
 = 
DMA_Mem‹yD©aSize_HÆfW‹d
;

33 
DMA_InôSåu˘uª
.
DMA_Mode
 = 
DMA_Mode_Cúcuœr
;

34 
DMA_InôSåu˘uª
.
DMA_Pri‹ôy
 = 
DMA_Pri‹ôy_High
;

35 
DMA_InôSåu˘uª
.
DMA_M2M
 = 
DMA_M2M_DißbÀ
;

36 
	`DMA_Inô
(
DMA1_Ch™√l1
, &
DMA_InôSåu˘uª
);

39 
	`DMA_Cmd
(
DMA1_Ch™√l1
, 
ENABLE
);

41 
	`ADC_DeInô
(
ADC1
);

43 
ADC_InôSåu˘uª
.
ADC_Mode
 = 
ADC_Mode_Indïídít
;

44 
ADC_InôSåu˘uª
.
ADC_SˇnC⁄vMode
 = 
ENABLE
;

45 
ADC_InôSåu˘uª
.
ADC_C⁄töuousC⁄vMode
 = 
DISABLE
;

46 
ADC_InôSåu˘uª
.
ADC_Exã∫ÆTrigC⁄v
 = 
ADC_Exã∫ÆTrigC⁄v_N⁄e
;

47 
ADC_InôSåu˘uª
.
ADC_D©aAlign
 = 
ADC_D©aAlign_Right
;

48 
ADC_InôSåu˘uª
.
ADC_NbrOfCh™√l
 = 3;

49 
	`ADC_Inô
(
ADC1
, &
ADC_InôSåu˘uª
);

52 
	`ADC_ReguœrCh™√lC⁄fig
(
ADC1
, 
Ch™Æ_IIN
, 1, 
ADC_Sam∂eTime_1Cy˛es5
);

53 
	`ADC_ReguœrCh™√lC⁄fig
(
ADC1
, 
Ch™Æ_UIN
, 2, 
ADC_Sam∂eTime_1Cy˛es5
);

54 
	`ADC_ReguœrCh™√lC⁄fig
(
ADC1
, 
Ch™Æ_BACKEMF_A
, 3, 
ADC_Sam∂eTime_1Cy˛es5
);

56 
	`ADC_DeInô
(
ADC2
);

58 
ADC_InôSåu˘uª
.
ADC_Mode
 = 
ADC_Mode_Indïídít
;

59 
ADC_InôSåu˘uª
.
ADC_SˇnC⁄vMode
 = 
DISABLE
;

60 
ADC_InôSåu˘uª
.
ADC_C⁄töuousC⁄vMode
 = 
DISABLE
;

61 
ADC_InôSåu˘uª
.
ADC_Exã∫ÆTrigC⁄v
 = 
ADC_Exã∫ÆTrigC⁄v_N⁄e
;

62 
ADC_InôSåu˘uª
.
ADC_D©aAlign
 = 
ADC_D©aAlign_Right
;

63 
ADC_InôSåu˘uª
.
ADC_NbrOfCh™√l
 = 1;

64 
	`ADC_Inô
(
ADC2
, &
ADC_InôSåu˘uª
);

67 
	`ADC_Inje˘edSequí˚rLígthC⁄fig
(
ADC2
, 1);

69 
	`ADC_Inje˘edCh™√lC⁄fig
(
ADC2
, 
Ch™Æ_IIN
, 1, 
ADC_Sam∂eTime_1Cy˛es5
);

72 
	`ADC_Exã∫ÆTrigInje˘edC⁄vC⁄fig
(
ADC2
, 
ADC_Exã∫ÆTrigInjecC⁄v_T1_CC4
);

73 
	`ADC_Exã∫ÆTrigInje˘edC⁄vCmd
(
ADC2
, 
ENABLE
);

76 
	`ADC_ITC⁄fig
(
ADC2
, 
ADC_IT_JEOC
, 
DISABLE
);

78 
	`ADC_AutoInje˘edC⁄vCmd
(
ADC2
, 
DISABLE
);

81 
	`ADC_Cmd
(
ADC2
, 
ENABLE
);

84 
	`ADC_DMACmd
(
ADC1
, 
ENABLE
);

87 
	`ADC_Exã∫ÆTrigC⁄vCmd
(
ADC1
, 
ENABLE
);

90 
	`ADC_Cmd
(
ADC1
, 
ENABLE
);

93 
	`ADC_Re£tCÆibøti⁄
(
ADC1
);

95 
	`ADC_GëRe£tCÆibøti⁄Sètus
(
ADC1
));

98 
	`ADC_SèπCÆibøti⁄
(
ADC1
);

100 
	`ADC_GëCÆibøti⁄Sètus
(
ADC1
));

102 
	`DMA_CÀ¨Fœg
(
DMA1_FLAG_TC1
);

105 
	`ADC_Re£tCÆibøti⁄
(
ADC2
);

107 
	`ADC_GëRe£tCÆibøti⁄Sètus
(
ADC2
));

110 
	`ADC_SèπCÆibøti⁄
(
ADC2
);

112 
	`ADC_GëCÆibøti⁄Sètus
(
ADC2
));

114 
	}
}

	@App/Adc.h

3 
	~<°m32f10x_adc.h
>

5 
	#LEN_BUFF_INJECT
 500

	)

8 
	#I_IN
 0

	)

9 
	#U_IN
 1

	)

10 
	#U_BACKEMF_A
 2

	)

11 
	#U_BACKEMF_B
 3

	)

12 
	#U_BACKEMF_C
 4

	)

14 
	#U_BACKEMF
 2

	)

16 
	#Ch™Æ_BACKEMF_A
 
ADC_Ch™√l_0


	)

17 
	#Ch™Æ_BACKEMF_B
 
ADC_Ch™√l_1


	)

18 
	#Ch™Æ_BACKEMF_C
 
ADC_Ch™√l_2


	)

19 
	#Ch™Æ_UIN
 
ADC_Ch™√l_3


	)

20 
	#Ch™Æ_IIN
 
ADC_Ch™√l_8


	)

22 
Adc_öô
();

	@App/Calc_velocity.c

2 
	~<CÆc_vñocôy.h
>

4 
	#LEN_MASS_VEL
 8

	)

5 
uöt32_t
 
	gP_ZC_mass
[
LEN_MASS_VEL
] = {0};

6 
uöt32_t
 
	g˙t_P_ZC_mass
 = 0;

7 
uöt32_t
 
	gsumm_P_ZC_mass
 = 0;

9 
uöt16_t
 
	$CÆc_vñocôy
(
uöt32_t
 
Pîiod
)

11 
uöt32_t
 
W
, 
T
, 
i
;

13 
T
 = (
uöt32_t
)
Pîiod
;

15 
P_ZC_mass
[
˙t_P_ZC_mass
++] = 
T
;

16 i‡(
˙t_P_ZC_mass
 =
LEN_MASS_VEL
)

17 
˙t_P_ZC_mass
 = 0;

19 
summ_P_ZC_mass
 = 0;

20 
i
 = 0; i < 
LEN_MASS_VEL
; i++)

21 
summ_P_ZC_mass
 +
P_ZC_mass
[
i
];

22 
T
 = 
summ_P_ZC_mass
 >> 3;

24 
W
 = (
uöt32_t
)24000000 / 
T
;

26  (
uöt16_t
)
W
;

27 
	}
}

29 
	$Inô_ˇlc_vñocôy
()

31 
öt8_t
 
i
;

33 
summ_P_ZC_mass
 = 0;

34 
i
 = 0; i < 
LEN_MASS_VEL
; i++)

35 
P_ZC_mass
[
i
] = 0;

36 
	}
}

	@App/Calc_velocity.h

2 
	~<°döt.h
>

3 
	~<Drive_∑øm.h
>

5 
uöt16_t
 
CÆc_vñocôy
(
uöt32_t
 
Pîiod
);

6 
Inô_ˇlc_vñocôy
();

	@App/Comm_Command.c

2 
	~<°m32f10x.h
>

3 
	~<FªeRTOS.h
>

4 
	~<èsk.h
>

5 
	~<°dio.h
>

6 
	~<°rög.h
>

7 
	~<Adc.h
>

8 
	~<Commuèã_EC.h
>

9 
	~<Vñocôy_Reg.h
>

10 
	~<utû.h
>

11 
	~<Drive_∑øm.h
>

13 
uöt8_t
 
Comm_Comm™d
(uöt8_à*
buf
);

14 
uöt16_t
 
ADCC⁄vîãdVÆue
[];

15 
Iö_avg
;

16 
uöt16_t
 
ADC_Iö
;

17 
Commuèã_EC_Def
 
EC
;

18 
Vñocôy_Reg_Def
 
Vñ_ªg
;

19 
uöt16_t
 
Sèã
, 
Pîiod_ã°
, 
˙t_°ï
;

20 
uöt32_t
 
T32
;

21 
uöt16_t
 
n_∑ú_pﬁus
;

22 
uöt16_t
 
ãmpPWM
;

24 
uöt8_t
 
	$Comm_Comm™d
(
uöt8_t
 *
buf
)

26 
uöt8_t
 
i
 = 0;

27 
fCuºít
;

28 
fUö
;

29 
n
;

31 
fUö
 = ()
ADCC⁄vîãdVÆue
[
U_IN
] * 
KTR_UIN
;

32 
	`PutFlﬂt32
(
buf
 + 
i
, 
fUö
);

33 
i
 = 4;

35 
fCuºít
 = 
Iö_avg
;

36 
	`PutFlﬂt32
(
buf
 + 
i
, 
fCuºít
);

37 
i
 += 4;

39 
	`PutUöt16
(
buf
 + 
i
, 
ãmpPWM
);

40 
i
 += 2;

42 
	`PutUöt32
(
buf
 + 
i
, 
EC
.
Sètus
);

43 
i
 += 4;

45 
	`PutUöt16
(
buf
 + 
i
, 
ADC_Iö
);

46 
i
 += 2;

48 
n
 = (()
EC
.
Wdrive
 * 60.0Ë/ (6.0 * ()
n_∑ú_pﬁus
);

49 
	`PutUöt16
(
buf
 + 
i
, (
uöt16_t
)
n
);

50 
i
 += 2;

52 
	`PutUöt16
(
buf
 + 
i
, 
Sèã
);

53 
i
 += 2;

55 
	`PutUöt16
(
buf
 + 
i
, 
EC
.
˙t_miss_zc
);

56 
i
 += 2;

58  
i
;

59 
	}
}

	@App/Commutate_EC.c

3 
	~<Commuèã_EC.h
>

4 
	#CR1_CKD_Mask
 ((
uöt16_t
)0x00FF)

	)

5 
	#CR1_Cou¡îMode_Mask
 ((
uöt16_t
)0x038F)

	)

7 
Q_hi_def
 
	gQ1
, 
	gQ3
, 
	gQ5
;

8 
Q_low_def
 
	gQ2
, 
	gQ4
, 
	gQ6
;

10 
	$Inô_gpioEC
()

12 
GPIO_InôTy≥Def
 
gpio
;

14 
Q2
.
p‹t
 = 
GPIOB
;

15 
Q2
.
pö
 = 
GPIO_Pö_15
;

16 
Q2
.
•ìd
 = 
GPIO_S≥ed_50MHz
;

17 
Q2
.
mode
 = 
GPIO_Mode_Out_PP
;

18 
gpio
.
GPIO_Pö
 = 
Q2
.
pö
;

19 
gpio
.
GPIO_S≥ed
 =
Q2
.
•ìd
;

20 
gpio
.
GPIO_Mode
 = 
Q2
.
mode
;

21 
	`GPIO_Inô
(
Q2
.
p‹t
, &
gpio
);

22 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_RESET
);

24 
Q4
.
p‹t
 = 
GPIOB
;

25 
Q4
.
pö
 = 
GPIO_Pö_14
;

26 
Q4
.
•ìd
 = 
GPIO_S≥ed_50MHz
;

27 
Q4
.
mode
 = 
GPIO_Mode_Out_PP
;

28 
gpio
.
GPIO_Pö
 = 
Q4
.
pö
;

29 
gpio
.
GPIO_S≥ed
 =
Q4
.
•ìd
;

30 
gpio
.
GPIO_Mode
 = 
Q4
.
mode
;

31 
	`GPIO_Inô
(
Q4
.
p‹t
, &
gpio
);

32 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_RESET
);

34 
Q6
.
p‹t
 = 
GPIOB
;

35 
Q6
.
pö
 = 
GPIO_Pö_13
;

36 
Q6
.
•ìd
 = 
GPIO_S≥ed_50MHz
;

37 
Q6
.
mode
 = 
GPIO_Mode_Out_PP
;

38 
gpio
.
GPIO_Pö
 = 
Q6
.
pö
;

39 
gpio
.
GPIO_S≥ed
 =
Q6
.
•ìd
;

40 
gpio
.
GPIO_Mode
 = 
Q6
.
mode
;

41 
	`GPIO_Inô
(
Q6
.
p‹t
, &
gpio
);

42 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_RESET
);

44 
Q1
.
p‹t
 = 
GPIOA
;

45 
Q1
.
pö
 = 
GPIO_Pö_8
;

46 
Q1
.
•ìd
 = 
GPIO_S≥ed_50MHz
;

47 
Q1
.
mode
 = 
GPIO_Mode_AF_PP
;

48 
Q1
.
Duty
 = 0;

49 
gpio
.
GPIO_Pö
 = 
Q1
.
pö
;

50 
gpio
.
GPIO_S≥ed
 =
Q1
.
•ìd
;

51 
gpio
.
GPIO_Mode
 = 
Q1
.
mode
;

52 
	`GPIO_Inô
(
Q1
.
p‹t
, &
gpio
);

54 
Q3
.
p‹t
 = 
GPIOA
;

55 
Q3
.
pö
 = 
GPIO_Pö_9
;

56 
Q3
.
•ìd
 = 
GPIO_S≥ed_50MHz
;

57 
Q3
.
mode
 = 
GPIO_Mode_AF_PP
;

58 
Q3
.
Duty
 = 0;

59 
gpio
.
GPIO_Pö
 = 
Q3
.
pö
;

60 
gpio
.
GPIO_S≥ed
 =
Q3
.
•ìd
;

61 
gpio
.
GPIO_Mode
 = 
Q3
.
mode
;

62 
	`GPIO_Inô
(
Q3
.
p‹t
, &
gpio
);

64 
Q5
.
p‹t
 = 
GPIOA
;

65 
Q5
.
pö
 = 
GPIO_Pö_10
;

66 
Q5
.
•ìd
 = 
GPIO_S≥ed_50MHz
;

67 
Q5
.
mode
 = 
GPIO_Mode_AF_PP
;

68 
Q5
.
Duty
 = 0;

69 
gpio
.
GPIO_Pö
 = 
Q5
.
pö
;

70 
gpio
.
GPIO_S≥ed
 =
Q5
.
•ìd
;

71 
gpio
.
GPIO_Mode
 = 
Q5
.
mode
;

72 
	`GPIO_Inô
(
Q5
.
p‹t
, &
gpio
);

73 
	}
}

75 
	$Inô_C⁄åﬁ_EC
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Pîiod
, uöt16_à
CCR_VÆ
, uöt16_à
DódTime
)

77 
TIM_TimeBa£InôTy≥Def
 
TIM_TimeBa£Såu˘uª
;

78 
TIM_OCInôTy≥Def
 
TIM_OCInôSåu˘uª
;

79 
TIM_BDTRInôTy≥Def
 
TIM_BDTRInôSåu˘uª
;

83 
TIM_TimeBa£Såu˘uª
.
TIM_Pîiod
 = 
Pîiod
;

84 
TIM_TimeBa£Såu˘uª
.
TIM_PªsˇÀr
 = 0;

85 
TIM_TimeBa£Såu˘uª
.
TIM_ClockDivisi⁄
 = 0;

86 
TIM_TimeBa£Såu˘uª
.
TIM_Cou¡îMode
 = 
TIM_Cou¡îMode_Up
;

87 
TIM_TimeBa£Såu˘uª
.
TIM_Rïëôi⁄Cou¡î
 = 0;

88 
	`TIM_TimeBa£Inô
(
TIMx
, &
TIM_TimeBa£Såu˘uª
);

91 
TIM_OCInôSåu˘uª
.
TIM_OCMode
 = 
TIM_OCMode_PWM2
;

92 
TIM_OCInôSåu˘uª
.
TIM_OuçutSèã
 = 
TIM_OuçutSèã_E«bÀ
;

93 
TIM_OCInôSåu˘uª
.
TIM_OCPﬁ¨ôy
 = 
TIM_OCPﬁ¨ôy_Low
;

95 
TIM_OCInôSåu˘uª
.
TIM_OuçutNSèã
 = 
TIM_OuçutNSèã_E«bÀ
;

96 
TIM_OCInôSåu˘uª
.
TIM_OCNPﬁ¨ôy
 = 
TIM_OCNPﬁ¨ôy_Low
;

97 
TIM_OCInôSåu˘uª
.
TIM_OCIdÀSèã
 = 
TIM_OCIdÀSèã_Së
;

98 
TIM_OCInôSåu˘uª
.
TIM_OCNIdÀSèã
 = 
TIM_OCIdÀSèã_Re£t
;

101 
TIM_OCInôSåu˘uª
.
TIM_Pul£
 = 
Q1
.
Duty
;

102 
	`TIM_OC1Inô
(
TIMx
, &
TIM_OCInôSåu˘uª
);

104 
TIM_OCInôSåu˘uª
.
TIM_Pul£
 = 
Q3
.
Duty
;

105 
	`TIM_OC2Inô
(
TIMx
, &
TIM_OCInôSåu˘uª
);

107 
TIM_OCInôSåu˘uª
.
TIM_Pul£
 = 
Q5
.
Duty
;

108 
	`TIM_OC3Inô
(
TIMx
, &
TIM_OCInôSåu˘uª
);

112 
TIM_OCInôSåu˘uª
.
TIM_OCMode
 = 
TIM_OCMode_PWM1
;

113 
TIM_OCInôSåu˘uª
.
TIM_OuçutSèã
 = 
TIM_OuçutSèã_E«bÀ
;

114 
TIM_OCInôSåu˘uª
.
TIM_Pul£
 = 5;

115 
TIM_OCInôSåu˘uª
.
TIM_OCPﬁ¨ôy
 = 
TIM_OCPﬁ¨ôy_Low
;

116 
	`TIM_OC4Inô
(
TIMx
, &
TIM_OCInôSåu˘uª
);

119 
TIM_BDTRInôSåu˘uª
.
TIM_OSSRSèã
 = 
TIM_OSSRSèã_E«bÀ
;

120 
TIM_BDTRInôSåu˘uª
.
TIM_OSSISèã
 = 
TIM_OSSISèã_E«bÀ
;

121 
TIM_BDTRInôSåu˘uª
.
TIM_LOCKLevñ
 = 
TIM_LOCKLevñ_1
;

122 
TIM_BDTRInôSåu˘uª
.
TIM_DódTime
 = 
DódTime
;

123 
TIM_BDTRInôSåu˘uª
.
TIM_Bªak
 = 
TIM_Bªak_DißbÀ
;

124 
TIM_BDTRInôSåu˘uª
.
TIM_BªakPﬁ¨ôy
 = 
TIM_BªakPﬁ¨ôy_Low
;

125 
TIM_BDTRInôSåu˘uª
.
TIM_Autom©icOuçut
 = 
TIM_Autom©icOuçut_E«bÀ
;

127 
	`TIM_BDTRC⁄fig
(
TIMx
, &
TIM_BDTRInôSåu˘uª
);

130 
	`TIM_Sñe˘OuçutTriggî
(
TIMx
, 
TIM_TRGOSour˚_Upd©e
);

132 
	`TIM_OC1PªlﬂdC⁄fig
(
TIMx
, 
TIM_OCPªlﬂd_E«bÀ
);

133 
	`TIM_OC2PªlﬂdC⁄fig
(
TIMx
, 
TIM_OCPªlﬂd_E«bÀ
);

134 
	`TIM_OC3PªlﬂdC⁄fig
(
TIMx
, 
TIM_OCPªlﬂd_E«bÀ
);

135 
	`TIM_OC4PªlﬂdC⁄fig
(
TIMx
, 
TIM_OCPªlﬂd_E«bÀ
);

138 
	`TIM_Cmd
(
TIMx
, 
ENABLE
);

141 
	`TIM_CålPWMOuçuts
(
TIMx
, 
ENABLE
);

143 
	`TIM_ITC⁄fig
(
TIMx
, 
TIM_IT_Upd©e
, 
ENABLE
);

144 
	}
}

146 
	$Commuèã_pha£_EC
(
TIM_Ty≥Def
* 
TIMx
, 
Commuèã_EC_Def
* 
comm_EC
)

148 
uöt8_t
 
n_mós
 = 0;

150 i‡(
comm_EC
->
Evít
 =
FORCE_TR
)

152 i‡(
comm_EC
->
Dú
 =
POSITIVE_ROTATE
)

154 
	`LED_STATUS_ON
();

155 
	`Commuèã_Pos
(
TIMx
, 
comm_EC
);

156 
comm_EC
->
Fœg_íabÀ_ZC
 = 1;

157 
comm_EC
->
˙t_dëe˘_poöt
 = 0;

159 i‡(
comm_EC
->
Dú
 =
NEGATIVE_ROTATE
)

161 
	`LED_STATUS_ON
();

162 
	`Commuèã_Neg
(
TIMx
, 
comm_EC
);

163 
comm_EC
->
Fœg_íabÀ_ZC
 = 1;

164 
comm_EC
->
˙t_dëe˘_poöt
 = 0;

168 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_RESET
);

169 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_RESET
);

170 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_RESET
);

171 
	`TIM_SëCom∑ª3
(
TIMx
, 0);

172 
	`TIM_SëCom∑ª1
(
TIMx
, 0);

173 
	`TIM_SëCom∑ª2
(
TIMx
, 0);

175 
comm_EC
->
Evít
 = 
NOTHING
;

177 i‡(
comm_EC
->
Evít
 =
MEASURE
)

179 i‡(
n_mós
 == 0)

181 
	`On_mós_r12_Q1Q4
(
TIMx
);

182 
n_mós
++;

183 
comm_EC
->
N_pha£
 = 
Q1Q4mós
;

185 i‡(
n_mós
 == 1)

187 
	`On_mós_r13_Q5Q2
(
TIMx
);

188 
n_mós
++;

189 
comm_EC
->
N_pha£
 = 
Q5Q2mós
;

191 i‡(
n_mós
 == 2)

193 
	`On_mós_r23_Q3Q6
(
TIMx
);

194 
comm_EC
->
N_pha£
 = 
Q3Q6mós
;

195 
n_mós
++;

199 
	`Off_Æl_Qn
(
TIMx
);

200 
comm_EC
->
N_pha£
 = 
STOP
;

201 
n_mós
 = 0;

203 
comm_EC
->
Evít
 = 
NOTHING
;

205 
	}
}

208 
	$I¡îru±H™dÀrTIMUP
(
TIM_Ty≥Def
* 
TIMx
, 
Commuèã_EC_Def
* 
Comm_EC
)

210 
	`Commuèã_pha£_EC
(
TIMx
, 
Comm_EC
);

211 
	`TIM_CÀ¨ITPídögBô
(
TIMx
, 
TIM_IT_Upd©e
);

212 
	}
}

214 
	$Së_Pos_Dú
(
Commuèã_EC_Def
* 
comm_EC
)

216 i‡(
comm_EC
->
Dú
 =
STOP_ROTATE
)

217 
comm_EC
->
Dú
 = 
POSITIVE_ROTATE
;

218 
	}
}

220 
	$Së_Neg_Dú
(
Commuèã_EC_Def
* 
comm_EC
)

222 i‡(
comm_EC
->
Dú
 =
STOP_ROTATE
)

223 
comm_EC
->
Dú
 = 
NEGATIVE_ROTATE
;

224 
	}
}

226 
	$Sèπ_EC
(
Commuèã_EC_Def
* 
Comm_EC
)

228 i‡((
Comm_EC
->
Dú
 =
POSITIVE_ROTATE
Ë|| (Comm_EC->Dú =
NEGATIVE_ROTATE
))

229 
Comm_EC
->
N_pha£
 = 
Q2Q3
;

231 
Comm_EC
->
N_pha£
 = 
STOP
;

232 
Comm_EC
->
Evít
 = 
FORCE_TR
;

233 
Comm_EC
->
Fœg_íabÀ_ZC
 = 1;

234 
Comm_EC
->
Fœg_íabÀ_„edback
 = 0;

235 
	}
}

237 
	$SèπPªPos
(
Commuèã_EC_Def
* 
Comm_EC
)

239 
Comm_EC
->
N_pha£
 = 
Q1Q4Q6
;

240 
Comm_EC
->
Evít
 = 
FORCE_TR
;

241 
	}
}

243 
	$F‹˚_Evít
(
Commuèã_EC_Def
* 
Comm_EC
)

245 
Comm_EC
->
Evít
 = 
FORCE_TR
;

246 
	}
}

248 
	$Mósuª_Evít
(
Commuèã_EC_Def
* 
Comm_EC
)

250 
Comm_EC
->
Evít
 = 
MEASURE
;

251 
	}
}

253 
	$St›_EC
(
Commuèã_EC_Def
* 
Comm_EC
)

255 
Comm_EC
->
Dú
 = 
STOP_ROTATE
;

256 
Comm_EC
->
N_pha£
 = 
STOP
;

257 
Comm_EC
->
Evít
 = 
FORCE_TR
;

258 
	}
}

260 
	$Commuèã_Pos
(
TIM_Ty≥Def
* 
TIMx
, 
Commuèã_EC_Def
* 
comm_EC
)

262 
comm_EC
->
N_pha£
)

264 
Q1Q4Q6
:

265 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_RESET
);

266 
	`TIM_SëCom∑ª2
(
TIMx
, 0);

267 
	`TIM_SëCom∑ª3
(
TIMx
, 0);

269 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_SET
);

270 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_SET
);

271 
	`TIM_SëCom∑ª1
(
TIMx
, 
Q1
.
Duty
);

274 
Q2Q3
:

275 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_RESET
);

276 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_RESET
);

277 
	`TIM_SëCom∑ª1
(
TIMx
, 0);

278 
	`TIM_SëCom∑ª2
(
TIMx
, 0);

279 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_SET
);

280 
	`TIM_SëCom∑ª3
(
TIMx
, 
Q5
.
Duty
);

282 
	`ADC_ReguœrCh™√lC⁄fig
(
ADC1
, 
Ch™Æ_BACKEMF_B
, 3, 
ADC_Sam∂eTime_1Cy˛es5
);

284 
comm_EC
->
N_pha£
 = 
Q2Q5
;

286 
Q2Q5
:

287 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_RESET
);

288 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_RESET
);

289 
	`TIM_SëCom∑ª1
(
TIMx
, 0);

290 
	`TIM_SëCom∑ª2
(
TIMx
, 0);

291 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_SET
);

292 
	`TIM_SëCom∑ª3
(
TIMx
, 
Q5
.
Duty
);

294 
	`ADC_ReguœrCh™√lC⁄fig
(
ADC1
, 
Ch™Æ_BACKEMF_A
, 3, 
ADC_Sam∂eTime_1Cy˛es5
);

296 
comm_EC
->
N_pha£
 = 
Q4Q5
;

298 
Q4Q5
:

299 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_RESET
);

300 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_RESET
);

301 
	`TIM_SëCom∑ª3
(
TIMx
, 0);

302 
	`TIM_SëCom∑ª2
(
TIMx
, 0);

303 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_SET
);

304 
	`TIM_SëCom∑ª1
(
TIMx
, 
Q1
.
Duty
);

306 
	`ADC_ReguœrCh™√lC⁄fig
(
ADC1
, 
Ch™Æ_BACKEMF_C
, 3, 
ADC_Sam∂eTime_1Cy˛es5
);

308 
comm_EC
->
N_pha£
 = 
Q4Q1
;

310 
Q4Q1
:

311 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_RESET
);

312 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_RESET
);

313 
	`TIM_SëCom∑ª3
(
TIMx
, 0);

314 
	`TIM_SëCom∑ª2
(
TIMx
, 0);

315 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_SET
);

316 
	`TIM_SëCom∑ª1
(
TIMx
, 
Q1
.
Duty
);

318 
	`ADC_ReguœrCh™√lC⁄fig
(
ADC1
, 
Ch™Æ_BACKEMF_B
, 3, 
ADC_Sam∂eTime_1Cy˛es5
);

320 
comm_EC
->
N_pha£
 = 
Q6Q1
;

322 
Q6Q1
:

323 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_RESET
);

324 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_RESET
);

325 
	`TIM_SëCom∑ª3
(
TIMx
, 0);

326 
	`TIM_SëCom∑ª1
(
TIMx
, 0);

327 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_SET
);

328 
	`TIM_SëCom∑ª2
(
TIMx
, 
Q3
.
Duty
);

330 
	`ADC_ReguœrCh™√lC⁄fig
(
ADC1
, 
Ch™Æ_BACKEMF_A
, 3, 
ADC_Sam∂eTime_1Cy˛es5
);

332 
comm_EC
->
N_pha£
 = 
Q6Q3
;

334 
Q6Q3
:

335 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_RESET
);

336 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_RESET
);

337 
	`TIM_SëCom∑ª3
(
TIMx
, 0);

338 
	`TIM_SëCom∑ª1
(
TIMx
, 0);

339 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_SET
);

340 
	`TIM_SëCom∑ª2
(
TIMx
, 
Q3
.
Duty
);

342 
	`ADC_ReguœrCh™√lC⁄fig
(
ADC1
, 
Ch™Æ_BACKEMF_C
, 3, 
ADC_Sam∂eTime_1Cy˛es5
);

344 
comm_EC
->
N_pha£
 = 
Q2Q3
;

346 
STOP
:

347 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_RESET
);

348 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_RESET
);

349 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_RESET
);

350 
	`TIM_SëCom∑ª3
(
TIMx
, 0);

351 
	`TIM_SëCom∑ª1
(
TIMx
, 0);

352 
	`TIM_SëCom∑ª2
(
TIMx
, 0);

354 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_RESET
);

355 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_RESET
);

356 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_RESET
);

357 
	`TIM_SëCom∑ª3
(
TIMx
, 0);

358 
	`TIM_SëCom∑ª1
(
TIMx
, 0);

359 
	`TIM_SëCom∑ª2
(
TIMx
, 0);

362 
	}
}

364 
	$Commuèã_Neg
(
TIM_Ty≥Def
* 
TIMx
, 
Commuèã_EC_Def
* 
comm_EC
)

366 
comm_EC
->
N_pha£
)

368 
Q1Q4Q6
:

369 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_RESET
);

370 
	`TIM_SëCom∑ª2
(
TIMx
, 0);

371 
	`TIM_SëCom∑ª3
(
TIMx
, 0);

373 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_SET
);

374 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_SET
);

375 
	`TIM_SëCom∑ª1
(
TIMx
, 
Q1
.
Duty
);

378 
Q6Q3
:

380 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_RESET
);

381 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_RESET
);

382 
	`TIM_SëCom∑ª2
(
TIMx
, 0);

383 
	`TIM_SëCom∑ª3
(
TIMx
, 0);

384 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_SET
);

385 
	`TIM_SëCom∑ª1
(
TIMx
, 
Q1
.
Duty
);

387 
	`ADC_ReguœrCh™√lC⁄fig
(
ADC1
, 
Ch™Æ_BACKEMF_B
, 3, 
ADC_Sam∂eTime_1Cy˛es5
);

389 
comm_EC
->
N_pha£
 = 
Q6Q1
;

391 
Q6Q1
:

393 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_RESET
);

394 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_RESET
);

395 
	`TIM_SëCom∑ª2
(
TIMx
, 0);

396 
	`TIM_SëCom∑ª3
(
TIMx
, 0);

397 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_SET
);

398 
	`TIM_SëCom∑ª1
(
TIMx
, 
Q1
.
Duty
);

400 
	`ADC_ReguœrCh™√lC⁄fig
(
ADC1
, 
Ch™Æ_BACKEMF_C
, 3, 
ADC_Sam∂eTime_1Cy˛es5
);

402 
comm_EC
->
N_pha£
 = 
Q4Q1
;

404 
Q4Q1
:

406 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_RESET
);

407 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_RESET
);

408 
	`TIM_SëCom∑ª1
(
TIMx
, 0);

409 
	`TIM_SëCom∑ª2
(
TIMx
, 0);

410 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_SET
);

411 
	`TIM_SëCom∑ª3
(
TIMx
, 
Q5
.
Duty
);

413 
	`ADC_ReguœrCh™√lC⁄fig
(
ADC1
, 
Ch™Æ_BACKEMF_A
, 3, 
ADC_Sam∂eTime_1Cy˛es5
);

415 
comm_EC
->
N_pha£
 = 
Q4Q5
;

417 
Q4Q5
:

419 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_RESET
);

420 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_RESET
);

421 
	`TIM_SëCom∑ª1
(
TIMx
, 0);

422 
	`TIM_SëCom∑ª2
(
TIMx
, 0);

423 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_SET
);

424 
	`TIM_SëCom∑ª3
(
TIMx
, 
Q5
.
Duty
);

426 
	`ADC_ReguœrCh™√lC⁄fig
(
ADC1
, 
Ch™Æ_BACKEMF_B
, 3, 
ADC_Sam∂eTime_1Cy˛es5
);

428 
comm_EC
->
N_pha£
 = 
Q2Q5
;

430 
Q2Q5
:

432 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_RESET
);

433 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_RESET
);

434 
	`TIM_SëCom∑ª1
(
TIMx
, 0);

435 
	`TIM_SëCom∑ª3
(
TIMx
, 0);

436 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_SET
);

437 
	`TIM_SëCom∑ª2
(
TIMx
, 
Q3
.
Duty
);

439 
	`ADC_ReguœrCh™√lC⁄fig
(
ADC1
, 
Ch™Æ_BACKEMF_C
, 3, 
ADC_Sam∂eTime_1Cy˛es5
);

441 
comm_EC
->
N_pha£
 = 
Q2Q3
;

443 
Q2Q3
:

445 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_RESET
);

446 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_RESET
);

447 
	`TIM_SëCom∑ª1
(
TIMx
, 0);

448 
	`TIM_SëCom∑ª3
(
TIMx
, 0);

449 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_SET
);

450 
	`TIM_SëCom∑ª2
(
TIMx
, 
Q3
.
Duty
);

452 
	`ADC_ReguœrCh™√lC⁄fig
(
ADC1
, 
Ch™Æ_BACKEMF_A
, 3, 
ADC_Sam∂eTime_1Cy˛es5
);

454 
comm_EC
->
N_pha£
 = 
Q6Q3
;

456 
STOP
:

457 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_RESET
);

458 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_RESET
);

459 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_RESET
);

460 
	`TIM_SëCom∑ª3
(
TIMx
, 0);

461 
	`TIM_SëCom∑ª1
(
TIMx
, 0);

462 
	`TIM_SëCom∑ª2
(
TIMx
, 0);

465 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_RESET
);

466 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_RESET
);

467 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_RESET
);

468 
	`TIM_SëCom∑ª3
(
TIMx
, 0);

469 
	`TIM_SëCom∑ª1
(
TIMx
, 0);

470 
	`TIM_SëCom∑ª2
(
TIMx
, 0);

473 
	}
}

475 
	$Së_cuºít
(
TIM_Ty≥Def
* 
TIMx
, 
Commuèã_EC_Def
* 
comm_EC
, 
uöt16_t
 
pwm
)

477 
comm_EC
->
N_pha£
)

479 
Q1Q4Q6
:

480 
	`TIM_SëCom∑ª1
(
TIMx
, 
pwm
);

482 
Q2Q3
:

483 
	`TIM_SëCom∑ª2
(
TIMx
, 
pwm
);

485 
Q2Q5
:

486 
	`TIM_SëCom∑ª3
(
TIMx
, 
pwm
);

488 
Q4Q5
:

489 
	`TIM_SëCom∑ª3
(
TIMx
, 
pwm
);

491 
Q4Q1
:

492 
	`TIM_SëCom∑ª1
(
TIMx
, 
pwm
);

494 
Q6Q1
:

495 
	`TIM_SëCom∑ª1
(
TIMx
, 
pwm
);

497 
Q6Q3
:

498 
	`TIM_SëCom∑ª2
(
TIMx
, 
pwm
);

500 
Q1Q4mós
:

501 
	`TIM_SëCom∑ª1
(
TIMx
, 
pwm
);

503 
Q3Q6mós
:

504 
	`TIM_SëCom∑ª2
(
TIMx
, 
pwm
);

506 
Q5Q2mós
:

507 
	`TIM_SëCom∑ª3
(
TIMx
, 
pwm
);

509 
STOP
:

510 
	`TIM_SëCom∑ª1
(
TIMx
, 0);

511 
	`TIM_SëCom∑ª2
(
TIMx
, 0);

512 
	`TIM_SëCom∑ª3
(
TIMx
, 0);

515 
	`TIM_SëCom∑ª1
(
TIMx
, 0);

516 
	`TIM_SëCom∑ª2
(
TIMx
, 0);

517 
	`TIM_SëCom∑ª3
(
TIMx
, 0);

520 
	}
}

522 
	$On_mós_r12_Q1Q4
(
TIM_Ty≥Def
* 
TIMx
)

524 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_RESET
);

525 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_RESET
);

526 
	`TIM_SëCom∑ª3
(
TIMx
, 0);

527 
	`TIM_SëCom∑ª2
(
TIMx
, 0);

528 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_SET
);

529 
	`TIM_SëCom∑ª1
(
TIMx
, 
Q1
.
Duty
);

530 
	}
}

532 
	$On_mós_r13_Q5Q2
(
TIM_Ty≥Def
* 
TIMx
)

534 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_RESET
);

535 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_RESET
);

536 
	`TIM_SëCom∑ª1
(
TIMx
, 0);

537 
	`TIM_SëCom∑ª2
(
TIMx
, 0);

538 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_SET
);

539 
	`TIM_SëCom∑ª3
(
TIMx
, 
Q5
.
Duty
);

540 
	}
}

542 
	$On_mós_r23_Q3Q6
(
TIM_Ty≥Def
* 
TIMx
)

544 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_RESET
);

545 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_RESET
);

546 
	`TIM_SëCom∑ª1
(
TIMx
, 0);

547 
	`TIM_SëCom∑ª3
(
TIMx
, 0);

548 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_SET
);

549 
	`TIM_SëCom∑ª2
(
TIMx
, 
Q3
.
Duty
);

550 
	}
}

552 
	$Off_Æl_Qn
(
TIM_Ty≥Def
* 
TIMx
)

554 
	`GPIO_WrôeBô
(
Q2
.
p‹t
, Q2.
pö
, 
Bô_RESET
);

555 
	`GPIO_WrôeBô
(
Q4
.
p‹t
, Q4.
pö
, 
Bô_RESET
);

556 
	`GPIO_WrôeBô
(
Q6
.
p‹t
, Q6.
pö
, 
Bô_RESET
);

557 
	`TIM_SëCom∑ª3
(
TIMx
, 0);

558 
	`TIM_SëCom∑ª1
(
TIMx
, 0);

559 
	`TIM_SëCom∑ª2
(
TIMx
, 0);

560 
	}
}

	@App/Commutate_EC.h

3 
	~<°m32f10x_tim.h
>

4 
	~<°dio.h
>

5 
	~<°m32f10x_gpio.h
>

6 
	~<Adc.h
>

7 
	~<Drive_∑øm.h
>

10 
	#NOTHING
 0

11 
	#FORCE_TR
 1

12 
	#CROSSING
 2

13 
	#MEASURE
 3

14 

	)

16 
	#POSITIVE_ROTATE
 1

	)

17 
	#NEGATIVE_ROTATE
 2

	)

18 
	#STOP_ROTATE
 0

	)

21 
	#STOP
 0

	)

22 
	#Q2Q3
 1

	)

23 
	#Q2Q5
 2

	)

24 
	#Q4Q5
 3

	)

25 
	#Q4Q1
 4

	)

26 
	#Q6Q1
 5

	)

27 
	#Q6Q3
 6

	)

28 
	#Q1Q4Q6
 7

29 
	#Q1Q4mós
 8

	)

30 
	#Q3Q6mós
 9

	)

31 
	#Q5Q2mós
 10

	)

35 
uöt16_t
 
	mDú
;

36 
uöt16_t
 
	mN_pha£
;

37 
uöt16_t
 
	mEvít
;

38 
uöt32_t
 
	mP_ZC
;

39 
uöt16_t
 
	mWdrive
;

40 
uöt16_t
 
	mFœg_íabÀ_ZC
;

41 
uöt32_t
 
	mT_√xt_commuèti⁄
;

42 
uöt32_t
 
	mT_f‹˚_commuèti⁄
;

43 
uöt16_t
 
	mFœg_íabÀ_„edback
;

44 
uöt16_t
 
	mFœg_mis£d_ZC
;

45 
uöt16_t
 
	mFœg_ON_OFF
;

46 
uöt16_t
 
	m˙t_dëe˘_poöt
;

47 
uöt32_t
 
	mP_ZC_f‹_W
;

48 
uöt16_t
 
	mFœg_Áu…_°¨t
;

49 
uöt16_t
 
	mFœg_mós_R
;

50 
uöt16_t
 
	mFœg_sound
;

51 
uöt16_t
 
	mSètus
;

52 
uöt16_t
 
	m˙t_vÆid_vñocôy
;

53 
uöt16_t
 
	m˙t_miss_zc
;

54 
uöt16_t
 
	m˙t_miss_dëe˘ZC
;

55 }
	tCommuèã_EC_Def
;

60 
GPIO_Ty≥Def
 *
	mp‹t
;

61 
uöt16_t
 
	mpö
;

62 
GPIOS≥ed_Ty≥Def
 
	m•ìd
;

63 
GPIOMode_Ty≥Def
 
	mmode
;

64 }
	tQ_low_def
;

69 
GPIO_Ty≥Def
 *
	mp‹t
;

70 
uöt16_t
 
	mpö
;

71 
GPIOS≥ed_Ty≥Def
 
	m•ìd
;

72 
GPIOMode_Ty≥Def
 
	mmode
;

73 
uöt16_t
 
	mDuty
;

74 }
	tQ_hi_def
;

76 
Inô_gpioEC
();

77 
Inô_C⁄åﬁ_EC
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Pîiod
, uöt16_à
CCR_VÆ
, uöt16_à
DódTime
);

78 
I¡îru±H™dÀrTIMUP
(
TIM_Ty≥Def
* 
TIMx
, 
Commuèã_EC_Def
* 
Comm_EC
);

79 
Commuèã_pha£_EC
(
TIM_Ty≥Def
* 
TIMx
, 
Commuèã_EC_Def
* 
Comm_EC
);

80 
Sèπ_EC
(
Commuèã_EC_Def
* 
Comm_EC
);

81 
SèπPªPos
(
Commuèã_EC_Def
* 
Comm_EC
);

82 
F‹˚_Evít
(
Commuèã_EC_Def
* 
Comm_EC
);

83 
Mósuª_Evít
(
Commuèã_EC_Def
* 
Comm_EC
);

84 
St›_EC
(
Commuèã_EC_Def
* 
Comm_EC
);

85 
Commuèã_Pos
(
TIM_Ty≥Def
* 
TIMx
, 
Commuèã_EC_Def
* 
comm_EC
);

86 
Commuèã_Neg
(
TIM_Ty≥Def
* 
TIMx
, 
Commuèã_EC_Def
* 
comm_EC
);

87 
Së_Pos_Dú
(
Commuèã_EC_Def
* 
comm_EC
);

88 
Së_Neg_Dú
(
Commuèã_EC_Def
* 
comm_EC
);

89 
Së_cuºít
(
TIM_Ty≥Def
* 
TIMx
, 
Commuèã_EC_Def
* 
comm_EC
, 
uöt16_t
 
pwm
);

90 
On_mós_r12_Q1Q4
(
TIM_Ty≥Def
* 
TIMx
);

91 
On_mós_r13_Q5Q2
(
TIM_Ty≥Def
* 
TIMx
);

92 
On_mós_r23_Q3Q6
(
TIM_Ty≥Def
* 
TIMx
);

93 
Off_Æl_Qn
(
TIM_Ty≥Def
* 
TIMx
);

	@App/Control_EC.c

3 
	~<°m32f10x.h
>

4 
	~<FªeRTOS.h
>

5 
	~<èsk.h
>

6 
	~<°dio.h
>

7 
	~<°rög.h
>

8 
	~<Commuèã_EC.h
>

9 
	~<Adc.h
>

10 
	~<Cuºít_Reg.h
>

11 
	~<Cuºít_¥Ÿe˘i⁄.h
>

12 
	~<Vñocôy_Reg.h
>

13 
	~<Dëe˘_zîo_¸oss.h
>

14 
	~<Gí_evít_comm.h
>

15 
	~<°dboﬁ.h
>

16 
	~<Drive_∑øm.h
>

17 
	~<°dlib.h
>

18 
	~<CÆc_vñocôy.h
>

19 
	~<Mes_time.h
>

20 
	~<m©h.h
>

21 
	~<Vﬁège_¥Ÿe˘i⁄.h
>

22 
	~<sound.h
>

24 
Commuèã_EC_Def
 
	gEC
;

25 
Cuºít_Reg_Def
 
	gCuº_ªg
;

26 
Vñocôy_Reg_Def
 
	gVñ_ªg
;

27 
Mes_Time_Def
 
	gMessTime
;

29 
uöt16_t
 
	gEmf
, 
	gUö
;

31 
uöt16_t
 
ADCC⁄vîãdVÆue
[];

33 
uöt16_t
 
	gSèã
 = 
STATE_STOP
;

34 
uöt16_t
 
	g˙t_ON_ªg_vñ
 = 0;

35 
uöt16_t
 
	gC¡_waô
 = 0;

36 
p‹tTickTy≥
 
	gxLa°WakeTime
;

37 
p‹tTickTy≥
 
	gxFªquícy
 = 1;

40 
uöt16_t
 
	gduty_r12
, 
	gduty_r13
, 
	gduty_r23
;

41 
	gR1
, 
	gR2
, 
	gR3
;

43 
uöt16_t
 
	gãmpPWM
 = 0;

44 
uöt16_t
 
	gsound_duty
 = 0;

47 
uöt16_t
 
	gÀvñ_pwm_°¨t
 = 
LEVEL_PWM_START
;

48 
uöt16_t
 
	g˙t_⁄_ªg_•ìd
 = 
CNT_ON_REG_SPEED
;

49 
uöt16_t
 
	gÀvñ_c‹ª˘_•ìd
 = 
LEVEL_CORRECT_SPEED
;

50 
	g°ï_add_vñocôy
 = 
STEP_ADD_VELOCITY
;

51 
	g°ï_dec_vñocôy
 = 
STEP_DEC_VELOCITY
;

52 
uöt16_t
 
	gÀvñ_dëe˘_°›
 = 
LEVEL_DETECT_STOP
;

53 
uöt16_t
 
	gdrive_mode
 = 
DIRECT_CONTROL
;

55 
uöt16_t
 
ADC_Inje˘edC⁄vîãdVÆueTab
[];

56 
uöt16_t
 
ADC_ReguœrC⁄vîãdVÆueTab
[];

57 
uöt16_t
 
	gADC_mass
[500];

59 
W_rs485
;

60 
	gWªf_RS
 = 0.0;

62 
uöt16_t
 
	gADC_Iö
 = 0;

63 
	gIö_avg
 = 0.0;

64 
uöt16_t
 
	g˙t_I_limô
 = 0;

66 
boﬁ
 
Êash_upd©e
;

67 
boﬁ
 
wrôe_Êash_∑øms
();

68 
boﬁ
 
Ród_Êash_∑øms
();

69 
I¡îru±H™dÀrTIMCC
(
TIM_Ty≥Def
* 
TIMx
, 
Commuèã_EC_Def
* 
EC
);

70 
Së_def_∑øms
();

72 
Save_ãmp_d©a
();

73 
CÆc_R1R2R3
(
uöt16_t
 
duty12
, uöt16_à
duty13
, uöt16_à
duty23
);

74 
uöt16_t
 
Mós_I_¥oc
();

75 
uöt16_t
 
Dëe˘_Aœrm_EC
(
R1
, 
R2
, 
R3
, uöt16_à
duty12
, uöt16_à
duty13
, uöt16_à
duty23
);

76 
Mósuª_Iavg_Uö
();

77 
St›_drive
();

78 
Dëe˘St›
();

80 
Sèã_St›
();

81 
Sèã_¥ïos
();

82 
Sèã_ac˚øã
();

83 
Sèã_rŸ©e_fb
();

84 
Sèã_ªg_vñocôy
();

85 
Sèã_dúe˘_c⁄åﬁ
();

86 
Sèã_mós_r12
();

87 
Sèã_mós_r13
();

88 
Sèã_mós_r23
();

89 
Sèã_sound
();

90 
Sèã_°›_Æ¨m
();

92 
	$CÆc_R1R2R3
(
uöt16_t
 
duty12
, uöt16_à
duty13
, uöt16_à
duty23
)

94 
duty_f12
, 
duty_f13
, 
duty_f23
;

95 
R12
, 
R13
, 
R23
;

97 
duty_f12
 = ()
duty12
 / ()(
F_CLK
 / 
F_SWITCH
 - 1);

98 
duty_f13
 = ()
duty13
 / ()(
F_CLK
 / 
F_SWITCH
 - 1);

99 
duty_f23
 = ()
duty23
 / ()(
F_CLK
 / 
F_SWITCH
 - 1);

101 
R12
 = (()
Uö
 * 
KTR_UIN
 * 
duty_f12
Ë/ 
I_MEAS_R
 - 
R_CURRENT
;

102 
R13
 = (()
Uö
 * 
KTR_UIN
 * 
duty_f13
Ë/ 
I_MEAS_R
 - 
R_CURRENT
;

103 
R23
 = (()
Uö
 * 
KTR_UIN
 * 
duty_f23
Ë/ 
I_MEAS_R
 - 
R_CURRENT
;

105 
R1
 = (
R12
 + 
R13
 - 
R23
) / 2.0;

106 
R2
 = (
R12
 + 
R23
 - 
R13
) / 2.0;

107 
R3
 = (
R13
 + 
R23
 - 
R12
) / 2.0;

108 
	}
}

110 
uöt16_t
 
	$Dëe˘_Aœrm_EC
(
R1
, 
R2
, 
R3
, 
uöt16_t
 
duty12
, uöt16_à
duty13
, uöt16_à
duty23
)

112 
dR1
, 
dR2
, 
dR3
, 
Ravg
;

114 i‡((
duty12
 < 20Ë|| (
duty13
 < 20Ë|| (
duty23
 < 20))

116 
EC
.
Sètus
 |
BIT_SHORT
;

117  
ALARM_SHORT
;

120 i‡((
duty12
 > 350Ë|| (
duty13
 > 350Ë|| (
duty23
 >= 350))

122 
EC
.
Sètus
 |
BIT_OPEN
;

123  
ALARM_OPEN
;

126 
Ravg
 = (
R1
 + 
R2
 + 
R3
) / 3.0;

127 
dR1
 = (
R1
 - 
Ravg
) / Ravg * 100.0;

128 
dR2
 = (
R2
 - 
Ravg
) / Ravg * 100.0;

129 
dR3
 = (
R3
 - 
Ravg
) / Ravg * 100.0;

130 i‡((
dR1
 > 10.0Ë|| (
dR2
 > 10.0Ë|| (
dR3
 > 10.0) || (dR1 < -10.0) || (dR2 < -10.0) || (dR3 < -10.0))

132 
EC
.
Sètus
 |
BIT_DISBALANCE
;

133  
ALARM_DISBALANCE
;

136  
ALARM_NO
;

137 
	}
}

139 
	$Save_ãmp_d©a
()

141 
uöt16_t
 
˙t_buff
 = 0;

143 
ADC_Inje˘edC⁄vîãdVÆueTab
[
˙t_buff
] = 
EC
.
Evít
;

144 
ADC_ReguœrC⁄vîãdVÆueTab
[
˙t_buff
] = 
ãmpPWM
 >> 1;

145 
ADC_mass
[
˙t_buff
] = 
ADC_Iö
;

146 
˙t_buff
++;

147 i‡(
˙t_buff
 =
LEN_BUFF_INJECT
)

148 
˙t_buff
 = 0;

149 
	}
}

151 
	$C⁄åﬁEC_Task
(*
∑øm
)

153 
uöt16_t
 
CCR_VÆ
 = 0;

154 
uöt16_t
 
PîiodPWM
 = 
F_CLK
 / 
F_SWITCH
 - 1;

157 
EC
.
Dú
 = 
STOP_ROTATE
;

158 
EC
.
N_pha£
 = 
STOP
;

159 
EC
.
Evít
 = 
NOTHING
;

160 
EC
.
Fœg_ON_OFF
 = 0;

162 
EC
.
Fœg_mós_R
 = 1;

164 
	`Së_∑øm_vñ_ªg
(&
Vñ_ªg
);

166 
	`Së_def_∑øms
();

167 
Êash_upd©e
 = 
	`Ród_Êash_∑øms
();

169 
	`Adc_öô
();

171 
	`Inô_gpioEC
();

173 
	`Inô_C⁄åﬁ_EC
(
TIM1
, 
PîiodPWM
, 
CCR_VÆ
, 100);

176 
	`InôGíEvítComm
(
TIM3
);

179 
	`InôMesTime
(
TIM2
);

180 
	`Sèπ_Mes_Time
(
TIM2
, &
MessTime
);

182 
	`Sèπ_Evít
(
TIM3
, 0xFFFF);

187 
xLa°WakeTime
 = 
	`xTaskGëTickCou¡
();

188 
	`vTaskDñayU¡û
–&
xLa°WakeTime
, 
xFªquícy
 );

192 
	`Mósuª_Iavg_Uö
();

194 
Sèã
)

196 
STATE_PREPOS
:

197 
	`Sèã_¥ïos
();

199 
STATE_ACCERATE
:

200 
	`Sèã_ac˚øã
();

202 
STATE_ROTATE_FB
:

203 
	`Sèã_rŸ©e_fb
();

205 
STATE_REG_VELOCITY
:

206 
	`Sèã_ªg_vñocôy
();

208 
STATE_DIRECT_CONTROL
:

209 
	`Sèã_dúe˘_c⁄åﬁ
();

211 
STATE_STOP
:

212 
	`Sèã_St›
();

214 
STATE_MEAS_R12
:

215 
	`Sèã_mós_r12
();

217 
STATE_MEAS_R13
:

218 
	`Sèã_mós_r13
();

220 
STATE_MEAS_R23
:

221 
	`Sèã_mós_r23
();

223 
STATE_SOUND
:

224 
	`Sèã_sound
();

226 
STATE_STOP_ALARM
:

227 
	`Sèã_°›_Æ¨m
();

234 
xLa°WakeTime
 = 
	`xTaskGëTickCou¡
();

235 
	`vTaskDñayU¡û
–&
xLa°WakeTime
, 
xFªquícy
 );

238 
	}
}

240 
	$TIM1_UP_IRQH™dÀr
()

242 
	`ADC_So·w¨eSèπC⁄vCmd
(
ADC1
, 
ENABLE
);

243 
Uö
 = 
ADCC⁄vîãdVÆue
[
U_IN
];

244 
ADC_Iö
 = 
	`ADC_GëInje˘edC⁄vîsi⁄VÆue
(
ADC2
, 
ADC_Inje˘edCh™√l_1
);

246 
	`Save_Iö
(
ADC_Iö
);

248 #i‡
DEBUG_DATA


249 i‡(
Sèã
 =
STATE_DIRECT_CONTROL
)

250 
	`Save_ãmp_d©a
();

256 i‡(
	`Cuºít_¥Ÿe˘i⁄
(
ADC_Iö
))

258 
EC
.
Fœg_ON_OFF
 = 0;

259 
EC
.
Sètus
 |
BIT_CURRENT
;

263 
	`I¡îru±H™dÀrTIMUP
(
TIM1
, &
EC
);

265 
Sèã
)

267 
STATE_STOP
:

268 
	`Së_cuºít
(
TIM1
, &
EC
, 0);

269 
	`TIM_SëCom∑ª4
(
TIM1
, 2);

272 
STATE_PREPOS
:

273 
	`Së_cuºít
(
TIM1
, &
EC
, 
ãmpPWM
);

274 
	`TIM_SëCom∑ª4
(
TIM1
, 
ãmpPWM
 >> 1);

277 
STATE_ACCERATE
:

278 
Emf
 = 
	`Dëe˘ZîoCross
(
ADCC⁄vîãdVÆue
[
U_BACKEMF
], 
Uö
, &
EC
, 
TIM3
);

279 
	`Së_cuºít
(
TIM1
, &
EC
, 
ãmpPWM
);

280 
	`TIM_SëCom∑ª4
(
TIM1
, 
ãmpPWM
 >> 1);

283 
STATE_ROTATE_FB
:

284 
Emf
 = 
	`Dëe˘ZîoCross
(
ADCC⁄vîãdVÆue
[
U_BACKEMF
], 
Uö
, &
EC
, 
TIM3
);

285 
	`Së_cuºít
(
TIM1
, &
EC
, 
ãmpPWM
);

286 
	`TIM_SëCom∑ª4
(
TIM1
, 
ãmpPWM
 >> 1);

289 
STATE_REG_VELOCITY
:

290 
Emf
 = 
	`Dëe˘ZîoCross
(
ADCC⁄vîãdVÆue
[
U_BACKEMF
], 
Uö
, &
EC
, 
TIM3
);

291 
	`Së_cuºít
(
TIM1
, &
EC
, 
ãmpPWM
);

292 
	`TIM_SëCom∑ª4
(
TIM1
, 
ãmpPWM
 >> 1);

295 
STATE_DIRECT_CONTROL
:

296 
Emf
 = 
	`Dëe˘ZîoCross
(
ADCC⁄vîãdVÆue
[
U_BACKEMF
], 
Uö
, &
EC
, 
TIM3
);

297 
	`Së_cuºít
(
TIM1
, &
EC
, 
ãmpPWM
);

298 
	`TIM_SëCom∑ª4
(
TIM1
, 
ãmpPWM
 >> 1);

301 
STATE_MEAS_R12
:

302 
duty_r12
 = 
	`Mós_I_¥oc
();

305 
STATE_MEAS_R13
:

306 
duty_r13
 = 
	`Mós_I_¥oc
();

309 
STATE_MEAS_R23
:

310 
duty_r23
 = 
	`Mós_I_¥oc
();

312 
STATE_SOUND
:

313 
	`Së_cuºít
(
TIM1
, &
EC
, 
sound_duty
);

314 
	`TIM_SëCom∑ª4
(
TIM1
, (
sound_duty
 >> 1) + 2);

316 
STATE_STOP_ALARM
:

317 
	`Së_cuºít
(
TIM1
, &
EC
, 0);

318 
	`TIM_SëCom∑ª4
(
TIM1
, 2);

321 
	`Së_cuºít
(
TIM1
, &
EC
, 0);

322 
	`TIM_SëCom∑ª4
(
TIM1
, 2);

325 
	}
}

327 
	$TIM3_IRQH™dÀr
()

329 
	`I¡îru±H™dÀrTIMCC
(
TIM3
, &
EC
);

330 
	}
}

332 
	$TIM2_IRQH™dÀr
()

334 
	`I¡îru±H™dÀrTIMUp
(
TIM2
, &
MessTime
);

335 
	}
}

337 
	$Sèã_St›
()

339 i‡(
Êash_upd©e
 =
åue
)

340 
Êash_upd©e
 = 
	`wrôe_Êash_∑øms
();

342 i‡(
EC
.
Fœg_ON_OFF
 == 1)

344 i‡(
W_rs485
 >= 0.0)

345 
	`Së_Pos_Dú
(&
EC
);

347 
	`Së_Neg_Dú
(&
EC
);

348 
	`SèπPªPos
(&
EC
);

349 
	`Sèπ_Evít
(
TIM3
, 0xFFFF);

350 
Sèã
 = 
STATE_PREPOS
;

351 
C¡_waô
 = 0;

352 
EC
.
Fœg_íabÀ_„edback
 = 0;

353 
EC
.
˙t_vÆid_vñocôy
 = 0;

354 
	`Inô_ˇlc_vñocôy
();

355 
	`Së_∑øm_vñ_ªg
(&
Vñ_ªg
);

356 
ãmpPWM
 = 0;

357 
	`Së_mass_commuèti⁄
(0);

358 
EC
.
Sètus
 &~
BIT_CURRENT
;

359 
EC
.
Sètus
 &~
BIT_CURRENT_AVG
;

360 
EC
.
Sètus
 &~
BIT_STALL
;

361 
	`ADC_ITC⁄fig
(
ADC2
, 
ADC_IT_JEOC
, 
DISABLE
);

364 i‡((
EC
.
Fœg_mós_R
 =1Ë&& ((EC.
Sètus
 & 
BIT_VOLTAGE
) == 0))

367 
	`Së_∑øm_cuº_ªg
(&
Cuº_ªg
);

368 
Cuº_ªg
.
I_ªf
 = 
I_MEAS_R
;

369 
	`Së_Pos_Dú
(&
EC
);

370 
	`Mósuª_Evít
(&
EC
);

371 
EC
.
Fœg_mós_R
 = 0;

372 
Cuº_ªg
.
UnsOut
 = 0;

373 
Vñ_ªg
.
UnsOut
 = 0;

374 
Sèã
 = 
STATE_MEAS_R12
;

375 
C¡_waô
 = 0;

378 
	}
}

380 
	$Sèã_¥ïos
()

382 i‡(
Vñ_ªg
.
UnsOut
 < 
Àvñ_pwm_°¨t
)

383 
Vñ_ªg
.
UnsOut
++;

386 i‡(
C¡_waô
 == 1)

388 
Sèã
 = 
STATE_ACCERATE
;

389 
	`Sèπ_EC
(&
EC
);

391 
C¡_waô
++;

394 
ãmpPWM
 = 
	`C‹ª˘_Uö
(
Uö
, 
Vñ_ªg
.
UnsOut
);

395 
	`St›_drive
();

396 
	}
}

398 
	$Sèã_ac˚øã
()

400 i‡(
EC
.
Fœg_íabÀ_„edback
 == 1)

402 
C¡_waô
 = 0;

403 
	`Inô_mós_Pf‹W
();

404 
Vñ_ªg
.
UnsOut
 = 
Àvñ_pwm_°¨t
;

405 
Vñ_ªg
.
Up1
 = Vñ_ªg.
UnsOut
;

406 
Vñ_ªg
.
OutPªS©
 = Vñ_ªg.
UnsOut
;

407 
Sèã
 = 
STATE_ROTATE_FB
;

408 
EC
.
˙t_miss_zc
 = 0;

409 
˙t_ON_ªg_vñ
 = 0;

412 
ãmpPWM
 = 
	`C‹ª˘_Uö
(
Uö
, 
Vñ_ªg
.
UnsOut
);

413 
	`Dëe˘St›
();

414 
	`St›_drive
();

415 
	}
}

417 
	$Sèã_rŸ©e_fb
()

419 
uöt16_t
 
W_ﬁd
 = 0;

421 i‡(
	`abs
(
W_ﬁd
 - 
EC
.
Wdrive
Ë< 
Àvñ_c‹ª˘_•ìd
)

422 
˙t_ON_ªg_vñ
++;

424 
˙t_ON_ªg_vñ
 = 0;

425 
W_ﬁd
 = 
EC
.
Wdrive
;

427 i‡(
˙t_ON_ªg_vñ
 >
˙t_⁄_ªg_•ìd
)

429 i‡(
drive_mode
 =
STABILIZATION_VELOCITY
)

431 
Vñ_ªg
.
W_fb
 = 
EC
.
Wdrive
;

432 
Vñ_ªg
.
W_ªf
 = 
EC
.
Wdrive
;

433 
Vñ_ªg
.
Out
 = ()Vñ_ªg.
UnsOut
 / Vñ_ªg.
KåPWM
;

434 
Vñ_ªg
.
Up1
 = Vñ_ªg.
Out
;

435 
Vñ_ªg
.
Up
 = Vñ_ªg.
Out
;

436 
Vñ_ªg
.
OutPªS©
 = Vñ_ªg.
Out
;

437 
Vñ_ªg
.
Ui
 = Vñ_ªg.
Out
;

438 
Sèã
 = 
STATE_REG_VELOCITY
;

440 i‡(
drive_mode
 =
DIRECT_CONTROL
)

441 
Sèã
 = 
STATE_DIRECT_CONTROL
;

444 
Vñ_ªg
.
W_fb
 = 
EC
.
Wdrive
;

445 
Vñ_ªg
.
W_ªf
 = 
EC
.
Wdrive
;

446 
Vñ_ªg
.
Out
 = ()Vñ_ªg.
UnsOut
 / Vñ_ªg.
KåPWM
;

447 
Vñ_ªg
.
Up1
 = Vñ_ªg.
Out
;

448 
Vñ_ªg
.
Up
 = Vñ_ªg.
Out
;

449 
Vñ_ªg
.
OutPªS©
 = Vñ_ªg.
Out
;

450 
Vñ_ªg
.
Ui
 = Vñ_ªg.
Out
;

451 
Sèã
 = 
STATE_REG_VELOCITY
;

455 
ãmpPWM
 = 
	`C‹ª˘_Uö
(
Uö
, 
Vñ_ªg
.
UnsOut
);

456 
	`Dëe˘St›
();

457 
	`St›_drive
();

458 
	}
}

460 
	$Sèã_ªg_vñocôy
()

463 
Vñ_ªg
.
W_fb
 = 
EC
.
Wdrive
;

464 
	`CÆc_vñ_ªg
(&
Vñ_ªg
);

467 i‡(
W_rs485
 < 0.0)

468 
Wªf_RS
 = 
W_rs485
 * (-1.0);

470 
Wªf_RS
 = 
W_rs485
;

472 i‡(!
	`Cuºít_¥Ÿe˘_avg
(
Iö_avg
))

474 i‡(
˙t_I_limô
 != 0)

476 
˙t_I_limô
--;

477 i‡(
˙t_I_limô
 == 0)

478 
EC
.
Sètus
 &~
BIT_CURRENT_AVG
;

481 i‡(
Vñ_ªg
.
W_ªf
 < 
Wªf_RS
)

483 i‡(
Wªf_RS
 - 
Vñ_ªg
.
W_ªf
 >
°ï_add_vñocôy
)

484 
Vñ_ªg
.
W_ªf
 +
°ï_add_vñocôy
;

486 
Vñ_ªg
.
W_ªf
 = 
Wªf_RS
;

488 i‡(
Vñ_ªg
.
W_ªf
 > 
Wªf_RS
)

490 i‡(
Vñ_ªg
.
W_ªf
 - 
Wªf_RS
 >
°ï_dec_vñocôy
)

491 
Vñ_ªg
.
W_ªf
 -
°ï_dec_vñocôy
;

493 
Vñ_ªg
.
W_ªf
 = 
Wªf_RS
;

498 
˙t_I_limô
 = 
TIME_I_LIMIT
;

499 
EC
.
Sètus
 |
BIT_CURRENT_AVG
;

500 
Vñ_ªg
.
W_ªf
 -
°ï_dec_vñocôy
;

501 i‡(
Vñ_ªg
.
W_ªf
 < 0)

503 
Vñ_ªg
.
W_ªf
 = 0;

504 
EC
.
Fœg_ON_OFF
 = 0;

508 
ãmpPWM
 = 
	`C‹ª˘_Uö
(
Uö
, 
Vñ_ªg
.
UnsOut
);

509 
	`Dëe˘St›
();

510 
	`St›_drive
();

511 
	}
}

513 
	$Sèã_dúe˘_c⁄åﬁ
()

515 i‡(
W_rs485
 < 0.0)

516 
Wªf_RS
 = 
W_rs485
 * (-1.0);

518 
Wªf_RS
 = 
W_rs485
;

520 
Wªf_RS
 = Wªf_RS * 
K_W_PWM
 + 
C_W_PWM
;

522 i‡((
Wªf_RS
 > 25.0Ë&& (Wªf_RS <
F_CLK
 / 
F_SWITCH
))

524 i‡(!
	`Cuºít_¥Ÿe˘_avg
(
Iö_avg
))

526 i‡(
˙t_I_limô
 != 0)

528 
˙t_I_limô
--;

529 i‡(
˙t_I_limô
 == 0)

530 
EC
.
Sètus
 &~
BIT_CURRENT_AVG
;

533 i‡(
Vñ_ªg
.
UnsOut
 < (
uöt16_t
)
Wªf_RS
)

535 i‡((
uöt16_t
)
Wªf_RS
 - 
Vñ_ªg
.
UnsOut
 >
°ï_add_vñocôy
)

536 
Vñ_ªg
.
UnsOut
 +
°ï_add_vñocôy
;

538 
Vñ_ªg
.
UnsOut
 = (
uöt16_t
)
Wªf_RS
;

540 i‡(
Vñ_ªg
.
UnsOut
 > (
uöt16_t
)
Wªf_RS
)

542 i‡(
Vñ_ªg
.
UnsOut
 - (
uöt16_t
)
Wªf_RS
 >
°ï_dec_vñocôy
)

543 
Vñ_ªg
.
UnsOut
 -
°ï_dec_vñocôy
;

545 
Vñ_ªg
.
UnsOut
 = (
uöt16_t
)
Wªf_RS
;

550 
˙t_I_limô
 = 
TIME_I_LIMIT
;

551 
EC
.
Sètus
 |
BIT_CURRENT_AVG
;

552 
Vñ_ªg
.
UnsOut
 -(
uöt16_t
)
°ï_dec_vñocôy
;

553 i‡(
Vñ_ªg
.
UnsOut
 >
F_CLK
 / 
F_SWITCH
 - 1)

555 
Vñ_ªg
.
UnsOut
 = 0;

556 
EC
.
Fœg_ON_OFF
 = 0;

561 
Vñ_ªg
.
UnsOut
 = (
uöt16_t
)25.0;

563 
ãmpPWM
 = 
	`C‹ª˘_Uö
(
Uö
, 
Vñ_ªg
.
UnsOut
);

564 
	`Dëe˘St›
();

565 
	`St›_drive
();

566 
	}
}

568 
	$Sèã_mós_r12
()

570 i‡(
C¡_waô
 > 
N_WAIT_MEAS
)

572 
	`Mósuª_Evít
(&
EC
);

573 
EC
.
Fœg_mós_R
 = 0;

574 
Sèã
 = 
STATE_MEAS_R13
;

575 
C¡_waô
 = 0;

578 
C¡_waô
++;

579 
	}
}

581 
	$Sèã_mós_r13
()

583 i‡(
C¡_waô
 > 
N_WAIT_MEAS
)

585 
	`Mósuª_Evít
(&
EC
);

586 
EC
.
Fœg_mós_R
 = 0;

587 
Sèã
 = 
STATE_MEAS_R23
;

588 
C¡_waô
 = 0;

591 
C¡_waô
++;

593 
	}
}

595 
	$Sèã_mós_r23
()

597 i‡(
C¡_waô
 > 
N_WAIT_MEAS
)

599 
	`CÆc_R1R2R3
(
duty_r12
, 
duty_r13
, 
duty_r23
);

600 
	`Mósuª_Evít
(&
EC
);

601 
EC
.
Fœg_mós_R
 = 0;

603 
EC
.
Sètus
 = 
	`Dëe˘_Aœrm_EC
(
R1
, 
R2
, 
R3
, 
duty_r12
, 
duty_r13
, 
duty_r23
);

604 
Sèã
 = 
STATE_SOUND
;

605 
EC
.
Fœg_sound
 = 1;

606 
sound_duty
 = 0;

608 
	`Inô_C⁄åﬁ_EC
(
TIM1
, 65535, 0, 100);

610 
	`Së_Pos_Dú
(&
EC
);

611 
	`SèπPªPos
(&
EC
);

612 
	`Sèπ_Evít
(
TIM3
, 0xFFFF);

613 
C¡_waô
 = 0;

616 
C¡_waô
++;

617 
	}
}

619 
	$Sèã_sound
()

621 
uöt16_t
 
ãmpSètus
;

623 
ãmpSètus
 = 
EC
.
Sètus
;

624 
ãmpSètus
 &~
BIT_VOLTAGE
;

625 
ãmpSètus
 &~
BIT_CURRENT
;

627 i‡(
C¡_waô
 > 
TIME_SOUND
)

629 
sound_duty
 = 0;

630 i‡((
ãmpSètus
 =
ALARM_OPEN
Ë|| (ãmpSètu†=
ALARM_SHORT
Ë|| (ãmpSètu†=
ALARM_DISBALANCE
))

631 
Sèã
 = 
STATE_STOP_ALARM
;

633 
Sèã
 = 
STATE_STOP
;

635 
C¡_waô
 = 0;

636 
EC
.
Fœg_sound
 = 0;

638 
	`St›_EC
(&
EC
);

639 
	`St›_Evít
(
TIM3
);

640 
	`Inô_C⁄åﬁ_EC
(
TIM1
, 
F_CLK
 / 
F_SWITCH
 - 1, 0, 100);

643 
sound_duty
 = 
	`Sound_¥oc
(
ãmpSètus
, 
C¡_waô
++);

644 
	}
}

646 
	$Sèã_°›_Æ¨m
()

649 
	}
}

651 
uöt16_t
 
	$Mós_I_¥oc
()

653 
	`LED_STATUS_OFF
();

655 i‡(
Cuº_ªg
.
UnsOut
 >
TIME_MEAS
 * 2)

656 
	`TIM_SëCom∑ª4
(
TIM1
, 
Cuº_ªg
.
UnsOut
 >> 1);

657 i‡(
Cuº_ªg
.
UnsOut
 >
TIME_MEAS
 + 2)

658 
	`TIM_SëCom∑ª4
(
TIM1
, 
Cuº_ªg
.
UnsOut
 - 
TIME_MEAS
);

660 
	`TIM_SëCom∑ª4
(
TIM1
, 2);

662 
Cuº_ªg
.
I_fb
 = 
ADC_Iö
;

663 
	`CÆc_cuºít_ªg
(&
Cuº_ªg
);

664 
	`Së_cuºít
(
TIM1
, &
EC
, 
Cuº_ªg
.
UnsOut
);

666  
Cuº_ªg
.
UnsOut
;

667 
	}
}

669 
	$Mósuª_Iavg_Uö
()

671 
Iö_avg
 = (()
	`Fûå_Iö
()Ë* 
KTR_CURRENT
;

672 i‡(
	`Check_Vﬁège
(
Uö
))

673 
EC
.
Sètus
 &~
BIT_VOLTAGE
;

675 
EC
.
Sètus
|
BIT_VOLTAGE
;

676 
	}
}

678 
	$St›_drive
()

680 i‡((
EC
.
Fœg_ON_OFF
 =0Ë|| (EC.
Fœg_Áu…_°¨t
 != 0))

682 
	`St›_EC
(&
EC
);

683 
	`St›_Evít
(
TIM3
);

684 
Sèã
 = 
STATE_STOP
;

685 
C¡_waô
 = 0;

687 
	}
}

689 
	$Dëe˘St›
()

691 i‡(
EC
.
˙t_miss_zc
 > 
Àvñ_dëe˘_°›
)

693 
EC
.
Sètus
 |
BIT_STALL
;

694 
EC
.
Fœg_Áu…_°¨t
 = 1;

696 
	}
}

	@App/Control_ON_OFF.c

3 
	~<°m32f10x.h
>

4 
	~<FªeRTOS.h
>

5 
	~<èsk.h
>

6 
	~<°dio.h
>

7 
	~<°rög.h
>

8 
	~<Commuèã_EC.h
>

10 
uöt8_t
 
C⁄åﬁ_ON_OFF
(uöt8_à*
buf
);

12 
Commuèã_EC_Def
 
EC
;

14 
uöt8_t
 
	$C⁄åﬁ_ON_OFF
(
uöt8_t
 *
buf
)

16 i‡(
EC
.
Fœg_ON_OFF
 == 0)

17 
EC
.
Fœg_ON_OFF
 = 1;

19 
EC
.
Fœg_ON_OFF
 = 0;

22 
	}
}

	@App/Control_velocity.c

3 
	~<°m32f10x.h
>

4 
	~<FªeRTOS.h
>

5 
	~<èsk.h
>

6 
	~<°dio.h
>

7 
	~<°rög.h
>

8 
	~<Adc.h
>

9 
	~<Vñocôy_Reg.h
>

10 
	~<Commuèã_EC.h
>

11 
	~<m©h.h
>

12 
	~<Drive_∑øm.h
>

14 
uöt8_t
 
C⁄åﬁ_vñocôyRS
(uöt8_à*
buf
);

15 
	gW_rs485
 = 0;

17 
uöt16_t
 
	gn_∑ú_pﬁus
 = 
N_PAIR_POLUS
;

19 
Vñocôy_Reg_Def
 
Vñ_ªg
;

20 
Commuèã_EC_Def
 
EC
;

22 
uöt8_t
 
	$C⁄åﬁ_vñocôyRS
(
uöt8_t
 *
buf
)

24 
öt16_t
 
i
, 
vñocôy_RS
;

26 
vñocôy_RS
 = *(
buf
 + 1);

27 
vñocôy_RS
 +*(
buf
 + 2) << 8;

29 i‡((
vñocôy_RS
 > 
VELOCITY_MIN_RPM
 / 2) && (velocity_RS < VELOCITY_MIN_RPM))

31 
EC
.
Fœg_ON_OFF
 = 1;

32 
vñocôy_RS
 = 
VELOCITY_MIN_RPM
;

34 i‡((
vñocôy_RS
 < (-1Ë* 
VELOCITY_MIN_RPM
 / 2) && (velocity_RS > (-1) * VELOCITY_MIN_RPM))

36 
EC
.
Fœg_ON_OFF
 = 1;

37 
vñocôy_RS
 = (-1Ë* 
VELOCITY_MIN_RPM
;

40 i‡((
vñocôy_RS
 >
VELOCITY_MIN_RPM
) || (velocity_RS <= (-1) * VELOCITY_MIN_RPM))

41 
EC
.
Fœg_ON_OFF
 = 1;

43 i‡((
vñocôy_RS
 >0Ë&& (vñocôy_RS <
VELOCITY_MIN_RPM
 / 2))

45 
EC
.
Fœg_ON_OFF
 = 0;

46 
vñocôy_RS
 = 0;

49 i‡((
vñocôy_RS
 >(-1Ë* 
VELOCITY_MIN_RPM
 / 2) && (velocity_RS <= 0))

51 
EC
.
Fœg_ON_OFF
 = 0;

52 
vñocôy_RS
 = 0;

55 
W_rs485
 = ()
n_∑ú_pﬁus
 * 6.0 * ()
vñocôy_RS
 / 60.0;

57 
i
 = 0;

59  
i
;

60 
	}
}

	@App/Current_Reg.c

3 
	~<Cuºít_Reg.h
>

5 
	$Së_∑øm_cuº_ªg
(
Cuºít_Reg_Def
 *
v
)

7 
v
->
I_ªf
 = 0.0;

8 
v
->
I_fb
 = 0;

9 
v
->
KåI
 = 
KTR_CURRENT
;

10 
v
->
Eº
 = 0.0;

11 
v
->
Kp
 = 0.1;

12 
v
->
Up
 = 0.0;

13 
v
->
Ui
 = 0.0;

14 
v
->
Ud
 = 0.0;

15 
v
->
OutPªS©
 = 0.0;

16 
v
->
OutMax
 = 
CURRENT_MAX
;

17 
v
->
OutMö
 = 0.0;

18 
v
->
Out
 = 0.0;

19 
v
->
S©Eº
 = 0.0;

20 
v
->
Ki
 = 0.1;

21 
v
->
Kc
 = 1.0;

22 
v
->
Kd
 = 0.0;

23 
v
->
Up1
 = 0.0;

24 
v
->
KåPWM
 = 
F_CLK
 / (
F_SWITCH
 * 
CURRENT_MAX
);

25 
v
->
UnsOut
 = 0;

26 
	}
}

28 
	$CÆc_cuºít_ªg
(
Cuºít_Reg_Def
 *
v
)

31 
v
->
Eº
 = v->
I_ªf
 - (()v->
I_fb
 * v->
KåI
);

34 
v
->
Up
 = v->
Kp
 * v->
Eº
;

37 
v
->
Ui
 = v->Uò+ v->
Ki
 * v->
Up
 + v->
Kc
 * v->
S©Eº
;

40 
v
->
Ud
 = v->
Kd
 * (v->
Up
 - v->
Up1
);

43 
v
->
OutPªS©
 = v->
Up
 + v->
Ui
 + v->
Ud
;

46 i‡(
v
->
OutPªS©
 > v->
OutMax
)

47 
v
->
Out
 = v->
OutMax
;

48 i‡(
v
->
OutPªS©
 < v->
OutMö
)

49 
v
->
Out
 = v->
OutMö
;

51 
v
->
Out
 = v->
OutPªS©
;

54 
v
->
S©Eº
 = v->
Out
 - v->
OutPªS©
;

57 
v
->
Up1
 = v->
Up
;

60 
v
->
UnsOut
 = (
uöt16_t
)(v->
Out
 * v->
KåPWM
);

62 i‡(
v
->
UnsOut
 >= 350)

63 
v
->
UnsOut
 = 350;

65 
	}
}

	@App/Current_Reg.h

2 
	~<°döt.h
>

3 
	~<Drive_∑øm.h
>

7 
	mI_ªf
;

8 
uöt16_t
 
	mI_fb
;

9 
	mKåI
;

10 
	mEº
;

11 
	mKp
;

12 
	mUp
;

13 
	mUi
;

14 
	mUd
;

15 
	mOutPªS©
;

16 
	mOutMax
;

17 
	mOutMö
;

18 
	mOut
;

19 
	mS©Eº
;

20 
	mKi
;

21 
	mKc
;

22 
	mKd
;

23 
	mUp1
;

24 
	mKåPWM
;

25 
uöt16_t
 
	mUnsOut
;

26 }
	tCuºít_Reg_Def
;

28 
Së_∑øm_cuº_ªg
(
Cuºít_Reg_Def
 *
v
);

29 
CÆc_cuºít_ªg
(
Cuºít_Reg_Def
 *
Cuº_ªg
);

	@App/Current_protection.c

2 
	~<Cuºít_¥Ÿe˘i⁄.h
>

4 
uöt16_t
 
	gADC_mósIö
[
N_MEAS_I
];

5 
uöt16_t
 
	g˙t_mós_I
 = 0;

7 
	gcuºít_¥Ÿe˘i⁄
 = 
CURRENT_PROT
;

8 
	gcuºít_¥Ÿe˘_avg
 = 
CURRENT_PROT_AVG_HI
;

10 
boﬁ
 
	$Cuºít_¥Ÿe˘i⁄
(
uöt16_t
 
Cuºít
)

12 
fCuºít
;

13 
boﬁ
 
Æ¨m
;

15 
fCuºít
()
Cuºít
 * 
KTR_CURRENT
;

17 i‡(
fCuºít
 >
cuºít_¥Ÿe˘i⁄
)

18 
Æ¨m
 = 
åue
;

20 
Æ¨m
 = 
Ál£
;

22  
Æ¨m
;

23 
	}
}

25 
boﬁ
 
	$Cuºít_¥Ÿe˘_avg
(
Cuºít
)

27 
boﬁ
 
Æ¨m
;

29 i‡(
Cuºít
 >
cuºít_¥Ÿe˘_avg
)

30 
Æ¨m
 = 
åue
;

32 
Æ¨m
 = 
Ál£
;

34  
Æ¨m
;

35 
	}
}

37 
uöt16_t
 
	$Fûå_Iö
()

39 
uöt16_t
 
i
;

40 
uöt32_t
 
Summ
 = 0;

42 
i
 = 0; i < 
N_MEAS_I
; i++)

43 
Summ
 +
ADC_mósIö
[
i
];

45  (
uöt16_t
)(
Summ
 / 
N_MEAS_I
);

47 
	}
}

49 
	$Save_Iö
(
uöt16_t
 
I
)

51 
ADC_mósIö
[
˙t_mós_I
++] = 
I
;

52 i‡(
˙t_mós_I
 =
N_MEAS_I
)

53 
˙t_mós_I
 = 0;

54 
	}
}

	@App/Current_protection.h

2 
	~<°döt.h
>

3 
	~<Drive_∑øm.h
>

4 
	~<°dboﬁ.h
>

7 
boﬁ
 
Cuºít_¥Ÿe˘i⁄
(
uöt16_t
 
Cuºít
);

8 
boﬁ
 
Cuºít_¥Ÿe˘_avg
(
Cuºít
);

9 
uöt16_t
 
Fûå_Iö
();

10 
Save_Iö
(
uöt16_t
 
I
);

	@App/Detect_zero_cross.c

2 
	~<°m32f10x.h
>

3 
	~<°dio.h
>

4 
	~<Drive_∑øm.h
>

5 
	~<Commuèã_EC.h
>

6 
	~<Adc.h
>

7 
	~<°m32f10x_tim.h
>

8 
	~<Gí_evít_comm.h
>

9 
	~<Mes_time.h
>

11 
	#LEN_MASS_VEL
 32

	)

12 
uöt32_t
 
	gD©a_P_ZC
[
LEN_MASS_VEL
] = {0};

13 
uöt8_t
 
	g˙t_D©a_P_ZC
 = 0;

14 
uöt16_t
 
	gT_ﬁd
 = 0;

15 
uöt32_t
 
	gT32
 = 0;

16 
uöt8_t
 
	g˙t_≥riod_f‹_W
 = 0;

17 
uöt32_t
 
	gT32_f‹_W
 = 0;

19 
uöt16_t
 
	g¥e_commuèti⁄
 = 
PRE_COMMUTATION
;

20 
uöt32_t
 
	gadd_f‹˚_time
 = 
ADD_FORCE_TIME
;

21 
öt16_t
 
	gadd_Uö
 = 
ADD_UIN
;

24 
uöt16_t
 
Sèã
;

25 
Mes_Time_Def
 
MessTime
;

26 
uöt16_t
 
˙t_fuŒ
, 
T_acc
;

27 
uöt16_t
 
˙t_fuŒ_f‹˚
, 
T_f‹˚
;

29 
uöt32_t
 
	$Fûå_T_ZC
(
uöt32_t
 
≥riod
)

31 
uöt32_t
 
≥riod_fûå
;

32 
uöt32_t
 
summ_P_ZC
 = 0;

33 
uöt8_t
 
i
;

35 
D©a_P_ZC
[
˙t_D©a_P_ZC
++] = 
≥riod
;

36 i‡(
˙t_D©a_P_ZC
 =
LEN_MASS_VEL
)

37 
˙t_D©a_P_ZC
 = 0;

39 
summ_P_ZC
 = 0;

40 
i
 = 0; i < 
LEN_MASS_VEL
; i++)

41 
summ_P_ZC
 +
D©a_P_ZC
[
i
];

43 
≥riod_fûå
 = (
uöt32_t
)(
summ_P_ZC
 >> 5);

45  
≥riod_fûå
;

46 
	}
}

48 
	$CÆc_√xt_commuèti⁄_dëe˘Zîo
(
Commuèã_EC_Def
* 
comm_EC
, 
uöt32_t
 
≥riod
)

50 
uöt16_t
 
ãmp
;

52 
ãmp
 = (
≥riod
 * (
uöt32_t
)
¥e_commuèti⁄
) >> 16;

53 
comm_EC
->
T_√xt_commuèti⁄
 = (
≥riod
 >> 1Ë- 
ãmp
;

54 
comm_EC
->
T_f‹˚_commuèti⁄
 = comm_EC->
T_√xt_commuèti⁄
 + 
≥riod
 + 
add_f‹˚_time
;

55 
	}
}

57 
uöt32_t
 
	$CÆc_PZC
(
Commuèã_EC_Def
* 
comm_EC
, 
TIM_Ty≥Def
* 
TIMx
)

59 
uöt16_t
 
T
;

61 
T
 = 
	`TIM_GëCou¡î
(
TIMx
);

63 
T32
 = 
	`Gë_Time
(
TIM2
, &
MessTime
);

64 
	`Sèπ_Mes_Time
(
TIM2
, &
MessTime
);

66 
˙t_≥riod_f‹_W
++;

67 
T32_f‹_W
 +
T32
;

68 i‡(
˙t_≥riod_f‹_W
 == 6)

70 
comm_EC
->
P_ZC_f‹_W
 = 
T32_f‹_W
 / 6;

71 
T32_f‹_W
 = 0;

72 
˙t_≥riod_f‹_W
 = 0;

75 
T32
 = 
	`Fûå_T_ZC
(T32);

77 
	`CÆc_√xt_commuèti⁄_dëe˘Zîo
(
comm_EC
, 
T32
);

79 i‡(
comm_EC
->
Fœg_íabÀ_„edback
 == 1)

81 
˙t_fuŒ
 = 
	`GëFuŒC¡
(
comm_EC
->
T_√xt_commuèti⁄
);

82 
T_acc
 = 
	`GëDñèTimî
(
comm_EC
->
T_√xt_commuèti⁄
Ë+ 
T
;

83 i‡(
˙t_fuŒ
 == 0)

84 
	`Sèπ_Evít
(
TIMx
, 
T_acc
);

86 
˙t_fuŒ_f‹˚
 = 
	`GëFuŒC¡
(
comm_EC
->
T_f‹˚_commuèti⁄
);

87 
T_f‹˚
 = 
	`GëDñèTimî
(
comm_EC
->
T_f‹˚_commuèti⁄
Ë+ 
T
;

88 i‡(
˙t_fuŒ_f‹˚
 == 0)

89 
	`Sèπ_F‹˚Commuèti⁄
(
TIMx
, 
T_f‹˚
);

93  
comm_EC
->
P_ZC_f‹_W
;

94 
	}
}

96 
	$Dëe˘_pos_edge
(
Commuèã_EC_Def
* 
comm_EC
, 
uöt16_t
 
Uemf
, uöt16_à
MidÀUö
, 
TIM_Ty≥Def
* 
TIMx
)

98 i‡(
comm_EC
->
Fœg_íabÀ_ZC
 == 1)

100 i‡((
Uemf
 > 
MidÀUö
Ë&& (
comm_EC
->
˙t_dëe˘_poöt
 |= 0))

102 
	`LED_STATUS_OFF
();

103 
comm_EC
->
Fœg_mis£d_ZC
 = 1;

104 
comm_EC
->
P_ZC
 = 
	`CÆc_PZC
(comm_EC, 
TIMx
);

105 
comm_EC
->
Fœg_íabÀ_ZC
 = 0;

108 
comm_EC
->
˙t_dëe˘_poöt
++;

110 
	}
}

112 
	$Dëe˘_√g_edge
(
Commuèã_EC_Def
* 
comm_EC
, 
uöt16_t
 
Uemf
, uöt16_à
MidÀUö
, 
TIM_Ty≥Def
* 
TIMx
)

114 i‡(
comm_EC
->
Fœg_íabÀ_ZC
 == 1)

116 i‡((
Uemf
 < 
MidÀUö
Ë&& (
comm_EC
->
˙t_dëe˘_poöt
 |= 0))

118 
	`LED_STATUS_OFF
();

119 
comm_EC
->
Fœg_mis£d_ZC
 = 1;

120 
comm_EC
->
P_ZC
 = 
	`CÆc_PZC
(comm_EC, 
TIMx
);

121 
comm_EC
->
Fœg_íabÀ_ZC
 = 0;

124 
comm_EC
->
˙t_dëe˘_poöt
++;

126 
	}
}

128 
	$Dëe˘ZîoCrossOn
(
Commuèã_EC_Def
* 
comm_EC
, 
uöt16_t
 
Uemf
, uöt16_à
Uö
, 
TIM_Ty≥Def
* 
TIMx
)

130 
uöt16_t
 
MidÀUö
 = (
Uö
 >> 1Ë+ 
add_Uö
;

132 i‡(
comm_EC
->
Dú
 =
POSITIVE_ROTATE
)

134 
comm_EC
->
N_pha£
)

136 
Q2Q3
:

137 
	`Dëe˘_pos_edge
(
comm_EC
, 
Uemf
, 
MidÀUö
, 
TIMx
);

139 
Q2Q5
:

140 
	`Dëe˘_√g_edge
(
comm_EC
, 
Uemf
, 
MidÀUö
, 
TIMx
);

142 
Q4Q5
:

143 
	`Dëe˘_pos_edge
(
comm_EC
, 
Uemf
, 
MidÀUö
, 
TIMx
);

145 
Q4Q1
:

146 
	`Dëe˘_√g_edge
(
comm_EC
, 
Uemf
, 
MidÀUö
, 
TIMx
);

148 
Q6Q1
:

149 
	`Dëe˘_pos_edge
(
comm_EC
, 
Uemf
, 
MidÀUö
, 
TIMx
);

151 
Q6Q3
:

152 
	`Dëe˘_√g_edge
(
comm_EC
, 
Uemf
, 
MidÀUö
, 
TIMx
);

156 i‡(
comm_EC
->
Dú
 =
NEGATIVE_ROTATE
)

158 
comm_EC
->
N_pha£
)

160 
Q6Q3
:

161 
	`Dëe˘_pos_edge
(
comm_EC
, 
Uemf
, 
MidÀUö
, 
TIMx
);

163 
Q6Q1
:

164 
	`Dëe˘_√g_edge
(
comm_EC
, 
Uemf
, 
MidÀUö
, 
TIMx
);

166 
Q4Q1
:

167 
	`Dëe˘_pos_edge
(
comm_EC
, 
Uemf
, 
MidÀUö
, 
TIMx
);

169 
Q4Q5
:

170 
	`Dëe˘_√g_edge
(
comm_EC
, 
Uemf
, 
MidÀUö
, 
TIMx
);

172 
Q2Q5
:

173 
	`Dëe˘_pos_edge
(
comm_EC
, 
Uemf
, 
MidÀUö
, 
TIMx
);

175 
Q2Q3
:

176 
	`Dëe˘_√g_edge
(
comm_EC
, 
Uemf
, 
MidÀUö
, 
TIMx
);

183 
	`LED_STATUS_ON
();

185 
	}
}

187 
	$Së_mass_commuèti⁄
(
uöt32_t
 
T
)

189 
uöt8_t
 
i
;

191 
i
 = 0; i < 
LEN_MASS_VEL
; i++)

192 
D©a_P_ZC
[
i
] = 
T
;

193 
	}
}

195 
	$Inô_mós_Pf‹W
()

197 
˙t_≥riod_f‹_W
 = 0;

198 
T32_f‹_W
 = 0;

199 
	}
}

201 
uöt16_t
 
	$Dëe˘ZîoCross
(
uöt16_t
 
Uback
, uöt16_à
Uö
, 
Commuèã_EC_Def
* 
comm_EC
, 
TIM_Ty≥Def
* 
TIMx
)

203 
uöt16_t
 
Emf_back
;

207 
Emf_back
 = 
Uback
;

209 i‡(
comm_EC
->
˙t_miss_dëe˘ZC
 == 0)

210 
	`Dëe˘ZîoCrossOn
(
comm_EC
, 
Emf_back
, 
Uö
, 
TIMx
);

212 
comm_EC
->
˙t_miss_dëe˘ZC
--;

214  
Emf_back
;

215 
	}
}

	@App/Detect_zero_cross.h

3 
Dëe˘ZîoCrossOn
(
Commuèã_EC_Def
* 
comm_EC
, 
uöt16_t
 
Uemf
, uöt16_à
Uö
, 
TIM_Ty≥Def
* 
TIMx
);

4 
uöt32_t
 
CÆc_PZC
(
Commuèã_EC_Def
* 
comm_EC
, 
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TimeEvít
);

5 
Dëe˘_pos_edge
(
Commuèã_EC_Def
* 
comm_EC
, 
uöt16_t
 
Uemf
, uöt16_à
MidÀUö
, 
TIM_Ty≥Def
* 
TIMx
);

6 
Dëe˘_√g_edge
(
Commuèã_EC_Def
* 
comm_EC
, 
uöt16_t
 
Uemf
, uöt16_à
MidÀUö
, 
TIM_Ty≥Def
* 
TIMx
);

7 
uöt32_t
 
Fûå_T_ZC
(uöt32_à
≥riod
);

8 
CÆc_√xt_commuèti⁄_dëe˘Zîo
(
Commuèã_EC_Def
* 
comm_EC
, 
uöt32_t
 
≥riod
);

9 
Së_mass_commuèti⁄
(
uöt32_t
 
T
);

10 
Inô_mós_Pf‹W
();

11 
uöt16_t
 
Dëe˘ZîoCross
(uöt16_à
Uback
, uöt16_à
Uö
, 
Commuèã_EC_Def
* 
comm_EC
, 
TIM_Ty≥Def
* 
TIMx
);

	@App/Drive_param.h

3 
	#F_CLK
 72000000

	)

4 
	#F_SWITCH
 30000

	)

5 
	#FLOAT_F_CLK
 72000000.0

	)

6 
	#FLOAT_F_SWITCH
 30000.0

	)

7 
	#N_CLK_INJECT
 112

	)

9 
	#N_MEAS_I
 64

	)

10 
	#STEP_INJECT
 
F_CLK
 / 
F_SWITCH
 / 
N_MEAS_I


	)

12 
	#N_PAIR_POLUS
 6

	)

14 
	#CURRENT_MAX
 30.0

	)

15 
	#KTR_CURRENT
 0.00732

16 
	#CURRENT_PROT
 15.0

	)

17 
	#CURRENT_PROT_AVG_LOW
 3.0

	)

18 
	#CURRENT_PROT_AVG_HI
 4.0

	)

19 
	#TIME_I_LIMIT
 50

	)

21 
	#KTR_UIN
 0.00886

22 
	#U_NOM
 12.0

	)

23 
	#U_MAX
 15.0

	)

24 
	#U_MIN
 5.0

	)

26 
	#R_CURRENT
 0.0012

27 
	#I_MEAS_R
 0.75

	)

28 
	#TIME_MEAS
 74

	)

30 
	#K_W_PWM
 (
FLOAT_F_CLK
 / 
FLOAT_F_SWITCH
 - 25.0) / (3600.0 - 600.0)

31 
	#C_W_PWM
 (25.0 - 
K_W_PWM
 * 600.0)

32 

	)

33 
	#N_WAIT_MEAS
 250

	)

35 
	#VELOCITY_MAX
 3600.0

	)

36 
	#VELOCITY_MIN
 37.5

	)

37 
	#VELOCITY_MIN_RPM
 900

	)

40 
	#PRE_COMMUTATION
 11500

	)

42 
	#STATE_STOP
 0

	)

43 
	#STATE_PREPOS
 1

	)

44 
	#STATE_ACCERATE
 2

	)

45 
	#STATE_ROTATE
 3

	)

46 
	#STATE_ROTATE_FB
 4

	)

47 
	#STATE_REG_VELOCITY
 5

	)

48 
	#STATE_DIRECT_CONTROL
 6

	)

49 
	#STATE_MEAS_R12
 7

	)

50 
	#STATE_MEAS_R13
 8

	)

51 
	#STATE_MEAS_R23
 9

	)

52 
	#STATE_SOUND
 10

	)

53 
	#STATE_STOP_ALARM
 11

	)

55 
	#ALARM_NO
 0

	)

56 
	#ALARM_OPEN
 1

	)

57 
	#ALARM_SHORT
 2

	)

58 
	#ALARM_DISBALANCE
 3

	)

59 
	#ALARM_VOLTAGE
 4

	)

60 
	#ALARM_CURRENT
 5

	)

62 
	#BIT_OPEN
 0x0001

	)

63 
	#BIT_SHORT
 0x0002

	)

64 
	#BIT_DISBALANCE
 0x0004

	)

65 
	#BIT_VOLTAGE
 0x0008

	)

66 
	#BIT_CURRENT
 0x0010

	)

67 
	#BIT_STALL
 0x0020

	)

68 
	#BIT_CURRENT_AVG
 0x0040

	)

70 
	#N_LOCK_MES_EMF
 3

	)

71 
	#N_LOCK_MES_CURRENT
 1

	)

73 
	#STEP_DEC_F_FORCE_COMM
 200

	)

74 
	#LIMIT_DEC_F_FORCE_COMM
 32500

	)

75 
	#LEVEL_DETECT_STOP
 10

	)

76 
	#LEVEL_PAUSE_DETECT_ZC
 200

	)

77 
	#CNT_ON_REG_SPEED
 50

	)

78 
	#LEVEL_CORRECT_SPEED
 500

	)

79 
	#LEVEL_PWM_START
 200

	)

80 
	#LEVEL_ON_FEEDBACK
 4

	)

81 
	#ADD_FORCE_TIME
 10000

	)

82 
	#ADD_UIN
 75

	)

84 
	#STEP_ADD_VELOCITY
 40.0

	)

85 
	#STEP_DEC_VELOCITY
 40.0

	)

88 
	#DIRECT_CONTROL
 1

	)

89 
	#STABILIZATION_VELOCITY
 2

	)

90 
	#STABILIZATION_CURRENT
 3

	)

92 
	#SOUND_DUTY
 250

	)

93 
	#TIME_SOUND
 1000

	)

95 
	#DEBUG_DATA
 1

	)

97 
	#LED_STATUS_ON
(Ëdo{
	`GPIO_WrôeBô
(
GPIOB
, 
GPIO_Pö_5
, 
Bô_SET
);}0)

	)

98 
	#LED_STATUS_OFF
(Ëdo{
	`GPIO_WrôeBô
(
GPIOB
, 
GPIO_Pö_5
, 
Bô_RESET
);}0)

	)

99 
	#LED_ERROR_ON
(Ëdo{
	`GPIO_WrôeBô
(
GPIOB
, 
GPIO_Pö_4
, 
Bô_SET
);}0)

	)

100 
	#LED_ERROR_OFF
(Ëdo{
	`GPIO_WrôeBô
(
GPIOB
, 
GPIO_Pö_4
, 
Bô_RESET
);}0)

	@App/FreeRTOSConfig.h

52 #i‚de‡
FREERTOS_CONFIG_H


53 
	#FREERTOS_CONFIG_H


	)

67 
	#c⁄figUSE_PREEMPTION
 0

	)

68 
	#c⁄figUSE_IDLE_HOOK
 0

	)

69 
	#c⁄figUSE_TICK_HOOK
 0

	)

70 
	#c⁄figCPU_CLOCK_HZ
 ( ( 
p‹tLONG
 ) 72000000 )

	)

71 
	#c⁄figTICK_RATE_HZ
 ( ( 
p‹tTickTy≥
 ) 1000 )

	)

72 
	#c⁄figMAX_PRIORITIES
 ( ( 
p‹tBASE_TYPE
 ) 5 )

	)

73 
	#c⁄figMINIMAL_STACK_SIZE
 ( ( 
p‹tSHORT
 ) 128 )

	)

74 
	#c⁄figTOTAL_HEAP_SIZE
 ( ( 
size_t
 ) ( 4 * 1024 ) )

	)

75 
	#c⁄figMAX_TASK_NAME_LEN
 ( 16 )

	)

76 
	#c⁄figUSE_TRACE_FACILITY
 0

	)

77 
	#c⁄figUSE_16_BIT_TICKS
 0

	)

78 
	#c⁄figIDLE_SHOULD_YIELD
 1

	)

79 
	#c⁄figUSE_MUTEXES
 0

	)

80 
	#c⁄figUSE_RECURSIVE_MUTEXES
 0

	)

81 
	#c⁄figUSE_COUNTING_SEMAPHORES
 0

	)

82 
	#c⁄figUSE_ALTERNATIVE_API
 0

	)

83 
	#c⁄figCHECK_FOR_STACK_OVERFLOW
 0

	)

84 
	#c⁄figQUEUE_REGISTRY_SIZE
 10

	)

88 
	#c⁄figUSE_CO_ROUTINES
 0

	)

89 
	#c⁄figMAX_CO_ROUTINE_PRIORITIES
 ( 1 )

	)

94 
	#INCLUDE_vTaskPri‹ôySë
 0

	)

95 
	#INCLUDE_uxTaskPri‹ôyGë
 0

	)

96 
	#INCLUDE_vTaskDñëe
 0

	)

97 
	#INCLUDE_vTaskCÀ™UpResour˚s
 0

	)

98 
	#INCLUDE_vTaskSu•íd
 1

	)

99 
	#INCLUDE_vTaskDñayU¡û
 1

	)

100 
	#INCLUDE_vTaskDñay
 1

	)

104 
	#c⁄figKERNEL_INTERRUPT_PRIORITY
 255

	)

105 
	#c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 191

	)

112 
	#c⁄figLIBRARY_KERNEL_INTERRUPT_PRIORITY
 15

	)

	@App/Gen_event_comm.c

2 
	~<Gí_evít_comm.h
>

3 
	~<Commuèã_EC.h
>

4 
	~<Dëe˘_zîo_¸oss.h
>

5 
	~<Mes_time.h
>

7 
uöt16_t
 
Sèã
;

9 
I¡îru±H™dÀrTIMCC
(
TIM_Ty≥Def
* 
TIMx
, 
Commuèã_EC_Def
* 
EC
);

12 
uöt16_t
 
	glimô_dec_f_f‹˚_comm
 = 
LIMIT_DEC_F_FORCE_COMM
;

13 
uöt16_t
 
	g°ï_dec_f_f‹˚_comm
 = 
STEP_DEC_F_FORCE_COMM
;

14 
uöt16_t
 
	gÀvñ_⁄_„edback
 = 
LEVEL_ON_FEEDBACK
;

15 
uöt16_t
 
	gÀvñ_∑u£_dëe˘_ZC
 = 
LEVEL_PAUSE_DETECT_ZC
;

17 
uöt16_t
 
	g˙t_°ï
 = 0;

18 
uöt16_t
 
	g°ï_˙t
 = 0;

20 
uöt16_t
 
	g˙t_fuŒ
 = 0;

21 
uöt16_t
 
	gT_acc
 = 0;

23 
uöt16_t
 
	g˙t_fuŒ_f‹˚
 = 0;

24 
uöt16_t
 
	gT_f‹˚
 = 0;

26 
uöt16_t
 
	gN_fuŒ
[
SIZE_ACC_TAB
] = {43, 32, 25, 18, 14, 12, 10, 9, 8, 7, 6, 5, 5, 5, 4, 4, 4, 3, 3, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1,

28 
uöt16_t
 
	gDñèT
[
SIZE_ACC_TAB
] = {61952, 62848, 41600, 20352, 42496, 53568, 64640, 10176, 3712, 21248, 38784, 32320, 32320, 8320, 49856, 25856, 25856, 43392, 43392, 36928, 36928, 30464, 30464, 30464, 30464, 30464, 30464, 30464, 30464, 30464,

31 
	$InôGíEvítComm
(
TIM_Ty≥Def
* 
TIMx
)

33 
TIM_TimeBa£InôTy≥Def
 
TIM_TimeBa£Såu˘uª
;

34 
TIM_OCInôTy≥Def
 
TIM_OCInôSåu˘uª
;

35 
uöt16_t
 
Pîiod
, 
PªsˇÀr
;

37 
	`TIM_DeInô
(
TIMx
);

39 
PªsˇÀr
 = 2;

40 
Pîiod
 = 0xFFFF;

43 
TIM_TimeBa£Såu˘uª
.
TIM_Pîiod
 = 
Pîiod
;

44 
TIM_TimeBa£Såu˘uª
.
TIM_PªsˇÀr
 = 
PªsˇÀr
;

45 
TIM_TimeBa£Såu˘uª
.
TIM_ClockDivisi⁄
 = 0;

46 
TIM_TimeBa£Såu˘uª
.
TIM_Cou¡îMode
 = 
TIM_Cou¡îMode_Up
;

47 
	`TIM_TimeBa£Inô
(
TIMx
, &
TIM_TimeBa£Såu˘uª
);

49 
TIM_OCInôSåu˘uª
.
TIM_OCMode
 = 
TIM_OCMode_PWM2
;

50 
TIM_OCInôSåu˘uª
.
TIM_OuçutSèã
 = 
TIM_OuçutSèã_E«bÀ
;

51 
TIM_OCInôSåu˘uª
.
TIM_OCPﬁ¨ôy
 = 
TIM_OCPﬁ¨ôy_Low
;

53 
TIM_OCInôSåu˘uª
.
TIM_Pul£
 = 0;

54 
	`TIM_OC1Inô
(
TIMx
, &
TIM_OCInôSåu˘uª
);

55 
	`TIM_OC2Inô
(
TIMx
, &
TIM_OCInôSåu˘uª
);

57 
	`TIM_ITC⁄fig
(
TIMx
, 
TIM_IT_CC1
, 
ENABLE
);

58 
	`TIM_ITC⁄fig
(
TIMx
, 
TIM_IT_CC2
, 
ENABLE
);

59 
	}
}

61 
	$Sèπ_Evít
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TimeEvít
)

63 
	`TIM_SëCom∑ª1
(
TIMx
, 
TimeEvít
);

64 
	`TIM_Cmd
(
TIMx
, 
ENABLE
);

65 
	}
}

67 
	$St›_Evít
(
TIM_Ty≥Def
* 
TIMx
)

69 
	`TIM_SëCou¡î
(
TIMx
, 0);

70 
	}
}

72 
	$Sèπ_F‹˚Commuèti⁄
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TimeEvít
)

74 
	`TIM_SëCom∑ª2
(
TIMx
, 
TimeEvít
);

75 
	}
}

77 
	$I¡îru±H™dÀrTIMCC
(
TIM_Ty≥Def
* 
TIMx
, 
Commuèã_EC_Def
* 
EC
)

79 
ITSètus
 
°©us
;

80 
uöt16_t
 
T
;

82 
°©us
 = 
	`TIM_GëITSètus
(
TIMx
, 
TIM_IT_CC1
);

83 i‡(
°©us
 =
SET
)

85 
Sèã
)

87 
STATE_STOP
:

88 
°ï_˙t
 = 0;

89 
˙t_°ï
 = 0;

90 
˙t_fuŒ
 = 
N_fuŒ
[0];

91 
EC
->
Fœg_Áu…_°¨t
 = 0;

92 
EC
->
˙t_miss_zc
 = 0;

93 
EC
->
Wdrive
 = 0;

95 
STATE_PREPOS
:

96 
°ï_˙t
 = 4;

97 
˙t_°ï
 = 4;

98 
˙t_fuŒ
 = 
N_fuŒ
[4];

99 
EC
->
Fœg_Áu…_°¨t
 = 0;

100 
EC
->
˙t_miss_zc
 = 0;

101 
EC
->
Wdrive
 = 0;

102 
EC
->
˙t_miss_dëe˘ZC
 = 1;

103 
EC
->
Fœg_mis£d_ZC
 = 0;

105 
STATE_ACCERATE
:

107 i‡(
˙t_fuŒ
 != 0)

109 
˙t_fuŒ
--;

113 i‡(
EC
->
N_pha£
 !
Q1Q4Q6
)

114 
	`F‹˚_Evít
(
EC
);

116 i‡(
˙t_°ï
 > 
Àvñ_∑u£_dëe˘_ZC
)

118 i‡(
EC
->
Fœg_mis£d_ZC
 == 0)

120 
EC
->
˙t_miss_zc
++;

121 
EC
->
˙t_vÆid_vñocôy
 = 0;

122 
	`LED_ERROR_OFF
();

123 
EC
->
Fœg_íabÀ_„edback
 = 0;

127 
EC
->
˙t_vÆid_vñocôy
++;

129 i‡(
EC
->
˙t_vÆid_vñocôy
 =
Àvñ_⁄_„edback
)

131 
	`LED_ERROR_ON
();

132 
EC
->
Fœg_íabÀ_„edback
 = 1;

137 
EC
->
˙t_miss_dëe˘ZC
 = 1;

138 
EC
->
Fœg_mis£d_ZC
 = 0;

139 
T
 = 
	`TIM_GëCou¡î
(
TIMx
);

141 i‡(
˙t_°ï
 > (
SIZE_ACC_TAB
 - 1))

143 i‡(
T_acc
 > 
limô_dec_f_f‹˚_comm
)

144 
T_acc
 = T_ac¯- 
°ï_dec_f_f‹˚_comm
;

145 i‡(
T_acc
 < 
limô_dec_f_f‹˚_comm
)

146 
T_acc
 = T_ac¯+ 
°ï_dec_f_f‹˚_comm
;

148 i‡(
T_acc
 < 
limô_dec_f_f‹˚_comm
)

149 
T_acc
 = 
limô_dec_f_f‹˚_comm
;

153 
T_acc
 = 
DñèT
[
°ï_˙t
];

156 
	`Sèπ_Evít
(
TIMx
, 
T
 + 
T_acc
);

157 
˙t_fuŒ
 = 
N_fuŒ
[
°ï_˙t
];

158 
°ï_˙t
++;

159 
˙t_°ï
++;

160 i‡(
°ï_˙t
 > (
SIZE_ACC_TAB
 - 1))

161 
°ï_˙t
 = 
SIZE_ACC_TAB
 - 1;

164 
STATE_ROTATE_FB
:

165 
EC
->
˙t_vÆid_vñocôy
 = 0;

166 
EC
->
˙t_miss_dëe˘ZC
 = 1;

168 i‡(
˙t_fuŒ
 != 0)

170 
˙t_fuŒ
--;

171 i‡(
˙t_fuŒ
 == 0)

172 
	`Sèπ_Evít
(
TIMx
, 
T_acc
);

176 
EC
->
Wdrive
 = 
	`CÆc_vñocôy
(EC->
P_ZC_f‹_W
);

177 
EC
->
Fœg_mis£d_ZC
 = 0;

178 
	`F‹˚_Evít
(
EC
);

181 
STATE_REG_VELOCITY
:

182 
EC
->
˙t_miss_dëe˘ZC
 = 1;

184 i‡(
˙t_fuŒ
 != 0)

186 
˙t_fuŒ
--;

187 i‡(
˙t_fuŒ
 == 0)

188 
	`Sèπ_Evít
(
TIMx
, 
T_acc
);

192 
EC
->
Wdrive
 = 
	`CÆc_vñocôy
(EC->
P_ZC_f‹_W
);

193 
EC
->
Fœg_mis£d_ZC
 = 0;

194 
	`F‹˚_Evít
(
EC
);

197 
STATE_DIRECT_CONTROL
:

198 
EC
->
˙t_miss_dëe˘ZC
 = 1;

200 i‡(
˙t_fuŒ
 != 0)

202 
˙t_fuŒ
--;

203 i‡(
˙t_fuŒ
 == 0)

204 
	`Sèπ_Evít
(
TIMx
, 
T_acc
);

208 
EC
->
Wdrive
 = 
	`CÆc_vñocôy
(EC->
P_ZC_f‹_W
);

209 
EC
->
Fœg_mis£d_ZC
 = 0;

210 
	`F‹˚_Evít
(
EC
);

214 
	`TIM_CÀ¨ITPídögBô
(
TIMx
, 
TIM_IT_CC1
);

217 
°©us
 = 
	`TIM_GëITSètus
(
TIMx
, 
TIM_IT_CC2
);

218 i‡(
°©us
 =
SET
)

220 
	`TIM_CÀ¨ITPídögBô
(
TIMx
, 
TIM_IT_CC2
);

222 i‡(
˙t_fuŒ_f‹˚
 != 0)

224 
˙t_fuŒ_f‹˚
--;

225 i‡(
˙t_fuŒ_f‹˚
 == 0)

226 
	`Sèπ_F‹˚Commuèti⁄
(
TIMx
, 
T_f‹˚
);

230 i‡((
Sèã
 =
STATE_REG_VELOCITY
Ë|| (Sèã =
STATE_DIRECT_CONTROL
))

232 
EC
->
˙t_miss_dëe˘ZC
 = 1;

233 
EC
->
Fœg_mis£d_ZC
 = 0;

234 
EC
->
˙t_miss_zc
++;

238 
	}
}

	@App/Gen_event_comm.h

2 
	~<°m32f10x_tim.h
>

3 
	~<°dio.h
>

4 
	~<°m32f10x_gpio.h
>

5 
	~<m©h.h
>

6 
	~<Drive_∑øm.h
>

7 
	~<CÆc_vñocôy.h
>

9 
	#SIZE_ACC_TAB
 50

	)

11 
InôGíEvítComm
(
TIM_Ty≥Def
* 
TIMx
);

12 
Sèπ_Evít
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TimeEvít
);

13 
Sèπ_F‹˚Commuèti⁄
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TimeEvít
);

14 
St›_Evít
(
TIM_Ty≥Def
* 
TIMx
);

	@App/Mes_time.c

2 
	~<Mes_time.h
>

3 
	~<Drive_∑øm.h
>

5 
	$InôMesTime
(
TIM_Ty≥Def
* 
TIMx
)

7 
TIM_TimeBa£InôTy≥Def
 
TIM_TimeBa£Såu˘uª
;

8 
uöt16_t
 
Pîiod
, 
PªsˇÀr
;

10 
	`TIM_DeInô
(
TIMx
);

12 
PªsˇÀr
 = 2;

13 
Pîiod
 = 0xFFFF;

16 
TIM_TimeBa£Såu˘uª
.
TIM_Pîiod
 = 
Pîiod
;

17 
TIM_TimeBa£Såu˘uª
.
TIM_PªsˇÀr
 = 
PªsˇÀr
;

18 
TIM_TimeBa£Såu˘uª
.
TIM_ClockDivisi⁄
 = 0;

19 
TIM_TimeBa£Såu˘uª
.
TIM_Cou¡îMode
 = 
TIM_Cou¡îMode_Up
;

20 
	`TIM_TimeBa£Inô
(
TIMx
, &
TIM_TimeBa£Såu˘uª
);

22 
	`TIM_ITC⁄fig
(
TIMx
, 
TIM_IT_Upd©e
, 
ENABLE
);

23 
	}
}

25 
	$Sèπ_Mes_Time
(
TIM_Ty≥Def
* 
TIMx
, 
Mes_Time_Def
* 
Time
)

27 
Time
->
˙t_fuŒ
 = 0;

28 
Time
->
Dñè_Timî
 = 0;

29 
	`TIM_SëCou¡î
(
TIMx
, 0);

30 
	`TIM_Cmd
(
TIMx
, 
ENABLE
);

31 
	}
}

33 
	$St›_Mes_Time
(
TIM_Ty≥Def
* 
TIMx
, 
Mes_Time_Def
* 
Time
)

35 
Time
->
˙t_fuŒ
 = 0;

36 
Time
->
Dñè_Timî
 = 0;

37 
	`TIM_SëCou¡î
(
TIMx
, 0);

38 
	`TIM_Cmd
(
TIMx
, 
DISABLE
);

39 
	}
}

41 
uöt32_t
 
	$Gë_Time
(
TIM_Ty≥Def
* 
TIMx
, 
Mes_Time_Def
* 
Time
)

43  
Time
->
˙t_fuŒ
*0xFFFF + 
	`TIM_GëCou¡î
(
TIMx
);

44 
	}
}

46 
uöt16_t
 
	$GëFuŒC¡
(
uöt32_t
 
Pîiod
)

48  (
uöt16_t
)(
Pîiod
 >> 16);

49 
	}
}

51 
uöt16_t
 
	$GëDñèTimî
(
uöt32_t
 
Pîiod
)

53  (
uöt16_t
)(
Pîiod
 - ((Period >> 16) << 16));

54 
	}
}

56 
	$I¡îru±H™dÀrTIMUp
(
TIM_Ty≥Def
* 
TIMx
, 
Mes_Time_Def
* 
Time
)

58 
ITSètus
 
°©us
;

60 
°©us
 = 
	`TIM_GëITSètus
(
TIMx
, 
TIM_IT_Upd©e
);

61 i‡(
°©us
 =
SET
)

63 
Time
->
˙t_fuŒ
++;

64 
	`TIM_CÀ¨ITPídögBô
(
TIMx
, 
TIM_IT_Upd©e
);

66 
	}
}

	@App/Mes_time.h

2 
	~<°m32f10x_tim.h
>

3 
	~<°dio.h
>

4 
	~<°m32f10x_gpio.h
>

5 
	~<m©h.h
>

9 
uöt16_t
 
	m˙t_fuŒ
;

10 
uöt16_t
 
	mDñè_Timî
;

11 }
	tMes_Time_Def
;

13 
InôMesTime
(
TIM_Ty≥Def
* 
TIMx
);

14 
Sèπ_Mes_Time
(
TIM_Ty≥Def
* 
TIMx
, 
Mes_Time_Def
* 
Time
);

15 
St›_Mes_Time
(
TIM_Ty≥Def
* 
TIMx
, 
Mes_Time_Def
* 
Time
);

16 
uöt32_t
 
Gë_Time
(
TIM_Ty≥Def
* 
TIMx
, 
Mes_Time_Def
* 
Time
);

17 
uöt16_t
 
GëFuŒC¡
(
uöt32_t
 
Pîiod
);

18 
uöt16_t
 
GëDñèTimî
(
uöt32_t
 
Pîiod
);

19 
I¡îru±H™dÀrTIMUp
(
TIM_Ty≥Def
* 
TIMx
, 
Mes_Time_Def
* 
Time
);

	@App/ReadAccTab.c

3 
	~<°m32f10x.h
>

4 
	~<FªeRTOS.h
>

5 
	~<èsk.h
>

6 
	~<°dio.h
>

7 
	~<°rög.h
>

8 
	~<Adc.h
>

9 
	~<utû.h
>

10 
	~<Gí_evít_comm.h
>

12 
uöt16_t
 
N_fuŒ
[
SIZE_ACC_TAB
];

13 
uöt16_t
 
DñèT
[
SIZE_ACC_TAB
];

15 
uöt8_t
 
RódAccTab
(uöt8_à*
buf
);

17 
uöt8_t
 
	$RódAccTab
(
uöt8_t
 *
buf
)

19 
uöt16_t
 
ödex_èb_ªad
 = 0;

20 
uöt16_t
 
i
, 
˙t_ªad
;

22 
˙t_ªad
 = *(
buf
 + 1);

24 i‡(
˙t_ªad
 <= 125)

26 
i
 = 1; i < 
˙t_ªad
 + 1; i++)

28 i‡(
ödex_èb_ªad
 < 
SIZE_ACC_TAB
)

29 
	`PutUöt16
((
buf
 - 1 + 
i
*2), 
N_fuŒ
[
ödex_èb_ªad
++]);

30 i‡((
ödex_èb_ªad
 >
SIZE_ACC_TAB
) && (index_tab_read < SIZE_ACC_TAB * 2))

31 
	`PutUöt16
((
buf
 - 1 + 
i
*2), 
DñèT
[(
ödex_èb_ªad
++Ë- 
SIZE_ACC_TAB
]);

33 
	`PutUöt16
((
buf
 - 1 + 
i
*2), 0);

35 i‡(
ödex_èb_ªad
 >
SIZE_ACC_TAB
 * 2)

36 
ödex_èb_ªad
 = 0;

39 
i
 = 
˙t_ªad
 * 2;

43 
i
 = 0; i < 
SIZE_ACC_TAB
; i++)

44 
	`PutUöt16
(
buf
 - 1, 0);

45 
i
 = 
SIZE_ACC_TAB
 * 2;

48  
i
;

49 
	}
}

	@App/Read_BackEMF.c

3 
	~<°m32f10x.h
>

4 
	~<FªeRTOS.h
>

5 
	~<èsk.h
>

6 
	~<°dio.h
>

7 
	~<°rög.h
>

8 
	~<Adc.h
>

9 
	~<utû.h
>

11 
uöt16_t
 
ADC_Inje˘edC⁄vîãdVÆueTab
[];

12 
uöt16_t
 
ADC_ReguœrC⁄vîãdVÆueTab
[];

13 
uöt16_t
 
ADC_mass
[];

14 
uöt16_t
 
	gödex
 = 0;

16 
uöt8_t
 
Ród_BackEMF
(uöt8_à*
buf
);

18 
uöt8_t
 
	$Ród_BackEMF
(
uöt8_t
 *
buf
)

20 
uöt16_t
 
i
, 
˙t_ªad
;

22 
˙t_ªad
 = *(
buf
 + 1);

24 i‡(
˙t_ªad
 <= 125)

26 
i
 = 0; i < 
˙t_ªad
; i++)

28 i‡(
ödex
 < 
LEN_BUFF_INJECT
)

29 
	`PutUöt16
((
buf
 + 
i
*2), 
ADC_Inje˘edC⁄vîãdVÆueTab
[
ödex
++]);

30 i‡((
ödex
 >
LEN_BUFF_INJECT
) && (index < LEN_BUFF_INJECT * 2))

31 
	`PutUöt16
((
buf
 + 
i
*2), 
ADC_ReguœrC⁄vîãdVÆueTab
[(
ödex
++Ë- 
LEN_BUFF_INJECT
]);

33 
	`PutUöt16
((
buf
 + 
i
*2), 
ADC_mass
[(
ödex
++Ë- (
LEN_BUFF_INJECT
 * 2)]);

36 i‡(
ödex
 >
LEN_BUFF_INJECT
 * 3)

37 
ödex
 = 0;

39 
i
 = i * 2;

43 
i
 = 0; i < 125; i++)

44 
	`PutUöt16
(
buf
, 0);

45 
i
 = i * 2;

48  
i
;

49 
	}
}

	@App/Read_R1R2R3.c

3 
	~<°m32f10x.h
>

4 
	~<FªeRTOS.h
>

5 
	~<èsk.h
>

6 
	~<°dio.h
>

7 
	~<°rög.h
>

8 
	~<utû.h
>

10 
R1
;

11 
R2
;

12 
R3
;

14 
uöt8_t
 
Ród_R1R2R3
(uöt8_à*
buf
);

16 
uöt8_t
 
	$Ród_R1R2R3
(
uöt8_t
 *
buf
)

18 
uöt8_t
 
i
 = 0;

20 
	`PutFlﬂt32
(
buf
, 
R1
);

21 
i
 = 4;

22 
	`PutFlﬂt32
(
buf
 + 4, 
R2
);

23 
i
 += 4;

24 
	`PutFlﬂt32
(
buf
 + 8, 
R3
);

25 
i
 += 4;

27  
i
;

28 
	}
}

	@App/Read_param.c

3 
	~<°m32f10x.h
>

4 
	~<FªeRTOS.h
>

5 
	~<èsk.h
>

6 
	~<°dio.h
>

7 
	~<°rög.h
>

8 
	~<Vñocôy_Reg.h
>

9 
	~<utû.h
>

11 
uöt8_t
 
Ród_∑øm
(uöt8_à*
buf
);

14 
uöt16_t
 
¥e_commuèti⁄
;

15 
Vñocôy_Reg_Def
 
Vñ_ªg
;

16 
uöt16_t
 
limô_dec_f_f‹˚_comm
;

17 
cuºít_¥Ÿe˘i⁄
;

18 
uöt16_t
 
Àvñ_pwm_°¨t
;

19 
uöt16_t
 
˙t_⁄_ªg_•ìd
;

20 
uöt16_t
 
Àvñ_c‹ª˘_•ìd
;

21 
°ï_add_vñocôy
;

22 
°ï_dec_vñocôy
;

23 
uöt16_t
 
Àvñ_dëe˘_°›
;

24 
uöt32_t
 
add_f‹˚_time
;

25 
öt16_t
 
add_Uö
;

26 
uöt16_t
 
limô_dec_f_f‹˚_comm
;

27 
uöt16_t
 
°ï_dec_f_f‹˚_comm
;

28 
uöt16_t
 
Àvñ_⁄_„edback
;

29 
uöt16_t
 
Àvñ_∑u£_dëe˘_ZC
;

30 
uöt16_t
 
n_∑ú_pﬁus
;

31 
uöt16_t
 
drive_mode
;

32 
Unom
;

33 
cuºít_¥Ÿe˘_avg
;

34 
¶ave_addr
;

36 
uöt8_t
 
	$Ród_∑øm
(
uöt8_t
 *
buf
)

38 
öt16_t
 
i
;

40 *(
buf
 + 1))

43 
	`PutUöt16
(
buf
 + 2, 
¥e_commuèti⁄
);

44 
i
 = 4;

47 
	`PutFlﬂt32
(
buf
 + 2, 
Vñ_ªg
.
Kp
);

48 
i
 = 6;

51 
	`PutFlﬂt32
(
buf
 + 2, 
Vñ_ªg
.
Ki
);

52 
i
 = 6;

55 
	`PutFlﬂt32
(
buf
 + 2, 
Vñ_ªg
.
Kd
);

56 
i
 = 6;

59 
	`PutUöt16
(
buf
 + 2, 
add_Uö
);

60 
i
 = 4;

63 
	`PutUöt16
(
buf
 + 2, 
limô_dec_f_f‹˚_comm
);

64 
i
 = 4;

67 
	`PutFlﬂt32
(
buf
 + 2, 
cuºít_¥Ÿe˘i⁄
);

68 
i
 = 6;

71 
	`PutUöt16
(
buf
 + 2, 
Àvñ_pwm_°¨t
);

72 
i
 = 4;

75 
	`PutUöt16
(
buf
 + 2, 
˙t_⁄_ªg_•ìd
);

76 
i
 = 4;

79 
	`PutUöt16
(
buf
 + 2, 
Àvñ_c‹ª˘_•ìd
);

80 
i
 = 4;

83 
	`PutFlﬂt32
(
buf
 + 2, 
°ï_add_vñocôy
);

84 
i
 = 6;

87 
	`PutFlﬂt32
(
buf
 + 2, 
°ï_dec_vñocôy
);

88 
i
 = 6;

91 
	`PutUöt16
(
buf
 + 2, 
Àvñ_dëe˘_°›
);

92 
i
 = 4;

95 
	`PutUöt32
(
buf
 + 2, 
add_f‹˚_time
);

96 
i
 = 6;

99 
	`PutUöt16
(
buf
 + 2, 
°ï_dec_f_f‹˚_comm
);

100 
i
 = 4;

103 
	`PutUöt16
(
buf
 + 2, 
Àvñ_⁄_„edback
);

104 
i
 = 4;

107 
	`PutUöt16
(
buf
 + 2, 
Àvñ_∑u£_dëe˘_ZC
);

108 
i
 = 4;

111 
	`PutUöt16
(
buf
 + 2, 
n_∑ú_pﬁus
);

112 
i
 = 4;

115 
	`PutUöt16
(
buf
 + 2, 
drive_mode
);

116 
i
 = 4;

119 
	`PutFlﬂt32
(
buf
 + 2, 
Unom
);

120 
i
 = 6;

123 
	`PutFlﬂt32
(
buf
 + 2, 
cuºít_¥Ÿe˘_avg
);

124 
i
 = 6;

127 
	`PutFlﬂt32
(
buf
 + 2, 
¶ave_addr
);

128 
i
 = 6;

134  
i
;

135 
	}
}

	@App/Set_param.c

3 
	~<°m32f10x.h
>

4 
	~<FªeRTOS.h
>

5 
	~<èsk.h
>

6 
	~<°dio.h
>

7 
	~<°rög.h
>

8 
	~<Vñocôy_Reg.h
>

9 
	~<utû.h
>

10 
	~<°dboﬁ.h
>

12 
uöt8_t
 
Së_∑øm
(uöt8_à*
buf
);

15 
Vñocôy_Reg_Def
 
Vñ_ªg
;

16 
uöt16_t
 
¥e_commuèti⁄
;

17 
uöt16_t
 
limô_dec_f_f‹˚_comm
;

18 
cuºít_¥Ÿe˘i⁄
;

19 
uöt16_t
 
Àvñ_pwm_°¨t
;

20 
uöt16_t
 
˙t_⁄_ªg_•ìd
;

21 
uöt16_t
 
Àvñ_c‹ª˘_•ìd
;

22 
°ï_add_vñocôy
;

23 
°ï_dec_vñocôy
;

24 
uöt16_t
 
Àvñ_dëe˘_°›
;

25 
uöt16_t
 
¥e_commuèti⁄
;

26 
uöt32_t
 
add_f‹˚_time
;

27 
öt16_t
 
add_Uö
;

28 
uöt16_t
 
limô_dec_f_f‹˚_comm
;

29 
uöt16_t
 
°ï_dec_f_f‹˚_comm
;

30 
uöt16_t
 
Àvñ_⁄_„edback
;

31 
uöt16_t
 
Àvñ_∑u£_dëe˘_ZC
;

32 
uöt16_t
 
n_∑ú_pﬁus
;

33 
uöt16_t
 
drive_mode
;

34 
Unom
;

35 
cuºít_¥Ÿe˘_avg
;

36 
¶ave_addr
;

38 
boﬁ
 
Êash_upd©e
;

40 
uöt8_t
 
	$Së_∑øm
(
uöt8_t
 *
buf
)

42 
öt16_t
 
i
;

44 *(
buf
 + 1))

47 
¥e_commuèti⁄
 = 
	`GëUöt16
(
buf
 + 2);

48 
Êash_upd©e
 = 
åue
;

51 
Vñ_ªg
.
Kp
 = 
	`GëFlﬂt32
(
buf
 + 2);

52 
Êash_upd©e
 = 
åue
;

55 
Vñ_ªg
.
Ki
 = 
	`GëFlﬂt32
(
buf
 + 2);

56 
Êash_upd©e
 = 
åue
;

59 
Vñ_ªg
.
Kd
 = 
	`GëFlﬂt32
(
buf
 + 2);

60 
Êash_upd©e
 = 
åue
;

63 
add_Uö
 = 
	`GëI¡16
(
buf
 + 2);

64 
Êash_upd©e
 = 
åue
;

67 
limô_dec_f_f‹˚_comm
 = 
	`GëUöt16
(
buf
 + 2);

68 
Êash_upd©e
 = 
åue
;

71 
cuºít_¥Ÿe˘i⁄
 = 
	`GëFlﬂt32
(
buf
 + 2);

72 
Êash_upd©e
 = 
åue
;

75 
Àvñ_pwm_°¨t
 = 
	`GëUöt16
(
buf
 + 2);

76 
Êash_upd©e
 = 
åue
;

79 
˙t_⁄_ªg_•ìd
 = 
	`GëUöt16
(
buf
 + 2);

80 
Êash_upd©e
 = 
åue
;

83 
Àvñ_c‹ª˘_•ìd
 = 
	`GëUöt16
(
buf
 + 2);

84 
Êash_upd©e
 = 
åue
;

87 
°ï_add_vñocôy
 = 
	`GëFlﬂt32
(
buf
 + 2);

88 
Êash_upd©e
 = 
åue
;

91 
°ï_dec_vñocôy
 = 
	`GëFlﬂt32
(
buf
 + 2);

92 
Êash_upd©e
 = 
åue
;

95 
Àvñ_dëe˘_°›
 = 
	`GëUöt16
(
buf
 + 2);

96 
Êash_upd©e
 = 
åue
;

99 
add_f‹˚_time
 = 
	`GëUöt32
(
buf
 + 2);

100 
Êash_upd©e
 = 
åue
;

103 
°ï_dec_f_f‹˚_comm
 = 
	`GëUöt16
(
buf
 + 2);

104 
Êash_upd©e
 = 
åue
;

107 
Àvñ_⁄_„edback
 = 
	`GëUöt16
(
buf
 + 2);

108 
Êash_upd©e
 = 
åue
;

111 
Àvñ_∑u£_dëe˘_ZC
 = 
	`GëUöt16
(
buf
 + 2);

112 
Êash_upd©e
 = 
åue
;

115 
n_∑ú_pﬁus
 = 
	`GëUöt16
(
buf
 + 2);

116 
Êash_upd©e
 = 
åue
;

119 
drive_mode
 = 
	`GëUöt16
(
buf
 + 2);

120 
Êash_upd©e
 = 
åue
;

123 
Unom
 = 
	`GëFlﬂt32
(
buf
 + 2);

124 
Êash_upd©e
 = 
åue
;

127 
cuºít_¥Ÿe˘_avg
 = 
	`GëFlﬂt32
(
buf
 + 2);

128 
Êash_upd©e
 = 
åue
;

131 
¶ave_addr
 = 
	`GëFlﬂt32
(
buf
 + 2);

132 
Êash_upd©e
 = 
åue
;

138 
i
 = 2;

140  
i
;

141 
	}
}

	@App/Velocity_Reg.c

3 
	~<Vñocôy_Reg.h
>

5 
	$Së_∑øm_vñ_ªg
(
Vñocôy_Reg_Def
 *
v
)

7 
v
->
W_ªf
 = 0.0;

8 
v
->
W_fb
 = 0;

9 
v
->
KåW
 = 1.0;

10 
v
->
Eº
 = 0.0;

12 
v
->
Up
 = 0.0;

13 
v
->
Ui
 = 0.0;

14 
v
->
Ud
 = 0.0;

15 
v
->
OutPªS©
 = 0.0;

16 
v
->
OutMax
 = 
VELOCITY_MAX
;

17 
v
->
OutMö
 = 
VELOCITY_MIN
;

18 
v
->
Out
 = 0.0;

19 
v
->
S©Eº
 = 0.0;

21 
v
->
Kc
 = 1.0;

23 
v
->
Up1
 = 0.0;

24 
v
->
KåPWM
 = 
F_CLK
 / (
F_SWITCH
 * 
VELOCITY_MAX
);

25 
v
->
UnsOut
 = 0;

26 
	}
}

28 
	$CÆc_vñ_ªg
(
Vñocôy_Reg_Def
 *
v
)

31 
v
->
Eº
 = v->
W_ªf
 - (()v->
W_fb
 * v->
KåW
);

34 
v
->
Up
 = v->
Kp
 * v->
Eº
;

37 
v
->
Ui
 = v->Uò+ v->
Ki
 * v->
Up
 + v->
Kc
 * v->
S©Eº
;

40 
v
->
Ud
 = v->
Kd
 * (v->
Up
 - v->
Up1
);

43 
v
->
OutPªS©
 = v->
Up
 + v->
Ui
 + v->
Ud
;

46 i‡(
v
->
OutPªS©
 > v->
OutMax
)

47 
v
->
Out
 = v->
OutMax
;

48 i‡(
v
->
OutPªS©
 < v->
OutMö
)

49 
v
->
Out
 = v->
OutMö
;

51 
v
->
Out
 = v->
OutPªS©
;

54 
v
->
S©Eº
 = v->
Out
 - v->
OutPªS©
;

57 
v
->
Up1
 = v->
Up
;

60 
v
->
UnsOut
 = (
uöt16_t
)(v->
Out
 * v->
KåPWM
);

61 
	}
}

	@App/Velocity_Reg.h

2 
	~<°döt.h
>

3 
	~<Drive_∑øm.h
>

7 
	mW_ªf
;

8 
uöt16_t
 
	mW_fb
;

9 
	mKåW
;

10 
	mEº
;

11 
	mKp
;

12 
	mUp
;

13 
	mUi
;

14 
	mUd
;

15 
	mOutPªS©
;

16 
	mOutMax
;

17 
	mOutMö
;

18 
	mOut
;

19 
	mS©Eº
;

20 
	mKi
;

21 
	mKc
;

22 
	mKd
;

23 
	mUp1
;

24 
	mKåPWM
;

25 
uöt16_t
 
	mUnsOut
;

26 }
	tVñocôy_Reg_Def
;

28 
Së_∑øm_vñ_ªg
(
Vñocôy_Reg_Def
 *
v
);

29 
CÆc_vñ_ªg
(
Vñocôy_Reg_Def
 *
Cuº_ªg
);

	@App/Voltage_protection.c

3 
	~<Vﬁège_¥Ÿe˘i⁄.h
>

6 
	gUnom
 = 
U_NOM
;

8 
boﬁ
 
	$Check_Vﬁège
(
uöt16_t
 
U
)

10 
boﬁ
 
Æ¨m
 = 
åue
;

11 
fU
;

13 
fU
 = ()
U
 * 
KTR_UIN
;

14 i‡((
fU
 > 
U_MAX
Ë|| (fU < 
U_MIN
))

15 
Æ¨m
 = 
Ál£
;

17  
Æ¨m
;

18 
	}
}

20 
uöt16_t
 
	$C‹ª˘_Uö
(
uöt16_t
 
Uö
, uöt16_à
Out
)

22 
k_Uö
 = 1.0;

24 
k_Uö
 = 
Unom
 / (()
Uö
 * 
KTR_UIN
);

26  (
uöt16_t
)(()
Out
 * 
k_Uö
);

27 
	}
}

	@App/Voltage_protection.h

2 
	~<°döt.h
>

3 
	~<Drive_∑øm.h
>

4 
	~<°dboﬁ.h
>

6 
boﬁ
 
Check_Vﬁège
(
uöt16_t
 
U
);

7 
uöt16_t
 
C‹ª˘_Uö
(uöt16_à
Uö
, uöt16_à
Out
);

	@App/WriteAccTab.c

3 
	~<°m32f10x.h
>

4 
	~<FªeRTOS.h
>

5 
	~<èsk.h
>

6 
	~<°dio.h
>

7 
	~<°rög.h
>

8 
	~<Adc.h
>

9 
	~<utû.h
>

10 
	~<Gí_evít_comm.h
>

11 
	~<°dboﬁ.h
>

13 
uöt16_t
 
N_fuŒ
[
SIZE_ACC_TAB
];

14 
uöt16_t
 
DñèT
[
SIZE_ACC_TAB
];

16 
boﬁ
 
Êash_upd©e
;

18 
uöt16_t
 
	gödex_èb
 = 0;

19 
uöt8_t
 
WrôeAccTab
(uöt8_à*
buf
);

21 
uöt8_t
 
	$WrôeAccTab
(
uöt8_t
 *
buf
)

23 
uöt16_t
 
ödex_èb_wrôe
 = 0;

24 
uöt16_t
 
i
, 
˙t_wrôe
;

26 
˙t_wrôe
 = *(
buf
 + 1);

27 i‡(
˙t_wrôe
 < 
SIZE_ACC_TAB
 * 2)

29 
i
 = 1; i < 
˙t_wrôe
 + 1; i++)

31 i‡(
ödex_èb_wrôe
 < 
SIZE_ACC_TAB
)

32 
N_fuŒ
[
ödex_èb_wrôe
++] = 
	`GëUöt16
(
buf
 + 2*
i
);

33 i‡((
ödex_èb_wrôe
 >
SIZE_ACC_TAB
) && (index_tab_write < SIZE_ACC_TAB * 2))

34 
DñèT
[(
ödex_èb_wrôe
++Ë- 
SIZE_ACC_TAB
] = 
	`GëUöt16
(
buf
 + 2*
i
);

36 
ödex_èb_wrôe
 = index_tab_write;

38 i‡(
ödex_èb_wrôe
 >
SIZE_ACC_TAB
 * 2)

40 
Êash_upd©e
 = 
åue
;

41 
ödex_èb_wrôe
 = 0;

46 
i
 = 2;

48  
i
;

49 
	}
}

	@App/comm.c

3 
	~<°m32f10x.h
>

4 
	~<FªeRTOS.h
>

5 
	~<èsk.h
>

6 
	~<°dio.h
>

7 
	~<°rög.h
>

8 
	~<rs485.h
>

9 
	~<°dboﬁ.h
>

11 
	#BUFSIZE_REC
 0xFE

	)

12 
	#BUFSIZE
 0xFE

	)

14 
uöt8_t
 
	gbuf_å
[
BUFSIZE_REC
];

16 
	g¶ave_addr
 = 
SLAVE_ADDR_RS485
;

18 
uöt8_t
 
Comm_Comm™d
(uöt8_à*
buf
);

19 
uöt8_t
 
Ród_BackEMF
(uöt8_à*
buf
);

20 
uöt8_t
 
C⁄åﬁ_vñocôyRS
(uöt8_à*
buf
);

21 
uöt8_t
 
C⁄åﬁ_ON_OFF
(uöt8_à*
buf
);

22 
uöt8_t
 
Së_∑øm
(uöt8_à*
buf
);

23 
uöt8_t
 
Ród_∑øm
(uöt8_à*
buf
);

24 
uöt8_t
 
Ród_R1R2R3
(uöt8_à*
buf
);

25 
uöt8_t
 
RódAccTab
(uöt8_à*
buf
);

26 
uöt8_t
 
WrôeAccTab
(uöt8_à*
buf
);

27 
uöt8_t
 
Req_Ród_DeÁu…P¨am
(uöt8_à*
buf
);

28 
uöt8_t
 
Së_Req_Wrôe_P¨am
(uöt8_à*
buf
);

30 
	sèg_PACKET_HANDLER
 {

31 
uöt8_t
 
	mid
;

32 
uöt8_t
 (*
func
)(uöt8_à*
	mbuf
);

33 } 
	tPACKET_HANDLER
;

37 c⁄° 
PACKET_HANDLER
 
	gh™dÀrTabÀ
[] = {

38 {0x02, 
Comm_Comm™d
}

39 ,{0x04, 
Ród_BackEMF
}

40 ,{0x06, 
C⁄åﬁ_ON_OFF
}

41 ,{0x08, 
Ród_R1R2R3
}

42 ,{0x10, 
RódAccTab
}

43 ,{0x12, 
C⁄åﬁ_vñocôyRS
}

44 ,{0x14, 
WrôeAccTab
}

45 ,{0x16, 
Req_Ród_DeÁu…P¨am
}

46 ,{0x18, 
Së_Req_Wrôe_P¨am
}

47 ,{0x30, 
Ród_∑øm
}

48 ,{0x32, 
Së_∑øm
}

49 ,{0xFF, 
NULL
}

52 
uöt8_t
 
Crc8
(uöt8_à*
pcBlock
, uöt8_à
Àn
);

53 
boﬁ
 
P¨£Packë
(
uöt8_t
 *
buf
);

55 
	$Comm_Task
(*
∑øm
)

57 
uöt8_t
 
buf_ªc
[
BUFSIZE
], 
i
;

58 
uöt16_t
 
˙t
 = 0;

60 
uöt16_t
 
d©asize
 = 0;

63 
	`InôRS
(
USART1
, 115200, 
e8N1
, 100);

67 i‡(
	`Ród
(
buf_ªc
 + 
d©asize
, 1) == 1)

69 ++
d©asize
;

71 i‡(
d©asize
 == 1)

73 i‡(
buf_ªc
[0] =(
uöt8_t
)
¶ave_addr
)

75 
buf_ªc
[1] = 
BUFSIZE
;

76 
	`mem£t
(
buf_ªc
 + 2, 0, 
BUFSIZE
 - 2);

79 
d©asize
 = 0;

81 i‡(
d©asize
 == 2)

83 
d©asize
 = datasize;

85 i‡(
d©asize
 == 3)

87 i‡((
buf_ªc
[2] > 
BUFSIZE
) || (buf_rec[2] < 4))

90 
d©asize
 = 0;

93 i‡(
d©asize
 >
buf_ªc
[2])

95 
uöt16_t
 
n
 = 
buf_ªc
[2] - 1;

98 i‡(
	`Crc8
(
buf_ªc
, 
n
) == buf_rec[n])

101 
	`mem˝y
(
buf_å
, 
buf_ªc
, buf_rec[2]);

102 i‡(
	`P¨£Packë
(
buf_å
))

103 
	`Wrôe
(
USART1
, 
buf_å
, buf_tr[2]);

106 
d©asize
 = 0;

111 
i
 = 0; i < 1; i++)

112 
buf_å
[
i
] = 
˙t
++;

113 
	`Wrôe
(
USART1
, 
buf_å
, 1);

115 
d©asize
 = 0;

122 
	`Purge
();

123 
d©asize
 = 0;

126 
	`èskYIELD
();

128 
	}
}

139 
uöt8_t
 
	$Crc8
(
uöt8_t
 *
pcBlock
, uöt8_à
Àn
)

141 
¸c
 = 0xFF;

142 
i
;

144 
Àn
--)

146 
¸c
 ^*
pcBlock
++;

148 
i
 = 0; i < 8; ++i)

149 
¸c
 = (crc & 0x80) ? (crc << 1) ^ 0x31 : (crc << 1);

152  
¸c
 & 0xFF;

153 
	}
}

156 
boﬁ
 
	$P¨£Packë
(
uöt8_t
 *
buf
)

158 
uöt8_t
 
Àn
 = 0;

159 
uöt8_t
 
i
 = 0;

161 (
h™dÀrTabÀ
[
i
].
id
 !
buf
[1]Ë&& (h™dÀrTabÀ[i].
func
 !
NULL
))

162 ++
i
;

164 i‡(
h™dÀrTabÀ
[
i
].
func
 =
NULL
)

165  
FALSE
;

167 
Àn
 = 
h™dÀrTabÀ
[
i
].
	`func
(
buf
 + 2);

169 
buf
[0] = (
uöt8_t
)
¶ave_addr
;

170 
buf
[1]++;

171 
buf
[2] = 
Àn
 + 4;

172 
buf
[
Àn
 + 3] = 
	`Crc8
(buf,Üen + 3);

174  
TRUE
;

175 
	}
}

	@App/main.c

3 
	~<°m32f10x.h
>

4 
	~<°döt.h
>

5 
	~<FªeRTOS.h
>

6 
	~<èsk.h
>

7 
	~<°dio.h
>

9 
InôClock
();

10 
InôGPIO
();

11 
InôNVIC
();

13 
C⁄åﬁEC_Task
(*
∑øm
);

14 
Comm_Task
(*
∑øm
);

16 
	$maö
()

18 
	`Sy°emInô
();

19 
	`InôClock
();

20 
	`InôNVIC
();

21 
	`InôGPIO
();

24 
	`xTaskCª©e
(
C⁄åﬁEC_Task
, "C⁄åﬁEC_Task", 
c⁄figMINIMAL_STACK_SIZE
, 
NULL
, 
tskIDLE_PRIORITY
, NULL);

25 
	`xTaskCª©e
(
Comm_Task
, "Comm_Task", 
c⁄figMINIMAL_STACK_SIZE
, 
NULL
, 
tskIDLE_PRIORITY
, NULL);

26 #i‚de‡
NDEBUG


29 
	`vTaskSèπScheduÀr
();

32 
	}
}

36 
	$InôClock
()

38 
	`TIM_DeInô
(
TIM1
);

41 
	`RCC_AHBPîùhClockCmd
(

42 
RCC_AHBPîùh_DMA1


43 , 
ENABLE
);

46 
	`RCC_APB1PîùhClockCmd
(

47 
RCC_APB1Pîùh_TIM3
 | 
RCC_APB1Pîùh_TIM2


48 , 
ENABLE
);

51 
	`RCC_APB2PîùhClockCmd
(

52 
RCC_APB2Pîùh_GPIOA
 | 
RCC_APB2Pîùh_GPIOB
 |
RCC_APB2Pîùh_GPIOC


53 | 
RCC_APB2Pîùh_GPIOD
 | 
RCC_APB2Pîùh_GPIOE
 | 
RCC_APB2Pîùh_AFIO


54 | 
RCC_APB2Pîùh_USART1
 | 
RCC_APB2Pîùh_SPI1
 | 
RCC_APB2Pîùh_TIM1


55 | 
RCC_APB2Pîùh_ADC1
 | 
RCC_APB2Pîùh_ADC2


56 , 
ENABLE
);

57 
	}
}

61 
	$InôGPIO
()

63 
	sèg_GpioCfg


65 
GPIO_Ty≥Def
 *
p‹t
;

66 
uöt16_t
 
pö
;

67 
GPIOS≥ed_Ty≥Def
 
•ìd
;

68 
GPIOMode_Ty≥Def
 
mode
;

70 
	tGpioCfg
;

72 
GpioCfg
 
cfg
[] =

74 {
GPIOB
, 
GPIO_Pö_5
, 
GPIO_S≥ed_50MHz
, 
GPIO_Mode_Out_PP
}

75 , {
GPIOB
, 
GPIO_Pö_4
, 
GPIO_S≥ed_50MHz
, 
GPIO_Mode_Out_PP
}

77 , {
GPIOB
, 
GPIO_Pö_6
, 
GPIO_S≥ed_50MHz
, 
GPIO_Mode_AF_PP
}

78 , {
GPIOB
, 
GPIO_Pö_7
, 
GPIO_S≥ed_50MHz
, 
GPIO_Mode_IN_FLOATING
}

80 , {
GPIOA
, 
GPIO_Pö_8
, 
GPIO_S≥ed_50MHz
, 
GPIO_Mode_AF_PP
 }

81 , {
GPIOA
, 
GPIO_Pö_9
, 
GPIO_S≥ed_50MHz
, 
GPIO_Mode_AF_PP
 }

82 , {
GPIOA
, 
GPIO_Pö_10
, 
GPIO_S≥ed_50MHz
, 
GPIO_Mode_AF_PP
 }

84 , {
GPIOB
, 
GPIO_Pö_15
, 
GPIO_S≥ed_50MHz
, 
GPIO_Mode_Out_PP
}

85 , {
GPIOB
, 
GPIO_Pö_14
, 
GPIO_S≥ed_50MHz
, 
GPIO_Mode_Out_PP
}

86 , {
GPIOB
, 
GPIO_Pö_13
, 
GPIO_S≥ed_50MHz
, 
GPIO_Mode_Out_PP
}

88 , {
GPIOA
, 
GPIO_Pö_0
, 
GPIO_S≥ed_50MHz
, 
GPIO_Mode_AIN
}

89 , {
GPIOA
, 
GPIO_Pö_1
, 
GPIO_S≥ed_50MHz
, 
GPIO_Mode_AIN
}

90 , {
GPIOA
, 
GPIO_Pö_2
, 
GPIO_S≥ed_50MHz
, 
GPIO_Mode_AIN
}

91 , {
GPIOA
, 
GPIO_Pö_3
, 
GPIO_S≥ed_50MHz
, 
GPIO_Mode_AIN
}

92 , {
GPIOB
, 
GPIO_Pö_0
, 
GPIO_S≥ed_50MHz
, 
GPIO_Mode_AIN
}

94 , {
GPIOA
, 
GPIO_Pö_7
, 
GPIO_S≥ed_50MHz
, 
GPIO_Mode_IN_FLOATING
}

95 , {
GPIOB
, 
GPIO_Pö_3
, 
GPIO_S≥ed_50MHz
, 
GPIO_Mode_IPU
}

97 , {
GPIOA
, 
GPIO_Pö_11
, 
GPIO_S≥ed_50MHz
, 
GPIO_Mode_AF_PP
}

98 , {
GPIOA
, 
GPIO_Pö_12
, 
GPIO_S≥ed_50MHz
, 
GPIO_Mode_AF_PP
}

101 
	`GPIO_DeInô
(
GPIOA
);

102 
	`GPIO_DeInô
(
GPIOB
);

103 
	`GPIO_DeInô
(
GPIOC
);

104 
	`GPIO_DeInô
(
GPIOD
);

106 
i
 = 0; i < (
cfg
) / (cfg[0]); ++i)

108 
GPIO_InôTy≥Def
 
gpio
 = {
cfg
[
i
].
pö
, cfg[i].
•ìd
, cfg[i].
mode
};

109 
	`GPIO_Inô
(
cfg
[
i
].
p‹t
, &
gpio
);

113 
	`GPIO_PöRem≠C⁄fig
(
GPIO_Rem≠_USART1
, 
ENABLE
);

116 
	`GPIO_PöRem≠C⁄fig
(
GPIO_P¨tülRem≠_TIM1
, 
ENABLE
);

117 
	}
}

121 
	$InôNVIC
()

123 
NVIC_InôTy≥Def
 
NVIC_InôSåu˘uª
;

125 
	`NVIC_Pri‹ôyGroupC⁄fig
(
NVIC_Pri‹ôyGroup_4
);

128 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
TIM1_UP_IRQn
;

129 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 0;

130 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lSubPri‹ôy
 = 0;

131 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

132 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

135 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
TIM2_IRQn
;

136 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 1;

137 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lSubPri‹ôy
 = 0;

138 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

139 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

142 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
TIM3_IRQn
;

143 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 1;

144 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lSubPri‹ôy
 = 0;

145 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

146 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

147 
	}
}

150 #ifde‡ 
USE_FULL_ASSERT


151 
	$as£π_Áûed
(
uöt8_t
* 
ex¥
, uöt8_t* 
fûe
, 
uöt32_t
 
löe
)

153 
uöt16_t
 
a
 = 0;

158 
a
++;

160 
	}
}

	@App/params.c

2 
	~<°m32f10x.h
>

3 
	~<°dboﬁ.h
>

4 
	~<Vñocôy_Reg.h
>

5 
	~<utû.h
>

6 
	~<Gí_evít_comm.h
>

7 
	~<rs485.h
>

10 #¥agm®
£˘i⁄
 = "ParamData"

12 c⁄° 
	gMyV¨übÀ
[0x80] @ "ParamData";

20 #¥agm®
£˘i⁄
 = "AccelerateData"

21 c⁄° 
uöt16_t
 
	gAc˚ÀøãTab
[0x100] @ "AccelerateData";

23 
uöt16_t
 
N_fuŒ
[
SIZE_ACC_TAB
];

24 
uöt16_t
 
DñèT
[
SIZE_ACC_TAB
];

26 
uöt16_t
 
	gN_fuŒ_deÁu…
[
SIZE_ACC_TAB
];

27 
uöt16_t
 
	gDñèT_deÁu…
[
SIZE_ACC_TAB
];

29 
uöt16_t
 
¥e_commuèti⁄
;

30 
uöt16_t
 
	g¥e_commuèti⁄_def
;

31 
Vñocôy_Reg_Def
 
Vñ_ªg
;

32 
uöt16_t
 
limô_dec_f_f‹˚_comm
;

33 
uöt16_t
 
	glimô_dec_f_f‹˚_comm_def
;

34 
cuºít_¥Ÿe˘i⁄
;

35 
	gcuºít_¥Ÿe˘i⁄_def
;

36 
uöt16_t
 
Àvñ_pwm_°¨t
;

37 
uöt16_t
 
	gÀvñ_pwm_°¨t_def
;

38 
uöt16_t
 
˙t_⁄_ªg_•ìd
;

39 
uöt16_t
 
	g˙t_⁄_ªg_•ìd_def
;

40 
uöt16_t
 
Àvñ_c‹ª˘_•ìd
;

41 
uöt16_t
 
	gÀvñ_c‹ª˘_•ìd_def
;

42 
°ï_add_vñocôy
;

43 
	g°ï_add_vñocôy_def
;

44 
°ï_dec_vñocôy
;

45 
	g°ï_dec_vñocôy_def
;

46 
uöt16_t
 
Àvñ_dëe˘_°›
;

47 
uöt16_t
 
	gÀvñ_dëe˘_°›_def
;

48 
uöt16_t
 
¥e_commuèti⁄
;

49 
uöt16_t
 
	g¥e_commuèti⁄_def
;

50 
uöt32_t
 
add_f‹˚_time
;

51 
uöt32_t
 
	gadd_f‹˚_time_def
;

52 
öt16_t
 
add_Uö
;

53 
öt16_t
 
	gadd_Uö_def
;

54 
uöt16_t
 
limô_dec_f_f‹˚_comm
;

55 
uöt16_t
 
	glimô_dec_f_f‹˚_comm_def
;

56 
uöt16_t
 
°ï_dec_f_f‹˚_comm
;

57 
uöt16_t
 
	g°ï_dec_f_f‹˚_comm_def
;

58 
uöt16_t
 
Àvñ_⁄_„edback
;

59 
uöt16_t
 
	gÀvñ_⁄_„edback_def
;

60 
uöt16_t
 
Àvñ_∑u£_dëe˘_ZC
;

61 
uöt16_t
 
	gÀvñ_∑u£_dëe˘_ZC_def
;

62 
uöt16_t
 
n_∑ú_pﬁus
;

63 
uöt16_t
 
	gn_∑ú_pﬁus_def
;

64 
uöt16_t
 
drive_mode
;

65 
uöt16_t
 
	gdrive_mode_def
;

66 
Unom
;

67 
	gUnom_def
;

68 
cuºít_¥Ÿe˘_avg
;

69 
	gcuºít_¥Ÿe˘_avg_def
;

70 
¶ave_addr
;

71 
	g¶ave_addr_def
;

73 *
AddrP¨am
();

74 
	gcheck
 = 0;

75 *
	gAddr_Êash
;

78 íum {
	mFAILED
 = 0, 
	mPASSED
 = !
FAILED
} 
	tTe°Sètus
;

82 #ifde‡
STM32F10X_LD


83 
	#FLASH_PAGE_SIZE
 ((
uöt16_t
)0x400)

	)

84 #ñi‡
deföed
 
STM32F10X_MD


85 
	#FLASH_PAGE_SIZE
 ((
uöt16_t
)0x400)

	)

86 #ñi‡
deföed
 
STM32F10X_HD


87 
	#FLASH_PAGE_SIZE
 ((
uöt16_t
)0x800)

	)

88 #ñi‡
deföed
 
STM32F10X_CL


89 
	#FLASH_PAGE_SIZE
 ((
uöt16_t
)0x800)

	)

92 
	#START_ADDR
 ((
uöt32_t
)0x08007C00)

	)

93 
	#END_ADDR
 ((
uöt32_t
)0x08008000)

	)

95 
	#START_ADDR_PAGE1
 ((
uöt32_t
)0x08007C00)

	)

96 
	#END_ADDR_PAGE1
 ((
uöt32_t
)0x08008000)

	)

102 
uöt32_t
 
	gEø£Cou¡î
 = 0x00, 
	gAddªss
 = 0x00;

103 
uöt32_t
 
	gD©a
;

104 
__IO
 
uöt32_t
 
	gNbrOfPage
 = 0x00;

105 vﬁ©ûê
FLASH_Sètus
 
	gFLASHSètus
;

106 vﬁ©ûê
Te°Sètus
 
	gMem‹yProgømSètus
;

108 
boﬁ
 
	gÊash_upd©e
 = 
Ál£
;

110 *
AddrP¨am
();

111 *
AddrAc˚øãD©a
();

112 
boﬁ
 
wrôe_Êash_∑øms
();

113 
boﬁ
 
Ród_Êash_∑øms
();

114 
Ród_Êash_deÁu…_∑øms
();

115 
Së_def_∑øms
();

116 
wrôe_Êash_Êﬂt
(
D©a
);

117 
wrôe_Êash_uöt16
(
uöt16_t
 
d©a
);

119 
uöt8_t
 
Req_Ród_DeÁu…P¨am
(uöt8_à*
buf
);

120 
uöt8_t
 
Së_Req_Wrôe_P¨am
(uöt8_à*
buf
);

122 *
	$AddrP¨am
()

125  
	`__£˘i⁄_begö
("ParamData");

126 
	}
}

128 *
	$AddrAc˚øãD©a
()

131  
	`__£˘i⁄_begö
("AccelerateData");

132 
	}
}

134 
	$wrôe_Êash_Êﬂt
(
D©a
)

136 
U_Êﬂt
 
ãmp_f
;

137 
Uöt32
 
ãmp_d©a
;

139 
ãmp_f
.
Fl_vÆ
 = 
D©a
;

140 
ãmp_d©a
.
U8_vÆ
[0] = 
ãmp_f
.U8_val[0];

141 
ãmp_d©a
.
U8_vÆ
[1] = 
ãmp_f
.U8_val[1];

142 
ãmp_d©a
.
U8_vÆ
[2] = 
ãmp_f
.U8_val[2];

143 
ãmp_d©a
.
U8_vÆ
[3] = 
ãmp_f
.U8_val[3];

144 
FLASHSètus
 = 
	`FLASH_ProgømW‹d
(
Addªss
, 
ãmp_d©a
.
Uöt_vÆ
);

145 
Addªss
 += 4;

147 
	}
}

149 
	$wrôe_Êash_uöt16
(
uöt16_t
 
d©a
)

151 
FLASHSètus
 = 
	`FLASH_ProgømHÆfW‹d
(
Addªss
, 
d©a
);

152 
Addªss
 += 2;

153 
	}
}

155 
boﬁ
 
	$wrôe_Êash_∑øms
()

157 
uöt16_t
 
i
;

158 
FLASHSètus
 = 
FLASH_COMPLETE
;

159 
Mem‹yProgømSètus
 = 
PASSED
;

162 
	`FLASH_U∆ock
();

165 
NbrOfPage
 = (
END_ADDR_PAGE1
 - 
START_ADDR_PAGE1
Ë/ 
FLASH_PAGE_SIZE
;

168 
	`FLASH_CÀ¨Fœg
(
FLASH_FLAG_BSY
 | 
FLASH_FLAG_EOP
 | 
FLASH_FLAG_PGERR
 | 
FLASH_FLAG_WRPRTERR
);

171 
Eø£Cou¡î
 = 0; (Eø£Cou¡î < 
NbrOfPage
Ë&& (
FLASHSètus
 =
FLASH_COMPLETE
); EraseCounter++)

173 
FLASHSètus
 = 
	`FLASH_Eø£Page
(
START_ADDR_PAGE1
 + (
FLASH_PAGE_SIZE
 * 
Eø£Cou¡î
));

177 
Addªss
 = (
uöt32_t
)
	`AddrP¨am
();

179 
	`wrôe_Êash_Êﬂt
(()
¥e_commuèti⁄
);

180 
	`wrôe_Êash_Êﬂt
(
Vñ_ªg
.
Kp
);

181 
	`wrôe_Êash_Êﬂt
(
Vñ_ªg
.
Ki
);

182 
	`wrôe_Êash_Êﬂt
(
Vñ_ªg
.
Kd
);

183 
	`wrôe_Êash_Êﬂt
(
cuºít_¥Ÿe˘i⁄
);

184 
	`wrôe_Êash_Êﬂt
(()
Àvñ_pwm_°¨t
);

185 
	`wrôe_Êash_Êﬂt
(()
˙t_⁄_ªg_•ìd
);

186 
	`wrôe_Êash_Êﬂt
(()
Àvñ_c‹ª˘_•ìd
);

187 
	`wrôe_Êash_Êﬂt
(
°ï_add_vñocôy
);

188 
	`wrôe_Êash_Êﬂt
(
°ï_dec_vñocôy
);

189 
	`wrôe_Êash_Êﬂt
(()
Àvñ_dëe˘_°›
);

190 
	`wrôe_Êash_Êﬂt
(()
add_f‹˚_time
);

191 
	`wrôe_Êash_Êﬂt
(()
add_Uö
);

192 
	`wrôe_Êash_Êﬂt
(()
limô_dec_f_f‹˚_comm
);

193 
	`wrôe_Êash_Êﬂt
(()
°ï_dec_f_f‹˚_comm
);

194 
	`wrôe_Êash_Êﬂt
(()
Àvñ_⁄_„edback
);

195 
	`wrôe_Êash_Êﬂt
(()
Àvñ_∑u£_dëe˘_ZC
);

196 
	`wrôe_Êash_Êﬂt
(()
n_∑ú_pﬁus
);

197 
	`wrôe_Êash_Êﬂt
(()
drive_mode
);

198 
	`wrôe_Êash_Êﬂt
(
Unom
);

199 
	`wrôe_Êash_Êﬂt
(
cuºít_¥Ÿe˘_avg
);

200 
	`wrôe_Êash_Êﬂt
(
¶ave_addr
);

202 
	`wrôe_Êash_Êﬂt
(()1);

204 
Addªss
 = (
uöt32_t
)
	`AddrAc˚øãD©a
();

206 
i
 = 0; i < (
N_fuŒ
)/(N_full[0]); i++)

207 
	`wrôe_Êash_uöt16
(
N_fuŒ
[
i
]);

209 
i
 = 0; i < (
DñèT
)/(DeltaT[0]); i++)

210 
	`wrôe_Êash_uöt16
(
DñèT
[
i
]);

212  
Ál£
;

213 
	}
}

215 
boﬁ
 
	$Ród_Êash_∑øms
()

217 
uöt16_t
 
i
;

219 i‡(
MyV¨übÀ
[22] == 0)

221 
	`Ród_Êash_deÁu…_∑øms
();

222  
åue
;

224 i‡(
MyV¨übÀ
[22] == 1)

226 
¥e_commuèti⁄
 = (
uöt16_t
)
MyV¨übÀ
[0];

227 
Vñ_ªg
.
Kp
 = 
MyV¨übÀ
[1];

228 
Vñ_ªg
.
Ki
 = 
MyV¨übÀ
[2];

229 
Vñ_ªg
.
Kd
 = 
MyV¨übÀ
[3];

230 
cuºít_¥Ÿe˘i⁄
 = 
MyV¨übÀ
[4];

231 
Àvñ_pwm_°¨t
 = (
uöt16_t
)
MyV¨übÀ
[5];

232 
˙t_⁄_ªg_•ìd
 = (
uöt16_t
)
MyV¨übÀ
[6];

233 
Àvñ_c‹ª˘_•ìd
 = (
uöt16_t
)
MyV¨übÀ
[7];

234 
°ï_add_vñocôy
 = 
MyV¨übÀ
[8];

235 
°ï_dec_vñocôy
 = 
MyV¨übÀ
[9];

236 
Àvñ_dëe˘_°›
 = (
uöt16_t
)
MyV¨übÀ
[10];

237 
add_f‹˚_time
 = (
uöt32_t
)
MyV¨übÀ
[11];

238 
add_Uö
 = (
öt16_t
)
MyV¨übÀ
[12];

239 
limô_dec_f_f‹˚_comm
 = (
uöt16_t
)
MyV¨übÀ
[13];

240 
°ï_dec_f_f‹˚_comm
 = (
uöt16_t
)
MyV¨übÀ
[14];

241 
Àvñ_⁄_„edback
 = (
uöt16_t
)
MyV¨übÀ
[15];

242 
Àvñ_∑u£_dëe˘_ZC
 = (
uöt16_t
)
MyV¨übÀ
[16];

243 
n_∑ú_pﬁus
 = (
uöt16_t
)
MyV¨übÀ
[17];

244 
drive_mode
 = (
uöt16_t
)
MyV¨übÀ
[18];

245 
Unom
 = 
MyV¨übÀ
[19];

246 
cuºít_¥Ÿe˘_avg
 = 
MyV¨übÀ
[20];

247 
¶ave_addr
 = 
MyV¨übÀ
[21];

249 
i
 = 0; i < (
N_fuŒ
)/(N_full[0]); i++)

250 
N_fuŒ
[
i
] = 
Ac˚ÀøãTab
[i];

252 
i
 = 0; i < (
DñèT
)/(DeltaT[0]); i++)

253 
DñèT
[
i
] = 
Ac˚ÀøãTab
[ò+ (
N_fuŒ
)/(N_full[0])];

255  
Ál£
;

259  
Ál£
;

261 
	}
}

263 
	$Ród_Êash_deÁu…_∑øms
()

265 
uöt16_t
 
i
;

267 
¥e_commuèti⁄
 = 
¥e_commuèti⁄_def
;

268 
Vñ_ªg
.
Kp
 = 1.0;

269 
Vñ_ªg
.
Ki
 = 0.005;

270 
Vñ_ªg
.
Kd
 = 0.0;

271 
cuºít_¥Ÿe˘i⁄
 = 
cuºít_¥Ÿe˘i⁄_def
;

272 
Àvñ_pwm_°¨t
 = 
Àvñ_pwm_°¨t_def
;

273 
˙t_⁄_ªg_•ìd
 = 
˙t_⁄_ªg_•ìd_def
;

274 
Àvñ_c‹ª˘_•ìd
 = 
Àvñ_c‹ª˘_•ìd_def
;

275 
°ï_add_vñocôy
 = 
°ï_add_vñocôy_def
;

276 
°ï_dec_vñocôy
 = 
°ï_dec_vñocôy_def
;

277 
Àvñ_dëe˘_°›
 = 
Àvñ_dëe˘_°›_def
;

278 
add_f‹˚_time
 = 
add_f‹˚_time_def
;

279 
add_Uö
 = 
add_Uö_def
;

280 
limô_dec_f_f‹˚_comm
 = 
limô_dec_f_f‹˚_comm_def
;

281 
°ï_dec_f_f‹˚_comm
 = 
°ï_dec_f_f‹˚_comm_def
;

282 
Àvñ_⁄_„edback
 = 
Àvñ_⁄_„edback_def
;

283 
Àvñ_∑u£_dëe˘_ZC
 = 
Àvñ_∑u£_dëe˘_ZC_def
;

284 
n_∑ú_pﬁus
 = 
n_∑ú_pﬁus_def
;

285 
drive_mode
 = 
drive_mode_def
;

286 
Unom
 = 
Unom_def
;

287 
cuºít_¥Ÿe˘_avg
 = 
cuºít_¥Ÿe˘_avg_def
;

288 
¶ave_addr
 = 
¶ave_addr_def
;

290 
i
 = 0; i < (
N_fuŒ
)/(N_full[0]); i++)

291 
N_fuŒ
[
i
] = 
N_fuŒ_deÁu…
[i];

293 
i
 = 0; i < (
DñèT
)/(DeltaT[0]); i++)

294 
DñèT
[
i
] = 
DñèT_deÁu…
[i];

295 
	}
}

297 
	$Së_def_∑øms
()

299 
uöt16_t
 
i
;

301 
¥e_commuèti⁄_def
 = 
¥e_commuèti⁄
;

302 
cuºít_¥Ÿe˘i⁄_def
 = 
cuºít_¥Ÿe˘i⁄
;

303 
Àvñ_pwm_°¨t_def
 = 
Àvñ_pwm_°¨t
;

304 
˙t_⁄_ªg_•ìd_def
 = 
˙t_⁄_ªg_•ìd
;

305 
Àvñ_c‹ª˘_•ìd_def
 = 
Àvñ_c‹ª˘_•ìd
;

306 
°ï_add_vñocôy_def
 = 
°ï_add_vñocôy
;

307 
°ï_dec_vñocôy_def
 = 
°ï_dec_vñocôy
;

308 
Àvñ_dëe˘_°›_def
 = 
Àvñ_dëe˘_°›
;

309 
add_f‹˚_time_def
 = 
add_f‹˚_time
;

310 
add_Uö_def
 = 
add_Uö
;

311 
limô_dec_f_f‹˚_comm_def
 = 
limô_dec_f_f‹˚_comm
;

312 
°ï_dec_f_f‹˚_comm_def
 = 
°ï_dec_f_f‹˚_comm
;

313 
Àvñ_⁄_„edback_def
 = 
Àvñ_⁄_„edback
;

314 
Àvñ_∑u£_dëe˘_ZC_def
 = 
Àvñ_∑u£_dëe˘_ZC
;

315 
n_∑ú_pﬁus_def
 = 
n_∑ú_pﬁus
;

316 
drive_mode_def
 = 
drive_mode
;

317 
Unom_def
 = 
Unom
;

318 
cuºít_¥Ÿe˘_avg_def
 = 
cuºít_¥Ÿe˘_avg
;

319 
¶ave_addr_def
 = 
¶ave_addr
;

321 
i
 = 0; i < (
N_fuŒ
)/(N_full[0]); i++)

322 
N_fuŒ_deÁu…
[
i
] = 
N_fuŒ
[i];

324 
i
 = 0; i < (
DñèT
)/(DeltaT[0]); i++)

325 
DñèT_deÁu…
[
i
] = 
DñèT
[i];

326 
	}
}

328 
uöt8_t
 
	$Req_Ród_DeÁu…P¨am
(
uöt8_t
 *
buf
)

330 
	`Ród_Êash_deÁu…_∑øms
();

332 
	}
}

334 
uöt8_t
 
	$Së_Req_Wrôe_P¨am
(
uöt8_t
 *
buf
)

336 
Êash_upd©e
 = 
åue
;

338 
	}
}

	@App/rs485.c

3 
	~<rs485.h
>

5 c⁄° 
uöt16_t
 
	gRxQueueSize
 = 16;

6 
xQueueH™dÀ
 
	grxQueue_
;

7 
uöt16_t
 
	gtimeOut_
 = 100;

8 
uöt8_t
 
	gå™s„r
 = 0;

10 
	$InôRS
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
baudR©e
, 
F‹m©
 
f‹m©
, 
uöt16_t
 
timeOut
)

12 
timeOut_
 = 
timeOut
;

14 
	`USART_DeInô
(
USARTx
);

16 
USART_InôTy≥Def
 
öô
 = {0};

17 
öô
.
USART_BaudR©e
 = 
baudR©e
;

18 
öô
.
USART_W‹dLígth
 = 
	`GëW‹dLígth
(
f‹m©
);

19 
öô
.
USART_St›Bôs
 = 
	`GëSt›Bôs
(
f‹m©
);

20 
öô
.
USART_P¨ôy
 = 
	`GëP¨ôy
(
f‹m©
);

21 
öô
.
USART_Mode
 = 
USART_Mode_Tx
 | 
USART_Mode_Rx
;

22 
öô
.
USART_H¨dw¨eFlowC⁄åﬁ
 = 
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
;

24 
	`USART_Inô
(
USARTx
, &
öô
);

26 
rxQueue_
 = 
	`xQueueCª©e
(
RxQueueSize
, (
uöt8_t
));

28 
	`E«bÀIRQCh™√l
(
USARTx
);

30 
	`USART_ITC⁄fig
(
USARTx
, 
USART_IT_RXNE
, 
ENABLE
);

32 
	`USART_Cmd
(
USARTx
, 
ENABLE
);

33 
	}
}

35 
	$AssignTxE«bÀPö
(
GPIO_Ty≥Def
 *
txE«bÀP‹t
, 
uöt16_t
 
txE«bÀPö
)

37 
uöt16_t
 
txE«bÀPö_
 = 
txE«bÀPö
;

38 
GPIO_Ty≥Def
 *
txE«bÀP‹t_
 = 
txE«bÀP‹t
;

40 
	`GPIO_WrôeBô
(
txE«bÀP‹t_
, 
txE«bÀPö_
, 
Bô_RESET
);

41 
	}
}

43 
uöt16_t
 
	$Ród
(
uöt8_t
 *
buf
, 
uöt16_t
 
size
)

47 
uöt16_t
 
ª˚ived
 = 0;

48 
uöt8_t
 *
±r
 = 
buf
;

50 
ª˚ived
 < 
size
)

52 i‡(
	`xQueueRe˚ive
(
rxQueue_
, 
±r
++, 
timeOut_
 / 
p‹tTICK_RATE_MS
Ë!
pdTRUE
)

55 ++
ª˚ived
;

58  
ª˚ived
;

59 
	}
}

61 
	$Wrôe
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 *
buf
, 
uöt16_t
 
size
)

65 
	`TxBegö
();

67 
uöt8_t
 *
±r
 = 
buf
;

69 
size
--)

72 
	`USART_GëFœgSètus
(
USARTx
, 
USART_FLAG_TXE
Ë=
RESET
)

74 
	`èskYIELD
();

77 
	`USART_SídD©a
(
USARTx
, *(
±r
++));

80 
	`TxEnd
(
USARTx
);

81 
	}
}

84 
	$Purge
()

88 
uöt8_t
 
junk
;

89 
	`xQueueRe˚ive
(
rxQueue_
, &
junk
, 0Ë=
pdTRUE
)

91 
	}
}

93 
	$I¡îru±H™dÀr
(
USART_Ty≥Def
* 
USARTx
)

95 
p‹tBASE_TYPE
 
xHighîPri‹ôyTaskWokí
 = 
pdFALSE
;

97 i‡(
	`USART_GëITSètus
(
USARTx
, 
USART_IT_RXNE
Ë=
SET
)

99 
uöt8_t
 
d©a
 = 
	`USART_Re˚iveD©a
(
USARTx
);

100 i‡(
å™s„r
 == 0)

101 
	`xQueueSídToBackFromISR
(
rxQueue_
, &
d©a
, &
xHighîPri‹ôyTaskWokí
);

104 
	`p‹tEND_SWITCHING_ISR
(
xHighîPri‹ôyTaskWokí
);

105 
	}
}

108 
	$TxBegö
()

110 
å™s„r
 = 0xFF;

111 
	}
}

114 
	$TxEnd
(
USART_Ty≥Def
* 
USARTx
)

117 
	`USART_GëFœgSètus
(
USARTx
, 
USART_FLAG_TC
Ë=
RESET
)

119 
	`èskYIELD
();

122 
å™s„r
 = 0;

124 
	}
}

126 
	$E«bÀIRQCh™√l
(
USART_Ty≥Def
* 
USARTx
)

128 
uöt8_t
 
chn
;

130 
	`as£π
((
USARTx
 =
USART1
Ë||(USARTx =
USART2
Ë|| (USARTx =
USART3
Ë|| (USARTx =
UART4
Ë|| (USARTx =
UART5
));

132 i‡(
USARTx
 =
USART1
)

133 
chn
 = 
USART1_IRQn
;

134 i‡(
USARTx
 =
USART2
)

135 
chn
 = 
USART2_IRQn
;

147 
NVIC_InôTy≥Def
 
nvic
 = {0};

148 
nvic
.
NVIC_IRQCh™√l
 = 
chn
;

149 
nvic
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 
c⁄figLIBRARY_KERNEL_INTERRUPT_PRIORITY
;

150 
nvic
.
NVIC_IRQCh™√lSubPri‹ôy
 = 0;

151 
nvic
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

153 
	`NVIC_Inô
(&
nvic
);

154 
	}
}

165 
uöt16_t
 
	$GëW‹dLígth
(
F‹m©
 
f‹m©
)

167 
f‹m©
)

169 
e8N1
: 
e8O1
: 
e8E1
: 
e8N2
: 
e8O2
: 
e8E2
:

170  
USART_W‹dLígth_8b
;

172 
	`as£π
(!"Unknown format");

175  
USART_W‹dLígth_8b
;

176 
	}
}

178 
uöt16_t
 
	$GëSt›Bôs
(
F‹m©
 
f‹m©
)

180 
f‹m©
)

182 
e8N1
: 
e8O1
: 
e8E1
:

183  
USART_St›Bôs_1
;

184 
e8N2
: 
e8O2
: 
e8E2
:

185  
USART_St›Bôs_2
;

187 
	`as£π
(!"Unknown format");

190  
USART_St›Bôs_1
;

191 
	}
}

193 
uöt16_t
 
	$GëP¨ôy
(
F‹m©
 
f‹m©
)

195 
f‹m©
)

197 
e8N1
: 
e8N2
:

198  
USART_P¨ôy_No
;

199 
e8O1
: 
e8O2
:

200  
USART_P¨ôy_Odd
;

201 
e8E1
: 
e8E2
:

202  
USART_P¨ôy_Eví
;

204 
	`as£π
(!"Unknown format");

207  
USART_P¨ôy_No
;

208 
	}
}

212 
	$USART1_IRQH™dÀr
()

214 
	`I¡îru±H™dÀr
(
USART1
);

215 
	}
}

	@App/rs485.h

3 
	~<°döt.h
>

4 
	~<°m32f10x.h
>

5 
	~<FªeRTOS.h
>

6 
	~<queue.h
>

7 
	~<èsk.h
>

8 
	~<as£π.h
>

10 íum {
	meCOM1
 = 0, 
	meCOM2
, 
	meCOM3
, 
	meCOM4
, 
	meCOM5
} 
	tP‹t
;

11 íum {
	me8N1
, 
	me8O1
, 
	me8E1
, 
	me8N2
, 
	me8O2
, 
	me8E2
} 
	tF‹m©
;

13 
InôRS
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
baudR©e
, 
F‹m©
 
f‹m©
, 
uöt16_t
 
timeOut
);

14 
AssignTxE«bÀPö
(
GPIO_Ty≥Def
 *
txE«bÀP‹t
, 
uöt16_t
 
txE«bÀPö
);

15 
uöt16_t
 
Ród
(
uöt8_t
 *
buf
, uöt16_à
size
);

16 
Wrôe
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 *
buf
, 
uöt16_t
 
size
);

17 
Purge
();

18 
I¡îru±H™dÀr
(
USART_Ty≥Def
* 
USARTx
);

20 
TxBegö
();

21 
TxEnd
(
USART_Ty≥Def
* 
USARTx
);

22 
E«bÀIRQCh™√l
(
USART_Ty≥Def
* 
USARTx
);

24 
uöt16_t
 
GëW‹dLígth
(
F‹m©
 
f‹m©
);

25 
uöt16_t
 
GëSt›Bôs
(
F‹m©
 
f‹m©
);

26 
uöt16_t
 
GëP¨ôy
(
F‹m©
 
f‹m©
);

28 
	#SLAVE_ADDR_RS485
 0x70

	@App/sound.c

2 
	~<sound.h
>

4 
uöt16_t
 
	$Sound_¥oc
(
uöt16_t
 
°©us
, uöt16_à
˙t
)

6 
uöt16_t
 
duty
;

9 
°©us
)

11 
ALARM_NO
:

12 i‡(
˙t
 < 
TIME_SOUND
 / 2)

13 
duty
 = 
SOUND_DUTY
;

15 
duty
 = 0;

17 
ALARM_OPEN
:

18 i‡(
˙t
 < 
TIME_SOUND
 / 4)

19 
duty
 = 
SOUND_DUTY
;

20 i‡((
˙t
 >
TIME_SOUND
 / 4) && (cnt <= TIME_SOUND / 2))

21 
duty
 = 0;

22 i‡((
˙t
 >
TIME_SOUND
 / 2) && (cnt <= TIME_SOUND / 2 + TIME_SOUND / 4))

23 
duty
 = 
SOUND_DUTY
;

25 
duty
 = 0;

27 
ALARM_SHORT
:

28 i‡(
˙t
 < 
TIME_SOUND
 / 6)

29 
duty
 = 
SOUND_DUTY
;

30 i‡((
˙t
 >
TIME_SOUND
 / 6) && (cnt <= TIME_SOUND / 3))

31 
duty
 = 0;

32 i‡((
˙t
 >
TIME_SOUND
 / 3) && (cnt <= TIME_SOUND / 3 + TIME_SOUND / 6))

33 
duty
 = 
SOUND_DUTY
;

34 i‡((
˙t
 >
TIME_SOUND
 / 3 + TIME_SOUND / 6) && (cnt <= 2 * TIME_SOUND / 3))

35 
duty
 = 0;

36 i‡((
˙t
 >2 * 
TIME_SOUND
 / 3) && (cnt <= 2 * TIME_SOUND / 3 + TIME_SOUND / 6))

37 
duty
 = 
SOUND_DUTY
;

39 
duty
 = 0;

41 
ALARM_DISBALANCE
:

42 i‡(
˙t
 < 
TIME_SOUND
 / 8)

43 
duty
 = 
SOUND_DUTY
;

44 i‡((
˙t
 >
TIME_SOUND
 / 8) && (cnt <= TIME_SOUND / 4))

45 
duty
 = 0;

46 i‡((
˙t
 >
TIME_SOUND
 / 4) && (cnt <= TIME_SOUND / 4 + TIME_SOUND / 8))

47 
duty
 = 
SOUND_DUTY
;

48 i‡((
˙t
 >
TIME_SOUND
 / 4 + TIME_SOUND / 8) && (cnt <= TIME_SOUND / 2))

49 
duty
 = 0;

50 i‡((
˙t
 >
TIME_SOUND
 / 2) && (cnt <= TIME_SOUND / 2 + TIME_SOUND / 8))

51 
duty
 = 
SOUND_DUTY
;

52 i‡((
˙t
 >
TIME_SOUND
 / 2 + TIME_SOUND / 8) && (cnt <= TIME_SOUND / 2 + TIME_SOUND / 4))

53 
duty
 = 0;

54 i‡((
˙t
 >
TIME_SOUND
 / 2 + TIME_SOUND / 4) && (cnt <= TIME_SOUND / 2 + TIME_SOUND / 4 + TIME_SOUND / 8))

55 
duty
 = 
SOUND_DUTY
;

57 
duty
 = 0;

61  
duty
;

62 
	}
}

	@App/sound.h

2 
	~<°döt.h
>

3 
	~<Drive_∑øm.h
>

5 
uöt16_t
 
Sound_¥oc
(uöt16_à
°©us
, uöt16_à
˙t
);

	@App/stm32f10x_conf.h

22 #i‚de‡
__STM32F10x_CONF_H


23 
	#__STM32F10x_CONF_H


	)

27 
	~"°m32f10x_adc.h
"

33 
	~"°m32f10x_dma.h
"

34 
	~"°m32f10x_exti.h
"

35 
	~"°m32f10x_Êash.h
"

37 
	~"°m32f10x_gpio.h
"

38 
	~"°m32f10x_i2c.h
"

41 
	~"°m32f10x_rcc.h
"

45 
	~"°m32f10x_tim.h
"

46 
	~"°m32f10x_ußπ.h
"

48 
	~"misc.h
"

55 #i‚de‡
NDEBUG


56 
	#USE_FULL_ASSERT
 0

	)

60 #ifde‡ 
USE_FULL_ASSERT


70 
	#as£π_∑øm
(
ex¥
Ë(”x¥Ë? ()0 : 
	`as£π_Áûed
((
u8
 *)#ex¥, (u8 *)
__FILE__
, 
__LINE__
))

	)

72 
as£π_Áûed
(
u8
* 
ex¥
, u8* 
fûe
, 
u32
 
löe
);

74 
	#as£π_∑øm
(
ex¥
Ë(()0)

	)

	@App/util.c

2 
	~<utû.h
>

4 
	$GëFlﬂt32
(
uöt8_t
 *
buf
)

6 
U_Êﬂt
 
f_vÆ
;

8 
f_vÆ
.
U8_vÆ
[0] = *
buf
;

9 
f_vÆ
.
U8_vÆ
[1] = *(
buf
 + 1);

10 
f_vÆ
.
U8_vÆ
[2] = *(
buf
 + 2);

11 
f_vÆ
.
U8_vÆ
[3] = *(
buf
 + 3);

13  
f_vÆ
.
Fl_vÆ
;

14 
	}
}

16 
öt16_t
 
	$GëI¡16
(
uöt8_t
 *
buf
)

18 
I¡_RS
 
i_vÆ
;

20 
i_vÆ
.
U8_vÆ
[0] = *
buf
;

21 
i_vÆ
.
U8_vÆ
[1] = *(
buf
 + 1);

23  
i_vÆ
.
I¡_vÆ
;

24 
	}
}

26 
uöt16_t
 
	$GëUöt16
(
uöt8_t
 *
buf
)

28 
Uöt16
 
u_vÆ
;

30 
u_vÆ
.
U8_vÆ
[0] = *
buf
;

31 
u_vÆ
.
U8_vÆ
[1] = *(
buf
 + 1);

33  
u_vÆ
.
Uöt_vÆ
;

34 
	}
}

36 
uöt32_t
 
	$GëUöt32
(
uöt8_t
 *
buf
)

38 
Uöt32
 
u_vÆ
;

40 
u_vÆ
.
U8_vÆ
[0] = *
buf
;

41 
u_vÆ
.
U8_vÆ
[1] = *(
buf
 + 1);

42 
u_vÆ
.
U8_vÆ
[2] = *(
buf
 + 2);

43 
u_vÆ
.
U8_vÆ
[3] = *(
buf
 + 3);

45  
u_vÆ
.
Uöt_vÆ
;

46 
	}
}

48 
	$PutFlﬂt32
(
uöt8_t
 *
buf
, 
vÆ
)

50 
U_Êﬂt
 
f_vÆ
;

52 
f_vÆ
.
Fl_vÆ
 = 
vÆ
;

53 *
buf
 = 
f_vÆ
.
U8_vÆ
[0];

54 *(
buf
 + 1Ë
f_vÆ
.
U8_vÆ
[1];

55 *(
buf
 + 2Ë
f_vÆ
.
U8_vÆ
[2];

56 *(
buf
 + 3Ë
f_vÆ
.
U8_vÆ
[3];

57 
	}
}

59 
	$PutI¡16
(
uöt8_t
 *
buf
, 
öt16_t
 
vÆ
)

61 
I¡_RS
 
i_vÆ
;

63 
i_vÆ
.
I¡_vÆ
 = 
vÆ
;

64 *
buf
 = 
i_vÆ
.
U8_vÆ
[0];

65 *(
buf
 + 1Ë
i_vÆ
.
U8_vÆ
[1];

66 
	}
}

68 
	$PutUöt16
(
uöt8_t
 *
buf
, 
uöt16_t
 
vÆ
)

70 
Uöt16
 
u_vÆ
;

72 
u_vÆ
.
Uöt_vÆ
 = 
vÆ
;

73 *
buf
 = 
u_vÆ
.
U8_vÆ
[0];

74 *(
buf
 + 1Ë
u_vÆ
.
U8_vÆ
[1];

75 
	}
}

77 
	$PutUöt32
(
uöt8_t
 *
buf
, 
uöt32_t
 
vÆ
)

79 
Uöt32
 
u_vÆ
;

81 
u_vÆ
.
Uöt_vÆ
 = 
vÆ
;

82 *
buf
 = 
u_vÆ
.
U8_vÆ
[0];

83 *(
buf
 + 1Ë
u_vÆ
.
U8_vÆ
[1];

84 *(
buf
 + 2Ë
u_vÆ
.
U8_vÆ
[2];

85 *(
buf
 + 3Ë
u_vÆ
.
U8_vÆ
[3];

86 
	}
}

	@App/util.h

2 
	~<°m32f10x.h
>

4 
GëFlﬂt32
(
uöt8_t
 *
buf
);

5 
öt16_t
 
GëI¡16
(
uöt8_t
 *
buf
);

6 
uöt16_t
 
GëUöt16
(
uöt8_t
 *
buf
);

7 
uöt32_t
 
GëUöt32
(
uöt8_t
 *
buf
);

8 
PutFlﬂt32
(
uöt8_t
 *
buf
, 
vÆ
);

9 
PutI¡16
(
uöt8_t
 *
buf
, 
öt16_t
 
vÆ
);

10 
PutUöt16
(
uöt8_t
 *
buf
, 
uöt16_t
 
vÆ
);

11 
PutUöt32
(
uöt8_t
 *
buf
, 
uöt32_t
 
vÆ
);

13 
	uU_Êﬂt
{

14 
	mFl_vÆ
;

15 
uöt8_t
 
	mU8_vÆ
[4];

16 }
	tU_Êﬂt
;

18 
	uI¡_RS
{

19 
öt16_t
 
	mI¡_vÆ
;

20 
uöt8_t
 
	mU8_vÆ
[2];

21 }
	tI¡_RS
;

23 
	uUöt16
{

24 
uöt16_t
 
	mUöt_vÆ
;

25 
uöt8_t
 
	mU8_vÆ
[2];

26 }
	tUöt16
;

28 
	uUöt32
{

29 
uöt32_t
 
	mUöt_vÆ
;

30 
uöt8_t
 
	mU8_vÆ
[4];

31 }
	tUöt32
;

	@Libraries/CMSIS/Core/CM3/stm32f10x.h

32 #i‚de‡
__STM32F10x_H


33 
	#__STM32F10x_H


	)

35 #ifde‡
__˝lu•lus


47 #i‡!
deföed
 (
STM32F10X_LD
Ë&& !deföed (
STM32F10X_MD
Ë&& !deföed (
STM32F10X_HD
Ë&& !deföed (
STM32F10X_CL
)

48 
	#STM32F10X_LD


	)

65 #i‡!
deföed
 
USE_STDPERIPH_DRIVER


71 
	#USE_STDPERIPH_DRIVER


	)

81 #i‡!
deföed
 
HSE_VÆue


82 #ifde‡
STM32F10X_CL


83 
	#HSE_VÆue
 ((
uöt32_t
)25000000Ë

	)

85 
	#HSE_VÆue
 ((
uöt32_t
)16000000Ë

	)

94 
	#HSESèπUp_TimeOut
 ((
uöt16_t
)0x0500Ë

	)

96 
	#HSI_VÆue
 ((
uöt32_t
)8000000Ë

	)

101 
	#__STM32F10X_STDPERIPH_VERSION_MAIN
 (0x03Ë

	)

102 
	#__STM32F10X_STDPERIPH_VERSION_SUB1
 (0x01Ë

	)

103 
	#__STM32F10X_STDPERIPH_VERSION_SUB2
 (0x02Ë

	)

104 
	#__STM32F10X_STDPERIPH_VERSION
 ((
__STM32F10X_STDPERIPH_VERSION_MAIN
 << 16)\

105 | (
__STM32F10X_STDPERIPH_VERSION_SUB1
 << 8)\

106 | 
__STM32F10X_STDPERIPH_VERSION_SUB2
)

	)

119 
	#__MPU_PRESENT
 0

	)

120 
	#__NVIC_PRIO_BITS
 4

	)

121 
	#__Víd‹_SysTickC⁄fig
 0

	)

127 
	eIRQn


130 
N⁄MaskabÀI¡_IRQn
 = -14,

131 
Mem‹yM™agemít_IRQn
 = -12,

132 
BusFau…_IRQn
 = -11,

133 
UßgeFau…_IRQn
 = -10,

134 
SVCÆl_IRQn
 = -5,

135 
DebugM⁄ô‹_IRQn
 = -4,

136 
PídSV_IRQn
 = -2,

137 
SysTick_IRQn
 = -1,

140 
WWDG_IRQn
 = 0,

141 
PVD_IRQn
 = 1,

142 
TAMPER_IRQn
 = 2,

143 
RTC_IRQn
 = 3,

144 
FLASH_IRQn
 = 4,

145 
RCC_IRQn
 = 5,

146 
EXTI0_IRQn
 = 6,

147 
EXTI1_IRQn
 = 7,

148 
EXTI2_IRQn
 = 8,

149 
EXTI3_IRQn
 = 9,

150 
EXTI4_IRQn
 = 10,

151 
DMA1_Ch™√l1_IRQn
 = 11,

152 
DMA1_Ch™√l2_IRQn
 = 12,

153 
DMA1_Ch™√l3_IRQn
 = 13,

154 
DMA1_Ch™√l4_IRQn
 = 14,

155 
DMA1_Ch™√l5_IRQn
 = 15,

156 
DMA1_Ch™√l6_IRQn
 = 16,

157 
DMA1_Ch™√l7_IRQn
 = 17,

158 
ADC1_2_IRQn
 = 18,

160 #ifde‡
STM32F10X_LD


161 
USB_HP_CAN1_TX_IRQn
 = 19,

162 
USB_LP_CAN1_RX0_IRQn
 = 20,

163 
CAN1_RX1_IRQn
 = 21,

164 
CAN1_SCE_IRQn
 = 22,

165 
EXTI9_5_IRQn
 = 23,

166 
TIM1_BRK_IRQn
 = 24,

167 
TIM1_UP_IRQn
 = 25,

168 
TIM1_TRG_COM_IRQn
 = 26,

169 
TIM1_CC_IRQn
 = 27,

170 
TIM2_IRQn
 = 28,

171 
TIM3_IRQn
 = 29,

172 
I2C1_EV_IRQn
 = 31,

173 
I2C1_ER_IRQn
 = 32,

174 
SPI1_IRQn
 = 35,

175 
USART1_IRQn
 = 37,

176 
USART2_IRQn
 = 38,

177 
EXTI15_10_IRQn
 = 40,

178 
RTCAœrm_IRQn
 = 41,

179 
USBWakeUp_IRQn
 = 42,

182 #ifde‡
STM32F10X_MD


183 
USB_HP_CAN1_TX_IRQn
 = 19,

184 
USB_LP_CAN1_RX0_IRQn
 = 20,

185 
CAN1_RX1_IRQn
 = 21,

186 
CAN1_SCE_IRQn
 = 22,

187 
EXTI9_5_IRQn
 = 23,

188 
TIM1_BRK_IRQn
 = 24,

189 
TIM1_UP_IRQn
 = 25,

190 
TIM1_TRG_COM_IRQn
 = 26,

191 
TIM1_CC_IRQn
 = 27,

192 
TIM2_IRQn
 = 28,

193 
TIM3_IRQn
 = 29,

194 
TIM4_IRQn
 = 30,

195 
I2C1_EV_IRQn
 = 31,

196 
I2C1_ER_IRQn
 = 32,

197 
I2C2_EV_IRQn
 = 33,

198 
I2C2_ER_IRQn
 = 34,

199 
SPI1_IRQn
 = 35,

200 
SPI2_IRQn
 = 36,

201 
USART1_IRQn
 = 37,

202 
USART2_IRQn
 = 38,

203 
USART3_IRQn
 = 39,

204 
EXTI15_10_IRQn
 = 40,

205 
RTCAœrm_IRQn
 = 41,

206 
USBWakeUp_IRQn
 = 42,

209 #ifde‡
STM32F10X_HD


210 
USB_HP_CAN1_TX_IRQn
 = 19,

211 
USB_LP_CAN1_RX0_IRQn
 = 20,

212 
CAN1_RX1_IRQn
 = 21,

213 
CAN1_SCE_IRQn
 = 22,

214 
EXTI9_5_IRQn
 = 23,

215 
TIM1_BRK_IRQn
 = 24,

216 
TIM1_UP_IRQn
 = 25,

217 
TIM1_TRG_COM_IRQn
 = 26,

218 
TIM1_CC_IRQn
 = 27,

219 
TIM2_IRQn
 = 28,

220 
TIM3_IRQn
 = 29,

221 
TIM4_IRQn
 = 30,

222 
I2C1_EV_IRQn
 = 31,

223 
I2C1_ER_IRQn
 = 32,

224 
I2C2_EV_IRQn
 = 33,

225 
I2C2_ER_IRQn
 = 34,

226 
SPI1_IRQn
 = 35,

227 
SPI2_IRQn
 = 36,

228 
USART1_IRQn
 = 37,

229 
USART2_IRQn
 = 38,

230 
USART3_IRQn
 = 39,

231 
EXTI15_10_IRQn
 = 40,

232 
RTCAœrm_IRQn
 = 41,

233 
USBWakeUp_IRQn
 = 42,

234 
TIM8_BRK_IRQn
 = 43,

235 
TIM8_UP_IRQn
 = 44,

236 
TIM8_TRG_COM_IRQn
 = 45,

237 
TIM8_CC_IRQn
 = 46,

238 
ADC3_IRQn
 = 47,

239 
FSMC_IRQn
 = 48,

240 
SDIO_IRQn
 = 49,

241 
TIM5_IRQn
 = 50,

242 
SPI3_IRQn
 = 51,

243 
UART4_IRQn
 = 52,

244 
UART5_IRQn
 = 53,

245 
TIM6_IRQn
 = 54,

246 
TIM7_IRQn
 = 55,

247 
DMA2_Ch™√l1_IRQn
 = 56,

248 
DMA2_Ch™√l2_IRQn
 = 57,

249 
DMA2_Ch™√l3_IRQn
 = 58,

250 
DMA2_Ch™√l4_5_IRQn
 = 59

253 #ifde‡
STM32F10X_CL


254 
CAN1_TX_IRQn
 = 19,

255 
CAN1_RX0_IRQn
 = 20,

256 
CAN1_RX1_IRQn
 = 21,

257 
CAN1_SCE_IRQn
 = 22,

258 
EXTI9_5_IRQn
 = 23,

259 
TIM1_BRK_IRQn
 = 24,

260 
TIM1_UP_IRQn
 = 25,

261 
TIM1_TRG_COM_IRQn
 = 26,

262 
TIM1_CC_IRQn
 = 27,

263 
TIM2_IRQn
 = 28,

264 
TIM3_IRQn
 = 29,

265 
TIM4_IRQn
 = 30,

266 
I2C1_EV_IRQn
 = 31,

267 
I2C1_ER_IRQn
 = 32,

268 
I2C2_EV_IRQn
 = 33,

269 
I2C2_ER_IRQn
 = 34,

270 
SPI1_IRQn
 = 35,

271 
SPI2_IRQn
 = 36,

272 
USART1_IRQn
 = 37,

273 
USART2_IRQn
 = 38,

274 
USART3_IRQn
 = 39,

275 
EXTI15_10_IRQn
 = 40,

276 
RTCAœrm_IRQn
 = 41,

277 
OTG_FS_WKUP_IRQn
 = 42,

278 
TIM5_IRQn
 = 50,

279 
SPI3_IRQn
 = 51,

280 
UART4_IRQn
 = 52,

281 
UART5_IRQn
 = 53,

282 
TIM6_IRQn
 = 54,

283 
TIM7_IRQn
 = 55,

284 
DMA2_Ch™√l1_IRQn
 = 56,

285 
DMA2_Ch™√l2_IRQn
 = 57,

286 
DMA2_Ch™√l3_IRQn
 = 58,

287 
DMA2_Ch™√l4_IRQn
 = 59,

288 
DMA2_Ch™√l5_IRQn
 = 60,

289 
ETH_IRQn
 = 61,

290 
ETH_WKUP_IRQn
 = 62,

291 
CAN2_TX_IRQn
 = 63,

292 
CAN2_RX0_IRQn
 = 64,

293 
CAN2_RX1_IRQn
 = 65,

294 
CAN2_SCE_IRQn
 = 66,

295 
OTG_FS_IRQn
 = 67

297 } 
	tIRQn_Ty≥
;

303 
	~"c‹e_cm3.h
"

304 
	~"sy°em_°m32f10x.h
"

305 
	~<°döt.h
>

312 
öt32_t
 
	ts32
;

313 
öt16_t
 
	ts16
;

314 
öt8_t
 
	ts8
;

316 c⁄° 
	töt32_t
 
	tsc32
;

317 c⁄° 
	töt16_t
 
	tsc16
;

318 c⁄° 
	töt8_t
 
	tsc8
;

320 
__IO
 
	töt32_t
 
	tvs32
;

321 
__IO
 
	töt16_t
 
	tvs16
;

322 
__IO
 
	töt8_t
 
	tvs8
;

324 
__I
 
	töt32_t
 
	tvsc32
;

325 
__I
 
	töt16_t
 
	tvsc16
;

326 
__I
 
	töt8_t
 
	tvsc8
;

328 
uöt32_t
 
	tu32
;

329 
uöt16_t
 
	tu16
;

330 
uöt8_t
 
	tu8
;

332 c⁄° 
	tuöt32_t
 
	tuc32
;

333 c⁄° 
	tuöt16_t
 
	tuc16
;

334 c⁄° 
	tuöt8_t
 
	tuc8
;

336 
__IO
 
	tuöt32_t
 
	tvu32
;

337 
__IO
 
	tuöt16_t
 
	tvu16
;

338 
__IO
 
	tuöt8_t
 
	tvu8
;

340 
__I
 
	tuöt32_t
 
	tvuc32
;

341 
__I
 
	tuöt16_t
 
	tvuc16
;

342 
__I
 
	tuöt8_t
 
	tvuc8
;

344 #i‚de‡
__˝lu•lus


345 íum {
FALSE
 = 0, 
TRUE
 = !FALSE} 
	tboﬁ
;

348 íum {
RESET
 = 0, 
SET
 = !RESET} 
	tFœgSètus
, 
	tITSètus
;

350 íum {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFun˘i⁄ÆSèã
;

351 
	#IS_FUNCTIONAL_STATE
(
STATE
Ë(((STATEË=
DISABLE
Ë|| ((STATEË=
ENABLE
))

	)

353 íum {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEº‹Sètus
;

369 
__IO
 
uöt32_t
 
SR
;

370 
__IO
 
uöt32_t
 
CR1
;

371 
__IO
 
uöt32_t
 
CR2
;

372 
__IO
 
uöt32_t
 
SMPR1
;

373 
__IO
 
uöt32_t
 
SMPR2
;

374 
__IO
 
uöt32_t
 
JOFR1
;

375 
__IO
 
uöt32_t
 
JOFR2
;

376 
__IO
 
uöt32_t
 
JOFR3
;

377 
__IO
 
uöt32_t
 
JOFR4
;

378 
__IO
 
uöt32_t
 
HTR
;

379 
__IO
 
uöt32_t
 
LTR
;

380 
__IO
 
uöt32_t
 
SQR1
;

381 
__IO
 
uöt32_t
 
SQR2
;

382 
__IO
 
uöt32_t
 
SQR3
;

383 
__IO
 
uöt32_t
 
JSQR
;

384 
__IO
 
uöt32_t
 
JDR1
;

385 
__IO
 
uöt32_t
 
JDR2
;

386 
__IO
 
uöt32_t
 
JDR3
;

387 
__IO
 
uöt32_t
 
JDR4
;

388 
__IO
 
uöt32_t
 
DR
;

389 } 
	tADC_Ty≥Def
;

397 
uöt32_t
 
RESERVED0
;

398 
__IO
 
uöt16_t
 
DR1
;

399 
uöt16_t
 
RESERVED1
;

400 
__IO
 
uöt16_t
 
DR2
;

401 
uöt16_t
 
RESERVED2
;

402 
__IO
 
uöt16_t
 
DR3
;

403 
uöt16_t
 
RESERVED3
;

404 
__IO
 
uöt16_t
 
DR4
;

405 
uöt16_t
 
RESERVED4
;

406 
__IO
 
uöt16_t
 
DR5
;

407 
uöt16_t
 
RESERVED5
;

408 
__IO
 
uöt16_t
 
DR6
;

409 
uöt16_t
 
RESERVED6
;

410 
__IO
 
uöt16_t
 
DR7
;

411 
uöt16_t
 
RESERVED7
;

412 
__IO
 
uöt16_t
 
DR8
;

413 
uöt16_t
 
RESERVED8
;

414 
__IO
 
uöt16_t
 
DR9
;

415 
uöt16_t
 
RESERVED9
;

416 
__IO
 
uöt16_t
 
DR10
;

417 
uöt16_t
 
RESERVED10
;

418 
__IO
 
uöt16_t
 
RTCCR
;

419 
uöt16_t
 
RESERVED11
;

420 
__IO
 
uöt16_t
 
CR
;

421 
uöt16_t
 
RESERVED12
;

422 
__IO
 
uöt16_t
 
CSR
;

423 
uöt16_t
 
RESERVED13
[5];

424 
__IO
 
uöt16_t
 
DR11
;

425 
uöt16_t
 
RESERVED14
;

426 
__IO
 
uöt16_t
 
DR12
;

427 
uöt16_t
 
RESERVED15
;

428 
__IO
 
uöt16_t
 
DR13
;

429 
uöt16_t
 
RESERVED16
;

430 
__IO
 
uöt16_t
 
DR14
;

431 
uöt16_t
 
RESERVED17
;

432 
__IO
 
uöt16_t
 
DR15
;

433 
uöt16_t
 
RESERVED18
;

434 
__IO
 
uöt16_t
 
DR16
;

435 
uöt16_t
 
RESERVED19
;

436 
__IO
 
uöt16_t
 
DR17
;

437 
uöt16_t
 
RESERVED20
;

438 
__IO
 
uöt16_t
 
DR18
;

439 
uöt16_t
 
RESERVED21
;

440 
__IO
 
uöt16_t
 
DR19
;

441 
uöt16_t
 
RESERVED22
;

442 
__IO
 
uöt16_t
 
DR20
;

443 
uöt16_t
 
RESERVED23
;

444 
__IO
 
uöt16_t
 
DR21
;

445 
uöt16_t
 
RESERVED24
;

446 
__IO
 
uöt16_t
 
DR22
;

447 
uöt16_t
 
RESERVED25
;

448 
__IO
 
uöt16_t
 
DR23
;

449 
uöt16_t
 
RESERVED26
;

450 
__IO
 
uöt16_t
 
DR24
;

451 
uöt16_t
 
RESERVED27
;

452 
__IO
 
uöt16_t
 
DR25
;

453 
uöt16_t
 
RESERVED28
;

454 
__IO
 
uöt16_t
 
DR26
;

455 
uöt16_t
 
RESERVED29
;

456 
__IO
 
uöt16_t
 
DR27
;

457 
uöt16_t
 
RESERVED30
;

458 
__IO
 
uöt16_t
 
DR28
;

459 
uöt16_t
 
RESERVED31
;

460 
__IO
 
uöt16_t
 
DR29
;

461 
uöt16_t
 
RESERVED32
;

462 
__IO
 
uöt16_t
 
DR30
;

463 
uöt16_t
 
RESERVED33
;

464 
__IO
 
uöt16_t
 
DR31
;

465 
uöt16_t
 
RESERVED34
;

466 
__IO
 
uöt16_t
 
DR32
;

467 
uöt16_t
 
RESERVED35
;

468 
__IO
 
uöt16_t
 
DR33
;

469 
uöt16_t
 
RESERVED36
;

470 
__IO
 
uöt16_t
 
DR34
;

471 
uöt16_t
 
RESERVED37
;

472 
__IO
 
uöt16_t
 
DR35
;

473 
uöt16_t
 
RESERVED38
;

474 
__IO
 
uöt16_t
 
DR36
;

475 
uöt16_t
 
RESERVED39
;

476 
__IO
 
uöt16_t
 
DR37
;

477 
uöt16_t
 
RESERVED40
;

478 
__IO
 
uöt16_t
 
DR38
;

479 
uöt16_t
 
RESERVED41
;

480 
__IO
 
uöt16_t
 
DR39
;

481 
uöt16_t
 
RESERVED42
;

482 
__IO
 
uöt16_t
 
DR40
;

483 
uöt16_t
 
RESERVED43
;

484 
__IO
 
uöt16_t
 
DR41
;

485 
uöt16_t
 
RESERVED44
;

486 
__IO
 
uöt16_t
 
DR42
;

487 
uöt16_t
 
RESERVED45
;

488 } 
	tBKP_Ty≥Def
;

496 
__IO
 
uöt32_t
 
TIR
;

497 
__IO
 
uöt32_t
 
TDTR
;

498 
__IO
 
uöt32_t
 
TDLR
;

499 
__IO
 
uöt32_t
 
TDHR
;

500 } 
	tCAN_TxMaûBox_Ty≥Def
;

508 
__IO
 
uöt32_t
 
RIR
;

509 
__IO
 
uöt32_t
 
RDTR
;

510 
__IO
 
uöt32_t
 
RDLR
;

511 
__IO
 
uöt32_t
 
RDHR
;

512 } 
	tCAN_FIFOMaûBox_Ty≥Def
;

520 
__IO
 
uöt32_t
 
FR1
;

521 
__IO
 
uöt32_t
 
FR2
;

522 } 
	tCAN_FûãrRegi°î_Ty≥Def
;

530 
__IO
 
uöt32_t
 
MCR
;

531 
__IO
 
uöt32_t
 
MSR
;

532 
__IO
 
uöt32_t
 
TSR
;

533 
__IO
 
uöt32_t
 
RF0R
;

534 
__IO
 
uöt32_t
 
RF1R
;

535 
__IO
 
uöt32_t
 
IER
;

536 
__IO
 
uöt32_t
 
ESR
;

537 
__IO
 
uöt32_t
 
BTR
;

538 
uöt32_t
 
RESERVED0
[88];

539 
CAN_TxMaûBox_Ty≥Def
 
sTxMaûBox
[3];

540 
CAN_FIFOMaûBox_Ty≥Def
 
sFIFOMaûBox
[2];

541 
uöt32_t
 
RESERVED1
[12];

542 
__IO
 
uöt32_t
 
FMR
;

543 
__IO
 
uöt32_t
 
FM1R
;

544 
uöt32_t
 
RESERVED2
;

545 
__IO
 
uöt32_t
 
FS1R
;

546 
uöt32_t
 
RESERVED3
;

547 
__IO
 
uöt32_t
 
FFA1R
;

548 
uöt32_t
 
RESERVED4
;

549 
__IO
 
uöt32_t
 
FA1R
;

550 
uöt32_t
 
RESERVED5
[8];

551 #i‚de‡
STM32F10X_CL


552 
CAN_FûãrRegi°î_Ty≥Def
 
sFûãrRegi°î
[14];

554 
CAN_FûãrRegi°î_Ty≥Def
 
sFûãrRegi°î
[28];

556 } 
	tCAN_Ty≥Def
;

564 
__IO
 
uöt32_t
 
DR
;

565 
__IO
 
uöt8_t
 
IDR
;

566 
uöt8_t
 
RESERVED0
;

567 
uöt16_t
 
RESERVED1
;

568 
__IO
 
uöt32_t
 
CR
;

569 } 
	tCRC_Ty≥Def
;

577 
__IO
 
uöt32_t
 
CR
;

578 
__IO
 
uöt32_t
 
SWTRIGR
;

579 
__IO
 
uöt32_t
 
DHR12R1
;

580 
__IO
 
uöt32_t
 
DHR12L1
;

581 
__IO
 
uöt32_t
 
DHR8R1
;

582 
__IO
 
uöt32_t
 
DHR12R2
;

583 
__IO
 
uöt32_t
 
DHR12L2
;

584 
__IO
 
uöt32_t
 
DHR8R2
;

585 
__IO
 
uöt32_t
 
DHR12RD
;

586 
__IO
 
uöt32_t
 
DHR12LD
;

587 
__IO
 
uöt32_t
 
DHR8RD
;

588 
__IO
 
uöt32_t
 
DOR1
;

589 
__IO
 
uöt32_t
 
DOR2
;

590 } 
	tDAC_Ty≥Def
;

598 
__IO
 
uöt32_t
 
IDCODE
;

599 
__IO
 
uöt32_t
 
CR
;

600 }
	tDBGMCU_Ty≥Def
;

608 
__IO
 
uöt32_t
 
CCR
;

609 
__IO
 
uöt32_t
 
CNDTR
;

610 
__IO
 
uöt32_t
 
CPAR
;

611 
__IO
 
uöt32_t
 
CMAR
;

612 } 
	tDMA_Ch™√l_Ty≥Def
;

616 
__IO
 
uöt32_t
 
ISR
;

617 
__IO
 
uöt32_t
 
IFCR
;

618 } 
	tDMA_Ty≥Def
;

626 
__IO
 
uöt32_t
 
MACCR
;

627 
__IO
 
uöt32_t
 
MACFFR
;

628 
__IO
 
uöt32_t
 
MACHTHR
;

629 
__IO
 
uöt32_t
 
MACHTLR
;

630 
__IO
 
uöt32_t
 
MACMIIAR
;

631 
__IO
 
uöt32_t
 
MACMIIDR
;

632 
__IO
 
uöt32_t
 
MACFCR
;

633 
__IO
 
uöt32_t
 
MACVLANTR
;

634 
uöt32_t
 
RESERVED0
[2];

635 
__IO
 
uöt32_t
 
MACRWUFFR
;

636 
__IO
 
uöt32_t
 
MACPMTCSR
;

637 
uöt32_t
 
RESERVED1
[2];

638 
__IO
 
uöt32_t
 
MACSR
;

639 
__IO
 
uöt32_t
 
MACIMR
;

640 
__IO
 
uöt32_t
 
MACA0HR
;

641 
__IO
 
uöt32_t
 
MACA0LR
;

642 
__IO
 
uöt32_t
 
MACA1HR
;

643 
__IO
 
uöt32_t
 
MACA1LR
;

644 
__IO
 
uöt32_t
 
MACA2HR
;

645 
__IO
 
uöt32_t
 
MACA2LR
;

646 
__IO
 
uöt32_t
 
MACA3HR
;

647 
__IO
 
uöt32_t
 
MACA3LR
;

648 
uöt32_t
 
RESERVED2
[40];

649 
__IO
 
uöt32_t
 
MMCCR
;

650 
__IO
 
uöt32_t
 
MMCRIR
;

651 
__IO
 
uöt32_t
 
MMCTIR
;

652 
__IO
 
uöt32_t
 
MMCRIMR
;

653 
__IO
 
uöt32_t
 
MMCTIMR
;

654 
uöt32_t
 
RESERVED3
[14];

655 
__IO
 
uöt32_t
 
MMCTGFSCCR
;

656 
__IO
 
uöt32_t
 
MMCTGFMSCCR
;

657 
uöt32_t
 
RESERVED4
[5];

658 
__IO
 
uöt32_t
 
MMCTGFCR
;

659 
uöt32_t
 
RESERVED5
[10];

660 
__IO
 
uöt32_t
 
MMCRFCECR
;

661 
__IO
 
uöt32_t
 
MMCRFAECR
;

662 
uöt32_t
 
RESERVED6
[10];

663 
__IO
 
uöt32_t
 
MMCRGUFCR
;

664 
uöt32_t
 
RESERVED7
[334];

665 
__IO
 
uöt32_t
 
PTPTSCR
;

666 
__IO
 
uöt32_t
 
PTPSSIR
;

667 
__IO
 
uöt32_t
 
PTPTSHR
;

668 
__IO
 
uöt32_t
 
PTPTSLR
;

669 
__IO
 
uöt32_t
 
PTPTSHUR
;

670 
__IO
 
uöt32_t
 
PTPTSLUR
;

671 
__IO
 
uöt32_t
 
PTPTSAR
;

672 
__IO
 
uöt32_t
 
PTPTTHR
;

673 
__IO
 
uöt32_t
 
PTPTTLR
;

674 
uöt32_t
 
RESERVED8
[567];

675 
__IO
 
uöt32_t
 
DMABMR
;

676 
__IO
 
uöt32_t
 
DMATPDR
;

677 
__IO
 
uöt32_t
 
DMARPDR
;

678 
__IO
 
uöt32_t
 
DMARDLAR
;

679 
__IO
 
uöt32_t
 
DMATDLAR
;

680 
__IO
 
uöt32_t
 
DMASR
;

681 
__IO
 
uöt32_t
 
DMAOMR
;

682 
__IO
 
uöt32_t
 
DMAIER
;

683 
__IO
 
uöt32_t
 
DMAMFBOCR
;

684 
uöt32_t
 
RESERVED9
[9];

685 
__IO
 
uöt32_t
 
DMACHTDR
;

686 
__IO
 
uöt32_t
 
DMACHRDR
;

687 
__IO
 
uöt32_t
 
DMACHTBAR
;

688 
__IO
 
uöt32_t
 
DMACHRBAR
;

689 } 
	tETH_Ty≥Def
;

697 
__IO
 
uöt32_t
 
IMR
;

698 
__IO
 
uöt32_t
 
EMR
;

699 
__IO
 
uöt32_t
 
RTSR
;

700 
__IO
 
uöt32_t
 
FTSR
;

701 
__IO
 
uöt32_t
 
SWIER
;

702 
__IO
 
uöt32_t
 
PR
;

703 } 
	tEXTI_Ty≥Def
;

711 
__IO
 
uöt32_t
 
ACR
;

712 
__IO
 
uöt32_t
 
KEYR
;

713 
__IO
 
uöt32_t
 
OPTKEYR
;

714 
__IO
 
uöt32_t
 
SR
;

715 
__IO
 
uöt32_t
 
CR
;

716 
__IO
 
uöt32_t
 
AR
;

717 
__IO
 
uöt32_t
 
RESERVED
;

718 
__IO
 
uöt32_t
 
OBR
;

719 
__IO
 
uöt32_t
 
WRPR
;

720 } 
	tFLASH_Ty≥Def
;

728 
__IO
 
uöt16_t
 
RDP
;

729 
__IO
 
uöt16_t
 
USER
;

730 
__IO
 
uöt16_t
 
D©a0
;

731 
__IO
 
uöt16_t
 
D©a1
;

732 
__IO
 
uöt16_t
 
WRP0
;

733 
__IO
 
uöt16_t
 
WRP1
;

734 
__IO
 
uöt16_t
 
WRP2
;

735 
__IO
 
uöt16_t
 
WRP3
;

736 } 
	tOB_Ty≥Def
;

744 
__IO
 
uöt32_t
 
BTCR
[8];

745 } 
	tFSMC_B™k1_Ty≥Def
;

753 
__IO
 
uöt32_t
 
BWTR
[7];

754 } 
	tFSMC_B™k1E_Ty≥Def
;

762 
__IO
 
uöt32_t
 
PCR2
;

763 
__IO
 
uöt32_t
 
SR2
;

764 
__IO
 
uöt32_t
 
PMEM2
;

765 
__IO
 
uöt32_t
 
PATT2
;

766 
uöt32_t
 
RESERVED0
;

767 
__IO
 
uöt32_t
 
ECCR2
;

768 } 
	tFSMC_B™k2_Ty≥Def
;

776 
__IO
 
uöt32_t
 
PCR3
;

777 
__IO
 
uöt32_t
 
SR3
;

778 
__IO
 
uöt32_t
 
PMEM3
;

779 
__IO
 
uöt32_t
 
PATT3
;

780 
uöt32_t
 
RESERVED0
;

781 
__IO
 
uöt32_t
 
ECCR3
;

782 } 
	tFSMC_B™k3_Ty≥Def
;

790 
__IO
 
uöt32_t
 
PCR4
;

791 
__IO
 
uöt32_t
 
SR4
;

792 
__IO
 
uöt32_t
 
PMEM4
;

793 
__IO
 
uöt32_t
 
PATT4
;

794 
__IO
 
uöt32_t
 
PIO4
;

795 } 
	tFSMC_B™k4_Ty≥Def
;

803 
__IO
 
uöt32_t
 
CRL
;

804 
__IO
 
uöt32_t
 
CRH
;

805 
__IO
 
uöt32_t
 
IDR
;

806 
__IO
 
uöt32_t
 
ODR
;

807 
__IO
 
uöt32_t
 
BSRR
;

808 
__IO
 
uöt32_t
 
BRR
;

809 
__IO
 
uöt32_t
 
LCKR
;

810 } 
	tGPIO_Ty≥Def
;

818 
__IO
 
uöt32_t
 
EVCR
;

819 
__IO
 
uöt32_t
 
MAPR
;

820 
__IO
 
uöt32_t
 
EXTICR
[4];

821 } 
	tAFIO_Ty≥Def
;

828 
__IO
 
uöt16_t
 
CR1
;

829 
uöt16_t
 
RESERVED0
;

830 
__IO
 
uöt16_t
 
CR2
;

831 
uöt16_t
 
RESERVED1
;

832 
__IO
 
uöt16_t
 
OAR1
;

833 
uöt16_t
 
RESERVED2
;

834 
__IO
 
uöt16_t
 
OAR2
;

835 
uöt16_t
 
RESERVED3
;

836 
__IO
 
uöt16_t
 
DR
;

837 
uöt16_t
 
RESERVED4
;

838 
__IO
 
uöt16_t
 
SR1
;

839 
uöt16_t
 
RESERVED5
;

840 
__IO
 
uöt16_t
 
SR2
;

841 
uöt16_t
 
RESERVED6
;

842 
__IO
 
uöt16_t
 
CCR
;

843 
uöt16_t
 
RESERVED7
;

844 
__IO
 
uöt16_t
 
TRISE
;

845 
uöt16_t
 
RESERVED8
;

846 } 
	tI2C_Ty≥Def
;

854 
__IO
 
uöt32_t
 
KR
;

855 
__IO
 
uöt32_t
 
PR
;

856 
__IO
 
uöt32_t
 
RLR
;

857 
__IO
 
uöt32_t
 
SR
;

858 } 
	tIWDG_Ty≥Def
;

866 
__IO
 
uöt32_t
 
CR
;

867 
__IO
 
uöt32_t
 
CSR
;

868 } 
	tPWR_Ty≥Def
;

876 
__IO
 
uöt32_t
 
CR
;

877 
__IO
 
uöt32_t
 
CFGR
;

878 
__IO
 
uöt32_t
 
CIR
;

879 
__IO
 
uöt32_t
 
APB2RSTR
;

880 
__IO
 
uöt32_t
 
APB1RSTR
;

881 
__IO
 
uöt32_t
 
AHBENR
;

882 
__IO
 
uöt32_t
 
APB2ENR
;

883 
__IO
 
uöt32_t
 
APB1ENR
;

884 
__IO
 
uöt32_t
 
BDCR
;

885 
__IO
 
uöt32_t
 
CSR
;

886 #ifde‡
STM32F10X_CL


887 
__IO
 
uöt32_t
 
AHBRSTR
;

888 
__IO
 
uöt32_t
 
CFGR2
;

890 } 
	tRCC_Ty≥Def
;

898 
__IO
 
uöt16_t
 
CRH
;

899 
uöt16_t
 
RESERVED0
;

900 
__IO
 
uöt16_t
 
CRL
;

901 
uöt16_t
 
RESERVED1
;

902 
__IO
 
uöt16_t
 
PRLH
;

903 
uöt16_t
 
RESERVED2
;

904 
__IO
 
uöt16_t
 
PRLL
;

905 
uöt16_t
 
RESERVED3
;

906 
__IO
 
uöt16_t
 
DIVH
;

907 
uöt16_t
 
RESERVED4
;

908 
__IO
 
uöt16_t
 
DIVL
;

909 
uöt16_t
 
RESERVED5
;

910 
__IO
 
uöt16_t
 
CNTH
;

911 
uöt16_t
 
RESERVED6
;

912 
__IO
 
uöt16_t
 
CNTL
;

913 
uöt16_t
 
RESERVED7
;

914 
__IO
 
uöt16_t
 
ALRH
;

915 
uöt16_t
 
RESERVED8
;

916 
__IO
 
uöt16_t
 
ALRL
;

917 
uöt16_t
 
RESERVED9
;

918 } 
	tRTC_Ty≥Def
;

926 
__IO
 
uöt32_t
 
POWER
;

927 
__IO
 
uöt32_t
 
CLKCR
;

928 
__IO
 
uöt32_t
 
ARG
;

929 
__IO
 
uöt32_t
 
CMD
;

930 
__I
 
uöt32_t
 
RESPCMD
;

931 
__I
 
uöt32_t
 
RESP1
;

932 
__I
 
uöt32_t
 
RESP2
;

933 
__I
 
uöt32_t
 
RESP3
;

934 
__I
 
uöt32_t
 
RESP4
;

935 
__IO
 
uöt32_t
 
DTIMER
;

936 
__IO
 
uöt32_t
 
DLEN
;

937 
__IO
 
uöt32_t
 
DCTRL
;

938 
__I
 
uöt32_t
 
DCOUNT
;

939 
__I
 
uöt32_t
 
STA
;

940 
__IO
 
uöt32_t
 
ICR
;

941 
__IO
 
uöt32_t
 
MASK
;

942 
uöt32_t
 
RESERVED0
[2];

943 
__I
 
uöt32_t
 
FIFOCNT
;

944 
uöt32_t
 
RESERVED1
[13];

945 
__IO
 
uöt32_t
 
FIFO
;

946 } 
	tSDIO_Ty≥Def
;

954 
__IO
 
uöt16_t
 
CR1
;

955 
uöt16_t
 
RESERVED0
;

956 
__IO
 
uöt16_t
 
CR2
;

957 
uöt16_t
 
RESERVED1
;

958 
__IO
 
uöt16_t
 
SR
;

959 
uöt16_t
 
RESERVED2
;

960 
__IO
 
uöt16_t
 
DR
;

961 
uöt16_t
 
RESERVED3
;

962 
__IO
 
uöt16_t
 
CRCPR
;

963 
uöt16_t
 
RESERVED4
;

964 
__IO
 
uöt16_t
 
RXCRCR
;

965 
uöt16_t
 
RESERVED5
;

966 
__IO
 
uöt16_t
 
TXCRCR
;

967 
uöt16_t
 
RESERVED6
;

968 
__IO
 
uöt16_t
 
I2SCFGR
;

969 
uöt16_t
 
RESERVED7
;

970 
__IO
 
uöt16_t
 
I2SPR
;

971 
uöt16_t
 
RESERVED8
;

972 } 
	tSPI_Ty≥Def
;

980 
__IO
 
uöt16_t
 
CR1
;

981 
uöt16_t
 
RESERVED0
;

982 
__IO
 
uöt16_t
 
CR2
;

983 
uöt16_t
 
RESERVED1
;

984 
__IO
 
uöt16_t
 
SMCR
;

985 
uöt16_t
 
RESERVED2
;

986 
__IO
 
uöt16_t
 
DIER
;

987 
uöt16_t
 
RESERVED3
;

988 
__IO
 
uöt16_t
 
SR
;

989 
uöt16_t
 
RESERVED4
;

990 
__IO
 
uöt16_t
 
EGR
;

991 
uöt16_t
 
RESERVED5
;

992 
__IO
 
uöt16_t
 
CCMR1
;

993 
uöt16_t
 
RESERVED6
;

994 
__IO
 
uöt16_t
 
CCMR2
;

995 
uöt16_t
 
RESERVED7
;

996 
__IO
 
uöt16_t
 
CCER
;

997 
uöt16_t
 
RESERVED8
;

998 
__IO
 
uöt16_t
 
CNT
;

999 
uöt16_t
 
RESERVED9
;

1000 
__IO
 
uöt16_t
 
PSC
;

1001 
uöt16_t
 
RESERVED10
;

1002 
__IO
 
uöt16_t
 
ARR
;

1003 
uöt16_t
 
RESERVED11
;

1004 
__IO
 
uöt16_t
 
RCR
;

1005 
uöt16_t
 
RESERVED12
;

1006 
__IO
 
uöt16_t
 
CCR1
;

1007 
uöt16_t
 
RESERVED13
;

1008 
__IO
 
uöt16_t
 
CCR2
;

1009 
uöt16_t
 
RESERVED14
;

1010 
__IO
 
uöt16_t
 
CCR3
;

1011 
uöt16_t
 
RESERVED15
;

1012 
__IO
 
uöt16_t
 
CCR4
;

1013 
uöt16_t
 
RESERVED16
;

1014 
__IO
 
uöt16_t
 
BDTR
;

1015 
uöt16_t
 
RESERVED17
;

1016 
__IO
 
uöt16_t
 
DCR
;

1017 
uöt16_t
 
RESERVED18
;

1018 
__IO
 
uöt16_t
 
DMAR
;

1019 
uöt16_t
 
RESERVED19
;

1020 } 
	tTIM_Ty≥Def
;

1028 
__IO
 
uöt16_t
 
SR
;

1029 
uöt16_t
 
RESERVED0
;

1030 
__IO
 
uöt16_t
 
DR
;

1031 
uöt16_t
 
RESERVED1
;

1032 
__IO
 
uöt16_t
 
BRR
;

1033 
uöt16_t
 
RESERVED2
;

1034 
__IO
 
uöt16_t
 
CR1
;

1035 
uöt16_t
 
RESERVED3
;

1036 
__IO
 
uöt16_t
 
CR2
;

1037 
uöt16_t
 
RESERVED4
;

1038 
__IO
 
uöt16_t
 
CR3
;

1039 
uöt16_t
 
RESERVED5
;

1040 
__IO
 
uöt16_t
 
GTPR
;

1041 
uöt16_t
 
RESERVED6
;

1042 } 
	tUSART_Ty≥Def
;

1050 
__IO
 
uöt32_t
 
CR
;

1051 
__IO
 
uöt32_t
 
CFR
;

1052 
__IO
 
uöt32_t
 
SR
;

1053 } 
	tWWDG_Ty≥Def
;

1063 
	#PERIPH_BB_BASE
 ((
uöt32_t
)0x42000000Ë

	)

1064 
	#SRAM_BB_BASE
 ((
uöt32_t
)0x22000000Ë

	)

1066 
	#SRAM_BASE
 ((
uöt32_t
)0x20000000Ë

	)

1067 
	#PERIPH_BASE
 ((
uöt32_t
)0x40000000Ë

	)

1069 
	#FSMC_R_BASE
 ((
uöt32_t
)0xA0000000Ë

	)

1072 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1073 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000)

	)

1074 
	#AHBPERIPH_BASE
 (
PERIPH_BASE
 + 0x20000)

	)

1076 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1077 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1078 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1079 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1080 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1081 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1082 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1083 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1084 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1085 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1086 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1087 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1088 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1089 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1090 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1091 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1092 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1093 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1094 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1095 
	#BKP_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

1096 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1097 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1099 
	#AFIO_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1100 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1101 
	#GPIOA_BASE
 (
APB2PERIPH_BASE
 + 0x0800)

	)

1102 
	#GPIOB_BASE
 (
APB2PERIPH_BASE
 + 0x0C00)

	)

1103 
	#GPIOC_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1104 
	#GPIOD_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1105 
	#GPIOE_BASE
 (
APB2PERIPH_BASE
 + 0x1800)

	)

1106 
	#GPIOF_BASE
 (
APB2PERIPH_BASE
 + 0x1C00)

	)

1107 
	#GPIOG_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1108 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2400)

	)

1109 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2800)

	)

1110 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1111 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1112 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

1113 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1114 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1116 
	#SDIO_BASE
 (
PERIPH_BASE
 + 0x18000)

	)

1118 
	#DMA1_BASE
 (
AHBPERIPH_BASE
 + 0x0000)

	)

1119 
	#DMA1_Ch™√l1_BASE
 (
AHBPERIPH_BASE
 + 0x0008)

	)

1120 
	#DMA1_Ch™√l2_BASE
 (
AHBPERIPH_BASE
 + 0x001C)

	)

1121 
	#DMA1_Ch™√l3_BASE
 (
AHBPERIPH_BASE
 + 0x0030)

	)

1122 
	#DMA1_Ch™√l4_BASE
 (
AHBPERIPH_BASE
 + 0x0044)

	)

1123 
	#DMA1_Ch™√l5_BASE
 (
AHBPERIPH_BASE
 + 0x0058)

	)

1124 
	#DMA1_Ch™√l6_BASE
 (
AHBPERIPH_BASE
 + 0x006C)

	)

1125 
	#DMA1_Ch™√l7_BASE
 (
AHBPERIPH_BASE
 + 0x0080)

	)

1126 
	#DMA2_BASE
 (
AHBPERIPH_BASE
 + 0x0400)

	)

1127 
	#DMA2_Ch™√l1_BASE
 (
AHBPERIPH_BASE
 + 0x0408)

	)

1128 
	#DMA2_Ch™√l2_BASE
 (
AHBPERIPH_BASE
 + 0x041C)

	)

1129 
	#DMA2_Ch™√l3_BASE
 (
AHBPERIPH_BASE
 + 0x0430)

	)

1130 
	#DMA2_Ch™√l4_BASE
 (
AHBPERIPH_BASE
 + 0x0444)

	)

1131 
	#DMA2_Ch™√l5_BASE
 (
AHBPERIPH_BASE
 + 0x0458)

	)

1132 
	#RCC_BASE
 (
AHBPERIPH_BASE
 + 0x1000)

	)

1133 
	#CRC_BASE
 (
AHBPERIPH_BASE
 + 0x3000)

	)

1135 
	#FLASH_R_BASE
 (
AHBPERIPH_BASE
 + 0x2000Ë

	)

1136 
	#OB_BASE
 ((
uöt32_t
)0x1FFFF800Ë

	)

1138 
	#ETH_BASE
 (
AHBPERIPH_BASE
 + 0x8000)

	)

1139 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1140 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1141 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1142 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1144 
	#FSMC_B™k1_R_BASE
 (
FSMC_R_BASE
 + 0x0000Ë

	)

1145 
	#FSMC_B™k1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104Ë

	)

1146 
	#FSMC_B™k2_R_BASE
 (
FSMC_R_BASE
 + 0x0060Ë

	)

1147 
	#FSMC_B™k3_R_BASE
 (
FSMC_R_BASE
 + 0x0080Ë

	)

1148 
	#FSMC_B™k4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0Ë

	)

1150 
	#DBGMCU_BASE
 ((
uöt32_t
)0xE0042000Ë

	)

1160 
	#TIM2
 ((
TIM_Ty≥Def
 *Ë
TIM2_BASE
)

	)

1161 
	#TIM3
 ((
TIM_Ty≥Def
 *Ë
TIM3_BASE
)

	)

1162 
	#TIM4
 ((
TIM_Ty≥Def
 *Ë
TIM4_BASE
)

	)

1163 
	#TIM5
 ((
TIM_Ty≥Def
 *Ë
TIM5_BASE
)

	)

1164 
	#TIM6
 ((
TIM_Ty≥Def
 *Ë
TIM6_BASE
)

	)

1165 
	#TIM7
 ((
TIM_Ty≥Def
 *Ë
TIM7_BASE
)

	)

1166 
	#RTC
 ((
RTC_Ty≥Def
 *Ë
RTC_BASE
)

	)

1167 
	#WWDG
 ((
WWDG_Ty≥Def
 *Ë
WWDG_BASE
)

	)

1168 
	#IWDG
 ((
IWDG_Ty≥Def
 *Ë
IWDG_BASE
)

	)

1169 
	#SPI2
 ((
SPI_Ty≥Def
 *Ë
SPI2_BASE
)

	)

1170 
	#SPI3
 ((
SPI_Ty≥Def
 *Ë
SPI3_BASE
)

	)

1171 
	#USART2
 ((
USART_Ty≥Def
 *Ë
USART2_BASE
)

	)

1172 
	#USART3
 ((
USART_Ty≥Def
 *Ë
USART3_BASE
)

	)

1173 
	#UART4
 ((
USART_Ty≥Def
 *Ë
UART4_BASE
)

	)

1174 
	#UART5
 ((
USART_Ty≥Def
 *Ë
UART5_BASE
)

	)

1175 
	#I2C1
 ((
I2C_Ty≥Def
 *Ë
I2C1_BASE
)

	)

1176 
	#I2C2
 ((
I2C_Ty≥Def
 *Ë
I2C2_BASE
)

	)

1177 
	#CAN1
 ((
CAN_Ty≥Def
 *Ë
CAN1_BASE
)

	)

1178 
	#CAN2
 ((
CAN_Ty≥Def
 *Ë
CAN2_BASE
)

	)

1179 
	#BKP
 ((
BKP_Ty≥Def
 *Ë
BKP_BASE
)

	)

1180 
	#PWR
 ((
PWR_Ty≥Def
 *Ë
PWR_BASE
)

	)

1181 
	#DAC
 ((
DAC_Ty≥Def
 *Ë
DAC_BASE
)

	)

1182 
	#AFIO
 ((
AFIO_Ty≥Def
 *Ë
AFIO_BASE
)

	)

1183 
	#EXTI
 ((
EXTI_Ty≥Def
 *Ë
EXTI_BASE
)

	)

1184 
	#GPIOA
 ((
GPIO_Ty≥Def
 *Ë
GPIOA_BASE
)

	)

1185 
	#GPIOB
 ((
GPIO_Ty≥Def
 *Ë
GPIOB_BASE
)

	)

1186 
	#GPIOC
 ((
GPIO_Ty≥Def
 *Ë
GPIOC_BASE
)

	)

1187 
	#GPIOD
 ((
GPIO_Ty≥Def
 *Ë
GPIOD_BASE
)

	)

1188 
	#GPIOE
 ((
GPIO_Ty≥Def
 *Ë
GPIOE_BASE
)

	)

1189 
	#GPIOF
 ((
GPIO_Ty≥Def
 *Ë
GPIOF_BASE
)

	)

1190 
	#GPIOG
 ((
GPIO_Ty≥Def
 *Ë
GPIOG_BASE
)

	)

1191 
	#ADC1
 ((
ADC_Ty≥Def
 *Ë
ADC1_BASE
)

	)

1192 
	#ADC2
 ((
ADC_Ty≥Def
 *Ë
ADC2_BASE
)

	)

1193 
	#TIM1
 ((
TIM_Ty≥Def
 *Ë
TIM1_BASE
)

	)

1194 
	#SPI1
 ((
SPI_Ty≥Def
 *Ë
SPI1_BASE
)

	)

1195 
	#TIM8
 ((
TIM_Ty≥Def
 *Ë
TIM8_BASE
)

	)

1196 
	#USART1
 ((
USART_Ty≥Def
 *Ë
USART1_BASE
)

	)

1197 
	#ADC3
 ((
ADC_Ty≥Def
 *Ë
ADC3_BASE
)

	)

1198 
	#SDIO
 ((
SDIO_Ty≥Def
 *Ë
SDIO_BASE
)

	)

1199 
	#DMA1
 ((
DMA_Ty≥Def
 *Ë
DMA1_BASE
)

	)

1200 
	#DMA2
 ((
DMA_Ty≥Def
 *Ë
DMA2_BASE
)

	)

1201 
	#DMA1_Ch™√l1
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l1_BASE
)

	)

1202 
	#DMA1_Ch™√l2
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l2_BASE
)

	)

1203 
	#DMA1_Ch™√l3
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l3_BASE
)

	)

1204 
	#DMA1_Ch™√l4
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l4_BASE
)

	)

1205 
	#DMA1_Ch™√l5
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l5_BASE
)

	)

1206 
	#DMA1_Ch™√l6
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l6_BASE
)

	)

1207 
	#DMA1_Ch™√l7
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l7_BASE
)

	)

1208 
	#DMA2_Ch™√l1
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA2_Ch™√l1_BASE
)

	)

1209 
	#DMA2_Ch™√l2
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA2_Ch™√l2_BASE
)

	)

1210 
	#DMA2_Ch™√l3
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA2_Ch™√l3_BASE
)

	)

1211 
	#DMA2_Ch™√l4
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA2_Ch™√l4_BASE
)

	)

1212 
	#DMA2_Ch™√l5
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA2_Ch™√l5_BASE
)

	)

1213 
	#RCC
 ((
RCC_Ty≥Def
 *Ë
RCC_BASE
)

	)

1214 
	#CRC
 ((
CRC_Ty≥Def
 *Ë
CRC_BASE
)

	)

1215 
	#FLASH
 ((
FLASH_Ty≥Def
 *Ë
FLASH_R_BASE
)

	)

1216 
	#OB
 ((
OB_Ty≥Def
 *Ë
OB_BASE
)

	)

1217 
	#ETH
 ((
ETH_Ty≥Def
 *Ë
ETH_BASE
)

	)

1218 
	#FSMC_B™k1
 ((
FSMC_B™k1_Ty≥Def
 *Ë
FSMC_B™k1_R_BASE
)

	)

1219 
	#FSMC_B™k1E
 ((
FSMC_B™k1E_Ty≥Def
 *Ë
FSMC_B™k1E_R_BASE
)

	)

1220 
	#FSMC_B™k2
 ((
FSMC_B™k2_Ty≥Def
 *Ë
FSMC_B™k2_R_BASE
)

	)

1221 
	#FSMC_B™k3
 ((
FSMC_B™k3_Ty≥Def
 *Ë
FSMC_B™k3_R_BASE
)

	)

1222 
	#FSMC_B™k4
 ((
FSMC_B™k4_Ty≥Def
 *Ë
FSMC_B™k4_R_BASE
)

	)

1223 
	#DBGMCU
 ((
DBGMCU_Ty≥Def
 *Ë
DBGMCU_BASE
)

	)

1248 
	#CRC_DR_DR
 ((
uöt32_t
)0xFFFFFFFFË

	)

1252 
	#CRC_IDR_IDR
 ((
uöt8_t
)0xFFË

	)

1256 
	#CRC_CR_RESET
 ((
uöt8_t
)0x01Ë

	)

1265 
	#PWR_CR_LPDS
 ((
uöt16_t
)0x0001Ë

	)

1266 
	#PWR_CR_PDDS
 ((
uöt16_t
)0x0002Ë

	)

1267 
	#PWR_CR_CWUF
 ((
uöt16_t
)0x0004Ë

	)

1268 
	#PWR_CR_CSBF
 ((
uöt16_t
)0x0008Ë

	)

1269 
	#PWR_CR_PVDE
 ((
uöt16_t
)0x0010Ë

	)

1271 
	#PWR_CR_PLS
 ((
uöt16_t
)0x00E0Ë

	)

1272 
	#PWR_CR_PLS_0
 ((
uöt16_t
)0x0020Ë

	)

1273 
	#PWR_CR_PLS_1
 ((
uöt16_t
)0x0040Ë

	)

1274 
	#PWR_CR_PLS_2
 ((
uöt16_t
)0x0080Ë

	)

1277 
	#PWR_CR_PLS_2V2
 ((
uöt16_t
)0x0000Ë

	)

1278 
	#PWR_CR_PLS_2V3
 ((
uöt16_t
)0x0020Ë

	)

1279 
	#PWR_CR_PLS_2V4
 ((
uöt16_t
)0x0040Ë

	)

1280 
	#PWR_CR_PLS_2V5
 ((
uöt16_t
)0x0060Ë

	)

1281 
	#PWR_CR_PLS_2V6
 ((
uöt16_t
)0x0080Ë

	)

1282 
	#PWR_CR_PLS_2V7
 ((
uöt16_t
)0x00A0Ë

	)

1283 
	#PWR_CR_PLS_2V8
 ((
uöt16_t
)0x00C0Ë

	)

1284 
	#PWR_CR_PLS_2V9
 ((
uöt16_t
)0x00E0Ë

	)

1286 
	#PWR_CR_DBP
 ((
uöt16_t
)0x0100Ë

	)

1290 
	#PWR_CSR_WUF
 ((
uöt16_t
)0x0001Ë

	)

1291 
	#PWR_CSR_SBF
 ((
uöt16_t
)0x0002Ë

	)

1292 
	#PWR_CSR_PVDO
 ((
uöt16_t
)0x0004Ë

	)

1293 
	#PWR_CSR_EWUP
 ((
uöt16_t
)0x0100Ë

	)

1302 
	#BKP_DR1_D
 ((
uöt16_t
)0xFFFFË

	)

1305 
	#BKP_DR2_D
 ((
uöt16_t
)0xFFFFË

	)

1308 
	#BKP_DR3_D
 ((
uöt16_t
)0xFFFFË

	)

1311 
	#BKP_DR4_D
 ((
uöt16_t
)0xFFFFË

	)

1314 
	#BKP_DR5_D
 ((
uöt16_t
)0xFFFFË

	)

1317 
	#BKP_DR6_D
 ((
uöt16_t
)0xFFFFË

	)

1320 
	#BKP_DR7_D
 ((
uöt16_t
)0xFFFFË

	)

1323 
	#BKP_DR8_D
 ((
uöt16_t
)0xFFFFË

	)

1326 
	#BKP_DR9_D
 ((
uöt16_t
)0xFFFFË

	)

1329 
	#BKP_DR10_D
 ((
uöt16_t
)0xFFFFË

	)

1332 
	#BKP_DR11_D
 ((
uöt16_t
)0xFFFFË

	)

1335 
	#BKP_DR12_D
 ((
uöt16_t
)0xFFFFË

	)

1338 
	#BKP_DR13_D
 ((
uöt16_t
)0xFFFFË

	)

1341 
	#BKP_DR14_D
 ((
uöt16_t
)0xFFFFË

	)

1344 
	#BKP_DR15_D
 ((
uöt16_t
)0xFFFFË

	)

1347 
	#BKP_DR16_D
 ((
uöt16_t
)0xFFFFË

	)

1350 
	#BKP_DR17_D
 ((
uöt16_t
)0xFFFFË

	)

1353 
	#BKP_DR18_D
 ((
uöt16_t
)0xFFFFË

	)

1356 
	#BKP_DR19_D
 ((
uöt16_t
)0xFFFFË

	)

1359 
	#BKP_DR20_D
 ((
uöt16_t
)0xFFFFË

	)

1362 
	#BKP_DR21_D
 ((
uöt16_t
)0xFFFFË

	)

1365 
	#BKP_DR22_D
 ((
uöt16_t
)0xFFFFË

	)

1368 
	#BKP_DR23_D
 ((
uöt16_t
)0xFFFFË

	)

1371 
	#BKP_DR24_D
 ((
uöt16_t
)0xFFFFË

	)

1374 
	#BKP_DR25_D
 ((
uöt16_t
)0xFFFFË

	)

1377 
	#BKP_DR26_D
 ((
uöt16_t
)0xFFFFË

	)

1380 
	#BKP_DR27_D
 ((
uöt16_t
)0xFFFFË

	)

1383 
	#BKP_DR28_D
 ((
uöt16_t
)0xFFFFË

	)

1386 
	#BKP_DR29_D
 ((
uöt16_t
)0xFFFFË

	)

1389 
	#BKP_DR30_D
 ((
uöt16_t
)0xFFFFË

	)

1392 
	#BKP_DR31_D
 ((
uöt16_t
)0xFFFFË

	)

1395 
	#BKP_DR32_D
 ((
uöt16_t
)0xFFFFË

	)

1398 
	#BKP_DR33_D
 ((
uöt16_t
)0xFFFFË

	)

1401 
	#BKP_DR34_D
 ((
uöt16_t
)0xFFFFË

	)

1404 
	#BKP_DR35_D
 ((
uöt16_t
)0xFFFFË

	)

1407 
	#BKP_DR36_D
 ((
uöt16_t
)0xFFFFË

	)

1410 
	#BKP_DR37_D
 ((
uöt16_t
)0xFFFFË

	)

1413 
	#BKP_DR38_D
 ((
uöt16_t
)0xFFFFË

	)

1416 
	#BKP_DR39_D
 ((
uöt16_t
)0xFFFFË

	)

1419 
	#BKP_DR40_D
 ((
uöt16_t
)0xFFFFË

	)

1422 
	#BKP_DR41_D
 ((
uöt16_t
)0xFFFFË

	)

1425 
	#BKP_DR42_D
 ((
uöt16_t
)0xFFFFË

	)

1428 
	#BKP_RTCCR_CAL
 ((
uöt16_t
)0x007FË

	)

1429 
	#BKP_RTCCR_CCO
 ((
uöt16_t
)0x0080Ë

	)

1430 
	#BKP_RTCCR_ASOE
 ((
uöt16_t
)0x0100Ë

	)

1431 
	#BKP_RTCCR_ASOS
 ((
uöt16_t
)0x0200Ë

	)

1434 
	#BKP_CR_TPE
 ((
uöt8_t
)0x01Ë

	)

1435 
	#BKP_CR_TPAL
 ((
uöt8_t
)0x02Ë

	)

1438 
	#BKP_CSR_CTE
 ((
uöt16_t
)0x0001Ë

	)

1439 
	#BKP_CSR_CTI
 ((
uöt16_t
)0x0002Ë

	)

1440 
	#BKP_CSR_TPIE
 ((
uöt16_t
)0x0004Ë

	)

1441 
	#BKP_CSR_TEF
 ((
uöt16_t
)0x0100Ë

	)

1442 
	#BKP_CSR_TIF
 ((
uöt16_t
)0x0200Ë

	)

1451 
	#RCC_CR_HSION
 ((
uöt32_t
)0x00000001Ë

	)

1452 
	#RCC_CR_HSIRDY
 ((
uöt32_t
)0x00000002Ë

	)

1453 
	#RCC_CR_HSITRIM
 ((
uöt32_t
)0x000000F8Ë

	)

1454 
	#RCC_CR_HSICAL
 ((
uöt32_t
)0x0000FF00Ë

	)

1455 
	#RCC_CR_HSEON
 ((
uöt32_t
)0x00010000Ë

	)

1456 
	#RCC_CR_HSERDY
 ((
uöt32_t
)0x00020000Ë

	)

1457 
	#RCC_CR_HSEBYP
 ((
uöt32_t
)0x00040000Ë

	)

1458 
	#RCC_CR_CSSON
 ((
uöt32_t
)0x00080000Ë

	)

1459 
	#RCC_CR_PLLON
 ((
uöt32_t
)0x01000000Ë

	)

1460 
	#RCC_CR_PLLRDY
 ((
uöt32_t
)0x02000000Ë

	)

1462 #ifde‡
STM32F10X_CL


1463 
	#RCC_CR_PLL2ON
 ((
uöt32_t
)0x04000000Ë

	)

1464 
	#RCC_CR_PLL2RDY
 ((
uöt32_t
)0x08000000Ë

	)

1465 
	#RCC_CR_PLL3ON
 ((
uöt32_t
)0x10000000Ë

	)

1466 
	#RCC_CR_PLL3RDY
 ((
uöt32_t
)0x20000000Ë

	)

1471 
	#RCC_CFGR_SW
 ((
uöt32_t
)0x00000003Ë

	)

1472 
	#RCC_CFGR_SW_0
 ((
uöt32_t
)0x00000001Ë

	)

1473 
	#RCC_CFGR_SW_1
 ((
uöt32_t
)0x00000002Ë

	)

1475 
	#RCC_CFGR_SW_HSI
 ((
uöt32_t
)0x00000000Ë

	)

1476 
	#RCC_CFGR_SW_HSE
 ((
uöt32_t
)0x00000001Ë

	)

1477 
	#RCC_CFGR_SW_PLL
 ((
uöt32_t
)0x00000002Ë

	)

1480 
	#RCC_CFGR_SWS
 ((
uöt32_t
)0x0000000CË

	)

1481 
	#RCC_CFGR_SWS_0
 ((
uöt32_t
)0x00000004Ë

	)

1482 
	#RCC_CFGR_SWS_1
 ((
uöt32_t
)0x00000008Ë

	)

1484 
	#RCC_CFGR_SWS_HSI
 ((
uöt32_t
)0x00000000Ë

	)

1485 
	#RCC_CFGR_SWS_HSE
 ((
uöt32_t
)0x00000004Ë

	)

1486 
	#RCC_CFGR_SWS_PLL
 ((
uöt32_t
)0x00000008Ë

	)

1489 
	#RCC_CFGR_HPRE
 ((
uöt32_t
)0x000000F0Ë

	)

1490 
	#RCC_CFGR_HPRE_0
 ((
uöt32_t
)0x00000010Ë

	)

1491 
	#RCC_CFGR_HPRE_1
 ((
uöt32_t
)0x00000020Ë

	)

1492 
	#RCC_CFGR_HPRE_2
 ((
uöt32_t
)0x00000040Ë

	)

1493 
	#RCC_CFGR_HPRE_3
 ((
uöt32_t
)0x00000080Ë

	)

1495 
	#RCC_CFGR_HPRE_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

1496 
	#RCC_CFGR_HPRE_DIV2
 ((
uöt32_t
)0x00000080Ë

	)

1497 
	#RCC_CFGR_HPRE_DIV4
 ((
uöt32_t
)0x00000090Ë

	)

1498 
	#RCC_CFGR_HPRE_DIV8
 ((
uöt32_t
)0x000000A0Ë

	)

1499 
	#RCC_CFGR_HPRE_DIV16
 ((
uöt32_t
)0x000000B0Ë

	)

1500 
	#RCC_CFGR_HPRE_DIV64
 ((
uöt32_t
)0x000000C0Ë

	)

1501 
	#RCC_CFGR_HPRE_DIV128
 ((
uöt32_t
)0x000000D0Ë

	)

1502 
	#RCC_CFGR_HPRE_DIV256
 ((
uöt32_t
)0x000000E0Ë

	)

1503 
	#RCC_CFGR_HPRE_DIV512
 ((
uöt32_t
)0x000000F0Ë

	)

1506 
	#RCC_CFGR_PPRE1
 ((
uöt32_t
)0x00000700Ë

	)

1507 
	#RCC_CFGR_PPRE1_0
 ((
uöt32_t
)0x00000100Ë

	)

1508 
	#RCC_CFGR_PPRE1_1
 ((
uöt32_t
)0x00000200Ë

	)

1509 
	#RCC_CFGR_PPRE1_2
 ((
uöt32_t
)0x00000400Ë

	)

1511 
	#RCC_CFGR_PPRE1_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

1512 
	#RCC_CFGR_PPRE1_DIV2
 ((
uöt32_t
)0x00000400Ë

	)

1513 
	#RCC_CFGR_PPRE1_DIV4
 ((
uöt32_t
)0x00000500Ë

	)

1514 
	#RCC_CFGR_PPRE1_DIV8
 ((
uöt32_t
)0x00000600Ë

	)

1515 
	#RCC_CFGR_PPRE1_DIV16
 ((
uöt32_t
)0x00000700Ë

	)

1518 
	#RCC_CFGR_PPRE2
 ((
uöt32_t
)0x00003800Ë

	)

1519 
	#RCC_CFGR_PPRE2_0
 ((
uöt32_t
)0x00000800Ë

	)

1520 
	#RCC_CFGR_PPRE2_1
 ((
uöt32_t
)0x00001000Ë

	)

1521 
	#RCC_CFGR_PPRE2_2
 ((
uöt32_t
)0x00002000Ë

	)

1523 
	#RCC_CFGR_PPRE2_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

1524 
	#RCC_CFGR_PPRE2_DIV2
 ((
uöt32_t
)0x00002000Ë

	)

1525 
	#RCC_CFGR_PPRE2_DIV4
 ((
uöt32_t
)0x00002800Ë

	)

1526 
	#RCC_CFGR_PPRE2_DIV8
 ((
uöt32_t
)0x00003000Ë

	)

1527 
	#RCC_CFGR_PPRE2_DIV16
 ((
uöt32_t
)0x00003800Ë

	)

1530 
	#RCC_CFGR_ADCPRE
 ((
uöt32_t
)0x0000C000Ë

	)

1531 
	#RCC_CFGR_ADCPRE_0
 ((
uöt32_t
)0x00004000Ë

	)

1532 
	#RCC_CFGR_ADCPRE_1
 ((
uöt32_t
)0x00008000Ë

	)

1534 
	#RCC_CFGR_ADCPRE_DIV2
 ((
uöt32_t
)0x00000000Ë

	)

1535 
	#RCC_CFGR_ADCPRE_DIV4
 ((
uöt32_t
)0x00004000Ë

	)

1536 
	#RCC_CFGR_ADCPRE_DIV6
 ((
uöt32_t
)0x00008000Ë

	)

1537 
	#RCC_CFGR_ADCPRE_DIV8
 ((
uöt32_t
)0x0000C000Ë

	)

1539 
	#RCC_CFGR_PLLSRC
 ((
uöt32_t
)0x00010000Ë

	)

1541 
	#RCC_CFGR_PLLXTPRE
 ((
uöt32_t
)0x00020000Ë

	)

1544 
	#RCC_CFGR_PLLMULL
 ((
uöt32_t
)0x003C0000Ë

	)

1545 
	#RCC_CFGR_PLLMULL_0
 ((
uöt32_t
)0x00040000Ë

	)

1546 
	#RCC_CFGR_PLLMULL_1
 ((
uöt32_t
)0x00080000Ë

	)

1547 
	#RCC_CFGR_PLLMULL_2
 ((
uöt32_t
)0x00100000Ë

	)

1548 
	#RCC_CFGR_PLLMULL_3
 ((
uöt32_t
)0x00200000Ë

	)

1550 #ifde‡
STM32F10X_CL


1551 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
uöt32_t
)0x00000000Ë

	)

1552 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
uöt32_t
)0x00010000Ë

	)

1554 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
uöt32_t
)0x00000000Ë

	)

1555 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
uöt32_t
)0x00020000Ë

	)

1557 
	#RCC_CFGR_PLLMULL4
 ((
uöt32_t
)0x00080000Ë

	)

1558 
	#RCC_CFGR_PLLMULL5
 ((
uöt32_t
)0x000C0000Ë

	)

1559 
	#RCC_CFGR_PLLMULL6
 ((
uöt32_t
)0x00100000Ë

	)

1560 
	#RCC_CFGR_PLLMULL7
 ((
uöt32_t
)0x00140000Ë

	)

1561 
	#RCC_CFGR_PLLMULL8
 ((
uöt32_t
)0x00180000Ë

	)

1562 
	#RCC_CFGR_PLLMULL9
 ((
uöt32_t
)0x001C0000Ë

	)

1563 
	#RCC_CFGR_PLLMULL6_5
 ((
uöt32_t
)0x00340000Ë

	)

1565 
	#RCC_CFGR_OTGFSPRE
 ((
uöt32_t
)0x00400000Ë

	)

1568 
	#RCC_CFGR_MCO
 ((
uöt32_t
)0x0F000000Ë

	)

1569 
	#RCC_CFGR_MCO_0
 ((
uöt32_t
)0x01000000Ë

	)

1570 
	#RCC_CFGR_MCO_1
 ((
uöt32_t
)0x02000000Ë

	)

1571 
	#RCC_CFGR_MCO_2
 ((
uöt32_t
)0x04000000Ë

	)

1572 
	#RCC_CFGR_MCO_3
 ((
uöt32_t
)0x08000000Ë

	)

1574 
	#RCC_CFGR_MCO_NOCLOCK
 ((
uöt32_t
)0x00000000Ë

	)

1575 
	#RCC_CFGR_MCO_SYSCLK
 ((
uöt32_t
)0x04000000Ë

	)

1576 
	#RCC_CFGR_MCO_HSI
 ((
uöt32_t
)0x05000000Ë

	)

1577 
	#RCC_CFGR_MCO_HSE
 ((
uöt32_t
)0x06000000Ë

	)

1578 
	#RCC_CFGR_MCO_PLLCLK_Div2
 ((
uöt32_t
)0x07000000Ë

	)

1579 
	#RCC_CFGR_MCO_PLL2CLK
 ((
uöt32_t
)0x08000000Ë

	)

1580 
	#RCC_CFGR_MCO_PLL3CLK_Div2
 ((
uöt32_t
)0x09000000Ë

	)

1581 
	#RCC_CFGR_MCO_Ext_HSE
 ((
uöt32_t
)0x0A000000Ë

	)

1582 
	#RCC_CFGR_MCO_PLL3CLK
 ((
uöt32_t
)0x0B000000Ë

	)

1584 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
uöt32_t
)0x00000000Ë

	)

1585 
	#RCC_CFGR_PLLSRC_HSE
 ((
uöt32_t
)0x00010000Ë

	)

1587 
	#RCC_CFGR_PLLXTPRE_HSE
 ((
uöt32_t
)0x00000000Ë

	)

1588 
	#RCC_CFGR_PLLXTPRE_HSE_Div2
 ((
uöt32_t
)0x00020000Ë

	)

1590 
	#RCC_CFGR_PLLMULL2
 ((
uöt32_t
)0x00000000Ë

	)

1591 
	#RCC_CFGR_PLLMULL3
 ((
uöt32_t
)0x00040000Ë

	)

1592 
	#RCC_CFGR_PLLMULL4
 ((
uöt32_t
)0x00080000Ë

	)

1593 
	#RCC_CFGR_PLLMULL5
 ((
uöt32_t
)0x000C0000Ë

	)

1594 
	#RCC_CFGR_PLLMULL6
 ((
uöt32_t
)0x00100000Ë

	)

1595 
	#RCC_CFGR_PLLMULL7
 ((
uöt32_t
)0x00140000Ë

	)

1596 
	#RCC_CFGR_PLLMULL8
 ((
uöt32_t
)0x00180000Ë

	)

1597 
	#RCC_CFGR_PLLMULL9
 ((
uöt32_t
)0x001C0000Ë

	)

1598 
	#RCC_CFGR_PLLMULL10
 ((
uöt32_t
)0x00200000Ë

	)

1599 
	#RCC_CFGR_PLLMULL11
 ((
uöt32_t
)0x00240000Ë

	)

1600 
	#RCC_CFGR_PLLMULL12
 ((
uöt32_t
)0x00280000Ë

	)

1601 
	#RCC_CFGR_PLLMULL13
 ((
uöt32_t
)0x002C0000Ë

	)

1602 
	#RCC_CFGR_PLLMULL14
 ((
uöt32_t
)0x00300000Ë

	)

1603 
	#RCC_CFGR_PLLMULL15
 ((
uöt32_t
)0x00340000Ë

	)

1604 
	#RCC_CFGR_PLLMULL16
 ((
uöt32_t
)0x00380000Ë

	)

1605 
	#RCC_CFGR_USBPRE
 ((
uöt32_t
)0x00400000Ë

	)

1608 
	#RCC_CFGR_MCO
 ((
uöt32_t
)0x07000000Ë

	)

1609 
	#RCC_CFGR_MCO_0
 ((
uöt32_t
)0x01000000Ë

	)

1610 
	#RCC_CFGR_MCO_1
 ((
uöt32_t
)0x02000000Ë

	)

1611 
	#RCC_CFGR_MCO_2
 ((
uöt32_t
)0x04000000Ë

	)

1613 
	#RCC_CFGR_MCO_NOCLOCK
 ((
uöt32_t
)0x00000000Ë

	)

1614 
	#RCC_CFGR_MCO_SYSCLK
 ((
uöt32_t
)0x04000000Ë

	)

1615 
	#RCC_CFGR_MCO_HSI
 ((
uöt32_t
)0x05000000Ë

	)

1616 
	#RCC_CFGR_MCO_HSE
 ((
uöt32_t
)0x06000000Ë

	)

1617 
	#RCC_CFGR_MCO_PLL
 ((
uöt32_t
)0x07000000Ë

	)

1621 
	#RCC_CIR_LSIRDYF
 ((
uöt32_t
)0x00000001Ë

	)

1622 
	#RCC_CIR_LSERDYF
 ((
uöt32_t
)0x00000002Ë

	)

1623 
	#RCC_CIR_HSIRDYF
 ((
uöt32_t
)0x00000004Ë

	)

1624 
	#RCC_CIR_HSERDYF
 ((
uöt32_t
)0x00000008Ë

	)

1625 
	#RCC_CIR_PLLRDYF
 ((
uöt32_t
)0x00000010Ë

	)

1626 
	#RCC_CIR_CSSF
 ((
uöt32_t
)0x00000080Ë

	)

1627 
	#RCC_CIR_LSIRDYIE
 ((
uöt32_t
)0x00000100Ë

	)

1628 
	#RCC_CIR_LSERDYIE
 ((
uöt32_t
)0x00000200Ë

	)

1629 
	#RCC_CIR_HSIRDYIE
 ((
uöt32_t
)0x00000400Ë

	)

1630 
	#RCC_CIR_HSERDYIE
 ((
uöt32_t
)0x00000800Ë

	)

1631 
	#RCC_CIR_PLLRDYIE
 ((
uöt32_t
)0x00001000Ë

	)

1632 
	#RCC_CIR_LSIRDYC
 ((
uöt32_t
)0x00010000Ë

	)

1633 
	#RCC_CIR_LSERDYC
 ((
uöt32_t
)0x00020000Ë

	)

1634 
	#RCC_CIR_HSIRDYC
 ((
uöt32_t
)0x00040000Ë

	)

1635 
	#RCC_CIR_HSERDYC
 ((
uöt32_t
)0x00080000Ë

	)

1636 
	#RCC_CIR_PLLRDYC
 ((
uöt32_t
)0x00100000Ë

	)

1637 
	#RCC_CIR_CSSC
 ((
uöt32_t
)0x00800000Ë

	)

1639 #ifde‡
STM32F10X_CL


1640 
	#RCC_CIR_PLL2RDYF
 ((
uöt32_t
)0x00000020Ë

	)

1641 
	#RCC_CIR_PLL3RDYF
 ((
uöt32_t
)0x00000040Ë

	)

1642 
	#RCC_CIR_PLL2RDYIE
 ((
uöt32_t
)0x00002000Ë

	)

1643 
	#RCC_CIR_PLL3RDYIE
 ((
uöt32_t
)0x00004000Ë

	)

1644 
	#RCC_CIR_PLL2RDYC
 ((
uöt32_t
)0x00200000Ë

	)

1645 
	#RCC_CIR_PLL3RDYC
 ((
uöt32_t
)0x00400000Ë

	)

1649 
	#RCC_APB2RSTR_AFIORST
 ((
uöt16_t
)0x0001Ë

	)

1650 
	#RCC_APB2RSTR_IOPARST
 ((
uöt16_t
)0x0004Ë

	)

1651 
	#RCC_APB2RSTR_IOPBRST
 ((
uöt16_t
)0x0008Ë

	)

1652 
	#RCC_APB2RSTR_IOPCRST
 ((
uöt16_t
)0x0010Ë

	)

1653 
	#RCC_APB2RSTR_IOPDRST
 ((
uöt16_t
)0x0020Ë

	)

1654 
	#RCC_APB2RSTR_ADC1RST
 ((
uöt16_t
)0x0200Ë

	)

1655 
	#RCC_APB2RSTR_ADC2RST
 ((
uöt16_t
)0x0400Ë

	)

1656 
	#RCC_APB2RSTR_TIM1RST
 ((
uöt16_t
)0x0800Ë

	)

1657 
	#RCC_APB2RSTR_SPI1RST
 ((
uöt16_t
)0x1000Ë

	)

1658 
	#RCC_APB2RSTR_USART1RST
 ((
uöt16_t
)0x4000Ë

	)

1660 #i‚de‡
STM32F10X_LD


1661 
	#RCC_APB2RSTR_IOPERST
 ((
uöt16_t
)0x0040Ë

	)

1664 #ifde‡
STM32F10X_HD


1665 
	#RCC_APB2RSTR_IOPFRST
 ((
uöt16_t
)0x0080Ë

	)

1666 
	#RCC_APB2RSTR_IOPGRST
 ((
uöt16_t
)0x0100Ë

	)

1667 
	#RCC_APB2RSTR_TIM8RST
 ((
uöt16_t
)0x2000Ë

	)

1668 
	#RCC_APB2RSTR_ADC3RST
 ((
uöt16_t
)0x8000Ë

	)

1672 
	#RCC_APB1RSTR_TIM2RST
 ((
uöt32_t
)0x00000001Ë

	)

1673 
	#RCC_APB1RSTR_TIM3RST
 ((
uöt32_t
)0x00000002Ë

	)

1674 
	#RCC_APB1RSTR_WWDGRST
 ((
uöt32_t
)0x00000800Ë

	)

1675 
	#RCC_APB1RSTR_USART2RST
 ((
uöt32_t
)0x00020000Ë

	)

1676 
	#RCC_APB1RSTR_I2C1RST
 ((
uöt32_t
)0x00200000Ë

	)

1677 
	#RCC_APB1RSTR_CAN1RST
 ((
uöt32_t
)0x02000000Ë

	)

1678 
	#RCC_APB1RSTR_BKPRST
 ((
uöt32_t
)0x08000000Ë

	)

1679 
	#RCC_APB1RSTR_PWRRST
 ((
uöt32_t
)0x10000000Ë

	)

1681 #i‚de‡
STM32F10X_LD


1682 
	#RCC_APB1RSTR_TIM4RST
 ((
uöt32_t
)0x00000004Ë

	)

1683 
	#RCC_APB1RSTR_SPI2RST
 ((
uöt32_t
)0x00004000Ë

	)

1684 
	#RCC_APB1RSTR_USART3RST
 ((
uöt32_t
)0x00040000Ë

	)

1685 
	#RCC_APB1RSTR_I2C2RST
 ((
uöt32_t
)0x00400000Ë

	)

1688 #i‡
deföed
 (
STM32F10X_HD
Ë|| deföed (
STM32F10X_MD
Ë|| deföed (
STM32F10X_LD
)

1689 
	#RCC_APB1RSTR_USBRST
 ((
uöt32_t
)0x00800000Ë

	)

1692 #i‡
deföed
 (
STM32F10X_HD
Ë|| deföed (
STM32F10X_CL
)

1693 
	#RCC_APB1RSTR_TIM5RST
 ((
uöt32_t
)0x00000008Ë

	)

1694 
	#RCC_APB1RSTR_TIM6RST
 ((
uöt32_t
)0x00000010Ë

	)

1695 
	#RCC_APB1RSTR_TIM7RST
 ((
uöt32_t
)0x00000020Ë

	)

1696 
	#RCC_APB1RSTR_SPI3RST
 ((
uöt32_t
)0x00008000Ë

	)

1697 
	#RCC_APB1RSTR_UART4RST
 ((
uöt32_t
)0x00080000Ë

	)

1698 
	#RCC_APB1RSTR_UART5RST
 ((
uöt32_t
)0x00100000Ë

	)

1699 
	#RCC_APB1RSTR_DACRST
 ((
uöt32_t
)0x20000000Ë

	)

1702 #ifde‡
STM32F10X_CL


1703 
	#RCC_APB1RSTR_CAN2RST
 ((
uöt32_t
)0x08000000Ë

	)

1707 
	#RCC_AHBENR_DMA1EN
 ((
uöt16_t
)0x0001Ë

	)

1708 
	#RCC_AHBENR_SRAMEN
 ((
uöt16_t
)0x0004Ë

	)

1709 
	#RCC_AHBENR_FLITFEN
 ((
uöt16_t
)0x0010Ë

	)

1710 
	#RCC_AHBENR_CRCEN
 ((
uöt16_t
)0x0040Ë

	)

1712 #i‡
deföed
 (
STM32F10X_HD
Ë|| deföed (
STM32F10X_CL
)

1713 
	#RCC_AHBENR_DMA2EN
 ((
uöt16_t
)0x0002Ë

	)

1716 #ifde‡
STM32F10X_HD


1717 
	#RCC_AHBENR_FSMCEN
 ((
uöt16_t
)0x0100Ë

	)

1718 
	#RCC_AHBENR_SDIOEN
 ((
uöt16_t
)0x0400Ë

	)

1721 #ifde‡
STM32F10X_CL


1722 
	#RCC_AHBENR_OTGFSEN
 ((
uöt32_t
)0x00001000Ë

	)

1723 
	#RCC_AHBENR_ETHMACEN
 ((
uöt32_t
)0x00004000Ë

	)

1724 
	#RCC_AHBENR_ETHMACTXEN
 ((
uöt32_t
)0x00008000Ë

	)

1725 
	#RCC_AHBENR_ETHMACRXEN
 ((
uöt32_t
)0x00010000Ë

	)

1729 
	#RCC_APB2ENR_AFIOEN
 ((
uöt16_t
)0x0001Ë

	)

1730 
	#RCC_APB2ENR_IOPAEN
 ((
uöt16_t
)0x0004Ë

	)

1731 
	#RCC_APB2ENR_IOPBEN
 ((
uöt16_t
)0x0008Ë

	)

1732 
	#RCC_APB2ENR_IOPCEN
 ((
uöt16_t
)0x0010Ë

	)

1733 
	#RCC_APB2ENR_IOPDEN
 ((
uöt16_t
)0x0020Ë

	)

1734 
	#RCC_APB2ENR_ADC1EN
 ((
uöt16_t
)0x0200Ë

	)

1735 
	#RCC_APB2ENR_ADC2EN
 ((
uöt16_t
)0x0400Ë

	)

1736 
	#RCC_APB2ENR_TIM1EN
 ((
uöt16_t
)0x0800Ë

	)

1737 
	#RCC_APB2ENR_SPI1EN
 ((
uöt16_t
)0x1000Ë

	)

1738 
	#RCC_APB2ENR_USART1EN
 ((
uöt16_t
)0x4000Ë

	)

1740 #i‚de‡
STM32F10X_LD


1741 
	#RCC_APB2ENR_IOPEEN
 ((
uöt16_t
)0x0040Ë

	)

1744 #ifde‡
STM32F10X_HD


1745 
	#RCC_APB2ENR_IOPFEN
 ((
uöt16_t
)0x0080Ë

	)

1746 
	#RCC_APB2ENR_IOPGEN
 ((
uöt16_t
)0x0100Ë

	)

1747 
	#RCC_APB2ENR_TIM8EN
 ((
uöt16_t
)0x2000Ë

	)

1748 
	#RCC_APB2ENR_ADC3EN
 ((
uöt16_t
)0x8000Ë

	)

1752 
	#RCC_APB1ENR_TIM2EN
 ((
uöt32_t
)0x00000001Ë

	)

1753 
	#RCC_APB1ENR_TIM3EN
 ((
uöt32_t
)0x00000002Ë

	)

1754 
	#RCC_APB1ENR_WWDGEN
 ((
uöt32_t
)0x00000800Ë

	)

1755 
	#RCC_APB1ENR_USART2EN
 ((
uöt32_t
)0x00020000Ë

	)

1756 
	#RCC_APB1ENR_I2C1EN
 ((
uöt32_t
)0x00200000Ë

	)

1757 
	#RCC_APB1ENR_CAN1EN
 ((
uöt32_t
)0x02000000Ë

	)

1758 
	#RCC_APB1ENR_BKPEN
 ((
uöt32_t
)0x08000000Ë

	)

1759 
	#RCC_APB1ENR_PWREN
 ((
uöt32_t
)0x10000000Ë

	)

1761 #i‚de‡
STM32F10X_LD


1762 
	#RCC_APB1ENR_TIM4EN
 ((
uöt32_t
)0x00000004Ë

	)

1763 
	#RCC_APB1ENR_SPI2EN
 ((
uöt32_t
)0x00004000Ë

	)

1764 
	#RCC_APB1ENR_USART3EN
 ((
uöt32_t
)0x00040000Ë

	)

1765 
	#RCC_APB1ENR_I2C2EN
 ((
uöt32_t
)0x00400000Ë

	)

1768 #i‡
deföed
 (
STM32F10X_HD
Ë|| deföed (
STM32F10X_MD
Ë|| deföed (
STM32F10X_LD
)

1769 
	#RCC_APB1ENR_USBEN
 ((
uöt32_t
)0x00800000Ë

	)

1772 #i‡
deföed
 (
STM32F10X_HD
Ë|| deföed (
STM32F10X_CL
)

1773 
	#RCC_APB1ENR_TIM5EN
 ((
uöt32_t
)0x00000008Ë

	)

1774 
	#RCC_APB1ENR_TIM6EN
 ((
uöt32_t
)0x00000010Ë

	)

1775 
	#RCC_APB1ENR_TIM7EN
 ((
uöt32_t
)0x00000020Ë

	)

1776 
	#RCC_APB1ENR_SPI3EN
 ((
uöt32_t
)0x00008000Ë

	)

1777 
	#RCC_APB1ENR_UART4EN
 ((
uöt32_t
)0x00080000Ë

	)

1778 
	#RCC_APB1ENR_UART5EN
 ((
uöt32_t
)0x00100000Ë

	)

1779 
	#RCC_APB1ENR_DACEN
 ((
uöt32_t
)0x20000000Ë

	)

1782 #ifde‡
STM32F10X_CL


1783 
	#RCC_APB1ENR_CAN2EN
 ((
uöt32_t
)0x08000000Ë

	)

1787 
	#RCC_BDCR_LSEON
 ((
uöt32_t
)0x00000001Ë

	)

1788 
	#RCC_BDCR_LSERDY
 ((
uöt32_t
)0x00000002Ë

	)

1789 
	#RCC_BDCR_LSEBYP
 ((
uöt32_t
)0x00000004Ë

	)

1791 
	#RCC_BDCR_RTCSEL
 ((
uöt32_t
)0x00000300Ë

	)

1792 
	#RCC_BDCR_RTCSEL_0
 ((
uöt32_t
)0x00000100Ë

	)

1793 
	#RCC_BDCR_RTCSEL_1
 ((
uöt32_t
)0x00000200Ë

	)

1796 
	#RCC_BDCR_RTCSEL_NOCLOCK
 ((
uöt32_t
)0x00000000Ë

	)

1797 
	#RCC_BDCR_RTCSEL_LSE
 ((
uöt32_t
)0x00000100Ë

	)

1798 
	#RCC_BDCR_RTCSEL_LSI
 ((
uöt32_t
)0x00000200Ë

	)

1799 
	#RCC_BDCR_RTCSEL_HSE
 ((
uöt32_t
)0x00000300Ë

	)

1801 
	#RCC_BDCR_RTCEN
 ((
uöt32_t
)0x00008000Ë

	)

1802 
	#RCC_BDCR_BDRST
 ((
uöt32_t
)0x00010000Ë

	)

1805 
	#RCC_CSR_LSION
 ((
uöt32_t
)0x00000001Ë

	)

1806 
	#RCC_CSR_LSIRDY
 ((
uöt32_t
)0x00000002Ë

	)

1807 
	#RCC_CSR_RMVF
 ((
uöt32_t
)0x01000000Ë

	)

1808 
	#RCC_CSR_PINRSTF
 ((
uöt32_t
)0x04000000Ë

	)

1809 
	#RCC_CSR_PORRSTF
 ((
uöt32_t
)0x08000000Ë

	)

1810 
	#RCC_CSR_SFTRSTF
 ((
uöt32_t
)0x10000000Ë

	)

1811 
	#RCC_CSR_IWDGRSTF
 ((
uöt32_t
)0x20000000Ë

	)

1812 
	#RCC_CSR_WWDGRSTF
 ((
uöt32_t
)0x40000000Ë

	)

1813 
	#RCC_CSR_LPWRRSTF
 ((
uöt32_t
)0x80000000Ë

	)

1815 #ifde‡
STM32F10X_CL


1817 
	#RCC_AHBRSTR_OTGFSRST
 ((
uöt32_t
)0x00001000Ë

	)

1818 
	#RCC_AHBRSTR_ETHMACRST
 ((
uöt32_t
)0x00004000Ë

	)

1822 
	#RCC_CFGR2_PREDIV1
 ((
uöt32_t
)0x0000000FË

	)

1823 
	#RCC_CFGR2_PREDIV1_0
 ((
uöt32_t
)0x00000001Ë

	)

1824 
	#RCC_CFGR2_PREDIV1_1
 ((
uöt32_t
)0x00000002Ë

	)

1825 
	#RCC_CFGR2_PREDIV1_2
 ((
uöt32_t
)0x00000004Ë

	)

1826 
	#RCC_CFGR2_PREDIV1_3
 ((
uöt32_t
)0x00000008Ë

	)

1828 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

1829 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
uöt32_t
)0x00000001Ë

	)

1830 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
uöt32_t
)0x00000002Ë

	)

1831 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
uöt32_t
)0x00000003Ë

	)

1832 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
uöt32_t
)0x00000004Ë

	)

1833 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
uöt32_t
)0x00000005Ë

	)

1834 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
uöt32_t
)0x00000006Ë

	)

1835 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
uöt32_t
)0x00000007Ë

	)

1836 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
uöt32_t
)0x00000008Ë

	)

1837 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
uöt32_t
)0x00000009Ë

	)

1838 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
uöt32_t
)0x0000000AË

	)

1839 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
uöt32_t
)0x0000000BË

	)

1840 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
uöt32_t
)0x0000000CË

	)

1841 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
uöt32_t
)0x0000000DË

	)

1842 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
uöt32_t
)0x0000000EË

	)

1843 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
uöt32_t
)0x0000000FË

	)

1846 
	#RCC_CFGR2_PREDIV2
 ((
uöt32_t
)0x000000F0Ë

	)

1847 
	#RCC_CFGR2_PREDIV2_0
 ((
uöt32_t
)0x00000010Ë

	)

1848 
	#RCC_CFGR2_PREDIV2_1
 ((
uöt32_t
)0x00000020Ë

	)

1849 
	#RCC_CFGR2_PREDIV2_2
 ((
uöt32_t
)0x00000040Ë

	)

1850 
	#RCC_CFGR2_PREDIV2_3
 ((
uöt32_t
)0x00000080Ë

	)

1852 
	#RCC_CFGR2_PREDIV2_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

1853 
	#RCC_CFGR2_PREDIV2_DIV2
 ((
uöt32_t
)0x00000010Ë

	)

1854 
	#RCC_CFGR2_PREDIV2_DIV3
 ((
uöt32_t
)0x00000020Ë

	)

1855 
	#RCC_CFGR2_PREDIV2_DIV4
 ((
uöt32_t
)0x00000030Ë

	)

1856 
	#RCC_CFGR2_PREDIV2_DIV5
 ((
uöt32_t
)0x00000040Ë

	)

1857 
	#RCC_CFGR2_PREDIV2_DIV6
 ((
uöt32_t
)0x00000050Ë

	)

1858 
	#RCC_CFGR2_PREDIV2_DIV7
 ((
uöt32_t
)0x00000060Ë

	)

1859 
	#RCC_CFGR2_PREDIV2_DIV8
 ((
uöt32_t
)0x00000070Ë

	)

1860 
	#RCC_CFGR2_PREDIV2_DIV9
 ((
uöt32_t
)0x00000080Ë

	)

1861 
	#RCC_CFGR2_PREDIV2_DIV10
 ((
uöt32_t
)0x00000090Ë

	)

1862 
	#RCC_CFGR2_PREDIV2_DIV11
 ((
uöt32_t
)0x000000A0Ë

	)

1863 
	#RCC_CFGR2_PREDIV2_DIV12
 ((
uöt32_t
)0x000000B0Ë

	)

1864 
	#RCC_CFGR2_PREDIV2_DIV13
 ((
uöt32_t
)0x000000C0Ë

	)

1865 
	#RCC_CFGR2_PREDIV2_DIV14
 ((
uöt32_t
)0x000000D0Ë

	)

1866 
	#RCC_CFGR2_PREDIV2_DIV15
 ((
uöt32_t
)0x000000E0Ë

	)

1867 
	#RCC_CFGR2_PREDIV2_DIV16
 ((
uöt32_t
)0x000000F0Ë

	)

1870 
	#RCC_CFGR2_PLL2MUL
 ((
uöt32_t
)0x00000F00Ë

	)

1871 
	#RCC_CFGR2_PLL2MUL_0
 ((
uöt32_t
)0x00000100Ë

	)

1872 
	#RCC_CFGR2_PLL2MUL_1
 ((
uöt32_t
)0x00000200Ë

	)

1873 
	#RCC_CFGR2_PLL2MUL_2
 ((
uöt32_t
)0x00000400Ë

	)

1874 
	#RCC_CFGR2_PLL2MUL_3
 ((
uöt32_t
)0x00000800Ë

	)

1876 
	#RCC_CFGR2_PLL2MUL8
 ((
uöt32_t
)0x00000600Ë

	)

1877 
	#RCC_CFGR2_PLL2MUL9
 ((
uöt32_t
)0x00000700Ë

	)

1878 
	#RCC_CFGR2_PLL2MUL10
 ((
uöt32_t
)0x00000800Ë

	)

1879 
	#RCC_CFGR2_PLL2MUL11
 ((
uöt32_t
)0x00000900Ë

	)

1880 
	#RCC_CFGR2_PLL2MUL12
 ((
uöt32_t
)0x00000A00Ë

	)

1881 
	#RCC_CFGR2_PLL2MUL13
 ((
uöt32_t
)0x00000B00Ë

	)

1882 
	#RCC_CFGR2_PLL2MUL14
 ((
uöt32_t
)0x00000C00Ë

	)

1883 
	#RCC_CFGR2_PLL2MUL16
 ((
uöt32_t
)0x00000E00Ë

	)

1884 
	#RCC_CFGR2_PLL2MUL20
 ((
uöt32_t
)0x00000F00Ë

	)

1887 
	#RCC_CFGR2_PLL3MUL
 ((
uöt32_t
)0x0000F000Ë

	)

1888 
	#RCC_CFGR2_PLL3MUL_0
 ((
uöt32_t
)0x00001000Ë

	)

1889 
	#RCC_CFGR2_PLL3MUL_1
 ((
uöt32_t
)0x00002000Ë

	)

1890 
	#RCC_CFGR2_PLL3MUL_2
 ((
uöt32_t
)0x00004000Ë

	)

1891 
	#RCC_CFGR2_PLL3MUL_3
 ((
uöt32_t
)0x00008000Ë

	)

1893 
	#RCC_CFGR2_PLL3MUL8
 ((
uöt32_t
)0x00006000Ë

	)

1894 
	#RCC_CFGR2_PLL3MUL9
 ((
uöt32_t
)0x00007000Ë

	)

1895 
	#RCC_CFGR2_PLL3MUL10
 ((
uöt32_t
)0x00008000Ë

	)

1896 
	#RCC_CFGR2_PLL3MUL11
 ((
uöt32_t
)0x00009000Ë

	)

1897 
	#RCC_CFGR2_PLL3MUL12
 ((
uöt32_t
)0x0000A000Ë

	)

1898 
	#RCC_CFGR2_PLL3MUL13
 ((
uöt32_t
)0x0000B000Ë

	)

1899 
	#RCC_CFGR2_PLL3MUL14
 ((
uöt32_t
)0x0000C000Ë

	)

1900 
	#RCC_CFGR2_PLL3MUL16
 ((
uöt32_t
)0x0000E000Ë

	)

1901 
	#RCC_CFGR2_PLL3MUL20
 ((
uöt32_t
)0x0000F000Ë

	)

1903 
	#RCC_CFGR2_PREDIV1SRC
 ((
uöt32_t
)0x00010000Ë

	)

1904 
	#RCC_CFGR2_PREDIV1SRC_PLL2
 ((
uöt32_t
)0x00010000Ë

	)

1905 
	#RCC_CFGR2_PREDIV1SRC_HSE
 ((
uöt32_t
)0x00000000Ë

	)

1906 
	#RCC_CFGR2_I2S2SRC
 ((
uöt32_t
)0x00020000Ë

	)

1907 
	#RCC_CFGR2_I2S3SRC
 ((
uöt32_t
)0x00040000Ë

	)

1917 
	#GPIO_CRL_MODE
 ((
uöt32_t
)0x33333333Ë

	)

1919 
	#GPIO_CRL_MODE0
 ((
uöt32_t
)0x00000003Ë

	)

1920 
	#GPIO_CRL_MODE0_0
 ((
uöt32_t
)0x00000001Ë

	)

1921 
	#GPIO_CRL_MODE0_1
 ((
uöt32_t
)0x00000002Ë

	)

1923 
	#GPIO_CRL_MODE1
 ((
uöt32_t
)0x00000030Ë

	)

1924 
	#GPIO_CRL_MODE1_0
 ((
uöt32_t
)0x00000010Ë

	)

1925 
	#GPIO_CRL_MODE1_1
 ((
uöt32_t
)0x00000020Ë

	)

1927 
	#GPIO_CRL_MODE2
 ((
uöt32_t
)0x00000300Ë

	)

1928 
	#GPIO_CRL_MODE2_0
 ((
uöt32_t
)0x00000100Ë

	)

1929 
	#GPIO_CRL_MODE2_1
 ((
uöt32_t
)0x00000200Ë

	)

1931 
	#GPIO_CRL_MODE3
 ((
uöt32_t
)0x00003000Ë

	)

1932 
	#GPIO_CRL_MODE3_0
 ((
uöt32_t
)0x00001000Ë

	)

1933 
	#GPIO_CRL_MODE3_1
 ((
uöt32_t
)0x00002000Ë

	)

1935 
	#GPIO_CRL_MODE4
 ((
uöt32_t
)0x00030000Ë

	)

1936 
	#GPIO_CRL_MODE4_0
 ((
uöt32_t
)0x00010000Ë

	)

1937 
	#GPIO_CRL_MODE4_1
 ((
uöt32_t
)0x00020000Ë

	)

1939 
	#GPIO_CRL_MODE5
 ((
uöt32_t
)0x00300000Ë

	)

1940 
	#GPIO_CRL_MODE5_0
 ((
uöt32_t
)0x00100000Ë

	)

1941 
	#GPIO_CRL_MODE5_1
 ((
uöt32_t
)0x00200000Ë

	)

1943 
	#GPIO_CRL_MODE6
 ((
uöt32_t
)0x03000000Ë

	)

1944 
	#GPIO_CRL_MODE6_0
 ((
uöt32_t
)0x01000000Ë

	)

1945 
	#GPIO_CRL_MODE6_1
 ((
uöt32_t
)0x02000000Ë

	)

1947 
	#GPIO_CRL_MODE7
 ((
uöt32_t
)0x30000000Ë

	)

1948 
	#GPIO_CRL_MODE7_0
 ((
uöt32_t
)0x10000000Ë

	)

1949 
	#GPIO_CRL_MODE7_1
 ((
uöt32_t
)0x20000000Ë

	)

1951 
	#GPIO_CRL_CNF
 ((
uöt32_t
)0xCCCCCCCCË

	)

1953 
	#GPIO_CRL_CNF0
 ((
uöt32_t
)0x0000000CË

	)

1954 
	#GPIO_CRL_CNF0_0
 ((
uöt32_t
)0x00000004Ë

	)

1955 
	#GPIO_CRL_CNF0_1
 ((
uöt32_t
)0x00000008Ë

	)

1957 
	#GPIO_CRL_CNF1
 ((
uöt32_t
)0x000000C0Ë

	)

1958 
	#GPIO_CRL_CNF1_0
 ((
uöt32_t
)0x00000040Ë

	)

1959 
	#GPIO_CRL_CNF1_1
 ((
uöt32_t
)0x00000080Ë

	)

1961 
	#GPIO_CRL_CNF2
 ((
uöt32_t
)0x00000C00Ë

	)

1962 
	#GPIO_CRL_CNF2_0
 ((
uöt32_t
)0x00000400Ë

	)

1963 
	#GPIO_CRL_CNF2_1
 ((
uöt32_t
)0x00000800Ë

	)

1965 
	#GPIO_CRL_CNF3
 ((
uöt32_t
)0x0000C000Ë

	)

1966 
	#GPIO_CRL_CNF3_0
 ((
uöt32_t
)0x00004000Ë

	)

1967 
	#GPIO_CRL_CNF3_1
 ((
uöt32_t
)0x00008000Ë

	)

1969 
	#GPIO_CRL_CNF4
 ((
uöt32_t
)0x000C0000Ë

	)

1970 
	#GPIO_CRL_CNF4_0
 ((
uöt32_t
)0x00040000Ë

	)

1971 
	#GPIO_CRL_CNF4_1
 ((
uöt32_t
)0x00080000Ë

	)

1973 
	#GPIO_CRL_CNF5
 ((
uöt32_t
)0x00C00000Ë

	)

1974 
	#GPIO_CRL_CNF5_0
 ((
uöt32_t
)0x00400000Ë

	)

1975 
	#GPIO_CRL_CNF5_1
 ((
uöt32_t
)0x00800000Ë

	)

1977 
	#GPIO_CRL_CNF6
 ((
uöt32_t
)0x0C000000Ë

	)

1978 
	#GPIO_CRL_CNF6_0
 ((
uöt32_t
)0x04000000Ë

	)

1979 
	#GPIO_CRL_CNF6_1
 ((
uöt32_t
)0x08000000Ë

	)

1981 
	#GPIO_CRL_CNF7
 ((
uöt32_t
)0xC0000000Ë

	)

1982 
	#GPIO_CRL_CNF7_0
 ((
uöt32_t
)0x40000000Ë

	)

1983 
	#GPIO_CRL_CNF7_1
 ((
uöt32_t
)0x80000000Ë

	)

1986 
	#GPIO_CRH_MODE
 ((
uöt32_t
)0x33333333Ë

	)

1988 
	#GPIO_CRH_MODE8
 ((
uöt32_t
)0x00000003Ë

	)

1989 
	#GPIO_CRH_MODE8_0
 ((
uöt32_t
)0x00000001Ë

	)

1990 
	#GPIO_CRH_MODE8_1
 ((
uöt32_t
)0x00000002Ë

	)

1992 
	#GPIO_CRH_MODE9
 ((
uöt32_t
)0x00000030Ë

	)

1993 
	#GPIO_CRH_MODE9_0
 ((
uöt32_t
)0x00000010Ë

	)

1994 
	#GPIO_CRH_MODE9_1
 ((
uöt32_t
)0x00000020Ë

	)

1996 
	#GPIO_CRH_MODE10
 ((
uöt32_t
)0x00000300Ë

	)

1997 
	#GPIO_CRH_MODE10_0
 ((
uöt32_t
)0x00000100Ë

	)

1998 
	#GPIO_CRH_MODE10_1
 ((
uöt32_t
)0x00000200Ë

	)

2000 
	#GPIO_CRH_MODE11
 ((
uöt32_t
)0x00003000Ë

	)

2001 
	#GPIO_CRH_MODE11_0
 ((
uöt32_t
)0x00001000Ë

	)

2002 
	#GPIO_CRH_MODE11_1
 ((
uöt32_t
)0x00002000Ë

	)

2004 
	#GPIO_CRH_MODE12
 ((
uöt32_t
)0x00030000Ë

	)

2005 
	#GPIO_CRH_MODE12_0
 ((
uöt32_t
)0x00010000Ë

	)

2006 
	#GPIO_CRH_MODE12_1
 ((
uöt32_t
)0x00020000Ë

	)

2008 
	#GPIO_CRH_MODE13
 ((
uöt32_t
)0x00300000Ë

	)

2009 
	#GPIO_CRH_MODE13_0
 ((
uöt32_t
)0x00100000Ë

	)

2010 
	#GPIO_CRH_MODE13_1
 ((
uöt32_t
)0x00200000Ë

	)

2012 
	#GPIO_CRH_MODE14
 ((
uöt32_t
)0x03000000Ë

	)

2013 
	#GPIO_CRH_MODE14_0
 ((
uöt32_t
)0x01000000Ë

	)

2014 
	#GPIO_CRH_MODE14_1
 ((
uöt32_t
)0x02000000Ë

	)

2016 
	#GPIO_CRH_MODE15
 ((
uöt32_t
)0x30000000Ë

	)

2017 
	#GPIO_CRH_MODE15_0
 ((
uöt32_t
)0x10000000Ë

	)

2018 
	#GPIO_CRH_MODE15_1
 ((
uöt32_t
)0x20000000Ë

	)

2020 
	#GPIO_CRH_CNF
 ((
uöt32_t
)0xCCCCCCCCË

	)

2022 
	#GPIO_CRH_CNF8
 ((
uöt32_t
)0x0000000CË

	)

2023 
	#GPIO_CRH_CNF8_0
 ((
uöt32_t
)0x00000004Ë

	)

2024 
	#GPIO_CRH_CNF8_1
 ((
uöt32_t
)0x00000008Ë

	)

2026 
	#GPIO_CRH_CNF9
 ((
uöt32_t
)0x000000C0Ë

	)

2027 
	#GPIO_CRH_CNF9_0
 ((
uöt32_t
)0x00000040Ë

	)

2028 
	#GPIO_CRH_CNF9_1
 ((
uöt32_t
)0x00000080Ë

	)

2030 
	#GPIO_CRH_CNF10
 ((
uöt32_t
)0x00000C00Ë

	)

2031 
	#GPIO_CRH_CNF10_0
 ((
uöt32_t
)0x00000400Ë

	)

2032 
	#GPIO_CRH_CNF10_1
 ((
uöt32_t
)0x00000800Ë

	)

2034 
	#GPIO_CRH_CNF11
 ((
uöt32_t
)0x0000C000Ë

	)

2035 
	#GPIO_CRH_CNF11_0
 ((
uöt32_t
)0x00004000Ë

	)

2036 
	#GPIO_CRH_CNF11_1
 ((
uöt32_t
)0x00008000Ë

	)

2038 
	#GPIO_CRH_CNF12
 ((
uöt32_t
)0x000C0000Ë

	)

2039 
	#GPIO_CRH_CNF12_0
 ((
uöt32_t
)0x00040000Ë

	)

2040 
	#GPIO_CRH_CNF12_1
 ((
uöt32_t
)0x00080000Ë

	)

2042 
	#GPIO_CRH_CNF13
 ((
uöt32_t
)0x00C00000Ë

	)

2043 
	#GPIO_CRH_CNF13_0
 ((
uöt32_t
)0x00400000Ë

	)

2044 
	#GPIO_CRH_CNF13_1
 ((
uöt32_t
)0x00800000Ë

	)

2046 
	#GPIO_CRH_CNF14
 ((
uöt32_t
)0x0C000000Ë

	)

2047 
	#GPIO_CRH_CNF14_0
 ((
uöt32_t
)0x04000000Ë

	)

2048 
	#GPIO_CRH_CNF14_1
 ((
uöt32_t
)0x08000000Ë

	)

2050 
	#GPIO_CRH_CNF15
 ((
uöt32_t
)0xC0000000Ë

	)

2051 
	#GPIO_CRH_CNF15_0
 ((
uöt32_t
)0x40000000Ë

	)

2052 
	#GPIO_CRH_CNF15_1
 ((
uöt32_t
)0x80000000Ë

	)

2055 
	#GPIO_IDR_IDR0
 ((
uöt16_t
)0x0001Ë

	)

2056 
	#GPIO_IDR_IDR1
 ((
uöt16_t
)0x0002Ë

	)

2057 
	#GPIO_IDR_IDR2
 ((
uöt16_t
)0x0004Ë

	)

2058 
	#GPIO_IDR_IDR3
 ((
uöt16_t
)0x0008Ë

	)

2059 
	#GPIO_IDR_IDR4
 ((
uöt16_t
)0x0010Ë

	)

2060 
	#GPIO_IDR_IDR5
 ((
uöt16_t
)0x0020Ë

	)

2061 
	#GPIO_IDR_IDR6
 ((
uöt16_t
)0x0040Ë

	)

2062 
	#GPIO_IDR_IDR7
 ((
uöt16_t
)0x0080Ë

	)

2063 
	#GPIO_IDR_IDR8
 ((
uöt16_t
)0x0100Ë

	)

2064 
	#GPIO_IDR_IDR9
 ((
uöt16_t
)0x0200Ë

	)

2065 
	#GPIO_IDR_IDR10
 ((
uöt16_t
)0x0400Ë

	)

2066 
	#GPIO_IDR_IDR11
 ((
uöt16_t
)0x0800Ë

	)

2067 
	#GPIO_IDR_IDR12
 ((
uöt16_t
)0x1000Ë

	)

2068 
	#GPIO_IDR_IDR13
 ((
uöt16_t
)0x2000Ë

	)

2069 
	#GPIO_IDR_IDR14
 ((
uöt16_t
)0x4000Ë

	)

2070 
	#GPIO_IDR_IDR15
 ((
uöt16_t
)0x8000Ë

	)

2073 
	#GPIO_ODR_ODR0
 ((
uöt16_t
)0x0001Ë

	)

2074 
	#GPIO_ODR_ODR1
 ((
uöt16_t
)0x0002Ë

	)

2075 
	#GPIO_ODR_ODR2
 ((
uöt16_t
)0x0004Ë

	)

2076 
	#GPIO_ODR_ODR3
 ((
uöt16_t
)0x0008Ë

	)

2077 
	#GPIO_ODR_ODR4
 ((
uöt16_t
)0x0010Ë

	)

2078 
	#GPIO_ODR_ODR5
 ((
uöt16_t
)0x0020Ë

	)

2079 
	#GPIO_ODR_ODR6
 ((
uöt16_t
)0x0040Ë

	)

2080 
	#GPIO_ODR_ODR7
 ((
uöt16_t
)0x0080Ë

	)

2081 
	#GPIO_ODR_ODR8
 ((
uöt16_t
)0x0100Ë

	)

2082 
	#GPIO_ODR_ODR9
 ((
uöt16_t
)0x0200Ë

	)

2083 
	#GPIO_ODR_ODR10
 ((
uöt16_t
)0x0400Ë

	)

2084 
	#GPIO_ODR_ODR11
 ((
uöt16_t
)0x0800Ë

	)

2085 
	#GPIO_ODR_ODR12
 ((
uöt16_t
)0x1000Ë

	)

2086 
	#GPIO_ODR_ODR13
 ((
uöt16_t
)0x2000Ë

	)

2087 
	#GPIO_ODR_ODR14
 ((
uöt16_t
)0x4000Ë

	)

2088 
	#GPIO_ODR_ODR15
 ((
uöt16_t
)0x8000Ë

	)

2091 
	#GPIO_BSRR_BS0
 ((
uöt32_t
)0x00000001Ë

	)

2092 
	#GPIO_BSRR_BS1
 ((
uöt32_t
)0x00000002Ë

	)

2093 
	#GPIO_BSRR_BS2
 ((
uöt32_t
)0x00000004Ë

	)

2094 
	#GPIO_BSRR_BS3
 ((
uöt32_t
)0x00000008Ë

	)

2095 
	#GPIO_BSRR_BS4
 ((
uöt32_t
)0x00000010Ë

	)

2096 
	#GPIO_BSRR_BS5
 ((
uöt32_t
)0x00000020Ë

	)

2097 
	#GPIO_BSRR_BS6
 ((
uöt32_t
)0x00000040Ë

	)

2098 
	#GPIO_BSRR_BS7
 ((
uöt32_t
)0x00000080Ë

	)

2099 
	#GPIO_BSRR_BS8
 ((
uöt32_t
)0x00000100Ë

	)

2100 
	#GPIO_BSRR_BS9
 ((
uöt32_t
)0x00000200Ë

	)

2101 
	#GPIO_BSRR_BS10
 ((
uöt32_t
)0x00000400Ë

	)

2102 
	#GPIO_BSRR_BS11
 ((
uöt32_t
)0x00000800Ë

	)

2103 
	#GPIO_BSRR_BS12
 ((
uöt32_t
)0x00001000Ë

	)

2104 
	#GPIO_BSRR_BS13
 ((
uöt32_t
)0x00002000Ë

	)

2105 
	#GPIO_BSRR_BS14
 ((
uöt32_t
)0x00004000Ë

	)

2106 
	#GPIO_BSRR_BS15
 ((
uöt32_t
)0x00008000Ë

	)

2108 
	#GPIO_BSRR_BR0
 ((
uöt32_t
)0x00010000Ë

	)

2109 
	#GPIO_BSRR_BR1
 ((
uöt32_t
)0x00020000Ë

	)

2110 
	#GPIO_BSRR_BR2
 ((
uöt32_t
)0x00040000Ë

	)

2111 
	#GPIO_BSRR_BR3
 ((
uöt32_t
)0x00080000Ë

	)

2112 
	#GPIO_BSRR_BR4
 ((
uöt32_t
)0x00100000Ë

	)

2113 
	#GPIO_BSRR_BR5
 ((
uöt32_t
)0x00200000Ë

	)

2114 
	#GPIO_BSRR_BR6
 ((
uöt32_t
)0x00400000Ë

	)

2115 
	#GPIO_BSRR_BR7
 ((
uöt32_t
)0x00800000Ë

	)

2116 
	#GPIO_BSRR_BR8
 ((
uöt32_t
)0x01000000Ë

	)

2117 
	#GPIO_BSRR_BR9
 ((
uöt32_t
)0x02000000Ë

	)

2118 
	#GPIO_BSRR_BR10
 ((
uöt32_t
)0x04000000Ë

	)

2119 
	#GPIO_BSRR_BR11
 ((
uöt32_t
)0x08000000Ë

	)

2120 
	#GPIO_BSRR_BR12
 ((
uöt32_t
)0x10000000Ë

	)

2121 
	#GPIO_BSRR_BR13
 ((
uöt32_t
)0x20000000Ë

	)

2122 
	#GPIO_BSRR_BR14
 ((
uöt32_t
)0x40000000Ë

	)

2123 
	#GPIO_BSRR_BR15
 ((
uöt32_t
)0x80000000Ë

	)

2126 
	#GPIO_BRR_BR0
 ((
uöt16_t
)0x0001Ë

	)

2127 
	#GPIO_BRR_BR1
 ((
uöt16_t
)0x0002Ë

	)

2128 
	#GPIO_BRR_BR2
 ((
uöt16_t
)0x0004Ë

	)

2129 
	#GPIO_BRR_BR3
 ((
uöt16_t
)0x0008Ë

	)

2130 
	#GPIO_BRR_BR4
 ((
uöt16_t
)0x0010Ë

	)

2131 
	#GPIO_BRR_BR5
 ((
uöt16_t
)0x0020Ë

	)

2132 
	#GPIO_BRR_BR6
 ((
uöt16_t
)0x0040Ë

	)

2133 
	#GPIO_BRR_BR7
 ((
uöt16_t
)0x0080Ë

	)

2134 
	#GPIO_BRR_BR8
 ((
uöt16_t
)0x0100Ë

	)

2135 
	#GPIO_BRR_BR9
 ((
uöt16_t
)0x0200Ë

	)

2136 
	#GPIO_BRR_BR10
 ((
uöt16_t
)0x0400Ë

	)

2137 
	#GPIO_BRR_BR11
 ((
uöt16_t
)0x0800Ë

	)

2138 
	#GPIO_BRR_BR12
 ((
uöt16_t
)0x1000Ë

	)

2139 
	#GPIO_BRR_BR13
 ((
uöt16_t
)0x2000Ë

	)

2140 
	#GPIO_BRR_BR14
 ((
uöt16_t
)0x4000Ë

	)

2141 
	#GPIO_BRR_BR15
 ((
uöt16_t
)0x8000Ë

	)

2144 
	#GPIO_LCKR_LCK0
 ((
uöt32_t
)0x00000001Ë

	)

2145 
	#GPIO_LCKR_LCK1
 ((
uöt32_t
)0x00000002Ë

	)

2146 
	#GPIO_LCKR_LCK2
 ((
uöt32_t
)0x00000004Ë

	)

2147 
	#GPIO_LCKR_LCK3
 ((
uöt32_t
)0x00000008Ë

	)

2148 
	#GPIO_LCKR_LCK4
 ((
uöt32_t
)0x00000010Ë

	)

2149 
	#GPIO_LCKR_LCK5
 ((
uöt32_t
)0x00000020Ë

	)

2150 
	#GPIO_LCKR_LCK6
 ((
uöt32_t
)0x00000040Ë

	)

2151 
	#GPIO_LCKR_LCK7
 ((
uöt32_t
)0x00000080Ë

	)

2152 
	#GPIO_LCKR_LCK8
 ((
uöt32_t
)0x00000100Ë

	)

2153 
	#GPIO_LCKR_LCK9
 ((
uöt32_t
)0x00000200Ë

	)

2154 
	#GPIO_LCKR_LCK10
 ((
uöt32_t
)0x00000400Ë

	)

2155 
	#GPIO_LCKR_LCK11
 ((
uöt32_t
)0x00000800Ë

	)

2156 
	#GPIO_LCKR_LCK12
 ((
uöt32_t
)0x00001000Ë

	)

2157 
	#GPIO_LCKR_LCK13
 ((
uöt32_t
)0x00002000Ë

	)

2158 
	#GPIO_LCKR_LCK14
 ((
uöt32_t
)0x00004000Ë

	)

2159 
	#GPIO_LCKR_LCK15
 ((
uöt32_t
)0x00008000Ë

	)

2160 
	#GPIO_LCKR_LCKK
 ((
uöt32_t
)0x00010000Ë

	)

2165 
	#AFIO_EVCR_PIN
 ((
uöt8_t
)0x0FË

	)

2166 
	#AFIO_EVCR_PIN_0
 ((
uöt8_t
)0x01Ë

	)

2167 
	#AFIO_EVCR_PIN_1
 ((
uöt8_t
)0x02Ë

	)

2168 
	#AFIO_EVCR_PIN_2
 ((
uöt8_t
)0x04Ë

	)

2169 
	#AFIO_EVCR_PIN_3
 ((
uöt8_t
)0x08Ë

	)

2172 
	#AFIO_EVCR_PIN_PX0
 ((
uöt8_t
)0x00Ë

	)

2173 
	#AFIO_EVCR_PIN_PX1
 ((
uöt8_t
)0x01Ë

	)

2174 
	#AFIO_EVCR_PIN_PX2
 ((
uöt8_t
)0x02Ë

	)

2175 
	#AFIO_EVCR_PIN_PX3
 ((
uöt8_t
)0x03Ë

	)

2176 
	#AFIO_EVCR_PIN_PX4
 ((
uöt8_t
)0x04Ë

	)

2177 
	#AFIO_EVCR_PIN_PX5
 ((
uöt8_t
)0x05Ë

	)

2178 
	#AFIO_EVCR_PIN_PX6
 ((
uöt8_t
)0x06Ë

	)

2179 
	#AFIO_EVCR_PIN_PX7
 ((
uöt8_t
)0x07Ë

	)

2180 
	#AFIO_EVCR_PIN_PX8
 ((
uöt8_t
)0x08Ë

	)

2181 
	#AFIO_EVCR_PIN_PX9
 ((
uöt8_t
)0x09Ë

	)

2182 
	#AFIO_EVCR_PIN_PX10
 ((
uöt8_t
)0x0AË

	)

2183 
	#AFIO_EVCR_PIN_PX11
 ((
uöt8_t
)0x0BË

	)

2184 
	#AFIO_EVCR_PIN_PX12
 ((
uöt8_t
)0x0CË

	)

2185 
	#AFIO_EVCR_PIN_PX13
 ((
uöt8_t
)0x0DË

	)

2186 
	#AFIO_EVCR_PIN_PX14
 ((
uöt8_t
)0x0EË

	)

2187 
	#AFIO_EVCR_PIN_PX15
 ((
uöt8_t
)0x0FË

	)

2189 
	#AFIO_EVCR_PORT
 ((
uöt8_t
)0x70Ë

	)

2190 
	#AFIO_EVCR_PORT_0
 ((
uöt8_t
)0x10Ë

	)

2191 
	#AFIO_EVCR_PORT_1
 ((
uöt8_t
)0x20Ë

	)

2192 
	#AFIO_EVCR_PORT_2
 ((
uöt8_t
)0x40Ë

	)

2195 
	#AFIO_EVCR_PORT_PA
 ((
uöt8_t
)0x00Ë

	)

2196 
	#AFIO_EVCR_PORT_PB
 ((
uöt8_t
)0x10Ë

	)

2197 
	#AFIO_EVCR_PORT_PC
 ((
uöt8_t
)0x20Ë

	)

2198 
	#AFIO_EVCR_PORT_PD
 ((
uöt8_t
)0x30Ë

	)

2199 
	#AFIO_EVCR_PORT_PE
 ((
uöt8_t
)0x40Ë

	)

2201 
	#AFIO_EVCR_EVOE
 ((
uöt8_t
)0x80Ë

	)

2204 
	#AFIO_MAPR_SPI1_REMAP
 ((
uöt32_t
)0x00000001Ë

	)

2205 
	#AFIO_MAPR_I2C1_REMAP
 ((
uöt32_t
)0x00000002Ë

	)

2206 
	#AFIO_MAPR_USART1_REMAP
 ((
uöt32_t
)0x00000004Ë

	)

2207 
	#AFIO_MAPR_USART2_REMAP
 ((
uöt32_t
)0x00000008Ë

	)

2209 
	#AFIO_MAPR_USART3_REMAP
 ((
uöt32_t
)0x00000030Ë

	)

2210 
	#AFIO_MAPR_USART3_REMAP_0
 ((
uöt32_t
)0x00000010Ë

	)

2211 
	#AFIO_MAPR_USART3_REMAP_1
 ((
uöt32_t
)0x00000020Ë

	)

2214 
	#AFIO_MAPR_USART3_REMAP_NOREMAP
 ((
uöt32_t
)0x00000000Ë

	)

2215 
	#AFIO_MAPR_USART3_REMAP_PARTIALREMAP
 ((
uöt32_t
)0x00000010Ë

	)

2216 
	#AFIO_MAPR_USART3_REMAP_FULLREMAP
 ((
uöt32_t
)0x00000030Ë

	)

2218 
	#AFIO_MAPR_TIM1_REMAP
 ((
uöt32_t
)0x000000C0Ë

	)

2219 
	#AFIO_MAPR_TIM1_REMAP_0
 ((
uöt32_t
)0x00000040Ë

	)

2220 
	#AFIO_MAPR_TIM1_REMAP_1
 ((
uöt32_t
)0x00000080Ë

	)

2223 
	#AFIO_MAPR_TIM1_REMAP_NOREMAP
 ((
uöt32_t
)0x00000000Ë

	)

2224 
	#AFIO_MAPR_TIM1_REMAP_PARTIALREMAP
 ((
uöt32_t
)0x00000040Ë

	)

2225 
	#AFIO_MAPR_TIM1_REMAP_FULLREMAP
 ((
uöt32_t
)0x000000C0Ë

	)

2227 
	#AFIO_MAPR_TIM2_REMAP
 ((
uöt32_t
)0x00000300Ë

	)

2228 
	#AFIO_MAPR_TIM2_REMAP_0
 ((
uöt32_t
)0x00000100Ë

	)

2229 
	#AFIO_MAPR_TIM2_REMAP_1
 ((
uöt32_t
)0x00000200Ë

	)

2232 
	#AFIO_MAPR_TIM2_REMAP_NOREMAP
 ((
uöt32_t
)0x00000000Ë

	)

2233 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1
 ((
uöt32_t
)0x00000100Ë

	)

2234 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2
 ((
uöt32_t
)0x00000200Ë

	)

2235 
	#AFIO_MAPR_TIM2_REMAP_FULLREMAP
 ((
uöt32_t
)0x00000300Ë

	)

2237 
	#AFIO_MAPR_TIM3_REMAP
 ((
uöt32_t
)0x00000C00Ë

	)

2238 
	#AFIO_MAPR_TIM3_REMAP_0
 ((
uöt32_t
)0x00000400Ë

	)

2239 
	#AFIO_MAPR_TIM3_REMAP_1
 ((
uöt32_t
)0x00000800Ë

	)

2242 
	#AFIO_MAPR_TIM3_REMAP_NOREMAP
 ((
uöt32_t
)0x00000000Ë

	)

2243 
	#AFIO_MAPR_TIM3_REMAP_PARTIALREMAP
 ((
uöt32_t
)0x00000800Ë

	)

2244 
	#AFIO_MAPR_TIM3_REMAP_FULLREMAP
 ((
uöt32_t
)0x00000C00Ë

	)

2246 
	#AFIO_MAPR_TIM4_REMAP
 ((
uöt32_t
)0x00001000Ë

	)

2248 
	#AFIO_MAPR_CAN_REMAP
 ((
uöt32_t
)0x00006000Ë

	)

2249 
	#AFIO_MAPR_CAN_REMAP_0
 ((
uöt32_t
)0x00002000Ë

	)

2250 
	#AFIO_MAPR_CAN_REMAP_1
 ((
uöt32_t
)0x00004000Ë

	)

2253 
	#AFIO_MAPR_CAN_REMAP_REMAP1
 ((
uöt32_t
)0x00000000Ë

	)

2254 
	#AFIO_MAPR_CAN_REMAP_REMAP2
 ((
uöt32_t
)0x00004000Ë

	)

2255 
	#AFIO_MAPR_CAN_REMAP_REMAP3
 ((
uöt32_t
)0x00006000Ë

	)

2257 
	#AFIO_MAPR_PD01_REMAP
 ((
uöt32_t
)0x00008000Ë

	)

2258 
	#AFIO_MAPR_TIM5CH4_IREMAP
 ((
uöt32_t
)0x00010000Ë

	)

2259 
	#AFIO_MAPR_ADC1_ETRGINJ_REMAP
 ((
uöt32_t
)0x00020000Ë

	)

2260 
	#AFIO_MAPR_ADC1_ETRGREG_REMAP
 ((
uöt32_t
)0x00040000Ë

	)

2261 
	#AFIO_MAPR_ADC2_ETRGINJ_REMAP
 ((
uöt32_t
)0x00080000Ë

	)

2262 
	#AFIO_MAPR_ADC2_ETRGREG_REMAP
 ((
uöt32_t
)0x00100000Ë

	)

2265 
	#AFIO_MAPR_SWJ_CFG
 ((
uöt32_t
)0x07000000Ë

	)

2266 
	#AFIO_MAPR_SWJ_CFG_0
 ((
uöt32_t
)0x01000000Ë

	)

2267 
	#AFIO_MAPR_SWJ_CFG_1
 ((
uöt32_t
)0x02000000Ë

	)

2268 
	#AFIO_MAPR_SWJ_CFG_2
 ((
uöt32_t
)0x04000000Ë

	)

2270 
	#AFIO_MAPR_SWJ_CFG_RESET
 ((
uöt32_t
)0x00000000Ë

	)

2271 
	#AFIO_MAPR_SWJ_CFG_NOJNTRST
 ((
uöt32_t
)0x01000000Ë

	)

2272 
	#AFIO_MAPR_SWJ_CFG_JTAGDISABLE
 ((
uöt32_t
)0x02000000Ë

	)

2273 
	#AFIO_MAPR_SWJ_CFG_DISABLE
 ((
uöt32_t
)0x04000000Ë

	)

2275 #ifde‡
STM32F10X_CL


2277 
	#AFIO_MAPR_ETH_REMAP
 ((
uöt32_t
)0x00200000Ë

	)

2280 
	#AFIO_MAPR_CAN2_REMAP
 ((
uöt32_t
)0x00400000Ë

	)

2283 
	#AFIO_MAPR_MII_RMII_SEL
 ((
uöt32_t
)0x00800000Ë

	)

2286 
	#AFIO_MAPR_SPI3_REMAP
 ((
uöt32_t
)0x10000000Ë

	)

2289 
	#AFIO_MAPR_TIM2ITR1_IREMAP
 ((
uöt32_t
)0x20000000Ë

	)

2292 
	#AFIO_MAPR_PTP_PPS_REMAP
 ((
uöt32_t
)0x20000000Ë

	)

2296 
	#AFIO_EXTICR1_EXTI0
 ((
uöt16_t
)0x000FË

	)

2297 
	#AFIO_EXTICR1_EXTI1
 ((
uöt16_t
)0x00F0Ë

	)

2298 
	#AFIO_EXTICR1_EXTI2
 ((
uöt16_t
)0x0F00Ë

	)

2299 
	#AFIO_EXTICR1_EXTI3
 ((
uöt16_t
)0xF000Ë

	)

2302 
	#AFIO_EXTICR1_EXTI0_PA
 ((
uöt16_t
)0x0000Ë

	)

2303 
	#AFIO_EXTICR1_EXTI0_PB
 ((
uöt16_t
)0x0001Ë

	)

2304 
	#AFIO_EXTICR1_EXTI0_PC
 ((
uöt16_t
)0x0002Ë

	)

2305 
	#AFIO_EXTICR1_EXTI0_PD
 ((
uöt16_t
)0x0003Ë

	)

2306 
	#AFIO_EXTICR1_EXTI0_PE
 ((
uöt16_t
)0x0004Ë

	)

2307 
	#AFIO_EXTICR1_EXTI0_PF
 ((
uöt16_t
)0x0005Ë

	)

2308 
	#AFIO_EXTICR1_EXTI0_PG
 ((
uöt16_t
)0x0006Ë

	)

2311 
	#AFIO_EXTICR1_EXTI1_PA
 ((
uöt16_t
)0x0000Ë

	)

2312 
	#AFIO_EXTICR1_EXTI1_PB
 ((
uöt16_t
)0x0010Ë

	)

2313 
	#AFIO_EXTICR1_EXTI1_PC
 ((
uöt16_t
)0x0020Ë

	)

2314 
	#AFIO_EXTICR1_EXTI1_PD
 ((
uöt16_t
)0x0030Ë

	)

2315 
	#AFIO_EXTICR1_EXTI1_PE
 ((
uöt16_t
)0x0040Ë

	)

2316 
	#AFIO_EXTICR1_EXTI1_PF
 ((
uöt16_t
)0x0050Ë

	)

2317 
	#AFIO_EXTICR1_EXTI1_PG
 ((
uöt16_t
)0x0060Ë

	)

2320 
	#AFIO_EXTICR1_EXTI2_PA
 ((
uöt16_t
)0x0000Ë

	)

2321 
	#AFIO_EXTICR1_EXTI2_PB
 ((
uöt16_t
)0x0100Ë

	)

2322 
	#AFIO_EXTICR1_EXTI2_PC
 ((
uöt16_t
)0x0200Ë

	)

2323 
	#AFIO_EXTICR1_EXTI2_PD
 ((
uöt16_t
)0x0300Ë

	)

2324 
	#AFIO_EXTICR1_EXTI2_PE
 ((
uöt16_t
)0x0400Ë

	)

2325 
	#AFIO_EXTICR1_EXTI2_PF
 ((
uöt16_t
)0x0500Ë

	)

2326 
	#AFIO_EXTICR1_EXTI2_PG
 ((
uöt16_t
)0x0600Ë

	)

2329 
	#AFIO_EXTICR1_EXTI3_PA
 ((
uöt16_t
)0x0000Ë

	)

2330 
	#AFIO_EXTICR1_EXTI3_PB
 ((
uöt16_t
)0x1000Ë

	)

2331 
	#AFIO_EXTICR1_EXTI3_PC
 ((
uöt16_t
)0x2000Ë

	)

2332 
	#AFIO_EXTICR1_EXTI3_PD
 ((
uöt16_t
)0x3000Ë

	)

2333 
	#AFIO_EXTICR1_EXTI3_PE
 ((
uöt16_t
)0x4000Ë

	)

2334 
	#AFIO_EXTICR1_EXTI3_PF
 ((
uöt16_t
)0x5000Ë

	)

2335 
	#AFIO_EXTICR1_EXTI3_PG
 ((
uöt16_t
)0x6000Ë

	)

2338 
	#AFIO_EXTICR2_EXTI4
 ((
uöt16_t
)0x000FË

	)

2339 
	#AFIO_EXTICR2_EXTI5
 ((
uöt16_t
)0x00F0Ë

	)

2340 
	#AFIO_EXTICR2_EXTI6
 ((
uöt16_t
)0x0F00Ë

	)

2341 
	#AFIO_EXTICR2_EXTI7
 ((
uöt16_t
)0xF000Ë

	)

2344 
	#AFIO_EXTICR2_EXTI4_PA
 ((
uöt16_t
)0x0000Ë

	)

2345 
	#AFIO_EXTICR2_EXTI4_PB
 ((
uöt16_t
)0x0001Ë

	)

2346 
	#AFIO_EXTICR2_EXTI4_PC
 ((
uöt16_t
)0x0002Ë

	)

2347 
	#AFIO_EXTICR2_EXTI4_PD
 ((
uöt16_t
)0x0003Ë

	)

2348 
	#AFIO_EXTICR2_EXTI4_PE
 ((
uöt16_t
)0x0004Ë

	)

2349 
	#AFIO_EXTICR2_EXTI4_PF
 ((
uöt16_t
)0x0005Ë

	)

2350 
	#AFIO_EXTICR2_EXTI4_PG
 ((
uöt16_t
)0x0006Ë

	)

2353 
	#AFIO_EXTICR2_EXTI5_PA
 ((
uöt16_t
)0x0000Ë

	)

2354 
	#AFIO_EXTICR2_EXTI5_PB
 ((
uöt16_t
)0x0010Ë

	)

2355 
	#AFIO_EXTICR2_EXTI5_PC
 ((
uöt16_t
)0x0020Ë

	)

2356 
	#AFIO_EXTICR2_EXTI5_PD
 ((
uöt16_t
)0x0030Ë

	)

2357 
	#AFIO_EXTICR2_EXTI5_PE
 ((
uöt16_t
)0x0040Ë

	)

2358 
	#AFIO_EXTICR2_EXTI5_PF
 ((
uöt16_t
)0x0050Ë

	)

2359 
	#AFIO_EXTICR2_EXTI5_PG
 ((
uöt16_t
)0x0060Ë

	)

2362 
	#AFIO_EXTICR2_EXTI6_PA
 ((
uöt16_t
)0x0000Ë

	)

2363 
	#AFIO_EXTICR2_EXTI6_PB
 ((
uöt16_t
)0x0100Ë

	)

2364 
	#AFIO_EXTICR2_EXTI6_PC
 ((
uöt16_t
)0x0200Ë

	)

2365 
	#AFIO_EXTICR2_EXTI6_PD
 ((
uöt16_t
)0x0300Ë

	)

2366 
	#AFIO_EXTICR2_EXTI6_PE
 ((
uöt16_t
)0x0400Ë

	)

2367 
	#AFIO_EXTICR2_EXTI6_PF
 ((
uöt16_t
)0x0500Ë

	)

2368 
	#AFIO_EXTICR2_EXTI6_PG
 ((
uöt16_t
)0x0600Ë

	)

2371 
	#AFIO_EXTICR2_EXTI7_PA
 ((
uöt16_t
)0x0000Ë

	)

2372 
	#AFIO_EXTICR2_EXTI7_PB
 ((
uöt16_t
)0x1000Ë

	)

2373 
	#AFIO_EXTICR2_EXTI7_PC
 ((
uöt16_t
)0x2000Ë

	)

2374 
	#AFIO_EXTICR2_EXTI7_PD
 ((
uöt16_t
)0x3000Ë

	)

2375 
	#AFIO_EXTICR2_EXTI7_PE
 ((
uöt16_t
)0x4000Ë

	)

2376 
	#AFIO_EXTICR2_EXTI7_PF
 ((
uöt16_t
)0x5000Ë

	)

2377 
	#AFIO_EXTICR2_EXTI7_PG
 ((
uöt16_t
)0x6000Ë

	)

2380 
	#AFIO_EXTICR3_EXTI8
 ((
uöt16_t
)0x000FË

	)

2381 
	#AFIO_EXTICR3_EXTI9
 ((
uöt16_t
)0x00F0Ë

	)

2382 
	#AFIO_EXTICR3_EXTI10
 ((
uöt16_t
)0x0F00Ë

	)

2383 
	#AFIO_EXTICR3_EXTI11
 ((
uöt16_t
)0xF000Ë

	)

2386 
	#AFIO_EXTICR3_EXTI8_PA
 ((
uöt16_t
)0x0000Ë

	)

2387 
	#AFIO_EXTICR3_EXTI8_PB
 ((
uöt16_t
)0x0001Ë

	)

2388 
	#AFIO_EXTICR3_EXTI8_PC
 ((
uöt16_t
)0x0002Ë

	)

2389 
	#AFIO_EXTICR3_EXTI8_PD
 ((
uöt16_t
)0x0003Ë

	)

2390 
	#AFIO_EXTICR3_EXTI8_PE
 ((
uöt16_t
)0x0004Ë

	)

2391 
	#AFIO_EXTICR3_EXTI8_PF
 ((
uöt16_t
)0x0005Ë

	)

2392 
	#AFIO_EXTICR3_EXTI8_PG
 ((
uöt16_t
)0x0006Ë

	)

2395 
	#AFIO_EXTICR3_EXTI9_PA
 ((
uöt16_t
)0x0000Ë

	)

2396 
	#AFIO_EXTICR3_EXTI9_PB
 ((
uöt16_t
)0x0010Ë

	)

2397 
	#AFIO_EXTICR3_EXTI9_PC
 ((
uöt16_t
)0x0020Ë

	)

2398 
	#AFIO_EXTICR3_EXTI9_PD
 ((
uöt16_t
)0x0030Ë

	)

2399 
	#AFIO_EXTICR3_EXTI9_PE
 ((
uöt16_t
)0x0040Ë

	)

2400 
	#AFIO_EXTICR3_EXTI9_PF
 ((
uöt16_t
)0x0050Ë

	)

2401 
	#AFIO_EXTICR3_EXTI9_PG
 ((
uöt16_t
)0x0060Ë

	)

2404 
	#AFIO_EXTICR3_EXTI10_PA
 ((
uöt16_t
)0x0000Ë

	)

2405 
	#AFIO_EXTICR3_EXTI10_PB
 ((
uöt16_t
)0x0100Ë

	)

2406 
	#AFIO_EXTICR3_EXTI10_PC
 ((
uöt16_t
)0x0200Ë

	)

2407 
	#AFIO_EXTICR3_EXTI10_PD
 ((
uöt16_t
)0x0300Ë

	)

2408 
	#AFIO_EXTICR3_EXTI10_PE
 ((
uöt16_t
)0x0400Ë

	)

2409 
	#AFIO_EXTICR3_EXTI10_PF
 ((
uöt16_t
)0x0500Ë

	)

2410 
	#AFIO_EXTICR3_EXTI10_PG
 ((
uöt16_t
)0x0600Ë

	)

2413 
	#AFIO_EXTICR3_EXTI11_PA
 ((
uöt16_t
)0x0000Ë

	)

2414 
	#AFIO_EXTICR3_EXTI11_PB
 ((
uöt16_t
)0x1000Ë

	)

2415 
	#AFIO_EXTICR3_EXTI11_PC
 ((
uöt16_t
)0x2000Ë

	)

2416 
	#AFIO_EXTICR3_EXTI11_PD
 ((
uöt16_t
)0x3000Ë

	)

2417 
	#AFIO_EXTICR3_EXTI11_PE
 ((
uöt16_t
)0x4000Ë

	)

2418 
	#AFIO_EXTICR3_EXTI11_PF
 ((
uöt16_t
)0x5000Ë

	)

2419 
	#AFIO_EXTICR3_EXTI11_PG
 ((
uöt16_t
)0x6000Ë

	)

2422 
	#AFIO_EXTICR4_EXTI12
 ((
uöt16_t
)0x000FË

	)

2423 
	#AFIO_EXTICR4_EXTI13
 ((
uöt16_t
)0x00F0Ë

	)

2424 
	#AFIO_EXTICR4_EXTI14
 ((
uöt16_t
)0x0F00Ë

	)

2425 
	#AFIO_EXTICR4_EXTI15
 ((
uöt16_t
)0xF000Ë

	)

2428 
	#AFIO_EXTICR4_EXTI12_PA
 ((
uöt16_t
)0x0000Ë

	)

2429 
	#AFIO_EXTICR4_EXTI12_PB
 ((
uöt16_t
)0x0001Ë

	)

2430 
	#AFIO_EXTICR4_EXTI12_PC
 ((
uöt16_t
)0x0002Ë

	)

2431 
	#AFIO_EXTICR4_EXTI12_PD
 ((
uöt16_t
)0x0003Ë

	)

2432 
	#AFIO_EXTICR4_EXTI12_PE
 ((
uöt16_t
)0x0004Ë

	)

2433 
	#AFIO_EXTICR4_EXTI12_PF
 ((
uöt16_t
)0x0005Ë

	)

2434 
	#AFIO_EXTICR4_EXTI12_PG
 ((
uöt16_t
)0x0006Ë

	)

2437 
	#AFIO_EXTICR4_EXTI13_PA
 ((
uöt16_t
)0x0000Ë

	)

2438 
	#AFIO_EXTICR4_EXTI13_PB
 ((
uöt16_t
)0x0010Ë

	)

2439 
	#AFIO_EXTICR4_EXTI13_PC
 ((
uöt16_t
)0x0020Ë

	)

2440 
	#AFIO_EXTICR4_EXTI13_PD
 ((
uöt16_t
)0x0030Ë

	)

2441 
	#AFIO_EXTICR4_EXTI13_PE
 ((
uöt16_t
)0x0040Ë

	)

2442 
	#AFIO_EXTICR4_EXTI13_PF
 ((
uöt16_t
)0x0050Ë

	)

2443 
	#AFIO_EXTICR4_EXTI13_PG
 ((
uöt16_t
)0x0060Ë

	)

2446 
	#AFIO_EXTICR4_EXTI14_PA
 ((
uöt16_t
)0x0000Ë

	)

2447 
	#AFIO_EXTICR4_EXTI14_PB
 ((
uöt16_t
)0x0100Ë

	)

2448 
	#AFIO_EXTICR4_EXTI14_PC
 ((
uöt16_t
)0x0200Ë

	)

2449 
	#AFIO_EXTICR4_EXTI14_PD
 ((
uöt16_t
)0x0300Ë

	)

2450 
	#AFIO_EXTICR4_EXTI14_PE
 ((
uöt16_t
)0x0400Ë

	)

2451 
	#AFIO_EXTICR4_EXTI14_PF
 ((
uöt16_t
)0x0500Ë

	)

2452 
	#AFIO_EXTICR4_EXTI14_PG
 ((
uöt16_t
)0x0600Ë

	)

2455 
	#AFIO_EXTICR4_EXTI15_PA
 ((
uöt16_t
)0x0000Ë

	)

2456 
	#AFIO_EXTICR4_EXTI15_PB
 ((
uöt16_t
)0x1000Ë

	)

2457 
	#AFIO_EXTICR4_EXTI15_PC
 ((
uöt16_t
)0x2000Ë

	)

2458 
	#AFIO_EXTICR4_EXTI15_PD
 ((
uöt16_t
)0x3000Ë

	)

2459 
	#AFIO_EXTICR4_EXTI15_PE
 ((
uöt16_t
)0x4000Ë

	)

2460 
	#AFIO_EXTICR4_EXTI15_PF
 ((
uöt16_t
)0x5000Ë

	)

2461 
	#AFIO_EXTICR4_EXTI15_PG
 ((
uöt16_t
)0x6000Ë

	)

2470 
	#SysTick_CTRL_ENABLE
 ((
uöt32_t
)0x00000001Ë

	)

2471 
	#SysTick_CTRL_TICKINT
 ((
uöt32_t
)0x00000002Ë

	)

2472 
	#SysTick_CTRL_CLKSOURCE
 ((
uöt32_t
)0x00000004Ë

	)

2473 
	#SysTick_CTRL_COUNTFLAG
 ((
uöt32_t
)0x00010000Ë

	)

2476 
	#SysTick_LOAD_RELOAD
 ((
uöt32_t
)0x00FFFFFFË

	)

2479 
	#SysTick_VAL_CURRENT
 ((
uöt32_t
)0x00FFFFFFË

	)

2482 
	#SysTick_CALIB_TENMS
 ((
uöt32_t
)0x00FFFFFFË

	)

2483 
	#SysTick_CALIB_SKEW
 ((
uöt32_t
)0x40000000Ë

	)

2484 
	#SysTick_CALIB_NOREF
 ((
uöt32_t
)0x80000000Ë

	)

2493 
	#NVIC_ISER_SETENA
 ((
uöt32_t
)0xFFFFFFFFË

	)

2494 
	#NVIC_ISER_SETENA_0
 ((
uöt32_t
)0x00000001Ë

	)

2495 
	#NVIC_ISER_SETENA_1
 ((
uöt32_t
)0x00000002Ë

	)

2496 
	#NVIC_ISER_SETENA_2
 ((
uöt32_t
)0x00000004Ë

	)

2497 
	#NVIC_ISER_SETENA_3
 ((
uöt32_t
)0x00000008Ë

	)

2498 
	#NVIC_ISER_SETENA_4
 ((
uöt32_t
)0x00000010Ë

	)

2499 
	#NVIC_ISER_SETENA_5
 ((
uöt32_t
)0x00000020Ë

	)

2500 
	#NVIC_ISER_SETENA_6
 ((
uöt32_t
)0x00000040Ë

	)

2501 
	#NVIC_ISER_SETENA_7
 ((
uöt32_t
)0x00000080Ë

	)

2502 
	#NVIC_ISER_SETENA_8
 ((
uöt32_t
)0x00000100Ë

	)

2503 
	#NVIC_ISER_SETENA_9
 ((
uöt32_t
)0x00000200Ë

	)

2504 
	#NVIC_ISER_SETENA_10
 ((
uöt32_t
)0x00000400Ë

	)

2505 
	#NVIC_ISER_SETENA_11
 ((
uöt32_t
)0x00000800Ë

	)

2506 
	#NVIC_ISER_SETENA_12
 ((
uöt32_t
)0x00001000Ë

	)

2507 
	#NVIC_ISER_SETENA_13
 ((
uöt32_t
)0x00002000Ë

	)

2508 
	#NVIC_ISER_SETENA_14
 ((
uöt32_t
)0x00004000Ë

	)

2509 
	#NVIC_ISER_SETENA_15
 ((
uöt32_t
)0x00008000Ë

	)

2510 
	#NVIC_ISER_SETENA_16
 ((
uöt32_t
)0x00010000Ë

	)

2511 
	#NVIC_ISER_SETENA_17
 ((
uöt32_t
)0x00020000Ë

	)

2512 
	#NVIC_ISER_SETENA_18
 ((
uöt32_t
)0x00040000Ë

	)

2513 
	#NVIC_ISER_SETENA_19
 ((
uöt32_t
)0x00080000Ë

	)

2514 
	#NVIC_ISER_SETENA_20
 ((
uöt32_t
)0x00100000Ë

	)

2515 
	#NVIC_ISER_SETENA_21
 ((
uöt32_t
)0x00200000Ë

	)

2516 
	#NVIC_ISER_SETENA_22
 ((
uöt32_t
)0x00400000Ë

	)

2517 
	#NVIC_ISER_SETENA_23
 ((
uöt32_t
)0x00800000Ë

	)

2518 
	#NVIC_ISER_SETENA_24
 ((
uöt32_t
)0x01000000Ë

	)

2519 
	#NVIC_ISER_SETENA_25
 ((
uöt32_t
)0x02000000Ë

	)

2520 
	#NVIC_ISER_SETENA_26
 ((
uöt32_t
)0x04000000Ë

	)

2521 
	#NVIC_ISER_SETENA_27
 ((
uöt32_t
)0x08000000Ë

	)

2522 
	#NVIC_ISER_SETENA_28
 ((
uöt32_t
)0x10000000Ë

	)

2523 
	#NVIC_ISER_SETENA_29
 ((
uöt32_t
)0x20000000Ë

	)

2524 
	#NVIC_ISER_SETENA_30
 ((
uöt32_t
)0x40000000Ë

	)

2525 
	#NVIC_ISER_SETENA_31
 ((
uöt32_t
)0x80000000Ë

	)

2528 
	#NVIC_ICER_CLRENA
 ((
uöt32_t
)0xFFFFFFFFË

	)

2529 
	#NVIC_ICER_CLRENA_0
 ((
uöt32_t
)0x00000001Ë

	)

2530 
	#NVIC_ICER_CLRENA_1
 ((
uöt32_t
)0x00000002Ë

	)

2531 
	#NVIC_ICER_CLRENA_2
 ((
uöt32_t
)0x00000004Ë

	)

2532 
	#NVIC_ICER_CLRENA_3
 ((
uöt32_t
)0x00000008Ë

	)

2533 
	#NVIC_ICER_CLRENA_4
 ((
uöt32_t
)0x00000010Ë

	)

2534 
	#NVIC_ICER_CLRENA_5
 ((
uöt32_t
)0x00000020Ë

	)

2535 
	#NVIC_ICER_CLRENA_6
 ((
uöt32_t
)0x00000040Ë

	)

2536 
	#NVIC_ICER_CLRENA_7
 ((
uöt32_t
)0x00000080Ë

	)

2537 
	#NVIC_ICER_CLRENA_8
 ((
uöt32_t
)0x00000100Ë

	)

2538 
	#NVIC_ICER_CLRENA_9
 ((
uöt32_t
)0x00000200Ë

	)

2539 
	#NVIC_ICER_CLRENA_10
 ((
uöt32_t
)0x00000400Ë

	)

2540 
	#NVIC_ICER_CLRENA_11
 ((
uöt32_t
)0x00000800Ë

	)

2541 
	#NVIC_ICER_CLRENA_12
 ((
uöt32_t
)0x00001000Ë

	)

2542 
	#NVIC_ICER_CLRENA_13
 ((
uöt32_t
)0x00002000Ë

	)

2543 
	#NVIC_ICER_CLRENA_14
 ((
uöt32_t
)0x00004000Ë

	)

2544 
	#NVIC_ICER_CLRENA_15
 ((
uöt32_t
)0x00008000Ë

	)

2545 
	#NVIC_ICER_CLRENA_16
 ((
uöt32_t
)0x00010000Ë

	)

2546 
	#NVIC_ICER_CLRENA_17
 ((
uöt32_t
)0x00020000Ë

	)

2547 
	#NVIC_ICER_CLRENA_18
 ((
uöt32_t
)0x00040000Ë

	)

2548 
	#NVIC_ICER_CLRENA_19
 ((
uöt32_t
)0x00080000Ë

	)

2549 
	#NVIC_ICER_CLRENA_20
 ((
uöt32_t
)0x00100000Ë

	)

2550 
	#NVIC_ICER_CLRENA_21
 ((
uöt32_t
)0x00200000Ë

	)

2551 
	#NVIC_ICER_CLRENA_22
 ((
uöt32_t
)0x00400000Ë

	)

2552 
	#NVIC_ICER_CLRENA_23
 ((
uöt32_t
)0x00800000Ë

	)

2553 
	#NVIC_ICER_CLRENA_24
 ((
uöt32_t
)0x01000000Ë

	)

2554 
	#NVIC_ICER_CLRENA_25
 ((
uöt32_t
)0x02000000Ë

	)

2555 
	#NVIC_ICER_CLRENA_26
 ((
uöt32_t
)0x04000000Ë

	)

2556 
	#NVIC_ICER_CLRENA_27
 ((
uöt32_t
)0x08000000Ë

	)

2557 
	#NVIC_ICER_CLRENA_28
 ((
uöt32_t
)0x10000000Ë

	)

2558 
	#NVIC_ICER_CLRENA_29
 ((
uöt32_t
)0x20000000Ë

	)

2559 
	#NVIC_ICER_CLRENA_30
 ((
uöt32_t
)0x40000000Ë

	)

2560 
	#NVIC_ICER_CLRENA_31
 ((
uöt32_t
)0x80000000Ë

	)

2563 
	#NVIC_ISPR_SETPEND
 ((
uöt32_t
)0xFFFFFFFFË

	)

2564 
	#NVIC_ISPR_SETPEND_0
 ((
uöt32_t
)0x00000001Ë

	)

2565 
	#NVIC_ISPR_SETPEND_1
 ((
uöt32_t
)0x00000002Ë

	)

2566 
	#NVIC_ISPR_SETPEND_2
 ((
uöt32_t
)0x00000004Ë

	)

2567 
	#NVIC_ISPR_SETPEND_3
 ((
uöt32_t
)0x00000008Ë

	)

2568 
	#NVIC_ISPR_SETPEND_4
 ((
uöt32_t
)0x00000010Ë

	)

2569 
	#NVIC_ISPR_SETPEND_5
 ((
uöt32_t
)0x00000020Ë

	)

2570 
	#NVIC_ISPR_SETPEND_6
 ((
uöt32_t
)0x00000040Ë

	)

2571 
	#NVIC_ISPR_SETPEND_7
 ((
uöt32_t
)0x00000080Ë

	)

2572 
	#NVIC_ISPR_SETPEND_8
 ((
uöt32_t
)0x00000100Ë

	)

2573 
	#NVIC_ISPR_SETPEND_9
 ((
uöt32_t
)0x00000200Ë

	)

2574 
	#NVIC_ISPR_SETPEND_10
 ((
uöt32_t
)0x00000400Ë

	)

2575 
	#NVIC_ISPR_SETPEND_11
 ((
uöt32_t
)0x00000800Ë

	)

2576 
	#NVIC_ISPR_SETPEND_12
 ((
uöt32_t
)0x00001000Ë

	)

2577 
	#NVIC_ISPR_SETPEND_13
 ((
uöt32_t
)0x00002000Ë

	)

2578 
	#NVIC_ISPR_SETPEND_14
 ((
uöt32_t
)0x00004000Ë

	)

2579 
	#NVIC_ISPR_SETPEND_15
 ((
uöt32_t
)0x00008000Ë

	)

2580 
	#NVIC_ISPR_SETPEND_16
 ((
uöt32_t
)0x00010000Ë

	)

2581 
	#NVIC_ISPR_SETPEND_17
 ((
uöt32_t
)0x00020000Ë

	)

2582 
	#NVIC_ISPR_SETPEND_18
 ((
uöt32_t
)0x00040000Ë

	)

2583 
	#NVIC_ISPR_SETPEND_19
 ((
uöt32_t
)0x00080000Ë

	)

2584 
	#NVIC_ISPR_SETPEND_20
 ((
uöt32_t
)0x00100000Ë

	)

2585 
	#NVIC_ISPR_SETPEND_21
 ((
uöt32_t
)0x00200000Ë

	)

2586 
	#NVIC_ISPR_SETPEND_22
 ((
uöt32_t
)0x00400000Ë

	)

2587 
	#NVIC_ISPR_SETPEND_23
 ((
uöt32_t
)0x00800000Ë

	)

2588 
	#NVIC_ISPR_SETPEND_24
 ((
uöt32_t
)0x01000000Ë

	)

2589 
	#NVIC_ISPR_SETPEND_25
 ((
uöt32_t
)0x02000000Ë

	)

2590 
	#NVIC_ISPR_SETPEND_26
 ((
uöt32_t
)0x04000000Ë

	)

2591 
	#NVIC_ISPR_SETPEND_27
 ((
uöt32_t
)0x08000000Ë

	)

2592 
	#NVIC_ISPR_SETPEND_28
 ((
uöt32_t
)0x10000000Ë

	)

2593 
	#NVIC_ISPR_SETPEND_29
 ((
uöt32_t
)0x20000000Ë

	)

2594 
	#NVIC_ISPR_SETPEND_30
 ((
uöt32_t
)0x40000000Ë

	)

2595 
	#NVIC_ISPR_SETPEND_31
 ((
uöt32_t
)0x80000000Ë

	)

2598 
	#NVIC_ICPR_CLRPEND
 ((
uöt32_t
)0xFFFFFFFFË

	)

2599 
	#NVIC_ICPR_CLRPEND_0
 ((
uöt32_t
)0x00000001Ë

	)

2600 
	#NVIC_ICPR_CLRPEND_1
 ((
uöt32_t
)0x00000002Ë

	)

2601 
	#NVIC_ICPR_CLRPEND_2
 ((
uöt32_t
)0x00000004Ë

	)

2602 
	#NVIC_ICPR_CLRPEND_3
 ((
uöt32_t
)0x00000008Ë

	)

2603 
	#NVIC_ICPR_CLRPEND_4
 ((
uöt32_t
)0x00000010Ë

	)

2604 
	#NVIC_ICPR_CLRPEND_5
 ((
uöt32_t
)0x00000020Ë

	)

2605 
	#NVIC_ICPR_CLRPEND_6
 ((
uöt32_t
)0x00000040Ë

	)

2606 
	#NVIC_ICPR_CLRPEND_7
 ((
uöt32_t
)0x00000080Ë

	)

2607 
	#NVIC_ICPR_CLRPEND_8
 ((
uöt32_t
)0x00000100Ë

	)

2608 
	#NVIC_ICPR_CLRPEND_9
 ((
uöt32_t
)0x00000200Ë

	)

2609 
	#NVIC_ICPR_CLRPEND_10
 ((
uöt32_t
)0x00000400Ë

	)

2610 
	#NVIC_ICPR_CLRPEND_11
 ((
uöt32_t
)0x00000800Ë

	)

2611 
	#NVIC_ICPR_CLRPEND_12
 ((
uöt32_t
)0x00001000Ë

	)

2612 
	#NVIC_ICPR_CLRPEND_13
 ((
uöt32_t
)0x00002000Ë

	)

2613 
	#NVIC_ICPR_CLRPEND_14
 ((
uöt32_t
)0x00004000Ë

	)

2614 
	#NVIC_ICPR_CLRPEND_15
 ((
uöt32_t
)0x00008000Ë

	)

2615 
	#NVIC_ICPR_CLRPEND_16
 ((
uöt32_t
)0x00010000Ë

	)

2616 
	#NVIC_ICPR_CLRPEND_17
 ((
uöt32_t
)0x00020000Ë

	)

2617 
	#NVIC_ICPR_CLRPEND_18
 ((
uöt32_t
)0x00040000Ë

	)

2618 
	#NVIC_ICPR_CLRPEND_19
 ((
uöt32_t
)0x00080000Ë

	)

2619 
	#NVIC_ICPR_CLRPEND_20
 ((
uöt32_t
)0x00100000Ë

	)

2620 
	#NVIC_ICPR_CLRPEND_21
 ((
uöt32_t
)0x00200000Ë

	)

2621 
	#NVIC_ICPR_CLRPEND_22
 ((
uöt32_t
)0x00400000Ë

	)

2622 
	#NVIC_ICPR_CLRPEND_23
 ((
uöt32_t
)0x00800000Ë

	)

2623 
	#NVIC_ICPR_CLRPEND_24
 ((
uöt32_t
)0x01000000Ë

	)

2624 
	#NVIC_ICPR_CLRPEND_25
 ((
uöt32_t
)0x02000000Ë

	)

2625 
	#NVIC_ICPR_CLRPEND_26
 ((
uöt32_t
)0x04000000Ë

	)

2626 
	#NVIC_ICPR_CLRPEND_27
 ((
uöt32_t
)0x08000000Ë

	)

2627 
	#NVIC_ICPR_CLRPEND_28
 ((
uöt32_t
)0x10000000Ë

	)

2628 
	#NVIC_ICPR_CLRPEND_29
 ((
uöt32_t
)0x20000000Ë

	)

2629 
	#NVIC_ICPR_CLRPEND_30
 ((
uöt32_t
)0x40000000Ë

	)

2630 
	#NVIC_ICPR_CLRPEND_31
 ((
uöt32_t
)0x80000000Ë

	)

2633 
	#NVIC_IABR_ACTIVE
 ((
uöt32_t
)0xFFFFFFFFË

	)

2634 
	#NVIC_IABR_ACTIVE_0
 ((
uöt32_t
)0x00000001Ë

	)

2635 
	#NVIC_IABR_ACTIVE_1
 ((
uöt32_t
)0x00000002Ë

	)

2636 
	#NVIC_IABR_ACTIVE_2
 ((
uöt32_t
)0x00000004Ë

	)

2637 
	#NVIC_IABR_ACTIVE_3
 ((
uöt32_t
)0x00000008Ë

	)

2638 
	#NVIC_IABR_ACTIVE_4
 ((
uöt32_t
)0x00000010Ë

	)

2639 
	#NVIC_IABR_ACTIVE_5
 ((
uöt32_t
)0x00000020Ë

	)

2640 
	#NVIC_IABR_ACTIVE_6
 ((
uöt32_t
)0x00000040Ë

	)

2641 
	#NVIC_IABR_ACTIVE_7
 ((
uöt32_t
)0x00000080Ë

	)

2642 
	#NVIC_IABR_ACTIVE_8
 ((
uöt32_t
)0x00000100Ë

	)

2643 
	#NVIC_IABR_ACTIVE_9
 ((
uöt32_t
)0x00000200Ë

	)

2644 
	#NVIC_IABR_ACTIVE_10
 ((
uöt32_t
)0x00000400Ë

	)

2645 
	#NVIC_IABR_ACTIVE_11
 ((
uöt32_t
)0x00000800Ë

	)

2646 
	#NVIC_IABR_ACTIVE_12
 ((
uöt32_t
)0x00001000Ë

	)

2647 
	#NVIC_IABR_ACTIVE_13
 ((
uöt32_t
)0x00002000Ë

	)

2648 
	#NVIC_IABR_ACTIVE_14
 ((
uöt32_t
)0x00004000Ë

	)

2649 
	#NVIC_IABR_ACTIVE_15
 ((
uöt32_t
)0x00008000Ë

	)

2650 
	#NVIC_IABR_ACTIVE_16
 ((
uöt32_t
)0x00010000Ë

	)

2651 
	#NVIC_IABR_ACTIVE_17
 ((
uöt32_t
)0x00020000Ë

	)

2652 
	#NVIC_IABR_ACTIVE_18
 ((
uöt32_t
)0x00040000Ë

	)

2653 
	#NVIC_IABR_ACTIVE_19
 ((
uöt32_t
)0x00080000Ë

	)

2654 
	#NVIC_IABR_ACTIVE_20
 ((
uöt32_t
)0x00100000Ë

	)

2655 
	#NVIC_IABR_ACTIVE_21
 ((
uöt32_t
)0x00200000Ë

	)

2656 
	#NVIC_IABR_ACTIVE_22
 ((
uöt32_t
)0x00400000Ë

	)

2657 
	#NVIC_IABR_ACTIVE_23
 ((
uöt32_t
)0x00800000Ë

	)

2658 
	#NVIC_IABR_ACTIVE_24
 ((
uöt32_t
)0x01000000Ë

	)

2659 
	#NVIC_IABR_ACTIVE_25
 ((
uöt32_t
)0x02000000Ë

	)

2660 
	#NVIC_IABR_ACTIVE_26
 ((
uöt32_t
)0x04000000Ë

	)

2661 
	#NVIC_IABR_ACTIVE_27
 ((
uöt32_t
)0x08000000Ë

	)

2662 
	#NVIC_IABR_ACTIVE_28
 ((
uöt32_t
)0x10000000Ë

	)

2663 
	#NVIC_IABR_ACTIVE_29
 ((
uöt32_t
)0x20000000Ë

	)

2664 
	#NVIC_IABR_ACTIVE_30
 ((
uöt32_t
)0x40000000Ë

	)

2665 
	#NVIC_IABR_ACTIVE_31
 ((
uöt32_t
)0x80000000Ë

	)

2668 
	#NVIC_IPR0_PRI_0
 ((
uöt32_t
)0x000000FFË

	)

2669 
	#NVIC_IPR0_PRI_1
 ((
uöt32_t
)0x0000FF00Ë

	)

2670 
	#NVIC_IPR0_PRI_2
 ((
uöt32_t
)0x00FF0000Ë

	)

2671 
	#NVIC_IPR0_PRI_3
 ((
uöt32_t
)0xFF000000Ë

	)

2674 
	#NVIC_IPR1_PRI_4
 ((
uöt32_t
)0x000000FFË

	)

2675 
	#NVIC_IPR1_PRI_5
 ((
uöt32_t
)0x0000FF00Ë

	)

2676 
	#NVIC_IPR1_PRI_6
 ((
uöt32_t
)0x00FF0000Ë

	)

2677 
	#NVIC_IPR1_PRI_7
 ((
uöt32_t
)0xFF000000Ë

	)

2680 
	#NVIC_IPR2_PRI_8
 ((
uöt32_t
)0x000000FFË

	)

2681 
	#NVIC_IPR2_PRI_9
 ((
uöt32_t
)0x0000FF00Ë

	)

2682 
	#NVIC_IPR2_PRI_10
 ((
uöt32_t
)0x00FF0000Ë

	)

2683 
	#NVIC_IPR2_PRI_11
 ((
uöt32_t
)0xFF000000Ë

	)

2686 
	#NVIC_IPR3_PRI_12
 ((
uöt32_t
)0x000000FFË

	)

2687 
	#NVIC_IPR3_PRI_13
 ((
uöt32_t
)0x0000FF00Ë

	)

2688 
	#NVIC_IPR3_PRI_14
 ((
uöt32_t
)0x00FF0000Ë

	)

2689 
	#NVIC_IPR3_PRI_15
 ((
uöt32_t
)0xFF000000Ë

	)

2692 
	#NVIC_IPR4_PRI_16
 ((
uöt32_t
)0x000000FFË

	)

2693 
	#NVIC_IPR4_PRI_17
 ((
uöt32_t
)0x0000FF00Ë

	)

2694 
	#NVIC_IPR4_PRI_18
 ((
uöt32_t
)0x00FF0000Ë

	)

2695 
	#NVIC_IPR4_PRI_19
 ((
uöt32_t
)0xFF000000Ë

	)

2698 
	#NVIC_IPR5_PRI_20
 ((
uöt32_t
)0x000000FFË

	)

2699 
	#NVIC_IPR5_PRI_21
 ((
uöt32_t
)0x0000FF00Ë

	)

2700 
	#NVIC_IPR5_PRI_22
 ((
uöt32_t
)0x00FF0000Ë

	)

2701 
	#NVIC_IPR5_PRI_23
 ((
uöt32_t
)0xFF000000Ë

	)

2704 
	#NVIC_IPR6_PRI_24
 ((
uöt32_t
)0x000000FFË

	)

2705 
	#NVIC_IPR6_PRI_25
 ((
uöt32_t
)0x0000FF00Ë

	)

2706 
	#NVIC_IPR6_PRI_26
 ((
uöt32_t
)0x00FF0000Ë

	)

2707 
	#NVIC_IPR6_PRI_27
 ((
uöt32_t
)0xFF000000Ë

	)

2710 
	#NVIC_IPR7_PRI_28
 ((
uöt32_t
)0x000000FFË

	)

2711 
	#NVIC_IPR7_PRI_29
 ((
uöt32_t
)0x0000FF00Ë

	)

2712 
	#NVIC_IPR7_PRI_30
 ((
uöt32_t
)0x00FF0000Ë

	)

2713 
	#NVIC_IPR7_PRI_31
 ((
uöt32_t
)0xFF000000Ë

	)

2716 
	#SCB_CPUID_REVISION
 ((
uöt32_t
)0x0000000FË

	)

2717 
	#SCB_CPUID_PARTNO
 ((
uöt32_t
)0x0000FFF0Ë

	)

2718 
	#SCB_CPUID_C⁄°™t
 ((
uöt32_t
)0x000F0000Ë

	)

2719 
	#SCB_CPUID_VARIANT
 ((
uöt32_t
)0x00F00000Ë

	)

2720 
	#SCB_CPUID_IMPLEMENTER
 ((
uöt32_t
)0xFF000000Ë

	)

2723 
	#SCB_ICSR_VECTACTIVE
 ((
uöt32_t
)0x000001FFË

	)

2724 
	#SCB_ICSR_RETTOBASE
 ((
uöt32_t
)0x00000800Ë

	)

2725 
	#SCB_ICSR_VECTPENDING
 ((
uöt32_t
)0x003FF000Ë

	)

2726 
	#SCB_ICSR_ISRPENDING
 ((
uöt32_t
)0x00400000Ë

	)

2727 
	#SCB_ICSR_ISRPREEMPT
 ((
uöt32_t
)0x00800000Ë

	)

2728 
	#SCB_ICSR_PENDSTCLR
 ((
uöt32_t
)0x02000000Ë

	)

2729 
	#SCB_ICSR_PENDSTSET
 ((
uöt32_t
)0x04000000Ë

	)

2730 
	#SCB_ICSR_PENDSVCLR
 ((
uöt32_t
)0x08000000Ë

	)

2731 
	#SCB_ICSR_PENDSVSET
 ((
uöt32_t
)0x10000000Ë

	)

2732 
	#SCB_ICSR_NMIPENDSET
 ((
uöt32_t
)0x80000000Ë

	)

2735 
	#SCB_VTOR_TBLOFF
 ((
uöt32_t
)0x1FFFFF80Ë

	)

2736 
	#SCB_VTOR_TBLBASE
 ((
uöt32_t
)0x20000000Ë

	)

2739 
	#SCB_AIRCR_VECTRESET
 ((
uöt32_t
)0x00000001Ë

	)

2740 
	#SCB_AIRCR_VECTCLRACTIVE
 ((
uöt32_t
)0x00000002Ë

	)

2741 
	#SCB_AIRCR_SYSRESETREQ
 ((
uöt32_t
)0x00000004Ë

	)

2743 
	#SCB_AIRCR_PRIGROUP
 ((
uöt32_t
)0x00000700Ë

	)

2744 
	#SCB_AIRCR_PRIGROUP_0
 ((
uöt32_t
)0x00000100Ë

	)

2745 
	#SCB_AIRCR_PRIGROUP_1
 ((
uöt32_t
)0x00000200Ë

	)

2746 
	#SCB_AIRCR_PRIGROUP_2
 ((
uöt32_t
)0x00000400Ë

	)

2749 
	#SCB_AIRCR_PRIGROUP0
 ((
uöt32_t
)0x00000000Ë

	)

2750 
	#SCB_AIRCR_PRIGROUP1
 ((
uöt32_t
)0x00000100Ë

	)

2751 
	#SCB_AIRCR_PRIGROUP2
 ((
uöt32_t
)0x00000200Ë

	)

2752 
	#SCB_AIRCR_PRIGROUP3
 ((
uöt32_t
)0x00000300Ë

	)

2753 
	#SCB_AIRCR_PRIGROUP4
 ((
uöt32_t
)0x00000400Ë

	)

2754 
	#SCB_AIRCR_PRIGROUP5
 ((
uöt32_t
)0x00000500Ë

	)

2755 
	#SCB_AIRCR_PRIGROUP6
 ((
uöt32_t
)0x00000600Ë

	)

2756 
	#SCB_AIRCR_PRIGROUP7
 ((
uöt32_t
)0x00000700Ë

	)

2758 
	#SCB_AIRCR_ENDIANESS
 ((
uöt32_t
)0x00008000Ë

	)

2759 
	#SCB_AIRCR_VECTKEY
 ((
uöt32_t
)0xFFFF0000Ë

	)

2762 
	#SCB_SCR_SLEEPONEXIT
 ((
uöt8_t
)0x02Ë

	)

2763 
	#SCB_SCR_SLEEPDEEP
 ((
uöt8_t
)0x04Ë

	)

2764 
	#SCB_SCR_SEVONPEND
 ((
uöt8_t
)0x10Ë

	)

2767 
	#SCB_CCR_NONBASETHRDENA
 ((
uöt16_t
)0x0001Ë

	)

2768 
	#SCB_CCR_USERSETMPEND
 ((
uöt16_t
)0x0002Ë

	)

2769 
	#SCB_CCR_UNALIGN_TRP
 ((
uöt16_t
)0x0008Ë

	)

2770 
	#SCB_CCR_DIV_0_TRP
 ((
uöt16_t
)0x0010Ë

	)

2771 
	#SCB_CCR_BFHFNMIGN
 ((
uöt16_t
)0x0100Ë

	)

2772 
	#SCB_CCR_STKALIGN
 ((
uöt16_t
)0x0200Ë

	)

2775 
	#SCB_SHPR_PRI_N
 ((
uöt32_t
)0x000000FFË

	)

2776 
	#SCB_SHPR_PRI_N1
 ((
uöt32_t
)0x0000FF00Ë

	)

2777 
	#SCB_SHPR_PRI_N2
 ((
uöt32_t
)0x00FF0000Ë

	)

2778 
	#SCB_SHPR_PRI_N3
 ((
uöt32_t
)0xFF000000Ë

	)

2781 
	#SCB_SHCSR_MEMFAULTACT
 ((
uöt32_t
)0x00000001Ë

	)

2782 
	#SCB_SHCSR_BUSFAULTACT
 ((
uöt32_t
)0x00000002Ë

	)

2783 
	#SCB_SHCSR_USGFAULTACT
 ((
uöt32_t
)0x00000008Ë

	)

2784 
	#SCB_SHCSR_SVCALLACT
 ((
uöt32_t
)0x00000080Ë

	)

2785 
	#SCB_SHCSR_MONITORACT
 ((
uöt32_t
)0x00000100Ë

	)

2786 
	#SCB_SHCSR_PENDSVACT
 ((
uöt32_t
)0x00000400Ë

	)

2787 
	#SCB_SHCSR_SYSTICKACT
 ((
uöt32_t
)0x00000800Ë

	)

2788 
	#SCB_SHCSR_USGFAULTPENDED
 ((
uöt32_t
)0x00001000Ë

	)

2789 
	#SCB_SHCSR_MEMFAULTPENDED
 ((
uöt32_t
)0x00002000Ë

	)

2790 
	#SCB_SHCSR_BUSFAULTPENDED
 ((
uöt32_t
)0x00004000Ë

	)

2791 
	#SCB_SHCSR_SVCALLPENDED
 ((
uöt32_t
)0x00008000Ë

	)

2792 
	#SCB_SHCSR_MEMFAULTENA
 ((
uöt32_t
)0x00010000Ë

	)

2793 
	#SCB_SHCSR_BUSFAULTENA
 ((
uöt32_t
)0x00020000Ë

	)

2794 
	#SCB_SHCSR_USGFAULTENA
 ((
uöt32_t
)0x00040000Ë

	)

2798 
	#SCB_CFSR_IACCVIOL
 ((
uöt32_t
)0x00000001Ë

	)

2799 
	#SCB_CFSR_DACCVIOL
 ((
uöt32_t
)0x00000002Ë

	)

2800 
	#SCB_CFSR_MUNSTKERR
 ((
uöt32_t
)0x00000008Ë

	)

2801 
	#SCB_CFSR_MSTKERR
 ((
uöt32_t
)0x00000010Ë

	)

2802 
	#SCB_CFSR_MMARVALID
 ((
uöt32_t
)0x00000080Ë

	)

2804 
	#SCB_CFSR_IBUSERR
 ((
uöt32_t
)0x00000100Ë

	)

2805 
	#SCB_CFSR_PRECISERR
 ((
uöt32_t
)0x00000200Ë

	)

2806 
	#SCB_CFSR_IMPRECISERR
 ((
uöt32_t
)0x00000400Ë

	)

2807 
	#SCB_CFSR_UNSTKERR
 ((
uöt32_t
)0x00000800Ë

	)

2808 
	#SCB_CFSR_STKERR
 ((
uöt32_t
)0x00001000Ë

	)

2809 
	#SCB_CFSR_BFARVALID
 ((
uöt32_t
)0x00008000Ë

	)

2811 
	#SCB_CFSR_UNDEFINSTR
 ((
uöt32_t
)0x00010000Ë

	)

2812 
	#SCB_CFSR_INVSTATE
 ((
uöt32_t
)0x00020000Ë

	)

2813 
	#SCB_CFSR_INVPC
 ((
uöt32_t
)0x00040000Ë

	)

2814 
	#SCB_CFSR_NOCP
 ((
uöt32_t
)0x00080000Ë

	)

2815 
	#SCB_CFSR_UNALIGNED
 ((
uöt32_t
)0x01000000Ë

	)

2816 
	#SCB_CFSR_DIVBYZERO
 ((
uöt32_t
)0x02000000Ë

	)

2819 
	#SCB_HFSR_VECTTBL
 ((
uöt32_t
)0x00000002Ë

	)

2820 
	#SCB_HFSR_FORCED
 ((
uöt32_t
)0x40000000Ë

	)

2821 
	#SCB_HFSR_DEBUGEVT
 ((
uöt32_t
)0x80000000Ë

	)

2824 
	#SCB_DFSR_HALTED
 ((
uöt8_t
)0x01Ë

	)

2825 
	#SCB_DFSR_BKPT
 ((
uöt8_t
)0x02Ë

	)

2826 
	#SCB_DFSR_DWTTRAP
 ((
uöt8_t
)0x04Ë

	)

2827 
	#SCB_DFSR_VCATCH
 ((
uöt8_t
)0x08Ë

	)

2828 
	#SCB_DFSR_EXTERNAL
 ((
uöt8_t
)0x10Ë

	)

2831 
	#SCB_MMFAR_ADDRESS
 ((
uöt32_t
)0xFFFFFFFFË

	)

2834 
	#SCB_BFAR_ADDRESS
 ((
uöt32_t
)0xFFFFFFFFË

	)

2837 
	#SCB_AFSR_IMPDEF
 ((
uöt32_t
)0xFFFFFFFFË

	)

2846 
	#EXTI_IMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

2847 
	#EXTI_IMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

2848 
	#EXTI_IMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

2849 
	#EXTI_IMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

2850 
	#EXTI_IMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

2851 
	#EXTI_IMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

2852 
	#EXTI_IMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

2853 
	#EXTI_IMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

2854 
	#EXTI_IMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

2855 
	#EXTI_IMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

2856 
	#EXTI_IMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

2857 
	#EXTI_IMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

2858 
	#EXTI_IMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

2859 
	#EXTI_IMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

2860 
	#EXTI_IMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

2861 
	#EXTI_IMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

2862 
	#EXTI_IMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

2863 
	#EXTI_IMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

2864 
	#EXTI_IMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

2865 
	#EXTI_IMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

2868 
	#EXTI_EMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

2869 
	#EXTI_EMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

2870 
	#EXTI_EMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

2871 
	#EXTI_EMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

2872 
	#EXTI_EMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

2873 
	#EXTI_EMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

2874 
	#EXTI_EMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

2875 
	#EXTI_EMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

2876 
	#EXTI_EMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

2877 
	#EXTI_EMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

2878 
	#EXTI_EMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

2879 
	#EXTI_EMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

2880 
	#EXTI_EMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

2881 
	#EXTI_EMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

2882 
	#EXTI_EMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

2883 
	#EXTI_EMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

2884 
	#EXTI_EMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

2885 
	#EXTI_EMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

2886 
	#EXTI_EMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

2887 
	#EXTI_EMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

2890 
	#EXTI_RTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

2891 
	#EXTI_RTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

2892 
	#EXTI_RTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

2893 
	#EXTI_RTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

2894 
	#EXTI_RTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

2895 
	#EXTI_RTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

2896 
	#EXTI_RTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

2897 
	#EXTI_RTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

2898 
	#EXTI_RTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

2899 
	#EXTI_RTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

2900 
	#EXTI_RTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

2901 
	#EXTI_RTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

2902 
	#EXTI_RTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

2903 
	#EXTI_RTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

2904 
	#EXTI_RTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

2905 
	#EXTI_RTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

2906 
	#EXTI_RTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

2907 
	#EXTI_RTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

2908 
	#EXTI_RTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

2909 
	#EXTI_RTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

2912 
	#EXTI_FTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

2913 
	#EXTI_FTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

2914 
	#EXTI_FTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

2915 
	#EXTI_FTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

2916 
	#EXTI_FTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

2917 
	#EXTI_FTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

2918 
	#EXTI_FTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

2919 
	#EXTI_FTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

2920 
	#EXTI_FTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

2921 
	#EXTI_FTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

2922 
	#EXTI_FTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

2923 
	#EXTI_FTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

2924 
	#EXTI_FTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

2925 
	#EXTI_FTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

2926 
	#EXTI_FTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

2927 
	#EXTI_FTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

2928 
	#EXTI_FTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

2929 
	#EXTI_FTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

2930 
	#EXTI_FTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

2931 
	#EXTI_FTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

2934 
	#EXTI_SWIER_SWIER0
 ((
uöt32_t
)0x00000001Ë

	)

2935 
	#EXTI_SWIER_SWIER1
 ((
uöt32_t
)0x00000002Ë

	)

2936 
	#EXTI_SWIER_SWIER2
 ((
uöt32_t
)0x00000004Ë

	)

2937 
	#EXTI_SWIER_SWIER3
 ((
uöt32_t
)0x00000008Ë

	)

2938 
	#EXTI_SWIER_SWIER4
 ((
uöt32_t
)0x00000010Ë

	)

2939 
	#EXTI_SWIER_SWIER5
 ((
uöt32_t
)0x00000020Ë

	)

2940 
	#EXTI_SWIER_SWIER6
 ((
uöt32_t
)0x00000040Ë

	)

2941 
	#EXTI_SWIER_SWIER7
 ((
uöt32_t
)0x00000080Ë

	)

2942 
	#EXTI_SWIER_SWIER8
 ((
uöt32_t
)0x00000100Ë

	)

2943 
	#EXTI_SWIER_SWIER9
 ((
uöt32_t
)0x00000200Ë

	)

2944 
	#EXTI_SWIER_SWIER10
 ((
uöt32_t
)0x00000400Ë

	)

2945 
	#EXTI_SWIER_SWIER11
 ((
uöt32_t
)0x00000800Ë

	)

2946 
	#EXTI_SWIER_SWIER12
 ((
uöt32_t
)0x00001000Ë

	)

2947 
	#EXTI_SWIER_SWIER13
 ((
uöt32_t
)0x00002000Ë

	)

2948 
	#EXTI_SWIER_SWIER14
 ((
uöt32_t
)0x00004000Ë

	)

2949 
	#EXTI_SWIER_SWIER15
 ((
uöt32_t
)0x00008000Ë

	)

2950 
	#EXTI_SWIER_SWIER16
 ((
uöt32_t
)0x00010000Ë

	)

2951 
	#EXTI_SWIER_SWIER17
 ((
uöt32_t
)0x00020000Ë

	)

2952 
	#EXTI_SWIER_SWIER18
 ((
uöt32_t
)0x00040000Ë

	)

2953 
	#EXTI_SWIER_SWIER19
 ((
uöt32_t
)0x00080000Ë

	)

2956 
	#EXTI_PR_PR0
 ((
uöt32_t
)0x00000001Ë

	)

2957 
	#EXTI_PR_PR1
 ((
uöt32_t
)0x00000002Ë

	)

2958 
	#EXTI_PR_PR2
 ((
uöt32_t
)0x00000004Ë

	)

2959 
	#EXTI_PR_PR3
 ((
uöt32_t
)0x00000008Ë

	)

2960 
	#EXTI_PR_PR4
 ((
uöt32_t
)0x00000010Ë

	)

2961 
	#EXTI_PR_PR5
 ((
uöt32_t
)0x00000020Ë

	)

2962 
	#EXTI_PR_PR6
 ((
uöt32_t
)0x00000040Ë

	)

2963 
	#EXTI_PR_PR7
 ((
uöt32_t
)0x00000080Ë

	)

2964 
	#EXTI_PR_PR8
 ((
uöt32_t
)0x00000100Ë

	)

2965 
	#EXTI_PR_PR9
 ((
uöt32_t
)0x00000200Ë

	)

2966 
	#EXTI_PR_PR10
 ((
uöt32_t
)0x00000400Ë

	)

2967 
	#EXTI_PR_PR11
 ((
uöt32_t
)0x00000800Ë

	)

2968 
	#EXTI_PR_PR12
 ((
uöt32_t
)0x00001000Ë

	)

2969 
	#EXTI_PR_PR13
 ((
uöt32_t
)0x00002000Ë

	)

2970 
	#EXTI_PR_PR14
 ((
uöt32_t
)0x00004000Ë

	)

2971 
	#EXTI_PR_PR15
 ((
uöt32_t
)0x00008000Ë

	)

2972 
	#EXTI_PR_PR16
 ((
uöt32_t
)0x00010000Ë

	)

2973 
	#EXTI_PR_PR17
 ((
uöt32_t
)0x00020000Ë

	)

2974 
	#EXTI_PR_PR18
 ((
uöt32_t
)0x00040000Ë

	)

2975 
	#EXTI_PR_PR19
 ((
uöt32_t
)0x00080000Ë

	)

2984 
	#DMA_ISR_GIF1
 ((
uöt32_t
)0x00000001Ë

	)

2985 
	#DMA_ISR_TCIF1
 ((
uöt32_t
)0x00000002Ë

	)

2986 
	#DMA_ISR_HTIF1
 ((
uöt32_t
)0x00000004Ë

	)

2987 
	#DMA_ISR_TEIF1
 ((
uöt32_t
)0x00000008Ë

	)

2988 
	#DMA_ISR_GIF2
 ((
uöt32_t
)0x00000010Ë

	)

2989 
	#DMA_ISR_TCIF2
 ((
uöt32_t
)0x00000020Ë

	)

2990 
	#DMA_ISR_HTIF2
 ((
uöt32_t
)0x00000040Ë

	)

2991 
	#DMA_ISR_TEIF2
 ((
uöt32_t
)0x00000080Ë

	)

2992 
	#DMA_ISR_GIF3
 ((
uöt32_t
)0x00000100Ë

	)

2993 
	#DMA_ISR_TCIF3
 ((
uöt32_t
)0x00000200Ë

	)

2994 
	#DMA_ISR_HTIF3
 ((
uöt32_t
)0x00000400Ë

	)

2995 
	#DMA_ISR_TEIF3
 ((
uöt32_t
)0x00000800Ë

	)

2996 
	#DMA_ISR_GIF4
 ((
uöt32_t
)0x00001000Ë

	)

2997 
	#DMA_ISR_TCIF4
 ((
uöt32_t
)0x00002000Ë

	)

2998 
	#DMA_ISR_HTIF4
 ((
uöt32_t
)0x00004000Ë

	)

2999 
	#DMA_ISR_TEIF4
 ((
uöt32_t
)0x00008000Ë

	)

3000 
	#DMA_ISR_GIF5
 ((
uöt32_t
)0x00010000Ë

	)

3001 
	#DMA_ISR_TCIF5
 ((
uöt32_t
)0x00020000Ë

	)

3002 
	#DMA_ISR_HTIF5
 ((
uöt32_t
)0x00040000Ë

	)

3003 
	#DMA_ISR_TEIF5
 ((
uöt32_t
)0x00080000Ë

	)

3004 
	#DMA_ISR_GIF6
 ((
uöt32_t
)0x00100000Ë

	)

3005 
	#DMA_ISR_TCIF6
 ((
uöt32_t
)0x00200000Ë

	)

3006 
	#DMA_ISR_HTIF6
 ((
uöt32_t
)0x00400000Ë

	)

3007 
	#DMA_ISR_TEIF6
 ((
uöt32_t
)0x00800000Ë

	)

3008 
	#DMA_ISR_GIF7
 ((
uöt32_t
)0x01000000Ë

	)

3009 
	#DMA_ISR_TCIF7
 ((
uöt32_t
)0x02000000Ë

	)

3010 
	#DMA_ISR_HTIF7
 ((
uöt32_t
)0x04000000Ë

	)

3011 
	#DMA_ISR_TEIF7
 ((
uöt32_t
)0x08000000Ë

	)

3014 
	#DMA_IFCR_CGIF1
 ((
uöt32_t
)0x00000001Ë

	)

3015 
	#DMA_IFCR_CTCIF1
 ((
uöt32_t
)0x00000002Ë

	)

3016 
	#DMA_IFCR_CHTIF1
 ((
uöt32_t
)0x00000004Ë

	)

3017 
	#DMA_IFCR_CTEIF1
 ((
uöt32_t
)0x00000008Ë

	)

3018 
	#DMA_IFCR_CGIF2
 ((
uöt32_t
)0x00000010Ë

	)

3019 
	#DMA_IFCR_CTCIF2
 ((
uöt32_t
)0x00000020Ë

	)

3020 
	#DMA_IFCR_CHTIF2
 ((
uöt32_t
)0x00000040Ë

	)

3021 
	#DMA_IFCR_CTEIF2
 ((
uöt32_t
)0x00000080Ë

	)

3022 
	#DMA_IFCR_CGIF3
 ((
uöt32_t
)0x00000100Ë

	)

3023 
	#DMA_IFCR_CTCIF3
 ((
uöt32_t
)0x00000200Ë

	)

3024 
	#DMA_IFCR_CHTIF3
 ((
uöt32_t
)0x00000400Ë

	)

3025 
	#DMA_IFCR_CTEIF3
 ((
uöt32_t
)0x00000800Ë

	)

3026 
	#DMA_IFCR_CGIF4
 ((
uöt32_t
)0x00001000Ë

	)

3027 
	#DMA_IFCR_CTCIF4
 ((
uöt32_t
)0x00002000Ë

	)

3028 
	#DMA_IFCR_CHTIF4
 ((
uöt32_t
)0x00004000Ë

	)

3029 
	#DMA_IFCR_CTEIF4
 ((
uöt32_t
)0x00008000Ë

	)

3030 
	#DMA_IFCR_CGIF5
 ((
uöt32_t
)0x00010000Ë

	)

3031 
	#DMA_IFCR_CTCIF5
 ((
uöt32_t
)0x00020000Ë

	)

3032 
	#DMA_IFCR_CHTIF5
 ((
uöt32_t
)0x00040000Ë

	)

3033 
	#DMA_IFCR_CTEIF5
 ((
uöt32_t
)0x00080000Ë

	)

3034 
	#DMA_IFCR_CGIF6
 ((
uöt32_t
)0x00100000Ë

	)

3035 
	#DMA_IFCR_CTCIF6
 ((
uöt32_t
)0x00200000Ë

	)

3036 
	#DMA_IFCR_CHTIF6
 ((
uöt32_t
)0x00400000Ë

	)

3037 
	#DMA_IFCR_CTEIF6
 ((
uöt32_t
)0x00800000Ë

	)

3038 
	#DMA_IFCR_CGIF7
 ((
uöt32_t
)0x01000000Ë

	)

3039 
	#DMA_IFCR_CTCIF7
 ((
uöt32_t
)0x02000000Ë

	)

3040 
	#DMA_IFCR_CHTIF7
 ((
uöt32_t
)0x04000000Ë

	)

3041 
	#DMA_IFCR_CTEIF7
 ((
uöt32_t
)0x08000000Ë

	)

3044 
	#DMA_CCR1_EN
 ((
uöt16_t
)0x0001Ë

	)

3045 
	#DMA_CCR1_TCIE
 ((
uöt16_t
)0x0002Ë

	)

3046 
	#DMA_CCR1_HTIE
 ((
uöt16_t
)0x0004Ë

	)

3047 
	#DMA_CCR1_TEIE
 ((
uöt16_t
)0x0008Ë

	)

3048 
	#DMA_CCR1_DIR
 ((
uöt16_t
)0x0010Ë

	)

3049 
	#DMA_CCR1_CIRC
 ((
uöt16_t
)0x0020Ë

	)

3050 
	#DMA_CCR1_PINC
 ((
uöt16_t
)0x0040Ë

	)

3051 
	#DMA_CCR1_MINC
 ((
uöt16_t
)0x0080Ë

	)

3053 
	#DMA_CCR1_PSIZE
 ((
uöt16_t
)0x0300Ë

	)

3054 
	#DMA_CCR1_PSIZE_0
 ((
uöt16_t
)0x0100Ë

	)

3055 
	#DMA_CCR1_PSIZE_1
 ((
uöt16_t
)0x0200Ë

	)

3057 
	#DMA_CCR1_MSIZE
 ((
uöt16_t
)0x0C00Ë

	)

3058 
	#DMA_CCR1_MSIZE_0
 ((
uöt16_t
)0x0400Ë

	)

3059 
	#DMA_CCR1_MSIZE_1
 ((
uöt16_t
)0x0800Ë

	)

3061 
	#DMA_CCR1_PL
 ((
uöt16_t
)0x3000Ë

	)

3062 
	#DMA_CCR1_PL_0
 ((
uöt16_t
)0x1000Ë

	)

3063 
	#DMA_CCR1_PL_1
 ((
uöt16_t
)0x2000Ë

	)

3065 
	#DMA_CCR1_MEM2MEM
 ((
uöt16_t
)0x4000Ë

	)

3068 
	#DMA_CCR2_EN
 ((
uöt16_t
)0x0001Ë

	)

3069 
	#DMA_CCR2_TCIE
 ((
uöt16_t
)0x0002Ë

	)

3070 
	#DMA_CCR2_HTIE
 ((
uöt16_t
)0x0004Ë

	)

3071 
	#DMA_CCR2_TEIE
 ((
uöt16_t
)0x0008Ë

	)

3072 
	#DMA_CCR2_DIR
 ((
uöt16_t
)0x0010Ë

	)

3073 
	#DMA_CCR2_CIRC
 ((
uöt16_t
)0x0020Ë

	)

3074 
	#DMA_CCR2_PINC
 ((
uöt16_t
)0x0040Ë

	)

3075 
	#DMA_CCR2_MINC
 ((
uöt16_t
)0x0080Ë

	)

3077 
	#DMA_CCR2_PSIZE
 ((
uöt16_t
)0x0300Ë

	)

3078 
	#DMA_CCR2_PSIZE_0
 ((
uöt16_t
)0x0100Ë

	)

3079 
	#DMA_CCR2_PSIZE_1
 ((
uöt16_t
)0x0200Ë

	)

3081 
	#DMA_CCR2_MSIZE
 ((
uöt16_t
)0x0C00Ë

	)

3082 
	#DMA_CCR2_MSIZE_0
 ((
uöt16_t
)0x0400Ë

	)

3083 
	#DMA_CCR2_MSIZE_1
 ((
uöt16_t
)0x0800Ë

	)

3085 
	#DMA_CCR2_PL
 ((
uöt16_t
)0x3000Ë

	)

3086 
	#DMA_CCR2_PL_0
 ((
uöt16_t
)0x1000Ë

	)

3087 
	#DMA_CCR2_PL_1
 ((
uöt16_t
)0x2000Ë

	)

3089 
	#DMA_CCR2_MEM2MEM
 ((
uöt16_t
)0x4000Ë

	)

3092 
	#DMA_CCR3_EN
 ((
uöt16_t
)0x0001Ë

	)

3093 
	#DMA_CCR3_TCIE
 ((
uöt16_t
)0x0002Ë

	)

3094 
	#DMA_CCR3_HTIE
 ((
uöt16_t
)0x0004Ë

	)

3095 
	#DMA_CCR3_TEIE
 ((
uöt16_t
)0x0008Ë

	)

3096 
	#DMA_CCR3_DIR
 ((
uöt16_t
)0x0010Ë

	)

3097 
	#DMA_CCR3_CIRC
 ((
uöt16_t
)0x0020Ë

	)

3098 
	#DMA_CCR3_PINC
 ((
uöt16_t
)0x0040Ë

	)

3099 
	#DMA_CCR3_MINC
 ((
uöt16_t
)0x0080Ë

	)

3101 
	#DMA_CCR3_PSIZE
 ((
uöt16_t
)0x0300Ë

	)

3102 
	#DMA_CCR3_PSIZE_0
 ((
uöt16_t
)0x0100Ë

	)

3103 
	#DMA_CCR3_PSIZE_1
 ((
uöt16_t
)0x0200Ë

	)

3105 
	#DMA_CCR3_MSIZE
 ((
uöt16_t
)0x0C00Ë

	)

3106 
	#DMA_CCR3_MSIZE_0
 ((
uöt16_t
)0x0400Ë

	)

3107 
	#DMA_CCR3_MSIZE_1
 ((
uöt16_t
)0x0800Ë

	)

3109 
	#DMA_CCR3_PL
 ((
uöt16_t
)0x3000Ë

	)

3110 
	#DMA_CCR3_PL_0
 ((
uöt16_t
)0x1000Ë

	)

3111 
	#DMA_CCR3_PL_1
 ((
uöt16_t
)0x2000Ë

	)

3113 
	#DMA_CCR3_MEM2MEM
 ((
uöt16_t
)0x4000Ë

	)

3116 
	#DMA_CCR4_EN
 ((
uöt16_t
)0x0001Ë

	)

3117 
	#DMA_CCR4_TCIE
 ((
uöt16_t
)0x0002Ë

	)

3118 
	#DMA_CCR4_HTIE
 ((
uöt16_t
)0x0004Ë

	)

3119 
	#DMA_CCR4_TEIE
 ((
uöt16_t
)0x0008Ë

	)

3120 
	#DMA_CCR4_DIR
 ((
uöt16_t
)0x0010Ë

	)

3121 
	#DMA_CCR4_CIRC
 ((
uöt16_t
)0x0020Ë

	)

3122 
	#DMA_CCR4_PINC
 ((
uöt16_t
)0x0040Ë

	)

3123 
	#DMA_CCR4_MINC
 ((
uöt16_t
)0x0080Ë

	)

3125 
	#DMA_CCR4_PSIZE
 ((
uöt16_t
)0x0300Ë

	)

3126 
	#DMA_CCR4_PSIZE_0
 ((
uöt16_t
)0x0100Ë

	)

3127 
	#DMA_CCR4_PSIZE_1
 ((
uöt16_t
)0x0200Ë

	)

3129 
	#DMA_CCR4_MSIZE
 ((
uöt16_t
)0x0C00Ë

	)

3130 
	#DMA_CCR4_MSIZE_0
 ((
uöt16_t
)0x0400Ë

	)

3131 
	#DMA_CCR4_MSIZE_1
 ((
uöt16_t
)0x0800Ë

	)

3133 
	#DMA_CCR4_PL
 ((
uöt16_t
)0x3000Ë

	)

3134 
	#DMA_CCR4_PL_0
 ((
uöt16_t
)0x1000Ë

	)

3135 
	#DMA_CCR4_PL_1
 ((
uöt16_t
)0x2000Ë

	)

3137 
	#DMA_CCR4_MEM2MEM
 ((
uöt16_t
)0x4000Ë

	)

3140 
	#DMA_CCR5_EN
 ((
uöt16_t
)0x0001Ë

	)

3141 
	#DMA_CCR5_TCIE
 ((
uöt16_t
)0x0002Ë

	)

3142 
	#DMA_CCR5_HTIE
 ((
uöt16_t
)0x0004Ë

	)

3143 
	#DMA_CCR5_TEIE
 ((
uöt16_t
)0x0008Ë

	)

3144 
	#DMA_CCR5_DIR
 ((
uöt16_t
)0x0010Ë

	)

3145 
	#DMA_CCR5_CIRC
 ((
uöt16_t
)0x0020Ë

	)

3146 
	#DMA_CCR5_PINC
 ((
uöt16_t
)0x0040Ë

	)

3147 
	#DMA_CCR5_MINC
 ((
uöt16_t
)0x0080Ë

	)

3149 
	#DMA_CCR5_PSIZE
 ((
uöt16_t
)0x0300Ë

	)

3150 
	#DMA_CCR5_PSIZE_0
 ((
uöt16_t
)0x0100Ë

	)

3151 
	#DMA_CCR5_PSIZE_1
 ((
uöt16_t
)0x0200Ë

	)

3153 
	#DMA_CCR5_MSIZE
 ((
uöt16_t
)0x0C00Ë

	)

3154 
	#DMA_CCR5_MSIZE_0
 ((
uöt16_t
)0x0400Ë

	)

3155 
	#DMA_CCR5_MSIZE_1
 ((
uöt16_t
)0x0800Ë

	)

3157 
	#DMA_CCR5_PL
 ((
uöt16_t
)0x3000Ë

	)

3158 
	#DMA_CCR5_PL_0
 ((
uöt16_t
)0x1000Ë

	)

3159 
	#DMA_CCR5_PL_1
 ((
uöt16_t
)0x2000Ë

	)

3161 
	#DMA_CCR5_MEM2MEM
 ((
uöt16_t
)0x4000Ë

	)

3164 
	#DMA_CCR6_EN
 ((
uöt16_t
)0x0001Ë

	)

3165 
	#DMA_CCR6_TCIE
 ((
uöt16_t
)0x0002Ë

	)

3166 
	#DMA_CCR6_HTIE
 ((
uöt16_t
)0x0004Ë

	)

3167 
	#DMA_CCR6_TEIE
 ((
uöt16_t
)0x0008Ë

	)

3168 
	#DMA_CCR6_DIR
 ((
uöt16_t
)0x0010Ë

	)

3169 
	#DMA_CCR6_CIRC
 ((
uöt16_t
)0x0020Ë

	)

3170 
	#DMA_CCR6_PINC
 ((
uöt16_t
)0x0040Ë

	)

3171 
	#DMA_CCR6_MINC
 ((
uöt16_t
)0x0080Ë

	)

3173 
	#DMA_CCR6_PSIZE
 ((
uöt16_t
)0x0300Ë

	)

3174 
	#DMA_CCR6_PSIZE_0
 ((
uöt16_t
)0x0100Ë

	)

3175 
	#DMA_CCR6_PSIZE_1
 ((
uöt16_t
)0x0200Ë

	)

3177 
	#DMA_CCR6_MSIZE
 ((
uöt16_t
)0x0C00Ë

	)

3178 
	#DMA_CCR6_MSIZE_0
 ((
uöt16_t
)0x0400Ë

	)

3179 
	#DMA_CCR6_MSIZE_1
 ((
uöt16_t
)0x0800Ë

	)

3181 
	#DMA_CCR6_PL
 ((
uöt16_t
)0x3000Ë

	)

3182 
	#DMA_CCR6_PL_0
 ((
uöt16_t
)0x1000Ë

	)

3183 
	#DMA_CCR6_PL_1
 ((
uöt16_t
)0x2000Ë

	)

3185 
	#DMA_CCR6_MEM2MEM
 ((
uöt16_t
)0x4000Ë

	)

3188 
	#DMA_CCR7_EN
 ((
uöt16_t
)0x0001Ë

	)

3189 
	#DMA_CCR7_TCIE
 ((
uöt16_t
)0x0002Ë

	)

3190 
	#DMA_CCR7_HTIE
 ((
uöt16_t
)0x0004Ë

	)

3191 
	#DMA_CCR7_TEIE
 ((
uöt16_t
)0x0008Ë

	)

3192 
	#DMA_CCR7_DIR
 ((
uöt16_t
)0x0010Ë

	)

3193 
	#DMA_CCR7_CIRC
 ((
uöt16_t
)0x0020Ë

	)

3194 
	#DMA_CCR7_PINC
 ((
uöt16_t
)0x0040Ë

	)

3195 
	#DMA_CCR7_MINC
 ((
uöt16_t
)0x0080Ë

	)

3197 
	#DMA_CCR7_PSIZE
 , ((
uöt16_t
)0x0300Ë

	)

3198 
	#DMA_CCR7_PSIZE_0
 ((
uöt16_t
)0x0100Ë

	)

3199 
	#DMA_CCR7_PSIZE_1
 ((
uöt16_t
)0x0200Ë

	)

3201 
	#DMA_CCR7_MSIZE
 ((
uöt16_t
)0x0C00Ë

	)

3202 
	#DMA_CCR7_MSIZE_0
 ((
uöt16_t
)0x0400Ë

	)

3203 
	#DMA_CCR7_MSIZE_1
 ((
uöt16_t
)0x0800Ë

	)

3205 
	#DMA_CCR7_PL
 ((
uöt16_t
)0x3000Ë

	)

3206 
	#DMA_CCR7_PL_0
 ((
uöt16_t
)0x1000Ë

	)

3207 
	#DMA_CCR7_PL_1
 ((
uöt16_t
)0x2000Ë

	)

3209 
	#DMA_CCR7_MEM2MEM
 ((
uöt16_t
)0x4000Ë

	)

3212 
	#DMA_CNDTR1_NDT
 ((
uöt16_t
)0xFFFFË

	)

3215 
	#DMA_CNDTR2_NDT
 ((
uöt16_t
)0xFFFFË

	)

3218 
	#DMA_CNDTR3_NDT
 ((
uöt16_t
)0xFFFFË

	)

3221 
	#DMA_CNDTR4_NDT
 ((
uöt16_t
)0xFFFFË

	)

3224 
	#DMA_CNDTR5_NDT
 ((
uöt16_t
)0xFFFFË

	)

3227 
	#DMA_CNDTR6_NDT
 ((
uöt16_t
)0xFFFFË

	)

3230 
	#DMA_CNDTR7_NDT
 ((
uöt16_t
)0xFFFFË

	)

3233 
	#DMA_CPAR1_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3236 
	#DMA_CPAR2_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3239 
	#DMA_CPAR3_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3243 
	#DMA_CPAR4_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3246 
	#DMA_CPAR5_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3249 
	#DMA_CPAR6_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3253 
	#DMA_CPAR7_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3256 
	#DMA_CMAR1_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3259 
	#DMA_CMAR2_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3262 
	#DMA_CMAR3_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3266 
	#DMA_CMAR4_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3269 
	#DMA_CMAR5_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3272 
	#DMA_CMAR6_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3275 
	#DMA_CMAR7_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3284 
	#ADC_SR_AWD
 ((
uöt8_t
)0x01Ë

	)

3285 
	#ADC_SR_EOC
 ((
uöt8_t
)0x02Ë

	)

3286 
	#ADC_SR_JEOC
 ((
uöt8_t
)0x04Ë

	)

3287 
	#ADC_SR_JSTRT
 ((
uöt8_t
)0x08Ë

	)

3288 
	#ADC_SR_STRT
 ((
uöt8_t
)0x10Ë

	)

3291 
	#ADC_CR1_AWDCH
 ((
uöt32_t
)0x0000001FË

	)

3292 
	#ADC_CR1_AWDCH_0
 ((
uöt32_t
)0x00000001Ë

	)

3293 
	#ADC_CR1_AWDCH_1
 ((
uöt32_t
)0x00000002Ë

	)

3294 
	#ADC_CR1_AWDCH_2
 ((
uöt32_t
)0x00000004Ë

	)

3295 
	#ADC_CR1_AWDCH_3
 ((
uöt32_t
)0x00000008Ë

	)

3296 
	#ADC_CR1_AWDCH_4
 ((
uöt32_t
)0x00000010Ë

	)

3298 
	#ADC_CR1_EOCIE
 ((
uöt32_t
)0x00000020Ë

	)

3299 
	#ADC_CR1_AWDIE
 ((
uöt32_t
)0x00000040Ë

	)

3300 
	#ADC_CR1_JEOCIE
 ((
uöt32_t
)0x00000080Ë

	)

3301 
	#ADC_CR1_SCAN
 ((
uöt32_t
)0x00000100Ë

	)

3302 
	#ADC_CR1_AWDSGL
 ((
uöt32_t
)0x00000200Ë

	)

3303 
	#ADC_CR1_JAUTO
 ((
uöt32_t
)0x00000400Ë

	)

3304 
	#ADC_CR1_DISCEN
 ((
uöt32_t
)0x00000800Ë

	)

3305 
	#ADC_CR1_JDISCEN
 ((
uöt32_t
)0x00001000Ë

	)

3307 
	#ADC_CR1_DISCNUM
 ((
uöt32_t
)0x0000E000Ë

	)

3308 
	#ADC_CR1_DISCNUM_0
 ((
uöt32_t
)0x00002000Ë

	)

3309 
	#ADC_CR1_DISCNUM_1
 ((
uöt32_t
)0x00004000Ë

	)

3310 
	#ADC_CR1_DISCNUM_2
 ((
uöt32_t
)0x00008000Ë

	)

3312 
	#ADC_CR1_DUALMOD
 ((
uöt32_t
)0x000F0000Ë

	)

3313 
	#ADC_CR1_DUALMOD_0
 ((
uöt32_t
)0x00010000Ë

	)

3314 
	#ADC_CR1_DUALMOD_1
 ((
uöt32_t
)0x00020000Ë

	)

3315 
	#ADC_CR1_DUALMOD_2
 ((
uöt32_t
)0x00040000Ë

	)

3316 
	#ADC_CR1_DUALMOD_3
 ((
uöt32_t
)0x00080000Ë

	)

3318 
	#ADC_CR1_JAWDEN
 ((
uöt32_t
)0x00400000Ë

	)

3319 
	#ADC_CR1_AWDEN
 ((
uöt32_t
)0x00800000Ë

	)

3323 
	#ADC_CR2_ADON
 ((
uöt32_t
)0x00000001Ë

	)

3324 
	#ADC_CR2_CONT
 ((
uöt32_t
)0x00000002Ë

	)

3325 
	#ADC_CR2_CAL
 ((
uöt32_t
)0x00000004Ë

	)

3326 
	#ADC_CR2_RSTCAL
 ((
uöt32_t
)0x00000008Ë

	)

3327 
	#ADC_CR2_DMA
 ((
uöt32_t
)0x00000100Ë

	)

3328 
	#ADC_CR2_ALIGN
 ((
uöt32_t
)0x00000800Ë

	)

3330 
	#ADC_CR2_JEXTSEL
 ((
uöt32_t
)0x00007000Ë

	)

3331 
	#ADC_CR2_JEXTSEL_0
 ((
uöt32_t
)0x00001000Ë

	)

3332 
	#ADC_CR2_JEXTSEL_1
 ((
uöt32_t
)0x00002000Ë

	)

3333 
	#ADC_CR2_JEXTSEL_2
 ((
uöt32_t
)0x00004000Ë

	)

3335 
	#ADC_CR2_JEXTTRIG
 ((
uöt32_t
)0x00008000Ë

	)

3337 
	#ADC_CR2_EXTSEL
 ((
uöt32_t
)0x000E0000Ë

	)

3338 
	#ADC_CR2_EXTSEL_0
 ((
uöt32_t
)0x00020000Ë

	)

3339 
	#ADC_CR2_EXTSEL_1
 ((
uöt32_t
)0x00040000Ë

	)

3340 
	#ADC_CR2_EXTSEL_2
 ((
uöt32_t
)0x00080000Ë

	)

3342 
	#ADC_CR2_EXTTRIG
 ((
uöt32_t
)0x00100000Ë

	)

3343 
	#ADC_CR2_JSWSTART
 ((
uöt32_t
)0x00200000Ë

	)

3344 
	#ADC_CR2_SWSTART
 ((
uöt32_t
)0x00400000Ë

	)

3345 
	#ADC_CR2_TSVREFE
 ((
uöt32_t
)0x00800000Ë

	)

3348 
	#ADC_SMPR1_SMP10
 ((
uöt32_t
)0x00000007Ë

	)

3349 
	#ADC_SMPR1_SMP10_0
 ((
uöt32_t
)0x00000001Ë

	)

3350 
	#ADC_SMPR1_SMP10_1
 ((
uöt32_t
)0x00000002Ë

	)

3351 
	#ADC_SMPR1_SMP10_2
 ((
uöt32_t
)0x00000004Ë

	)

3353 
	#ADC_SMPR1_SMP11
 ((
uöt32_t
)0x00000038Ë

	)

3354 
	#ADC_SMPR1_SMP11_0
 ((
uöt32_t
)0x00000008Ë

	)

3355 
	#ADC_SMPR1_SMP11_1
 ((
uöt32_t
)0x00000010Ë

	)

3356 
	#ADC_SMPR1_SMP11_2
 ((
uöt32_t
)0x00000020Ë

	)

3358 
	#ADC_SMPR1_SMP12
 ((
uöt32_t
)0x000001C0Ë

	)

3359 
	#ADC_SMPR1_SMP12_0
 ((
uöt32_t
)0x00000040Ë

	)

3360 
	#ADC_SMPR1_SMP12_1
 ((
uöt32_t
)0x00000080Ë

	)

3361 
	#ADC_SMPR1_SMP12_2
 ((
uöt32_t
)0x00000100Ë

	)

3363 
	#ADC_SMPR1_SMP13
 ((
uöt32_t
)0x00000E00Ë

	)

3364 
	#ADC_SMPR1_SMP13_0
 ((
uöt32_t
)0x00000200Ë

	)

3365 
	#ADC_SMPR1_SMP13_1
 ((
uöt32_t
)0x00000400Ë

	)

3366 
	#ADC_SMPR1_SMP13_2
 ((
uöt32_t
)0x00000800Ë

	)

3368 
	#ADC_SMPR1_SMP14
 ((
uöt32_t
)0x00007000Ë

	)

3369 
	#ADC_SMPR1_SMP14_0
 ((
uöt32_t
)0x00001000Ë

	)

3370 
	#ADC_SMPR1_SMP14_1
 ((
uöt32_t
)0x00002000Ë

	)

3371 
	#ADC_SMPR1_SMP14_2
 ((
uöt32_t
)0x00004000Ë

	)

3373 
	#ADC_SMPR1_SMP15
 ((
uöt32_t
)0x00038000Ë

	)

3374 
	#ADC_SMPR1_SMP15_0
 ((
uöt32_t
)0x00008000Ë

	)

3375 
	#ADC_SMPR1_SMP15_1
 ((
uöt32_t
)0x00010000Ë

	)

3376 
	#ADC_SMPR1_SMP15_2
 ((
uöt32_t
)0x00020000Ë

	)

3378 
	#ADC_SMPR1_SMP16
 ((
uöt32_t
)0x001C0000Ë

	)

3379 
	#ADC_SMPR1_SMP16_0
 ((
uöt32_t
)0x00040000Ë

	)

3380 
	#ADC_SMPR1_SMP16_1
 ((
uöt32_t
)0x00080000Ë

	)

3381 
	#ADC_SMPR1_SMP16_2
 ((
uöt32_t
)0x00100000Ë

	)

3383 
	#ADC_SMPR1_SMP17
 ((
uöt32_t
)0x00E00000Ë

	)

3384 
	#ADC_SMPR1_SMP17_0
 ((
uöt32_t
)0x00200000Ë

	)

3385 
	#ADC_SMPR1_SMP17_1
 ((
uöt32_t
)0x00400000Ë

	)

3386 
	#ADC_SMPR1_SMP17_2
 ((
uöt32_t
)0x00800000Ë

	)

3389 
	#ADC_SMPR2_SMP0
 ((
uöt32_t
)0x00000007Ë

	)

3390 
	#ADC_SMPR2_SMP0_0
 ((
uöt32_t
)0x00000001Ë

	)

3391 
	#ADC_SMPR2_SMP0_1
 ((
uöt32_t
)0x00000002Ë

	)

3392 
	#ADC_SMPR2_SMP0_2
 ((
uöt32_t
)0x00000004Ë

	)

3394 
	#ADC_SMPR2_SMP1
 ((
uöt32_t
)0x00000038Ë

	)

3395 
	#ADC_SMPR2_SMP1_0
 ((
uöt32_t
)0x00000008Ë

	)

3396 
	#ADC_SMPR2_SMP1_1
 ((
uöt32_t
)0x00000010Ë

	)

3397 
	#ADC_SMPR2_SMP1_2
 ((
uöt32_t
)0x00000020Ë

	)

3399 
	#ADC_SMPR2_SMP2
 ((
uöt32_t
)0x000001C0Ë

	)

3400 
	#ADC_SMPR2_SMP2_0
 ((
uöt32_t
)0x00000040Ë

	)

3401 
	#ADC_SMPR2_SMP2_1
 ((
uöt32_t
)0x00000080Ë

	)

3402 
	#ADC_SMPR2_SMP2_2
 ((
uöt32_t
)0x00000100Ë

	)

3404 
	#ADC_SMPR2_SMP3
 ((
uöt32_t
)0x00000E00Ë

	)

3405 
	#ADC_SMPR2_SMP3_0
 ((
uöt32_t
)0x00000200Ë

	)

3406 
	#ADC_SMPR2_SMP3_1
 ((
uöt32_t
)0x00000400Ë

	)

3407 
	#ADC_SMPR2_SMP3_2
 ((
uöt32_t
)0x00000800Ë

	)

3409 
	#ADC_SMPR2_SMP4
 ((
uöt32_t
)0x00007000Ë

	)

3410 
	#ADC_SMPR2_SMP4_0
 ((
uöt32_t
)0x00001000Ë

	)

3411 
	#ADC_SMPR2_SMP4_1
 ((
uöt32_t
)0x00002000Ë

	)

3412 
	#ADC_SMPR2_SMP4_2
 ((
uöt32_t
)0x00004000Ë

	)

3414 
	#ADC_SMPR2_SMP5
 ((
uöt32_t
)0x00038000Ë

	)

3415 
	#ADC_SMPR2_SMP5_0
 ((
uöt32_t
)0x00008000Ë

	)

3416 
	#ADC_SMPR2_SMP5_1
 ((
uöt32_t
)0x00010000Ë

	)

3417 
	#ADC_SMPR2_SMP5_2
 ((
uöt32_t
)0x00020000Ë

	)

3419 
	#ADC_SMPR2_SMP6
 ((
uöt32_t
)0x001C0000Ë

	)

3420 
	#ADC_SMPR2_SMP6_0
 ((
uöt32_t
)0x00040000Ë

	)

3421 
	#ADC_SMPR2_SMP6_1
 ((
uöt32_t
)0x00080000Ë

	)

3422 
	#ADC_SMPR2_SMP6_2
 ((
uöt32_t
)0x00100000Ë

	)

3424 
	#ADC_SMPR2_SMP7
 ((
uöt32_t
)0x00E00000Ë

	)

3425 
	#ADC_SMPR2_SMP7_0
 ((
uöt32_t
)0x00200000Ë

	)

3426 
	#ADC_SMPR2_SMP7_1
 ((
uöt32_t
)0x00400000Ë

	)

3427 
	#ADC_SMPR2_SMP7_2
 ((
uöt32_t
)0x00800000Ë

	)

3429 
	#ADC_SMPR2_SMP8
 ((
uöt32_t
)0x07000000Ë

	)

3430 
	#ADC_SMPR2_SMP8_0
 ((
uöt32_t
)0x01000000Ë

	)

3431 
	#ADC_SMPR2_SMP8_1
 ((
uöt32_t
)0x02000000Ë

	)

3432 
	#ADC_SMPR2_SMP8_2
 ((
uöt32_t
)0x04000000Ë

	)

3434 
	#ADC_SMPR2_SMP9
 ((
uöt32_t
)0x38000000Ë

	)

3435 
	#ADC_SMPR2_SMP9_0
 ((
uöt32_t
)0x08000000Ë

	)

3436 
	#ADC_SMPR2_SMP9_1
 ((
uöt32_t
)0x10000000Ë

	)

3437 
	#ADC_SMPR2_SMP9_2
 ((
uöt32_t
)0x20000000Ë

	)

3440 
	#ADC_JOFR1_JOFFSET1
 ((
uöt16_t
)0x0FFFË

	)

3443 
	#ADC_JOFR2_JOFFSET2
 ((
uöt16_t
)0x0FFFË

	)

3446 
	#ADC_JOFR3_JOFFSET3
 ((
uöt16_t
)0x0FFFË

	)

3449 
	#ADC_JOFR4_JOFFSET4
 ((
uöt16_t
)0x0FFFË

	)

3452 
	#ADC_HTR_HT
 ((
uöt16_t
)0x0FFFË

	)

3455 
	#ADC_LTR_LT
 ((
uöt16_t
)0x0FFFË

	)

3458 
	#ADC_SQR1_SQ13
 ((
uöt32_t
)0x0000001FË

	)

3459 
	#ADC_SQR1_SQ13_0
 ((
uöt32_t
)0x00000001Ë

	)

3460 
	#ADC_SQR1_SQ13_1
 ((
uöt32_t
)0x00000002Ë

	)

3461 
	#ADC_SQR1_SQ13_2
 ((
uöt32_t
)0x00000004Ë

	)

3462 
	#ADC_SQR1_SQ13_3
 ((
uöt32_t
)0x00000008Ë

	)

3463 
	#ADC_SQR1_SQ13_4
 ((
uöt32_t
)0x00000010Ë

	)

3465 
	#ADC_SQR1_SQ14
 ((
uöt32_t
)0x000003E0Ë

	)

3466 
	#ADC_SQR1_SQ14_0
 ((
uöt32_t
)0x00000020Ë

	)

3467 
	#ADC_SQR1_SQ14_1
 ((
uöt32_t
)0x00000040Ë

	)

3468 
	#ADC_SQR1_SQ14_2
 ((
uöt32_t
)0x00000080Ë

	)

3469 
	#ADC_SQR1_SQ14_3
 ((
uöt32_t
)0x00000100Ë

	)

3470 
	#ADC_SQR1_SQ14_4
 ((
uöt32_t
)0x00000200Ë

	)

3472 
	#ADC_SQR1_SQ15
 ((
uöt32_t
)0x00007C00Ë

	)

3473 
	#ADC_SQR1_SQ15_0
 ((
uöt32_t
)0x00000400Ë

	)

3474 
	#ADC_SQR1_SQ15_1
 ((
uöt32_t
)0x00000800Ë

	)

3475 
	#ADC_SQR1_SQ15_2
 ((
uöt32_t
)0x00001000Ë

	)

3476 
	#ADC_SQR1_SQ15_3
 ((
uöt32_t
)0x00002000Ë

	)

3477 
	#ADC_SQR1_SQ15_4
 ((
uöt32_t
)0x00004000Ë

	)

3479 
	#ADC_SQR1_SQ16
 ((
uöt32_t
)0x000F8000Ë

	)

3480 
	#ADC_SQR1_SQ16_0
 ((
uöt32_t
)0x00008000Ë

	)

3481 
	#ADC_SQR1_SQ16_1
 ((
uöt32_t
)0x00010000Ë

	)

3482 
	#ADC_SQR1_SQ16_2
 ((
uöt32_t
)0x00020000Ë

	)

3483 
	#ADC_SQR1_SQ16_3
 ((
uöt32_t
)0x00040000Ë

	)

3484 
	#ADC_SQR1_SQ16_4
 ((
uöt32_t
)0x00080000Ë

	)

3486 
	#ADC_SQR1_L
 ((
uöt32_t
)0x00F00000Ë

	)

3487 
	#ADC_SQR1_L_0
 ((
uöt32_t
)0x00100000Ë

	)

3488 
	#ADC_SQR1_L_1
 ((
uöt32_t
)0x00200000Ë

	)

3489 
	#ADC_SQR1_L_2
 ((
uöt32_t
)0x00400000Ë

	)

3490 
	#ADC_SQR1_L_3
 ((
uöt32_t
)0x00800000Ë

	)

3493 
	#ADC_SQR2_SQ7
 ((
uöt32_t
)0x0000001FË

	)

3494 
	#ADC_SQR2_SQ7_0
 ((
uöt32_t
)0x00000001Ë

	)

3495 
	#ADC_SQR2_SQ7_1
 ((
uöt32_t
)0x00000002Ë

	)

3496 
	#ADC_SQR2_SQ7_2
 ((
uöt32_t
)0x00000004Ë

	)

3497 
	#ADC_SQR2_SQ7_3
 ((
uöt32_t
)0x00000008Ë

	)

3498 
	#ADC_SQR2_SQ7_4
 ((
uöt32_t
)0x00000010Ë

	)

3500 
	#ADC_SQR2_SQ8
 ((
uöt32_t
)0x000003E0Ë

	)

3501 
	#ADC_SQR2_SQ8_0
 ((
uöt32_t
)0x00000020Ë

	)

3502 
	#ADC_SQR2_SQ8_1
 ((
uöt32_t
)0x00000040Ë

	)

3503 
	#ADC_SQR2_SQ8_2
 ((
uöt32_t
)0x00000080Ë

	)

3504 
	#ADC_SQR2_SQ8_3
 ((
uöt32_t
)0x00000100Ë

	)

3505 
	#ADC_SQR2_SQ8_4
 ((
uöt32_t
)0x00000200Ë

	)

3507 
	#ADC_SQR2_SQ9
 ((
uöt32_t
)0x00007C00Ë

	)

3508 
	#ADC_SQR2_SQ9_0
 ((
uöt32_t
)0x00000400Ë

	)

3509 
	#ADC_SQR2_SQ9_1
 ((
uöt32_t
)0x00000800Ë

	)

3510 
	#ADC_SQR2_SQ9_2
 ((
uöt32_t
)0x00001000Ë

	)

3511 
	#ADC_SQR2_SQ9_3
 ((
uöt32_t
)0x00002000Ë

	)

3512 
	#ADC_SQR2_SQ9_4
 ((
uöt32_t
)0x00004000Ë

	)

3514 
	#ADC_SQR2_SQ10
 ((
uöt32_t
)0x000F8000Ë

	)

3515 
	#ADC_SQR2_SQ10_0
 ((
uöt32_t
)0x00008000Ë

	)

3516 
	#ADC_SQR2_SQ10_1
 ((
uöt32_t
)0x00010000Ë

	)

3517 
	#ADC_SQR2_SQ10_2
 ((
uöt32_t
)0x00020000Ë

	)

3518 
	#ADC_SQR2_SQ10_3
 ((
uöt32_t
)0x00040000Ë

	)

3519 
	#ADC_SQR2_SQ10_4
 ((
uöt32_t
)0x00080000Ë

	)

3521 
	#ADC_SQR2_SQ11
 ((
uöt32_t
)0x01F00000Ë

	)

3522 
	#ADC_SQR2_SQ11_0
 ((
uöt32_t
)0x00100000Ë

	)

3523 
	#ADC_SQR2_SQ11_1
 ((
uöt32_t
)0x00200000Ë

	)

3524 
	#ADC_SQR2_SQ11_2
 ((
uöt32_t
)0x00400000Ë

	)

3525 
	#ADC_SQR2_SQ11_3
 ((
uöt32_t
)0x00800000Ë

	)

3526 
	#ADC_SQR2_SQ11_4
 ((
uöt32_t
)0x01000000Ë

	)

3528 
	#ADC_SQR2_SQ12
 ((
uöt32_t
)0x3E000000Ë

	)

3529 
	#ADC_SQR2_SQ12_0
 ((
uöt32_t
)0x02000000Ë

	)

3530 
	#ADC_SQR2_SQ12_1
 ((
uöt32_t
)0x04000000Ë

	)

3531 
	#ADC_SQR2_SQ12_2
 ((
uöt32_t
)0x08000000Ë

	)

3532 
	#ADC_SQR2_SQ12_3
 ((
uöt32_t
)0x10000000Ë

	)

3533 
	#ADC_SQR2_SQ12_4
 ((
uöt32_t
)0x20000000Ë

	)

3536 
	#ADC_SQR3_SQ1
 ((
uöt32_t
)0x0000001FË

	)

3537 
	#ADC_SQR3_SQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

3538 
	#ADC_SQR3_SQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

3539 
	#ADC_SQR3_SQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

3540 
	#ADC_SQR3_SQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

3541 
	#ADC_SQR3_SQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

3543 
	#ADC_SQR3_SQ2
 ((
uöt32_t
)0x000003E0Ë

	)

3544 
	#ADC_SQR3_SQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

3545 
	#ADC_SQR3_SQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

3546 
	#ADC_SQR3_SQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

3547 
	#ADC_SQR3_SQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

3548 
	#ADC_SQR3_SQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

3550 
	#ADC_SQR3_SQ3
 ((
uöt32_t
)0x00007C00Ë

	)

3551 
	#ADC_SQR3_SQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

3552 
	#ADC_SQR3_SQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

3553 
	#ADC_SQR3_SQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

3554 
	#ADC_SQR3_SQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

3555 
	#ADC_SQR3_SQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

3557 
	#ADC_SQR3_SQ4
 ((
uöt32_t
)0x000F8000Ë

	)

3558 
	#ADC_SQR3_SQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

3559 
	#ADC_SQR3_SQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

3560 
	#ADC_SQR3_SQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

3561 
	#ADC_SQR3_SQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

3562 
	#ADC_SQR3_SQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

3564 
	#ADC_SQR3_SQ5
 ((
uöt32_t
)0x01F00000Ë

	)

3565 
	#ADC_SQR3_SQ5_0
 ((
uöt32_t
)0x00100000Ë

	)

3566 
	#ADC_SQR3_SQ5_1
 ((
uöt32_t
)0x00200000Ë

	)

3567 
	#ADC_SQR3_SQ5_2
 ((
uöt32_t
)0x00400000Ë

	)

3568 
	#ADC_SQR3_SQ5_3
 ((
uöt32_t
)0x00800000Ë

	)

3569 
	#ADC_SQR3_SQ5_4
 ((
uöt32_t
)0x01000000Ë

	)

3571 
	#ADC_SQR3_SQ6
 ((
uöt32_t
)0x3E000000Ë

	)

3572 
	#ADC_SQR3_SQ6_0
 ((
uöt32_t
)0x02000000Ë

	)

3573 
	#ADC_SQR3_SQ6_1
 ((
uöt32_t
)0x04000000Ë

	)

3574 
	#ADC_SQR3_SQ6_2
 ((
uöt32_t
)0x08000000Ë

	)

3575 
	#ADC_SQR3_SQ6_3
 ((
uöt32_t
)0x10000000Ë

	)

3576 
	#ADC_SQR3_SQ6_4
 ((
uöt32_t
)0x20000000Ë

	)

3579 
	#ADC_JSQR_JSQ1
 ((
uöt32_t
)0x0000001FË

	)

3580 
	#ADC_JSQR_JSQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

3581 
	#ADC_JSQR_JSQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

3582 
	#ADC_JSQR_JSQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

3583 
	#ADC_JSQR_JSQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

3584 
	#ADC_JSQR_JSQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

3586 
	#ADC_JSQR_JSQ2
 ((
uöt32_t
)0x000003E0Ë

	)

3587 
	#ADC_JSQR_JSQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

3588 
	#ADC_JSQR_JSQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

3589 
	#ADC_JSQR_JSQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

3590 
	#ADC_JSQR_JSQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

3591 
	#ADC_JSQR_JSQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

3593 
	#ADC_JSQR_JSQ3
 ((
uöt32_t
)0x00007C00Ë

	)

3594 
	#ADC_JSQR_JSQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

3595 
	#ADC_JSQR_JSQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

3596 
	#ADC_JSQR_JSQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

3597 
	#ADC_JSQR_JSQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

3598 
	#ADC_JSQR_JSQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

3600 
	#ADC_JSQR_JSQ4
 ((
uöt32_t
)0x000F8000Ë

	)

3601 
	#ADC_JSQR_JSQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

3602 
	#ADC_JSQR_JSQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

3603 
	#ADC_JSQR_JSQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

3604 
	#ADC_JSQR_JSQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

3605 
	#ADC_JSQR_JSQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

3607 
	#ADC_JSQR_JL
 ((
uöt32_t
)0x00300000Ë

	)

3608 
	#ADC_JSQR_JL_0
 ((
uöt32_t
)0x00100000Ë

	)

3609 
	#ADC_JSQR_JL_1
 ((
uöt32_t
)0x00200000Ë

	)

3612 
	#ADC_JDR1_JDATA
 ((
uöt16_t
)0xFFFFË

	)

3615 
	#ADC_JDR2_JDATA
 ((
uöt16_t
)0xFFFFË

	)

3618 
	#ADC_JDR3_JDATA
 ((
uöt16_t
)0xFFFFË

	)

3621 
	#ADC_JDR4_JDATA
 ((
uöt16_t
)0xFFFFË

	)

3624 
	#ADC_DR_DATA
 ((
uöt32_t
)0x0000FFFFË

	)

3625 
	#ADC_DR_ADC2DATA
 ((
uöt32_t
)0xFFFF0000Ë

	)

3634 
	#DAC_CR_EN1
 ((
uöt32_t
)0x00000001Ë

	)

3635 
	#DAC_CR_BOFF1
 ((
uöt32_t
)0x00000002Ë

	)

3636 
	#DAC_CR_TEN1
 ((
uöt32_t
)0x00000004Ë

	)

3638 
	#DAC_CR_TSEL1
 ((
uöt32_t
)0x00000038Ë

	)

3639 
	#DAC_CR_TSEL1_0
 ((
uöt32_t
)0x00000008Ë

	)

3640 
	#DAC_CR_TSEL1_1
 ((
uöt32_t
)0x00000010Ë

	)

3641 
	#DAC_CR_TSEL1_2
 ((
uöt32_t
)0x00000020Ë

	)

3643 
	#DAC_CR_WAVE1
 ((
uöt32_t
)0x000000C0Ë

	)

3644 
	#DAC_CR_WAVE1_0
 ((
uöt32_t
)0x00000040Ë

	)

3645 
	#DAC_CR_WAVE1_1
 ((
uöt32_t
)0x00000080Ë

	)

3647 
	#DAC_CR_MAMP1
 ((
uöt32_t
)0x00000F00Ë

	)

3648 
	#DAC_CR_MAMP1_0
 ((
uöt32_t
)0x00000100Ë

	)

3649 
	#DAC_CR_MAMP1_1
 ((
uöt32_t
)0x00000200Ë

	)

3650 
	#DAC_CR_MAMP1_2
 ((
uöt32_t
)0x00000400Ë

	)

3651 
	#DAC_CR_MAMP1_3
 ((
uöt32_t
)0x00000800Ë

	)

3653 
	#DAC_CR_DMAEN1
 ((
uöt32_t
)0x00001000Ë

	)

3654 
	#DAC_CR_EN2
 ((
uöt32_t
)0x00010000Ë

	)

3655 
	#DAC_CR_BOFF2
 ((
uöt32_t
)0x00020000Ë

	)

3656 
	#DAC_CR_TEN2
 ((
uöt32_t
)0x00040000Ë

	)

3658 
	#DAC_CR_TSEL2
 ((
uöt32_t
)0x00380000Ë

	)

3659 
	#DAC_CR_TSEL2_0
 ((
uöt32_t
)0x00080000Ë

	)

3660 
	#DAC_CR_TSEL2_1
 ((
uöt32_t
)0x00100000Ë

	)

3661 
	#DAC_CR_TSEL2_2
 ((
uöt32_t
)0x00200000Ë

	)

3663 
	#DAC_CR_WAVE2
 ((
uöt32_t
)0x00C00000Ë

	)

3664 
	#DAC_CR_WAVE2_0
 ((
uöt32_t
)0x00400000Ë

	)

3665 
	#DAC_CR_WAVE2_1
 ((
uöt32_t
)0x00800000Ë

	)

3667 
	#DAC_CR_MAMP2
 ((
uöt32_t
)0x0F000000Ë

	)

3668 
	#DAC_CR_MAMP2_0
 ((
uöt32_t
)0x01000000Ë

	)

3669 
	#DAC_CR_MAMP2_1
 ((
uöt32_t
)0x02000000Ë

	)

3670 
	#DAC_CR_MAMP2_2
 ((
uöt32_t
)0x04000000Ë

	)

3671 
	#DAC_CR_MAMP2_3
 ((
uöt32_t
)0x08000000Ë

	)

3673 
	#DAC_CR_DMAEN2
 ((
uöt32_t
)0x10000000Ë

	)

3676 
	#DAC_SWTRIGR_SWTRIG1
 ((
uöt8_t
)0x01Ë

	)

3677 
	#DAC_SWTRIGR_SWTRIG2
 ((
uöt8_t
)0x02Ë

	)

3680 
	#DAC_DHR12R1_DACC1DHR
 ((
uöt16_t
)0x0FFFË

	)

3683 
	#DAC_DHR12L1_DACC1DHR
 ((
uöt16_t
)0xFFF0Ë

	)

3686 
	#DAC_DHR8R1_DACC1DHR
 ((
uöt8_t
)0xFFË

	)

3689 
	#DAC_DHR12R2_DACC2DHR
 ((
uöt16_t
)0x0FFFË

	)

3692 
	#DAC_DHR12L2_DACC2DHR
 ((
uöt16_t
)0xFFF0Ë

	)

3695 
	#DAC_DHR8R2_DACC2DHR
 ((
uöt8_t
)0xFFË

	)

3698 
	#DAC_DHR12RD_DACC1DHR
 ((
uöt32_t
)0x00000FFFË

	)

3699 
	#DAC_DHR12RD_DACC2DHR
 ((
uöt32_t
)0x0FFF0000Ë

	)

3702 
	#DAC_DHR12LD_DACC1DHR
 ((
uöt32_t
)0x0000FFF0Ë

	)

3703 
	#DAC_DHR12LD_DACC2DHR
 ((
uöt32_t
)0xFFF00000Ë

	)

3706 
	#DAC_DHR8RD_DACC1DHR
 ((
uöt16_t
)0x00FFË

	)

3707 
	#DAC_DHR8RD_DACC2DHR
 ((
uöt16_t
)0xFF00Ë

	)

3710 
	#DAC_DOR1_DACC1DOR
 ((
uöt16_t
)0x0FFFË

	)

3713 
	#DAC_DOR2_DACC2DOR
 ((
uöt16_t
)0x0FFFË

	)

3722 
	#TIM_CR1_CEN
 ((
uöt16_t
)0x0001Ë

	)

3723 
	#TIM_CR1_UDIS
 ((
uöt16_t
)0x0002Ë

	)

3724 
	#TIM_CR1_URS
 ((
uöt16_t
)0x0004Ë

	)

3725 
	#TIM_CR1_OPM
 ((
uöt16_t
)0x0008Ë

	)

3726 
	#TIM_CR1_DIR
 ((
uöt16_t
)0x0010Ë

	)

3728 
	#TIM_CR1_CMS
 ((
uöt16_t
)0x0060Ë

	)

3729 
	#TIM_CR1_CMS_0
 ((
uöt16_t
)0x0020Ë

	)

3730 
	#TIM_CR1_CMS_1
 ((
uöt16_t
)0x0040Ë

	)

3732 
	#TIM_CR1_ARPE
 ((
uöt16_t
)0x0080Ë

	)

3734 
	#TIM_CR1_CKD
 ((
uöt16_t
)0x0300Ë

	)

3735 
	#TIM_CR1_CKD_0
 ((
uöt16_t
)0x0100Ë

	)

3736 
	#TIM_CR1_CKD_1
 ((
uöt16_t
)0x0200Ë

	)

3739 
	#TIM_CR2_CCPC
 ((
uöt16_t
)0x0001Ë

	)

3740 
	#TIM_CR2_CCUS
 ((
uöt16_t
)0x0004Ë

	)

3741 
	#TIM_CR2_CCDS
 ((
uöt16_t
)0x0008Ë

	)

3743 
	#TIM_CR2_MMS
 ((
uöt16_t
)0x0070Ë

	)

3744 
	#TIM_CR2_MMS_0
 ((
uöt16_t
)0x0010Ë

	)

3745 
	#TIM_CR2_MMS_1
 ((
uöt16_t
)0x0020Ë

	)

3746 
	#TIM_CR2_MMS_2
 ((
uöt16_t
)0x0040Ë

	)

3748 
	#TIM_CR2_TI1S
 ((
uöt16_t
)0x0080Ë

	)

3749 
	#TIM_CR2_OIS1
 ((
uöt16_t
)0x0100Ë

	)

3750 
	#TIM_CR2_OIS1N
 ((
uöt16_t
)0x0200Ë

	)

3751 
	#TIM_CR2_OIS2
 ((
uöt16_t
)0x0400Ë

	)

3752 
	#TIM_CR2_OIS2N
 ((
uöt16_t
)0x0800Ë

	)

3753 
	#TIM_CR2_OIS3
 ((
uöt16_t
)0x1000Ë

	)

3754 
	#TIM_CR2_OIS3N
 ((
uöt16_t
)0x2000Ë

	)

3755 
	#TIM_CR2_OIS4
 ((
uöt16_t
)0x4000Ë

	)

3758 
	#TIM_SMCR_SMS
 ((
uöt16_t
)0x0007Ë

	)

3759 
	#TIM_SMCR_SMS_0
 ((
uöt16_t
)0x0001Ë

	)

3760 
	#TIM_SMCR_SMS_1
 ((
uöt16_t
)0x0002Ë

	)

3761 
	#TIM_SMCR_SMS_2
 ((
uöt16_t
)0x0004Ë

	)

3763 
	#TIM_SMCR_TS
 ((
uöt16_t
)0x0070Ë

	)

3764 
	#TIM_SMCR_TS_0
 ((
uöt16_t
)0x0010Ë

	)

3765 
	#TIM_SMCR_TS_1
 ((
uöt16_t
)0x0020Ë

	)

3766 
	#TIM_SMCR_TS_2
 ((
uöt16_t
)0x0040Ë

	)

3768 
	#TIM_SMCR_MSM
 ((
uöt16_t
)0x0080Ë

	)

3770 
	#TIM_SMCR_ETF
 ((
uöt16_t
)0x0F00Ë

	)

3771 
	#TIM_SMCR_ETF_0
 ((
uöt16_t
)0x0100Ë

	)

3772 
	#TIM_SMCR_ETF_1
 ((
uöt16_t
)0x0200Ë

	)

3773 
	#TIM_SMCR_ETF_2
 ((
uöt16_t
)0x0400Ë

	)

3774 
	#TIM_SMCR_ETF_3
 ((
uöt16_t
)0x0800Ë

	)

3776 
	#TIM_SMCR_ETPS
 ((
uöt16_t
)0x3000Ë

	)

3777 
	#TIM_SMCR_ETPS_0
 ((
uöt16_t
)0x1000Ë

	)

3778 
	#TIM_SMCR_ETPS_1
 ((
uöt16_t
)0x2000Ë

	)

3780 
	#TIM_SMCR_ECE
 ((
uöt16_t
)0x4000Ë

	)

3781 
	#TIM_SMCR_ETP
 ((
uöt16_t
)0x8000Ë

	)

3784 
	#TIM_DIER_UIE
 ((
uöt16_t
)0x0001Ë

	)

3785 
	#TIM_DIER_CC1IE
 ((
uöt16_t
)0x0002Ë

	)

3786 
	#TIM_DIER_CC2IE
 ((
uöt16_t
)0x0004Ë

	)

3787 
	#TIM_DIER_CC3IE
 ((
uöt16_t
)0x0008Ë

	)

3788 
	#TIM_DIER_CC4IE
 ((
uöt16_t
)0x0010Ë

	)

3789 
	#TIM_DIER_COMIE
 ((
uöt16_t
)0x0020Ë

	)

3790 
	#TIM_DIER_TIE
 ((
uöt16_t
)0x0040Ë

	)

3791 
	#TIM_DIER_BIE
 ((
uöt16_t
)0x0080Ë

	)

3792 
	#TIM_DIER_UDE
 ((
uöt16_t
)0x0100Ë

	)

3793 
	#TIM_DIER_CC1DE
 ((
uöt16_t
)0x0200Ë

	)

3794 
	#TIM_DIER_CC2DE
 ((
uöt16_t
)0x0400Ë

	)

3795 
	#TIM_DIER_CC3DE
 ((
uöt16_t
)0x0800Ë

	)

3796 
	#TIM_DIER_CC4DE
 ((
uöt16_t
)0x1000Ë

	)

3797 
	#TIM_DIER_COMDE
 ((
uöt16_t
)0x2000Ë

	)

3798 
	#TIM_DIER_TDE
 ((
uöt16_t
)0x4000Ë

	)

3801 
	#TIM_SR_UIF
 ((
uöt16_t
)0x0001Ë

	)

3802 
	#TIM_SR_CC1IF
 ((
uöt16_t
)0x0002Ë

	)

3803 
	#TIM_SR_CC2IF
 ((
uöt16_t
)0x0004Ë

	)

3804 
	#TIM_SR_CC3IF
 ((
uöt16_t
)0x0008Ë

	)

3805 
	#TIM_SR_CC4IF
 ((
uöt16_t
)0x0010Ë

	)

3806 
	#TIM_SR_COMIF
 ((
uöt16_t
)0x0020Ë

	)

3807 
	#TIM_SR_TIF
 ((
uöt16_t
)0x0040Ë

	)

3808 
	#TIM_SR_BIF
 ((
uöt16_t
)0x0080Ë

	)

3809 
	#TIM_SR_CC1OF
 ((
uöt16_t
)0x0200Ë

	)

3810 
	#TIM_SR_CC2OF
 ((
uöt16_t
)0x0400Ë

	)

3811 
	#TIM_SR_CC3OF
 ((
uöt16_t
)0x0800Ë

	)

3812 
	#TIM_SR_CC4OF
 ((
uöt16_t
)0x1000Ë

	)

3815 
	#TIM_EGR_UG
 ((
uöt8_t
)0x01Ë

	)

3816 
	#TIM_EGR_CC1G
 ((
uöt8_t
)0x02Ë

	)

3817 
	#TIM_EGR_CC2G
 ((
uöt8_t
)0x04Ë

	)

3818 
	#TIM_EGR_CC3G
 ((
uöt8_t
)0x08Ë

	)

3819 
	#TIM_EGR_CC4G
 ((
uöt8_t
)0x10Ë

	)

3820 
	#TIM_EGR_COMG
 ((
uöt8_t
)0x20Ë

	)

3821 
	#TIM_EGR_TG
 ((
uöt8_t
)0x40Ë

	)

3822 
	#TIM_EGR_BG
 ((
uöt8_t
)0x80Ë

	)

3825 
	#TIM_CCMR1_CC1S
 ((
uöt16_t
)0x0003Ë

	)

3826 
	#TIM_CCMR1_CC1S_0
 ((
uöt16_t
)0x0001Ë

	)

3827 
	#TIM_CCMR1_CC1S_1
 ((
uöt16_t
)0x0002Ë

	)

3829 
	#TIM_CCMR1_OC1FE
 ((
uöt16_t
)0x0004Ë

	)

3830 
	#TIM_CCMR1_OC1PE
 ((
uöt16_t
)0x0008Ë

	)

3832 
	#TIM_CCMR1_OC1M
 ((
uöt16_t
)0x0070Ë

	)

3833 
	#TIM_CCMR1_OC1M_0
 ((
uöt16_t
)0x0010Ë

	)

3834 
	#TIM_CCMR1_OC1M_1
 ((
uöt16_t
)0x0020Ë

	)

3835 
	#TIM_CCMR1_OC1M_2
 ((
uöt16_t
)0x0040Ë

	)

3837 
	#TIM_CCMR1_OC1CE
 ((
uöt16_t
)0x0080Ë

	)

3839 
	#TIM_CCMR1_CC2S
 ((
uöt16_t
)0x0300Ë

	)

3840 
	#TIM_CCMR1_CC2S_0
 ((
uöt16_t
)0x0100Ë

	)

3841 
	#TIM_CCMR1_CC2S_1
 ((
uöt16_t
)0x0200Ë

	)

3843 
	#TIM_CCMR1_OC2FE
 ((
uöt16_t
)0x0400Ë

	)

3844 
	#TIM_CCMR1_OC2PE
 ((
uöt16_t
)0x0800Ë

	)

3846 
	#TIM_CCMR1_OC2M
 ((
uöt16_t
)0x7000Ë

	)

3847 
	#TIM_CCMR1_OC2M_0
 ((
uöt16_t
)0x1000Ë

	)

3848 
	#TIM_CCMR1_OC2M_1
 ((
uöt16_t
)0x2000Ë

	)

3849 
	#TIM_CCMR1_OC2M_2
 ((
uöt16_t
)0x4000Ë

	)

3851 
	#TIM_CCMR1_OC2CE
 ((
uöt16_t
)0x8000Ë

	)

3855 
	#TIM_CCMR1_IC1PSC
 ((
uöt16_t
)0x000CË

	)

3856 
	#TIM_CCMR1_IC1PSC_0
 ((
uöt16_t
)0x0004Ë

	)

3857 
	#TIM_CCMR1_IC1PSC_1
 ((
uöt16_t
)0x0008Ë

	)

3859 
	#TIM_CCMR1_IC1F
 ((
uöt16_t
)0x00F0Ë

	)

3860 
	#TIM_CCMR1_IC1F_0
 ((
uöt16_t
)0x0010Ë

	)

3861 
	#TIM_CCMR1_IC1F_1
 ((
uöt16_t
)0x0020Ë

	)

3862 
	#TIM_CCMR1_IC1F_2
 ((
uöt16_t
)0x0040Ë

	)

3863 
	#TIM_CCMR1_IC1F_3
 ((
uöt16_t
)0x0080Ë

	)

3865 
	#TIM_CCMR1_IC2PSC
 ((
uöt16_t
)0x0C00Ë

	)

3866 
	#TIM_CCMR1_IC2PSC_0
 ((
uöt16_t
)0x0400Ë

	)

3867 
	#TIM_CCMR1_IC2PSC_1
 ((
uöt16_t
)0x0800Ë

	)

3869 
	#TIM_CCMR1_IC2F
 ((
uöt16_t
)0xF000Ë

	)

3870 
	#TIM_CCMR1_IC2F_0
 ((
uöt16_t
)0x1000Ë

	)

3871 
	#TIM_CCMR1_IC2F_1
 ((
uöt16_t
)0x2000Ë

	)

3872 
	#TIM_CCMR1_IC2F_2
 ((
uöt16_t
)0x4000Ë

	)

3873 
	#TIM_CCMR1_IC2F_3
 ((
uöt16_t
)0x8000Ë

	)

3876 
	#TIM_CCMR2_CC3S
 ((
uöt16_t
)0x0003Ë

	)

3877 
	#TIM_CCMR2_CC3S_0
 ((
uöt16_t
)0x0001Ë

	)

3878 
	#TIM_CCMR2_CC3S_1
 ((
uöt16_t
)0x0002Ë

	)

3880 
	#TIM_CCMR2_OC3FE
 ((
uöt16_t
)0x0004Ë

	)

3881 
	#TIM_CCMR2_OC3PE
 ((
uöt16_t
)0x0008Ë

	)

3883 
	#TIM_CCMR2_OC3M
 ((
uöt16_t
)0x0070Ë

	)

3884 
	#TIM_CCMR2_OC3M_0
 ((
uöt16_t
)0x0010Ë

	)

3885 
	#TIM_CCMR2_OC3M_1
 ((
uöt16_t
)0x0020Ë

	)

3886 
	#TIM_CCMR2_OC3M_2
 ((
uöt16_t
)0x0040Ë

	)

3888 
	#TIM_CCMR2_OC3CE
 ((
uöt16_t
)0x0080Ë

	)

3890 
	#TIM_CCMR2_CC4S
 ((
uöt16_t
)0x0300Ë

	)

3891 
	#TIM_CCMR2_CC4S_0
 ((
uöt16_t
)0x0100Ë

	)

3892 
	#TIM_CCMR2_CC4S_1
 ((
uöt16_t
)0x0200Ë

	)

3894 
	#TIM_CCMR2_OC4FE
 ((
uöt16_t
)0x0400Ë

	)

3895 
	#TIM_CCMR2_OC4PE
 ((
uöt16_t
)0x0800Ë

	)

3897 
	#TIM_CCMR2_OC4M
 ((
uöt16_t
)0x7000Ë

	)

3898 
	#TIM_CCMR2_OC4M_0
 ((
uöt16_t
)0x1000Ë

	)

3899 
	#TIM_CCMR2_OC4M_1
 ((
uöt16_t
)0x2000Ë

	)

3900 
	#TIM_CCMR2_OC4M_2
 ((
uöt16_t
)0x4000Ë

	)

3902 
	#TIM_CCMR2_OC4CE
 ((
uöt16_t
)0x8000Ë

	)

3906 
	#TIM_CCMR2_IC3PSC
 ((
uöt16_t
)0x000CË

	)

3907 
	#TIM_CCMR2_IC3PSC_0
 ((
uöt16_t
)0x0004Ë

	)

3908 
	#TIM_CCMR2_IC3PSC_1
 ((
uöt16_t
)0x0008Ë

	)

3910 
	#TIM_CCMR2_IC3F
 ((
uöt16_t
)0x00F0Ë

	)

3911 
	#TIM_CCMR2_IC3F_0
 ((
uöt16_t
)0x0010Ë

	)

3912 
	#TIM_CCMR2_IC3F_1
 ((
uöt16_t
)0x0020Ë

	)

3913 
	#TIM_CCMR2_IC3F_2
 ((
uöt16_t
)0x0040Ë

	)

3914 
	#TIM_CCMR2_IC3F_3
 ((
uöt16_t
)0x0080Ë

	)

3916 
	#TIM_CCMR2_IC4PSC
 ((
uöt16_t
)0x0C00Ë

	)

3917 
	#TIM_CCMR2_IC4PSC_0
 ((
uöt16_t
)0x0400Ë

	)

3918 
	#TIM_CCMR2_IC4PSC_1
 ((
uöt16_t
)0x0800Ë

	)

3920 
	#TIM_CCMR2_IC4F
 ((
uöt16_t
)0xF000Ë

	)

3921 
	#TIM_CCMR2_IC4F_0
 ((
uöt16_t
)0x1000Ë

	)

3922 
	#TIM_CCMR2_IC4F_1
 ((
uöt16_t
)0x2000Ë

	)

3923 
	#TIM_CCMR2_IC4F_2
 ((
uöt16_t
)0x4000Ë

	)

3924 
	#TIM_CCMR2_IC4F_3
 ((
uöt16_t
)0x8000Ë

	)

3927 
	#TIM_CCER_CC1E
 ((
uöt16_t
)0x0001Ë

	)

3928 
	#TIM_CCER_CC1P
 ((
uöt16_t
)0x0002Ë

	)

3929 
	#TIM_CCER_CC1NE
 ((
uöt16_t
)0x0004Ë

	)

3930 
	#TIM_CCER_CC1NP
 ((
uöt16_t
)0x0008Ë

	)

3931 
	#TIM_CCER_CC2E
 ((
uöt16_t
)0x0010Ë

	)

3932 
	#TIM_CCER_CC2P
 ((
uöt16_t
)0x0020Ë

	)

3933 
	#TIM_CCER_CC2NE
 ((
uöt16_t
)0x0040Ë

	)

3934 
	#TIM_CCER_CC2NP
 ((
uöt16_t
)0x0080Ë

	)

3935 
	#TIM_CCER_CC3E
 ((
uöt16_t
)0x0100Ë

	)

3936 
	#TIM_CCER_CC3P
 ((
uöt16_t
)0x0200Ë

	)

3937 
	#TIM_CCER_CC3NE
 ((
uöt16_t
)0x0400Ë

	)

3938 
	#TIM_CCER_CC3NP
 ((
uöt16_t
)0x0800Ë

	)

3939 
	#TIM_CCER_CC4E
 ((
uöt16_t
)0x1000Ë

	)

3940 
	#TIM_CCER_CC4P
 ((
uöt16_t
)0x2000Ë

	)

3943 
	#TIM_CNT_CNT
 ((
uöt16_t
)0xFFFFË

	)

3946 
	#TIM_PSC_PSC
 ((
uöt16_t
)0xFFFFË

	)

3949 
	#TIM_ARR_ARR
 ((
uöt16_t
)0xFFFFË

	)

3952 
	#TIM_RCR_REP
 ((
uöt8_t
)0xFFË

	)

3955 
	#TIM_CCR1_CCR1
 ((
uöt16_t
)0xFFFFË

	)

3958 
	#TIM_CCR2_CCR2
 ((
uöt16_t
)0xFFFFË

	)

3961 
	#TIM_CCR3_CCR3
 ((
uöt16_t
)0xFFFFË

	)

3964 
	#TIM_CCR4_CCR4
 ((
uöt16_t
)0xFFFFË

	)

3967 
	#TIM_BDTR_DTG
 ((
uöt16_t
)0x00FFË

	)

3968 
	#TIM_BDTR_DTG_0
 ((
uöt16_t
)0x0001Ë

	)

3969 
	#TIM_BDTR_DTG_1
 ((
uöt16_t
)0x0002Ë

	)

3970 
	#TIM_BDTR_DTG_2
 ((
uöt16_t
)0x0004Ë

	)

3971 
	#TIM_BDTR_DTG_3
 ((
uöt16_t
)0x0008Ë

	)

3972 
	#TIM_BDTR_DTG_4
 ((
uöt16_t
)0x0010Ë

	)

3973 
	#TIM_BDTR_DTG_5
 ((
uöt16_t
)0x0020Ë

	)

3974 
	#TIM_BDTR_DTG_6
 ((
uöt16_t
)0x0040Ë

	)

3975 
	#TIM_BDTR_DTG_7
 ((
uöt16_t
)0x0080Ë

	)

3977 
	#TIM_BDTR_LOCK
 ((
uöt16_t
)0x0300Ë

	)

3978 
	#TIM_BDTR_LOCK_0
 ((
uöt16_t
)0x0100Ë

	)

3979 
	#TIM_BDTR_LOCK_1
 ((
uöt16_t
)0x0200Ë

	)

3981 
	#TIM_BDTR_OSSI
 ((
uöt16_t
)0x0400Ë

	)

3982 
	#TIM_BDTR_OSSR
 ((
uöt16_t
)0x0800Ë

	)

3983 
	#TIM_BDTR_BKE
 ((
uöt16_t
)0x1000Ë

	)

3984 
	#TIM_BDTR_BKP
 ((
uöt16_t
)0x2000Ë

	)

3985 
	#TIM_BDTR_AOE
 ((
uöt16_t
)0x4000Ë

	)

3986 
	#TIM_BDTR_MOE
 ((
uöt16_t
)0x8000Ë

	)

3989 
	#TIM_DCR_DBA
 ((
uöt16_t
)0x001FË

	)

3990 
	#TIM_DCR_DBA_0
 ((
uöt16_t
)0x0001Ë

	)

3991 
	#TIM_DCR_DBA_1
 ((
uöt16_t
)0x0002Ë

	)

3992 
	#TIM_DCR_DBA_2
 ((
uöt16_t
)0x0004Ë

	)

3993 
	#TIM_DCR_DBA_3
 ((
uöt16_t
)0x0008Ë

	)

3994 
	#TIM_DCR_DBA_4
 ((
uöt16_t
)0x0010Ë

	)

3996 
	#TIM_DCR_DBL
 ((
uöt16_t
)0x1F00Ë

	)

3997 
	#TIM_DCR_DBL_0
 ((
uöt16_t
)0x0100Ë

	)

3998 
	#TIM_DCR_DBL_1
 ((
uöt16_t
)0x0200Ë

	)

3999 
	#TIM_DCR_DBL_2
 ((
uöt16_t
)0x0400Ë

	)

4000 
	#TIM_DCR_DBL_3
 ((
uöt16_t
)0x0800Ë

	)

4001 
	#TIM_DCR_DBL_4
 ((
uöt16_t
)0x1000Ë

	)

4004 
	#TIM_DMAR_DMAB
 ((
uöt16_t
)0xFFFFË

	)

4013 
	#RTC_CRH_SECIE
 ((
uöt8_t
)0x01Ë

	)

4014 
	#RTC_CRH_ALRIE
 ((
uöt8_t
)0x02Ë

	)

4015 
	#RTC_CRH_OWIE
 ((
uöt8_t
)0x04Ë

	)

4018 
	#RTC_CRL_SECF
 ((
uöt8_t
)0x01Ë

	)

4019 
	#RTC_CRL_ALRF
 ((
uöt8_t
)0x02Ë

	)

4020 
	#RTC_CRL_OWF
 ((
uöt8_t
)0x04Ë

	)

4021 
	#RTC_CRL_RSF
 ((
uöt8_t
)0x08Ë

	)

4022 
	#RTC_CRL_CNF
 ((
uöt8_t
)0x10Ë

	)

4023 
	#RTC_CRL_RTOFF
 ((
uöt8_t
)0x20Ë

	)

4026 
	#RTC_PRLH_PRL
 ((
uöt16_t
)0x000FË

	)

4029 
	#RTC_PRLL_PRL
 ((
uöt16_t
)0xFFFFË

	)

4032 
	#RTC_DIVH_RTC_DIV
 ((
uöt16_t
)0x000FË

	)

4035 
	#RTC_DIVL_RTC_DIV
 ((
uöt16_t
)0xFFFFË

	)

4038 
	#RTC_CNTH_RTC_CNT
 ((
uöt16_t
)0xFFFFË

	)

4041 
	#RTC_CNTL_RTC_CNT
 ((
uöt16_t
)0xFFFFË

	)

4044 
	#RTC_ALRH_RTC_ALR
 ((
uöt16_t
)0xFFFFË

	)

4047 
	#RTC_ALRL_RTC_ALR
 ((
uöt16_t
)0xFFFFË

	)

4056 
	#IWDG_KR_KEY
 ((
uöt16_t
)0xFFFFË

	)

4059 
	#IWDG_PR_PR
 ((
uöt8_t
)0x07Ë

	)

4060 
	#IWDG_PR_PR_0
 ((
uöt8_t
)0x01Ë

	)

4061 
	#IWDG_PR_PR_1
 ((
uöt8_t
)0x02Ë

	)

4062 
	#IWDG_PR_PR_2
 ((
uöt8_t
)0x04Ë

	)

4065 
	#IWDG_RLR_RL
 ((
uöt16_t
)0x0FFFË

	)

4068 
	#IWDG_SR_PVU
 ((
uöt8_t
)0x01Ë

	)

4069 
	#IWDG_SR_RVU
 ((
uöt8_t
)0x02Ë

	)

4078 
	#WWDG_CR_T
 ((
uöt8_t
)0x7FË

	)

4079 
	#WWDG_CR_T0
 ((
uöt8_t
)0x01Ë

	)

4080 
	#WWDG_CR_T1
 ((
uöt8_t
)0x02Ë

	)

4081 
	#WWDG_CR_T2
 ((
uöt8_t
)0x04Ë

	)

4082 
	#WWDG_CR_T3
 ((
uöt8_t
)0x08Ë

	)

4083 
	#WWDG_CR_T4
 ((
uöt8_t
)0x10Ë

	)

4084 
	#WWDG_CR_T5
 ((
uöt8_t
)0x20Ë

	)

4085 
	#WWDG_CR_T6
 ((
uöt8_t
)0x40Ë

	)

4087 
	#WWDG_CR_WDGA
 ((
uöt8_t
)0x80Ë

	)

4090 
	#WWDG_CFR_W
 ((
uöt16_t
)0x007FË

	)

4091 
	#WWDG_CFR_W0
 ((
uöt16_t
)0x0001Ë

	)

4092 
	#WWDG_CFR_W1
 ((
uöt16_t
)0x0002Ë

	)

4093 
	#WWDG_CFR_W2
 ((
uöt16_t
)0x0004Ë

	)

4094 
	#WWDG_CFR_W3
 ((
uöt16_t
)0x0008Ë

	)

4095 
	#WWDG_CFR_W4
 ((
uöt16_t
)0x0010Ë

	)

4096 
	#WWDG_CFR_W5
 ((
uöt16_t
)0x0020Ë

	)

4097 
	#WWDG_CFR_W6
 ((
uöt16_t
)0x0040Ë

	)

4099 
	#WWDG_CFR_WDGTB
 ((
uöt16_t
)0x0180Ë

	)

4100 
	#WWDG_CFR_WDGTB0
 ((
uöt16_t
)0x0080Ë

	)

4101 
	#WWDG_CFR_WDGTB1
 ((
uöt16_t
)0x0100Ë

	)

4103 
	#WWDG_CFR_EWI
 ((
uöt16_t
)0x0200Ë

	)

4106 
	#WWDG_SR_EWIF
 ((
uöt8_t
)0x01Ë

	)

4115 
	#FSMC_BCR1_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4116 
	#FSMC_BCR1_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4118 
	#FSMC_BCR1_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4119 
	#FSMC_BCR1_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4120 
	#FSMC_BCR1_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4122 
	#FSMC_BCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4123 
	#FSMC_BCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4124 
	#FSMC_BCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4126 
	#FSMC_BCR1_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4127 
	#FSMC_BCR1_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4128 
	#FSMC_BCR1_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4129 
	#FSMC_BCR1_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4130 
	#FSMC_BCR1_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4131 
	#FSMC_BCR1_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4132 
	#FSMC_BCR1_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4133 
	#FSMC_BCR1_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4134 
	#FSMC_BCR1_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4137 
	#FSMC_BCR2_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4138 
	#FSMC_BCR2_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4140 
	#FSMC_BCR2_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4141 
	#FSMC_BCR2_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4142 
	#FSMC_BCR2_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4144 
	#FSMC_BCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4145 
	#FSMC_BCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4146 
	#FSMC_BCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4148 
	#FSMC_BCR2_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4149 
	#FSMC_BCR2_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4150 
	#FSMC_BCR2_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4151 
	#FSMC_BCR2_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4152 
	#FSMC_BCR2_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4153 
	#FSMC_BCR2_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4154 
	#FSMC_BCR2_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4155 
	#FSMC_BCR2_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4156 
	#FSMC_BCR2_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4159 
	#FSMC_BCR3_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4160 
	#FSMC_BCR3_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4162 
	#FSMC_BCR3_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4163 
	#FSMC_BCR3_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4164 
	#FSMC_BCR3_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4166 
	#FSMC_BCR3_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4167 
	#FSMC_BCR3_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4168 
	#FSMC_BCR3_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4170 
	#FSMC_BCR3_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4171 
	#FSMC_BCR3_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4172 
	#FSMC_BCR3_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4173 
	#FSMC_BCR3_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4174 
	#FSMC_BCR3_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4175 
	#FSMC_BCR3_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4176 
	#FSMC_BCR3_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4177 
	#FSMC_BCR3_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4178 
	#FSMC_BCR3_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4181 
	#FSMC_BCR4_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4182 
	#FSMC_BCR4_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4184 
	#FSMC_BCR4_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4185 
	#FSMC_BCR4_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4186 
	#FSMC_BCR4_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4188 
	#FSMC_BCR4_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4189 
	#FSMC_BCR4_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4190 
	#FSMC_BCR4_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4192 
	#FSMC_BCR4_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4193 
	#FSMC_BCR4_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4194 
	#FSMC_BCR4_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4195 
	#FSMC_BCR4_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4196 
	#FSMC_BCR4_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4197 
	#FSMC_BCR4_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4198 
	#FSMC_BCR4_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4199 
	#FSMC_BCR4_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4200 
	#FSMC_BCR4_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4203 
	#FSMC_BTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4204 
	#FSMC_BTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4205 
	#FSMC_BTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4206 
	#FSMC_BTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4207 
	#FSMC_BTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4209 
	#FSMC_BTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4210 
	#FSMC_BTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4211 
	#FSMC_BTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4212 
	#FSMC_BTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4213 
	#FSMC_BTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4215 
	#FSMC_BTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4216 
	#FSMC_BTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4217 
	#FSMC_BTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4218 
	#FSMC_BTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4219 
	#FSMC_BTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4221 
	#FSMC_BTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4222 
	#FSMC_BTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4223 
	#FSMC_BTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4224 
	#FSMC_BTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4225 
	#FSMC_BTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4227 
	#FSMC_BTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4228 
	#FSMC_BTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4229 
	#FSMC_BTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4230 
	#FSMC_BTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4231 
	#FSMC_BTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4233 
	#FSMC_BTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4234 
	#FSMC_BTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4235 
	#FSMC_BTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4236 
	#FSMC_BTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4237 
	#FSMC_BTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4239 
	#FSMC_BTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4240 
	#FSMC_BTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4241 
	#FSMC_BTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4244 
	#FSMC_BTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4245 
	#FSMC_BTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4246 
	#FSMC_BTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4247 
	#FSMC_BTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4248 
	#FSMC_BTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4250 
	#FSMC_BTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4251 
	#FSMC_BTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4252 
	#FSMC_BTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4253 
	#FSMC_BTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4254 
	#FSMC_BTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4256 
	#FSMC_BTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4257 
	#FSMC_BTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4258 
	#FSMC_BTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4259 
	#FSMC_BTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4260 
	#FSMC_BTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4262 
	#FSMC_BTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4263 
	#FSMC_BTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4264 
	#FSMC_BTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4265 
	#FSMC_BTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4266 
	#FSMC_BTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4268 
	#FSMC_BTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4269 
	#FSMC_BTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4270 
	#FSMC_BTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4271 
	#FSMC_BTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4272 
	#FSMC_BTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4274 
	#FSMC_BTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4275 
	#FSMC_BTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4276 
	#FSMC_BTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4277 
	#FSMC_BTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4278 
	#FSMC_BTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4280 
	#FSMC_BTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4281 
	#FSMC_BTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4282 
	#FSMC_BTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4285 
	#FSMC_BTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4286 
	#FSMC_BTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4287 
	#FSMC_BTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4288 
	#FSMC_BTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4289 
	#FSMC_BTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4291 
	#FSMC_BTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4292 
	#FSMC_BTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4293 
	#FSMC_BTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4294 
	#FSMC_BTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4295 
	#FSMC_BTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4297 
	#FSMC_BTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4298 
	#FSMC_BTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4299 
	#FSMC_BTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4300 
	#FSMC_BTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4301 
	#FSMC_BTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4303 
	#FSMC_BTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4304 
	#FSMC_BTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4305 
	#FSMC_BTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4306 
	#FSMC_BTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4307 
	#FSMC_BTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4309 
	#FSMC_BTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4310 
	#FSMC_BTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4311 
	#FSMC_BTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4312 
	#FSMC_BTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4313 
	#FSMC_BTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4315 
	#FSMC_BTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4316 
	#FSMC_BTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4317 
	#FSMC_BTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4318 
	#FSMC_BTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4319 
	#FSMC_BTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4321 
	#FSMC_BTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4322 
	#FSMC_BTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4323 
	#FSMC_BTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4326 
	#FSMC_BTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4327 
	#FSMC_BTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4328 
	#FSMC_BTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4329 
	#FSMC_BTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4330 
	#FSMC_BTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4332 
	#FSMC_BTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4333 
	#FSMC_BTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4334 
	#FSMC_BTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4335 
	#FSMC_BTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4336 
	#FSMC_BTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4338 
	#FSMC_BTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4339 
	#FSMC_BTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4340 
	#FSMC_BTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4341 
	#FSMC_BTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4342 
	#FSMC_BTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4344 
	#FSMC_BTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4345 
	#FSMC_BTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4346 
	#FSMC_BTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4347 
	#FSMC_BTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4348 
	#FSMC_BTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4350 
	#FSMC_BTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4351 
	#FSMC_BTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4352 
	#FSMC_BTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4353 
	#FSMC_BTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4354 
	#FSMC_BTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4356 
	#FSMC_BTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4357 
	#FSMC_BTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4358 
	#FSMC_BTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4359 
	#FSMC_BTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4360 
	#FSMC_BTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4362 
	#FSMC_BTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4363 
	#FSMC_BTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4364 
	#FSMC_BTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4367 
	#FSMC_BWTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4368 
	#FSMC_BWTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4369 
	#FSMC_BWTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4370 
	#FSMC_BWTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4371 
	#FSMC_BWTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4373 
	#FSMC_BWTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4374 
	#FSMC_BWTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4375 
	#FSMC_BWTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4376 
	#FSMC_BWTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4377 
	#FSMC_BWTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4379 
	#FSMC_BWTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4380 
	#FSMC_BWTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4381 
	#FSMC_BWTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4382 
	#FSMC_BWTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4383 
	#FSMC_BWTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4385 
	#FSMC_BWTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4386 
	#FSMC_BWTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4387 
	#FSMC_BWTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4388 
	#FSMC_BWTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4389 
	#FSMC_BWTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4391 
	#FSMC_BWTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4392 
	#FSMC_BWTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4393 
	#FSMC_BWTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4394 
	#FSMC_BWTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4395 
	#FSMC_BWTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4397 
	#FSMC_BWTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4398 
	#FSMC_BWTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4399 
	#FSMC_BWTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4402 
	#FSMC_BWTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4403 
	#FSMC_BWTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4404 
	#FSMC_BWTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4405 
	#FSMC_BWTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4406 
	#FSMC_BWTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4408 
	#FSMC_BWTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4409 
	#FSMC_BWTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4410 
	#FSMC_BWTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4411 
	#FSMC_BWTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4412 
	#FSMC_BWTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4414 
	#FSMC_BWTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4415 
	#FSMC_BWTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4416 
	#FSMC_BWTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4417 
	#FSMC_BWTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4418 
	#FSMC_BWTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4420 
	#FSMC_BWTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4421 
	#FSMC_BWTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4422 
	#FSMC_BWTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4423 
	#FSMC_BWTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4424 
	#FSMC_BWTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4426 
	#FSMC_BWTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4427 
	#FSMC_BWTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4428 
	#FSMC_BWTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4429 
	#FSMC_BWTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4430 
	#FSMC_BWTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4432 
	#FSMC_BWTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4433 
	#FSMC_BWTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4434 
	#FSMC_BWTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4437 
	#FSMC_BWTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4438 
	#FSMC_BWTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4439 
	#FSMC_BWTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4440 
	#FSMC_BWTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4441 
	#FSMC_BWTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4443 
	#FSMC_BWTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4444 
	#FSMC_BWTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4445 
	#FSMC_BWTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4446 
	#FSMC_BWTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4447 
	#FSMC_BWTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4449 
	#FSMC_BWTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4450 
	#FSMC_BWTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4451 
	#FSMC_BWTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4452 
	#FSMC_BWTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4453 
	#FSMC_BWTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4455 
	#FSMC_BWTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4456 
	#FSMC_BWTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4457 
	#FSMC_BWTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4458 
	#FSMC_BWTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4459 
	#FSMC_BWTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4461 
	#FSMC_BWTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4462 
	#FSMC_BWTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4463 
	#FSMC_BWTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4464 
	#FSMC_BWTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4465 
	#FSMC_BWTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4467 
	#FSMC_BWTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4468 
	#FSMC_BWTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4469 
	#FSMC_BWTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4472 
	#FSMC_BWTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4473 
	#FSMC_BWTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4474 
	#FSMC_BWTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4475 
	#FSMC_BWTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4476 
	#FSMC_BWTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4478 
	#FSMC_BWTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4479 
	#FSMC_BWTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4480 
	#FSMC_BWTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4481 
	#FSMC_BWTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4482 
	#FSMC_BWTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4484 
	#FSMC_BWTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4485 
	#FSMC_BWTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4486 
	#FSMC_BWTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4487 
	#FSMC_BWTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4488 
	#FSMC_BWTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4490 
	#FSMC_BWTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4491 
	#FSMC_BWTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4492 
	#FSMC_BWTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4493 
	#FSMC_BWTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4494 
	#FSMC_BWTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4496 
	#FSMC_BWTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4497 
	#FSMC_BWTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4498 
	#FSMC_BWTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4499 
	#FSMC_BWTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4500 
	#FSMC_BWTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4502 
	#FSMC_BWTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4503 
	#FSMC_BWTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4504 
	#FSMC_BWTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4507 
	#FSMC_PCR2_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

4508 
	#FSMC_PCR2_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

4509 
	#FSMC_PCR2_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

4511 
	#FSMC_PCR2_PWID
 ((
uöt32_t
)0x00000030Ë

	)

4512 
	#FSMC_PCR2_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4513 
	#FSMC_PCR2_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4515 
	#FSMC_PCR2_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

4517 
	#FSMC_PCR2_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

4518 
	#FSMC_PCR2_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

4519 
	#FSMC_PCR2_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

4520 
	#FSMC_PCR2_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

4521 
	#FSMC_PCR2_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

4523 
	#FSMC_PCR2_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

4524 
	#FSMC_PCR2_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

4525 
	#FSMC_PCR2_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

4526 
	#FSMC_PCR2_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

4527 
	#FSMC_PCR2_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

4529 
	#FSMC_PCR2_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

4530 
	#FSMC_PCR2_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

4531 
	#FSMC_PCR2_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

4532 
	#FSMC_PCR2_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

4535 
	#FSMC_PCR3_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

4536 
	#FSMC_PCR3_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

4537 
	#FSMC_PCR3_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

4539 
	#FSMC_PCR3_PWID
 ((
uöt32_t
)0x00000030Ë

	)

4540 
	#FSMC_PCR3_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4541 
	#FSMC_PCR3_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4543 
	#FSMC_PCR3_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

4545 
	#FSMC_PCR3_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

4546 
	#FSMC_PCR3_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

4547 
	#FSMC_PCR3_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

4548 
	#FSMC_PCR3_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

4549 
	#FSMC_PCR3_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

4551 
	#FSMC_PCR3_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

4552 
	#FSMC_PCR3_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

4553 
	#FSMC_PCR3_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

4554 
	#FSMC_PCR3_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

4555 
	#FSMC_PCR3_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

4557 
	#FSMC_PCR3_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

4558 
	#FSMC_PCR3_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

4559 
	#FSMC_PCR3_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

4560 
	#FSMC_PCR3_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

4563 
	#FSMC_PCR4_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

4564 
	#FSMC_PCR4_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

4565 
	#FSMC_PCR4_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

4567 
	#FSMC_PCR4_PWID
 ((
uöt32_t
)0x00000030Ë

	)

4568 
	#FSMC_PCR4_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4569 
	#FSMC_PCR4_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4571 
	#FSMC_PCR4_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

4573 
	#FSMC_PCR4_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

4574 
	#FSMC_PCR4_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

4575 
	#FSMC_PCR4_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

4576 
	#FSMC_PCR4_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

4577 
	#FSMC_PCR4_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

4579 
	#FSMC_PCR4_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

4580 
	#FSMC_PCR4_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

4581 
	#FSMC_PCR4_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

4582 
	#FSMC_PCR4_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

4583 
	#FSMC_PCR4_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

4585 
	#FSMC_PCR4_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

4586 
	#FSMC_PCR4_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

4587 
	#FSMC_PCR4_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

4588 
	#FSMC_PCR4_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

4591 
	#FSMC_SR2_IRS
 ((
uöt8_t
)0x01Ë

	)

4592 
	#FSMC_SR2_ILS
 ((
uöt8_t
)0x02Ë

	)

4593 
	#FSMC_SR2_IFS
 ((
uöt8_t
)0x04Ë

	)

4594 
	#FSMC_SR2_IREN
 ((
uöt8_t
)0x08Ë

	)

4595 
	#FSMC_SR2_ILEN
 ((
uöt8_t
)0x10Ë

	)

4596 
	#FSMC_SR2_IFEN
 ((
uöt8_t
)0x20Ë

	)

4597 
	#FSMC_SR2_FEMPT
 ((
uöt8_t
)0x40Ë

	)

4600 
	#FSMC_SR3_IRS
 ((
uöt8_t
)0x01Ë

	)

4601 
	#FSMC_SR3_ILS
 ((
uöt8_t
)0x02Ë

	)

4602 
	#FSMC_SR3_IFS
 ((
uöt8_t
)0x04Ë

	)

4603 
	#FSMC_SR3_IREN
 ((
uöt8_t
)0x08Ë

	)

4604 
	#FSMC_SR3_ILEN
 ((
uöt8_t
)0x10Ë

	)

4605 
	#FSMC_SR3_IFEN
 ((
uöt8_t
)0x20Ë

	)

4606 
	#FSMC_SR3_FEMPT
 ((
uöt8_t
)0x40Ë

	)

4609 
	#FSMC_SR4_IRS
 ((
uöt8_t
)0x01Ë

	)

4610 
	#FSMC_SR4_ILS
 ((
uöt8_t
)0x02Ë

	)

4611 
	#FSMC_SR4_IFS
 ((
uöt8_t
)0x04Ë

	)

4612 
	#FSMC_SR4_IREN
 ((
uöt8_t
)0x08Ë

	)

4613 
	#FSMC_SR4_ILEN
 ((
uöt8_t
)0x10Ë

	)

4614 
	#FSMC_SR4_IFEN
 ((
uöt8_t
)0x20Ë

	)

4615 
	#FSMC_SR4_FEMPT
 ((
uöt8_t
)0x40Ë

	)

4618 
	#FSMC_PMEM2_MEMSET2
 ((
uöt32_t
)0x000000FFË

	)

4619 
	#FSMC_PMEM2_MEMSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

4620 
	#FSMC_PMEM2_MEMSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

4621 
	#FSMC_PMEM2_MEMSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

4622 
	#FSMC_PMEM2_MEMSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

4623 
	#FSMC_PMEM2_MEMSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

4624 
	#FSMC_PMEM2_MEMSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

4625 
	#FSMC_PMEM2_MEMSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

4626 
	#FSMC_PMEM2_MEMSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

4628 
	#FSMC_PMEM2_MEMWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

4629 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

4630 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

4631 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

4632 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

4633 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

4634 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

4635 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

4636 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

4638 
	#FSMC_PMEM2_MEMHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

4639 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

4640 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

4641 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

4642 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

4643 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

4644 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

4645 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

4646 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

4648 
	#FSMC_PMEM2_MEMHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

4649 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

4650 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

4651 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

4652 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

4653 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

4654 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

4655 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

4656 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

4659 
	#FSMC_PMEM3_MEMSET3
 ((
uöt32_t
)0x000000FFË

	)

4660 
	#FSMC_PMEM3_MEMSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

4661 
	#FSMC_PMEM3_MEMSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

4662 
	#FSMC_PMEM3_MEMSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

4663 
	#FSMC_PMEM3_MEMSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

4664 
	#FSMC_PMEM3_MEMSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

4665 
	#FSMC_PMEM3_MEMSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

4666 
	#FSMC_PMEM3_MEMSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

4667 
	#FSMC_PMEM3_MEMSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

4669 
	#FSMC_PMEM3_MEMWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

4670 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

4671 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

4672 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

4673 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

4674 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

4675 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

4676 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

4677 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

4679 
	#FSMC_PMEM3_MEMHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

4680 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

4681 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

4682 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

4683 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

4684 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

4685 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

4686 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

4687 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

4689 
	#FSMC_PMEM3_MEMHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

4690 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

4691 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

4692 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

4693 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

4694 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

4695 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

4696 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

4697 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

4700 
	#FSMC_PMEM4_MEMSET4
 ((
uöt32_t
)0x000000FFË

	)

4701 
	#FSMC_PMEM4_MEMSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

4702 
	#FSMC_PMEM4_MEMSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

4703 
	#FSMC_PMEM4_MEMSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

4704 
	#FSMC_PMEM4_MEMSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

4705 
	#FSMC_PMEM4_MEMSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

4706 
	#FSMC_PMEM4_MEMSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

4707 
	#FSMC_PMEM4_MEMSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

4708 
	#FSMC_PMEM4_MEMSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

4710 
	#FSMC_PMEM4_MEMWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

4711 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

4712 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

4713 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

4714 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

4715 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

4716 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

4717 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

4718 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

4720 
	#FSMC_PMEM4_MEMHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

4721 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

4722 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

4723 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

4724 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

4725 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

4726 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

4727 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

4728 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

4730 
	#FSMC_PMEM4_MEMHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

4731 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

4732 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

4733 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

4734 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

4735 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

4736 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

4737 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

4738 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

4741 
	#FSMC_PATT2_ATTSET2
 ((
uöt32_t
)0x000000FFË

	)

4742 
	#FSMC_PATT2_ATTSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

4743 
	#FSMC_PATT2_ATTSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

4744 
	#FSMC_PATT2_ATTSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

4745 
	#FSMC_PATT2_ATTSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

4746 
	#FSMC_PATT2_ATTSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

4747 
	#FSMC_PATT2_ATTSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

4748 
	#FSMC_PATT2_ATTSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

4749 
	#FSMC_PATT2_ATTSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

4751 
	#FSMC_PATT2_ATTWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

4752 
	#FSMC_PATT2_ATTWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

4753 
	#FSMC_PATT2_ATTWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

4754 
	#FSMC_PATT2_ATTWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

4755 
	#FSMC_PATT2_ATTWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

4756 
	#FSMC_PATT2_ATTWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

4757 
	#FSMC_PATT2_ATTWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

4758 
	#FSMC_PATT2_ATTWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

4759 
	#FSMC_PATT2_ATTWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

4761 
	#FSMC_PATT2_ATTHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

4762 
	#FSMC_PATT2_ATTHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

4763 
	#FSMC_PATT2_ATTHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

4764 
	#FSMC_PATT2_ATTHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

4765 
	#FSMC_PATT2_ATTHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

4766 
	#FSMC_PATT2_ATTHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

4767 
	#FSMC_PATT2_ATTHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

4768 
	#FSMC_PATT2_ATTHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

4769 
	#FSMC_PATT2_ATTHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

4771 
	#FSMC_PATT2_ATTHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

4772 
	#FSMC_PATT2_ATTHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

4773 
	#FSMC_PATT2_ATTHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

4774 
	#FSMC_PATT2_ATTHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

4775 
	#FSMC_PATT2_ATTHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

4776 
	#FSMC_PATT2_ATTHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

4777 
	#FSMC_PATT2_ATTHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

4778 
	#FSMC_PATT2_ATTHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

4779 
	#FSMC_PATT2_ATTHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

4782 
	#FSMC_PATT3_ATTSET3
 ((
uöt32_t
)0x000000FFË

	)

4783 
	#FSMC_PATT3_ATTSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

4784 
	#FSMC_PATT3_ATTSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

4785 
	#FSMC_PATT3_ATTSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

4786 
	#FSMC_PATT3_ATTSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

4787 
	#FSMC_PATT3_ATTSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

4788 
	#FSMC_PATT3_ATTSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

4789 
	#FSMC_PATT3_ATTSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

4790 
	#FSMC_PATT3_ATTSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

4792 
	#FSMC_PATT3_ATTWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

4793 
	#FSMC_PATT3_ATTWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

4794 
	#FSMC_PATT3_ATTWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

4795 
	#FSMC_PATT3_ATTWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

4796 
	#FSMC_PATT3_ATTWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

4797 
	#FSMC_PATT3_ATTWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

4798 
	#FSMC_PATT3_ATTWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

4799 
	#FSMC_PATT3_ATTWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

4800 
	#FSMC_PATT3_ATTWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

4802 
	#FSMC_PATT3_ATTHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

4803 
	#FSMC_PATT3_ATTHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

4804 
	#FSMC_PATT3_ATTHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

4805 
	#FSMC_PATT3_ATTHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

4806 
	#FSMC_PATT3_ATTHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

4807 
	#FSMC_PATT3_ATTHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

4808 
	#FSMC_PATT3_ATTHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

4809 
	#FSMC_PATT3_ATTHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

4810 
	#FSMC_PATT3_ATTHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

4812 
	#FSMC_PATT3_ATTHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

4813 
	#FSMC_PATT3_ATTHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

4814 
	#FSMC_PATT3_ATTHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

4815 
	#FSMC_PATT3_ATTHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

4816 
	#FSMC_PATT3_ATTHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

4817 
	#FSMC_PATT3_ATTHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

4818 
	#FSMC_PATT3_ATTHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

4819 
	#FSMC_PATT3_ATTHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

4820 
	#FSMC_PATT3_ATTHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

4823 
	#FSMC_PATT4_ATTSET4
 ((
uöt32_t
)0x000000FFË

	)

4824 
	#FSMC_PATT4_ATTSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

4825 
	#FSMC_PATT4_ATTSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

4826 
	#FSMC_PATT4_ATTSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

4827 
	#FSMC_PATT4_ATTSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

4828 
	#FSMC_PATT4_ATTSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

4829 
	#FSMC_PATT4_ATTSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

4830 
	#FSMC_PATT4_ATTSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

4831 
	#FSMC_PATT4_ATTSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

4833 
	#FSMC_PATT4_ATTWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

4834 
	#FSMC_PATT4_ATTWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

4835 
	#FSMC_PATT4_ATTWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

4836 
	#FSMC_PATT4_ATTWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

4837 
	#FSMC_PATT4_ATTWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

4838 
	#FSMC_PATT4_ATTWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

4839 
	#FSMC_PATT4_ATTWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

4840 
	#FSMC_PATT4_ATTWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

4841 
	#FSMC_PATT4_ATTWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

4843 
	#FSMC_PATT4_ATTHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

4844 
	#FSMC_PATT4_ATTHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

4845 
	#FSMC_PATT4_ATTHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

4846 
	#FSMC_PATT4_ATTHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

4847 
	#FSMC_PATT4_ATTHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

4848 
	#FSMC_PATT4_ATTHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

4849 
	#FSMC_PATT4_ATTHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

4850 
	#FSMC_PATT4_ATTHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

4851 
	#FSMC_PATT4_ATTHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

4853 
	#FSMC_PATT4_ATTHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

4854 
	#FSMC_PATT4_ATTHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

4855 
	#FSMC_PATT4_ATTHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

4856 
	#FSMC_PATT4_ATTHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

4857 
	#FSMC_PATT4_ATTHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

4858 
	#FSMC_PATT4_ATTHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

4859 
	#FSMC_PATT4_ATTHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

4860 
	#FSMC_PATT4_ATTHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

4861 
	#FSMC_PATT4_ATTHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

4864 
	#FSMC_PIO4_IOSET4
 ((
uöt32_t
)0x000000FFË

	)

4865 
	#FSMC_PIO4_IOSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

4866 
	#FSMC_PIO4_IOSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

4867 
	#FSMC_PIO4_IOSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

4868 
	#FSMC_PIO4_IOSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

4869 
	#FSMC_PIO4_IOSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

4870 
	#FSMC_PIO4_IOSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

4871 
	#FSMC_PIO4_IOSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

4872 
	#FSMC_PIO4_IOSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

4874 
	#FSMC_PIO4_IOWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

4875 
	#FSMC_PIO4_IOWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

4876 
	#FSMC_PIO4_IOWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

4877 
	#FSMC_PIO4_IOWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

4878 
	#FSMC_PIO4_IOWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

4879 
	#FSMC_PIO4_IOWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

4880 
	#FSMC_PIO4_IOWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

4881 
	#FSMC_PIO4_IOWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

4882 
	#FSMC_PIO4_IOWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

4884 
	#FSMC_PIO4_IOHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

4885 
	#FSMC_PIO4_IOHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

4886 
	#FSMC_PIO4_IOHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

4887 
	#FSMC_PIO4_IOHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

4888 
	#FSMC_PIO4_IOHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

4889 
	#FSMC_PIO4_IOHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

4890 
	#FSMC_PIO4_IOHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

4891 
	#FSMC_PIO4_IOHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

4892 
	#FSMC_PIO4_IOHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

4894 
	#FSMC_PIO4_IOHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

4895 
	#FSMC_PIO4_IOHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

4896 
	#FSMC_PIO4_IOHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

4897 
	#FSMC_PIO4_IOHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

4898 
	#FSMC_PIO4_IOHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

4899 
	#FSMC_PIO4_IOHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

4900 
	#FSMC_PIO4_IOHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

4901 
	#FSMC_PIO4_IOHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

4902 
	#FSMC_PIO4_IOHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

4905 
	#FSMC_ECCR2_ECC2
 ((
uöt32_t
)0xFFFFFFFFË

	)

4908 
	#FSMC_ECCR3_ECC3
 ((
uöt32_t
)0xFFFFFFFFË

	)

4917 
	#SDIO_POWER_PWRCTRL
 ((
uöt8_t
)0x03Ë

	)

4918 
	#SDIO_POWER_PWRCTRL_0
 ((
uöt8_t
)0x01Ë

	)

4919 
	#SDIO_POWER_PWRCTRL_1
 ((
uöt8_t
)0x02Ë

	)

4922 
	#SDIO_CLKCR_CLKDIV
 ((
uöt16_t
)0x00FFË

	)

4923 
	#SDIO_CLKCR_CLKEN
 ((
uöt16_t
)0x0100Ë

	)

4924 
	#SDIO_CLKCR_PWRSAV
 ((
uöt16_t
)0x0200Ë

	)

4925 
	#SDIO_CLKCR_BYPASS
 ((
uöt16_t
)0x0400Ë

	)

4927 
	#SDIO_CLKCR_WIDBUS
 ((
uöt16_t
)0x1800Ë

	)

4928 
	#SDIO_CLKCR_WIDBUS_0
 ((
uöt16_t
)0x0800Ë

	)

4929 
	#SDIO_CLKCR_WIDBUS_1
 ((
uöt16_t
)0x1000Ë

	)

4931 
	#SDIO_CLKCR_NEGEDGE
 ((
uöt16_t
)0x2000Ë

	)

4932 
	#SDIO_CLKCR_HWFC_EN
 ((
uöt16_t
)0x4000Ë

	)

4935 
	#SDIO_ARG_CMDARG
 ((
uöt32_t
)0xFFFFFFFFË

	)

4938 
	#SDIO_CMD_CMDINDEX
 ((
uöt16_t
)0x003FË

	)

4940 
	#SDIO_CMD_WAITRESP
 ((
uöt16_t
)0x00C0Ë

	)

4941 
	#SDIO_CMD_WAITRESP_0
 ((
uöt16_t
)0x0040Ë

	)

4942 
	#SDIO_CMD_WAITRESP_1
 ((
uöt16_t
)0x0080Ë

	)

4944 
	#SDIO_CMD_WAITINT
 ((
uöt16_t
)0x0100Ë

	)

4945 
	#SDIO_CMD_WAITPEND
 ((
uöt16_t
)0x0200Ë

	)

4946 
	#SDIO_CMD_CPSMEN
 ((
uöt16_t
)0x0400Ë

	)

4947 
	#SDIO_CMD_SDIOSUSPEND
 ((
uöt16_t
)0x0800Ë

	)

4948 
	#SDIO_CMD_ENCMDCOMPL
 ((
uöt16_t
)0x1000Ë

	)

4949 
	#SDIO_CMD_NIEN
 ((
uöt16_t
)0x2000Ë

	)

4950 
	#SDIO_CMD_CEATACMD
 ((
uöt16_t
)0x4000Ë

	)

4953 
	#SDIO_RESPCMD_RESPCMD
 ((
uöt8_t
)0x3FË

	)

4956 
	#SDIO_RESP0_CARDSTATUS0
 ((
uöt32_t
)0xFFFFFFFFË

	)

4959 
	#SDIO_RESP1_CARDSTATUS1
 ((
uöt32_t
)0xFFFFFFFFË

	)

4962 
	#SDIO_RESP2_CARDSTATUS2
 ((
uöt32_t
)0xFFFFFFFFË

	)

4965 
	#SDIO_RESP3_CARDSTATUS3
 ((
uöt32_t
)0xFFFFFFFFË

	)

4968 
	#SDIO_RESP4_CARDSTATUS4
 ((
uöt32_t
)0xFFFFFFFFË

	)

4971 
	#SDIO_DTIMER_DATATIME
 ((
uöt32_t
)0xFFFFFFFFË

	)

4974 
	#SDIO_DLEN_DATALENGTH
 ((
uöt32_t
)0x01FFFFFFË

	)

4977 
	#SDIO_DCTRL_DTEN
 ((
uöt16_t
)0x0001Ë

	)

4978 
	#SDIO_DCTRL_DTDIR
 ((
uöt16_t
)0x0002Ë

	)

4979 
	#SDIO_DCTRL_DTMODE
 ((
uöt16_t
)0x0004Ë

	)

4980 
	#SDIO_DCTRL_DMAEN
 ((
uöt16_t
)0x0008Ë

	)

4982 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
uöt16_t
)0x00F0Ë

	)

4983 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
uöt16_t
)0x0010Ë

	)

4984 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
uöt16_t
)0x0020Ë

	)

4985 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
uöt16_t
)0x0040Ë

	)

4986 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
uöt16_t
)0x0080Ë

	)

4988 
	#SDIO_DCTRL_RWSTART
 ((
uöt16_t
)0x0100Ë

	)

4989 
	#SDIO_DCTRL_RWSTOP
 ((
uöt16_t
)0x0200Ë

	)

4990 
	#SDIO_DCTRL_RWMOD
 ((
uöt16_t
)0x0400Ë

	)

4991 
	#SDIO_DCTRL_SDIOEN
 ((
uöt16_t
)0x0800Ë

	)

4994 
	#SDIO_DCOUNT_DATACOUNT
 ((
uöt32_t
)0x01FFFFFFË

	)

4997 
	#SDIO_STA_CCRCFAIL
 ((
uöt32_t
)0x00000001Ë

	)

4998 
	#SDIO_STA_DCRCFAIL
 ((
uöt32_t
)0x00000002Ë

	)

4999 
	#SDIO_STA_CTIMEOUT
 ((
uöt32_t
)0x00000004Ë

	)

5000 
	#SDIO_STA_DTIMEOUT
 ((
uöt32_t
)0x00000008Ë

	)

5001 
	#SDIO_STA_TXUNDERR
 ((
uöt32_t
)0x00000010Ë

	)

5002 
	#SDIO_STA_RXOVERR
 ((
uöt32_t
)0x00000020Ë

	)

5003 
	#SDIO_STA_CMDREND
 ((
uöt32_t
)0x00000040Ë

	)

5004 
	#SDIO_STA_CMDSENT
 ((
uöt32_t
)0x00000080Ë

	)

5005 
	#SDIO_STA_DATAEND
 ((
uöt32_t
)0x00000100Ë

	)

5006 
	#SDIO_STA_STBITERR
 ((
uöt32_t
)0x00000200Ë

	)

5007 
	#SDIO_STA_DBCKEND
 ((
uöt32_t
)0x00000400Ë

	)

5008 
	#SDIO_STA_CMDACT
 ((
uöt32_t
)0x00000800Ë

	)

5009 
	#SDIO_STA_TXACT
 ((
uöt32_t
)0x00001000Ë

	)

5010 
	#SDIO_STA_RXACT
 ((
uöt32_t
)0x00002000Ë

	)

5011 
	#SDIO_STA_TXFIFOHE
 ((
uöt32_t
)0x00004000Ë

	)

5012 
	#SDIO_STA_RXFIFOHF
 ((
uöt32_t
)0x00008000Ë

	)

5013 
	#SDIO_STA_TXFIFOF
 ((
uöt32_t
)0x00010000Ë

	)

5014 
	#SDIO_STA_RXFIFOF
 ((
uöt32_t
)0x00020000Ë

	)

5015 
	#SDIO_STA_TXFIFOE
 ((
uöt32_t
)0x00040000Ë

	)

5016 
	#SDIO_STA_RXFIFOE
 ((
uöt32_t
)0x00080000Ë

	)

5017 
	#SDIO_STA_TXDAVL
 ((
uöt32_t
)0x00100000Ë

	)

5018 
	#SDIO_STA_RXDAVL
 ((
uöt32_t
)0x00200000Ë

	)

5019 
	#SDIO_STA_SDIOIT
 ((
uöt32_t
)0x00400000Ë

	)

5020 
	#SDIO_STA_CEATAEND
 ((
uöt32_t
)0x00800000Ë

	)

5023 
	#SDIO_ICR_CCRCFAILC
 ((
uöt32_t
)0x00000001Ë

	)

5024 
	#SDIO_ICR_DCRCFAILC
 ((
uöt32_t
)0x00000002Ë

	)

5025 
	#SDIO_ICR_CTIMEOUTC
 ((
uöt32_t
)0x00000004Ë

	)

5026 
	#SDIO_ICR_DTIMEOUTC
 ((
uöt32_t
)0x00000008Ë

	)

5027 
	#SDIO_ICR_TXUNDERRC
 ((
uöt32_t
)0x00000010Ë

	)

5028 
	#SDIO_ICR_RXOVERRC
 ((
uöt32_t
)0x00000020Ë

	)

5029 
	#SDIO_ICR_CMDRENDC
 ((
uöt32_t
)0x00000040Ë

	)

5030 
	#SDIO_ICR_CMDSENTC
 ((
uöt32_t
)0x00000080Ë

	)

5031 
	#SDIO_ICR_DATAENDC
 ((
uöt32_t
)0x00000100Ë

	)

5032 
	#SDIO_ICR_STBITERRC
 ((
uöt32_t
)0x00000200Ë

	)

5033 
	#SDIO_ICR_DBCKENDC
 ((
uöt32_t
)0x00000400Ë

	)

5034 
	#SDIO_ICR_SDIOITC
 ((
uöt32_t
)0x00400000Ë

	)

5035 
	#SDIO_ICR_CEATAENDC
 ((
uöt32_t
)0x00800000Ë

	)

5038 
	#SDIO_MASK_CCRCFAILIE
 ((
uöt32_t
)0x00000001Ë

	)

5039 
	#SDIO_MASK_DCRCFAILIE
 ((
uöt32_t
)0x00000002Ë

	)

5040 
	#SDIO_MASK_CTIMEOUTIE
 ((
uöt32_t
)0x00000004Ë

	)

5041 
	#SDIO_MASK_DTIMEOUTIE
 ((
uöt32_t
)0x00000008Ë

	)

5042 
	#SDIO_MASK_TXUNDERRIE
 ((
uöt32_t
)0x00000010Ë

	)

5043 
	#SDIO_MASK_RXOVERRIE
 ((
uöt32_t
)0x00000020Ë

	)

5044 
	#SDIO_MASK_CMDRENDIE
 ((
uöt32_t
)0x00000040Ë

	)

5045 
	#SDIO_MASK_CMDSENTIE
 ((
uöt32_t
)0x00000080Ë

	)

5046 
	#SDIO_MASK_DATAENDIE
 ((
uöt32_t
)0x00000100Ë

	)

5047 
	#SDIO_MASK_STBITERRIE
 ((
uöt32_t
)0x00000200Ë

	)

5048 
	#SDIO_MASK_DBCKENDIE
 ((
uöt32_t
)0x00000400Ë

	)

5049 
	#SDIO_MASK_CMDACTIE
 ((
uöt32_t
)0x00000800Ë

	)

5050 
	#SDIO_MASK_TXACTIE
 ((
uöt32_t
)0x00001000Ë

	)

5051 
	#SDIO_MASK_RXACTIE
 ((
uöt32_t
)0x00002000Ë

	)

5052 
	#SDIO_MASK_TXFIFOHEIE
 ((
uöt32_t
)0x00004000Ë

	)

5053 
	#SDIO_MASK_RXFIFOHFIE
 ((
uöt32_t
)0x00008000Ë

	)

5054 
	#SDIO_MASK_TXFIFOFIE
 ((
uöt32_t
)0x00010000Ë

	)

5055 
	#SDIO_MASK_RXFIFOFIE
 ((
uöt32_t
)0x00020000Ë

	)

5056 
	#SDIO_MASK_TXFIFOEIE
 ((
uöt32_t
)0x00040000Ë

	)

5057 
	#SDIO_MASK_RXFIFOEIE
 ((
uöt32_t
)0x00080000Ë

	)

5058 
	#SDIO_MASK_TXDAVLIE
 ((
uöt32_t
)0x00100000Ë

	)

5059 
	#SDIO_MASK_RXDAVLIE
 ((
uöt32_t
)0x00200000Ë

	)

5060 
	#SDIO_MASK_SDIOITIE
 ((
uöt32_t
)0x00400000Ë

	)

5061 
	#SDIO_MASK_CEATAENDIE
 ((
uöt32_t
)0x00800000Ë

	)

5064 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
uöt32_t
)0x00FFFFFFË

	)

5067 
	#SDIO_FIFO_FIFODATA
 ((
uöt32_t
)0xFFFFFFFFË

	)

5077 
	#USB_EP0R_EA
 ((
uöt16_t
)0x000FË

	)

5079 
	#USB_EP0R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5080 
	#USB_EP0R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5081 
	#USB_EP0R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5083 
	#USB_EP0R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5084 
	#USB_EP0R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5085 
	#USB_EP0R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5087 
	#USB_EP0R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5088 
	#USB_EP0R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5089 
	#USB_EP0R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5091 
	#USB_EP0R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5093 
	#USB_EP0R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5094 
	#USB_EP0R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5095 
	#USB_EP0R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5097 
	#USB_EP0R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5098 
	#USB_EP0R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5101 
	#USB_EP1R_EA
 ((
uöt16_t
)0x000FË

	)

5103 
	#USB_EP1R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5104 
	#USB_EP1R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5105 
	#USB_EP1R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5107 
	#USB_EP1R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5108 
	#USB_EP1R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5109 
	#USB_EP1R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5111 
	#USB_EP1R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5112 
	#USB_EP1R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5113 
	#USB_EP1R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5115 
	#USB_EP1R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5117 
	#USB_EP1R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5118 
	#USB_EP1R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5119 
	#USB_EP1R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5121 
	#USB_EP1R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5122 
	#USB_EP1R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5125 
	#USB_EP2R_EA
 ((
uöt16_t
)0x000FË

	)

5127 
	#USB_EP2R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5128 
	#USB_EP2R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5129 
	#USB_EP2R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5131 
	#USB_EP2R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5132 
	#USB_EP2R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5133 
	#USB_EP2R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5135 
	#USB_EP2R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5136 
	#USB_EP2R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5137 
	#USB_EP2R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5139 
	#USB_EP2R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5141 
	#USB_EP2R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5142 
	#USB_EP2R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5143 
	#USB_EP2R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5145 
	#USB_EP2R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5146 
	#USB_EP2R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5149 
	#USB_EP3R_EA
 ((
uöt16_t
)0x000FË

	)

5151 
	#USB_EP3R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5152 
	#USB_EP3R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5153 
	#USB_EP3R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5155 
	#USB_EP3R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5156 
	#USB_EP3R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5157 
	#USB_EP3R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5159 
	#USB_EP3R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5160 
	#USB_EP3R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5161 
	#USB_EP3R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5163 
	#USB_EP3R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5165 
	#USB_EP3R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5166 
	#USB_EP3R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5167 
	#USB_EP3R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5169 
	#USB_EP3R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5170 
	#USB_EP3R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5173 
	#USB_EP4R_EA
 ((
uöt16_t
)0x000FË

	)

5175 
	#USB_EP4R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5176 
	#USB_EP4R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5177 
	#USB_EP4R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5179 
	#USB_EP4R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5180 
	#USB_EP4R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5181 
	#USB_EP4R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5183 
	#USB_EP4R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5184 
	#USB_EP4R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5185 
	#USB_EP4R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5187 
	#USB_EP4R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5189 
	#USB_EP4R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5190 
	#USB_EP4R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5191 
	#USB_EP4R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5193 
	#USB_EP4R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5194 
	#USB_EP4R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5197 
	#USB_EP5R_EA
 ((
uöt16_t
)0x000FË

	)

5199 
	#USB_EP5R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5200 
	#USB_EP5R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5201 
	#USB_EP5R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5203 
	#USB_EP5R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5204 
	#USB_EP5R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5205 
	#USB_EP5R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5207 
	#USB_EP5R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5208 
	#USB_EP5R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5209 
	#USB_EP5R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5211 
	#USB_EP5R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5213 
	#USB_EP5R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5214 
	#USB_EP5R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5215 
	#USB_EP5R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5217 
	#USB_EP5R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5218 
	#USB_EP5R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5221 
	#USB_EP6R_EA
 ((
uöt16_t
)0x000FË

	)

5223 
	#USB_EP6R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5224 
	#USB_EP6R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5225 
	#USB_EP6R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5227 
	#USB_EP6R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5228 
	#USB_EP6R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5229 
	#USB_EP6R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5231 
	#USB_EP6R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5232 
	#USB_EP6R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5233 
	#USB_EP6R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5235 
	#USB_EP6R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5237 
	#USB_EP6R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5238 
	#USB_EP6R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5239 
	#USB_EP6R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5241 
	#USB_EP6R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5242 
	#USB_EP6R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5245 
	#USB_EP7R_EA
 ((
uöt16_t
)0x000FË

	)

5247 
	#USB_EP7R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5248 
	#USB_EP7R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5249 
	#USB_EP7R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5251 
	#USB_EP7R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5252 
	#USB_EP7R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5253 
	#USB_EP7R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5255 
	#USB_EP7R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5256 
	#USB_EP7R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5257 
	#USB_EP7R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5259 
	#USB_EP7R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5261 
	#USB_EP7R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5262 
	#USB_EP7R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5263 
	#USB_EP7R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5265 
	#USB_EP7R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5266 
	#USB_EP7R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5270 
	#USB_CNTR_FRES
 ((
uöt16_t
)0x0001Ë

	)

5271 
	#USB_CNTR_PDWN
 ((
uöt16_t
)0x0002Ë

	)

5272 
	#USB_CNTR_LP_MODE
 ((
uöt16_t
)0x0004Ë

	)

5273 
	#USB_CNTR_FSUSP
 ((
uöt16_t
)0x0008Ë

	)

5274 
	#USB_CNTR_RESUME
 ((
uöt16_t
)0x0010Ë

	)

5275 
	#USB_CNTR_ESOFM
 ((
uöt16_t
)0x0100Ë

	)

5276 
	#USB_CNTR_SOFM
 ((
uöt16_t
)0x0200Ë

	)

5277 
	#USB_CNTR_RESETM
 ((
uöt16_t
)0x0400Ë

	)

5278 
	#USB_CNTR_SUSPM
 ((
uöt16_t
)0x0800Ë

	)

5279 
	#USB_CNTR_WKUPM
 ((
uöt16_t
)0x1000Ë

	)

5280 
	#USB_CNTR_ERRM
 ((
uöt16_t
)0x2000Ë

	)

5281 
	#USB_CNTR_PMAOVRM
 ((
uöt16_t
)0x4000Ë

	)

5282 
	#USB_CNTR_CTRM
 ((
uöt16_t
)0x8000Ë

	)

5285 
	#USB_ISTR_EP_ID
 ((
uöt16_t
)0x000FË

	)

5286 
	#USB_ISTR_DIR
 ((
uöt16_t
)0x0010Ë

	)

5287 
	#USB_ISTR_ESOF
 ((
uöt16_t
)0x0100Ë

	)

5288 
	#USB_ISTR_SOF
 ((
uöt16_t
)0x0200Ë

	)

5289 
	#USB_ISTR_RESET
 ((
uöt16_t
)0x0400Ë

	)

5290 
	#USB_ISTR_SUSP
 ((
uöt16_t
)0x0800Ë

	)

5291 
	#USB_ISTR_WKUP
 ((
uöt16_t
)0x1000Ë

	)

5292 
	#USB_ISTR_ERR
 ((
uöt16_t
)0x2000Ë

	)

5293 
	#USB_ISTR_PMAOVR
 ((
uöt16_t
)0x4000Ë

	)

5294 
	#USB_ISTR_CTR
 ((
uöt16_t
)0x8000Ë

	)

5297 
	#USB_FNR_FN
 ((
uöt16_t
)0x07FFË

	)

5298 
	#USB_FNR_LSOF
 ((
uöt16_t
)0x1800Ë

	)

5299 
	#USB_FNR_LCK
 ((
uöt16_t
)0x2000Ë

	)

5300 
	#USB_FNR_RXDM
 ((
uöt16_t
)0x4000Ë

	)

5301 
	#USB_FNR_RXDP
 ((
uöt16_t
)0x8000Ë

	)

5304 
	#USB_DADDR_ADD
 ((
uöt8_t
)0x7FË

	)

5305 
	#USB_DADDR_ADD0
 ((
uöt8_t
)0x01Ë

	)

5306 
	#USB_DADDR_ADD1
 ((
uöt8_t
)0x02Ë

	)

5307 
	#USB_DADDR_ADD2
 ((
uöt8_t
)0x04Ë

	)

5308 
	#USB_DADDR_ADD3
 ((
uöt8_t
)0x08Ë

	)

5309 
	#USB_DADDR_ADD4
 ((
uöt8_t
)0x10Ë

	)

5310 
	#USB_DADDR_ADD5
 ((
uöt8_t
)0x20Ë

	)

5311 
	#USB_DADDR_ADD6
 ((
uöt8_t
)0x40Ë

	)

5313 
	#USB_DADDR_EF
 ((
uöt8_t
)0x80Ë

	)

5316 
	#USB_BTABLE_BTABLE
 ((
uöt16_t
)0xFFF8Ë

	)

5320 
	#USB_ADDR0_TX_ADDR0_TX
 ((
uöt16_t
)0xFFFEË

	)

5323 
	#USB_ADDR1_TX_ADDR1_TX
 ((
uöt16_t
)0xFFFEË

	)

5326 
	#USB_ADDR2_TX_ADDR2_TX
 ((
uöt16_t
)0xFFFEË

	)

5329 
	#USB_ADDR3_TX_ADDR3_TX
 ((
uöt16_t
)0xFFFEË

	)

5332 
	#USB_ADDR4_TX_ADDR4_TX
 ((
uöt16_t
)0xFFFEË

	)

5335 
	#USB_ADDR5_TX_ADDR5_TX
 ((
uöt16_t
)0xFFFEË

	)

5338 
	#USB_ADDR6_TX_ADDR6_TX
 ((
uöt16_t
)0xFFFEË

	)

5341 
	#USB_ADDR7_TX_ADDR7_TX
 ((
uöt16_t
)0xFFFEË

	)

5346 
	#USB_COUNT0_TX_COUNT0_TX
 ((
uöt16_t
)0x03FFË

	)

5349 
	#USB_COUNT1_TX_COUNT1_TX
 ((
uöt16_t
)0x03FFË

	)

5352 
	#USB_COUNT2_TX_COUNT2_TX
 ((
uöt16_t
)0x03FFË

	)

5355 
	#USB_COUNT3_TX_COUNT3_TX
 ((
uöt16_t
)0x03FFË

	)

5358 
	#USB_COUNT4_TX_COUNT4_TX
 ((
uöt16_t
)0x03FFË

	)

5361 
	#USB_COUNT5_TX_COUNT5_TX
 ((
uöt16_t
)0x03FFË

	)

5364 
	#USB_COUNT6_TX_COUNT6_TX
 ((
uöt16_t
)0x03FFË

	)

5367 
	#USB_COUNT7_TX_COUNT7_TX
 ((
uöt16_t
)0x03FFË

	)

5372 
	#USB_COUNT0_TX_0_COUNT0_TX_0
 ((
uöt32_t
)0x000003FFË

	)

5375 
	#USB_COUNT0_TX_1_COUNT0_TX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5378 
	#USB_COUNT1_TX_0_COUNT1_TX_0
 ((
uöt32_t
)0x000003FFË

	)

5381 
	#USB_COUNT1_TX_1_COUNT1_TX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5384 
	#USB_COUNT2_TX_0_COUNT2_TX_0
 ((
uöt32_t
)0x000003FFË

	)

5387 
	#USB_COUNT2_TX_1_COUNT2_TX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5390 
	#USB_COUNT3_TX_0_COUNT3_TX_0
 ((
uöt16_t
)0x000003FFË

	)

5393 
	#USB_COUNT3_TX_1_COUNT3_TX_1
 ((
uöt16_t
)0x03FF0000Ë

	)

5396 
	#USB_COUNT4_TX_0_COUNT4_TX_0
 ((
uöt32_t
)0x000003FFË

	)

5399 
	#USB_COUNT4_TX_1_COUNT4_TX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5402 
	#USB_COUNT5_TX_0_COUNT5_TX_0
 ((
uöt32_t
)0x000003FFË

	)

5405 
	#USB_COUNT5_TX_1_COUNT5_TX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5408 
	#USB_COUNT6_TX_0_COUNT6_TX_0
 ((
uöt32_t
)0x000003FFË

	)

5411 
	#USB_COUNT6_TX_1_COUNT6_TX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5414 
	#USB_COUNT7_TX_0_COUNT7_TX_0
 ((
uöt32_t
)0x000003FFË

	)

5417 
	#USB_COUNT7_TX_1_COUNT7_TX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5422 
	#USB_ADDR0_RX_ADDR0_RX
 ((
uöt16_t
)0xFFFEË

	)

5425 
	#USB_ADDR1_RX_ADDR1_RX
 ((
uöt16_t
)0xFFFEË

	)

5428 
	#USB_ADDR2_RX_ADDR2_RX
 ((
uöt16_t
)0xFFFEË

	)

5431 
	#USB_ADDR3_RX_ADDR3_RX
 ((
uöt16_t
)0xFFFEË

	)

5434 
	#USB_ADDR4_RX_ADDR4_RX
 ((
uöt16_t
)0xFFFEË

	)

5437 
	#USB_ADDR5_RX_ADDR5_RX
 ((
uöt16_t
)0xFFFEË

	)

5440 
	#USB_ADDR6_RX_ADDR6_RX
 ((
uöt16_t
)0xFFFEË

	)

5443 
	#USB_ADDR7_RX_ADDR7_RX
 ((
uöt16_t
)0xFFFEË

	)

5448 
	#USB_COUNT0_RX_COUNT0_RX
 ((
uöt16_t
)0x03FFË

	)

5450 
	#USB_COUNT0_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

5451 
	#USB_COUNT0_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

5452 
	#USB_COUNT0_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

5453 
	#USB_COUNT0_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

5454 
	#USB_COUNT0_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

5455 
	#USB_COUNT0_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

5457 
	#USB_COUNT0_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

5460 
	#USB_COUNT1_RX_COUNT1_RX
 ((
uöt16_t
)0x03FFË

	)

5462 
	#USB_COUNT1_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

5463 
	#USB_COUNT1_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

5464 
	#USB_COUNT1_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

5465 
	#USB_COUNT1_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

5466 
	#USB_COUNT1_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

5467 
	#USB_COUNT1_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

5469 
	#USB_COUNT1_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

5472 
	#USB_COUNT2_RX_COUNT2_RX
 ((
uöt16_t
)0x03FFË

	)

5474 
	#USB_COUNT2_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

5475 
	#USB_COUNT2_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

5476 
	#USB_COUNT2_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

5477 
	#USB_COUNT2_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

5478 
	#USB_COUNT2_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

5479 
	#USB_COUNT2_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

5481 
	#USB_COUNT2_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

5484 
	#USB_COUNT3_RX_COUNT3_RX
 ((
uöt16_t
)0x03FFË

	)

5486 
	#USB_COUNT3_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

5487 
	#USB_COUNT3_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

5488 
	#USB_COUNT3_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

5489 
	#USB_COUNT3_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

5490 
	#USB_COUNT3_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

5491 
	#USB_COUNT3_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

5493 
	#USB_COUNT3_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

5496 
	#USB_COUNT4_RX_COUNT4_RX
 ((
uöt16_t
)0x03FFË

	)

5498 
	#USB_COUNT4_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

5499 
	#USB_COUNT4_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

5500 
	#USB_COUNT4_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

5501 
	#USB_COUNT4_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

5502 
	#USB_COUNT4_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

5503 
	#USB_COUNT4_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

5505 
	#USB_COUNT4_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

5508 
	#USB_COUNT5_RX_COUNT5_RX
 ((
uöt16_t
)0x03FFË

	)

5510 
	#USB_COUNT5_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

5511 
	#USB_COUNT5_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

5512 
	#USB_COUNT5_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

5513 
	#USB_COUNT5_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

5514 
	#USB_COUNT5_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

5515 
	#USB_COUNT5_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

5517 
	#USB_COUNT5_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

5520 
	#USB_COUNT6_RX_COUNT6_RX
 ((
uöt16_t
)0x03FFË

	)

5522 
	#USB_COUNT6_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

5523 
	#USB_COUNT6_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

5524 
	#USB_COUNT6_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

5525 
	#USB_COUNT6_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

5526 
	#USB_COUNT6_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

5527 
	#USB_COUNT6_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

5529 
	#USB_COUNT6_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

5532 
	#USB_COUNT7_RX_COUNT7_RX
 ((
uöt16_t
)0x03FFË

	)

5534 
	#USB_COUNT7_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

5535 
	#USB_COUNT7_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

5536 
	#USB_COUNT7_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

5537 
	#USB_COUNT7_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

5538 
	#USB_COUNT7_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

5539 
	#USB_COUNT7_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

5541 
	#USB_COUNT7_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

5546 
	#USB_COUNT0_RX_0_COUNT0_RX_0
 ((
uöt32_t
)0x000003FFË

	)

5548 
	#USB_COUNT0_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

5549 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

5550 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

5551 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

5552 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

5553 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

5555 
	#USB_COUNT0_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

5558 
	#USB_COUNT0_RX_1_COUNT0_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5560 
	#USB_COUNT0_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

5561 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

5562 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

5563 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

5564 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

5565 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

5567 
	#USB_COUNT0_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

5570 
	#USB_COUNT1_RX_0_COUNT1_RX_0
 ((
uöt32_t
)0x000003FFË

	)

5572 
	#USB_COUNT1_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

5573 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

5574 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

5575 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

5576 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

5577 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

5579 
	#USB_COUNT1_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

5582 
	#USB_COUNT1_RX_1_COUNT1_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5584 
	#USB_COUNT1_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

5585 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

5586 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

5587 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

5588 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

5589 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

5591 
	#USB_COUNT1_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

5594 
	#USB_COUNT2_RX_0_COUNT2_RX_0
 ((
uöt32_t
)0x000003FFË

	)

5596 
	#USB_COUNT2_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

5597 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

5598 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

5599 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

5600 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

5601 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

5603 
	#USB_COUNT2_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

5606 
	#USB_COUNT2_RX_1_COUNT2_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5608 
	#USB_COUNT2_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

5609 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

5610 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

5611 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

5612 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

5613 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

5615 
	#USB_COUNT2_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

5618 
	#USB_COUNT3_RX_0_COUNT3_RX_0
 ((
uöt32_t
)0x000003FFË

	)

5620 
	#USB_COUNT3_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

5621 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

5622 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

5623 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

5624 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

5625 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

5627 
	#USB_COUNT3_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

5630 
	#USB_COUNT3_RX_1_COUNT3_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5632 
	#USB_COUNT3_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

5633 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

5634 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

5635 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

5636 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

5637 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

5639 
	#USB_COUNT3_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

5642 
	#USB_COUNT4_RX_0_COUNT4_RX_0
 ((
uöt32_t
)0x000003FFË

	)

5644 
	#USB_COUNT4_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

5645 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

5646 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

5647 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

5648 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

5649 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

5651 
	#USB_COUNT4_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

5654 
	#USB_COUNT4_RX_1_COUNT4_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5656 
	#USB_COUNT4_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

5657 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

5658 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

5659 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

5660 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

5661 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

5663 
	#USB_COUNT4_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

5666 
	#USB_COUNT5_RX_0_COUNT5_RX_0
 ((
uöt32_t
)0x000003FFË

	)

5668 
	#USB_COUNT5_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

5669 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

5670 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

5671 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

5672 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

5673 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

5675 
	#USB_COUNT5_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

5678 
	#USB_COUNT5_RX_1_COUNT5_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5680 
	#USB_COUNT5_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

5681 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

5682 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

5683 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

5684 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

5685 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

5687 
	#USB_COUNT5_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

5690 
	#USB_COUNT6_RX_0_COUNT6_RX_0
 ((
uöt32_t
)0x000003FFË

	)

5692 
	#USB_COUNT6_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

5693 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

5694 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

5695 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

5696 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

5697 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

5699 
	#USB_COUNT6_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

5702 
	#USB_COUNT6_RX_1_COUNT6_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5704 
	#USB_COUNT6_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

5705 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

5706 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

5707 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

5708 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

5709 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

5711 
	#USB_COUNT6_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

5714 
	#USB_COUNT7_RX_0_COUNT7_RX_0
 ((
uöt32_t
)0x000003FFË

	)

5716 
	#USB_COUNT7_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

5717 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

5718 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

5719 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

5720 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

5721 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

5723 
	#USB_COUNT7_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

5726 
	#USB_COUNT7_RX_1_COUNT7_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5728 
	#USB_COUNT7_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

5729 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

5730 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

5731 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

5732 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

5733 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

5735 
	#USB_COUNT7_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

5745 
	#CAN_MCR_INRQ
 ((
uöt16_t
)0x0001Ë

	)

5746 
	#CAN_MCR_SLEEP
 ((
uöt16_t
)0x0002Ë

	)

5747 
	#CAN_MCR_TXFP
 ((
uöt16_t
)0x0004Ë

	)

5748 
	#CAN_MCR_RFLM
 ((
uöt16_t
)0x0008Ë

	)

5749 
	#CAN_MCR_NART
 ((
uöt16_t
)0x0010Ë

	)

5750 
	#CAN_MCR_AWUM
 ((
uöt16_t
)0x0020Ë

	)

5751 
	#CAN_MCR_ABOM
 ((
uöt16_t
)0x0040Ë

	)

5752 
	#CAN_MCR_TTCM
 ((
uöt16_t
)0x0080Ë

	)

5753 
	#CAN_MCR_RESET
 ((
uöt16_t
)0x8000Ë

	)

5756 
	#CAN_MSR_INAK
 ((
uöt16_t
)0x0001Ë

	)

5757 
	#CAN_MSR_SLAK
 ((
uöt16_t
)0x0002Ë

	)

5758 
	#CAN_MSR_ERRI
 ((
uöt16_t
)0x0004Ë

	)

5759 
	#CAN_MSR_WKUI
 ((
uöt16_t
)0x0008Ë

	)

5760 
	#CAN_MSR_SLAKI
 ((
uöt16_t
)0x0010Ë

	)

5761 
	#CAN_MSR_TXM
 ((
uöt16_t
)0x0100Ë

	)

5762 
	#CAN_MSR_RXM
 ((
uöt16_t
)0x0200Ë

	)

5763 
	#CAN_MSR_SAMP
 ((
uöt16_t
)0x0400Ë

	)

5764 
	#CAN_MSR_RX
 ((
uöt16_t
)0x0800Ë

	)

5767 
	#CAN_TSR_RQCP0
 ((
uöt32_t
)0x00000001Ë

	)

5768 
	#CAN_TSR_TXOK0
 ((
uöt32_t
)0x00000002Ë

	)

5769 
	#CAN_TSR_ALST0
 ((
uöt32_t
)0x00000004Ë

	)

5770 
	#CAN_TSR_TERR0
 ((
uöt32_t
)0x00000008Ë

	)

5771 
	#CAN_TSR_ABRQ0
 ((
uöt32_t
)0x00000080Ë

	)

5772 
	#CAN_TSR_RQCP1
 ((
uöt32_t
)0x00000100Ë

	)

5773 
	#CAN_TSR_TXOK1
 ((
uöt32_t
)0x00000200Ë

	)

5774 
	#CAN_TSR_ALST1
 ((
uöt32_t
)0x00000400Ë

	)

5775 
	#CAN_TSR_TERR1
 ((
uöt32_t
)0x00000800Ë

	)

5776 
	#CAN_TSR_ABRQ1
 ((
uöt32_t
)0x00008000Ë

	)

5777 
	#CAN_TSR_RQCP2
 ((
uöt32_t
)0x00010000Ë

	)

5778 
	#CAN_TSR_TXOK2
 ((
uöt32_t
)0x00020000Ë

	)

5779 
	#CAN_TSR_ALST2
 ((
uöt32_t
)0x00040000Ë

	)

5780 
	#CAN_TSR_TERR2
 ((
uöt32_t
)0x00080000Ë

	)

5781 
	#CAN_TSR_ABRQ2
 ((
uöt32_t
)0x00800000Ë

	)

5782 
	#CAN_TSR_CODE
 ((
uöt32_t
)0x03000000Ë

	)

5784 
	#CAN_TSR_TME
 ((
uöt32_t
)0x1C000000Ë

	)

5785 
	#CAN_TSR_TME0
 ((
uöt32_t
)0x04000000Ë

	)

5786 
	#CAN_TSR_TME1
 ((
uöt32_t
)0x08000000Ë

	)

5787 
	#CAN_TSR_TME2
 ((
uöt32_t
)0x10000000Ë

	)

5789 
	#CAN_TSR_LOW
 ((
uöt32_t
)0xE0000000Ë

	)

5790 
	#CAN_TSR_LOW0
 ((
uöt32_t
)0x20000000Ë

	)

5791 
	#CAN_TSR_LOW1
 ((
uöt32_t
)0x40000000Ë

	)

5792 
	#CAN_TSR_LOW2
 ((
uöt32_t
)0x80000000Ë

	)

5795 
	#CAN_RF0R_FMP0
 ((
uöt8_t
)0x03Ë

	)

5796 
	#CAN_RF0R_FULL0
 ((
uöt8_t
)0x08Ë

	)

5797 
	#CAN_RF0R_FOVR0
 ((
uöt8_t
)0x10Ë

	)

5798 
	#CAN_RF0R_RFOM0
 ((
uöt8_t
)0x20Ë

	)

5801 
	#CAN_RF1R_FMP1
 ((
uöt8_t
)0x03Ë

	)

5802 
	#CAN_RF1R_FULL1
 ((
uöt8_t
)0x08Ë

	)

5803 
	#CAN_RF1R_FOVR1
 ((
uöt8_t
)0x10Ë

	)

5804 
	#CAN_RF1R_RFOM1
 ((
uöt8_t
)0x20Ë

	)

5807 
	#CAN_IER_TMEIE
 ((
uöt32_t
)0x00000001Ë

	)

5808 
	#CAN_IER_FMPIE0
 ((
uöt32_t
)0x00000002Ë

	)

5809 
	#CAN_IER_FFIE0
 ((
uöt32_t
)0x00000004Ë

	)

5810 
	#CAN_IER_FOVIE0
 ((
uöt32_t
)0x00000008Ë

	)

5811 
	#CAN_IER_FMPIE1
 ((
uöt32_t
)0x00000010Ë

	)

5812 
	#CAN_IER_FFIE1
 ((
uöt32_t
)0x00000020Ë

	)

5813 
	#CAN_IER_FOVIE1
 ((
uöt32_t
)0x00000040Ë

	)

5814 
	#CAN_IER_EWGIE
 ((
uöt32_t
)0x00000100Ë

	)

5815 
	#CAN_IER_EPVIE
 ((
uöt32_t
)0x00000200Ë

	)

5816 
	#CAN_IER_BOFIE
 ((
uöt32_t
)0x00000400Ë

	)

5817 
	#CAN_IER_LECIE
 ((
uöt32_t
)0x00000800Ë

	)

5818 
	#CAN_IER_ERRIE
 ((
uöt32_t
)0x00008000Ë

	)

5819 
	#CAN_IER_WKUIE
 ((
uöt32_t
)0x00010000Ë

	)

5820 
	#CAN_IER_SLKIE
 ((
uöt32_t
)0x00020000Ë

	)

5823 
	#CAN_ESR_EWGF
 ((
uöt32_t
)0x00000001Ë

	)

5824 
	#CAN_ESR_EPVF
 ((
uöt32_t
)0x00000002Ë

	)

5825 
	#CAN_ESR_BOFF
 ((
uöt32_t
)0x00000004Ë

	)

5827 
	#CAN_ESR_LEC
 ((
uöt32_t
)0x00000070Ë

	)

5828 
	#CAN_ESR_LEC_0
 ((
uöt32_t
)0x00000010Ë

	)

5829 
	#CAN_ESR_LEC_1
 ((
uöt32_t
)0x00000020Ë

	)

5830 
	#CAN_ESR_LEC_2
 ((
uöt32_t
)0x00000040Ë

	)

5832 
	#CAN_ESR_TEC
 ((
uöt32_t
)0x00FF0000Ë

	)

5833 
	#CAN_ESR_REC
 ((
uöt32_t
)0xFF000000Ë

	)

5836 
	#CAN_BTR_BRP
 ((
uöt32_t
)0x000003FFË

	)

5837 
	#CAN_BTR_TS1
 ((
uöt32_t
)0x000F0000Ë

	)

5838 
	#CAN_BTR_TS2
 ((
uöt32_t
)0x00700000Ë

	)

5839 
	#CAN_BTR_SJW
 ((
uöt32_t
)0x03000000Ë

	)

5840 
	#CAN_BTR_LBKM
 ((
uöt32_t
)0x40000000Ë

	)

5841 
	#CAN_BTR_SILM
 ((
uöt32_t
)0x80000000Ë

	)

5845 
	#CAN_TI0R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

5846 
	#CAN_TI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

5847 
	#CAN_TI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

5848 
	#CAN_TI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

5849 
	#CAN_TI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

5852 
	#CAN_TDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

5853 
	#CAN_TDT0R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

5854 
	#CAN_TDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

5857 
	#CAN_TDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

5858 
	#CAN_TDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

5859 
	#CAN_TDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

5860 
	#CAN_TDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

5863 
	#CAN_TDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

5864 
	#CAN_TDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

5865 
	#CAN_TDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

5866 
	#CAN_TDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

5869 
	#CAN_TI1R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

5870 
	#CAN_TI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

5871 
	#CAN_TI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

5872 
	#CAN_TI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

5873 
	#CAN_TI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

5876 
	#CAN_TDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

5877 
	#CAN_TDT1R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

5878 
	#CAN_TDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

5881 
	#CAN_TDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

5882 
	#CAN_TDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

5883 
	#CAN_TDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

5884 
	#CAN_TDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

5887 
	#CAN_TDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

5888 
	#CAN_TDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

5889 
	#CAN_TDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

5890 
	#CAN_TDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

5893 
	#CAN_TI2R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

5894 
	#CAN_TI2R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

5895 
	#CAN_TI2R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

5896 
	#CAN_TI2R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

5897 
	#CAN_TI2R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

5900 
	#CAN_TDT2R_DLC
 ((
uöt32_t
)0x0000000FË

	)

5901 
	#CAN_TDT2R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

5902 
	#CAN_TDT2R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

5905 
	#CAN_TDL2R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

5906 
	#CAN_TDL2R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

5907 
	#CAN_TDL2R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

5908 
	#CAN_TDL2R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

5911 
	#CAN_TDH2R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

5912 
	#CAN_TDH2R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

5913 
	#CAN_TDH2R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

5914 
	#CAN_TDH2R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

5917 
	#CAN_RI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

5918 
	#CAN_RI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

5919 
	#CAN_RI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

5920 
	#CAN_RI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

5923 
	#CAN_RDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

5924 
	#CAN_RDT0R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

5925 
	#CAN_RDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

5928 
	#CAN_RDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

5929 
	#CAN_RDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

5930 
	#CAN_RDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

5931 
	#CAN_RDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

5934 
	#CAN_RDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

5935 
	#CAN_RDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

5936 
	#CAN_RDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

5937 
	#CAN_RDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

5940 
	#CAN_RI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

5941 
	#CAN_RI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

5942 
	#CAN_RI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

5943 
	#CAN_RI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

5946 
	#CAN_RDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

5947 
	#CAN_RDT1R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

5948 
	#CAN_RDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

5951 
	#CAN_RDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

5952 
	#CAN_RDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

5953 
	#CAN_RDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

5954 
	#CAN_RDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

5957 
	#CAN_RDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

5958 
	#CAN_RDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

5959 
	#CAN_RDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

5960 
	#CAN_RDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

5964 
	#CAN_FMR_FINIT
 ((
uöt8_t
)0x01Ë

	)

5967 
	#CAN_FM1R_FBM
 ((
uöt16_t
)0x3FFFË

	)

5968 
	#CAN_FM1R_FBM0
 ((
uöt16_t
)0x0001Ë

	)

5969 
	#CAN_FM1R_FBM1
 ((
uöt16_t
)0x0002Ë

	)

5970 
	#CAN_FM1R_FBM2
 ((
uöt16_t
)0x0004Ë

	)

5971 
	#CAN_FM1R_FBM3
 ((
uöt16_t
)0x0008Ë

	)

5972 
	#CAN_FM1R_FBM4
 ((
uöt16_t
)0x0010Ë

	)

5973 
	#CAN_FM1R_FBM5
 ((
uöt16_t
)0x0020Ë

	)

5974 
	#CAN_FM1R_FBM6
 ((
uöt16_t
)0x0040Ë

	)

5975 
	#CAN_FM1R_FBM7
 ((
uöt16_t
)0x0080Ë

	)

5976 
	#CAN_FM1R_FBM8
 ((
uöt16_t
)0x0100Ë

	)

5977 
	#CAN_FM1R_FBM9
 ((
uöt16_t
)0x0200Ë

	)

5978 
	#CAN_FM1R_FBM10
 ((
uöt16_t
)0x0400Ë

	)

5979 
	#CAN_FM1R_FBM11
 ((
uöt16_t
)0x0800Ë

	)

5980 
	#CAN_FM1R_FBM12
 ((
uöt16_t
)0x1000Ë

	)

5981 
	#CAN_FM1R_FBM13
 ((
uöt16_t
)0x2000Ë

	)

5984 
	#CAN_FS1R_FSC
 ((
uöt16_t
)0x3FFFË

	)

5985 
	#CAN_FS1R_FSC0
 ((
uöt16_t
)0x0001Ë

	)

5986 
	#CAN_FS1R_FSC1
 ((
uöt16_t
)0x0002Ë

	)

5987 
	#CAN_FS1R_FSC2
 ((
uöt16_t
)0x0004Ë

	)

5988 
	#CAN_FS1R_FSC3
 ((
uöt16_t
)0x0008Ë

	)

5989 
	#CAN_FS1R_FSC4
 ((
uöt16_t
)0x0010Ë

	)

5990 
	#CAN_FS1R_FSC5
 ((
uöt16_t
)0x0020Ë

	)

5991 
	#CAN_FS1R_FSC6
 ((
uöt16_t
)0x0040Ë

	)

5992 
	#CAN_FS1R_FSC7
 ((
uöt16_t
)0x0080Ë

	)

5993 
	#CAN_FS1R_FSC8
 ((
uöt16_t
)0x0100Ë

	)

5994 
	#CAN_FS1R_FSC9
 ((
uöt16_t
)0x0200Ë

	)

5995 
	#CAN_FS1R_FSC10
 ((
uöt16_t
)0x0400Ë

	)

5996 
	#CAN_FS1R_FSC11
 ((
uöt16_t
)0x0800Ë

	)

5997 
	#CAN_FS1R_FSC12
 ((
uöt16_t
)0x1000Ë

	)

5998 
	#CAN_FS1R_FSC13
 ((
uöt16_t
)0x2000Ë

	)

6001 
	#CAN_FFA1R_FFA
 ((
uöt16_t
)0x3FFFË

	)

6002 
	#CAN_FFA1R_FFA0
 ((
uöt16_t
)0x0001Ë

	)

6003 
	#CAN_FFA1R_FFA1
 ((
uöt16_t
)0x0002Ë

	)

6004 
	#CAN_FFA1R_FFA2
 ((
uöt16_t
)0x0004Ë

	)

6005 
	#CAN_FFA1R_FFA3
 ((
uöt16_t
)0x0008Ë

	)

6006 
	#CAN_FFA1R_FFA4
 ((
uöt16_t
)0x0010Ë

	)

6007 
	#CAN_FFA1R_FFA5
 ((
uöt16_t
)0x0020Ë

	)

6008 
	#CAN_FFA1R_FFA6
 ((
uöt16_t
)0x0040Ë

	)

6009 
	#CAN_FFA1R_FFA7
 ((
uöt16_t
)0x0080Ë

	)

6010 
	#CAN_FFA1R_FFA8
 ((
uöt16_t
)0x0100Ë

	)

6011 
	#CAN_FFA1R_FFA9
 ((
uöt16_t
)0x0200Ë

	)

6012 
	#CAN_FFA1R_FFA10
 ((
uöt16_t
)0x0400Ë

	)

6013 
	#CAN_FFA1R_FFA11
 ((
uöt16_t
)0x0800Ë

	)

6014 
	#CAN_FFA1R_FFA12
 ((
uöt16_t
)0x1000Ë

	)

6015 
	#CAN_FFA1R_FFA13
 ((
uöt16_t
)0x2000Ë

	)

6018 
	#CAN_FA1R_FACT
 ((
uöt16_t
)0x3FFFË

	)

6019 
	#CAN_FA1R_FACT0
 ((
uöt16_t
)0x0001Ë

	)

6020 
	#CAN_FA1R_FACT1
 ((
uöt16_t
)0x0002Ë

	)

6021 
	#CAN_FA1R_FACT2
 ((
uöt16_t
)0x0004Ë

	)

6022 
	#CAN_FA1R_FACT3
 ((
uöt16_t
)0x0008Ë

	)

6023 
	#CAN_FA1R_FACT4
 ((
uöt16_t
)0x0010Ë

	)

6024 
	#CAN_FA1R_FACT5
 ((
uöt16_t
)0x0020Ë

	)

6025 
	#CAN_FA1R_FACT6
 ((
uöt16_t
)0x0040Ë

	)

6026 
	#CAN_FA1R_FACT7
 ((
uöt16_t
)0x0080Ë

	)

6027 
	#CAN_FA1R_FACT8
 ((
uöt16_t
)0x0100Ë

	)

6028 
	#CAN_FA1R_FACT9
 ((
uöt16_t
)0x0200Ë

	)

6029 
	#CAN_FA1R_FACT10
 ((
uöt16_t
)0x0400Ë

	)

6030 
	#CAN_FA1R_FACT11
 ((
uöt16_t
)0x0800Ë

	)

6031 
	#CAN_FA1R_FACT12
 ((
uöt16_t
)0x1000Ë

	)

6032 
	#CAN_FA1R_FACT13
 ((
uöt16_t
)0x2000Ë

	)

6035 
	#CAN_F0R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6036 
	#CAN_F0R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6037 
	#CAN_F0R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6038 
	#CAN_F0R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6039 
	#CAN_F0R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6040 
	#CAN_F0R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6041 
	#CAN_F0R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6042 
	#CAN_F0R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6043 
	#CAN_F0R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6044 
	#CAN_F0R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6045 
	#CAN_F0R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6046 
	#CAN_F0R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6047 
	#CAN_F0R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6048 
	#CAN_F0R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6049 
	#CAN_F0R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6050 
	#CAN_F0R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6051 
	#CAN_F0R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6052 
	#CAN_F0R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6053 
	#CAN_F0R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6054 
	#CAN_F0R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6055 
	#CAN_F0R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6056 
	#CAN_F0R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6057 
	#CAN_F0R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6058 
	#CAN_F0R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6059 
	#CAN_F0R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6060 
	#CAN_F0R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6061 
	#CAN_F0R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6062 
	#CAN_F0R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6063 
	#CAN_F0R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6064 
	#CAN_F0R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6065 
	#CAN_F0R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6066 
	#CAN_F0R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6069 
	#CAN_F1R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6070 
	#CAN_F1R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6071 
	#CAN_F1R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6072 
	#CAN_F1R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6073 
	#CAN_F1R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6074 
	#CAN_F1R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6075 
	#CAN_F1R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6076 
	#CAN_F1R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6077 
	#CAN_F1R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6078 
	#CAN_F1R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6079 
	#CAN_F1R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6080 
	#CAN_F1R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6081 
	#CAN_F1R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6082 
	#CAN_F1R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6083 
	#CAN_F1R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6084 
	#CAN_F1R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6085 
	#CAN_F1R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6086 
	#CAN_F1R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6087 
	#CAN_F1R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6088 
	#CAN_F1R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6089 
	#CAN_F1R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6090 
	#CAN_F1R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6091 
	#CAN_F1R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6092 
	#CAN_F1R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6093 
	#CAN_F1R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6094 
	#CAN_F1R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6095 
	#CAN_F1R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6096 
	#CAN_F1R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6097 
	#CAN_F1R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6098 
	#CAN_F1R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6099 
	#CAN_F1R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6100 
	#CAN_F1R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6103 
	#CAN_F2R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6104 
	#CAN_F2R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6105 
	#CAN_F2R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6106 
	#CAN_F2R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6107 
	#CAN_F2R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6108 
	#CAN_F2R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6109 
	#CAN_F2R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6110 
	#CAN_F2R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6111 
	#CAN_F2R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6112 
	#CAN_F2R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6113 
	#CAN_F2R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6114 
	#CAN_F2R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6115 
	#CAN_F2R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6116 
	#CAN_F2R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6117 
	#CAN_F2R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6118 
	#CAN_F2R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6119 
	#CAN_F2R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6120 
	#CAN_F2R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6121 
	#CAN_F2R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6122 
	#CAN_F2R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6123 
	#CAN_F2R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6124 
	#CAN_F2R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6125 
	#CAN_F2R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6126 
	#CAN_F2R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6127 
	#CAN_F2R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6128 
	#CAN_F2R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6129 
	#CAN_F2R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6130 
	#CAN_F2R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6131 
	#CAN_F2R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6132 
	#CAN_F2R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6133 
	#CAN_F2R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6134 
	#CAN_F2R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6137 
	#CAN_F3R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6138 
	#CAN_F3R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6139 
	#CAN_F3R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6140 
	#CAN_F3R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6141 
	#CAN_F3R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6142 
	#CAN_F3R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6143 
	#CAN_F3R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6144 
	#CAN_F3R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6145 
	#CAN_F3R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6146 
	#CAN_F3R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6147 
	#CAN_F3R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6148 
	#CAN_F3R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6149 
	#CAN_F3R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6150 
	#CAN_F3R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6151 
	#CAN_F3R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6152 
	#CAN_F3R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6153 
	#CAN_F3R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6154 
	#CAN_F3R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6155 
	#CAN_F3R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6156 
	#CAN_F3R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6157 
	#CAN_F3R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6158 
	#CAN_F3R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6159 
	#CAN_F3R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6160 
	#CAN_F3R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6161 
	#CAN_F3R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6162 
	#CAN_F3R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6163 
	#CAN_F3R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6164 
	#CAN_F3R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6165 
	#CAN_F3R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6166 
	#CAN_F3R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6167 
	#CAN_F3R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6168 
	#CAN_F3R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6171 
	#CAN_F4R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6172 
	#CAN_F4R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6173 
	#CAN_F4R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6174 
	#CAN_F4R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6175 
	#CAN_F4R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6176 
	#CAN_F4R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6177 
	#CAN_F4R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6178 
	#CAN_F4R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6179 
	#CAN_F4R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6180 
	#CAN_F4R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6181 
	#CAN_F4R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6182 
	#CAN_F4R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6183 
	#CAN_F4R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6184 
	#CAN_F4R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6185 
	#CAN_F4R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6186 
	#CAN_F4R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6187 
	#CAN_F4R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6188 
	#CAN_F4R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6189 
	#CAN_F4R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6190 
	#CAN_F4R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6191 
	#CAN_F4R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6192 
	#CAN_F4R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6193 
	#CAN_F4R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6194 
	#CAN_F4R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6195 
	#CAN_F4R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6196 
	#CAN_F4R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6197 
	#CAN_F4R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6198 
	#CAN_F4R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6199 
	#CAN_F4R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6200 
	#CAN_F4R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6201 
	#CAN_F4R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6202 
	#CAN_F4R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6205 
	#CAN_F5R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6206 
	#CAN_F5R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6207 
	#CAN_F5R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6208 
	#CAN_F5R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6209 
	#CAN_F5R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6210 
	#CAN_F5R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6211 
	#CAN_F5R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6212 
	#CAN_F5R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6213 
	#CAN_F5R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6214 
	#CAN_F5R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6215 
	#CAN_F5R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6216 
	#CAN_F5R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6217 
	#CAN_F5R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6218 
	#CAN_F5R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6219 
	#CAN_F5R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6220 
	#CAN_F5R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6221 
	#CAN_F5R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6222 
	#CAN_F5R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6223 
	#CAN_F5R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6224 
	#CAN_F5R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6225 
	#CAN_F5R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6226 
	#CAN_F5R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6227 
	#CAN_F5R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6228 
	#CAN_F5R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6229 
	#CAN_F5R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6230 
	#CAN_F5R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6231 
	#CAN_F5R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6232 
	#CAN_F5R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6233 
	#CAN_F5R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6234 
	#CAN_F5R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6235 
	#CAN_F5R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6236 
	#CAN_F5R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6239 
	#CAN_F6R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6240 
	#CAN_F6R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6241 
	#CAN_F6R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6242 
	#CAN_F6R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6243 
	#CAN_F6R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6244 
	#CAN_F6R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6245 
	#CAN_F6R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6246 
	#CAN_F6R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6247 
	#CAN_F6R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6248 
	#CAN_F6R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6249 
	#CAN_F6R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6250 
	#CAN_F6R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6251 
	#CAN_F6R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6252 
	#CAN_F6R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6253 
	#CAN_F6R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6254 
	#CAN_F6R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6255 
	#CAN_F6R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6256 
	#CAN_F6R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6257 
	#CAN_F6R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6258 
	#CAN_F6R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6259 
	#CAN_F6R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6260 
	#CAN_F6R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6261 
	#CAN_F6R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6262 
	#CAN_F6R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6263 
	#CAN_F6R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6264 
	#CAN_F6R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6265 
	#CAN_F6R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6266 
	#CAN_F6R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6267 
	#CAN_F6R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6268 
	#CAN_F6R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6269 
	#CAN_F6R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6270 
	#CAN_F6R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6273 
	#CAN_F7R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6274 
	#CAN_F7R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6275 
	#CAN_F7R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6276 
	#CAN_F7R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6277 
	#CAN_F7R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6278 
	#CAN_F7R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6279 
	#CAN_F7R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6280 
	#CAN_F7R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6281 
	#CAN_F7R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6282 
	#CAN_F7R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6283 
	#CAN_F7R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6284 
	#CAN_F7R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6285 
	#CAN_F7R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6286 
	#CAN_F7R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6287 
	#CAN_F7R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6288 
	#CAN_F7R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6289 
	#CAN_F7R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6290 
	#CAN_F7R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6291 
	#CAN_F7R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6292 
	#CAN_F7R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6293 
	#CAN_F7R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6294 
	#CAN_F7R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6295 
	#CAN_F7R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6296 
	#CAN_F7R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6297 
	#CAN_F7R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6298 
	#CAN_F7R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6299 
	#CAN_F7R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6300 
	#CAN_F7R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6301 
	#CAN_F7R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6302 
	#CAN_F7R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6303 
	#CAN_F7R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6304 
	#CAN_F7R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6307 
	#CAN_F8R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6308 
	#CAN_F8R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6309 
	#CAN_F8R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6310 
	#CAN_F8R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6311 
	#CAN_F8R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6312 
	#CAN_F8R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6313 
	#CAN_F8R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6314 
	#CAN_F8R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6315 
	#CAN_F8R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6316 
	#CAN_F8R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6317 
	#CAN_F8R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6318 
	#CAN_F8R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6319 
	#CAN_F8R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6320 
	#CAN_F8R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6321 
	#CAN_F8R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6322 
	#CAN_F8R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6323 
	#CAN_F8R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6324 
	#CAN_F8R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6325 
	#CAN_F8R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6326 
	#CAN_F8R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6327 
	#CAN_F8R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6328 
	#CAN_F8R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6329 
	#CAN_F8R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6330 
	#CAN_F8R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6331 
	#CAN_F8R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6332 
	#CAN_F8R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6333 
	#CAN_F8R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6334 
	#CAN_F8R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6335 
	#CAN_F8R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6336 
	#CAN_F8R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6337 
	#CAN_F8R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6338 
	#CAN_F8R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6341 
	#CAN_F9R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6342 
	#CAN_F9R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6343 
	#CAN_F9R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6344 
	#CAN_F9R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6345 
	#CAN_F9R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6346 
	#CAN_F9R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6347 
	#CAN_F9R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6348 
	#CAN_F9R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6349 
	#CAN_F9R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6350 
	#CAN_F9R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6351 
	#CAN_F9R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6352 
	#CAN_F9R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6353 
	#CAN_F9R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6354 
	#CAN_F9R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6355 
	#CAN_F9R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6356 
	#CAN_F9R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6357 
	#CAN_F9R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6358 
	#CAN_F9R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6359 
	#CAN_F9R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6360 
	#CAN_F9R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6361 
	#CAN_F9R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6362 
	#CAN_F9R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6363 
	#CAN_F9R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6364 
	#CAN_F9R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6365 
	#CAN_F9R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6366 
	#CAN_F9R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6367 
	#CAN_F9R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6368 
	#CAN_F9R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6369 
	#CAN_F9R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6370 
	#CAN_F9R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6371 
	#CAN_F9R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6372 
	#CAN_F9R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6375 
	#CAN_F10R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6376 
	#CAN_F10R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6377 
	#CAN_F10R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6378 
	#CAN_F10R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6379 
	#CAN_F10R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6380 
	#CAN_F10R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6381 
	#CAN_F10R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6382 
	#CAN_F10R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6383 
	#CAN_F10R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6384 
	#CAN_F10R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6385 
	#CAN_F10R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6386 
	#CAN_F10R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6387 
	#CAN_F10R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6388 
	#CAN_F10R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6389 
	#CAN_F10R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6390 
	#CAN_F10R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6391 
	#CAN_F10R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6392 
	#CAN_F10R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6393 
	#CAN_F10R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6394 
	#CAN_F10R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6395 
	#CAN_F10R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6396 
	#CAN_F10R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6397 
	#CAN_F10R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6398 
	#CAN_F10R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6399 
	#CAN_F10R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6400 
	#CAN_F10R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6401 
	#CAN_F10R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6402 
	#CAN_F10R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6403 
	#CAN_F10R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6404 
	#CAN_F10R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6405 
	#CAN_F10R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6406 
	#CAN_F10R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6409 
	#CAN_F11R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6410 
	#CAN_F11R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6411 
	#CAN_F11R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6412 
	#CAN_F11R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6413 
	#CAN_F11R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6414 
	#CAN_F11R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6415 
	#CAN_F11R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6416 
	#CAN_F11R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6417 
	#CAN_F11R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6418 
	#CAN_F11R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6419 
	#CAN_F11R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6420 
	#CAN_F11R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6421 
	#CAN_F11R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6422 
	#CAN_F11R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6423 
	#CAN_F11R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6424 
	#CAN_F11R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6425 
	#CAN_F11R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6426 
	#CAN_F11R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6427 
	#CAN_F11R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6428 
	#CAN_F11R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6429 
	#CAN_F11R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6430 
	#CAN_F11R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6431 
	#CAN_F11R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6432 
	#CAN_F11R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6433 
	#CAN_F11R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6434 
	#CAN_F11R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6435 
	#CAN_F11R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6436 
	#CAN_F11R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6437 
	#CAN_F11R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6438 
	#CAN_F11R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6439 
	#CAN_F11R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6440 
	#CAN_F11R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6443 
	#CAN_F12R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6444 
	#CAN_F12R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6445 
	#CAN_F12R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6446 
	#CAN_F12R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6447 
	#CAN_F12R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6448 
	#CAN_F12R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6449 
	#CAN_F12R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6450 
	#CAN_F12R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6451 
	#CAN_F12R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6452 
	#CAN_F12R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6453 
	#CAN_F12R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6454 
	#CAN_F12R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6455 
	#CAN_F12R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6456 
	#CAN_F12R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6457 
	#CAN_F12R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6458 
	#CAN_F12R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6459 
	#CAN_F12R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6460 
	#CAN_F12R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6461 
	#CAN_F12R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6462 
	#CAN_F12R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6463 
	#CAN_F12R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6464 
	#CAN_F12R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6465 
	#CAN_F12R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6466 
	#CAN_F12R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6467 
	#CAN_F12R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6468 
	#CAN_F12R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6469 
	#CAN_F12R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6470 
	#CAN_F12R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6471 
	#CAN_F12R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6472 
	#CAN_F12R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6473 
	#CAN_F12R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6474 
	#CAN_F12R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6477 
	#CAN_F13R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6478 
	#CAN_F13R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6479 
	#CAN_F13R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6480 
	#CAN_F13R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6481 
	#CAN_F13R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6482 
	#CAN_F13R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6483 
	#CAN_F13R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6484 
	#CAN_F13R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6485 
	#CAN_F13R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6486 
	#CAN_F13R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6487 
	#CAN_F13R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6488 
	#CAN_F13R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6489 
	#CAN_F13R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6490 
	#CAN_F13R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6491 
	#CAN_F13R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6492 
	#CAN_F13R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6493 
	#CAN_F13R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6494 
	#CAN_F13R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6495 
	#CAN_F13R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6496 
	#CAN_F13R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6497 
	#CAN_F13R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6498 
	#CAN_F13R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6499 
	#CAN_F13R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6500 
	#CAN_F13R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6501 
	#CAN_F13R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6502 
	#CAN_F13R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6503 
	#CAN_F13R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6504 
	#CAN_F13R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6505 
	#CAN_F13R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6506 
	#CAN_F13R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6507 
	#CAN_F13R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6508 
	#CAN_F13R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6511 
	#CAN_F0R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6512 
	#CAN_F0R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6513 
	#CAN_F0R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6514 
	#CAN_F0R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6515 
	#CAN_F0R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6516 
	#CAN_F0R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6517 
	#CAN_F0R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6518 
	#CAN_F0R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6519 
	#CAN_F0R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6520 
	#CAN_F0R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6521 
	#CAN_F0R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6522 
	#CAN_F0R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6523 
	#CAN_F0R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6524 
	#CAN_F0R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6525 
	#CAN_F0R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6526 
	#CAN_F0R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6527 
	#CAN_F0R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6528 
	#CAN_F0R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6529 
	#CAN_F0R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6530 
	#CAN_F0R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6531 
	#CAN_F0R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6532 
	#CAN_F0R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6533 
	#CAN_F0R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6534 
	#CAN_F0R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6535 
	#CAN_F0R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6536 
	#CAN_F0R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6537 
	#CAN_F0R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6538 
	#CAN_F0R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6539 
	#CAN_F0R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6540 
	#CAN_F0R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6541 
	#CAN_F0R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6542 
	#CAN_F0R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6545 
	#CAN_F1R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6546 
	#CAN_F1R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6547 
	#CAN_F1R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6548 
	#CAN_F1R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6549 
	#CAN_F1R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6550 
	#CAN_F1R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6551 
	#CAN_F1R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6552 
	#CAN_F1R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6553 
	#CAN_F1R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6554 
	#CAN_F1R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6555 
	#CAN_F1R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6556 
	#CAN_F1R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6557 
	#CAN_F1R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6558 
	#CAN_F1R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6559 
	#CAN_F1R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6560 
	#CAN_F1R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6561 
	#CAN_F1R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6562 
	#CAN_F1R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6563 
	#CAN_F1R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6564 
	#CAN_F1R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6565 
	#CAN_F1R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6566 
	#CAN_F1R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6567 
	#CAN_F1R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6568 
	#CAN_F1R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6569 
	#CAN_F1R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6570 
	#CAN_F1R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6571 
	#CAN_F1R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6572 
	#CAN_F1R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6573 
	#CAN_F1R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6574 
	#CAN_F1R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6575 
	#CAN_F1R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6576 
	#CAN_F1R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6579 
	#CAN_F2R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6580 
	#CAN_F2R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6581 
	#CAN_F2R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6582 
	#CAN_F2R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6583 
	#CAN_F2R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6584 
	#CAN_F2R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6585 
	#CAN_F2R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6586 
	#CAN_F2R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6587 
	#CAN_F2R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6588 
	#CAN_F2R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6589 
	#CAN_F2R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6590 
	#CAN_F2R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6591 
	#CAN_F2R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6592 
	#CAN_F2R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6593 
	#CAN_F2R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6594 
	#CAN_F2R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6595 
	#CAN_F2R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6596 
	#CAN_F2R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6597 
	#CAN_F2R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6598 
	#CAN_F2R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6599 
	#CAN_F2R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6600 
	#CAN_F2R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6601 
	#CAN_F2R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6602 
	#CAN_F2R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6603 
	#CAN_F2R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6604 
	#CAN_F2R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6605 
	#CAN_F2R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6606 
	#CAN_F2R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6607 
	#CAN_F2R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6608 
	#CAN_F2R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6609 
	#CAN_F2R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6610 
	#CAN_F2R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6613 
	#CAN_F3R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6614 
	#CAN_F3R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6615 
	#CAN_F3R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6616 
	#CAN_F3R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6617 
	#CAN_F3R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6618 
	#CAN_F3R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6619 
	#CAN_F3R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6620 
	#CAN_F3R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6621 
	#CAN_F3R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6622 
	#CAN_F3R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6623 
	#CAN_F3R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6624 
	#CAN_F3R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6625 
	#CAN_F3R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6626 
	#CAN_F3R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6627 
	#CAN_F3R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6628 
	#CAN_F3R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6629 
	#CAN_F3R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6630 
	#CAN_F3R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6631 
	#CAN_F3R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6632 
	#CAN_F3R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6633 
	#CAN_F3R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6634 
	#CAN_F3R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6635 
	#CAN_F3R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6636 
	#CAN_F3R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6637 
	#CAN_F3R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6638 
	#CAN_F3R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6639 
	#CAN_F3R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6640 
	#CAN_F3R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6641 
	#CAN_F3R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6642 
	#CAN_F3R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6643 
	#CAN_F3R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6644 
	#CAN_F3R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6647 
	#CAN_F4R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6648 
	#CAN_F4R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6649 
	#CAN_F4R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6650 
	#CAN_F4R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6651 
	#CAN_F4R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6652 
	#CAN_F4R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6653 
	#CAN_F4R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6654 
	#CAN_F4R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6655 
	#CAN_F4R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6656 
	#CAN_F4R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6657 
	#CAN_F4R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6658 
	#CAN_F4R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6659 
	#CAN_F4R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6660 
	#CAN_F4R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6661 
	#CAN_F4R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6662 
	#CAN_F4R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6663 
	#CAN_F4R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6664 
	#CAN_F4R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6665 
	#CAN_F4R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6666 
	#CAN_F4R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6667 
	#CAN_F4R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6668 
	#CAN_F4R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6669 
	#CAN_F4R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6670 
	#CAN_F4R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6671 
	#CAN_F4R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6672 
	#CAN_F4R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6673 
	#CAN_F4R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6674 
	#CAN_F4R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6675 
	#CAN_F4R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6676 
	#CAN_F4R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6677 
	#CAN_F4R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6678 
	#CAN_F4R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6681 
	#CAN_F5R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6682 
	#CAN_F5R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6683 
	#CAN_F5R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6684 
	#CAN_F5R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6685 
	#CAN_F5R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6686 
	#CAN_F5R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6687 
	#CAN_F5R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6688 
	#CAN_F5R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6689 
	#CAN_F5R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6690 
	#CAN_F5R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6691 
	#CAN_F5R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6692 
	#CAN_F5R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6693 
	#CAN_F5R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6694 
	#CAN_F5R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6695 
	#CAN_F5R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6696 
	#CAN_F5R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6697 
	#CAN_F5R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6698 
	#CAN_F5R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6699 
	#CAN_F5R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6700 
	#CAN_F5R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6701 
	#CAN_F5R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6702 
	#CAN_F5R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6703 
	#CAN_F5R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6704 
	#CAN_F5R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6705 
	#CAN_F5R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6706 
	#CAN_F5R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6707 
	#CAN_F5R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6708 
	#CAN_F5R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6709 
	#CAN_F5R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6710 
	#CAN_F5R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6711 
	#CAN_F5R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6712 
	#CAN_F5R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6715 
	#CAN_F6R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6716 
	#CAN_F6R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6717 
	#CAN_F6R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6718 
	#CAN_F6R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6719 
	#CAN_F6R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6720 
	#CAN_F6R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6721 
	#CAN_F6R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6722 
	#CAN_F6R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6723 
	#CAN_F6R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6724 
	#CAN_F6R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6725 
	#CAN_F6R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6726 
	#CAN_F6R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6727 
	#CAN_F6R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6728 
	#CAN_F6R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6729 
	#CAN_F6R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6730 
	#CAN_F6R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6731 
	#CAN_F6R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6732 
	#CAN_F6R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6733 
	#CAN_F6R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6734 
	#CAN_F6R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6735 
	#CAN_F6R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6736 
	#CAN_F6R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6737 
	#CAN_F6R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6738 
	#CAN_F6R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6739 
	#CAN_F6R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6740 
	#CAN_F6R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6741 
	#CAN_F6R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6742 
	#CAN_F6R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6743 
	#CAN_F6R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6744 
	#CAN_F6R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6745 
	#CAN_F6R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6746 
	#CAN_F6R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6749 
	#CAN_F7R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6750 
	#CAN_F7R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6751 
	#CAN_F7R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6752 
	#CAN_F7R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6753 
	#CAN_F7R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6754 
	#CAN_F7R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6755 
	#CAN_F7R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6756 
	#CAN_F7R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6757 
	#CAN_F7R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6758 
	#CAN_F7R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6759 
	#CAN_F7R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6760 
	#CAN_F7R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6761 
	#CAN_F7R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6762 
	#CAN_F7R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6763 
	#CAN_F7R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6764 
	#CAN_F7R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6765 
	#CAN_F7R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6766 
	#CAN_F7R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6767 
	#CAN_F7R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6768 
	#CAN_F7R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6769 
	#CAN_F7R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6770 
	#CAN_F7R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6771 
	#CAN_F7R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6772 
	#CAN_F7R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6773 
	#CAN_F7R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6774 
	#CAN_F7R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6775 
	#CAN_F7R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6776 
	#CAN_F7R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6777 
	#CAN_F7R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6778 
	#CAN_F7R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6779 
	#CAN_F7R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6780 
	#CAN_F7R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6783 
	#CAN_F8R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6784 
	#CAN_F8R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6785 
	#CAN_F8R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6786 
	#CAN_F8R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6787 
	#CAN_F8R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6788 
	#CAN_F8R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6789 
	#CAN_F8R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6790 
	#CAN_F8R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6791 
	#CAN_F8R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6792 
	#CAN_F8R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6793 
	#CAN_F8R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6794 
	#CAN_F8R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6795 
	#CAN_F8R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6796 
	#CAN_F8R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6797 
	#CAN_F8R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6798 
	#CAN_F8R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6799 
	#CAN_F8R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6800 
	#CAN_F8R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6801 
	#CAN_F8R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6802 
	#CAN_F8R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6803 
	#CAN_F8R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6804 
	#CAN_F8R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6805 
	#CAN_F8R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6806 
	#CAN_F8R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6807 
	#CAN_F8R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6808 
	#CAN_F8R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6809 
	#CAN_F8R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6810 
	#CAN_F8R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6811 
	#CAN_F8R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6812 
	#CAN_F8R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6813 
	#CAN_F8R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6814 
	#CAN_F8R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6817 
	#CAN_F9R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6818 
	#CAN_F9R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6819 
	#CAN_F9R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6820 
	#CAN_F9R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6821 
	#CAN_F9R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6822 
	#CAN_F9R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6823 
	#CAN_F9R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6824 
	#CAN_F9R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6825 
	#CAN_F9R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6826 
	#CAN_F9R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6827 
	#CAN_F9R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6828 
	#CAN_F9R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6829 
	#CAN_F9R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6830 
	#CAN_F9R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6831 
	#CAN_F9R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6832 
	#CAN_F9R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6833 
	#CAN_F9R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6834 
	#CAN_F9R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6835 
	#CAN_F9R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6836 
	#CAN_F9R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6837 
	#CAN_F9R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6838 
	#CAN_F9R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6839 
	#CAN_F9R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6840 
	#CAN_F9R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6841 
	#CAN_F9R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6842 
	#CAN_F9R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6843 
	#CAN_F9R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6844 
	#CAN_F9R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6845 
	#CAN_F9R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6846 
	#CAN_F9R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6847 
	#CAN_F9R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6848 
	#CAN_F9R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6851 
	#CAN_F10R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6852 
	#CAN_F10R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6853 
	#CAN_F10R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6854 
	#CAN_F10R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6855 
	#CAN_F10R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6856 
	#CAN_F10R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6857 
	#CAN_F10R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6858 
	#CAN_F10R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6859 
	#CAN_F10R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6860 
	#CAN_F10R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6861 
	#CAN_F10R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6862 
	#CAN_F10R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6863 
	#CAN_F10R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6864 
	#CAN_F10R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6865 
	#CAN_F10R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6866 
	#CAN_F10R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6867 
	#CAN_F10R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6868 
	#CAN_F10R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6869 
	#CAN_F10R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6870 
	#CAN_F10R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6871 
	#CAN_F10R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6872 
	#CAN_F10R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6873 
	#CAN_F10R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6874 
	#CAN_F10R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6875 
	#CAN_F10R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6876 
	#CAN_F10R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6877 
	#CAN_F10R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6878 
	#CAN_F10R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6879 
	#CAN_F10R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6880 
	#CAN_F10R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6881 
	#CAN_F10R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6882 
	#CAN_F10R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6885 
	#CAN_F11R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6886 
	#CAN_F11R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6887 
	#CAN_F11R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6888 
	#CAN_F11R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6889 
	#CAN_F11R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6890 
	#CAN_F11R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6891 
	#CAN_F11R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6892 
	#CAN_F11R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6893 
	#CAN_F11R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6894 
	#CAN_F11R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6895 
	#CAN_F11R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6896 
	#CAN_F11R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6897 
	#CAN_F11R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6898 
	#CAN_F11R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6899 
	#CAN_F11R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6900 
	#CAN_F11R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6901 
	#CAN_F11R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6902 
	#CAN_F11R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6903 
	#CAN_F11R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6904 
	#CAN_F11R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6905 
	#CAN_F11R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6906 
	#CAN_F11R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6907 
	#CAN_F11R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6908 
	#CAN_F11R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6909 
	#CAN_F11R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6910 
	#CAN_F11R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6911 
	#CAN_F11R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6912 
	#CAN_F11R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6913 
	#CAN_F11R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6914 
	#CAN_F11R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6915 
	#CAN_F11R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6916 
	#CAN_F11R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6919 
	#CAN_F12R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6920 
	#CAN_F12R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6921 
	#CAN_F12R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6922 
	#CAN_F12R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6923 
	#CAN_F12R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6924 
	#CAN_F12R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6925 
	#CAN_F12R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6926 
	#CAN_F12R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6927 
	#CAN_F12R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6928 
	#CAN_F12R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6929 
	#CAN_F12R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6930 
	#CAN_F12R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6931 
	#CAN_F12R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6932 
	#CAN_F12R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6933 
	#CAN_F12R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6934 
	#CAN_F12R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6935 
	#CAN_F12R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6936 
	#CAN_F12R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6937 
	#CAN_F12R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6938 
	#CAN_F12R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6939 
	#CAN_F12R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6940 
	#CAN_F12R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6941 
	#CAN_F12R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6942 
	#CAN_F12R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6943 
	#CAN_F12R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6944 
	#CAN_F12R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6945 
	#CAN_F12R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6946 
	#CAN_F12R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6947 
	#CAN_F12R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6948 
	#CAN_F12R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6949 
	#CAN_F12R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6950 
	#CAN_F12R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6953 
	#CAN_F13R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6954 
	#CAN_F13R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6955 
	#CAN_F13R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6956 
	#CAN_F13R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6957 
	#CAN_F13R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6958 
	#CAN_F13R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6959 
	#CAN_F13R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6960 
	#CAN_F13R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6961 
	#CAN_F13R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6962 
	#CAN_F13R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6963 
	#CAN_F13R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6964 
	#CAN_F13R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6965 
	#CAN_F13R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6966 
	#CAN_F13R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6967 
	#CAN_F13R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6968 
	#CAN_F13R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6969 
	#CAN_F13R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6970 
	#CAN_F13R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6971 
	#CAN_F13R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6972 
	#CAN_F13R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6973 
	#CAN_F13R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6974 
	#CAN_F13R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6975 
	#CAN_F13R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6976 
	#CAN_F13R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6977 
	#CAN_F13R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6978 
	#CAN_F13R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6979 
	#CAN_F13R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6980 
	#CAN_F13R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6981 
	#CAN_F13R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6982 
	#CAN_F13R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6983 
	#CAN_F13R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6984 
	#CAN_F13R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6993 
	#SPI_CR1_CPHA
 ((
uöt16_t
)0x0001Ë

	)

6994 
	#SPI_CR1_CPOL
 ((
uöt16_t
)0x0002Ë

	)

6995 
	#SPI_CR1_MSTR
 ((
uöt16_t
)0x0004Ë

	)

6997 
	#SPI_CR1_BR
 ((
uöt16_t
)0x0038Ë

	)

6998 
	#SPI_CR1_BR_0
 ((
uöt16_t
)0x0008Ë

	)

6999 
	#SPI_CR1_BR_1
 ((
uöt16_t
)0x0010Ë

	)

7000 
	#SPI_CR1_BR_2
 ((
uöt16_t
)0x0020Ë

	)

7002 
	#SPI_CR1_SPE
 ((
uöt16_t
)0x0040Ë

	)

7003 
	#SPI_CR1_LSBFIRST
 ((
uöt16_t
)0x0080Ë

	)

7004 
	#SPI_CR1_SSI
 ((
uöt16_t
)0x0100Ë

	)

7005 
	#SPI_CR1_SSM
 ((
uöt16_t
)0x0200Ë

	)

7006 
	#SPI_CR1_RXONLY
 ((
uöt16_t
)0x0400Ë

	)

7007 
	#SPI_CR1_DFF
 ((
uöt16_t
)0x0800Ë

	)

7008 
	#SPI_CR1_CRCNEXT
 ((
uöt16_t
)0x1000Ë

	)

7009 
	#SPI_CR1_CRCEN
 ((
uöt16_t
)0x2000Ë

	)

7010 
	#SPI_CR1_BIDIOE
 ((
uöt16_t
)0x4000Ë

	)

7011 
	#SPI_CR1_BIDIMODE
 ((
uöt16_t
)0x8000Ë

	)

7014 
	#SPI_CR2_RXDMAEN
 ((
uöt8_t
)0x01Ë

	)

7015 
	#SPI_CR2_TXDMAEN
 ((
uöt8_t
)0x02Ë

	)

7016 
	#SPI_CR2_SSOE
 ((
uöt8_t
)0x04Ë

	)

7017 
	#SPI_CR2_ERRIE
 ((
uöt8_t
)0x20Ë

	)

7018 
	#SPI_CR2_RXNEIE
 ((
uöt8_t
)0x40Ë

	)

7019 
	#SPI_CR2_TXEIE
 ((
uöt8_t
)0x80Ë

	)

7022 
	#SPI_SR_RXNE
 ((
uöt8_t
)0x01Ë

	)

7023 
	#SPI_SR_TXE
 ((
uöt8_t
)0x02Ë

	)

7024 
	#SPI_SR_CHSIDE
 ((
uöt8_t
)0x04Ë

	)

7025 
	#SPI_SR_UDR
 ((
uöt8_t
)0x08Ë

	)

7026 
	#SPI_SR_CRCERR
 ((
uöt8_t
)0x10Ë

	)

7027 
	#SPI_SR_MODF
 ((
uöt8_t
)0x20Ë

	)

7028 
	#SPI_SR_OVR
 ((
uöt8_t
)0x40Ë

	)

7029 
	#SPI_SR_BSY
 ((
uöt8_t
)0x80Ë

	)

7032 
	#SPI_DR_DR
 ((
uöt16_t
)0xFFFFË

	)

7035 
	#SPI_CRCPR_CRCPOLY
 ((
uöt16_t
)0xFFFFË

	)

7038 
	#SPI_RXCRCR_RXCRC
 ((
uöt16_t
)0xFFFFË

	)

7041 
	#SPI_TXCRCR_TXCRC
 ((
uöt16_t
)0xFFFFË

	)

7044 
	#SPI_I2SCFGR_CHLEN
 ((
uöt16_t
)0x0001Ë

	)

7046 
	#SPI_I2SCFGR_DATLEN
 ((
uöt16_t
)0x0006Ë

	)

7047 
	#SPI_I2SCFGR_DATLEN_0
 ((
uöt16_t
)0x0002Ë

	)

7048 
	#SPI_I2SCFGR_DATLEN_1
 ((
uöt16_t
)0x0004Ë

	)

7050 
	#SPI_I2SCFGR_CKPOL
 ((
uöt16_t
)0x0008Ë

	)

7052 
	#SPI_I2SCFGR_I2SSTD
 ((
uöt16_t
)0x0030Ë

	)

7053 
	#SPI_I2SCFGR_I2SSTD_0
 ((
uöt16_t
)0x0010Ë

	)

7054 
	#SPI_I2SCFGR_I2SSTD_1
 ((
uöt16_t
)0x0020Ë

	)

7056 
	#SPI_I2SCFGR_PCMSYNC
 ((
uöt16_t
)0x0080Ë

	)

7058 
	#SPI_I2SCFGR_I2SCFG
 ((
uöt16_t
)0x0300Ë

	)

7059 
	#SPI_I2SCFGR_I2SCFG_0
 ((
uöt16_t
)0x0100Ë

	)

7060 
	#SPI_I2SCFGR_I2SCFG_1
 ((
uöt16_t
)0x0200Ë

	)

7062 
	#SPI_I2SCFGR_I2SE
 ((
uöt16_t
)0x0400Ë

	)

7063 
	#SPI_I2SCFGR_I2SMOD
 ((
uöt16_t
)0x0800Ë

	)

7066 
	#SPI_I2SPR_I2SDIV
 ((
uöt16_t
)0x00FFË

	)

7067 
	#SPI_I2SPR_ODD
 ((
uöt16_t
)0x0100Ë

	)

7068 
	#SPI_I2SPR_MCKOE
 ((
uöt16_t
)0x0200Ë

	)

7077 
	#I2C_CR1_PE
 ((
uöt16_t
)0x0001Ë

	)

7078 
	#I2C_CR1_SMBUS
 ((
uöt16_t
)0x0002Ë

	)

7079 
	#I2C_CR1_SMBTYPE
 ((
uöt16_t
)0x0008Ë

	)

7080 
	#I2C_CR1_ENARP
 ((
uöt16_t
)0x0010Ë

	)

7081 
	#I2C_CR1_ENPEC
 ((
uöt16_t
)0x0020Ë

	)

7082 
	#I2C_CR1_ENGC
 ((
uöt16_t
)0x0040Ë

	)

7083 
	#I2C_CR1_NOSTRETCH
 ((
uöt16_t
)0x0080Ë

	)

7084 
	#I2C_CR1_START
 ((
uöt16_t
)0x0100Ë

	)

7085 
	#I2C_CR1_STOP
 ((
uöt16_t
)0x0200Ë

	)

7086 
	#I2C_CR1_ACK
 ((
uöt16_t
)0x0400Ë

	)

7087 
	#I2C_CR1_POS
 ((
uöt16_t
)0x0800Ë

	)

7088 
	#I2C_CR1_PEC
 ((
uöt16_t
)0x1000Ë

	)

7089 
	#I2C_CR1_ALERT
 ((
uöt16_t
)0x2000Ë

	)

7090 
	#I2C_CR1_SWRST
 ((
uöt16_t
)0x8000Ë

	)

7093 
	#I2C_CR2_FREQ
 ((
uöt16_t
)0x003FË

	)

7094 
	#I2C_CR2_FREQ_0
 ((
uöt16_t
)0x0001Ë

	)

7095 
	#I2C_CR2_FREQ_1
 ((
uöt16_t
)0x0002Ë

	)

7096 
	#I2C_CR2_FREQ_2
 ((
uöt16_t
)0x0004Ë

	)

7097 
	#I2C_CR2_FREQ_3
 ((
uöt16_t
)0x0008Ë

	)

7098 
	#I2C_CR2_FREQ_4
 ((
uöt16_t
)0x0010Ë

	)

7099 
	#I2C_CR2_FREQ_5
 ((
uöt16_t
)0x0020Ë

	)

7101 
	#I2C_CR2_ITERREN
 ((
uöt16_t
)0x0100Ë

	)

7102 
	#I2C_CR2_ITEVTEN
 ((
uöt16_t
)0x0200Ë

	)

7103 
	#I2C_CR2_ITBUFEN
 ((
uöt16_t
)0x0400Ë

	)

7104 
	#I2C_CR2_DMAEN
 ((
uöt16_t
)0x0800Ë

	)

7105 
	#I2C_CR2_LAST
 ((
uöt16_t
)0x1000Ë

	)

7108 
	#I2C_OAR1_ADD1_7
 ((
uöt16_t
)0x00FEË

	)

7109 
	#I2C_OAR1_ADD8_9
 ((
uöt16_t
)0x0300Ë

	)

7111 
	#I2C_OAR1_ADD0
 ((
uöt16_t
)0x0001Ë

	)

7112 
	#I2C_OAR1_ADD1
 ((
uöt16_t
)0x0002Ë

	)

7113 
	#I2C_OAR1_ADD2
 ((
uöt16_t
)0x0004Ë

	)

7114 
	#I2C_OAR1_ADD3
 ((
uöt16_t
)0x0008Ë

	)

7115 
	#I2C_OAR1_ADD4
 ((
uöt16_t
)0x0010Ë

	)

7116 
	#I2C_OAR1_ADD5
 ((
uöt16_t
)0x0020Ë

	)

7117 
	#I2C_OAR1_ADD6
 ((
uöt16_t
)0x0040Ë

	)

7118 
	#I2C_OAR1_ADD7
 ((
uöt16_t
)0x0080Ë

	)

7119 
	#I2C_OAR1_ADD8
 ((
uöt16_t
)0x0100Ë

	)

7120 
	#I2C_OAR1_ADD9
 ((
uöt16_t
)0x0200Ë

	)

7122 
	#I2C_OAR1_ADDMODE
 ((
uöt16_t
)0x8000Ë

	)

7125 
	#I2C_OAR2_ENDUAL
 ((
uöt8_t
)0x01Ë

	)

7126 
	#I2C_OAR2_ADD2
 ((
uöt8_t
)0xFEË

	)

7129 
	#I2C_DR_DR
 ((
uöt8_t
)0xFFË

	)

7132 
	#I2C_SR1_SB
 ((
uöt16_t
)0x0001Ë

	)

7133 
	#I2C_SR1_ADDR
 ((
uöt16_t
)0x0002Ë

	)

7134 
	#I2C_SR1_BTF
 ((
uöt16_t
)0x0004Ë

	)

7135 
	#I2C_SR1_ADD10
 ((
uöt16_t
)0x0008Ë

	)

7136 
	#I2C_SR1_STOPF
 ((
uöt16_t
)0x0010Ë

	)

7137 
	#I2C_SR1_RXNE
 ((
uöt16_t
)0x0040Ë

	)

7138 
	#I2C_SR1_TXE
 ((
uöt16_t
)0x0080Ë

	)

7139 
	#I2C_SR1_BERR
 ((
uöt16_t
)0x0100Ë

	)

7140 
	#I2C_SR1_ARLO
 ((
uöt16_t
)0x0200Ë

	)

7141 
	#I2C_SR1_AF
 ((
uöt16_t
)0x0400Ë

	)

7142 
	#I2C_SR1_OVR
 ((
uöt16_t
)0x0800Ë

	)

7143 
	#I2C_SR1_PECERR
 ((
uöt16_t
)0x1000Ë

	)

7144 
	#I2C_SR1_TIMEOUT
 ((
uöt16_t
)0x4000Ë

	)

7145 
	#I2C_SR1_SMBALERT
 ((
uöt16_t
)0x8000Ë

	)

7148 
	#I2C_SR2_MSL
 ((
uöt16_t
)0x0001Ë

	)

7149 
	#I2C_SR2_BUSY
 ((
uöt16_t
)0x0002Ë

	)

7150 
	#I2C_SR2_TRA
 ((
uöt16_t
)0x0004Ë

	)

7151 
	#I2C_SR2_GENCALL
 ((
uöt16_t
)0x0010Ë

	)

7152 
	#I2C_SR2_SMBDEFAULT
 ((
uöt16_t
)0x0020Ë

	)

7153 
	#I2C_SR2_SMBHOST
 ((
uöt16_t
)0x0040Ë

	)

7154 
	#I2C_SR2_DUALF
 ((
uöt16_t
)0x0080Ë

	)

7155 
	#I2C_SR2_PEC
 ((
uöt16_t
)0xFF00Ë

	)

7158 
	#I2C_CCR_CCR
 ((
uöt16_t
)0x0FFFË

	)

7159 
	#I2C_CCR_DUTY
 ((
uöt16_t
)0x4000Ë

	)

7160 
	#I2C_CCR_FS
 ((
uöt16_t
)0x8000Ë

	)

7163 
	#I2C_TRISE_TRISE
 ((
uöt8_t
)0x3FË

	)

7172 
	#USART_SR_PE
 ((
uöt16_t
)0x0001Ë

	)

7173 
	#USART_SR_FE
 ((
uöt16_t
)0x0002Ë

	)

7174 
	#USART_SR_NE
 ((
uöt16_t
)0x0004Ë

	)

7175 
	#USART_SR_ORE
 ((
uöt16_t
)0x0008Ë

	)

7176 
	#USART_SR_IDLE
 ((
uöt16_t
)0x0010Ë

	)

7177 
	#USART_SR_RXNE
 ((
uöt16_t
)0x0020Ë

	)

7178 
	#USART_SR_TC
 ((
uöt16_t
)0x0040Ë

	)

7179 
	#USART_SR_TXE
 ((
uöt16_t
)0x0080Ë

	)

7180 
	#USART_SR_LBD
 ((
uöt16_t
)0x0100Ë

	)

7181 
	#USART_SR_CTS
 ((
uöt16_t
)0x0200Ë

	)

7184 
	#USART_DR_DR
 ((
uöt16_t
)0x01FFË

	)

7187 
	#USART_BRR_DIV_Fø˘i⁄
 ((
uöt16_t
)0x000FË

	)

7188 
	#USART_BRR_DIV_M™tisß
 ((
uöt16_t
)0xFFF0Ë

	)

7191 
	#USART_CR1_SBK
 ((
uöt16_t
)0x0001Ë

	)

7192 
	#USART_CR1_RWU
 ((
uöt16_t
)0x0002Ë

	)

7193 
	#USART_CR1_RE
 ((
uöt16_t
)0x0004Ë

	)

7194 
	#USART_CR1_TE
 ((
uöt16_t
)0x0008Ë

	)

7195 
	#USART_CR1_IDLEIE
 ((
uöt16_t
)0x0010Ë

	)

7196 
	#USART_CR1_RXNEIE
 ((
uöt16_t
)0x0020Ë

	)

7197 
	#USART_CR1_TCIE
 ((
uöt16_t
)0x0040Ë

	)

7198 
	#USART_CR1_TXEIE
 ((
uöt16_t
)0x0080Ë

	)

7199 
	#USART_CR1_PEIE
 ((
uöt16_t
)0x0100Ë

	)

7200 
	#USART_CR1_PS
 ((
uöt16_t
)0x0200Ë

	)

7201 
	#USART_CR1_PCE
 ((
uöt16_t
)0x0400Ë

	)

7202 
	#USART_CR1_WAKE
 ((
uöt16_t
)0x0800Ë

	)

7203 
	#USART_CR1_M
 ((
uöt16_t
)0x1000Ë

	)

7204 
	#USART_CR1_UE
 ((
uöt16_t
)0x2000Ë

	)

7207 
	#USART_CR2_ADD
 ((
uöt16_t
)0x000FË

	)

7208 
	#USART_CR2_LBDL
 ((
uöt16_t
)0x0020Ë

	)

7209 
	#USART_CR2_LBDIE
 ((
uöt16_t
)0x0040Ë

	)

7210 
	#USART_CR2_LBCL
 ((
uöt16_t
)0x0100Ë

	)

7211 
	#USART_CR2_CPHA
 ((
uöt16_t
)0x0200Ë

	)

7212 
	#USART_CR2_CPOL
 ((
uöt16_t
)0x0400Ë

	)

7213 
	#USART_CR2_CLKEN
 ((
uöt16_t
)0x0800Ë

	)

7215 
	#USART_CR2_STOP
 ((
uöt16_t
)0x3000Ë

	)

7216 
	#USART_CR2_STOP_0
 ((
uöt16_t
)0x1000Ë

	)

7217 
	#USART_CR2_STOP_1
 ((
uöt16_t
)0x2000Ë

	)

7219 
	#USART_CR2_LINEN
 ((
uöt16_t
)0x4000Ë

	)

7222 
	#USART_CR3_EIE
 ((
uöt16_t
)0x0001Ë

	)

7223 
	#USART_CR3_IREN
 ((
uöt16_t
)0x0002Ë

	)

7224 
	#USART_CR3_IRLP
 ((
uöt16_t
)0x0004Ë

	)

7225 
	#USART_CR3_HDSEL
 ((
uöt16_t
)0x0008Ë

	)

7226 
	#USART_CR3_NACK
 ((
uöt16_t
)0x0010Ë

	)

7227 
	#USART_CR3_SCEN
 ((
uöt16_t
)0x0020Ë

	)

7228 
	#USART_CR3_DMAR
 ((
uöt16_t
)0x0040Ë

	)

7229 
	#USART_CR3_DMAT
 ((
uöt16_t
)0x0080Ë

	)

7230 
	#USART_CR3_RTSE
 ((
uöt16_t
)0x0100Ë

	)

7231 
	#USART_CR3_CTSE
 ((
uöt16_t
)0x0200Ë

	)

7232 
	#USART_CR3_CTSIE
 ((
uöt16_t
)0x0400Ë

	)

7235 
	#USART_GTPR_PSC
 ((
uöt16_t
)0x00FFË

	)

7236 
	#USART_GTPR_PSC_0
 ((
uöt16_t
)0x0001Ë

	)

7237 
	#USART_GTPR_PSC_1
 ((
uöt16_t
)0x0002Ë

	)

7238 
	#USART_GTPR_PSC_2
 ((
uöt16_t
)0x0004Ë

	)

7239 
	#USART_GTPR_PSC_3
 ((
uöt16_t
)0x0008Ë

	)

7240 
	#USART_GTPR_PSC_4
 ((
uöt16_t
)0x0010Ë

	)

7241 
	#USART_GTPR_PSC_5
 ((
uöt16_t
)0x0020Ë

	)

7242 
	#USART_GTPR_PSC_6
 ((
uöt16_t
)0x0040Ë

	)

7243 
	#USART_GTPR_PSC_7
 ((
uöt16_t
)0x0080Ë

	)

7245 
	#USART_GTPR_GT
 ((
uöt16_t
)0xFF00Ë

	)

7254 
	#DBGMCU_IDCODE_DEV_ID
 ((
uöt32_t
)0x00000FFFË

	)

7256 
	#DBGMCU_IDCODE_REV_ID
 ((
uöt32_t
)0xFFFF0000Ë

	)

7257 
	#DBGMCU_IDCODE_REV_ID_0
 ((
uöt32_t
)0x00010000Ë

	)

7258 
	#DBGMCU_IDCODE_REV_ID_1
 ((
uöt32_t
)0x00020000Ë

	)

7259 
	#DBGMCU_IDCODE_REV_ID_2
 ((
uöt32_t
)0x00040000Ë

	)

7260 
	#DBGMCU_IDCODE_REV_ID_3
 ((
uöt32_t
)0x00080000Ë

	)

7261 
	#DBGMCU_IDCODE_REV_ID_4
 ((
uöt32_t
)0x00100000Ë

	)

7262 
	#DBGMCU_IDCODE_REV_ID_5
 ((
uöt32_t
)0x00200000Ë

	)

7263 
	#DBGMCU_IDCODE_REV_ID_6
 ((
uöt32_t
)0x00400000Ë

	)

7264 
	#DBGMCU_IDCODE_REV_ID_7
 ((
uöt32_t
)0x00800000Ë

	)

7265 
	#DBGMCU_IDCODE_REV_ID_8
 ((
uöt32_t
)0x01000000Ë

	)

7266 
	#DBGMCU_IDCODE_REV_ID_9
 ((
uöt32_t
)0x02000000Ë

	)

7267 
	#DBGMCU_IDCODE_REV_ID_10
 ((
uöt32_t
)0x04000000Ë

	)

7268 
	#DBGMCU_IDCODE_REV_ID_11
 ((
uöt32_t
)0x08000000Ë

	)

7269 
	#DBGMCU_IDCODE_REV_ID_12
 ((
uöt32_t
)0x10000000Ë

	)

7270 
	#DBGMCU_IDCODE_REV_ID_13
 ((
uöt32_t
)0x20000000Ë

	)

7271 
	#DBGMCU_IDCODE_REV_ID_14
 ((
uöt32_t
)0x40000000Ë

	)

7272 
	#DBGMCU_IDCODE_REV_ID_15
 ((
uöt32_t
)0x80000000Ë

	)

7275 
	#DBGMCU_CR_DBG_SLEEP
 ((
uöt32_t
)0x00000001Ë

	)

7276 
	#DBGMCU_CR_DBG_STOP
 ((
uöt32_t
)0x00000002Ë

	)

7277 
	#DBGMCU_CR_DBG_STANDBY
 ((
uöt32_t
)0x00000004Ë

	)

7278 
	#DBGMCU_CR_TRACE_IOEN
 ((
uöt32_t
)0x00000020Ë

	)

7280 
	#DBGMCU_CR_TRACE_MODE
 ((
uöt32_t
)0x000000C0Ë

	)

7281 
	#DBGMCU_CR_TRACE_MODE_0
 ((
uöt32_t
)0x00000040Ë

	)

7282 
	#DBGMCU_CR_TRACE_MODE_1
 ((
uöt32_t
)0x00000080Ë

	)

7284 
	#DBGMCU_CR_DBG_IWDG_STOP
 ((
uöt32_t
)0x00000100Ë

	)

7285 
	#DBGMCU_CR_DBG_WWDG_STOP
 ((
uöt32_t
)0x00000200Ë

	)

7286 
	#DBGMCU_CR_DBG_TIM1_STOP
 ((
uöt32_t
)0x00000400Ë

	)

7287 
	#DBGMCU_CR_DBG_TIM2_STOP
 ((
uöt32_t
)0x00000800Ë

	)

7288 
	#DBGMCU_CR_DBG_TIM3_STOP
 ((
uöt32_t
)0x00001000Ë

	)

7289 
	#DBGMCU_CR_DBG_TIM4_STOP
 ((
uöt32_t
)0x00002000Ë

	)

7290 
	#DBGMCU_CR_DBG_CAN1_STOP
 ((
uöt32_t
)0x00004000Ë

	)

7291 
	#DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00008000Ë

	)

7292 
	#DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00010000Ë

	)

7293 
	#DBGMCU_CR_DBG_TIM8_STOP
 ((
uöt32_t
)0x00020000Ë

	)

7294 
	#DBGMCU_CR_DBG_TIM5_STOP
 ((
uöt32_t
)0x00040000Ë

	)

7295 
	#DBGMCU_CR_DBG_TIM6_STOP
 ((
uöt32_t
)0x00080000Ë

	)

7296 
	#DBGMCU_CR_DBG_TIM7_STOP
 ((
uöt32_t
)0x00100000Ë

	)

7297 
	#DBGMCU_CR_DBG_CAN2_STOP
 ((
uöt32_t
)0x00200000Ë

	)

7306 
	#FLASH_ACR_LATENCY
 ((
uöt8_t
)0x03Ë

	)

7307 
	#FLASH_ACR_LATENCY_0
 ((
uöt8_t
)0x00Ë

	)

7308 
	#FLASH_ACR_LATENCY_1
 ((
uöt8_t
)0x01Ë

	)

7309 
	#FLASH_ACR_LATENCY_2
 ((
uöt8_t
)0x02Ë

	)

7311 
	#FLASH_ACR_HLFCYA
 ((
uöt8_t
)0x08Ë

	)

7312 
	#FLASH_ACR_PRFTBE
 ((
uöt8_t
)0x10Ë

	)

7313 
	#FLASH_ACR_PRFTBS
 ((
uöt8_t
)0x20Ë

	)

7316 
	#FLASH_KEYR_FKEYR
 ((
uöt32_t
)0xFFFFFFFFË

	)

7319 
	#FLASH_OPTKEYR_OPTKEYR
 ((
uöt32_t
)0xFFFFFFFFË

	)

7322 
	#FLASH_SR_BSY
 ((
uöt8_t
)0x01Ë

	)

7323 
	#FLASH_SR_PGERR
 ((
uöt8_t
)0x04Ë

	)

7324 
	#FLASH_SR_WRPRTERR
 ((
uöt8_t
)0x10Ë

	)

7325 
	#FLASH_SR_EOP
 ((
uöt8_t
)0x20Ë

	)

7328 
	#FLASH_CR_PG
 ((
uöt16_t
)0x0001Ë

	)

7329 
	#FLASH_CR_PER
 ((
uöt16_t
)0x0002Ë

	)

7330 
	#FLASH_CR_MER
 ((
uöt16_t
)0x0004Ë

	)

7331 
	#FLASH_CR_OPTPG
 ((
uöt16_t
)0x0010Ë

	)

7332 
	#FLASH_CR_OPTER
 ((
uöt16_t
)0x0020Ë

	)

7333 
	#FLASH_CR_STRT
 ((
uöt16_t
)0x0040Ë

	)

7334 
	#FLASH_CR_LOCK
 ((
uöt16_t
)0x0080Ë

	)

7335 
	#FLASH_CR_OPTWRE
 ((
uöt16_t
)0x0200Ë

	)

7336 
	#FLASH_CR_ERRIE
 ((
uöt16_t
)0x0400Ë

	)

7337 
	#FLASH_CR_EOPIE
 ((
uöt16_t
)0x1000Ë

	)

7340 
	#FLASH_AR_FAR
 ((
uöt32_t
)0xFFFFFFFFË

	)

7343 
	#FLASH_OBR_OPTERR
 ((
uöt16_t
)0x0001Ë

	)

7344 
	#FLASH_OBR_RDPRT
 ((
uöt16_t
)0x0002Ë

	)

7346 
	#FLASH_OBR_USER
 ((
uöt16_t
)0x03FCË

	)

7347 
	#FLASH_OBR_WDG_SW
 ((
uöt16_t
)0x0004Ë

	)

7348 
	#FLASH_OBR_nRST_STOP
 ((
uöt16_t
)0x0008Ë

	)

7349 
	#FLASH_OBR_nRST_STDBY
 ((
uöt16_t
)0x0010Ë

	)

7350 
	#FLASH_OBR_NŸu£d
 ((
uöt16_t
)0x03E0Ë

	)

7353 
	#FLASH_WRPR_WRP
 ((
uöt32_t
)0xFFFFFFFFË

	)

7358 
	#FLASH_RDP_RDP
 ((
uöt32_t
)0x000000FFË

	)

7359 
	#FLASH_RDP_nRDP
 ((
uöt32_t
)0x0000FF00Ë

	)

7362 
	#FLASH_USER_USER
 ((
uöt32_t
)0x00FF0000Ë

	)

7363 
	#FLASH_USER_nUSER
 ((
uöt32_t
)0xFF000000Ë

	)

7366 
	#FLASH_D©a0_D©a0
 ((
uöt32_t
)0x000000FFË

	)

7367 
	#FLASH_D©a0_nD©a0
 ((
uöt32_t
)0x0000FF00Ë

	)

7370 
	#FLASH_D©a1_D©a1
 ((
uöt32_t
)0x00FF0000Ë

	)

7371 
	#FLASH_D©a1_nD©a1
 ((
uöt32_t
)0xFF000000Ë

	)

7374 
	#FLASH_WRP0_WRP0
 ((
uöt32_t
)0x000000FFË

	)

7375 
	#FLASH_WRP0_nWRP0
 ((
uöt32_t
)0x0000FF00Ë

	)

7378 
	#FLASH_WRP1_WRP1
 ((
uöt32_t
)0x00FF0000Ë

	)

7379 
	#FLASH_WRP1_nWRP1
 ((
uöt32_t
)0xFF000000Ë

	)

7382 
	#FLASH_WRP2_WRP2
 ((
uöt32_t
)0x000000FFË

	)

7383 
	#FLASH_WRP2_nWRP2
 ((
uöt32_t
)0x0000FF00Ë

	)

7386 
	#FLASH_WRP3_WRP3
 ((
uöt32_t
)0x00FF0000Ë

	)

7387 
	#FLASH_WRP3_nWRP3
 ((
uöt32_t
)0xFF000000Ë

	)

7389 #ifde‡
STM32F10X_CL


7394 
	#ETH_MACCR_WD
 ((
uöt32_t
)0x00800000Ë

	)

7395 
	#ETH_MACCR_JD
 ((
uöt32_t
)0x00400000Ë

	)

7396 
	#ETH_MACCR_IFG
 ((
uöt32_t
)0x000E0000Ë

	)

7397 
	#ETH_MACCR_IFG_96Bô
 ((
uöt32_t
)0x00000000Ë

	)

7398 
	#ETH_MACCR_IFG_88Bô
 ((
uöt32_t
)0x00020000Ë

	)

7399 
	#ETH_MACCR_IFG_80Bô
 ((
uöt32_t
)0x00040000Ë

	)

7400 
	#ETH_MACCR_IFG_72Bô
 ((
uöt32_t
)0x00060000Ë

	)

7401 
	#ETH_MACCR_IFG_64Bô
 ((
uöt32_t
)0x00080000Ë

	)

7402 
	#ETH_MACCR_IFG_56Bô
 ((
uöt32_t
)0x000A0000Ë

	)

7403 
	#ETH_MACCR_IFG_48Bô
 ((
uöt32_t
)0x000C0000Ë

	)

7404 
	#ETH_MACCR_IFG_40Bô
 ((
uöt32_t
)0x000E0000Ë

	)

7405 
	#ETH_MACCR_CSD
 ((
uöt32_t
)0x00010000Ë

	)

7406 
	#ETH_MACCR_FES
 ((
uöt32_t
)0x00004000Ë

	)

7407 
	#ETH_MACCR_ROD
 ((
uöt32_t
)0x00002000Ë

	)

7408 
	#ETH_MACCR_LM
 ((
uöt32_t
)0x00001000Ë

	)

7409 
	#ETH_MACCR_DM
 ((
uöt32_t
)0x00000800Ë

	)

7410 
	#ETH_MACCR_IPCO
 ((
uöt32_t
)0x00000400Ë

	)

7411 
	#ETH_MACCR_RD
 ((
uöt32_t
)0x00000200Ë

	)

7412 
	#ETH_MACCR_APCS
 ((
uöt32_t
)0x00000080Ë

	)

7413 
	#ETH_MACCR_BL
 ((
uöt32_t
)0x00000060Ë

	)

7415 
	#ETH_MACCR_BL_10
 ((
uöt32_t
)0x00000000Ë

	)

7416 
	#ETH_MACCR_BL_8
 ((
uöt32_t
)0x00000020Ë

	)

7417 
	#ETH_MACCR_BL_4
 ((
uöt32_t
)0x00000040Ë

	)

7418 
	#ETH_MACCR_BL_1
 ((
uöt32_t
)0x00000060Ë

	)

7419 
	#ETH_MACCR_DC
 ((
uöt32_t
)0x00000010Ë

	)

7420 
	#ETH_MACCR_TE
 ((
uöt32_t
)0x00000008Ë

	)

7421 
	#ETH_MACCR_RE
 ((
uöt32_t
)0x00000004Ë

	)

7424 
	#ETH_MACFFR_RA
 ((
uöt32_t
)0x80000000Ë

	)

7425 
	#ETH_MACFFR_HPF
 ((
uöt32_t
)0x00000400Ë

	)

7426 
	#ETH_MACFFR_SAF
 ((
uöt32_t
)0x00000200Ë

	)

7427 
	#ETH_MACFFR_SAIF
 ((
uöt32_t
)0x00000100Ë

	)

7428 
	#ETH_MACFFR_PCF
 ((
uöt32_t
)0x000000C0Ë

	)

7429 
	#ETH_MACFFR_PCF_BlockAŒ
 ((
uöt32_t
)0x00000040Ë

	)

7430 
	#ETH_MACFFR_PCF_F‹w¨dAŒ
 ((
uöt32_t
)0x00000080Ë

	)

7431 
	#ETH_MACFFR_PCF_F‹w¨dPas£dAddrFûãr
 ((
uöt32_t
)0x000000C0Ë

	)

7432 
	#ETH_MACFFR_BFD
 ((
uöt32_t
)0x00000020Ë

	)

7433 
	#ETH_MACFFR_PAM
 ((
uöt32_t
)0x00000010Ë

	)

7434 
	#ETH_MACFFR_DAIF
 ((
uöt32_t
)0x00000008Ë

	)

7435 
	#ETH_MACFFR_HM
 ((
uöt32_t
)0x00000004Ë

	)

7436 
	#ETH_MACFFR_HU
 ((
uöt32_t
)0x00000002Ë

	)

7437 
	#ETH_MACFFR_PM
 ((
uöt32_t
)0x00000001Ë

	)

7440 
	#ETH_MACHTHR_HTH
 ((
uöt32_t
)0xFFFFFFFFË

	)

7443 
	#ETH_MACHTLR_HTL
 ((
uöt32_t
)0xFFFFFFFFË

	)

7446 
	#ETH_MACMIIAR_PA
 ((
uöt32_t
)0x0000F800Ë

	)

7447 
	#ETH_MACMIIAR_MR
 ((
uöt32_t
)0x000007C0Ë

	)

7448 
	#ETH_MACMIIAR_CR
 ((
uöt32_t
)0x0000001CË

	)

7449 
	#ETH_MACMIIAR_CR_Div42
 ((
uöt32_t
)0x00000000Ë

	)

7450 
	#ETH_MACMIIAR_CR_Div16
 ((
uöt32_t
)0x00000008Ë

	)

7451 
	#ETH_MACMIIAR_CR_Div26
 ((
uöt32_t
)0x0000000CË

	)

7452 
	#ETH_MACMIIAR_MW
 ((
uöt32_t
)0x00000002Ë

	)

7453 
	#ETH_MACMIIAR_MB
 ((
uöt32_t
)0x00000001Ë

	)

7456 
	#ETH_MACMIIDR_MD
 ((
uöt32_t
)0x0000FFFFË

	)

7459 
	#ETH_MACFCR_PT
 ((
uöt32_t
)0xFFFF0000Ë

	)

7460 
	#ETH_MACFCR_ZQPD
 ((
uöt32_t
)0x00000080Ë

	)

7461 
	#ETH_MACFCR_PLT
 ((
uöt32_t
)0x00000030Ë

	)

7462 
	#ETH_MACFCR_PLT_Möus4
 ((
uöt32_t
)0x00000000Ë

	)

7463 
	#ETH_MACFCR_PLT_Möus28
 ((
uöt32_t
)0x00000010Ë

	)

7464 
	#ETH_MACFCR_PLT_Möus144
 ((
uöt32_t
)0x00000020Ë

	)

7465 
	#ETH_MACFCR_PLT_Möus256
 ((
uöt32_t
)0x00000030Ë

	)

7466 
	#ETH_MACFCR_UPFD
 ((
uöt32_t
)0x00000008Ë

	)

7467 
	#ETH_MACFCR_RFCE
 ((
uöt32_t
)0x00000004Ë

	)

7468 
	#ETH_MACFCR_TFCE
 ((
uöt32_t
)0x00000002Ë

	)

7469 
	#ETH_MACFCR_FCBBPA
 ((
uöt32_t
)0x00000001Ë

	)

7472 
	#ETH_MACVLANTR_VLANTC
 ((
uöt32_t
)0x00010000Ë

	)

7473 
	#ETH_MACVLANTR_VLANTI
 ((
uöt32_t
)0x0000FFFFË

	)

7476 
	#ETH_MACRWUFFR_D
 ((
uöt32_t
)0xFFFFFFFFË

	)

7490 
	#ETH_MACPMTCSR_WFFRPR
 ((
uöt32_t
)0x80000000Ë

	)

7491 
	#ETH_MACPMTCSR_GU
 ((
uöt32_t
)0x00000200Ë

	)

7492 
	#ETH_MACPMTCSR_WFR
 ((
uöt32_t
)0x00000040Ë

	)

7493 
	#ETH_MACPMTCSR_MPR
 ((
uöt32_t
)0x00000020Ë

	)

7494 
	#ETH_MACPMTCSR_WFE
 ((
uöt32_t
)0x00000004Ë

	)

7495 
	#ETH_MACPMTCSR_MPE
 ((
uöt32_t
)0x00000002Ë

	)

7496 
	#ETH_MACPMTCSR_PD
 ((
uöt32_t
)0x00000001Ë

	)

7499 
	#ETH_MACSR_TSTS
 ((
uöt32_t
)0x00000200Ë

	)

7500 
	#ETH_MACSR_MMCTS
 ((
uöt32_t
)0x00000040Ë

	)

7501 
	#ETH_MACSR_MMMCRS
 ((
uöt32_t
)0x00000020Ë

	)

7502 
	#ETH_MACSR_MMCS
 ((
uöt32_t
)0x00000010Ë

	)

7503 
	#ETH_MACSR_PMTS
 ((
uöt32_t
)0x00000008Ë

	)

7506 
	#ETH_MACIMR_TSTIM
 ((
uöt32_t
)0x00000200Ë

	)

7507 
	#ETH_MACIMR_PMTIM
 ((
uöt32_t
)0x00000008Ë

	)

7510 
	#ETH_MACA0HR_MACA0H
 ((
uöt32_t
)0x0000FFFFË

	)

7513 
	#ETH_MACA0LR_MACA0L
 ((
uöt32_t
)0xFFFFFFFFË

	)

7516 
	#ETH_MACA1HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

7517 
	#ETH_MACA1HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

7518 
	#ETH_MACA1HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

7519 
	#ETH_MACA1HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

7520 
	#ETH_MACA1HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

7521 
	#ETH_MACA1HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

7522 
	#ETH_MACA1HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

7523 
	#ETH_MACA1HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

7524 
	#ETH_MACA1HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

7525 
	#ETH_MACA1HR_MACA1H
 ((
uöt32_t
)0x0000FFFFË

	)

7528 
	#ETH_MACA1LR_MACA1L
 ((
uöt32_t
)0xFFFFFFFFË

	)

7531 
	#ETH_MACA2HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

7532 
	#ETH_MACA2HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

7533 
	#ETH_MACA2HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

7534 
	#ETH_MACA2HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

7535 
	#ETH_MACA2HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

7536 
	#ETH_MACA2HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

7537 
	#ETH_MACA2HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

7538 
	#ETH_MACA2HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

7539 
	#ETH_MACA2HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

7540 
	#ETH_MACA2HR_MACA2H
 ((
uöt32_t
)0x0000FFFFË

	)

7543 
	#ETH_MACA2LR_MACA2L
 ((
uöt32_t
)0xFFFFFFFFË

	)

7546 
	#ETH_MACA3HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

7547 
	#ETH_MACA3HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

7548 
	#ETH_MACA3HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

7549 
	#ETH_MACA3HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

7550 
	#ETH_MACA3HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

7551 
	#ETH_MACA3HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

7552 
	#ETH_MACA3HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

7553 
	#ETH_MACA3HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

7554 
	#ETH_MACA3HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

7555 
	#ETH_MACA3HR_MACA3H
 ((
uöt32_t
)0x0000FFFFË

	)

7558 
	#ETH_MACA3LR_MACA3L
 ((
uöt32_t
)0xFFFFFFFFË

	)

7565 
	#ETH_MMCCR_MCF
 ((
uöt32_t
)0x00000008Ë

	)

7566 
	#ETH_MMCCR_ROR
 ((
uöt32_t
)0x00000004Ë

	)

7567 
	#ETH_MMCCR_CSR
 ((
uöt32_t
)0x00000002Ë

	)

7568 
	#ETH_MMCCR_CR
 ((
uöt32_t
)0x00000001Ë

	)

7571 
	#ETH_MMCRIR_RGUFS
 ((
uöt32_t
)0x00020000Ë

	)

7572 
	#ETH_MMCRIR_RFAES
 ((
uöt32_t
)0x00000040Ë

	)

7573 
	#ETH_MMCRIR_RFCES
 ((
uöt32_t
)0x00000020Ë

	)

7576 
	#ETH_MMCTIR_TGFS
 ((
uöt32_t
)0x00200000Ë

	)

7577 
	#ETH_MMCTIR_TGFMSCS
 ((
uöt32_t
)0x00008000Ë

	)

7578 
	#ETH_MMCTIR_TGFSCS
 ((
uöt32_t
)0x00004000Ë

	)

7581 
	#ETH_MMCRIMR_RGUFM
 ((
uöt32_t
)0x00020000Ë

	)

7582 
	#ETH_MMCRIMR_RFAEM
 ((
uöt32_t
)0x00000040Ë

	)

7583 
	#ETH_MMCRIMR_RFCEM
 ((
uöt32_t
)0x00000020Ë

	)

7586 
	#ETH_MMCTIMR_TGFM
 ((
uöt32_t
)0x00200000Ë

	)

7587 
	#ETH_MMCTIMR_TGFMSCM
 ((
uöt32_t
)0x00008000Ë

	)

7588 
	#ETH_MMCTIMR_TGFSCM
 ((
uöt32_t
)0x00004000Ë

	)

7591 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

7594 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

7597 
	#ETH_MMCTGFCR_TGFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

7600 
	#ETH_MMCRFCECR_RFCEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

7603 
	#ETH_MMCRFAECR_RFAEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

7606 
	#ETH_MMCRGUFCR_RGUFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

7613 
	#ETH_PTPTSCR_TSARU
 ((
uöt32_t
)0x00000020Ë

	)

7614 
	#ETH_PTPTSCR_TSITE
 ((
uöt32_t
)0x00000010Ë

	)

7615 
	#ETH_PTPTSCR_TSSTU
 ((
uöt32_t
)0x00000008Ë

	)

7616 
	#ETH_PTPTSCR_TSSTI
 ((
uöt32_t
)0x00000004Ë

	)

7617 
	#ETH_PTPTSCR_TSFCU
 ((
uöt32_t
)0x00000002Ë

	)

7618 
	#ETH_PTPTSCR_TSE
 ((
uöt32_t
)0x00000001Ë

	)

7621 
	#ETH_PTPSSIR_STSSI
 ((
uöt32_t
)0x000000FFË

	)

7624 
	#ETH_PTPTSHR_STS
 ((
uöt32_t
)0xFFFFFFFFË

	)

7627 
	#ETH_PTPTSLR_STPNS
 ((
uöt32_t
)0x80000000Ë

	)

7628 
	#ETH_PTPTSLR_STSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

7631 
	#ETH_PTPTSHUR_TSUS
 ((
uöt32_t
)0xFFFFFFFFË

	)

7634 
	#ETH_PTPTSLUR_TSUPNS
 ((
uöt32_t
)0x80000000Ë

	)

7635 
	#ETH_PTPTSLUR_TSUSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

7638 
	#ETH_PTPTSAR_TSA
 ((
uöt32_t
)0xFFFFFFFFË

	)

7641 
	#ETH_PTPTTHR_TTSH
 ((
uöt32_t
)0xFFFFFFFFË

	)

7644 
	#ETH_PTPTTLR_TTSL
 ((
uöt32_t
)0xFFFFFFFFË

	)

7651 
	#ETH_DMABMR_AAB
 ((
uöt32_t
)0x02000000Ë

	)

7652 
	#ETH_DMABMR_FPM
 ((
uöt32_t
)0x01000000Ë

	)

7653 
	#ETH_DMABMR_USP
 ((
uöt32_t
)0x00800000Ë

	)

7654 
	#ETH_DMABMR_RDP
 ((
uöt32_t
)0x007E0000Ë

	)

7655 
	#ETH_DMABMR_RDP_1Bót
 ((
uöt32_t
)0x00020000Ë

	)

7656 
	#ETH_DMABMR_RDP_2Bót
 ((
uöt32_t
)0x00040000Ë

	)

7657 
	#ETH_DMABMR_RDP_4Bót
 ((
uöt32_t
)0x00080000Ë

	)

7658 
	#ETH_DMABMR_RDP_8Bót
 ((
uöt32_t
)0x00100000Ë

	)

7659 
	#ETH_DMABMR_RDP_16Bót
 ((
uöt32_t
)0x00200000Ë

	)

7660 
	#ETH_DMABMR_RDP_32Bót
 ((
uöt32_t
)0x00400000Ë

	)

7661 
	#ETH_DMABMR_RDP_4xPBL_4Bót
 ((
uöt32_t
)0x01020000Ë

	)

7662 
	#ETH_DMABMR_RDP_4xPBL_8Bót
 ((
uöt32_t
)0x01040000Ë

	)

7663 
	#ETH_DMABMR_RDP_4xPBL_16Bót
 ((
uöt32_t
)0x01080000Ë

	)

7664 
	#ETH_DMABMR_RDP_4xPBL_32Bót
 ((
uöt32_t
)0x01100000Ë

	)

7665 
	#ETH_DMABMR_RDP_4xPBL_64Bót
 ((
uöt32_t
)0x01200000Ë

	)

7666 
	#ETH_DMABMR_RDP_4xPBL_128Bót
 ((
uöt32_t
)0x01400000Ë

	)

7667 
	#ETH_DMABMR_FB
 ((
uöt32_t
)0x00010000Ë

	)

7668 
	#ETH_DMABMR_RTPR
 ((
uöt32_t
)0x0000C000Ë

	)

7669 
	#ETH_DMABMR_RTPR_1_1
 ((
uöt32_t
)0x00000000Ë

	)

7670 
	#ETH_DMABMR_RTPR_2_1
 ((
uöt32_t
)0x00004000Ë

	)

7671 
	#ETH_DMABMR_RTPR_3_1
 ((
uöt32_t
)0x00008000Ë

	)

7672 
	#ETH_DMABMR_RTPR_4_1
 ((
uöt32_t
)0x0000C000Ë

	)

7673 
	#ETH_DMABMR_PBL
 ((
uöt32_t
)0x00003F00Ë

	)

7674 
	#ETH_DMABMR_PBL_1Bót
 ((
uöt32_t
)0x00000100Ë

	)

7675 
	#ETH_DMABMR_PBL_2Bót
 ((
uöt32_t
)0x00000200Ë

	)

7676 
	#ETH_DMABMR_PBL_4Bót
 ((
uöt32_t
)0x00000400Ë

	)

7677 
	#ETH_DMABMR_PBL_8Bót
 ((
uöt32_t
)0x00000800Ë

	)

7678 
	#ETH_DMABMR_PBL_16Bót
 ((
uöt32_t
)0x00001000Ë

	)

7679 
	#ETH_DMABMR_PBL_32Bót
 ((
uöt32_t
)0x00002000Ë

	)

7680 
	#ETH_DMABMR_PBL_4xPBL_4Bót
 ((
uöt32_t
)0x01000100Ë

	)

7681 
	#ETH_DMABMR_PBL_4xPBL_8Bót
 ((
uöt32_t
)0x01000200Ë

	)

7682 
	#ETH_DMABMR_PBL_4xPBL_16Bót
 ((
uöt32_t
)0x01000400Ë

	)

7683 
	#ETH_DMABMR_PBL_4xPBL_32Bót
 ((
uöt32_t
)0x01000800Ë

	)

7684 
	#ETH_DMABMR_PBL_4xPBL_64Bót
 ((
uöt32_t
)0x01001000Ë

	)

7685 
	#ETH_DMABMR_PBL_4xPBL_128Bót
 ((
uöt32_t
)0x01002000Ë

	)

7686 
	#ETH_DMABMR_DSL
 ((
uöt32_t
)0x0000007CË

	)

7687 
	#ETH_DMABMR_DA
 ((
uöt32_t
)0x00000002Ë

	)

7688 
	#ETH_DMABMR_SR
 ((
uöt32_t
)0x00000001Ë

	)

7691 
	#ETH_DMATPDR_TPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

7694 
	#ETH_DMARPDR_RPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

7697 
	#ETH_DMARDLAR_SRL
 ((
uöt32_t
)0xFFFFFFFFË

	)

7700 
	#ETH_DMATDLAR_STL
 ((
uöt32_t
)0xFFFFFFFFË

	)

7703 
	#ETH_DMASR_TSTS
 ((
uöt32_t
)0x20000000Ë

	)

7704 
	#ETH_DMASR_PMTS
 ((
uöt32_t
)0x10000000Ë

	)

7705 
	#ETH_DMASR_MMCS
 ((
uöt32_t
)0x08000000Ë

	)

7706 
	#ETH_DMASR_EBS
 ((
uöt32_t
)0x03800000Ë

	)

7708 
	#ETH_DMASR_EBS_DescAc˚ss
 ((
uöt32_t
)0x02000000Ë

	)

7709 
	#ETH_DMASR_EBS_RódTønsf
 ((
uöt32_t
)0x01000000Ë

	)

7710 
	#ETH_DMASR_EBS_D©aTønsfTx
 ((
uöt32_t
)0x00800000Ë

	)

7711 
	#ETH_DMASR_TPS
 ((
uöt32_t
)0x00700000Ë

	)

7712 
	#ETH_DMASR_TPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

7713 
	#ETH_DMASR_TPS_Fëchög
 ((
uöt32_t
)0x00100000Ë

	)

7714 
	#ETH_DMASR_TPS_Waôög
 ((
uöt32_t
)0x00200000Ë

	)

7715 
	#ETH_DMASR_TPS_Ródög
 ((
uöt32_t
)0x00300000Ë

	)

7716 
	#ETH_DMASR_TPS_Su•íded
 ((
uöt32_t
)0x00600000Ë

	)

7717 
	#ETH_DMASR_TPS_Closög
 ((
uöt32_t
)0x00700000Ë

	)

7718 
	#ETH_DMASR_RPS
 ((
uöt32_t
)0x000E0000Ë

	)

7719 
	#ETH_DMASR_RPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

7720 
	#ETH_DMASR_RPS_Fëchög
 ((
uöt32_t
)0x00020000Ë

	)

7721 
	#ETH_DMASR_RPS_Waôög
 ((
uöt32_t
)0x00060000Ë

	)

7722 
	#ETH_DMASR_RPS_Su•íded
 ((
uöt32_t
)0x00080000Ë

	)

7723 
	#ETH_DMASR_RPS_Closög
 ((
uöt32_t
)0x000A0000Ë

	)

7724 
	#ETH_DMASR_RPS_Queuög
 ((
uöt32_t
)0x000E0000Ë

	)

7725 
	#ETH_DMASR_NIS
 ((
uöt32_t
)0x00010000Ë

	)

7726 
	#ETH_DMASR_AIS
 ((
uöt32_t
)0x00008000Ë

	)

7727 
	#ETH_DMASR_ERS
 ((
uöt32_t
)0x00004000Ë

	)

7728 
	#ETH_DMASR_FBES
 ((
uöt32_t
)0x00002000Ë

	)

7729 
	#ETH_DMASR_ETS
 ((
uöt32_t
)0x00000400Ë

	)

7730 
	#ETH_DMASR_RWTS
 ((
uöt32_t
)0x00000200Ë

	)

7731 
	#ETH_DMASR_RPSS
 ((
uöt32_t
)0x00000100Ë

	)

7732 
	#ETH_DMASR_RBUS
 ((
uöt32_t
)0x00000080Ë

	)

7733 
	#ETH_DMASR_RS
 ((
uöt32_t
)0x00000040Ë

	)

7734 
	#ETH_DMASR_TUS
 ((
uöt32_t
)0x00000020Ë

	)

7735 
	#ETH_DMASR_ROS
 ((
uöt32_t
)0x00000010Ë

	)

7736 
	#ETH_DMASR_TJTS
 ((
uöt32_t
)0x00000008Ë

	)

7737 
	#ETH_DMASR_TBUS
 ((
uöt32_t
)0x00000004Ë

	)

7738 
	#ETH_DMASR_TPSS
 ((
uöt32_t
)0x00000002Ë

	)

7739 
	#ETH_DMASR_TS
 ((
uöt32_t
)0x00000001Ë

	)

7742 
	#ETH_DMAOMR_DTCEFD
 ((
uöt32_t
)0x04000000Ë

	)

7743 
	#ETH_DMAOMR_RSF
 ((
uöt32_t
)0x02000000Ë

	)

7744 
	#ETH_DMAOMR_DFRF
 ((
uöt32_t
)0x01000000Ë

	)

7745 
	#ETH_DMAOMR_TSF
 ((
uöt32_t
)0x00200000Ë

	)

7746 
	#ETH_DMAOMR_FTF
 ((
uöt32_t
)0x00100000Ë

	)

7747 
	#ETH_DMAOMR_TTC
 ((
uöt32_t
)0x0001C000Ë

	)

7748 
	#ETH_DMAOMR_TTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

7749 
	#ETH_DMAOMR_TTC_128Byãs
 ((
uöt32_t
)0x00004000Ë

	)

7750 
	#ETH_DMAOMR_TTC_192Byãs
 ((
uöt32_t
)0x00008000Ë

	)

7751 
	#ETH_DMAOMR_TTC_256Byãs
 ((
uöt32_t
)0x0000C000Ë

	)

7752 
	#ETH_DMAOMR_TTC_40Byãs
 ((
uöt32_t
)0x00010000Ë

	)

7753 
	#ETH_DMAOMR_TTC_32Byãs
 ((
uöt32_t
)0x00014000Ë

	)

7754 
	#ETH_DMAOMR_TTC_24Byãs
 ((
uöt32_t
)0x00018000Ë

	)

7755 
	#ETH_DMAOMR_TTC_16Byãs
 ((
uöt32_t
)0x0001C000Ë

	)

7756 
	#ETH_DMAOMR_ST
 ((
uöt32_t
)0x00002000Ë

	)

7757 
	#ETH_DMAOMR_FEF
 ((
uöt32_t
)0x00000080Ë

	)

7758 
	#ETH_DMAOMR_FUGF
 ((
uöt32_t
)0x00000040Ë

	)

7759 
	#ETH_DMAOMR_RTC
 ((
uöt32_t
)0x00000018Ë

	)

7760 
	#ETH_DMAOMR_RTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

7761 
	#ETH_DMAOMR_RTC_32Byãs
 ((
uöt32_t
)0x00000008Ë

	)

7762 
	#ETH_DMAOMR_RTC_96Byãs
 ((
uöt32_t
)0x00000010Ë

	)

7763 
	#ETH_DMAOMR_RTC_128Byãs
 ((
uöt32_t
)0x00000018Ë

	)

7764 
	#ETH_DMAOMR_OSF
 ((
uöt32_t
)0x00000004Ë

	)

7765 
	#ETH_DMAOMR_SR
 ((
uöt32_t
)0x00000002Ë

	)

7768 
	#ETH_DMAIER_NISE
 ((
uöt32_t
)0x00010000Ë

	)

7769 
	#ETH_DMAIER_AISE
 ((
uöt32_t
)0x00008000Ë

	)

7770 
	#ETH_DMAIER_ERIE
 ((
uöt32_t
)0x00004000Ë

	)

7771 
	#ETH_DMAIER_FBEIE
 ((
uöt32_t
)0x00002000Ë

	)

7772 
	#ETH_DMAIER_ETIE
 ((
uöt32_t
)0x00000400Ë

	)

7773 
	#ETH_DMAIER_RWTIE
 ((
uöt32_t
)0x00000200Ë

	)

7774 
	#ETH_DMAIER_RPSIE
 ((
uöt32_t
)0x00000100Ë

	)

7775 
	#ETH_DMAIER_RBUIE
 ((
uöt32_t
)0x00000080Ë

	)

7776 
	#ETH_DMAIER_RIE
 ((
uöt32_t
)0x00000040Ë

	)

7777 
	#ETH_DMAIER_TUIE
 ((
uöt32_t
)0x00000020Ë

	)

7778 
	#ETH_DMAIER_ROIE
 ((
uöt32_t
)0x00000010Ë

	)

7779 
	#ETH_DMAIER_TJTIE
 ((
uöt32_t
)0x00000008Ë

	)

7780 
	#ETH_DMAIER_TBUIE
 ((
uöt32_t
)0x00000004Ë

	)

7781 
	#ETH_DMAIER_TPSIE
 ((
uöt32_t
)0x00000002Ë

	)

7782 
	#ETH_DMAIER_TIE
 ((
uöt32_t
)0x00000001Ë

	)

7785 
	#ETH_DMAMFBOCR_OFOC
 ((
uöt32_t
)0x10000000Ë

	)

7786 
	#ETH_DMAMFBOCR_MFA
 ((
uöt32_t
)0x0FFE0000Ë

	)

7787 
	#ETH_DMAMFBOCR_OMFC
 ((
uöt32_t
)0x00010000Ë

	)

7788 
	#ETH_DMAMFBOCR_MFC
 ((
uöt32_t
)0x0000FFFFË

	)

7791 
	#ETH_DMACHTDR_HTDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

7794 
	#ETH_DMACHRDR_HRDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

7797 
	#ETH_DMACHTBAR_HTBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

7800 
	#ETH_DMACHRBAR_HRBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

7811 #ifde‡
USE_STDPERIPH_DRIVER


7812 
	~"°m32f10x_c⁄f.h
"

7819 
	#SET_BIT
(
REG
, 
BIT
Ë((REGË|(BIT))

	)

7821 
	#CLEAR_BIT
(
REG
, 
BIT
Ë((REGË&~(BIT))

	)

7823 
	#READ_BIT
(
REG
, 
BIT
Ë((REGË& (BIT))

	)

7825 
	#CLEAR_REG
(
REG
Ë((REGË(0x0))

	)

7827 
	#WRITE_REG
(
REG
, 
VAL
Ë((REGË(VAL))

	)

7829 
	#READ_REG
(
REG
Ë((REG))

	)

7831 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
Ë
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)Ë& (~(CLEARMASK))Ë| (SETMASK)))

	)

7837 #ifde‡
__˝lu•lus


	@Libraries/CMSIS/Core/CM3/system_stm32f10x.c

33 
	~"°m32f10x.h
"

77 
	#SYSCLK_FREQ_72MHz
 72000000

	)

81 #ifde‡
STM32F10X_HD


104 #ifde‡
SYSCLK_FREQ_HSE


105 c⁄° 
uöt32_t
 
	gSy°emFªquícy
 = 
SYSCLK_FREQ_HSE
;

106 c⁄° 
uöt32_t
 
	gSy°emFªquícy_SysClk
 = 
SYSCLK_FREQ_HSE
;

107 c⁄° 
uöt32_t
 
	gSy°emFªquícy_AHBClk
 = 
SYSCLK_FREQ_HSE
;

108 c⁄° 
uöt32_t
 
	gSy°emFªquícy_APB1Clk
 = 
SYSCLK_FREQ_HSE
;

109 c⁄° 
uöt32_t
 
	gSy°emFªquícy_APB2Clk
 = 
SYSCLK_FREQ_HSE
;

110 #ñi‡
deföed
 
SYSCLK_FREQ_24MHz


111 c⁄° 
uöt32_t
 
	gSy°emFªquícy
 = 
SYSCLK_FREQ_24MHz
;

112 c⁄° 
uöt32_t
 
	gSy°emFªquícy_SysClk
 = 
SYSCLK_FREQ_24MHz
;

113 c⁄° 
uöt32_t
 
	gSy°emFªquícy_AHBClk
 = 
SYSCLK_FREQ_24MHz
;

114 c⁄° 
uöt32_t
 
	gSy°emFªquícy_APB1Clk
 = 
SYSCLK_FREQ_24MHz
;

115 c⁄° 
uöt32_t
 
	gSy°emFªquícy_APB2Clk
 = 
SYSCLK_FREQ_24MHz
;

116 #ñi‡
deföed
 
SYSCLK_FREQ_36MHz


117 c⁄° 
uöt32_t
 
	gSy°emFªquícy
 = 
SYSCLK_FREQ_36MHz
;

118 c⁄° 
uöt32_t
 
	gSy°emFªquícy_SysClk
 = 
SYSCLK_FREQ_36MHz
;

119 c⁄° 
uöt32_t
 
	gSy°emFªquícy_AHBClk
 = 
SYSCLK_FREQ_36MHz
;

120 c⁄° 
uöt32_t
 
	gSy°emFªquícy_APB1Clk
 = 
SYSCLK_FREQ_36MHz
;

121 c⁄° 
uöt32_t
 
	gSy°emFªquícy_APB2Clk
 = 
SYSCLK_FREQ_36MHz
;

122 #ñi‡
deföed
 
SYSCLK_FREQ_48MHz


123 c⁄° 
uöt32_t
 
	gSy°emFªquícy
 = 
SYSCLK_FREQ_48MHz
;

124 c⁄° 
uöt32_t
 
	gSy°emFªquícy_SysClk
 = 
SYSCLK_FREQ_48MHz
;

125 c⁄° 
uöt32_t
 
	gSy°emFªquícy_AHBClk
 = 
SYSCLK_FREQ_48MHz
;

126 c⁄° 
uöt32_t
 
	gSy°emFªquícy_APB1Clk
 = (
SYSCLK_FREQ_48MHz
/2);

127 c⁄° 
uöt32_t
 
	gSy°emFªquícy_APB2Clk
 = 
SYSCLK_FREQ_48MHz
;

128 #ñi‡
deföed
 
SYSCLK_FREQ_56MHz


129 c⁄° 
uöt32_t
 
	gSy°emFªquícy
 = 
SYSCLK_FREQ_56MHz
;

130 c⁄° 
uöt32_t
 
	gSy°emFªquícy_SysClk
 = 
SYSCLK_FREQ_56MHz
;

131 c⁄° 
uöt32_t
 
	gSy°emFªquícy_AHBClk
 = 
SYSCLK_FREQ_56MHz
;

132 c⁄° 
uöt32_t
 
	gSy°emFªquícy_APB1Clk
 = (
SYSCLK_FREQ_56MHz
/2);

133 c⁄° 
uöt32_t
 
	gSy°emFªquícy_APB2Clk
 = 
SYSCLK_FREQ_56MHz
;

134 #ñi‡
deföed
 
SYSCLK_FREQ_72MHz


135 c⁄° 
uöt32_t
 
	gSy°emFªquícy
 = 
SYSCLK_FREQ_72MHz
;

136 c⁄° 
uöt32_t
 
	gSy°emFªquícy_SysClk
 = 
SYSCLK_FREQ_72MHz
;

137 c⁄° 
uöt32_t
 
	gSy°emFªquícy_AHBClk
 = 
SYSCLK_FREQ_72MHz
;

138 c⁄° 
uöt32_t
 
	gSy°emFªquícy_APB1Clk
 = (
SYSCLK_FREQ_72MHz
/2);

139 c⁄° 
uöt32_t
 
	gSy°emFªquícy_APB2Clk
 = 
SYSCLK_FREQ_72MHz
;

141 c⁄° 
uöt32_t
 
	gSy°emFªquícy
 = 
HSI_VÆue
;

142 c⁄° 
uöt32_t
 
	gSy°emFªquícy_SysClk
 = 
HSI_VÆue
;

143 c⁄° 
uöt32_t
 
	gSy°emFªquícy_AHBClk
 = 
HSI_VÆue
;

144 c⁄° 
uöt32_t
 
	gSy°emFªquícy_APB1Clk
 = 
HSI_VÆue
;

145 c⁄° 
uöt32_t
 
	gSy°emFªquícy_APB2Clk
 = 
HSI_VÆue
;

156 
SëSysClock
();

158 #ifde‡
SYSCLK_FREQ_HSE


159 
SëSysClockToHSE
();

160 #ñi‡
deföed
 
SYSCLK_FREQ_24MHz


161 
SëSysClockTo24
();

162 #ñi‡
deföed
 
SYSCLK_FREQ_36MHz


163 
SëSysClockTo36
();

164 #ñi‡
deföed
 
SYSCLK_FREQ_48MHz


165 
SëSysClockTo48
();

166 #ñi‡
deföed
 
SYSCLK_FREQ_56MHz


167 
SëSysClockTo56
();

168 #ñi‡
deföed
 
SYSCLK_FREQ_72MHz


169 
SëSysClockTo72
();

187 
	$Sy°emInô
 ()

191 
RCC
->
CR
 |(
uöt32_t
)0x00000001;

194 #i‚de‡
STM32F10X_CL


195 
RCC
->
CFGR
 &(
uöt32_t
)0xF8FF0000;

197 
RCC
->
CFGR
 &(
uöt32_t
)0xF0FF0000;

201 
RCC
->
CR
 &(
uöt32_t
)0xFEF6FFFF;

204 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

207 
RCC
->
CFGR
 &(
uöt32_t
)0xFF80FFFF;

209 #i‚de‡
STM32F10X_CL


211 
RCC
->
CIR
 = 0x009F0000;

214 
RCC
->
CR
 &(
uöt32_t
)0xEBFFFFFF;

217 
RCC
->
CIR
 = 0x00FF0000;

220 
RCC
->
CFGR2
 = 0x00000000;

225 
	`SëSysClock
();

227 
	}
}

234 
	$SëSysClock
()

236 #ifde‡
SYSCLK_FREQ_HSE


237 
	`SëSysClockToHSE
();

238 #ñi‡
deföed
 
SYSCLK_FREQ_24MHz


239 
	`SëSysClockTo24
();

240 #ñi‡
deföed
 
SYSCLK_FREQ_36MHz


241 
	`SëSysClockTo36
();

242 #ñi‡
deföed
 
SYSCLK_FREQ_48MHz


243 
	`SëSysClockTo48
();

244 #ñi‡
deföed
 
SYSCLK_FREQ_56MHz


245 
	`SëSysClockTo56
();

246 #ñi‡
deföed
 
SYSCLK_FREQ_72MHz


247 
	`SëSysClockTo72
();

252 
	}
}

260 #ifde‡
DATA_IN_ExtSRAM


270 
	$Sy°emInô_ExtMemCé
()

276 
RCC
->
AHBENR
 = 0x00000114;

279 
RCC
->
APB2ENR
 = 0x000001E0;

287 
GPIOD
->
CRL
 = 0x44BB44BB;

288 
GPIOD
->
CRH
 = 0xBBBBBBBB;

290 
GPIOE
->
CRL
 = 0xB44444BB;

291 
GPIOE
->
CRH
 = 0xBBBBBBBB;

293 
GPIOF
->
CRL
 = 0x44BBBBBB;

294 
GPIOF
->
CRH
 = 0xBBBB4444;

296 
GPIOG
->
CRL
 = 0x44BBBBBB;

297 
GPIOG
->
CRH
 = 0x44444B44;

302 
FSMC_B™k1
->
BTCR
[4] = 0x00001011;

303 
FSMC_B™k1
->
BTCR
[5] = 0x00000200;

304 
	}
}

307 #ifde‡
SYSCLK_FREQ_HSE


315 
	$SëSysClockToHSE
()

317 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

321 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

326 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

327 
SèπUpCou¡î
++;

328 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSESèπUp_TimeOut
));

330 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

332 
HSESètus
 = (
uöt32_t
)0x01;

336 
HSESètus
 = (
uöt32_t
)0x00;

339 i‡(
HSESètus
 =(
uöt32_t
)0x01)

342 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

345 
FLASH
->
ACR
 &(
uöt32_t
)((uöt32_t)~
FLASH_ACR_LATENCY
);

347 #i‚de‡
STM32F10X_CL


348 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_0
;

350 i‡(
HSE_VÆue
 <= 24000000)

352 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_0
;

356 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_1
;

361 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_HPRE_DIV1
;

364 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE2_DIV1
;

367 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE1_DIV1
;

370 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

371 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_SW_HSE
;

374 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x04)

387 
	}
}

388 #ñi‡
deföed
 
SYSCLK_FREQ_24MHz


396 
	$SëSysClockTo24
()

398 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

402 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

407 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

408 
SèπUpCou¡î
++;

409 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSESèπUp_TimeOut
));

411 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

413 
HSESètus
 = (
uöt32_t
)0x01;

417 
HSESètus
 = (
uöt32_t
)0x00;

420 i‡(
HSESètus
 =(
uöt32_t
)0x01)

423 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

426 
FLASH
->
ACR
 &(
uöt32_t
)((uöt32_t)~
FLASH_ACR_LATENCY
);

427 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_0
;

430 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_HPRE_DIV1
;

433 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE2_DIV1
;

436 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE1_DIV1
;

438 #ifde‡
STM32F10X_CL


441 
RCC
->
CFGR
 &(
uöt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

442 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

443 
RCC_CFGR_PLLMULL6
);

447 
RCC
->
CFGR2
 &(
uöt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

448 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

449 
RCC
->
CFGR2
 |(
uöt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

450 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV10
);

453 
RCC
->
CR
 |
RCC_CR_PLL2ON
;

455 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

460 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

461 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLXTPRE_HSE_Div2
 | 
RCC_CFGR_PLLMULL6
);

465 
RCC
->
CR
 |
RCC_CR_PLLON
;

468 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

473 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

474 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_SW_PLL
;

477 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

490 
	}
}

491 #ñi‡
deföed
 
SYSCLK_FREQ_36MHz


499 
	$SëSysClockTo36
()

501 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

505 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

510 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

511 
SèπUpCou¡î
++;

512 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSESèπUp_TimeOut
));

514 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

516 
HSESètus
 = (
uöt32_t
)0x01;

520 
HSESètus
 = (
uöt32_t
)0x00;

523 i‡(
HSESètus
 =(
uöt32_t
)0x01)

526 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

529 
FLASH
->
ACR
 &(
uöt32_t
)((uöt32_t)~
FLASH_ACR_LATENCY
);

530 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_1
;

533 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_HPRE_DIV1
;

536 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE2_DIV1
;

539 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE1_DIV1
;

541 #ifde‡
STM32F10X_CL


545 
RCC
->
CFGR
 &(
uöt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

546 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

547 
RCC_CFGR_PLLMULL9
);

552 
RCC
->
CFGR2
 &(
uöt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

553 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

554 
RCC
->
CFGR2
 |(
uöt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

555 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV10
);

558 
RCC
->
CR
 |
RCC_CR_PLL2ON
;

560 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

566 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

567 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLXTPRE_HSE_Div2
 | 
RCC_CFGR_PLLMULL9
);

571 
RCC
->
CR
 |
RCC_CR_PLLON
;

574 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

579 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

580 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_SW_PLL
;

583 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

596 
	}
}

597 #ñi‡
deföed
 
SYSCLK_FREQ_48MHz


605 
	$SëSysClockTo48
()

607 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

611 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

616 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

617 
SèπUpCou¡î
++;

618 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSESèπUp_TimeOut
));

620 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

622 
HSESètus
 = (
uöt32_t
)0x01;

626 
HSESètus
 = (
uöt32_t
)0x00;

629 i‡(
HSESètus
 =(
uöt32_t
)0x01)

632 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

635 
FLASH
->
ACR
 &(
uöt32_t
)((uöt32_t)~
FLASH_ACR_LATENCY
);

636 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_1
;

639 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_HPRE_DIV1
;

642 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE2_DIV1
;

645 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE1_DIV2
;

647 #ifde‡
STM32F10X_CL


652 
RCC
->
CFGR2
 &(
uöt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

653 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

654 
RCC
->
CFGR2
 |(
uöt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

655 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV5
);

658 
RCC
->
CR
 |
RCC_CR_PLL2ON
;

660 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

666 
RCC
->
CFGR
 &(
uöt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

667 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

668 
RCC_CFGR_PLLMULL6
);

671 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

672 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL6
);

676 
RCC
->
CR
 |
RCC_CR_PLLON
;

679 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

684 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

685 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_SW_PLL
;

688 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

701 
	}
}

703 #ñi‡
deföed
 
SYSCLK_FREQ_56MHz


711 
	$SëSysClockTo56
()

713 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

717 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

722 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

723 
SèπUpCou¡î
++;

724 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSESèπUp_TimeOut
));

726 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

728 
HSESètus
 = (
uöt32_t
)0x01;

732 
HSESètus
 = (
uöt32_t
)0x00;

735 i‡(
HSESètus
 =(
uöt32_t
)0x01)

738 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

741 
FLASH
->
ACR
 &(
uöt32_t
)((uöt32_t)~
FLASH_ACR_LATENCY
);

742 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_2
;

745 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_HPRE_DIV1
;

748 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE2_DIV1
;

751 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE1_DIV2
;

753 #ifde‡
STM32F10X_CL


758 
RCC
->
CFGR2
 &(
uöt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

759 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

760 
RCC
->
CFGR2
 |(
uöt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

761 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV5
);

764 
RCC
->
CR
 |
RCC_CR_PLL2ON
;

766 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

772 
RCC
->
CFGR
 &(
uöt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

773 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

774 
RCC_CFGR_PLLMULL7
);

777 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

778 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL7
);

783 
RCC
->
CR
 |
RCC_CR_PLLON
;

786 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

791 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

792 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_SW_PLL
;

795 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

808 
	}
}

810 #ñi‡
deföed
 
SYSCLK_FREQ_72MHz


818 
	$SëSysClockTo72
()

820 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

824 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

829 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

830 
SèπUpCou¡î
++;

831 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSESèπUp_TimeOut
));

833 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

835 
HSESètus
 = (
uöt32_t
)0x01;

839 
HSESètus
 = (
uöt32_t
)0x00;

842 i‡(
HSESètus
 =(
uöt32_t
)0x01)

845 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

848 
FLASH
->
ACR
 &(
uöt32_t
)((uöt32_t)~
FLASH_ACR_LATENCY
);

849 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_2
;

853 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_HPRE_DIV1
;

856 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE2_DIV1
;

859 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE1_DIV2
;

861 #ifde‡
STM32F10X_CL


866 
RCC
->
CFGR2
 &(
uöt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

867 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

868 
RCC
->
CFGR2
 |(
uöt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

869 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV5
);

872 
RCC
->
CR
 |
RCC_CR_PLL2ON
;

874 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

880 
RCC
->
CFGR
 &(
uöt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

881 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

882 
RCC_CFGR_PLLMULL9
);

885 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
));

886 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL9
);

890 
RCC
->
CR
 |
RCC_CR_PLLON
;

893 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

898 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

899 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_SW_PLL
;

902 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

915 
	}
}

	@Libraries/CMSIS/Core/CM3/system_stm32f10x.h

32 #i‚de‡
__SYSTEM_STM32F10X_H


33 
	#__SYSTEM_STM32F10X_H


	)

35 #ifde‡
__˝lu•lus


52 c⁄° 
uöt32_t
 
Sy°emFªquícy
;

53 c⁄° 
uöt32_t
 
Sy°emFªquícy_SysClk
;

54 c⁄° 
uöt32_t
 
Sy°emFªquícy_AHBClk
;

55 c⁄° 
uöt32_t
 
Sy°emFªquícy_APB1Clk
;

56 c⁄° 
uöt32_t
 
Sy°emFªquícy_APB2Clk
;

82 
Sy°emInô
();

87 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/croutine.c

52 
	~"FªeRTOS.h
"

53 
	~"èsk.h
"

54 
	~"¸outöe.h
"

60 #ifde‡
p‹tREMOVE_STATIC_QUALIFIER


61 

	)

66 
xLi°
 
	gpxRódyCoRoutöeLi°s
[ 
c⁄figMAX_CO_ROUTINE_PRIORITIES
 ];

67 
xLi°
 
	gxDñayedCoRoutöeLi°1
;

68 
xLi°
 
	gxDñayedCoRoutöeLi°2
;

69 
xLi°
 * 
	gpxDñayedCoRoutöeLi°
;

70 
xLi°
 * 
	gpxOvîÊowDñayedCoRoutöeLi°
;

71 
xLi°
 
	gxPídögRódyCoRoutöeLi°
;

74 
c‹CRCB
 * 
	gpxCuºítCoRoutöe
 = 
NULL
;

75 
p‹tBASE_TYPE
 
	guxT›CoRoutöeRódyPri‹ôy
 = 0;

76 
p‹tTickTy≥
 
	gxCoRoutöeTickCou¡
 = 0, 
	gxLa°TickCou¡
 = 0, 
	gxPas£dTicks
 = 0;

79 
	#c‹INITIAL_STATE
 ( 0 )

	)

88 
	#¥vAddCoRoutöeToRódyQueue
–
pxCRCB
 ) \

90 if–
pxCRCB
->
uxPri‹ôy
 > 
uxT›CoRoutöeRódyPri‹ôy
 ) \

92 
uxT›CoRoutöeRódyPri‹ôy
 = 
pxCRCB
->
uxPri‹ôy
; \

94 
	`vLi°In£πEnd
––
xLi°
 * ) &–
pxRódyCoRoutöeLi°s
[ 
pxCRCB
->
uxPri‹ôy
 ] ), &–pxCRCB->
xGíîicLi°Iãm
 ) ); \

95 }

	)

101 
¥vInôüli£CoRoutöeLi°s
( );

109 
¥vCheckPídögRódyLi°
( );

119 
¥vCheckDñayedLi°
( );

123 sig√d 
p‹tBASE_TYPE
 
	$xCoRoutöeCª©e
–
¸COROUTINE_CODE
 
pxCoRoutöeCode
, 
p‹tBASE_TYPE
 
uxPri‹ôy
, p‹tBASE_TYPE 
uxIndex
 )

125 sig√d 
p‹tBASE_TYPE
 
xRëu∫
;

126 
c‹CRCB
 *
pxCoRoutöe
;

129 
pxCoRoutöe
 = ( 
c‹CRCB
 * ) 
	`pvP‹tMÆloc
( ( corCRCB ) );

130 if–
pxCoRoutöe
 )

134 if–
pxCuºítCoRoutöe
 =
NULL
 )

136 
pxCuºítCoRoutöe
 = 
pxCoRoutöe
;

137 
	`¥vInôüli£CoRoutöeLi°s
();

141 if–
uxPri‹ôy
 >
c⁄figMAX_CO_ROUTINE_PRIORITIES
 )

143 
uxPri‹ôy
 = 
c⁄figMAX_CO_ROUTINE_PRIORITIES
 - 1;

147 
pxCoRoutöe
->
uxSèã
 = 
c‹INITIAL_STATE
;

148 
pxCoRoutöe
->
uxPri‹ôy
 = uxPriority;

149 
pxCoRoutöe
->
uxIndex
 = uxIndex;

150 
pxCoRoutöe
->
pxCoRoutöeFun˘i⁄
 = 
pxCoRoutöeCode
;

153 
	`vLi°Inôüli£Iãm
–&–
pxCoRoutöe
->
xGíîicLi°Iãm
 ) );

154 
	`vLi°Inôüli£Iãm
–&–
pxCoRoutöe
->
xEvítLi°Iãm
 ) );

159 
	`li°SET_LIST_ITEM_OWNER
–&–
pxCoRoutöe
->
xGíîicLi°Iãm
 ),ÖxCoRoutine );

160 
	`li°SET_LIST_ITEM_OWNER
–&–
pxCoRoutöe
->
xEvítLi°Iãm
 ),ÖxCoRoutine );

163 
	`li°SET_LIST_ITEM_VALUE
–&–
pxCoRoutöe
->
xEvítLi°Iãm
 ), 
c⁄figMAX_PRIORITIES
 - ( 
p‹tTickTy≥
 ) 
uxPri‹ôy
 );

167 
	`¥vAddCoRoutöeToRódyQueue
–
pxCoRoutöe
 );

169 
xRëu∫
 = 
pdPASS
;

173 
xRëu∫
 = 
îrCOULD_NOT_ALLOCATE_REQUIRED_MEMORY
;

176  
xRëu∫
;

177 
	}
}

180 
	$vCoRoutöeAddToDñayedLi°
–
p‹tTickTy≥
 
xTicksToDñay
, 
xLi°
 *
pxEvítLi°
 )

182 
p‹tTickTy≥
 
xTimeToWake
;

186 
xTimeToWake
 = 
xCoRoutöeTickCou¡
 + 
xTicksToDñay
;

191 
	`vLi°Remove
––
xLi°Iãm
 * ) &–
pxCuºítCoRoutöe
->
xGíîicLi°Iãm
 ) );

194 
	`li°SET_LIST_ITEM_VALUE
–&–
pxCuºítCoRoutöe
->
xGíîicLi°Iãm
 ), 
xTimeToWake
 );

196 if–
xTimeToWake
 < 
xCoRoutöeTickCou¡
 )

200 
	`vLi°In£π
––
xLi°
 * ) 
pxOvîÊowDñayedCoRoutöeLi°
, ( 
xLi°Iãm
 * ) &–
pxCuºítCoRoutöe
->
xGíîicLi°Iãm
 ) );

206 
	`vLi°In£π
––
xLi°
 * ) 
pxDñayedCoRoutöeLi°
, ( 
xLi°Iãm
 * ) &–
pxCuºítCoRoutöe
->
xGíîicLi°Iãm
 ) );

209 if–
pxEvítLi°
 )

213 
	`vLi°In£π
–
pxEvítLi°
, &–
pxCuºítCoRoutöe
->
xEvítLi°Iãm
 ) );

215 
	}
}

218 
	$¥vCheckPídögRódyLi°
( )

223  !
	`li°LIST_IS_EMPTY
–&
xPídögRódyCoRoutöeLi°
 ) )

225 
c‹CRCB
 *
pxUnblockedCRCB
;

228 
	`p‹tDISABLE_INTERRUPTS
();

230 
pxUnblockedCRCB
 = ( 
c‹CRCB
 * ) 
	`li°GET_OWNER_OF_HEAD_ENTRY
–(&
xPídögRódyCoRoutöeLi°
) );

231 
	`vLi°Remove
–&–
pxUnblockedCRCB
->
xEvítLi°Iãm
 ) );

233 
	`p‹tENABLE_INTERRUPTS
();

235 
	`vLi°Remove
–&–
pxUnblockedCRCB
->
xGíîicLi°Iãm
 ) );

236 
	`¥vAddCoRoutöeToRódyQueue
–
pxUnblockedCRCB
 );

238 
	}
}

241 
	$¥vCheckDñayedLi°
( )

243 
c‹CRCB
 *
pxCRCB
;

245 
xPas£dTicks
 = 
	`xTaskGëTickCou¡
(Ë- 
xLa°TickCou¡
;

246  
xPas£dTicks
 )

248 
xCoRoutöeTickCou¡
++;

249 
xPas£dTicks
--;

252 if–
xCoRoutöeTickCou¡
 == 0 )

254 
xLi°
 * 
pxTemp
;

258 
pxTemp
 = 
pxDñayedCoRoutöeLi°
;

259 
pxDñayedCoRoutöeLi°
 = 
pxOvîÊowDñayedCoRoutöeLi°
;

260 
pxOvîÊowDñayedCoRoutöeLi°
 = 
pxTemp
;

264  ( 
pxCRCB
 = ( 
c‹CRCB
 * ) 
	`li°GET_OWNER_OF_HEAD_ENTRY
–
pxDñayedCoRoutöeLi°
 ) ) !
NULL
 )

266 if–
xCoRoutöeTickCou¡
 < 
	`li°GET_LIST_ITEM_VALUE
–&–
pxCRCB
->
xGíîicLi°Iãm
 ) ) )

272 
	`p‹tDISABLE_INTERRUPTS
();

279 
	`vLi°Remove
–&–
pxCRCB
->
xGíîicLi°Iãm
 ) );

282 if–
pxCRCB
->
xEvítLi°Iãm
.
pvC⁄èöî
 )

284 
	`vLi°Remove
–&–
pxCRCB
->
xEvítLi°Iãm
 ) );

287 
	`p‹tENABLE_INTERRUPTS
();

289 
	`¥vAddCoRoutöeToRódyQueue
–
pxCRCB
 );

293 
xLa°TickCou¡
 = 
xCoRoutöeTickCou¡
;

294 
	}
}

297 
	$vCoRoutöeScheduÀ
( )

300 
	`¥vCheckPídögRódyLi°
();

303 
	`¥vCheckDñayedLi°
();

306  
	`li°LIST_IS_EMPTY
–&–
pxRódyCoRoutöeLi°s
[ 
uxT›CoRoutöeRódyPri‹ôy
 ] ) ) )

308 if–
uxT›CoRoutöeRódyPri‹ôy
 == 0 )

313 --
uxT›CoRoutöeRódyPri‹ôy
;

318 
	`li°GET_OWNER_OF_NEXT_ENTRY
–
pxCuºítCoRoutöe
, &–
pxRódyCoRoutöeLi°s
[ 
uxT›CoRoutöeRódyPri‹ôy
 ] ) );

321 –
pxCuºítCoRoutöe
->
pxCoRoutöeFun˘i⁄
 )–pxCuºítCoRoutöe,ÖxCuºítCoRoutöe->
uxIndex
 );

324 
	}
}

327 
	$¥vInôüli£CoRoutöeLi°s
( )

329 
p‹tBASE_TYPE
 
uxPri‹ôy
;

331  
uxPri‹ôy
 = 0; uxPri‹ôy < 
c⁄figMAX_CO_ROUTINE_PRIORITIES
; uxPriority++ )

333 
	`vLi°Inôüli£
––
xLi°
 * ) &–
pxRódyCoRoutöeLi°s
[ 
uxPri‹ôy
 ] ) );

336 
	`vLi°Inôüli£
––
xLi°
 * ) &
xDñayedCoRoutöeLi°1
 );

337 
	`vLi°Inôüli£
––
xLi°
 * ) &
xDñayedCoRoutöeLi°2
 );

338 
	`vLi°Inôüli£
––
xLi°
 * ) &
xPídögRódyCoRoutöeLi°
 );

342 
pxDñayedCoRoutöeLi°
 = &
xDñayedCoRoutöeLi°1
;

343 
pxOvîÊowDñayedCoRoutöeLi°
 = &
xDñayedCoRoutöeLi°2
;

344 
	}
}

347 sig√d 
p‹tBASE_TYPE
 
	$xCoRoutöeRemoveFromEvítLi°
–c⁄° 
xLi°
 *
pxEvítLi°
 )

349 
c‹CRCB
 *
pxUnblockedCRCB
;

350 sig√d 
p‹tBASE_TYPE
 
xRëu∫
;

354 
pxUnblockedCRCB
 = ( 
c‹CRCB
 * ) 
	`li°GET_OWNER_OF_HEAD_ENTRY
–
pxEvítLi°
 );

355 
	`vLi°Remove
–&–
pxUnblockedCRCB
->
xEvítLi°Iãm
 ) );

356 
	`vLi°In£πEnd
––
xLi°
 * ) &–
xPídögRódyCoRoutöeLi°
 ), &–
pxUnblockedCRCB
->
xEvítLi°Iãm
 ) );

358 if–
pxUnblockedCRCB
->
uxPri‹ôy
 >
pxCuºítCoRoutöe
->uxPriority )

360 
xRëu∫
 = 
pdTRUE
;

364 
xRëu∫
 = 
pdFALSE
;

367  
xRëu∫
;

368 
	}
}

	@Libraries/FreeRTOS/Source/include/FreeRTOS.h

52 #i‚de‡
INC_FREERTOS_H


53 
	#INC_FREERTOS_H


	)

59 
	~<°ddef.h
>

62 
	~"¥ojdefs.h
"

65 
	~"FªeRTOSC⁄fig.h
"

68 
	~"p‹èbÀ.h
"

73 
	$p‹tBASE_TYPE
 (*
	tpdTASK_HOOK_CODE
)( * );

85 #i‚de‡
c⁄figUSE_PREEMPTION


86 #îr‹ 
Missög
 
deföôi⁄
: 
c⁄figUSE_PREEMPTION
 
should
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

89 #i‚de‡
c⁄figUSE_IDLE_HOOK


90 #îr‹ 
Missög
 
deföôi⁄
: 
c⁄figUSE_IDLE_HOOK
 
should
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

93 #i‚de‡
c⁄figUSE_TICK_HOOK


94 #îr‹ 
Missög
 
deföôi⁄
: 
c⁄figUSE_TICK_HOOK
 
should
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

97 #i‚de‡
c⁄figUSE_CO_ROUTINES


98 #îr‹ 
Missög
 
deföôi⁄
: 
c⁄figUSE_CO_ROUTINES
 
should
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

101 #i‚de‡
INCLUDE_vTaskPri‹ôySë


102 #îr‹ 
Missög
 
deföôi⁄
: 
INCLUDE_vTaskPri‹ôySë
 
should
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

105 #i‚de‡
INCLUDE_uxTaskPri‹ôyGë


106 #îr‹ 
Missög
 
deföôi⁄
: 
INCLUDE_uxTaskPri‹ôyGë
 
should
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

109 #i‚de‡
INCLUDE_vTaskDñëe


110 #îr‹ 
Missög
 
deföôi⁄
: 
INCLUDE_vTaskDñëe
 
should
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

113 #i‚de‡
INCLUDE_vTaskCÀ™UpResour˚s


114 #îr‹ 
Missög
 
deföôi⁄
: 
INCLUDE_vTaskCÀ™UpResour˚s
 
should
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

117 #i‚de‡
INCLUDE_vTaskSu•íd


118 #îr‹ 
Missög
 
deföôi⁄
: 
INCLUDE_vTaskSu•íd
 
should
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

121 #i‚de‡
INCLUDE_vTaskDñayU¡û


122 #îr‹ 
Missög
 
deföôi⁄
: 
INCLUDE_vTaskDñayU¡û
 
should
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

125 #i‚de‡
INCLUDE_vTaskDñay


126 #îr‹ 
Missög
 
deföôi⁄
: 
INCLUDE_vTaskDñay
 
should
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

129 #i‚de‡
c⁄figUSE_16_BIT_TICKS


130 #îr‹ 
Missög
 
deföôi⁄
: 
c⁄figUSE_16_BIT_TICKS
 
should
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

133 #i‚de‡
c⁄figUSE_APPLICATION_TASK_TAG


134 
	#c⁄figUSE_APPLICATION_TASK_TAG
 0

	)

137 #i‚de‡
INCLUDE_uxTaskGëSèckHighW©îM¨k


138 
	#INCLUDE_uxTaskGëSèckHighW©îM¨k
 0

	)

141 #i‚de‡
c⁄figUSE_RECURSIVE_MUTEXES


142 
	#c⁄figUSE_RECURSIVE_MUTEXES
 0

	)

145 #i‚de‡
c⁄figUSE_MUTEXES


146 
	#c⁄figUSE_MUTEXES
 0

	)

149 #i‚de‡
c⁄figUSE_COUNTING_SEMAPHORES


150 
	#c⁄figUSE_COUNTING_SEMAPHORES
 0

	)

153 #i‚de‡
c⁄figUSE_ALTERNATIVE_API


154 
	#c⁄figUSE_ALTERNATIVE_API
 0

	)

157 #i‚de‡
p‹tCRITICAL_NESTING_IN_TCB


158 
	#p‹tCRITICAL_NESTING_IN_TCB
 0

	)

161 #i‚de‡
c⁄figMAX_TASK_NAME_LEN


162 
	#c⁄figMAX_TASK_NAME_LEN
 16

	)

165 #i‚de‡
c⁄figIDLE_SHOULD_YIELD


166 
	#c⁄figIDLE_SHOULD_YIELD
 1

	)

169 #i‡
c⁄figMAX_TASK_NAME_LEN
 < 1

170 #unde‡
c⁄figMAX_TASK_NAME_LEN


171 
	#c⁄figMAX_TASK_NAME_LEN
 1

	)

174 #i‚de‡
INCLUDE_xTaskResumeFromISR


175 
	#INCLUDE_xTaskResumeFromISR
 1

	)

178 #i‚de‡
INCLUDE_xTaskGëScheduÀrSèã


179 
	#INCLUDE_xTaskGëScheduÀrSèã
 0

	)

182 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

185 #unde‡
INCLUDE_xTaskGëCuºítTaskH™dÀ


186 
	#INCLUDE_xTaskGëCuºítTaskH™dÀ
 1

	)

188 #i‚de‡
INCLUDE_xTaskGëCuºítTaskH™dÀ


189 
	#INCLUDE_xTaskGëCuºítTaskH™dÀ
 0

	)

194 #i‚de‡
p‹tSET_INTERRUPT_MASK_FROM_ISR


195 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë0

	)

198 #i‚de‡
p‹tCLEAR_INTERRUPT_MASK_FROM_ISR


199 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedSètusVÆue
 ) ( Ë
	)
uxSavedStatusValue

203 #i‚de‡
c⁄figQUEUE_REGISTRY_SIZE


204 
	#c⁄figQUEUE_REGISTRY_SIZE
 0

	)

207 #i‡
c⁄figQUEUE_REGISTRY_SIZE
 < 1

208 
	#c⁄figQUEUE_REGISTRY_SIZE
 0

	)

209 
	#vQueueAddToRegi°ry
–
xQueue
, 
pcName
 )

	)

210 
	#vQueueUƒegi°îQueue
–
xQueue
 )

	)

215 #i‚de‡
åa˚START


218 
	#åa˚START
()

	)

221 #i‚de‡
åa˚END


224 
	#åa˚END
()

	)

227 #i‚de‡
åa˚TASK_SWITCHED_IN


230 
	#åa˚TASK_SWITCHED_IN
()

	)

233 #i‚de‡
åa˚TASK_SWITCHED_OUT


236 
	#åa˚TASK_SWITCHED_OUT
()

	)

239 #i‚de‡
åa˚BLOCKING_ON_QUEUE_RECEIVE


244 
	#åa˚BLOCKING_ON_QUEUE_RECEIVE
–
pxQueue
 )

	)

247 #i‚de‡
åa˚BLOCKING_ON_QUEUE_SEND


252 
	#åa˚BLOCKING_ON_QUEUE_SEND
–
pxQueue
 )

	)

255 #i‚de‡
c⁄figCHECK_FOR_STACK_OVERFLOW


256 
	#c⁄figCHECK_FOR_STACK_OVERFLOW
 0

	)

261 #i‚de‡
åa˚QUEUE_CREATE


262 
	#åa˚QUEUE_CREATE
–
pxNewQueue
 )

	)

265 #i‚de‡
åa˚QUEUE_CREATE_FAILED


266 
	#åa˚QUEUE_CREATE_FAILED
()

	)

269 #i‚de‡
åa˚CREATE_MUTEX


270 
	#åa˚CREATE_MUTEX
–
pxNewQueue
 )

	)

273 #i‚de‡
åa˚CREATE_MUTEX_FAILED


274 
	#åa˚CREATE_MUTEX_FAILED
()

	)

277 #i‚de‡
åa˚GIVE_MUTEX_RECURSIVE


278 
	#åa˚GIVE_MUTEX_RECURSIVE
–
pxMuãx
 )

	)

281 #i‚de‡
åa˚GIVE_MUTEX_RECURSIVE_FAILED


282 
	#åa˚GIVE_MUTEX_RECURSIVE_FAILED
–
pxMuãx
 )

	)

285 #i‚de‡
åa˚TAKE_MUTEX_RECURSIVE


286 
	#åa˚TAKE_MUTEX_RECURSIVE
–
pxMuãx
 )

	)

289 #i‚de‡
åa˚CREATE_COUNTING_SEMAPHORE


290 
	#åa˚CREATE_COUNTING_SEMAPHORE
()

	)

293 #i‚de‡
åa˚CREATE_COUNTING_SEMAPHORE_FAILED


294 
	#åa˚CREATE_COUNTING_SEMAPHORE_FAILED
()

	)

297 #i‚de‡
åa˚QUEUE_SEND


298 
	#åa˚QUEUE_SEND
–
pxQueue
 )

	)

301 #i‚de‡
åa˚QUEUE_SEND_FAILED


302 
	#åa˚QUEUE_SEND_FAILED
–
pxQueue
 )

	)

305 #i‚de‡
åa˚QUEUE_RECEIVE


306 
	#åa˚QUEUE_RECEIVE
–
pxQueue
 )

	)

309 #i‚de‡
åa˚QUEUE_PEEK


310 
	#åa˚QUEUE_PEEK
–
pxQueue
 )

	)

313 #i‚de‡
åa˚QUEUE_RECEIVE_FAILED


314 
	#åa˚QUEUE_RECEIVE_FAILED
–
pxQueue
 )

	)

317 #i‚de‡
åa˚QUEUE_SEND_FROM_ISR


318 
	#åa˚QUEUE_SEND_FROM_ISR
–
pxQueue
 )

	)

321 #i‚de‡
åa˚QUEUE_SEND_FROM_ISR_FAILED


322 
	#åa˚QUEUE_SEND_FROM_ISR_FAILED
–
pxQueue
 )

	)

325 #i‚de‡
åa˚QUEUE_RECEIVE_FROM_ISR


326 
	#åa˚QUEUE_RECEIVE_FROM_ISR
–
pxQueue
 )

	)

329 #i‚de‡
åa˚QUEUE_RECEIVE_FROM_ISR_FAILED


330 
	#åa˚QUEUE_RECEIVE_FROM_ISR_FAILED
–
pxQueue
 )

	)

333 #i‚de‡
åa˚QUEUE_DELETE


334 
	#åa˚QUEUE_DELETE
–
pxQueue
 )

	)

337 #i‚de‡
åa˚TASK_CREATE


338 
	#åa˚TASK_CREATE
–
pxNewTCB
 )

	)

341 #i‚de‡
åa˚TASK_CREATE_FAILED


342 
	#åa˚TASK_CREATE_FAILED
–
pxNewTCB
 )

	)

345 #i‚de‡
åa˚TASK_DELETE


346 
	#åa˚TASK_DELETE
–
pxTaskToDñëe
 )

	)

349 #i‚de‡
åa˚TASK_DELAY_UNTIL


350 
	#åa˚TASK_DELAY_UNTIL
()

	)

353 #i‚de‡
åa˚TASK_DELAY


354 
	#åa˚TASK_DELAY
()

	)

357 #i‚de‡
åa˚TASK_PRIORITY_SET


358 
	#åa˚TASK_PRIORITY_SET
–
pxTask
, 
uxNewPri‹ôy
 )

	)

361 #i‚de‡
åa˚TASK_SUSPEND


362 
	#åa˚TASK_SUSPEND
–
pxTaskToSu•íd
 )

	)

365 #i‚de‡
åa˚TASK_RESUME


366 
	#åa˚TASK_RESUME
–
pxTaskToResume
 )

	)

369 #i‚de‡
åa˚TASK_RESUME_FROM_ISR


370 
	#åa˚TASK_RESUME_FROM_ISR
–
pxTaskToResume
 )

	)

373 #i‚de‡
åa˚TASK_INCREMENT_TICK


374 
	#åa˚TASK_INCREMENT_TICK
–
xTickCou¡
 )

	)

	@Libraries/FreeRTOS/Source/include/StackMacros.h

52 #i‚de‡
STACK_MACROS_H


53 
	#STACK_MACROS_H


	)

71 #if–
c⁄figCHECK_FOR_STACK_OVERFLOW
 == 0 )

74 
	#èskFIRST_CHECK_FOR_STACK_OVERFLOW
()

	)

75 
	#èskSECOND_CHECK_FOR_STACK_OVERFLOW
()

	)

80 #if–
c⁄figCHECK_FOR_STACK_OVERFLOW
 == 1 )

84 
	#èskSECOND_CHECK_FOR_STACK_OVERFLOW
()

	)

89 #if––
c⁄figCHECK_FOR_STACK_OVERFLOW
 > 0 ) && ( 
p‹tSTACK_GROWTH
 < 0 ) )

92 
	#èskFIRST_CHECK_FOR_STACK_OVERFLOW
() \

94 
	`vAµliˇti⁄SèckOvîÊowHook
–
xTaskH™dÀ
 *
pxTask
, sig√d 
p‹tCHAR
 *
pcTaskName
 ); \

97 if–
pxCuºítTCB
->
pxT›OfSèck
 <pxCuºítTCB->
pxSèck
 ) \

99 
	`vAµliˇti⁄SèckOvîÊowHook
––
xTaskH™dÀ
 ) 
pxCuºítTCB
,ÖxCuºítTCB->
pcTaskName
 ); \

101 }

	)

106 #if––
c⁄figCHECK_FOR_STACK_OVERFLOW
 > 0 ) && ( 
p‹tSTACK_GROWTH
 > 0 ) )

109 
	#èskFIRST_CHECK_FOR_STACK_OVERFLOW
() \

111 
	`vAµliˇti⁄SèckOvîÊowHook
–
xTaskH™dÀ
 *
pxTask
, sig√d 
p‹tCHAR
 *
pcTaskName
 ); \

114 if–
pxCuºítTCB
->
pxT›OfSèck
 >pxCuºítTCB->
pxEndOfSèck
 ) \

116 
	`vAµliˇti⁄SèckOvîÊowHook
––
xTaskH™dÀ
 ) 
pxCuºítTCB
,ÖxCuºítTCB->
pcTaskName
 ); \

118 }

	)

123 #if––
c⁄figCHECK_FOR_STACK_OVERFLOW
 > 1 ) && ( 
p‹tSTACK_GROWTH
 < 0 ) )

125 
	#èskSECOND_CHECK_FOR_STACK_OVERFLOW
() \

127 
	`vAµliˇti⁄SèckOvîÊowHook
–
xTaskH™dÀ
 *
pxTask
, sig√d 
p‹tCHAR
 *
pcTaskName
 ); \

128 c⁄° 
p‹tCHAR
 
ucEx≥˘edSèckByãs
[] = { 
tskSTACK_FILL_BYTE
,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE, \

129 
tskSTACK_FILL_BYTE
,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE, \

130 
tskSTACK_FILL_BYTE
,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE, \

131 
tskSTACK_FILL_BYTE
,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE, \

132 
tskSTACK_FILL_BYTE
,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE }; \

136 if–
	`memcmp
––* ) 
pxCuºítTCB
->
pxSèck
, ( * ) 
ucEx≥˘edSèckByãs
, ( ucExpectedStackBytes ) ) != 0 ) \

138 
	`vAµliˇti⁄SèckOvîÊowHook
––
xTaskH™dÀ
 ) 
pxCuºítTCB
,ÖxCuºítTCB->
pcTaskName
 ); \

140 }

	)

145 #if––
c⁄figCHECK_FOR_STACK_OVERFLOW
 > 1 ) && ( 
p‹tSTACK_GROWTH
 > 0 ) )

147 
	#èskSECOND_CHECK_FOR_STACK_OVERFLOW
() \

149 
	`vAµliˇti⁄SèckOvîÊowHook
–
xTaskH™dÀ
 *
pxTask
, sig√d 
p‹tCHAR
 *
pcTaskName
 ); \

150 
p‹tCHAR
 *
pcEndOfSèck
 = (Ö‹tCHAR * ) 
pxCuºítTCB
->
pxEndOfSèck
; \

151 c⁄° 
p‹tCHAR
 
ucEx≥˘edSèckByãs
[] = { 
tskSTACK_FILL_BYTE
,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE, \

152 
tskSTACK_FILL_BYTE
,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE, \

153 
tskSTACK_FILL_BYTE
,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE, \

154 
tskSTACK_FILL_BYTE
,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE, \

155 
tskSTACK_FILL_BYTE
,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE }; \

158 
pcEndOfSèck
 -–
ucEx≥˘edSèckByãs
 ); \

161 if–
	`memcmp
––* ) 
pcEndOfSèck
, ( * ) 
ucEx≥˘edSèckByãs
, ( ucExpectedStackBytes ) ) != 0 ) \

163 
	`vAµliˇti⁄SèckOvîÊowHook
––
xTaskH™dÀ
 ) 
pxCuºítTCB
,ÖxCuºítTCB->
pcTaskName
 ); \

165 }

	)

	@Libraries/FreeRTOS/Source/include/croutine.h

52 #i‚de‡
INC_FREERTOS_H


53 #îr‹ "#ö˛udêFªeRTOS.h" 
mu°
 
≠≥¨
 
ö
 
sour˚
 
fûes
 
bef‹e
 "#include croutine.h"

59 #i‚de‡
CO_ROUTINE_H


60 
	#CO_ROUTINE_H


	)

62 
	~"li°.h
"

64 #ifde‡
__˝lu•lus


71 * 
	txCoRoutöeH™dÀ
;

74 (*
¸COROUTINE_CODE
)–
	txCoRoutöeH™dÀ
, 
	tp‹tBASE_TYPE
 );

76 
	sc‹CoRoutöeC⁄åﬁBlock


78 
¸COROUTINE_CODE
 
pxCoRoutöeFun˘i⁄
;

79 
xLi°Iãm
 
xGíîicLi°Iãm
;

80 
xLi°Iãm
 
xEvítLi°Iãm
;

81 
p‹tBASE_TYPE
 
uxPri‹ôy
;

82 
p‹tBASE_TYPE
 
uxIndex
;

83 
p‹tSHORT
 
uxSèã
;

84 } 
	tc‹CRCB
;

158 sig√d 
p‹tBASE_TYPE
 
xCoRoutöeCª©e
–
¸COROUTINE_CODE
 
pxCoRoutöeCode
, p‹tBASE_TYPE 
uxPri‹ôy
, p‹tBASE_TYPE 
uxIndex
 );

200 
vCoRoutöeScheduÀ
( );

231 
	#¸START
–
pxCRCB
 )  ( ( 
c‹CRCB
 * )pxCRCB )->
uxSèã
 ) { 0:

	)

262 
	#¸END
(Ë}

	)

268 
	#¸SET_STATE0
–
xH™dÀ
 ) ( ( 
c‹CRCB
 * )xH™dÀ)->
uxSèã
 = (
__LINE__
 * 2); ; (__LINE__ * 2):

	)

269 
	#¸SET_STATE1
–
xH™dÀ
 ) ( ( 
c‹CRCB
 * )xH™dÀ)->
uxSèã
 = ((
__LINE__
 * 2)+1); ; ((__LINE__ * 2)+1):

	)

317 
	#¸DELAY
–
xH™dÀ
, 
xTicksToDñay
 ) \

318 if–
xTicksToDñay
 > 0 ) \

320 
	`vCoRoutöeAddToDñayedLi°
–
xTicksToDñay
, 
NULL
 ); \

322 
	`¸SET_STATE0
–
xH™dÀ
 );

	)

407 
	#¸QUEUE_SEND
–
xH™dÀ
, 
pxQueue
, 
pvIãmToQueue
, 
xTicksToWaô
, 
pxResu…
 ) \

409 *
pxResu…
 = 
	`xQueueCRSíd
–
pxQueue
, 
pvIãmToQueue
, 
xTicksToWaô
 ); \

410 if–*
pxResu…
 =
îrQUEUE_BLOCKED
 ) \

412 
	`¸SET_STATE0
–
xH™dÀ
 ); \

413 *
pxResu…
 = 
	`xQueueCRSíd
–
pxQueue
, 
pvIãmToQueue
, 0 ); \

415 if–*
pxResu…
 =
îrQUEUE_YIELD
 ) \

417 
	`¸SET_STATE1
–
xH™dÀ
 ); \

418 *
pxResu…
 = 
pdPASS
; \

420 }

	)

499 
	#¸QUEUE_RECEIVE
–
xH™dÀ
, 
pxQueue
, 
pvBuf„r
, 
xTicksToWaô
, 
pxResu…
 ) \

501 *
pxResu…
 = 
	`xQueueCRRe˚ive
–
pxQueue
, 
pvBuf„r
, 
xTicksToWaô
 ); \

502 if–*
pxResu…
 =
îrQUEUE_BLOCKED
 ) \

504 
	`¸SET_STATE0
–
xH™dÀ
 ); \

505 *
pxResu…
 = 
	`xQueueCRRe˚ive
–
pxQueue
, 
pvBuf„r
, 0 ); \

507 if–*
pxResu…
 =
îrQUEUE_YIELD
 ) \

509 
	`¸SET_STATE1
–
xH™dÀ
 ); \

510 *
pxResu…
 = 
pdPASS
; \

512 }

	)

608 
	#¸QUEUE_SEND_FROM_ISR
–
pxQueue
, 
pvIãmToQueue
, 
xCoRoutöePªviou¶yWokí
 ) 
	`xQueueCRSídFromISR
–pxQueue,ÖvIãmToQueue, xCoRoutöePªviou¶yWokí )

	)

721 
	#¸QUEUE_RECEIVE_FROM_ISR
–
pxQueue
, 
pvBuf„r
, 
pxCoRoutöeWokí
 ) 
	`xQueueCRRe˚iveFromISR
–pxQueue,ÖvBuf„r,ÖxCoRoutöeWokí )

	)

732 
vCoRoutöeAddToDñayedLi°
–
p‹tTickTy≥
 
xTicksToDñay
, 
xLi°
 *
pxEvítLi°
 );

741 sig√d 
p‹tBASE_TYPE
 
xCoRoutöeRemoveFromEvítLi°
–c⁄° 
xLi°
 *
pxEvítLi°
 );

743 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/include/list.h

87 #i‚de‡
LIST_H


88 
	#LIST_H


	)

90 #ifde‡
__˝lu•lus


96 
	sxLIST_ITEM


98 
p‹tTickTy≥
 
xIãmVÆue
;

99 vﬁ©ûê
xLIST_ITEM
 * 
pxNext
;

100 vﬁ©ûê
xLIST_ITEM
 * 
pxPªvious
;

101 * 
pvOw√r
;

102 * 
pvC⁄èöî
;

104 
xLIST_ITEM
 
	txLi°Iãm
;

106 
	sxMINI_LIST_ITEM


108 
p‹tTickTy≥
 
xIãmVÆue
;

109 vﬁ©ûê
xLIST_ITEM
 *
pxNext
;

110 vﬁ©ûê
xLIST_ITEM
 *
pxPªvious
;

112 
xMINI_LIST_ITEM
 
	txMöiLi°Iãm
;

117 
	sxLIST


119 vﬁ©ûê
p‹tBASE_TYPE
 
uxNumbîOfIãms
;

120 vﬁ©ûê
xLi°Iãm
 * 
pxIndex
;

121 vﬁ©ûê
xMöiLi°Iãm
 
xLi°End
;

122 } 
	txLi°
;

131 
	#li°SET_LIST_ITEM_OWNER
–
pxLi°Iãm
, 
pxOw√r
 ) (ÖxLi°Iãm )->
pvOw√r
 = ( * ) 
	)
pxOwner

140 
	#li°SET_LIST_ITEM_VALUE
–
pxLi°Iãm
, 
xVÆue
 ) (ÖxLi°Iãm )->
xIãmVÆue
 = 
	)
xValue

150 
	#li°GET_LIST_ITEM_VALUE
–
pxLi°Iãm
 ) ( (ÖxLi°Iãm )->
xIãmVÆue
 )

	)

159 
	#li°LIST_IS_EMPTY
–
pxLi°
 ) ( (ÖxLi° )->
uxNumbîOfIãms
 =–
p‹tBASE_TYPE
 ) 0 )

	)

164 
	#li°CURRENT_LIST_LENGTH
–
pxLi°
 ) ( (ÖxLi° )->
uxNumbîOfIãms
 )

	)

185 
	#li°GET_OWNER_OF_NEXT_ENTRY
–
pxTCB
, 
pxLi°
 ) \

187 
xLi°
 * c⁄° 
pxC⁄°Li°
 = 
pxLi°
; \

190 –
pxC⁄°Li°
 )->
pxIndex
 = (ÖxC⁄°Li° )->pxIndex->
pxNext
; \

191 if––
pxC⁄°Li°
 )->
pxIndex
 =–
xLi°Iãm
 * ) &––pxC⁄°Li° )->
xLi°End
 ) ) \

193 –
pxC⁄°Li°
 )->
pxIndex
 = (ÖxC⁄°Li° )->pxIndex->
pxNext
; \

195 
pxTCB
 = ( 
pxC⁄°Li°
 )->
pxIndex
->
pvOw√r
; \

196 }

	)

215 
	#li°GET_OWNER_OF_HEAD_ENTRY
–
pxLi°
 ) ( (ÖxLi°->
uxNumbîOfIãms
 !–
p‹tBASE_TYPE
 ) 0 ) ? ( (&–pxLi°->
xLi°End
 ))->
pxNext
->
pvOw√r
 ) : ( 
NULL
 ) )

	)

227 
	#li°IS_CONTAINED_WITHIN
–
pxLi°
, 
pxLi°Iãm
 ) ( (ÖxLi°Iãm )->
pvC⁄èöî
 =–* )ÖxLi° )

	)

239 
vLi°Inôüli£
–
xLi°
 *
pxLi°
 );

250 
vLi°Inôüli£Iãm
–
xLi°Iãm
 *
pxIãm
 );

263 
vLi°In£π
–
xLi°
 *
pxLi°
, 
xLi°Iãm
 *
pxNewLi°Iãm
 );

284 
vLi°In£πEnd
–
xLi°
 *
pxLi°
, 
xLi°Iãm
 *
pxNewLi°Iãm
 );

296 
vLi°Remove
–
xLi°Iãm
 *
pxIãmToRemove
 );

298 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/include/portable.h

56 #i‚de‡
PORTABLE_H


57 
	#PORTABLE_H


	)

61 #ifde‡
OPEN_WATCOM_INDUSTRIAL_PC_PORT


62 
	~"..\..\Sour˚\p‹èbÀ\ow©com\16bôdos\pc\p‹tma¸o.h
"

63 –
__öãºu±
 
	t__Ár
 *
	tpxISR
 )();

66 #ifde‡
OPEN_WATCOM_FLASH_LITE_186_PORT


67 
	~"..\..\Sour˚\p‹èbÀ\ow©com\16bôdos\Êsh186\p‹tma¸o.h
"

68 –
__öãºu±
 
	t__Ár
 *
	tpxISR
 )();

71 #ifde‡
GCC_MEGA_AVR


72 
	~"../p‹èbÀ/GCC/ATMega323/p‹tma¸o.h
"

75 #ifde‡
IAR_MEGA_AVR


76 
	~"../p‹èbÀ/IAR/ATMega323/p‹tma¸o.h
"

79 #ifde‡
MPLAB_PIC24_PORT


80 
	~"..\..\Sour˚\p‹èbÀ\MPLAB\PIC24_dsPIC\p‹tma¸o.h
"

83 #ifde‡
MPLAB_DSPIC_PORT


84 
	~"..\..\Sour˚\p‹èbÀ\MPLAB\PIC24_dsPIC\p‹tma¸o.h
"

87 #ifde‡
MPLAB_PIC18F_PORT


88 
	~"..\..\Sour˚\p‹èbÀ\MPLAB\PIC18F\p‹tma¸o.h
"

91 #ifde‡
MPLAB_PIC32MX_PORT


92 
	~"..\..\Sour˚\p‹èbÀ\MPLAB\PIC32MX\p‹tma¸o.h
"

95 #ifde‡
_FEDPICC


96 
	~"libFªeRTOS/In˛ude/p‹tma¸o.h
"

99 #ifde‡
SDCC_CYGNAL


100 
	~"../../Sour˚/p‹èbÀ/SDCC/Cyg«l/p‹tma¸o.h
"

103 #ifde‡
GCC_ARM7


104 
	~"../../Sour˚/p‹èbÀ/GCC/ARM7_LPC2000/p‹tma¸o.h
"

107 #ifde‡
GCC_ARM7_ECLIPSE


108 
	~"p‹tma¸o.h
"

111 #ifde‡
ROWLEY_LPC23xx


112 
	~"../../Sour˚/p‹èbÀ/GCC/ARM7_LPC23xx/p‹tma¸o.h
"

115 #ifde‡
IAR_MSP430


116 
	~"..\..\Sour˚\p‹èbÀ\IAR\MSP430\p‹tma¸o.h
"

119 #ifde‡
GCC_MSP430


120 
	~"../../Sour˚/p‹èbÀ/GCC/MSP430F449/p‹tma¸o.h
"

123 #ifde‡
ROWLEY_MSP430


124 
	~"../../Sour˚/p‹èbÀ/RowÀy/MSP430F449/p‹tma¸o.h
"

127 #ifde‡
ARM7_LPC21xx_KEIL_RVDS


128 
	~"..\..\Sour˚\p‹èbÀ\RVDS\ARM7_LPC21xx\p‹tma¸o.h
"

131 #ifde‡
SAM7_GCC


132 
	~"../../Sour˚/p‹èbÀ/GCC/ARM7_AT91SAM7S/p‹tma¸o.h
"

135 #ifde‡
SAM7_IAR


136 
	~"..\..\Sour˚\p‹èbÀ\IAR\AtmñSAM7S64\p‹tma¸o.h
"

139 #ifde‡
SAM9XE_IAR


140 
	~"..\..\Sour˚\p‹èbÀ\IAR\AtmñSAM9XE\p‹tma¸o.h
"

143 #ifde‡
LPC2000_IAR


144 
	~"..\..\Sour˚\p‹èbÀ\IAR\LPC2000\p‹tma¸o.h
"

147 #ifde‡
STR71X_IAR


148 
	~"..\..\Sour˚\p‹èbÀ\IAR\STR71x\p‹tma¸o.h
"

151 #ifde‡
STR75X_IAR


152 
	~"..\..\Sour˚\p‹èbÀ\IAR\STR75x\p‹tma¸o.h
"

155 #ifde‡
STR75X_GCC


156 
	~"..\..\Sour˚\p‹èbÀ\GCC\STR75x\p‹tma¸o.h
"

159 #ifde‡
STR91X_IAR


160 
	~"..\..\Sour˚\p‹èbÀ\IAR\STR91x\p‹tma¸o.h
"

163 #ifde‡
GCC_H8S


164 
	~"../../Sour˚/p‹èbÀ/GCC/H8S2329/p‹tma¸o.h
"

167 #ifde‡
GCC_AT91FR40008


168 
	~"../../Sour˚/p‹èbÀ/GCC/ARM7_AT91FR40008/p‹tma¸o.h
"

171 #ifde‡
RVDS_ARMCM3_LM3S102


172 
	~"../../Sour˚/p‹èbÀ/RVDS/ARM_CM3/p‹tma¸o.h
"

175 #ifde‡
GCC_ARMCM3_LM3S102


176 
	~"../../Sour˚/p‹èbÀ/GCC/ARM_CM3/p‹tma¸o.h
"

179 #ifde‡
GCC_ARMCM3


180 
	~"../../Sour˚/p‹èbÀ/GCC/ARM_CM3/p‹tma¸o.h
"

183 #ifde‡
IAR_ARM_CM3


184 
	~"../../Sour˚/p‹èbÀ/IAR/ARM_CM3/p‹tma¸o.h
"

187 #ifde‡
IAR_ARMCM3_LM


188 
	~"../../Sour˚/p‹èbÀ/IAR/ARM_CM3/p‹tma¸o.h
"

191 #ifde‡
HCS12_CODE_WARRIOR


192 
	~"../../Sour˚/p‹èbÀ/CodeW¨ri‹/HCS12/p‹tma¸o.h
"

195 #ifde‡
MICROBLAZE_GCC


196 
	~"../../Sour˚/p‹èbÀ/GCC/Mi¸oBœze/p‹tma¸o.h
"

199 #ifde‡
TERN_EE


200 
	~"..\..\Sour˚\p‹èbÀ\P¨adigm\Tîn_EE\smÆl\p‹tma¸o.h
"

203 #ifde‡
GCC_HCS12


204 
	~"../../Sour˚/p‹èbÀ/GCC/HCS12/p‹tma¸o.h
"

207 #ifde‡
GCC_MCF5235


208 
	~"../../Sour˚/p‹èbÀ/GCC/MCF5235/p‹tma¸o.h
"

211 #ifde‡
COLDFIRE_V2_GCC


212 
	~"../../../Sour˚/p‹èbÀ/GCC/CﬁdFúe_V2/p‹tma¸o.h
"

215 #ifde‡
COLDFIRE_V2_CODEWARRIOR


216 
	~"../../Sour˚/p‹èbÀ/CodeW¨ri‹/CﬁdFúe_V2/p‹tma¸o.h
"

219 #ifde‡
GCC_PPC405


220 
	~"../../Sour˚/p‹èbÀ/GCC/PPC405_Xûöx/p‹tma¸o.h
"

223 #ifde‡
_16FX_SOFTUNE


224 
	~"..\..\Sour˚\p‹èbÀ\So·u√\MB96340\p‹tma¸o.h
"

227 #ifde‡
BCC_INDUSTRIAL_PC_PORT


230 
	~"‰c⁄fig.h
"

231 
	~"..\p‹èbÀ\BCC\16BôDOS\PC\¥tma¸o.h
"

232 –
__öãºu±
 
	t__Ár
 *
	tpxISR
 )();

235 #ifde‡
BCC_FLASH_LITE_186_PORT


238 
	~"‰c⁄fig.h
"

239 
	~"..\p‹èbÀ\BCC\16BôDOS\Êsh186\¥tma¸o.h
"

240 –
__öãºu±
 
	t__Ár
 *
	tpxISR
 )();

243 #ifde‡
__GNUC__


244 #ifde‡
__AVR32_AVR32A__


245 
	~"p‹tma¸o.h
"

249 #ifde‡
__ICCAVR32__


250 #ifde‡
__CORE__


251 #i‡
__CORE__
 =
__AVR32A__


252 
	~"p‹tma¸o.h
"

257 #ifde‡
__91467D


258 
	~"p‹tma¸o.h
"

261 #ifde‡
__96340


262 
	~"p‹tma¸o.h
"

266 #ifde‡
__IAR_V850ES_Fx3__


267 
	~"../../Sour˚/p‹èbÀ/IAR/V850ES/p‹tma¸o.h
"

270 #ifde‡
__IAR_V850ES_Jx3__


271 
	~"../../Sour˚/p‹èbÀ/IAR/V850ES/p‹tma¸o.h
"

274 #ifde‡
__IAR_V850ES_Jx3_L__


275 
	~"../../Sour˚/p‹èbÀ/IAR/V850ES/p‹tma¸o.h
"

278 #ifde‡
__IAR_V850ES_Jx2__


279 
	~"../../Sour˚/p‹èbÀ/IAR/V850ES/p‹tma¸o.h
"

282 #ifde‡
__IAR_V850ES_Hx2__


283 
	~"../../Sour˚/p‹èbÀ/IAR/V850ES/p‹tma¸o.h
"

286 #ifde‡
__IAR_78K0R_Kx3__


287 
	~"../../Sour˚/p‹èbÀ/IAR/78K0R/p‹tma¸o.h
"

290 #ifde‡
__IAR_78K0R_Kx3L__


291 
	~"../../Sour˚/p‹èbÀ/IAR/78K0R/p‹tma¸o.h
"

294 #ifde‡
__˝lu•lus


303 
p‹tSTACK_TYPE
 *
pxP‹tInôüli£Sèck
–p‹tSTACK_TYPE *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 );

308 *
pvP‹tMÆloc
–
size_t
 
xSize
 );

309 
vP‹tFªe
–*
pv
 );

310 
vP‹tInôüli£Blocks
( );

316 
p‹tBASE_TYPE
 
xP‹tSèπScheduÀr
( );

323 
vP‹tEndScheduÀr
( );

325 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/include/projdefs.h

52 #i‚de‡
PROJDEFS_H


53 
	#PROJDEFS_H


	)

56 (*
	tpdTASK_CODE
)( * );

58 
	#pdTRUE
 ( 1 )

	)

59 
	#pdFALSE
 ( 0 )

	)

61 
	#pdPASS
 ( 1 )

	)

62 
	#pdFAIL
 ( 0 )

	)

63 
	#îrQUEUE_EMPTY
 ( 0 )

	)

64 
	#îrQUEUE_FULL
 ( 0 )

	)

67 
	#îrCOULD_NOT_ALLOCATE_REQUIRED_MEMORY
 ( -1 )

	)

68 
	#îrNO_TASK_TO_RUN
 ( -2 )

	)

69 
	#îrQUEUE_BLOCKED
 ( -4 )

	)

70 
	#îrQUEUE_YIELD
 ( -5 )

	)

	@Libraries/FreeRTOS/Source/include/queue.h

52 #i‚de‡
INC_FREERTOS_H


53 #îr‹ "#ö˛udêFªeRTOS.h" 
mu°
 
≠≥¨
 
ö
 
sour˚
 
fûes
 
bef‹e
 "#include queue.h"

59 #i‚de‡
QUEUE_H


60 
	#QUEUE_H


	)

62 #ifde‡
__˝lu•lus


65 * 
	txQueueH™dÀ
;

68 
	#queueSEND_TO_BACK
 ( 0 )

	)

69 
	#queueSEND_TO_FRONT
 ( 1 )

	)

128 
xQueueH™dÀ
 
xQueueCª©e
–
p‹tBASE_TYPE
 
uxQueueLígth
, p‹tBASE_TYPE 
uxIãmSize
 );

210 
	#xQueueSídToFr⁄t
–
xQueue
, 
pvIãmToQueue
, 
xTicksToWaô
 ) 
	`xQueueGíîicSíd
–xQueue,ÖvIãmToQueue, xTicksToWaô, 
queueSEND_TO_FRONT
 )

	)

292 
	#xQueueSídToBack
–
xQueue
, 
pvIãmToQueue
, 
xTicksToWaô
 ) 
	`xQueueGíîicSíd
–xQueue,ÖvIãmToQueue, xTicksToWaô, 
queueSEND_TO_BACK
 )

	)

376 
	#xQueueSíd
–
xQueue
, 
pvIãmToQueue
, 
xTicksToWaô
 ) 
	`xQueueGíîicSíd
–xQueue,ÖvIãmToQueue, xTicksToWaô, 
queueSEND_TO_BACK
 )

	)

464 sig√d 
p‹tBASE_TYPE
 
xQueueGíîicSíd
–
xQueueH™dÀ
 
xQueue
, c⁄° * c⁄° 
pvIãmToQueue
, 
p‹tTickTy≥
 
xTicksToWaô
,Ö‹tBASE_TYPE 
xC›yPosôi⁄
 );

558 
	#xQueuePìk
–
xQueue
, 
pvBuf„r
, 
xTicksToWaô
 ) 
	`xQueueGíîicRe˚ive
–xQueue,ÖvBuf„r, xTicksToWaô, 
pdTRUE
 )

	)

651 
	#xQueueRe˚ive
–
xQueue
, 
pvBuf„r
, 
xTicksToWaô
 ) 
	`xQueueGíîicRe˚ive
–xQueue,ÖvBuf„r, xTicksToWaô, 
pdFALSE
 )

	)

750 sig√d 
p‹tBASE_TYPE
 
xQueueGíîicRe˚ive
–
xQueueH™dÀ
 
xQueue
, * c⁄° 
pvBuf„r
, 
p‹tTickTy≥
 
xTicksToWaô
,Ö‹tBASE_TYPE 
xJu°Pìk
 );

765 
p‹tBASE_TYPE
 
uxQueueMesßgesWaôög
–c⁄° 
xQueueH™dÀ
 
xQueue
 );

779 
vQueueDñëe
–
xQueueH™dÀ
 
xQueue
 );

849 
	#xQueueSídToFr⁄tFromISR
–
pxQueue
, 
pvIãmToQueue
, 
pxHighîPri‹ôyTaskWokí
 ) 
	`xQueueGíîicSídFromISR
–pxQueue,ÖvIãmToQueue,ÖxHighîPri‹ôyTaskWokí, 
queueSEND_TO_FRONT
 )

	)

920 
	#xQueueSídToBackFromISR
–
pxQueue
, 
pvIãmToQueue
, 
pxHighîPri‹ôyTaskWokí
 ) 
	`xQueueGíîicSídFromISR
–pxQueue,ÖvIãmToQueue,ÖxHighîPri‹ôyTaskWokí, 
queueSEND_TO_BACK
 )

	)

994 
	#xQueueSídFromISR
–
pxQueue
, 
pvIãmToQueue
, 
pxHighîPri‹ôyTaskWokí
 ) 
	`xQueueGíîicSídFromISR
–pxQueue,ÖvIãmToQueue,ÖxHighîPri‹ôyTaskWokí, 
queueSEND_TO_BACK
 )

	)

1072 sig√d 
p‹tBASE_TYPE
 
xQueueGíîicSídFromISR
–
xQueueH™dÀ
 
pxQueue
, c⁄° * c⁄° 
pvIãmToQueue
, sig√dÖ‹tBASE_TYPE *
pxHighîPri‹ôyTaskWokí
,Ö‹tBASE_TYPE 
xC›yPosôi⁄
 );

1161 sig√d 
p‹tBASE_TYPE
 
xQueueRe˚iveFromISR
–
xQueueH™dÀ
 
pxQueue
, * c⁄° 
pvBuf„r
, sig√dÖ‹tBASE_TYPE *
pxTaskWokí
 );

1167 sig√d 
p‹tBASE_TYPE
 
xQueueIsQueueEm±yFromISR
–c⁄° 
xQueueH™dÀ
 
pxQueue
 );

1168 sig√d 
p‹tBASE_TYPE
 
xQueueIsQueueFuŒFromISR
–c⁄° 
xQueueH™dÀ
 
pxQueue
 );

1169 
p‹tBASE_TYPE
 
uxQueueMesßgesWaôögFromISR
–c⁄° 
xQueueH™dÀ
 
pxQueue
 );

1186 sig√d 
p‹tBASE_TYPE
 
xQueueA…GíîicSíd
–
xQueueH™dÀ
 
pxQueue
, c⁄° * c⁄° 
pvIãmToQueue
, 
p‹tTickTy≥
 
xTicksToWaô
,Ö‹tBASE_TYPE 
xC›yPosôi⁄
 );

1187 sig√d 
p‹tBASE_TYPE
 
xQueueA…GíîicRe˚ive
–
xQueueH™dÀ
 
pxQueue
, * c⁄° 
pvBuf„r
, 
p‹tTickTy≥
 
xTicksToWaô
,Ö‹tBASE_TYPE 
xJu°Pìkög
 );

1188 
	#xQueueA…SídToFr⁄t
–
xQueue
, 
pvIãmToQueue
, 
xTicksToWaô
 ) 
	`xQueueA…GíîicSíd
–xQueue,ÖvIãmToQueue, xTicksToWaô, 
queueSEND_TO_FRONT
 )

	)

1189 
	#xQueueA…SídToBack
–
xQueue
, 
pvIãmToQueue
, 
xTicksToWaô
 ) 
	`xQueueA…GíîicSíd
–xQueue,ÖvIãmToQueue, xTicksToWaô, 
queueSEND_TO_BACK
 )

	)

1190 
	#xQueueA…Re˚ive
–
xQueue
, 
pvBuf„r
, 
xTicksToWaô
 ) 
	`xQueueA…GíîicRe˚ive
–xQueue,ÖvBuf„r, xTicksToWaô, 
pdFALSE
 )

	)

1191 
	#xQueueA…Pìk
–
xQueue
, 
pvBuf„r
, 
xTicksToWaô
 ) 
	`xQueueA…GíîicRe˚ive
–xQueue,ÖvBuf„r, xTicksToWaô, 
pdTRUE
 )

	)

1202 sig√d 
p‹tBASE_TYPE
 
xQueueCRSídFromISR
–
xQueueH™dÀ
 
pxQueue
, c⁄° *
pvIãmToQueue
, sig√dÖ‹tBASE_TYPE 
xCoRoutöePªviou¶yWokí
 );

1203 sig√d 
p‹tBASE_TYPE
 
xQueueCRRe˚iveFromISR
–
xQueueH™dÀ
 
pxQueue
, *
pvBuf„r
, sig√dÖ‹tBASE_TYPE *
pxTaskWokí
 );

1204 sig√d 
p‹tBASE_TYPE
 
xQueueCRSíd
–
xQueueH™dÀ
 
pxQueue
, c⁄° *
pvIãmToQueue
, 
p‹tTickTy≥
 
xTicksToWaô
 );

1205 sig√d 
p‹tBASE_TYPE
 
xQueueCRRe˚ive
–
xQueueH™dÀ
 
pxQueue
, *
pvBuf„r
, 
p‹tTickTy≥
 
xTicksToWaô
 );

1211 
xQueueH™dÀ
 
xQueueCª©eMuãx
( );

1212 
xQueueH™dÀ
 
xQueueCª©eCou¡ögSem≠h‹e
–
p‹tBASE_TYPE
 
uxCou¡VÆue
, p‹tBASE_TYPE 
uxInôülCou¡
 );

1218 
p‹tBASE_TYPE
 
xQueueTakeMuãxRecursive
–
xQueueH™dÀ
 
xMuãx
, 
p‹tTickTy≥
 
xBlockTime
 );

1219 
p‹tBASE_TYPE
 
xQueueGiveMuãxRecursive
–
xQueueH™dÀ
 
xMuãx
 );

1241 #i‡
c⁄figQUEUE_REGISTRY_SIZE
 > 0

1242 
vQueueAddToRegi°ry
–
xQueueH™dÀ
 
xQueue
, sig√d 
p‹tCHAR
 *
pcName
 );

1248 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/include/semphr.h

52 #i‚de‡
INC_FREERTOS_H


53 #îr‹ "#ö˛udêFªeRTOS.h" 
mu°
 
≠≥¨
 
ö
 
sour˚
 
fûes
 
bef‹e
 "#include semphr.h"

56 #i‚de‡
SEMAPHORE_H


57 
	#SEMAPHORE_H


	)

59 
	~"queue.h
"

61 
xQueueH™dÀ
 
	txSem≠h‹eH™dÀ
;

63 
	#£mBINARY_SEMAPHORE_QUEUE_LENGTH
 ( ( 
p‹tCHAR
 ) 1 )

	)

64 
	#£mSEMAPHORE_QUEUE_ITEM_LENGTH
 ( ( 
p‹tCHAR
 ) 0 )

	)

65 
	#£mGIVE_BLOCK_TIME
 ( ( 
p‹tTickTy≥
 ) 0 )

	)

106 
	#vSem≠h‹eCª©eBö¨y
–
xSem≠h‹e
 ) { \

107 
xSem≠h‹e
 = 
	`xQueueCª©e
––
p‹tBASE_TYPE
 ) 1, 
£mSEMAPHORE_QUEUE_ITEM_LENGTH
 ); \

108 if–
xSem≠h‹e
 !
NULL
 ) \

110 
	`xSem≠h‹eGive
–
xSem≠h‹e
 ); \

112 }

	)

179 
	#xSem≠h‹eTake
–
xSem≠h‹e
, 
xBlockTime
 ) 
	`xQueueGíîicRe˚ive
––
xQueueH™dÀ
 ) xSem≠h‹e, 
NULL
, xBlockTime, 
pdFALSE
 )

	)

272 
	#xSem≠h‹eTakeRecursive
–
xMuãx
, 
xBlockTime
 ) 
	`xQueueTakeMuãxRecursive
–xMuãx, xBlockTimê)

	)

287 
	#xSem≠h‹eA…Take
–
xSem≠h‹e
, 
xBlockTime
 ) 
	`xQueueA…GíîicRe˚ive
––
xQueueH™dÀ
 ) xSem≠h‹e, 
NULL
, xBlockTime, 
pdFALSE
 )

	)

350 
	#xSem≠h‹eGive
–
xSem≠h‹e
 ) 
	`xQueueGíîicSíd
––
xQueueH™dÀ
 ) xSem≠h‹e, 
NULL
, 
£mGIVE_BLOCK_TIME
, 
queueSEND_TO_BACK
 )

	)

434 
	#xSem≠h‹eGiveRecursive
–
xMuãx
 ) 
	`xQueueGiveMuãxRecursive
–xMuãx )

	)

448 
	#xSem≠h‹eA…Give
–
xSem≠h‹e
 ) 
	`xQueueA…GíîicSíd
––
xQueueH™dÀ
 ) xSem≠h‹e, 
NULL
, 
£mGIVE_BLOCK_TIME
, 
queueSEND_TO_BACK
 )

	)

539 
	#xSem≠h‹eGiveFromISR
–
xSem≠h‹e
, 
pxHighîPri‹ôyTaskWokí
 ) 
	`xQueueGíîicSídFromISR
––
xQueueH™dÀ
 ) xSem≠h‹e, 
NULL
,ÖxHighîPri‹ôyTaskWokí, 
queueSEND_TO_BACK
 )

	)

586 
	#xSem≠h‹eCª©eMuãx
(Ë
	`xQueueCª©eMuãx
()

	)

641 
	#xSem≠h‹eCª©eRecursiveMuãx
(Ë
	`xQueueCª©eMuãx
()

	)

704 
	#xSem≠h‹eCª©eCou¡ög
–
uxMaxCou¡
, 
uxInôülCou¡
 ) 
	`xQueueCª©eCou¡ögSem≠h‹e
–uxMaxCou¡, uxInôülCou¡ )

	)

	@Libraries/FreeRTOS/Source/include/task.h

53 #i‚de‡
INC_FREERTOS_H


54 #îr‹ "#ö˛udêFªeRTOS.h" 
mu°
 
≠≥¨
 
ö
 
sour˚
 
fûes
 
bef‹e
 "#includeÅask.h"

59 #i‚de‡
TASK_H


60 
	#TASK_H


	)

62 
	~"p‹èbÀ.h
"

63 
	~"li°.h
"

65 #ifde‡
__˝lu•lus


72 
	#tskKERNEL_VERSION_NUMBER
 "V5.1.0"

	)

84 * 
	txTaskH™dÀ
;

89 
	sxTIME_OUT


91 
p‹tBASE_TYPE
 
xOvîÊowCou¡
;

92 
p‹tTickTy≥
 
xTimeOnE¡îög
;

93 } 
	txTimeOutTy≥
;

100 
	#tskIDLE_PRIORITY
 ( ( 
p‹tBASE_TYPE
 ) 0 )

	)

110 
	#èskYIELD
(Ë
	`p‹tYIELD
()

	)

124 
	#èskENTER_CRITICAL
(Ë
	`p‹tENTER_CRITICAL
()

	)

138 
	#èskEXIT_CRITICAL
(Ë
	`p‹tEXIT_CRITICAL
()

	)

148 
	#èskDISABLE_INTERRUPTS
(Ë
	`p‹tDISABLE_INTERRUPTS
()

	)

158 
	#èskENABLE_INTERRUPTS
(Ë
	`p‹tENABLE_INTERRUPTS
()

	)

161 
	#èskSCHEDULER_NOT_STARTED
 0

	)

162 
	#èskSCHEDULER_RUNNING
 1

	)

163 
	#èskSCHEDULER_SUSPENDED
 2

	)

236 sig√d 
p‹tBASE_TYPE
 
xTaskCª©e
–
pdTASK_CODE
 
pvTaskCode
, c⁄° sig√d 
p‹tCHAR
 * c⁄° 
pcName
, 
p‹tSHORT
 
usSèckDïth
, *
pvP¨amëîs
, p‹tBASE_TYPE 
uxPri‹ôy
, 
xTaskH™dÀ
 *
pvCª©edTask
 );

277 
vTaskDñëe
–
xTaskH™dÀ
 
pxTask
 );

332 
vTaskDñay
–
p‹tTickTy≥
 
xTicksToDñay
 );

391 
vTaskDñayU¡û
–
p‹tTickTy≥
 * c⁄° 
pxPªviousWakeTime
,Ö‹tTickTy≥ 
xTimeIn¸emít
 );

438 
p‹tBASE_TYPE
 
uxTaskPri‹ôyGë
–
xTaskH™dÀ
 
pxTask
 );

480 
vTaskPri‹ôySë
–
xTaskH™dÀ
 
pxTask
, 
p‹tBASE_TYPE
 
uxNewPri‹ôy
 );

531 
vTaskSu•íd
–
xTaskH™dÀ
 
pxTaskToSu•íd
 );

580 
vTaskResume
–
xTaskH™dÀ
 
pxTaskToResume
 );

600 
p‹tBASE_TYPE
 
xTaskResumeFromISR
–
xTaskH™dÀ
 
pxTaskToResume
 );

638 
vTaskSèπScheduÀr
( );

691 
vTaskEndScheduÀr
( );

742 
vTaskSu•ídAŒ
( );

794 sig√d 
p‹tBASE_TYPE
 
xTaskResumeAŒ
( );

805 sig√d 
p‹tBASE_TYPE
 
xTaskIsTaskSu•íded
–
xTaskH™dÀ
 
xTask
 );

820 
p‹tTickTy≥
 
xTaskGëTickCou¡
( );

834 
p‹tBASE_TYPE
 
uxTaskGëNumbîOfTasks
( );

861 
vTaskLi°
–sig√d 
p‹tCHAR
 *
pcWrôeBuf„r
 );

882 
vTaskSèπTø˚
–sig√d 
p‹tCHAR
 * 
pcBuf„r
, 
p‹tLONG
 
ulBuf„rSize
 );

895 
p‹tLONG
 
ulTaskEndTø˚
( );

915 
p‹tBASE_TYPE
 
uxTaskGëSèckHighW©îM¨k
–
xTaskH™dÀ
 
xTask
 );

925 
vTaskSëAµliˇti⁄TaskTag
–
xTaskH™dÀ
 
xTask
, 
pdTASK_HOOK_CODE
 
pxHookFun˘i⁄
 );

937 
p‹tBASE_TYPE
 
xTaskCÆlAµliˇti⁄TaskHook
–
xTaskH™dÀ
 
xTask
, *
pvP¨amëî
 );

954 
vTaskIn¸emítTick
( );

977 
vTaskPœ˚OnEvítLi°
–c⁄° 
xLi°
 * c⁄° 
pxEvítLi°
, 
p‹tTickTy≥
 
xTicksToWaô
 );

994 sig√d 
p‹tBASE_TYPE
 
xTaskRemoveFromEvítLi°
–c⁄° 
xLi°
 * c⁄° 
pxEvítLi°
 );

1007 
vTaskCÀ™UpResour˚s
( );

1017 
vTaskSwôchC⁄ãxt
( );

1022 
xTaskH™dÀ
 
xTaskGëCuºítTaskH™dÀ
( );

1027 
vTaskSëTimeOutSèã
–
xTimeOutTy≥
 * c⁄° 
pxTimeOut
 );

1033 
p‹tBASE_TYPE
 
xTaskCheckF‹TimeOut
–
xTimeOutTy≥
 * c⁄° 
pxTimeOut
, 
p‹tTickTy≥
 * c⁄° 
pxTicksToWaô
 );

1039 
vTaskMis£dYõld
( );

1045 
p‹tBASE_TYPE
 
xTaskGëScheduÀrSèã
( );

1051 
vTaskPri‹ôyInhîô
–
xTaskH™dÀ
 * c⁄° 
pxMuãxHﬁdî
 );

1057 
vTaskPri‹ôyDisöhîô
–
xTaskH™dÀ
 * c⁄° 
pxMuãxHﬁdî
 );

1059 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/list.c

53 
	~<°dlib.h
>

54 
	~"FªeRTOS.h
"

55 
	~"li°.h
"

61 
	$vLi°Inôüli£
–
xLi°
 *
pxLi°
 )

66 
pxLi°
->
pxIndex
 = ( 
xLi°Iãm
 * ) &–pxLi°->
xLi°End
 );

70 
pxLi°
->
xLi°End
.
xIãmVÆue
 = 
p‹tMAX_DELAY
;

74 
pxLi°
->
xLi°End
.
pxNext
 = ( 
xLi°Iãm
 * ) &(ÖxList->xListEnd );

75 
pxLi°
->
xLi°End
.
pxPªvious
 = ( 
xLi°Iãm
 * ) &(ÖxList->xListEnd );

77 
pxLi°
->
uxNumbîOfIãms
 = 0;

78 
	}
}

81 
	$vLi°Inôüli£Iãm
–
xLi°Iãm
 *
pxIãm
 )

84 
pxIãm
->
pvC⁄èöî
 = 
NULL
;

85 
	}
}

88 
	$vLi°In£πEnd
–
xLi°
 *
pxLi°
, 
xLi°Iãm
 *
pxNewLi°Iãm
 )

90 vﬁ©ûê
xLi°Iãm
 * 
pxIndex
;

96 
pxIndex
 = 
pxLi°
->pxIndex;

98 
pxNewLi°Iãm
->
pxNext
 = 
pxIndex
->pxNext;

99 
pxNewLi°Iãm
->
pxPªvious
 = 
pxLi°
->
pxIndex
;

100 
pxIndex
->
pxNext
->
pxPªvious
 = ( vﬁ©ûê
xLi°Iãm
 * ) 
pxNewLi°Iãm
;

101 
pxIndex
->
pxNext
 = ( vﬁ©ûê
xLi°Iãm
 * ) 
pxNewLi°Iãm
;

102 
pxLi°
->
pxIndex
 = ( vﬁ©ûê
xLi°Iãm
 * ) 
pxNewLi°Iãm
;

105 
pxNewLi°Iãm
->
pvC⁄èöî
 = ( * ) 
pxLi°
;

107 –
pxLi°
->
uxNumbîOfIãms
 )++;

108 
	}
}

111 
	$vLi°In£π
–
xLi°
 *
pxLi°
, 
xLi°Iãm
 *
pxNewLi°Iãm
 )

113 vﬁ©ûê
xLi°Iãm
 *
pxIãøt‹
;

114 
p‹tTickTy≥
 
xVÆueOfIn£πi⁄
;

117 
xVÆueOfIn£πi⁄
 = 
pxNewLi°Iãm
->
xIãmVÆue
;

126 if–
xVÆueOfIn£πi⁄
 =
p‹tMAX_DELAY
 )

128 
pxIãøt‹
 = 
pxLi°
->
xLi°End
.
pxPªvious
;

132  
pxIãøt‹
 = ( 
xLi°Iãm
 * ) &–
pxLi°
->
xLi°End
 );ÖxIãøt‹->
pxNext
->
xIãmVÆue
 <
xVÆueOfIn£πi⁄
;ÖxIterator =ÖxIterator->pxNext )

139 
pxNewLi°Iãm
->
pxNext
 = 
pxIãøt‹
->pxNext;

140 
pxNewLi°Iãm
->
pxNext
->
pxPªvious
 = ( vﬁ©ûê
xLi°Iãm
 * )ÖxNewListItem;

141 
pxNewLi°Iãm
->
pxPªvious
 = 
pxIãøt‹
;

142 
pxIãøt‹
->
pxNext
 = ( vﬁ©ûê
xLi°Iãm
 * ) 
pxNewLi°Iãm
;

146 
pxNewLi°Iãm
->
pvC⁄èöî
 = ( * ) 
pxLi°
;

148 –
pxLi°
->
uxNumbîOfIãms
 )++;

149 
	}
}

152 
	$vLi°Remove
–
xLi°Iãm
 *
pxIãmToRemove
 )

154 
xLi°
 * 
pxLi°
;

156 
pxIãmToRemove
->
pxNext
->
pxPªvious
 =ÖxItemToRemove->pxPrevious;

157 
pxIãmToRemove
->
pxPªvious
->
pxNext
 =ÖxItemToRemove->pxNext;

161 
pxLi°
 = ( 
xLi°
 * ) 
pxIãmToRemove
->
pvC⁄èöî
;

164 if–
pxLi°
->
pxIndex
 =
pxIãmToRemove
 )

166 
pxLi°
->
pxIndex
 = 
pxIãmToRemove
->
pxPªvious
;

169 
pxIãmToRemove
->
pvC⁄èöî
 = 
NULL
;

170 –
pxLi°
->
uxNumbîOfIãms
 )--;

171 
	}
}

	@Libraries/FreeRTOS/Source/portable/BCC/16BitDOS/Flsh186/port.c

70 
	~<dos.h
>

71 
	~<°dlib.h
>

72 
	~<£tjmp.h
>

74 
	~"FªeRTOS.h
"

75 
	~"èsk.h
"

76 
	~"p‹èsm.h
"

80 
	#p‹tTIMER_EOI_TYPE
 ( 8 )

	)

81 
	#p‹tRESET_PIC
(Ë
	`p‹tOUTPUT_WORD
––
p‹tSHORT
 ) 0xff22, 
p‹tTIMER_EOI_TYPE
 )

	)

82 
	#p‹tTIMER_INT_NUMBER
 0x12

	)

84 
	#p‹tTIMER_1_CONTROL_REGISTER
 ( ( 
p‹tSHORT
 ) 0xff5ê)

	)

85 
	#p‹tTIMER_0_CONTROL_REGISTER
 ( ( 
p‹tSHORT
 ) 0xff56 )

	)

86 
	#p‹tTIMER_INTERRUPT_ENABLE
 ( ( 
p‹tSHORT
 ) 0x2000 )

	)

89 
¥vSëTickFªquícy
–
p‹tLONG
 
ulTickR©eHz
 );

92 
¥vExôFun˘i⁄
( );

96 #if–
c⁄figUSE_PREEMPTION
 == 1 )

99 
__öãºu±
 
__Ár
 
¥vPªem±iveTick
( );

103 
__öãºu±
 
__Ár
 
¥vN⁄Pªem±iveTick
( );

107 
__öãºu±
 
__Ár
 
¥vYõldPro˚ss‹
( );

112 
p‹tBASE_TYPE
 
	gxScheduÀrRu¬ög
 = 
pdFALSE
;

117 –
__öãºu±
 
__Ár
 *
	gpxOldSwôchISR
 )();

120 
jmp_buf
 
	gxJumpBuf
;

125 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

131 
pxOldSwôchISR
 = 
	`_dos_gëve˘
–
p‹tSWITCH_INT_NUMBER
 );

135 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
, 
¥vYõldPro˚ss‹
 );

137 #if–
c⁄figUSE_PREEMPTION
 == 1 )

140 
	`_dos_£tve˘
–
p‹tTIMER_INT_NUMBER
, 
¥vPªem±iveTick
 );

145 
	`_dos_£tve˘
–
p‹tTIMER_INT_NUMBER
, 
¥vN⁄Pªem±iveTick
 );

149 
	`¥vSëTickFªquícy
–
c⁄figTICK_RATE_HZ
 );

152 if–
	`£tjmp
–
xJumpBuf
 ) != 0 )

154 
	`¥vExôFun˘i⁄
();

155 
xScheduÀrRu¬ög
 = 
pdFALSE
;

159 
xScheduÀrRu¬ög
 = 
pdTRUE
;

162 
	`p‹tFIRST_CONTEXT
();

165  
xScheduÀrRu¬ög
;

166 
	}
}

171 #if–
c⁄figUSE_PREEMPTION
 == 1 )

172 
__öãºu±
 
__Ár
 
	$¥vPªem±iveTick
( )

175 
	`vTaskIn¸emítTick
();

178 
	`p‹tSWITCH_CONTEXT
();

181 
	`p‹tRESET_PIC
();

182 
	}
}

184 
__öãºu±
 
__Ár
 
	$¥vN⁄Pªem±iveTick
( )

188 
	`vTaskIn¸emítTick
();

189 
	`p‹tRESET_PIC
();

190 
	}
}

194 
__öãºu±
 
__Ár
 
	$¥vYõldPro˚ss‹
( )

197 
	`p‹tSWITCH_CONTEXT
();

198 
	}
}

201 
	$vP‹tEndScheduÀr
( )

206 
	`l⁄gjmp
–
xJumpBuf
, 1 );

207 
	}
}

210 
	$¥vExôFun˘i⁄
( )

212 c⁄° 
p‹tSHORT
 
usTimîDißbÀ
 = 0x0000;

213 
p‹tSHORT
 
usTimî0C⁄åﬁ
;

217 
	`p‹tDISABLE_INTERRUPTS
();

218 if–
xScheduÀrRu¬ög
 =
pdTRUE
 )

222 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
, 
pxOldSwôchISR
 );

228 
	`p‹tOUTPUT_WORD
–
p‹tTIMER_1_CONTROL_REGISTER
, 
usTimîDißbÀ
 );

231 
usTimî0C⁄åﬁ
 = 
	`p‹tINPUT_WORD
–
p‹tTIMER_0_CONTROL_REGISTER
 );

232 
usTimî0C⁄åﬁ
 |
p‹tTIMER_INTERRUPT_ENABLE
;

233 
	`p‹tOUTPUT_WORD
–
p‹tTIMER_0_CONTROL_REGISTER
, 
usTimî0C⁄åﬁ
 );

236 
	`p‹tENABLE_INTERRUPTS
();

241 
	`vTaskCÀ™UpResour˚s
();

242 
	}
}

245 
	$¥vSëTickFªquícy
–
p‹tLONG
 
ulTickR©eHz
 )

247 c⁄° 
p‹tSHORT
 
usMaxCou¡Regi°î
 = 0xff5a;

248 c⁄° 
p‹tSHORT
 
usTimîPri‹ôyRegi°î
 = 0xff32;

249 c⁄° 
p‹tSHORT
 
usTimîE«bÀ
 = 0xC000;

250 c⁄° 
p‹tSHORT
 
usRëriggî
 = 0x0001;

251 c⁄° 
p‹tSHORT
 
usTimîHighPri‹ôy
 = 0x0000;

252 
p‹tSHORT
 
usTimî0C⁄åﬁ
;

256 c⁄° 
p‹tLONG
 
ulClockFªquícy
 = ( portLONG ) 0x7f31a0UL;

258 
p‹tLONG
 
ulTimîCou¡
 = 
ulClockFªquícy
 / 
ulTickR©eHz
;

260 
	`p‹tOUTPUT_WORD
–
p‹tTIMER_1_CONTROL_REGISTER
, 
usTimîE«bÀ
 | 
p‹tTIMER_INTERRUPT_ENABLE
 | 
usRëriggî
 );

261 
	`p‹tOUTPUT_WORD
–
usMaxCou¡Regi°î
, ( 
p‹tSHORT
 ) 
ulTimîCou¡
 );

262 
	`p‹tOUTPUT_WORD
–
usTimîPri‹ôyRegi°î
, 
usTimîHighPri‹ôy
 );

265 
usTimî0C⁄åﬁ
 = 
	`p‹tINPUT_WORD
–
p‹tTIMER_0_CONTROL_REGISTER
 );

266 
usTimî0C⁄åﬁ
 &~
p‹tTIMER_INTERRUPT_ENABLE
;

267 
	`p‹tOUTPUT_WORD
–
p‹tTIMER_0_CONTROL_REGISTER
, 
usTimî0C⁄åﬁ
 );

268 
	}
}

	@Libraries/FreeRTOS/Source/portable/BCC/16BitDOS/Flsh186/prtmacro.h

52 #i‚de‡
PORTMACRO_H


53 
	#PORTMACRO_H


	)

66 
	#p‹tCHAR
 

	)

67 
	#p‹tFLOAT
 

	)

68 
	#p‹tDOUBLE
 

	)

69 
	#p‹tLONG
 

	)

70 
	#p‹tSHORT
 

	)

71 
	#p‹tSTACK_TYPE
 
p‹tSHORT


	)

72 
	#p‹tBASE_TYPE
 
p‹tSHORT


	)

74 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

75 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

76 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

78 
	tp‹tLONG
 
	tp‹tTickTy≥
;

79 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

84 
	#p‹tENTER_CRITICAL
(Ë
__asm
{ 
pushf
 } \

85 
__asm
{ 
˛i
 } \

86 

	)

87 
	#p‹tEXIT_CRITICAL
(Ë
__asm
{ 
p›f
 }

	)

89 
	#p‹tDISABLE_INTERRUPTS
(Ë
__asm
{ 
˛i
 }

	)

91 
	#p‹tENABLE_INTERRUPTS
(Ë
__asm
{ 
°i
 }

	)

95 
	#p‹tNOP
(Ë
__asm
{ 
n›
 }

	)

96 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

97 
	#p‹tSWITCH_INT_NUMBER
 0x80

	)

98 
	#p‹tYIELD
(Ë
__asm
{ 
p‹tSWITCH_INT_NUMBER
 }

	)

99 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

100 
	#p‹tBYTE_ALIGNMENT
 2

	)

101 
	#p‹tINITIAL_SW
 ( ( 
p‹tSTACK_TYPE
 ) 0x0202 )

	)

105 
	#p‹tINPUT_BYTE
–
xAddr
 ) 
	`öp
–xAdd∏)

	)

106 
	#p‹tOUTPUT_BYTE
–
xAddr
, 
ucVÆue
 ) 
	`ouç
–xAddr, ucVÆuê)

	)

107 
	#p‹tINPUT_WORD
–
xAddr
 ) 
	`öpw
–xAdd∏)

	)

108 
	#p‹tOUTPUT_WORD
–
xAddr
, 
usVÆue
 ) 
	`ouçw
–xAddr, usVÆuê)

	)

113 
	#p‹tTASK_FUNCTION_PROTO
–
vTaskFun˘i⁄
, 
vP¨amëîs
 ) 
	`vTaskFun˘i⁄
–*
pvP¨amëîs
 )

	)

114 
	#p‹tTASK_FUNCTION
–
vTaskFun˘i⁄
, 
vP¨amëîs
 ) 
	`vTaskFun˘i⁄
–*
pvP¨amëîs
 )

	)

	@Libraries/FreeRTOS/Source/portable/BCC/16BitDOS/PC/port.c

64 
	~<°dlib.h
>

65 
	~<dos.h
>

66 
	~<£tjmp.h
>

68 
	~"FªeRTOS.h
"

69 
	~"èsk.h
"

70 
	~"p‹èsm.h
"

79 
	#p‹tTIMER_INT_NUMBER
 0x08

	)

82 
¥vSëTickFªquícy
–
p‹tLONG
 
ulTickR©eHz
 );

85 
¥vExôFun˘i⁄
( );

90 
¥vP‹tRe£tPIC
( );

94 #if–
c⁄figUSE_PREEMPTION
 == 1 )

97 
__öãºu±
 
__Ár
 
¥vPªem±iveTick
( );

101 
__öãºu±
 
__Ár
 
¥vN⁄Pªem±iveTick
( );

105 
__öãºu±
 
__Ár
 
¥vYõldPro˚ss‹
( );

109 
¥vSëTickFªquícyDeÁu…
( );

114 
p‹tSHORT
 
	gsDOSTickCou¡î
;

117 
p‹tBASE_TYPE
 
	gxScheduÀrRu¬ög
 = 
pdFALSE
;

120 –
__öãºu±
 
__Ár
 *
	gpxOldSwôchISR
 )();

123 –
__öãºu±
 
__Ár
 *
	gpxOldSwôchISRPlus1
 )();

126 
jmp_buf
 
	gxJumpBuf
;

131 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

133 
pxISR
 
pxOrigöÆTickISR
;

139 
pxOldSwôchISR
 = 
	`_dos_gëve˘
–
p‹tSWITCH_INT_NUMBER
 );

140 
pxOrigöÆTickISR
 = 
	`_dos_gëve˘
–
p‹tTIMER_INT_NUMBER
 );

141 
pxOldSwôchISRPlus1
 = 
	`_dos_gëve˘
–
p‹tSWITCH_INT_NUMBER
 + 1 );

143 
	`¥vSëTickFªquícy
–
c⁄figTICK_RATE_HZ
 );

147 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
, 
¥vYõldPro˚ss‹
 );

151 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
 + 1, 
pxOrigöÆTickISR
 );

155 #if–
c⁄figUSE_PREEMPTION
 == 1 )

158 
	`_dos_£tve˘
–
p‹tTIMER_INT_NUMBER
, 
¥vPªem±iveTick
 );

163 
	`_dos_£tve˘
–
p‹tTIMER_INT_NUMBER
, 
¥vN⁄Pªem±iveTick
 );

170 
sDOSTickCou¡î
 = 
p‹tTICKS_PER_DOS_TICK
;

173 if–
	`£tjmp
–
xJumpBuf
 ) != 0 )

175 
	`¥vExôFun˘i⁄
();

176 
xScheduÀrRu¬ög
 = 
pdFALSE
;

180 
xScheduÀrRu¬ög
 = 
pdTRUE
;

183 
	`p‹tFIRST_CONTEXT
();

186  
xScheduÀrRu¬ög
;

187 
	}
}

192 #if–
c⁄figUSE_PREEMPTION
 == 1 )

193 
__öãºu±
 
__Ár
 
	$¥vPªem±iveTick
( )

196 
	`vTaskIn¸emítTick
();

199 
	`p‹tSWITCH_CONTEXT
();

202 
	`¥vP‹tRe£tPIC
();

203 
	}
}

205 
__öãºu±
 
__Ár
 
	$¥vN⁄Pªem±iveTick
( )

209 
	`vTaskIn¸emítTick
();

210 
	`¥vP‹tRe£tPIC
();

211 
	}
}

215 
__öãºu±
 
__Ár
 
	$¥vYõldPro˚ss‹
( )

218 
	`p‹tSWITCH_CONTEXT
();

219 
	}
}

222 
	$¥vP‹tRe£tPIC
( )

228 --
sDOSTickCou¡î
;

229 if–
sDOSTickCou¡î
 <= 0 )

231 
sDOSTickCou¡î
 = ( 
p‹tSHORT
 ) 
p‹tTICKS_PER_DOS_TICK
;

232 
__asm
{ 
p‹tSWITCH_INT_NUMBER
 + 1 };

238 
__asm


240 
mov
 
Æ
, 20
H


241 
out
 20
H
, 
Æ


244 
	}
}

247 
	$vP‹tEndScheduÀr
( )

252 
	`l⁄gjmp
–
xJumpBuf
, 1 );

253 
	}
}

256 
	$¥vExôFun˘i⁄
( )

258 –
__öãºu±
 
__Ár
 *
pxOrigöÆTickISR
 )();

262 
	`p‹tDISABLE_INTERRUPTS
();

263 if–
xScheduÀrRu¬ög
 =
pdTRUE
 )

266 
pxOrigöÆTickISR
 = 
	`_dos_gëve˘
–
p‹tSWITCH_INT_NUMBER
 + 1 );

267 
	`_dos_£tve˘
–
p‹tTIMER_INT_NUMBER
, 
pxOrigöÆTickISR
 );

268 
	`¥vSëTickFªquícyDeÁu…
();

272 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
, 
pxOldSwôchISR
 );

273 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
 + 1, 
pxOldSwôchISRPlus1
 );

277 
	`p‹tENABLE_INTERRUPTS
();

282 
	`vTaskCÀ™UpResour˚s
();

283 
	}
}

286 
	$¥vSëTickFªquícy
–
p‹tLONG
 
ulTickR©eHz
 )

288 c⁄° 
p‹tSHORT
 
usPIT_MODE
 = ( portSHORT ) 0x43;

289 c⁄° 
p‹tSHORT
 
usPIT0
 = ( portSHORT ) 0x40;

290 c⁄° 
p‹tLONG
 
ulPIT_CONST
 = ( portLONG ) 1193180UL;

291 c⁄° 
p‹tSHORT
 
us8254_CTR0_MODE3
 = ( portSHORT ) 0x36;

292 
p‹tLONG
 
ulOuçut
;

295 
	`p‹tOUTPUT_BYTE
–
usPIT_MODE
, 
us8254_CTR0_MODE3
 );

296 
ulOuçut
 = 
ulPIT_CONST
 / 
ulTickR©eHz
;

297 
	`p‹tOUTPUT_BYTE
–
usPIT0
, ( 
p‹tSHORT
 )–
ulOuçut
 & ( 
p‹tLONG
 ) 0xff ) );

298 
ulOuçut
 >>= 8;

299 
	`p‹tOUTPUT_BYTE
–
usPIT0
, ( 
p‹tSHORT
 ) ( 
ulOuçut
 & ( 
p‹tLONG
 ) 0xff ) );

300 
	}
}

303 
	$¥vSëTickFªquícyDeÁu…
( )

305 c⁄° 
p‹tSHORT
 
usPIT_MODE
 = ( portSHORT ) 0x43;

306 c⁄° 
p‹tSHORT
 
usPIT0
 = ( portSHORT ) 0x40;

307 c⁄° 
p‹tSHORT
 
us8254_CTR0_MODE3
 = ( portSHORT ) 0x36;

309 
	`p‹tOUTPUT_BYTE
–
usPIT_MODE
, 
us8254_CTR0_MODE3
 );

310 
	`p‹tOUTPUT_BYTE
–
usPIT0
,0 );

311 
	`p‹tOUTPUT_BYTE
–
usPIT0
,0 );

312 
	}
}

	@Libraries/FreeRTOS/Source/portable/BCC/16BitDOS/PC/prtmacro.h

52 #i‚de‡
PORTMACRO_H


53 
	#PORTMACRO_H


	)

66 
	#p‹tCHAR
 

	)

67 
	#p‹tFLOAT
 

	)

68 
	#p‹tDOUBLE
 

	)

69 
	#p‹tLONG
 

	)

70 
	#p‹tSHORT
 

	)

71 
	#p‹tSTACK_TYPE
 
p‹tSHORT


	)

72 
	#p‹tBASE_TYPE
 
p‹tSHORT


	)

74 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

75 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

76 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

78 
	tp‹tLONG
 
	tp‹tTickTy≥
;

79 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

84 
	#p‹tENTER_CRITICAL
(Ë
__asm
{ 
pushf
 } \

85 
__asm
{ 
˛i
 } \

86 

	)

87 
	#p‹tEXIT_CRITICAL
(Ë
__asm
{ 
p›f
 }

	)

89 
	#p‹tDISABLE_INTERRUPTS
(Ë
__asm
{ 
˛i
 }

	)

91 
	#p‹tENABLE_INTERRUPTS
(Ë
__asm
{ 
°i
 }

	)

95 
	#p‹tNOP
(Ë
__asm
{ 
n›
 }

	)

96 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

97 
	#p‹tSWITCH_INT_NUMBER
 0x80

	)

98 
	#p‹tYIELD
(Ë
__asm
{ 
p‹tSWITCH_INT_NUMBER
 }

	)

99 
	#p‹tDOS_TICK_RATE
 ( 18.20648 )

	)

100 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

101 
	#p‹tTICKS_PER_DOS_TICK
 ( ( 
p‹tSHORT
 ) ( ( ( 
p‹tDOUBLE
 ) 
c⁄figTICK_RATE_HZ
 / 
p‹tDOS_TICK_RATE
 ) + 0.5 ) )

	)

102 
	#p‹tINITIAL_SW
 ( ( 
p‹tSTACK_TYPE
 ) 0x0202 )

	)

106 
	#p‹tINPUT_BYTE
–
xAddr
 ) 
	`öp
–xAdd∏)

	)

107 
	#p‹tOUTPUT_BYTE
–
xAddr
, 
ucVÆue
 ) 
	`ouç
–xAddr, ucVÆuê)

	)

112 
	#p‹tTASK_FUNCTION_PROTO
–
vTaskFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vTaskFun˘i⁄
–*pvP¨amëî†)

	)

113 
	#p‹tTASK_FUNCTION
–
vTaskFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vTaskFun˘i⁄
–*pvP¨amëî†)

	)

	@Libraries/FreeRTOS/Source/portable/BCC/16BitDOS/common/portasm.h

52 #i‚de‡
PORT_ASM_H


53 
	#PORT_ASM_H


	)

55 
	ttskTCB
;

56 vﬁ©ûê
tskTCB
 * vﬁ©ûê
pxCuºítTCB
;

57 
vTaskSwôchC⁄ãxt
( );

64 
p‹tSWITCH_CONTEXT
( );

71 
p‹tFIRST_CONTEXT
( );

79 
	#p‹tSWITCH_CONTEXT
() \

80 
asm
 { 
mov
 
ax
, 
£g
 
pxCuºítTCB
 } \

81 
asm
 { 
mov
 
ds
, 
ax
 } \

82 
asm
 { 
Às
 
bx
, 
pxCuºítTCB
 } \

83 
asm
 { 
mov
 
es
:0x2[ 
bx
 ], 
ss
 } \

84 
asm
 { 
mov
 
es
:[ 
bx
 ], 
•
 } \

85 
asm
 { 
ˇŒ
 
Ár
 
±r
 
vTaskSwôchC⁄ãxt
 } \

86 
asm
 { 
mov
 
ax
, 
£g
 
pxCuºítTCB
 } \

87 
asm
 { 
mov
 
ds
, 
ax
 } \

88 
asm
 { 
Às
 
bx
, 
dw‹d
 
±r
 
pxCuºítTCB
 } \

89 
asm
 { 
mov
 
ss
, 
es
:[ 
bx
 + 2 ] } \

90 
asm
 { 
mov
 
•
, 
es
:[ 
bx
 ] }

	)

92 
	#p‹tFIRST_CONTEXT
() \

93 
__asm
 { 
mov
 
ax
, 
£g
 
pxCuºítTCB
 } \

94 
__asm
 { 
mov
 
ds
, 
ax
 } \

95 
__asm
 { 
Às
 
bx
, 
dw‹d
 
±r
 
pxCuºítTCB
 } \

96 
__asm
 { 
mov
 
ss
, 
es
:[ 
bx
 + 2 ] } \

97 
__asm
 { 
mov
 
•
, 
es
:[ 
bx
 ] } \

98 
__asm
 { 
p›
 
bp
 } \

99 
__asm
 { 
p›
 
di
 } \

100 
__asm
 { 
p›
 
si
 } \

101 
__asm
 { 
p›
 
ds
 } \

102 
__asm
 { 
p›
 
es
 } \

103 
__asm
 { 
p›
 
dx
 } \

104 
__asm
 { 
p›
 
cx
 } \

105 
__asm
 { 
p›
 
bx
 } \

106 
__asm
 { 
p›
 
ax
 } \

107 
__asm
 { 
úë
 }

	)

	@Libraries/FreeRTOS/Source/portable/BCC/16BitDOS/common/portcomn.c

65 
	~<dos.h
>

66 
	~<°dlib.h
>

67 
	~"FªeRTOS.h
"

72 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

74 
p‹tSTACK_TYPE
 
DS_Reg
 = 0;

79 *
pxT›OfSèck
 = 0x1111;

80 
pxT›OfSèck
--;

81 *
pxT›OfSèck
 = 0x2222;

82 
pxT›OfSèck
--;

83 *
pxT›OfSèck
 = 0x3333;

84 
pxT›OfSèck
--;

85 *
pxT›OfSèck
 = 0x4444;

86 
pxT›OfSèck
--;

87 *
pxT›OfSèck
 = 0x5555;

88 
pxT›OfSèck
--;

97 *
pxT›OfSèck
 = 
	`FP_SEG
–
pvP¨amëîs
 );

98 
pxT›OfSèck
--;

99 *
pxT›OfSèck
 = 
	`FP_OFF
–
pvP¨amëîs
 );

100 
pxT›OfSèck
--;

101 *
pxT›OfSèck
 = 
	`FP_SEG
–
pxCode
 );

102 
pxT›OfSèck
--;

103 *
pxT›OfSèck
 = 
	`FP_OFF
–
pxCode
 );

104 
pxT›OfSèck
--;

107 *
pxT›OfSèck
 = 
p‹tINITIAL_SW
;

108 
pxT›OfSèck
--;

109 *
pxT›OfSèck
 = 
	`FP_SEG
–
pxCode
 );

110 
pxT›OfSèck
--;

111 *
pxT›OfSèck
 = 
	`FP_OFF
–
pxCode
 );

112 
pxT›OfSèck
--;

117 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xAAAA;

118 
pxT›OfSèck
--;

119 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xBBBB;

120 
pxT›OfSèck
--;

121 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xCCCC;

122 
pxT›OfSèck
--;

123 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xDDDD;

124 
pxT›OfSèck
--;

125 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xEEEE;

126 
pxT›OfSèck
--;

129 
__asm
{ 
MOV
 
DS_Reg
, 
DS
 };

131 *
pxT›OfSèck
 = 
DS_Reg
;

132 
pxT›OfSèck
--;

133 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x0123;

134 
pxT›OfSèck
--;

135 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xDDDD;

136 
pxT›OfSèck
--;

137 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xBBBB;

141  
pxT›OfSèck
;

142 
	}
}

	@Libraries/FreeRTOS/Source/portable/CodeWarrior/ColdFire_V2/port.c

53 
	~"FªeRTOS.h
"

54 
	~"èsk.h
"

57 
	#p‹tINITIAL_FORMAT_VECTOR
 ( ( 
p‹tSTACK_TYPE
 ) 0x4000 )

	)

60 
	#p‹tINITIAL_STATUS_REGISTER
 ( ( 
p‹tSTACK_TYPE
 ) 0x2000)

	)

64 
p‹tLONG
 
	gulCrôiˇlNe°ög
 = 0x9999UL;

67 
	#p‹tSAVE_CONTEXT
() \

68 
Àa
.
	`l
 (-60, %
•
), %sp; \

69 
movem
.
l
 %
d0
-%
Â
, (%
•
); \

70 
move
.
l
 
pxCuºítTCB
, %
a0
; \

71 
move
.
l
 %
•
, (%
a0
);

	)

73 
	#p‹tRESTORE_CONTEXT
() \

74 
move
.
l
 
pxCuºítTCB
, %
a0
; \

75 
move
.
	`l
 (%
a0
), %
•
; \

76 
movem
.
	`l
 (%
•
), %
d0
-%
Â
; \

77 
Àa
.
l
 %
•
@(60), %sp; \

78 
πe


	)

84 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 * 
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

86 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

87 
pxT›OfSèck
--;

89 *
pxT›OfSèck
 = (
p‹tSTACK_TYPE
) 0xDEADBEEF;

90 
pxT›OfSèck
--;

93 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
;

94 
pxT›OfSèck
--;

96 *
pxT›OfSèck
 = ( 
p‹tINITIAL_FORMAT_VECTOR
 << 16UL ) | ( 
p‹tINITIAL_STATUS_REGISTER
 );

97 
pxT›OfSèck
--;

99 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x0;

100 
pxT›OfSèck
 -= 14;

102  
pxT›OfSèck
;

103 
	}
}

106 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

108 
	`vP‹tSèπFú°Task
( );

110 
ulCrôiˇlNe°ög
 = 0UL;

113 
	`vAµliˇti⁄SëupI¡îru±s
();

116 
	`vP‹tSèπFú°Task
();

118  
pdFALSE
;

119 
	}
}

122 
	$vP‹tEndScheduÀr
( )

125 
	}
}

128 
	$vP‹tE¡îCrôiˇl
( )

130 if–
ulCrôiˇlNe°ög
 == 0UL )

136 
	`p‹tDISABLE_INTERRUPTS
();

137 if–
MCF_INTC0_INTFRCH
 == 0UL )

142 
	`p‹tENABLE_INTERRUPTS
();

146 
ulCrôiˇlNe°ög
++;

147 
	}
}

150 
	$vP‹tExôCrôiˇl
( )

152 
ulCrôiˇlNe°ög
--;

153 if–
ulCrôiˇlNe°ög
 == 0 )

155 
	`p‹tENABLE_INTERRUPTS
();

157 
	}
}

160 
	$vP‹tYõldH™dÀr
( )

162 
p‹tLONG
 
ulSavedI¡îru±Mask
;

164 
ulSavedI¡îru±Mask
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

166 
MCF_INTC0_INTFRCL
 = 0;

167 
	`vTaskSwôchC⁄ãxt
();

168 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
ulSavedI¡îru±Mask
 );

169 
	}
}

	@Libraries/FreeRTOS/Source/portable/CodeWarrior/ColdFire_V2/portmacro.h

52 #i‚de‡
PORTMACRO_H


53 
	#PORTMACRO_H


	)

55 #ifde‡
__˝lu•lus


70 
	#p‹tCHAR
 

	)

71 
	#p‹tFLOAT
 

	)

72 
	#p‹tDOUBLE
 

	)

73 
	#p‹tLONG
 

	)

74 
	#p‹tSHORT
 

	)

75 
	#p‹tSTACK_TYPE
 

	)

76 
	#p‹tBASE_TYPE
 

	)

78 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

79 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

80 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

82 
	tp‹tLONG
 
	tp‹tTickTy≥
;

83 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

88 
	#p‹tBYTE_ALIGNMENT
 4

	)

89 
	#p‹tSTACK_GROWTH
 -1

	)

90 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

92 
p‹tLONG
 
ulP‹tSëIPL
( portLONG );

93 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`ulP‹tSëIPL
–
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

94 
	#p‹tENABLE_INTERRUPTS
(Ë
	`ulP‹tSëIPL
–0 )

	)

97 
vP‹tE¡îCrôiˇl
( );

98 
vP‹tExôCrôiˇl
( );

99 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

100 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

102 
p‹tBASE_TYPE
 
uxP‹tSëI¡îru±MaskFromISR
( );

103 
vP‹tCÀ¨I¡îru±MaskFromISR
–
p‹tBASE_TYPE
 );

104 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`ulP‹tSëIPL
–
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

105 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedSètusRegi°î
 ) 
	`ulP‹tSëIPL
–uxSavedSètusRegi°î )

	)

111 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"n›" )

	)

114 
	#p‹tYIELD
(Ë
MCF_INTC0_INTFRCL
 = ( 1UL << 
c⁄figYIELD_INTERRUPT_VECTOR
 ); 
	`p‹tNOP
();Ö‹tNOP(Ë

	)

119 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†Ë
	`__©åibuã__
((
n‹ëu∫
))

	)

120 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

123 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed !
pdFALSE
 ) \

125 
	`p‹tYIELD
(); \

126 }

	)

129 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/CodeWarrior/HCS12/port.c

53 
	~"FªeRTOS.h
"

54 
	~"èsk.h
"

66 
¥vSëupTimîI¡îru±
( );

70 #¥agm®
CODE_SEG
 
__NEAR_SEG
 
NON_BANKED


73 
öãºu±
 
vP‹tYõld
( );

76 
öãºu±
 
vP‹tTickI¡îru±
( );

82 
p‹tBASE_TYPE
 
xB™kedSèπScheduÀr
( );

84 #¥agm®
CODE_SEG
 
DEFAULT


92 vﬁ©ûê
p‹tBASE_TYPE
 
	guxCrôiˇlNe°ög
 = 0xff;

99 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

121 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) *–(’‹tSTACK_TYPE *Ë(&
pxCode
) ) + 1 );

122 
pxT›OfSèck
--;

123 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) *–(’‹tSTACK_TYPE *Ë(&
pxCode
) ) + 0 );

124 
pxT›OfSèck
--;

129 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xff;

130 
pxT›OfSèck
--;

131 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xee;

132 
pxT›OfSèck
--;

135 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xdd;

136 
pxT›OfSèck
--;

137 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xcc;

138 
pxT›OfSèck
--;

141 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) *–(’‹tSTACK_TYPE *Ë(&
pvP¨amëîs
) ) + 0 );

142 
pxT›OfSèck
--;

145 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) *–(’‹tSTACK_TYPE *Ë(&
pvP¨amëîs
) ) + 1 );

146 
pxT›OfSèck
--;

150 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00;

151 
pxT›OfSèck
--;

153 #ifde‡
BANKED_MODEL


155 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( ( Ë
pxCode
 );

156 
pxT›OfSèck
--;

161 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00;

163  
pxT›OfSèck
;

164 
	}
}

167 
	$vP‹tEndScheduÀr
( )

170 
	}
}

173 
	$¥vSëupTimîI¡îru±
( )

175 
	`TickTimî_SëFªqHz
–
c⁄figTICK_RATE_HZ
 );

176 
	`TickTimî_E«bÀ
();

177 
	}
}

180 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

188  
	`xB™kedSèπScheduÀr
();

189 
	}
}

192 #¥agm®
CODE_SEG
 
__NEAR_SEG
 
NON_BANKED


194 
p‹tBASE_TYPE
 
	$xB™kedSèπScheduÀr
( )

198 
	`¥vSëupTimîI¡îru±
();

201 
	`p‹tRESTORE_CONTEXT
();

204 
	`__asm
( "rti" );

207  
pdFALSE
;

208 
	}
}

219 
öãºu±
 
	$vP‹tYõld
( )

221 
	`p‹tSAVE_CONTEXT
();

222 
	`vTaskSwôchC⁄ãxt
();

223 
	`p‹tRESTORE_CONTEXT
();

224 
	}
}

232 
öãºu±
 
	$vP‹tTickI¡îru±
( )

234 #i‡
c⁄figUSE_PREEMPTION
 == 1

237 
	`p‹tSAVE_CONTEXT
();

240 
	`vTaskIn¸emítTick
();

244 
	`vTaskSwôchC⁄ãxt
();

246 
TFLG1
 = 1;

250 
	`p‹tRESTORE_CONTEXT
();

254 
	`vTaskIn¸emítTick
();

255 
TFLG1
 = 1;

258 
	}
}

260 #¥agm®
CODE_SEG
 
DEFAULT


	@Libraries/FreeRTOS/Source/portable/CodeWarrior/HCS12/portmacro.h

53 #i‚de‡
PORTMACRO_H


54 
	#PORTMACRO_H


	)

67 
	#p‹tCHAR
 

	)

68 
	#p‹tFLOAT
 

	)

69 
	#p‹tDOUBLE
 

	)

70 
	#p‹tLONG
 

	)

71 
	#p‹tSHORT
 

	)

72 
	#p‹tSTACK_TYPE
 
p‹tCHAR


	)

73 
	#p‹tBASE_TYPE
 

	)

75 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

76 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

77 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

79 
	tp‹tLONG
 
	tp‹tTickTy≥
;

80 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

85 
	#p‹tBYTE_ALIGNMENT
 1

	)

86 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

87 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

88 
	#p‹tYIELD
(Ë
	`__asm
–"swi" );

	)

89 
	#p‹tNOP
(Ë
	`__asm
–"n›" );

	)

93 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__asm
–"˛i" )

	)

94 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__asm
–"£i" )

	)

102 
	#p‹tENTER_CRITICAL
() \

104 vﬁ©ûê
p‹tBASE_TYPE
 
uxCrôiˇlNe°ög
; \

106 
	`p‹tDISABLE_INTERRUPTS
(); \

107 
uxCrôiˇlNe°ög
++; \

108 }

	)

115 
	#p‹tEXIT_CRITICAL
() \

117 vﬁ©ûê
p‹tBASE_TYPE
 
uxCrôiˇlNe°ög
; \

119 
uxCrôiˇlNe°ög
--; \

120 if–
uxCrôiˇlNe°ög
 == 0 ) \

122 
	`p‹tENABLE_INTERRUPTS
(); \

124 }

	)

139 #ifde‡
BANKED_MODEL


145 
	#p‹tRESTORE_CONTEXT
() \

147 vﬁ©ûê* 
pxCuºítTCB
; \

148 vﬁ©ûê
p‹tBASE_TYPE
 
uxCrôiˇlNe°ög
; \

150 
	`__asm
( "ldxÖxCurrentTCB" ); \

151 
	`__asm
( "lds 0, x" ); \

152 
	`__asm
( "pula" ); \

153 
	`__asm
( "staa uxCriticalNesting" ); \

154 
	`__asm
( "pula" ); \

155 
	`__asm
( "staa 0x30" ); \

156 }

	)

163 
	#p‹tSAVE_CONTEXT
() \

165 vﬁ©ûê* 
pxCuºítTCB
; \

166 vﬁ©ûê
p‹tBASE_TYPE
 
uxCrôiˇlNe°ög
; \

168 
	`__asm
( "ldaa 0x30" ); \

169 
	`__asm
( "psha" ); \

170 
	`__asm
( "ldaa uxCriticalNesting" ); \

171 
	`__asm
( "psha" ); \

172 
	`__asm
( "ldxÖxCurrentTCB" ); \

173 
	`__asm
( "sts 0, x" ); \

174 }

	)

182 
	#p‹tRESTORE_CONTEXT
() \

184 vﬁ©ûê* 
pxCuºítTCB
; \

185 vﬁ©ûê
p‹tBASE_TYPE
 
uxCrôiˇlNe°ög
; \

187 
	`__asm
( "ldxÖxCurrentTCB" ); \

188 
	`__asm
( "lds 0, x" ); \

189 
	`__asm
( "pula" ); \

190 
	`__asm
( "staa uxCriticalNesting" ); \

191 }

	)

193 
	#p‹tSAVE_CONTEXT
() \

195 vﬁ©ûê* 
pxCuºítTCB
; \

196 vﬁ©ûê
p‹tBASE_TYPE
 
uxCrôiˇlNe°ög
; \

198 
	`__asm
( "ldaa uxCriticalNesting" ); \

199 
	`__asm
( "psha" ); \

200 
	`__asm
( "ldxÖxCurrentTCB" ); \

201 
	`__asm
( "sts 0, x" ); \

202 }

	)

211 
	#p‹tTASK_SWITCH_FROM_ISR
() \

212 
	`p‹tSAVE_CONTEXT
(); \

213 
	`vTaskSwôchC⁄ãxt
(); \

214 
	`p‹tRESTORE_CONTEXT
();

	)

218 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

219 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

	@Libraries/FreeRTOS/Source/portable/GCC/ARM7_AT91FR40008/port.c

63 
	~<°dlib.h
>

66 
	~"FªeRTOS.h
"

67 
	~"èsk.h
"

70 
	~"AT91R40008.h
"

71 
	~"pio.h
"

72 
	~"aic.h
"

73 
	~"tc.h
"

76 
	#p‹tINITIAL_SPSR
 ( ( 
p‹tSTACK_TYPE
 ) 0x1‡Ë

	)

77 
	#p‹tTHUMB_MODE_BIT
 ( ( 
p‹tSTACK_TYPE
 ) 0x20 )

	)

78 
	#p‹tINSTRUCTION_SIZE
 ( ( 
p‹tSTACK_TYPE
 ) 4 )

	)

79 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
p‹tSTACK_TYPE
 ) 0 )

	)

80 
	#p‹tTICK_PRIORITY_6
 ( 6 )

	)

84 
¥vSëupTimîI¡îru±
( );

90 
vP‹tISRSèπFú°Task
( );

100 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

102 
p‹tSTACK_TYPE
 *
pxOrigöÆTOS
;

104 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

112 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

113 
pxT›OfSèck
--;

115 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xaaaaaaaa;

116 
pxT›OfSèck
--;

117 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxOrigöÆTOS
;

118 
pxT›OfSèck
--;

119 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x12121212;

120 
pxT›OfSèck
--;

121 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x11111111;

122 
pxT›OfSèck
--;

123 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x10101010;

124 
pxT›OfSèck
--;

125 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x09090909;

126 
pxT›OfSèck
--;

127 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x08080808;

128 
pxT›OfSèck
--;

129 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x07070707;

130 
pxT›OfSèck
--;

131 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x06060606;

132 
pxT›OfSèck
--;

133 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x05050505;

134 
pxT›OfSèck
--;

135 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x04040404;

136 
pxT›OfSèck
--;

137 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x03030303;

138 
pxT›OfSèck
--;

139 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x02020202;

140 
pxT›OfSèck
--;

141 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x01010101;

142 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

147 
pxT›OfSèck
--;

151 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
p‹tINITIAL_SPSR
;

153 #ifde‡
THUMB_INTERWORK


156 *
pxT›OfSèck
 |
p‹tTHUMB_MODE_BIT
;

160 
pxT›OfSèck
--;

166 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_SECTION_NESTING
;

168  
pxT›OfSèck
;

169 
	}
}

172 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

176 
	`¥vSëupTimîI¡îru±
();

179 
	`vP‹tISRSèπFú°Task
();

183 
	}
}

186 
	$vP‹tEndScheduÀr
( )

190 
	}
}

196 
	$¥vSëupTimîI¡îru±
( )

198 vﬁ©ûê
p‹tLONG
 
ulDummy
;

201 
AT91C_BASE_PS
->
PS_PCER
 = 
p‹tTIMER_CLK_ENABLE_BIT
;

204 
p‹tTIMER_REG_BASE_PTR
->
TC_CCR
 = 
TC_CLKDIS
;

207 
p‹tTIMER_REG_BASE_PTR
->
TC_IDR
 = 0xFFFFFFFF;

210 
ulDummy
 = 
p‹tTIMER_REG_BASE_PTR
->
TC_SR
;

215 #i‡
c⁄figUSE_PREEMPTION
 == 1

217 –
vPªem±iveTick
 )( );

218 
AT91C_BASE_AIC
->
AIC_SVR
[
p‹tTIMER_AIC_CHANNEL
] = ( 
p‹tLONG
 ) 
vPªem±iveTick
;

222 –
vN⁄Pªem±iveTick
 )( );

223 
AT91C_BASE_AIC
->
AIC_SVR
[
p‹tTIMER_AIC_CHANNEL
] = ( 
p‹tLONG
 ) 
vN⁄Pªem±iveTick
;

228 
AT91C_BASE_AIC
->
AIC_SMR
[ 
p‹tTIMER_AIC_CHANNEL
 ] = 
AIC_SRCTYPE_INT_LEVEL_SENSITIVE
 | 
p‹tTICK_PRIORITY_6
;

233 
p‹tTIMER_REG_BASE_PTR
->
TC_IER
 = 
TC_CPCS
;

236 
AT91C_BASE_AIC
->
AIC_IECR
 = (1 << 
p‹tTIMER_AIC_CHANNEL
);

239 if–(
c⁄figCPU_CLOCK_HZ
 / (
c⁄figTICK_RATE_HZ
 * 2) ) <= 0xFFFF )

243 
p‹tTIMER_REG_BASE_PTR
->
TC_CMR
 = 
TC_WAVE
 | 
TC_CLKS_MCK2
 | 
TC_BURST_NONE
 | 
TC_CPCTRG
;

244 
p‹tTIMER_REG_BASE_PTR
->
TC_RC
 = 
c⁄figCPU_CLOCK_HZ
 / (
c⁄figTICK_RATE_HZ
 * 2);

250 
p‹tTIMER_REG_BASE_PTR
->
TC_CMR
 = 
TC_WAVE
 | 
TC_CLKS_MCK8
 | 
TC_BURST_NONE
 | 
TC_CPCTRG
;

251 
p‹tTIMER_REG_BASE_PTR
->
TC_RC
 = 
c⁄figCPU_CLOCK_HZ
 / (
c⁄figTICK_RATE_HZ
 * 8);

255 
p‹tTIMER_REG_BASE_PTR
->
TC_CCR
 = 
TC_SWTRG
 | 
TC_CLKEN
;

256 
	}
}

	@Libraries/FreeRTOS/Source/portable/GCC/ARM7_AT91FR40008/portISR.c

68 
	~"FªeRTOS.h
"

69 
	~"èsk.h
"

72 
	#p‹tCLEAR_AIC_INTERRUPT
 ( ( 
p‹tLONG
 ) 0 )

	)

75 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
p‹tLONG
 ) 0 )

	)

76 vﬁ©ûê
p‹tLONG
 
	gulCrôiˇlNe°ög
 = 9999UL;

81 
	$vP‹tYõldPro˚ss‹
–Ë
	`__©åibuã__
((
	`öãºu±
("SWI"), 
«ked
));

87 
	`vP‹tISRSèπFú°Task
( );

90 
	$vP‹tISRSèπFú°Task
( )

94 
	`p‹tRESTORE_CONTEXT
();

95 
	}
}

106 
	$vP‹tYõldPro˚ss‹
( )

111 
asm
 volatile ( "ADD LR, LR, #4" );

114 
	`p‹tSAVE_CONTEXT
();

117 
	`vTaskSwôchC⁄ãxt
();

120 
	`p‹tRESTORE_CONTEXT
();

121 
	}
}

129 #i‡
c⁄figUSE_PREEMPTION
 == 0

133 
	$vN⁄Pªem±iveTick
–Ë
	`__©åibuã__
 ((
	`öãºu±
 ("IRQ")));

134 
	$vN⁄Pªem±iveTick
( )

136 vﬁ©ûê
p‹tLONG
 
ulDummy
;

139 
ulDummy
 = 
p‹tTIMER_REG_BASE_PTR
->
TC_SR
;

141 
	`vTaskIn¸emítTick
();

144 
AT91C_BASE_AIC
->
AIC_EOICR
 = 
p‹tCLEAR_AIC_INTERRUPT
;

145 
	}
}

151 
	$vPªem±iveTick
–Ë
	`__©åibuã__
((
«ked
));

152 
	$vPªem±iveTick
( )

155 
	`p‹tSAVE_CONTEXT
();

159 vﬁ©ûê
p‹tLONG
 
ulDummy
;

162 
ulDummy
 = 
p‹tTIMER_REG_BASE_PTR
->
TC_SR
;

166 
	`vTaskIn¸emítTick
();

167 
	`vTaskSwôchC⁄ãxt
();

170 
AT91C_BASE_AIC
->
AIC_EOICR
 = 
p‹tCLEAR_AIC_INTERRUPT
;

173 
	`p‹tRESTORE_CONTEXT
();

174 
	}
}

185 #ifde‡
THUMB_INTERWORK


187 
	$vP‹tDißbÀI¡îru±sFromThumb
–Ë
	`__©åibuã__
 ((
«ked
));

188 
	$vP‹tE«bÀI¡îru±sFromThumb
–Ë
	`__©åibuã__
 ((
«ked
));

190 
	$vP‹tDißbÀI¡îru±sFromThumb
( )

192 
asm
 volatile (

199 
	}
}

201 
	$vP‹tE«bÀI¡îru±sFromThumb
( )

203 
asm
 volatile (

210 
	}
}

218 
	$vP‹tE¡îCrôiˇl
( )

221 
asm
 volatile (

231 
ulCrôiˇlNe°ög
++;

232 
	}
}

234 
	$vP‹tExôCrôiˇl
( )

236 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

239 
ulCrôiˇlNe°ög
--;

243 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

246 
asm
 volatile (

254 
	}
}

	@Libraries/FreeRTOS/Source/portable/GCC/ARM7_AT91FR40008/portmacro.h

75 #i‚de‡
PORTMACRO_H


76 
	#PORTMACRO_H


	)

78 #ifde‡
__˝lu•lus


93 
	#p‹tCHAR
 

	)

94 
	#p‹tFLOAT
 

	)

95 
	#p‹tDOUBLE
 

	)

96 
	#p‹tLONG
 

	)

97 
	#p‹tSHORT
 

	)

98 
	#p‹tSTACK_TYPE
 
p‹tLONG


	)

99 
	#p‹tBASE_TYPE
 

	)

101 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

102 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

103 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

105 
	tp‹tLONG
 
	tp‹tTickTy≥
;

106 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

111 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

112 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

113 
	#p‹tBYTE_ALIGNMENT
 4

	)

114 
	#p‹tYIELD
(Ë
asm
 vﬁ©ûê–"SWI" )

	)

115 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"NOP" )

	)

122 
	#p‹tTIMER_REG_BASE_PTR
 
AT91C_BASE_TC0


	)

123 
	#p‹tTIMER_CLK_ENABLE_BIT
 
AT91C_PS_TC0


	)

124 
	#p‹tTIMER_AIC_CHANNEL
 ( ( 
p‹tLONG
 ) 4 )

	)

136 
	#p‹tRESTORE_CONTEXT
() \

138 vﬁ©ûê* vﬁ©ûê
pxCuºítTCB
; \

139 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

142 
asm
 volatile ( \

168 –Ë
ulCrôiˇlNe°ög
; \

169 –Ë
pxCuºítTCB
; \

170 }

	)

173 
	#p‹tSAVE_CONTEXT
() \

175 vﬁ©ûê* vﬁ©ûê
pxCuºítTCB
; \

176 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

179 
asm
 volatile ( \

215 –Ë
ulCrôiˇlNe°ög
; \

216 –Ë
pxCuºítTCB
; \

217 }

	)

219 
	#p‹tYIELD_FROM_ISR
(Ë
	`vTaskSwôchC⁄ãxt
()

	)

230 #ifde‡
THUMB_INTERWORK


232 
vP‹tDißbÀI¡îru±sFromThumb
–Ë
__©åibuã__
 ((
«ked
));

233 
vP‹tE«bÀI¡îru±sFromThumb
–Ë
__©åibuã__
 ((
«ked
));

235 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`vP‹tDißbÀI¡îru±sFromThumb
()

	)

236 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tE«bÀI¡îru±sFromThumb
()

	)

240 
	#p‹tDISABLE_INTERRUPTS
() \

241 
asm
 volatile ( \

246 "LDMIA SP!, {R0} " )

	)

248 
	#p‹tENABLE_INTERRUPTS
() \

249 
asm
 volatile ( \

254 "LDMIA SP!, {R0} " )

	)

258 
vP‹tE¡îCrôiˇl
( );

259 
vP‹tExôCrôiˇl
( );

261 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
();

	)

262 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
();

	)

267 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

268 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

270 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h

46 #i‚de‡
AT91SAM7X256_H


47 
	#AT91SAM7X256_H


	)

49 vﬁ©ûê
	tAT91_REG
;

54 
	s_AT91S_SYS
 {

55 
AT91_REG
 
	mAIC_SMR
[32];

56 
AT91_REG
 
	mAIC_SVR
[32];

57 
AT91_REG
 
	mAIC_IVR
;

58 
AT91_REG
 
	mAIC_FVR
;

59 
AT91_REG
 
	mAIC_ISR
;

60 
AT91_REG
 
	mAIC_IPR
;

61 
AT91_REG
 
	mAIC_IMR
;

62 
AT91_REG
 
	mAIC_CISR
;

63 
AT91_REG
 
	mRe£rved0
[2];

64 
AT91_REG
 
	mAIC_IECR
;

65 
AT91_REG
 
	mAIC_IDCR
;

66 
AT91_REG
 
	mAIC_ICCR
;

67 
AT91_REG
 
	mAIC_ISCR
;

68 
AT91_REG
 
	mAIC_EOICR
;

69 
AT91_REG
 
	mAIC_SPU
;

70 
AT91_REG
 
	mAIC_DCR
;

71 
AT91_REG
 
	mRe£rved1
[1];

72 
AT91_REG
 
	mAIC_FFER
;

73 
AT91_REG
 
	mAIC_FFDR
;

74 
AT91_REG
 
	mAIC_FFSR
;

75 
AT91_REG
 
	mRe£rved2
[45];

76 
AT91_REG
 
	mDBGU_CR
;

77 
AT91_REG
 
	mDBGU_MR
;

78 
AT91_REG
 
	mDBGU_IER
;

79 
AT91_REG
 
	mDBGU_IDR
;

80 
AT91_REG
 
	mDBGU_IMR
;

81 
AT91_REG
 
	mDBGU_CSR
;

82 
AT91_REG
 
	mDBGU_RHR
;

83 
AT91_REG
 
	mDBGU_THR
;

84 
AT91_REG
 
	mDBGU_BRGR
;

85 
AT91_REG
 
	mRe£rved3
[7];

86 
AT91_REG
 
	mDBGU_CIDR
;

87 
AT91_REG
 
	mDBGU_EXID
;

88 
AT91_REG
 
	mDBGU_FNTR
;

89 
AT91_REG
 
	mRe£rved4
[45];

90 
AT91_REG
 
	mDBGU_RPR
;

91 
AT91_REG
 
	mDBGU_RCR
;

92 
AT91_REG
 
	mDBGU_TPR
;

93 
AT91_REG
 
	mDBGU_TCR
;

94 
AT91_REG
 
	mDBGU_RNPR
;

95 
AT91_REG
 
	mDBGU_RNCR
;

96 
AT91_REG
 
	mDBGU_TNPR
;

97 
AT91_REG
 
	mDBGU_TNCR
;

98 
AT91_REG
 
	mDBGU_PTCR
;

99 
AT91_REG
 
	mDBGU_PTSR
;

100 
AT91_REG
 
	mRe£rved5
[54];

101 
AT91_REG
 
	mPIOA_PER
;

102 
AT91_REG
 
	mPIOA_PDR
;

103 
AT91_REG
 
	mPIOA_PSR
;

104 
AT91_REG
 
	mRe£rved6
[1];

105 
AT91_REG
 
	mPIOA_OER
;

106 
AT91_REG
 
	mPIOA_ODR
;

107 
AT91_REG
 
	mPIOA_OSR
;

108 
AT91_REG
 
	mRe£rved7
[1];

109 
AT91_REG
 
	mPIOA_IFER
;

110 
AT91_REG
 
	mPIOA_IFDR
;

111 
AT91_REG
 
	mPIOA_IFSR
;

112 
AT91_REG
 
	mRe£rved8
[1];

113 
AT91_REG
 
	mPIOA_SODR
;

114 
AT91_REG
 
	mPIOA_CODR
;

115 
AT91_REG
 
	mPIOA_ODSR
;

116 
AT91_REG
 
	mPIOA_PDSR
;

117 
AT91_REG
 
	mPIOA_IER
;

118 
AT91_REG
 
	mPIOA_IDR
;

119 
AT91_REG
 
	mPIOA_IMR
;

120 
AT91_REG
 
	mPIOA_ISR
;

121 
AT91_REG
 
	mPIOA_MDER
;

122 
AT91_REG
 
	mPIOA_MDDR
;

123 
AT91_REG
 
	mPIOA_MDSR
;

124 
AT91_REG
 
	mRe£rved9
[1];

125 
AT91_REG
 
	mPIOA_PPUDR
;

126 
AT91_REG
 
	mPIOA_PPUER
;

127 
AT91_REG
 
	mPIOA_PPUSR
;

128 
AT91_REG
 
	mRe£rved10
[1];

129 
AT91_REG
 
	mPIOA_ASR
;

130 
AT91_REG
 
	mPIOA_BSR
;

131 
AT91_REG
 
	mPIOA_ABSR
;

132 
AT91_REG
 
	mRe£rved11
[9];

133 
AT91_REG
 
	mPIOA_OWER
;

134 
AT91_REG
 
	mPIOA_OWDR
;

135 
AT91_REG
 
	mPIOA_OWSR
;

136 
AT91_REG
 
	mRe£rved12
[85];

137 
AT91_REG
 
	mPIOB_PER
;

138 
AT91_REG
 
	mPIOB_PDR
;

139 
AT91_REG
 
	mPIOB_PSR
;

140 
AT91_REG
 
	mRe£rved13
[1];

141 
AT91_REG
 
	mPIOB_OER
;

142 
AT91_REG
 
	mPIOB_ODR
;

143 
AT91_REG
 
	mPIOB_OSR
;

144 
AT91_REG
 
	mRe£rved14
[1];

145 
AT91_REG
 
	mPIOB_IFER
;

146 
AT91_REG
 
	mPIOB_IFDR
;

147 
AT91_REG
 
	mPIOB_IFSR
;

148 
AT91_REG
 
	mRe£rved15
[1];

149 
AT91_REG
 
	mPIOB_SODR
;

150 
AT91_REG
 
	mPIOB_CODR
;

151 
AT91_REG
 
	mPIOB_ODSR
;

152 
AT91_REG
 
	mPIOB_PDSR
;

153 
AT91_REG
 
	mPIOB_IER
;

154 
AT91_REG
 
	mPIOB_IDR
;

155 
AT91_REG
 
	mPIOB_IMR
;

156 
AT91_REG
 
	mPIOB_ISR
;

157 
AT91_REG
 
	mPIOB_MDER
;

158 
AT91_REG
 
	mPIOB_MDDR
;

159 
AT91_REG
 
	mPIOB_MDSR
;

160 
AT91_REG
 
	mRe£rved16
[1];

161 
AT91_REG
 
	mPIOB_PPUDR
;

162 
AT91_REG
 
	mPIOB_PPUER
;

163 
AT91_REG
 
	mPIOB_PPUSR
;

164 
AT91_REG
 
	mRe£rved17
[1];

165 
AT91_REG
 
	mPIOB_ASR
;

166 
AT91_REG
 
	mPIOB_BSR
;

167 
AT91_REG
 
	mPIOB_ABSR
;

168 
AT91_REG
 
	mRe£rved18
[9];

169 
AT91_REG
 
	mPIOB_OWER
;

170 
AT91_REG
 
	mPIOB_OWDR
;

171 
AT91_REG
 
	mPIOB_OWSR
;

172 
AT91_REG
 
	mRe£rved19
[341];

173 
AT91_REG
 
	mPMC_SCER
;

174 
AT91_REG
 
	mPMC_SCDR
;

175 
AT91_REG
 
	mPMC_SCSR
;

176 
AT91_REG
 
	mRe£rved20
[1];

177 
AT91_REG
 
	mPMC_PCER
;

178 
AT91_REG
 
	mPMC_PCDR
;

179 
AT91_REG
 
	mPMC_PCSR
;

180 
AT91_REG
 
	mRe£rved21
[1];

181 
AT91_REG
 
	mPMC_MOR
;

182 
AT91_REG
 
	mPMC_MCFR
;

183 
AT91_REG
 
	mRe£rved22
[1];

184 
AT91_REG
 
	mPMC_PLLR
;

185 
AT91_REG
 
	mPMC_MCKR
;

186 
AT91_REG
 
	mRe£rved23
[3];

187 
AT91_REG
 
	mPMC_PCKR
[4];

188 
AT91_REG
 
	mRe£rved24
[4];

189 
AT91_REG
 
	mPMC_IER
;

190 
AT91_REG
 
	mPMC_IDR
;

191 
AT91_REG
 
	mPMC_SR
;

192 
AT91_REG
 
	mPMC_IMR
;

193 
AT91_REG
 
	mRe£rved25
[36];

194 
AT91_REG
 
	mRSTC_RCR
;

195 
AT91_REG
 
	mRSTC_RSR
;

196 
AT91_REG
 
	mRSTC_RMR
;

197 
AT91_REG
 
	mRe£rved26
[5];

198 
AT91_REG
 
	mRTTC_RTMR
;

199 
AT91_REG
 
	mRTTC_RTAR
;

200 
AT91_REG
 
	mRTTC_RTVR
;

201 
AT91_REG
 
	mRTTC_RTSR
;

202 
AT91_REG
 
	mPITC_PIMR
;

203 
AT91_REG
 
	mPITC_PISR
;

204 
AT91_REG
 
	mPITC_PIVR
;

205 
AT91_REG
 
	mPITC_PIIR
;

206 
AT91_REG
 
	mWDTC_WDCR
;

207 
AT91_REG
 
	mWDTC_WDMR
;

208 
AT91_REG
 
	mWDTC_WDSR
;

209 
AT91_REG
 
	mRe£rved27
[5];

210 
AT91_REG
 
	mVREG_MR
;

211 } 
	tAT91S_SYS
, *
	tAT91PS_SYS
;

217 
	s_AT91S_AIC
 {

218 
AT91_REG
 
	mAIC_SMR
[32];

219 
AT91_REG
 
	mAIC_SVR
[32];

220 
AT91_REG
 
	mAIC_IVR
;

221 
AT91_REG
 
	mAIC_FVR
;

222 
AT91_REG
 
	mAIC_ISR
;

223 
AT91_REG
 
	mAIC_IPR
;

224 
AT91_REG
 
	mAIC_IMR
;

225 
AT91_REG
 
	mAIC_CISR
;

226 
AT91_REG
 
	mRe£rved0
[2];

227 
AT91_REG
 
	mAIC_IECR
;

228 
AT91_REG
 
	mAIC_IDCR
;

229 
AT91_REG
 
	mAIC_ICCR
;

230 
AT91_REG
 
	mAIC_ISCR
;

231 
AT91_REG
 
	mAIC_EOICR
;

232 
AT91_REG
 
	mAIC_SPU
;

233 
AT91_REG
 
	mAIC_DCR
;

234 
AT91_REG
 
	mRe£rved1
[1];

235 
AT91_REG
 
	mAIC_FFER
;

236 
AT91_REG
 
	mAIC_FFDR
;

237 
AT91_REG
 
	mAIC_FFSR
;

238 } 
	tAT91S_AIC
, *
	tAT91PS_AIC
;

241 
	#AT91C_AIC_PRIOR
 (() 0x7 << 0)

242 
	#AT91C_AIC_PRIOR_LOWEST
 (() 0x0)

243 
	#AT91C_AIC_PRIOR_HIGHEST
 (() 0x7)

244 
	#AT91C_AIC_SRCTYPE
 (() 0x3 << 5)

245 
	#AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL
 (() 0x0 << 5)

246 
	#AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL
 (() 0x0 << 5)

247 
	#AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE
 (() 0x1 << 5)

248 
	#AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE
 (() 0x1 << 5)

249 
	#AT91C_AIC_SRCTYPE_HIGH_LEVEL
 (() 0x2 << 5)

250 
	#AT91C_AIC_SRCTYPE_POSITIVE_EDGE
 (() 0x3 << 5)

252 
	#AT91C_AIC_NFIQ
 (() 0x1 << 0)

253 
	#AT91C_AIC_NIRQ
 (() 0x1 << 1)

255 
	#AT91C_AIC_DCR_PROT
 (() 0x1 << 0)

256 
	#AT91C_AIC_DCR_GMSK
 (() 0x1 << 1)

257 

	)

261 
	s_AT91S_PDC
 {

262 
AT91_REG
 
	mPDC_RPR
;

263 
AT91_REG
 
	mPDC_RCR
;

264 
AT91_REG
 
	mPDC_TPR
;

265 
AT91_REG
 
	mPDC_TCR
;

266 
AT91_REG
 
	mPDC_RNPR
;

267 
AT91_REG
 
	mPDC_RNCR
;

268 
AT91_REG
 
	mPDC_TNPR
;

269 
AT91_REG
 
	mPDC_TNCR
;

270 
AT91_REG
 
	mPDC_PTCR
;

271 
AT91_REG
 
	mPDC_PTSR
;

272 } 
	tAT91S_PDC
, *
	tAT91PS_PDC
;

275 
	#AT91C_PDC_RXTEN
 (() 0x1 << 0)

276 
	#AT91C_PDC_RXTDIS
 (() 0x1 << 1)

277 
	#AT91C_PDC_TXTEN
 (() 0x1 << 8)

278 
	#AT91C_PDC_TXTDIS
 (() 0x1 << 9)

280 

	)

284 
	s_AT91S_DBGU
 {

285 
AT91_REG
 
	mDBGU_CR
;

286 
AT91_REG
 
	mDBGU_MR
;

287 
AT91_REG
 
	mDBGU_IER
;

288 
AT91_REG
 
	mDBGU_IDR
;

289 
AT91_REG
 
	mDBGU_IMR
;

290 
AT91_REG
 
	mDBGU_CSR
;

291 
AT91_REG
 
	mDBGU_RHR
;

292 
AT91_REG
 
	mDBGU_THR
;

293 
AT91_REG
 
	mDBGU_BRGR
;

294 
AT91_REG
 
	mRe£rved0
[7];

295 
AT91_REG
 
	mDBGU_CIDR
;

296 
AT91_REG
 
	mDBGU_EXID
;

297 
AT91_REG
 
	mDBGU_FNTR
;

298 
AT91_REG
 
	mRe£rved1
[45];

299 
AT91_REG
 
	mDBGU_RPR
;

300 
AT91_REG
 
	mDBGU_RCR
;

301 
AT91_REG
 
	mDBGU_TPR
;

302 
AT91_REG
 
	mDBGU_TCR
;

303 
AT91_REG
 
	mDBGU_RNPR
;

304 
AT91_REG
 
	mDBGU_RNCR
;

305 
AT91_REG
 
	mDBGU_TNPR
;

306 
AT91_REG
 
	mDBGU_TNCR
;

307 
AT91_REG
 
	mDBGU_PTCR
;

308 
AT91_REG
 
	mDBGU_PTSR
;

309 } 
	tAT91S_DBGU
, *
	tAT91PS_DBGU
;

312 
	#AT91C_US_RSTRX
 (() 0x1 << 2)

313 
	#AT91C_US_RSTTX
 (() 0x1 << 3)

314 
	#AT91C_US_RXEN
 (() 0x1 << 4)

315 
	#AT91C_US_RXDIS
 (() 0x1 << 5)

316 
	#AT91C_US_TXEN
 (() 0x1 << 6)

317 
	#AT91C_US_TXDIS
 (() 0x1 << 7)

318 
	#AT91C_US_RSTSTA
 (() 0x1 << 8)

320 
	#AT91C_US_PAR
 (() 0x7 << 9)

321 
	#AT91C_US_PAR_EVEN
 (() 0x0 << 9)

322 
	#AT91C_US_PAR_ODD
 (() 0x1 << 9)

323 
	#AT91C_US_PAR_SPACE
 (() 0x2 << 9)

324 
	#AT91C_US_PAR_MARK
 (() 0x3 << 9)

325 
	#AT91C_US_PAR_NONE
 (() 0x4 << 9)

326 
	#AT91C_US_PAR_MULTI_DROP
 (() 0x6 << 9)

327 
	#AT91C_US_CHMODE
 (() 0x3 << 14)

328 
	#AT91C_US_CHMODE_NORMAL
 (() 0x0 << 14)

329 
	#AT91C_US_CHMODE_AUTO
 (() 0x1 << 14)

330 
	#AT91C_US_CHMODE_LOCAL
 (() 0x2 << 14)

331 
	#AT91C_US_CHMODE_REMOTE
 (() 0x3 << 14)

333 
	#AT91C_US_RXRDY
 (() 0x1 << 0)

334 
	#AT91C_US_TXRDY
 (() 0x1 << 1)

335 
	#AT91C_US_ENDRX
 (() 0x1 << 3)

336 
	#AT91C_US_ENDTX
 (() 0x1 << 4)

337 
	#AT91C_US_OVRE
 (() 0x1 << 5)

338 
	#AT91C_US_FRAME
 (() 0x1 << 6)

339 
	#AT91C_US_PARE
 (() 0x1 << 7)

340 
	#AT91C_US_TXEMPTY
 (() 0x1 << 9)

341 
	#AT91C_US_TXBUFE
 (() 0x1 << 11)

342 
	#AT91C_US_RXBUFF
 (() 0x1 << 12)

343 
	#AT91C_US_COMM_TX
 (() 0x1 << 30)

344 
	#AT91C_US_COMM_RX
 (() 0x1 << 31)

349 
	#AT91C_US_FORCE_NTRST
 (() 0x1 << 0)

350 

	)

354 
	s_AT91S_PIO
 {

355 
AT91_REG
 
	mPIO_PER
;

356 
AT91_REG
 
	mPIO_PDR
;

357 
AT91_REG
 
	mPIO_PSR
;

358 
AT91_REG
 
	mRe£rved0
[1];

359 
AT91_REG
 
	mPIO_OER
;

360 
AT91_REG
 
	mPIO_ODR
;

361 
AT91_REG
 
	mPIO_OSR
;

362 
AT91_REG
 
	mRe£rved1
[1];

363 
AT91_REG
 
	mPIO_IFER
;

364 
AT91_REG
 
	mPIO_IFDR
;

365 
AT91_REG
 
	mPIO_IFSR
;

366 
AT91_REG
 
	mRe£rved2
[1];

367 
AT91_REG
 
	mPIO_SODR
;

368 
AT91_REG
 
	mPIO_CODR
;

369 
AT91_REG
 
	mPIO_ODSR
;

370 
AT91_REG
 
	mPIO_PDSR
;

371 
AT91_REG
 
	mPIO_IER
;

372 
AT91_REG
 
	mPIO_IDR
;

373 
AT91_REG
 
	mPIO_IMR
;

374 
AT91_REG
 
	mPIO_ISR
;

375 
AT91_REG
 
	mPIO_MDER
;

376 
AT91_REG
 
	mPIO_MDDR
;

377 
AT91_REG
 
	mPIO_MDSR
;

378 
AT91_REG
 
	mRe£rved3
[1];

379 
AT91_REG
 
	mPIO_PPUDR
;

380 
AT91_REG
 
	mPIO_PPUER
;

381 
AT91_REG
 
	mPIO_PPUSR
;

382 
AT91_REG
 
	mRe£rved4
[1];

383 
AT91_REG
 
	mPIO_ASR
;

384 
AT91_REG
 
	mPIO_BSR
;

385 
AT91_REG
 
	mPIO_ABSR
;

386 
AT91_REG
 
	mRe£rved5
[9];

387 
AT91_REG
 
	mPIO_OWER
;

388 
AT91_REG
 
	mPIO_OWDR
;

389 
AT91_REG
 
	mPIO_OWSR
;

390 } 
	tAT91S_PIO
, *
	tAT91PS_PIO
;

396 
	s_AT91S_CKGR
 {

397 
AT91_REG
 
	mCKGR_MOR
;

398 
AT91_REG
 
	mCKGR_MCFR
;

399 
AT91_REG
 
	mRe£rved0
[1];

400 
AT91_REG
 
	mCKGR_PLLR
;

401 } 
	tAT91S_CKGR
, *
	tAT91PS_CKGR
;

404 
	#AT91C_CKGR_MOSCEN
 (() 0x1 << 0)

405 
	#AT91C_CKGR_OSCBYPASS
 (() 0x1 << 1)

406 
	#AT91C_CKGR_OSCOUNT
 (() 0xFF << 8)

408 
	#AT91C_CKGR_MAINF
 (() 0xFFFF << 0)

409 
	#AT91C_CKGR_MAINRDY
 (() 0x1 << 16)

411 
	#AT91C_CKGR_DIV
 (() 0xFF << 0)

412 
	#AT91C_CKGR_DIV_0
 (() 0x0)

413 
	#AT91C_CKGR_DIV_BYPASS
 (() 0x1)

414 
	#AT91C_CKGR_PLLCOUNT
 (() 0x3F << 8)

415 
	#AT91C_CKGR_OUT
 (() 0x3 << 14)

416 
	#AT91C_CKGR_OUT_0
 (() 0x0 << 14)

417 
	#AT91C_CKGR_OUT_1
 (() 0x1 << 14)

418 
	#AT91C_CKGR_OUT_2
 (() 0x2 << 14)

419 
	#AT91C_CKGR_OUT_3
 (() 0x3 << 14)

420 
	#AT91C_CKGR_MUL
 (() 0x7FF << 16)

421 
	#AT91C_CKGR_USBDIV
 (() 0x3 << 28)

422 
	#AT91C_CKGR_USBDIV_0
 (() 0x0 << 28)

423 
	#AT91C_CKGR_USBDIV_1
 (() 0x1 << 28)

424 
	#AT91C_CKGR_USBDIV_2
 (() 0x2 << 28)

425 

	)

429 
	s_AT91S_PMC
 {

430 
AT91_REG
 
	mPMC_SCER
;

431 
AT91_REG
 
	mPMC_SCDR
;

432 
AT91_REG
 
	mPMC_SCSR
;

433 
AT91_REG
 
	mRe£rved0
[1];

434 
AT91_REG
 
	mPMC_PCER
;

435 
AT91_REG
 
	mPMC_PCDR
;

436 
AT91_REG
 
	mPMC_PCSR
;

437 
AT91_REG
 
	mRe£rved1
[1];

438 
AT91_REG
 
	mPMC_MOR
;

439 
AT91_REG
 
	mPMC_MCFR
;

440 
AT91_REG
 
	mRe£rved2
[1];

441 
AT91_REG
 
	mPMC_PLLR
;

442 
AT91_REG
 
	mPMC_MCKR
;

443 
AT91_REG
 
	mRe£rved3
[3];

444 
AT91_REG
 
	mPMC_PCKR
[4];

445 
AT91_REG
 
	mRe£rved4
[4];

446 
AT91_REG
 
	mPMC_IER
;

447 
AT91_REG
 
	mPMC_IDR
;

448 
AT91_REG
 
	mPMC_SR
;

449 
AT91_REG
 
	mPMC_IMR
;

450 } 
	tAT91S_PMC
, *
	tAT91PS_PMC
;

453 
	#AT91C_PMC_PCK
 (() 0x1 << 0)

454 
	#AT91C_PMC_UDP
 (() 0x1 << 7)

455 
	#AT91C_PMC_PCK0
 (() 0x1 << 8)

456 
	#AT91C_PMC_PCK1
 (() 0x1 << 9)

457 
	#AT91C_PMC_PCK2
 (() 0x1 << 10)

458 
	#AT91C_PMC_PCK3
 (() 0x1 << 11)

465 
	#AT91C_PMC_CSS
 (() 0x3 << 0)

466 
	#AT91C_PMC_CSS_SLOW_CLK
 (() 0x0)

467 
	#AT91C_PMC_CSS_MAIN_CLK
 (() 0x1)

468 
	#AT91C_PMC_CSS_PLL_CLK
 (() 0x3)

469 
	#AT91C_PMC_PRES
 (() 0x7 << 2)

470 
	#AT91C_PMC_PRES_CLK
 (() 0x0 << 2)

471 
	#AT91C_PMC_PRES_CLK_2
 (() 0x1 << 2)

472 
	#AT91C_PMC_PRES_CLK_4
 (() 0x2 << 2)

473 
	#AT91C_PMC_PRES_CLK_8
 (() 0x3 << 2)

474 
	#AT91C_PMC_PRES_CLK_16
 (() 0x4 << 2)

475 
	#AT91C_PMC_PRES_CLK_32
 (() 0x5 << 2)

476 
	#AT91C_PMC_PRES_CLK_64
 (() 0x6 << 2)

479 
	#AT91C_PMC_MOSCS
 (() 0x1 << 0)

480 
	#AT91C_PMC_LOCK
 (() 0x1 << 2)

481 
	#AT91C_PMC_MCKRDY
 (() 0x1 << 3)

482 
	#AT91C_PMC_PCK0RDY
 (() 0x1 << 8)

483 
	#AT91C_PMC_PCK1RDY
 (() 0x1 << 9)

484 
	#AT91C_PMC_PCK2RDY
 (() 0x1 << 10)

485 
	#AT91C_PMC_PCK3RDY
 (() 0x1 << 11)

489 

	)

493 
	s_AT91S_RSTC
 {

494 
AT91_REG
 
	mRSTC_RCR
;

495 
AT91_REG
 
	mRSTC_RSR
;

496 
AT91_REG
 
	mRSTC_RMR
;

497 } 
	tAT91S_RSTC
, *
	tAT91PS_RSTC
;

500 
	#AT91C_RSTC_PROCRST
 (() 0x1 << 0)

501 
	#AT91C_RSTC_PERRST
 (() 0x1 << 2)

502 
	#AT91C_RSTC_EXTRST
 (() 0x1 << 3)

503 
	#AT91C_RSTC_KEY
 (() 0xFF << 24)

505 
	#AT91C_RSTC_URSTS
 (() 0x1 << 0)

506 
	#AT91C_RSTC_BODSTS
 (() 0x1 << 1)

507 
	#AT91C_RSTC_RSTTYP
 (() 0x7 << 8)

508 
	#AT91C_RSTC_RSTTYP_POWERUP
 (() 0x0 << 8)

509 
	#AT91C_RSTC_RSTTYP_WAKEUP
 (() 0x1 << 8)

510 
	#AT91C_RSTC_RSTTYP_WATCHDOG
 (() 0x2 << 8)

511 
	#AT91C_RSTC_RSTTYP_SOFTWARE
 (() 0x3 << 8)

512 
	#AT91C_RSTC_RSTTYP_USER
 (() 0x4 << 8)

513 
	#AT91C_RSTC_RSTTYP_BROWNOUT
 (() 0x5 << 8)

514 
	#AT91C_RSTC_NRSTL
 (() 0x1 << 16)

515 
	#AT91C_RSTC_SRCMP
 (() 0x1 << 17)

517 
	#AT91C_RSTC_URSTEN
 (() 0x1 << 0)

518 
	#AT91C_RSTC_URSTIEN
 (() 0x1 << 4)

519 
	#AT91C_RSTC_ERSTL
 (() 0xF << 8)

520 
	#AT91C_RSTC_BODIEN
 (() 0x1 << 16)

521 

	)

525 
	s_AT91S_RTTC
 {

526 
AT91_REG
 
	mRTTC_RTMR
;

527 
AT91_REG
 
	mRTTC_RTAR
;

528 
AT91_REG
 
	mRTTC_RTVR
;

529 
AT91_REG
 
	mRTTC_RTSR
;

530 } 
	tAT91S_RTTC
, *
	tAT91PS_RTTC
;

533 
	#AT91C_RTTC_RTPRES
 (() 0xFFFF << 0)

534 
	#AT91C_RTTC_ALMIEN
 (() 0x1 << 16)

535 
	#AT91C_RTTC_RTTINCIEN
 (() 0x1 << 17)

536 
	#AT91C_RTTC_RTTRST
 (() 0x1 << 18)

538 
	#AT91C_RTTC_ALMV
 (() 0x0 << 0)

540 
	#AT91C_RTTC_CRTV
 (() 0x0 << 0)

542 
	#AT91C_RTTC_ALMS
 (() 0x1 << 0)

543 
	#AT91C_RTTC_RTTINC
 (() 0x1 << 1)

544 

	)

548 
	s_AT91S_PITC
 {

549 
AT91_REG
 
	mPITC_PIMR
;

550 
AT91_REG
 
	mPITC_PISR
;

551 
AT91_REG
 
	mPITC_PIVR
;

552 
AT91_REG
 
	mPITC_PIIR
;

553 } 
	tAT91S_PITC
, *
	tAT91PS_PITC
;

556 
	#AT91C_PITC_PIV
 (() 0xFFFFF << 0)

557 
	#AT91C_PITC_PITEN
 (() 0x1 << 24)

558 
	#AT91C_PITC_PITIEN
 (() 0x1 << 25)

560 
	#AT91C_PITC_PITS
 (() 0x1 << 0)

562 
	#AT91C_PITC_CPIV
 (() 0xFFFFF << 0)

563 
	#AT91C_PITC_PICNT
 (() 0xFFF << 20)

565 

	)

569 
	s_AT91S_WDTC
 {

570 
AT91_REG
 
	mWDTC_WDCR
;

571 
AT91_REG
 
	mWDTC_WDMR
;

572 
AT91_REG
 
	mWDTC_WDSR
;

573 } 
	tAT91S_WDTC
, *
	tAT91PS_WDTC
;

576 
	#AT91C_WDTC_WDRSTT
 (() 0x1 << 0)

577 
	#AT91C_WDTC_KEY
 (() 0xFF << 24)

579 
	#AT91C_WDTC_WDV
 (() 0xFFF << 0)

580 
	#AT91C_WDTC_WDFIEN
 (() 0x1 << 12)

581 
	#AT91C_WDTC_WDRSTEN
 (() 0x1 << 13)

582 
	#AT91C_WDTC_WDRPROC
 (() 0x1 << 14)

583 
	#AT91C_WDTC_WDDIS
 (() 0x1 << 15)

584 
	#AT91C_WDTC_WDD
 (() 0xFFF << 16)

585 
	#AT91C_WDTC_WDDBGHLT
 (() 0x1 << 28)

586 
	#AT91C_WDTC_WDIDLEHLT
 (() 0x1 << 29)

588 
	#AT91C_WDTC_WDUNF
 (() 0x1 << 0)

589 
	#AT91C_WDTC_WDERR
 (() 0x1 << 1)

590 

	)

594 
	s_AT91S_VREG
 {

595 
AT91_REG
 
	mVREG_MR
;

596 } 
	tAT91S_VREG
, *
	tAT91PS_VREG
;

599 
	#AT91C_VREG_PSTDBY
 (() 0x1 << 0)

600 

	)

604 
	s_AT91S_MC
 {

605 
AT91_REG
 
	mMC_RCR
;

606 
AT91_REG
 
	mMC_ASR
;

607 
AT91_REG
 
	mMC_AASR
;

608 
AT91_REG
 
	mRe£rved0
[21];

609 
AT91_REG
 
	mMC_FMR
;

610 
AT91_REG
 
	mMC_FCR
;

611 
AT91_REG
 
	mMC_FSR
;

612 } 
	tAT91S_MC
, *
	tAT91PS_MC
;

615 
	#AT91C_MC_RCB
 (() 0x1 << 0)

617 
	#AT91C_MC_UNDADD
 (() 0x1 << 0)

618 
	#AT91C_MC_MISADD
 (() 0x1 << 1)

619 
	#AT91C_MC_ABTSZ
 (() 0x3 << 8)

620 
	#AT91C_MC_ABTSZ_BYTE
 (() 0x0 << 8)

621 
	#AT91C_MC_ABTSZ_HWORD
 (() 0x1 << 8)

622 
	#AT91C_MC_ABTSZ_WORD
 (() 0x2 << 8)

623 
	#AT91C_MC_ABTTYP
 (() 0x3 << 10)

624 
	#AT91C_MC_ABTTYP_DATAR
 (() 0x0 << 10)

625 
	#AT91C_MC_ABTTYP_DATAW
 (() 0x1 << 10)

626 
	#AT91C_MC_ABTTYP_FETCH
 (() 0x2 << 10)

627 
	#AT91C_MC_MST0
 (() 0x1 << 16)

628 
	#AT91C_MC_MST1
 (() 0x1 << 17)

629 
	#AT91C_MC_SVMST0
 (() 0x1 << 24)

630 
	#AT91C_MC_SVMST1
 (() 0x1 << 25)

632 
	#AT91C_MC_FRDY
 (() 0x1 << 0)

633 
	#AT91C_MC_LOCKE
 (() 0x1 << 2)

634 
	#AT91C_MC_PROGE
 (() 0x1 << 3)

635 
	#AT91C_MC_NEBP
 (() 0x1 << 7)

636 
	#AT91C_MC_FWS
 (() 0x3 << 8)

637 
	#AT91C_MC_FWS_0FWS
 (() 0x0 << 8)

638 
	#AT91C_MC_FWS_1FWS
 (() 0x1 << 8)

639 
	#AT91C_MC_FWS_2FWS
 (() 0x2 << 8)

640 
	#AT91C_MC_FWS_3FWS
 (() 0x3 << 8)

641 
	#AT91C_MC_FMCN
 (() 0xFF << 16)

643 
	#AT91C_MC_FCMD
 (() 0xF << 0)

644 
	#AT91C_MC_FCMD_START_PROG
 (() 0x1)

645 
	#AT91C_MC_FCMD_LOCK
 (() 0x2)

646 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (() 0x3)

647 
	#AT91C_MC_FCMD_UNLOCK
 (() 0x4)

648 
	#AT91C_MC_FCMD_ERASE_ALL
 (() 0x8)

649 
	#AT91C_MC_FCMD_SET_GP_NVM
 (() 0xB)

650 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (() 0xD)

651 
	#AT91C_MC_FCMD_SET_SECURITY
 (() 0xF)

652 
	#AT91C_MC_PAGEN
 (() 0x3FF << 8)

653 
	#AT91C_MC_KEY
 (() 0xFF << 24)

655 
	#AT91C_MC_SECURITY
 (() 0x1 << 4)

656 
	#AT91C_MC_GPNVM0
 (() 0x1 << 8)

657 
	#AT91C_MC_GPNVM1
 (() 0x1 << 9)

658 
	#AT91C_MC_GPNVM2
 (() 0x1 << 10)

659 
	#AT91C_MC_GPNVM3
 (() 0x1 << 11)

660 
	#AT91C_MC_GPNVM4
 (() 0x1 << 12)

661 
	#AT91C_MC_GPNVM5
 (() 0x1 << 13)

662 
	#AT91C_MC_GPNVM6
 (() 0x1 << 14)

663 
	#AT91C_MC_GPNVM7
 (() 0x1 << 15)

664 
	#AT91C_MC_LOCKS0
 (() 0x1 << 16)

665 
	#AT91C_MC_LOCKS1
 (() 0x1 << 17)

666 
	#AT91C_MC_LOCKS2
 (() 0x1 << 18)

667 
	#AT91C_MC_LOCKS3
 (() 0x1 << 19)

668 
	#AT91C_MC_LOCKS4
 (() 0x1 << 20)

669 
	#AT91C_MC_LOCKS5
 (() 0x1 << 21)

670 
	#AT91C_MC_LOCKS6
 (() 0x1 << 22)

671 
	#AT91C_MC_LOCKS7
 (() 0x1 << 23)

672 
	#AT91C_MC_LOCKS8
 (() 0x1 << 24)

673 
	#AT91C_MC_LOCKS9
 (() 0x1 << 25)

674 
	#AT91C_MC_LOCKS10
 (() 0x1 << 26)

675 
	#AT91C_MC_LOCKS11
 (() 0x1 << 27)

676 
	#AT91C_MC_LOCKS12
 (() 0x1 << 28)

677 
	#AT91C_MC_LOCKS13
 (() 0x1 << 29)

678 
	#AT91C_MC_LOCKS14
 (() 0x1 << 30)

679 
	#AT91C_MC_LOCKS15
 (() 0x1 << 31)

680 

	)

684 
	s_AT91S_SPI
 {

685 
AT91_REG
 
	mSPI_CR
;

686 
AT91_REG
 
	mSPI_MR
;

687 
AT91_REG
 
	mSPI_RDR
;

688 
AT91_REG
 
	mSPI_TDR
;

689 
AT91_REG
 
	mSPI_SR
;

690 
AT91_REG
 
	mSPI_IER
;

691 
AT91_REG
 
	mSPI_IDR
;

692 
AT91_REG
 
	mSPI_IMR
;

693 
AT91_REG
 
	mRe£rved0
[4];

694 
AT91_REG
 
	mSPI_CSR
[4];

695 
AT91_REG
 
	mRe£rved1
[48];

696 
AT91_REG
 
	mSPI_RPR
;

697 
AT91_REG
 
	mSPI_RCR
;

698 
AT91_REG
 
	mSPI_TPR
;

699 
AT91_REG
 
	mSPI_TCR
;

700 
AT91_REG
 
	mSPI_RNPR
;

701 
AT91_REG
 
	mSPI_RNCR
;

702 
AT91_REG
 
	mSPI_TNPR
;

703 
AT91_REG
 
	mSPI_TNCR
;

704 
AT91_REG
 
	mSPI_PTCR
;

705 
AT91_REG
 
	mSPI_PTSR
;

706 } 
	tAT91S_SPI
, *
	tAT91PS_SPI
;

709 
	#AT91C_SPI_SPIEN
 (() 0x1 << 0)

710 
	#AT91C_SPI_SPIDIS
 (() 0x1 << 1)

711 
	#AT91C_SPI_SWRST
 (() 0x1 << 7)

712 
	#AT91C_SPI_LASTXFER
 (() 0x1 << 24)

714 
	#AT91C_SPI_MSTR
 (() 0x1 << 0)

715 
	#AT91C_SPI_PS
 (() 0x1 << 1)

716 
	#AT91C_SPI_PS_FIXED
 (() 0x0 << 1)

717 
	#AT91C_SPI_PS_VARIABLE
 (() 0x1 << 1)

718 
	#AT91C_SPI_PCSDEC
 (() 0x1 << 2)

719 
	#AT91C_SPI_FDIV
 (() 0x1 << 3)

720 
	#AT91C_SPI_MODFDIS
 (() 0x1 << 4)

721 
	#AT91C_SPI_LLB
 (() 0x1 << 7)

722 
	#AT91C_SPI_PCS
 (() 0xF << 16)

723 
	#AT91C_SPI_DLYBCS
 (() 0xFF << 24)

725 
	#AT91C_SPI_RD
 (() 0xFFFF << 0)

726 
	#AT91C_SPI_RPCS
 (() 0xF << 16)

728 
	#AT91C_SPI_TD
 (() 0xFFFF << 0)

729 
	#AT91C_SPI_TPCS
 (() 0xF << 16)

731 
	#AT91C_SPI_RDRF
 (() 0x1 << 0)

732 
	#AT91C_SPI_TDRE
 (() 0x1 << 1)

733 
	#AT91C_SPI_MODF
 (() 0x1 << 2)

734 
	#AT91C_SPI_OVRES
 (() 0x1 << 3)

735 
	#AT91C_SPI_ENDRX
 (() 0x1 << 4)

736 
	#AT91C_SPI_ENDTX
 (() 0x1 << 5)

737 
	#AT91C_SPI_RXBUFF
 (() 0x1 << 6)

738 
	#AT91C_SPI_TXBUFE
 (() 0x1 << 7)

739 
	#AT91C_SPI_NSSR
 (() 0x1 << 8)

740 
	#AT91C_SPI_TXEMPTY
 (() 0x1 << 9)

741 
	#AT91C_SPI_SPIENS
 (() 0x1 << 16)

746 
	#AT91C_SPI_CPOL
 (() 0x1 << 0)

747 
	#AT91C_SPI_NCPHA
 (() 0x1 << 1)

748 
	#AT91C_SPI_CSAAT
 (() 0x1 << 3)

749 
	#AT91C_SPI_BITS
 (() 0xF << 4)

750 
	#AT91C_SPI_BITS_8
 (() 0x0 << 4)

751 
	#AT91C_SPI_BITS_9
 (() 0x1 << 4)

752 
	#AT91C_SPI_BITS_10
 (() 0x2 << 4)

753 
	#AT91C_SPI_BITS_11
 (() 0x3 << 4)

754 
	#AT91C_SPI_BITS_12
 (() 0x4 << 4)

755 
	#AT91C_SPI_BITS_13
 (() 0x5 << 4)

756 
	#AT91C_SPI_BITS_14
 (() 0x6 << 4)

757 
	#AT91C_SPI_BITS_15
 (() 0x7 << 4)

758 
	#AT91C_SPI_BITS_16
 (() 0x8 << 4)

759 
	#AT91C_SPI_SCBR
 (() 0xFF << 8)

760 
	#AT91C_SPI_DLYBS
 (() 0xFF << 16)

761 
	#AT91C_SPI_DLYBCT
 (() 0xFF << 24)

762 

	)

766 
	s_AT91S_USART
 {

767 
AT91_REG
 
	mUS_CR
;

768 
AT91_REG
 
	mUS_MR
;

769 
AT91_REG
 
	mUS_IER
;

770 
AT91_REG
 
	mUS_IDR
;

771 
AT91_REG
 
	mUS_IMR
;

772 
AT91_REG
 
	mUS_CSR
;

773 
AT91_REG
 
	mUS_RHR
;

774 
AT91_REG
 
	mUS_THR
;

775 
AT91_REG
 
	mUS_BRGR
;

776 
AT91_REG
 
	mUS_RTOR
;

777 
AT91_REG
 
	mUS_TTGR
;

778 
AT91_REG
 
	mRe£rved0
[5];

779 
AT91_REG
 
	mUS_FIDI
;

780 
AT91_REG
 
	mUS_NER
;

781 
AT91_REG
 
	mRe£rved1
[1];

782 
AT91_REG
 
	mUS_IF
;

783 
AT91_REG
 
	mRe£rved2
[44];

784 
AT91_REG
 
	mUS_RPR
;

785 
AT91_REG
 
	mUS_RCR
;

786 
AT91_REG
 
	mUS_TPR
;

787 
AT91_REG
 
	mUS_TCR
;

788 
AT91_REG
 
	mUS_RNPR
;

789 
AT91_REG
 
	mUS_RNCR
;

790 
AT91_REG
 
	mUS_TNPR
;

791 
AT91_REG
 
	mUS_TNCR
;

792 
AT91_REG
 
	mUS_PTCR
;

793 
AT91_REG
 
	mUS_PTSR
;

794 } 
	tAT91S_USART
, *
	tAT91PS_USART
;

797 
	#AT91C_US_STTBRK
 (() 0x1 << 9)

798 
	#AT91C_US_STPBRK
 (() 0x1 << 10)

799 
	#AT91C_US_STTTO
 (() 0x1 << 11)

800 
	#AT91C_US_SENDA
 (() 0x1 << 12)

801 
	#AT91C_US_RSTIT
 (() 0x1 << 13)

802 
	#AT91C_US_RSTNACK
 (() 0x1 << 14)

803 
	#AT91C_US_RETTO
 (() 0x1 << 15)

804 
	#AT91C_US_DTREN
 (() 0x1 << 16)

805 
	#AT91C_US_DTRDIS
 (() 0x1 << 17)

806 
	#AT91C_US_RTSEN
 (() 0x1 << 18)

807 
	#AT91C_US_RTSDIS
 (() 0x1 << 19)

809 
	#AT91C_US_USMODE
 (() 0xF << 0)

810 
	#AT91C_US_USMODE_NORMAL
 (() 0x0)

811 
	#AT91C_US_USMODE_RS485
 (() 0x1)

812 
	#AT91C_US_USMODE_HWHSH
 (() 0x2)

813 
	#AT91C_US_USMODE_MODEM
 (() 0x3)

814 
	#AT91C_US_USMODE_ISO7816_0
 (() 0x4)

815 
	#AT91C_US_USMODE_ISO7816_1
 (() 0x6)

816 
	#AT91C_US_USMODE_IRDA
 (() 0x8)

817 
	#AT91C_US_USMODE_SWHSH
 (() 0xC)

818 
	#AT91C_US_CLKS
 (() 0x3 << 4)

819 
	#AT91C_US_CLKS_CLOCK
 (() 0x0 << 4)

820 
	#AT91C_US_CLKS_FDIV1
 (() 0x1 << 4)

821 
	#AT91C_US_CLKS_SLOW
 (() 0x2 << 4)

822 
	#AT91C_US_CLKS_EXT
 (() 0x3 << 4)

823 
	#AT91C_US_CHRL
 (() 0x3 << 6)

824 
	#AT91C_US_CHRL_5_BITS
 (() 0x0 << 6)

825 
	#AT91C_US_CHRL_6_BITS
 (() 0x1 << 6)

826 
	#AT91C_US_CHRL_7_BITS
 (() 0x2 << 6)

827 
	#AT91C_US_CHRL_8_BITS
 (() 0x3 << 6)

828 
	#AT91C_US_SYNC
 (() 0x1 << 8)

829 
	#AT91C_US_NBSTOP
 (() 0x3 << 12)

830 
	#AT91C_US_NBSTOP_1_BIT
 (() 0x0 << 12)

831 
	#AT91C_US_NBSTOP_15_BIT
 (() 0x1 << 12)

832 
	#AT91C_US_NBSTOP_2_BIT
 (() 0x2 << 12)

833 
	#AT91C_US_MSBF
 (() 0x1 << 16)

834 
	#AT91C_US_MODE9
 (() 0x1 << 17)

835 
	#AT91C_US_CKLO
 (() 0x1 << 18)

836 
	#AT91C_US_OVER
 (() 0x1 << 19)

837 
	#AT91C_US_INACK
 (() 0x1 << 20)

838 
	#AT91C_US_DSNACK
 (() 0x1 << 21)

839 
	#AT91C_US_MAX_ITER
 (() 0x1 << 24)

840 
	#AT91C_US_FILTER
 (() 0x1 << 28)

842 
	#AT91C_US_RXBRK
 (() 0x1 << 2)

843 
	#AT91C_US_TIMEOUT
 (() 0x1 << 8)

844 
	#AT91C_US_ITERATION
 (() 0x1 << 10)

845 
	#AT91C_US_NACK
 (() 0x1 << 13)

846 
	#AT91C_US_RIIC
 (() 0x1 << 16)

847 
	#AT91C_US_DSRIC
 (() 0x1 << 17)

848 
	#AT91C_US_DCDIC
 (() 0x1 << 18)

849 
	#AT91C_US_CTSIC
 (() 0x1 << 19)

853 
	#AT91C_US_RI
 (() 0x1 << 20)

854 
	#AT91C_US_DSR
 (() 0x1 << 21)

855 
	#AT91C_US_DCD
 (() 0x1 << 22)

856 
	#AT91C_US_CTS
 (() 0x1 << 23)

857 

	)

861 
	s_AT91S_SSC
 {

862 
AT91_REG
 
	mSSC_CR
;

863 
AT91_REG
 
	mSSC_CMR
;

864 
AT91_REG
 
	mRe£rved0
[2];

865 
AT91_REG
 
	mSSC_RCMR
;

866 
AT91_REG
 
	mSSC_RFMR
;

867 
AT91_REG
 
	mSSC_TCMR
;

868 
AT91_REG
 
	mSSC_TFMR
;

869 
AT91_REG
 
	mSSC_RHR
;

870 
AT91_REG
 
	mSSC_THR
;

871 
AT91_REG
 
	mRe£rved1
[2];

872 
AT91_REG
 
	mSSC_RSHR
;

873 
AT91_REG
 
	mSSC_TSHR
;

874 
AT91_REG
 
	mRe£rved2
[2];

875 
AT91_REG
 
	mSSC_SR
;

876 
AT91_REG
 
	mSSC_IER
;

877 
AT91_REG
 
	mSSC_IDR
;

878 
AT91_REG
 
	mSSC_IMR
;

879 
AT91_REG
 
	mRe£rved3
[44];

880 
AT91_REG
 
	mSSC_RPR
;

881 
AT91_REG
 
	mSSC_RCR
;

882 
AT91_REG
 
	mSSC_TPR
;

883 
AT91_REG
 
	mSSC_TCR
;

884 
AT91_REG
 
	mSSC_RNPR
;

885 
AT91_REG
 
	mSSC_RNCR
;

886 
AT91_REG
 
	mSSC_TNPR
;

887 
AT91_REG
 
	mSSC_TNCR
;

888 
AT91_REG
 
	mSSC_PTCR
;

889 
AT91_REG
 
	mSSC_PTSR
;

890 } 
	tAT91S_SSC
, *
	tAT91PS_SSC
;

893 
	#AT91C_SSC_RXEN
 (() 0x1 << 0)

894 
	#AT91C_SSC_RXDIS
 (() 0x1 << 1)

895 
	#AT91C_SSC_TXEN
 (() 0x1 << 8)

896 
	#AT91C_SSC_TXDIS
 (() 0x1 << 9)

897 
	#AT91C_SSC_SWRST
 (() 0x1 << 15)

899 
	#AT91C_SSC_CKS
 (() 0x3 << 0)

900 
	#AT91C_SSC_CKS_DIV
 (() 0x0)

901 
	#AT91C_SSC_CKS_TK
 (() 0x1)

902 
	#AT91C_SSC_CKS_RK
 (() 0x2)

903 
	#AT91C_SSC_CKO
 (() 0x7 << 2)

904 
	#AT91C_SSC_CKO_NONE
 (() 0x0 << 2)

905 
	#AT91C_SSC_CKO_CONTINOUS
 (() 0x1 << 2)

906 
	#AT91C_SSC_CKO_DATA_TX
 (() 0x2 << 2)

907 
	#AT91C_SSC_CKI
 (() 0x1 << 5)

908 
	#AT91C_SSC_START
 (() 0xF << 8)

909 
	#AT91C_SSC_START_CONTINOUS
 (() 0x0 << 8)

910 
	#AT91C_SSC_START_TX
 (() 0x1 << 8)

911 
	#AT91C_SSC_START_LOW_RF
 (() 0x2 << 8)

912 
	#AT91C_SSC_START_HIGH_RF
 (() 0x3 << 8)

913 
	#AT91C_SSC_START_FALL_RF
 (() 0x4 << 8)

914 
	#AT91C_SSC_START_RISE_RF
 (() 0x5 << 8)

915 
	#AT91C_SSC_START_LEVEL_RF
 (() 0x6 << 8)

916 
	#AT91C_SSC_START_EDGE_RF
 (() 0x7 << 8)

917 
	#AT91C_SSC_START_0
 (() 0x8 << 8)

918 
	#AT91C_SSC_STTDLY
 (() 0xFF << 16)

919 
	#AT91C_SSC_PERIOD
 (() 0xFF << 24)

921 
	#AT91C_SSC_DATLEN
 (() 0x1F << 0)

922 
	#AT91C_SSC_LOOP
 (() 0x1 << 5)

923 
	#AT91C_SSC_MSBF
 (() 0x1 << 7)

924 
	#AT91C_SSC_DATNB
 (() 0xF << 8)

925 
	#AT91C_SSC_FSLEN
 (() 0xF << 16)

926 
	#AT91C_SSC_FSOS
 (() 0x7 << 20)

927 
	#AT91C_SSC_FSOS_NONE
 (() 0x0 << 20)

928 
	#AT91C_SSC_FSOS_NEGATIVE
 (() 0x1 << 20)

929 
	#AT91C_SSC_FSOS_POSITIVE
 (() 0x2 << 20)

930 
	#AT91C_SSC_FSOS_LOW
 (() 0x3 << 20)

931 
	#AT91C_SSC_FSOS_HIGH
 (() 0x4 << 20)

932 
	#AT91C_SSC_FSOS_TOGGLE
 (() 0x5 << 20)

933 
	#AT91C_SSC_FSEDGE
 (() 0x1 << 24)

936 
	#AT91C_SSC_DATDEF
 (() 0x1 << 5)

937 
	#AT91C_SSC_FSDEN
 (() 0x1 << 23)

939 
	#AT91C_SSC_TXRDY
 (() 0x1 << 0)

940 
	#AT91C_SSC_TXEMPTY
 (() 0x1 << 1)

941 
	#AT91C_SSC_ENDTX
 (() 0x1 << 2)

942 
	#AT91C_SSC_TXBUFE
 (() 0x1 << 3)

943 
	#AT91C_SSC_RXRDY
 (() 0x1 << 4)

944 
	#AT91C_SSC_OVRUN
 (() 0x1 << 5)

945 
	#AT91C_SSC_ENDRX
 (() 0x1 << 6)

946 
	#AT91C_SSC_RXBUFF
 (() 0x1 << 7)

947 
	#AT91C_SSC_TXSYN
 (() 0x1 << 10)

948 
	#AT91C_SSC_RXSYN
 (() 0x1 << 11)

949 
	#AT91C_SSC_TXENA
 (() 0x1 << 16)

950 
	#AT91C_SSC_RXENA
 (() 0x1 << 17)

954 

	)

958 
	s_AT91S_TWI
 {

959 
AT91_REG
 
	mTWI_CR
;

960 
AT91_REG
 
	mTWI_MMR
;

961 
AT91_REG
 
	mRe£rved0
[1];

962 
AT91_REG
 
	mTWI_IADR
;

963 
AT91_REG
 
	mTWI_CWGR
;

964 
AT91_REG
 
	mRe£rved1
[3];

965 
AT91_REG
 
	mTWI_SR
;

966 
AT91_REG
 
	mTWI_IER
;

967 
AT91_REG
 
	mTWI_IDR
;

968 
AT91_REG
 
	mTWI_IMR
;

969 
AT91_REG
 
	mTWI_RHR
;

970 
AT91_REG
 
	mTWI_THR
;

971 } 
	tAT91S_TWI
, *
	tAT91PS_TWI
;

974 
	#AT91C_TWI_START
 (() 0x1 << 0)

975 
	#AT91C_TWI_STOP
 (() 0x1 << 1)

976 
	#AT91C_TWI_MSEN
 (() 0x1 << 2)

977 
	#AT91C_TWI_MSDIS
 (() 0x1 << 3)

978 
	#AT91C_TWI_SWRST
 (() 0x1 << 7)

980 
	#AT91C_TWI_IADRSZ
 (() 0x3 << 8)

981 
	#AT91C_TWI_IADRSZ_NO
 (() 0x0 << 8)

982 
	#AT91C_TWI_IADRSZ_1_BYTE
 (() 0x1 << 8)

983 
	#AT91C_TWI_IADRSZ_2_BYTE
 (() 0x2 << 8)

984 
	#AT91C_TWI_IADRSZ_3_BYTE
 (() 0x3 << 8)

985 
	#AT91C_TWI_MREAD
 (() 0x1 << 12)

986 
	#AT91C_TWI_DADR
 (() 0x7F << 16)

988 
	#AT91C_TWI_CLDIV
 (() 0xFF << 0)

989 
	#AT91C_TWI_CHDIV
 (() 0xFF << 8)

990 
	#AT91C_TWI_CKDIV
 (() 0x7 << 16)

992 
	#AT91C_TWI_TXCOMP
 (() 0x1 << 0)

993 
	#AT91C_TWI_RXRDY
 (() 0x1 << 1)

994 
	#AT91C_TWI_TXRDY
 (() 0x1 << 2)

995 
	#AT91C_TWI_OVRE
 (() 0x1 << 6)

996 
	#AT91C_TWI_UNRE
 (() 0x1 << 7)

997 
	#AT91C_TWI_NACK
 (() 0x1 << 8)

1001 

	)

1005 
	s_AT91S_PWMC_CH
 {

1006 
AT91_REG
 
	mPWMC_CMR
;

1007 
AT91_REG
 
	mPWMC_CDTYR
;

1008 
AT91_REG
 
	mPWMC_CPRDR
;

1009 
AT91_REG
 
	mPWMC_CCNTR
;

1010 
AT91_REG
 
	mPWMC_CUPDR
;

1011 
AT91_REG
 
	mPWMC_Re£rved
[3];

1012 } 
	tAT91S_PWMC_CH
, *
	tAT91PS_PWMC_CH
;

1015 
	#AT91C_PWMC_CPRE
 (() 0xF << 0)

1016 
	#AT91C_PWMC_CPRE_MCK
 (() 0x0)

1017 
	#AT91C_PWMC_CPRE_MCKA
 (() 0xB)

1018 
	#AT91C_PWMC_CPRE_MCKB
 (() 0xC)

1019 
	#AT91C_PWMC_CALG
 (() 0x1 << 8)

1020 
	#AT91C_PWMC_CPOL
 (() 0x1 << 9)

1021 
	#AT91C_PWMC_CPD
 (() 0x1 << 10)

1023 
	#AT91C_PWMC_CDTY
 (() 0x0 << 0)

1025 
	#AT91C_PWMC_CPRD
 (() 0x0 << 0)

1027 
	#AT91C_PWMC_CCNT
 (() 0x0 << 0)

1029 
	#AT91C_PWMC_CUPD
 (() 0x0 << 0)

1030 

	)

1034 
	s_AT91S_PWMC
 {

1035 
AT91_REG
 
	mPWMC_MR
;

1036 
AT91_REG
 
	mPWMC_ENA
;

1037 
AT91_REG
 
	mPWMC_DIS
;

1038 
AT91_REG
 
	mPWMC_SR
;

1039 
AT91_REG
 
	mPWMC_IER
;

1040 
AT91_REG
 
	mPWMC_IDR
;

1041 
AT91_REG
 
	mPWMC_IMR
;

1042 
AT91_REG
 
	mPWMC_ISR
;

1043 
AT91_REG
 
	mRe£rved0
[55];

1044 
AT91_REG
 
	mPWMC_VR
;

1045 
AT91_REG
 
	mRe£rved1
[64];

1046 
AT91S_PWMC_CH
 
	mPWMC_CH
[4];

1047 } 
	tAT91S_PWMC
, *
	tAT91PS_PWMC
;

1050 
	#AT91C_PWMC_DIVA
 (() 0xFF << 0)

1051 
	#AT91C_PWMC_PREA
 (() 0xF << 8)

1052 
	#AT91C_PWMC_PREA_MCK
 (() 0x0 << 8)

1053 
	#AT91C_PWMC_DIVB
 (() 0xFF << 16)

1054 
	#AT91C_PWMC_PREB
 (() 0xF << 24)

1055 
	#AT91C_PWMC_PREB_MCK
 (() 0x0 << 24)

1057 
	#AT91C_PWMC_CHID0
 (() 0x1 << 0)

1058 
	#AT91C_PWMC_CHID1
 (() 0x1 << 1)

1059 
	#AT91C_PWMC_CHID2
 (() 0x1 << 2)

1060 
	#AT91C_PWMC_CHID3
 (() 0x1 << 3)

1067 

	)

1071 
	s_AT91S_UDP
 {

1072 
AT91_REG
 
	mUDP_NUM
;

1073 
AT91_REG
 
	mUDP_GLBSTATE
;

1074 
AT91_REG
 
	mUDP_FADDR
;

1075 
AT91_REG
 
	mRe£rved0
[1];

1076 
AT91_REG
 
	mUDP_IER
;

1077 
AT91_REG
 
	mUDP_IDR
;

1078 
AT91_REG
 
	mUDP_IMR
;

1079 
AT91_REG
 
	mUDP_ISR
;

1080 
AT91_REG
 
	mUDP_ICR
;

1081 
AT91_REG
 
	mRe£rved1
[1];

1082 
AT91_REG
 
	mUDP_RSTEP
;

1083 
AT91_REG
 
	mRe£rved2
[1];

1084 
AT91_REG
 
	mUDP_CSR
[6];

1085 
AT91_REG
 
	mRe£rved3
[2];

1086 
AT91_REG
 
	mUDP_FDR
[6];

1087 
AT91_REG
 
	mRe£rved4
[3];

1088 
AT91_REG
 
	mUDP_TXVC
;

1089 } 
	tAT91S_UDP
, *
	tAT91PS_UDP
;

1092 
	#AT91C_UDP_FRM_NUM
 (() 0x7FF << 0)

1093 
	#AT91C_UDP_FRM_ERR
 (() 0x1 << 16)

1094 
	#AT91C_UDP_FRM_OK
 (() 0x1 << 17)

1096 
	#AT91C_UDP_FADDEN
 (() 0x1 << 0)

1097 
	#AT91C_UDP_CONFG
 (() 0x1 << 1)

1098 
	#AT91C_UDP_ESR
 (() 0x1 << 2)

1099 
	#AT91C_UDP_RSMINPR
 (() 0x1 << 3)

1100 
	#AT91C_UDP_RMWUPE
 (() 0x1 << 4)

1102 
	#AT91C_UDP_FADD
 (() 0xFF << 0)

1103 
	#AT91C_UDP_FEN
 (() 0x1 << 8)

1105 
	#AT91C_UDP_EPINT0
 (() 0x1 << 0)

1106 
	#AT91C_UDP_EPINT1
 (() 0x1 << 1)

1107 
	#AT91C_UDP_EPINT2
 (() 0x1 << 2)

1108 
	#AT91C_UDP_EPINT3
 (() 0x1 << 3)

1109 
	#AT91C_UDP_EPINT4
 (() 0x1 << 4)

1110 
	#AT91C_UDP_EPINT5
 (() 0x1 << 5)

1111 
	#AT91C_UDP_RXSUSP
 (() 0x1 << 8)

1112 
	#AT91C_UDP_RXRSM
 (() 0x1 << 9)

1113 
	#AT91C_UDP_EXTRSM
 (() 0x1 << 10)

1114 
	#AT91C_UDP_SOFINT
 (() 0x1 << 11)

1115 
	#AT91C_UDP_WAKEUP
 (() 0x1 << 13)

1119 
	#AT91C_UDP_ENDBUSRES
 (() 0x1 << 12)

1122 
	#AT91C_UDP_EP0
 (() 0x1 << 0)

1123 
	#AT91C_UDP_EP1
 (() 0x1 << 1)

1124 
	#AT91C_UDP_EP2
 (() 0x1 << 2)

1125 
	#AT91C_UDP_EP3
 (() 0x1 << 3)

1126 
	#AT91C_UDP_EP4
 (() 0x1 << 4)

1127 
	#AT91C_UDP_EP5
 (() 0x1 << 5)

1129 
	#AT91C_UDP_TXCOMP
 (() 0x1 << 0)

1130 
	#AT91C_UDP_RX_DATA_BK0
 (() 0x1 << 1)

1131 
	#AT91C_UDP_RXSETUP
 (() 0x1 << 2)

1132 
	#AT91C_UDP_ISOERROR
 (() 0x1 << 3)

1133 
	#AT91C_UDP_TXPKTRDY
 (() 0x1 << 4)

1134 
	#AT91C_UDP_FORCESTALL
 (() 0x1 << 5)

1135 
	#AT91C_UDP_RX_DATA_BK1
 (() 0x1 << 6)

1136 
	#AT91C_UDP_DIR
 (() 0x1 << 7)

1137 
	#AT91C_UDP_EPTYPE
 (() 0x7 << 8)

1138 
	#AT91C_UDP_EPTYPE_CTRL
 (() 0x0 << 8)

1139 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (() 0x1 << 8)

1140 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (() 0x2 << 8)

1141 
	#AT91C_UDP_EPTYPE_INT_OUT
 (() 0x3 << 8)

1142 
	#AT91C_UDP_EPTYPE_ISO_IN
 (() 0x5 << 8)

1143 
	#AT91C_UDP_EPTYPE_BULK_IN
 (() 0x6 << 8)

1144 
	#AT91C_UDP_EPTYPE_INT_IN
 (() 0x7 << 8)

1145 
	#AT91C_UDP_DTGLE
 (() 0x1 << 11)

1146 
	#AT91C_UDP_EPEDS
 (() 0x1 << 15)

1147 
	#AT91C_UDP_RXBYTECNT
 (() 0x7FF << 16)

1149 
	#AT91C_UDP_TXVDIS
 (() 0x1 << 8)

1150 
	#AT91C_UDP_PUON
 (() 0x1 << 9)

1151 

	)

1155 
	s_AT91S_TC
 {

1156 
AT91_REG
 
	mTC_CCR
;

1157 
AT91_REG
 
	mTC_CMR
;

1158 
AT91_REG
 
	mRe£rved0
[2];

1159 
AT91_REG
 
	mTC_CV
;

1160 
AT91_REG
 
	mTC_RA
;

1161 
AT91_REG
 
	mTC_RB
;

1162 
AT91_REG
 
	mTC_RC
;

1163 
AT91_REG
 
	mTC_SR
;

1164 
AT91_REG
 
	mTC_IER
;

1165 
AT91_REG
 
	mTC_IDR
;

1166 
AT91_REG
 
	mTC_IMR
;

1167 } 
	tAT91S_TC
, *
	tAT91PS_TC
;

1170 
	#AT91C_TC_CLKEN
 (() 0x1 << 0)

1171 
	#AT91C_TC_CLKDIS
 (() 0x1 << 1)

1172 
	#AT91C_TC_SWTRG
 (() 0x1 << 2)

1174 
	#AT91C_TC_CLKS
 (() 0x7 << 0)

1175 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (() 0x0)

1176 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (() 0x1)

1177 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (() 0x2)

1178 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (() 0x3)

1179 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (() 0x4)

1180 
	#AT91C_TC_CLKS_XC0
 (() 0x5)

1181 
	#AT91C_TC_CLKS_XC1
 (() 0x6)

1182 
	#AT91C_TC_CLKS_XC2
 (() 0x7)

1183 
	#AT91C_TC_CLKI
 (() 0x1 << 3)

1184 
	#AT91C_TC_BURST
 (() 0x3 << 4)

1185 
	#AT91C_TC_BURST_NONE
 (() 0x0 << 4)

1186 
	#AT91C_TC_BURST_XC0
 (() 0x1 << 4)

1187 
	#AT91C_TC_BURST_XC1
 (() 0x2 << 4)

1188 
	#AT91C_TC_BURST_XC2
 (() 0x3 << 4)

1189 
	#AT91C_TC_CPCSTOP
 (() 0x1 << 6)

1190 
	#AT91C_TC_LDBSTOP
 (() 0x1 << 6)

1191 
	#AT91C_TC_CPCDIS
 (() 0x1 << 7)

1192 
	#AT91C_TC_LDBDIS
 (() 0x1 << 7)

1193 
	#AT91C_TC_ETRGEDG
 (() 0x3 << 8)

1194 
	#AT91C_TC_ETRGEDG_NONE
 (() 0x0 << 8)

1195 
	#AT91C_TC_ETRGEDG_RISING
 (() 0x1 << 8)

1196 
	#AT91C_TC_ETRGEDG_FALLING
 (() 0x2 << 8)

1197 
	#AT91C_TC_ETRGEDG_BOTH
 (() 0x3 << 8)

1198 
	#AT91C_TC_EEVTEDG
 (() 0x3 << 8)

1199 
	#AT91C_TC_EEVTEDG_NONE
 (() 0x0 << 8)

1200 
	#AT91C_TC_EEVTEDG_RISING
 (() 0x1 << 8)

1201 
	#AT91C_TC_EEVTEDG_FALLING
 (() 0x2 << 8)

1202 
	#AT91C_TC_EEVTEDG_BOTH
 (() 0x3 << 8)

1203 
	#AT91C_TC_EEVT
 (() 0x3 << 10)

1204 
	#AT91C_TC_EEVT_TIOB
 (() 0x0 << 10)

1205 
	#AT91C_TC_EEVT_XC0
 (() 0x1 << 10)

1206 
	#AT91C_TC_EEVT_XC1
 (() 0x2 << 10)

1207 
	#AT91C_TC_EEVT_XC2
 (() 0x3 << 10)

1208 
	#AT91C_TC_ABETRG
 (() 0x1 << 10)

1209 
	#AT91C_TC_ENETRG
 (() 0x1 << 12)

1210 
	#AT91C_TC_WAVESEL
 (() 0x3 << 13)

1211 
	#AT91C_TC_WAVESEL_UP
 (() 0x0 << 13)

1212 
	#AT91C_TC_WAVESEL_UPDOWN
 (() 0x1 << 13)

1213 
	#AT91C_TC_WAVESEL_UP_AUTO
 (() 0x2 << 13)

1214 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (() 0x3 << 13)

1215 
	#AT91C_TC_CPCTRG
 (() 0x1 << 14)

1216 
	#AT91C_TC_WAVE
 (() 0x1 << 15)

1217 
	#AT91C_TC_ACPA
 (() 0x3 << 16)

1218 
	#AT91C_TC_ACPA_NONE
 (() 0x0 << 16)

1219 
	#AT91C_TC_ACPA_SET
 (() 0x1 << 16)

1220 
	#AT91C_TC_ACPA_CLEAR
 (() 0x2 << 16)

1221 
	#AT91C_TC_ACPA_TOGGLE
 (() 0x3 << 16)

1222 
	#AT91C_TC_LDRA
 (() 0x3 << 16)

1223 
	#AT91C_TC_LDRA_NONE
 (() 0x0 << 16)

1224 
	#AT91C_TC_LDRA_RISING
 (() 0x1 << 16)

1225 
	#AT91C_TC_LDRA_FALLING
 (() 0x2 << 16)

1226 
	#AT91C_TC_LDRA_BOTH
 (() 0x3 << 16)

1227 
	#AT91C_TC_ACPC
 (() 0x3 << 18)

1228 
	#AT91C_TC_ACPC_NONE
 (() 0x0 << 18)

1229 
	#AT91C_TC_ACPC_SET
 (() 0x1 << 18)

1230 
	#AT91C_TC_ACPC_CLEAR
 (() 0x2 << 18)

1231 
	#AT91C_TC_ACPC_TOGGLE
 (() 0x3 << 18)

1232 
	#AT91C_TC_LDRB
 (() 0x3 << 18)

1233 
	#AT91C_TC_LDRB_NONE
 (() 0x0 << 18)

1234 
	#AT91C_TC_LDRB_RISING
 (() 0x1 << 18)

1235 
	#AT91C_TC_LDRB_FALLING
 (() 0x2 << 18)

1236 
	#AT91C_TC_LDRB_BOTH
 (() 0x3 << 18)

1237 
	#AT91C_TC_AEEVT
 (() 0x3 << 20)

1238 
	#AT91C_TC_AEEVT_NONE
 (() 0x0 << 20)

1239 
	#AT91C_TC_AEEVT_SET
 (() 0x1 << 20)

1240 
	#AT91C_TC_AEEVT_CLEAR
 (() 0x2 << 20)

1241 
	#AT91C_TC_AEEVT_TOGGLE
 (() 0x3 << 20)

1242 
	#AT91C_TC_ASWTRG
 (() 0x3 << 22)

1243 
	#AT91C_TC_ASWTRG_NONE
 (() 0x0 << 22)

1244 
	#AT91C_TC_ASWTRG_SET
 (() 0x1 << 22)

1245 
	#AT91C_TC_ASWTRG_CLEAR
 (() 0x2 << 22)

1246 
	#AT91C_TC_ASWTRG_TOGGLE
 (() 0x3 << 22)

1247 
	#AT91C_TC_BCPB
 (() 0x3 << 24)

1248 
	#AT91C_TC_BCPB_NONE
 (() 0x0 << 24)

1249 
	#AT91C_TC_BCPB_SET
 (() 0x1 << 24)

1250 
	#AT91C_TC_BCPB_CLEAR
 (() 0x2 << 24)

1251 
	#AT91C_TC_BCPB_TOGGLE
 (() 0x3 << 24)

1252 
	#AT91C_TC_BCPC
 (() 0x3 << 26)

1253 
	#AT91C_TC_BCPC_NONE
 (() 0x0 << 26)

1254 
	#AT91C_TC_BCPC_SET
 (() 0x1 << 26)

1255 
	#AT91C_TC_BCPC_CLEAR
 (() 0x2 << 26)

1256 
	#AT91C_TC_BCPC_TOGGLE
 (() 0x3 << 26)

1257 
	#AT91C_TC_BEEVT
 (() 0x3 << 28)

1258 
	#AT91C_TC_BEEVT_NONE
 (() 0x0 << 28)

1259 
	#AT91C_TC_BEEVT_SET
 (() 0x1 << 28)

1260 
	#AT91C_TC_BEEVT_CLEAR
 (() 0x2 << 28)

1261 
	#AT91C_TC_BEEVT_TOGGLE
 (() 0x3 << 28)

1262 
	#AT91C_TC_BSWTRG
 (() 0x3 << 30)

1263 
	#AT91C_TC_BSWTRG_NONE
 (() 0x0 << 30)

1264 
	#AT91C_TC_BSWTRG_SET
 (() 0x1 << 30)

1265 
	#AT91C_TC_BSWTRG_CLEAR
 (() 0x2 << 30)

1266 
	#AT91C_TC_BSWTRG_TOGGLE
 (() 0x3 << 30)

1268 
	#AT91C_TC_COVFS
 (() 0x1 << 0)

1269 
	#AT91C_TC_LOVRS
 (() 0x1 << 1)

1270 
	#AT91C_TC_CPAS
 (() 0x1 << 2)

1271 
	#AT91C_TC_CPBS
 (() 0x1 << 3)

1272 
	#AT91C_TC_CPCS
 (() 0x1 << 4)

1273 
	#AT91C_TC_LDRAS
 (() 0x1 << 5)

1274 
	#AT91C_TC_LDRBS
 (() 0x1 << 6)

1275 
	#AT91C_TC_ETRGS
 (() 0x1 << 7)

1276 
	#AT91C_TC_CLKSTA
 (() 0x1 << 16)

1277 
	#AT91C_TC_MTIOA
 (() 0x1 << 17)

1278 
	#AT91C_TC_MTIOB
 (() 0x1 << 18)

1282 

	)

1286 
	s_AT91S_TCB
 {

1287 
AT91S_TC
 
	mTCB_TC0
;

1288 
AT91_REG
 
	mRe£rved0
[4];

1289 
AT91S_TC
 
	mTCB_TC1
;

1290 
AT91_REG
 
	mRe£rved1
[4];

1291 
AT91S_TC
 
	mTCB_TC2
;

1292 
AT91_REG
 
	mRe£rved2
[4];

1293 
AT91_REG
 
	mTCB_BCR
;

1294 
AT91_REG
 
	mTCB_BMR
;

1295 } 
	tAT91S_TCB
, *
	tAT91PS_TCB
;

1298 
	#AT91C_TCB_SYNC
 (() 0x1 << 0)

1300 
	#AT91C_TCB_TC0XC0S
 (() 0x3 << 0)

1301 
	#AT91C_TCB_TC0XC0S_TCLK0
 (() 0x0)

1302 
	#AT91C_TCB_TC0XC0S_NONE
 (() 0x1)

1303 
	#AT91C_TCB_TC0XC0S_TIOA1
 (() 0x2)

1304 
	#AT91C_TCB_TC0XC0S_TIOA2
 (() 0x3)

1305 
	#AT91C_TCB_TC1XC1S
 (() 0x3 << 2)

1306 
	#AT91C_TCB_TC1XC1S_TCLK1
 (() 0x0 << 2)

1307 
	#AT91C_TCB_TC1XC1S_NONE
 (() 0x1 << 2)

1308 
	#AT91C_TCB_TC1XC1S_TIOA0
 (() 0x2 << 2)

1309 
	#AT91C_TCB_TC1XC1S_TIOA2
 (() 0x3 << 2)

1310 
	#AT91C_TCB_TC2XC2S
 (() 0x3 << 4)

1311 
	#AT91C_TCB_TC2XC2S_TCLK2
 (() 0x0 << 4)

1312 
	#AT91C_TCB_TC2XC2S_NONE
 (() 0x1 << 4)

1313 
	#AT91C_TCB_TC2XC2S_TIOA0
 (() 0x2 << 4)

1314 
	#AT91C_TCB_TC2XC2S_TIOA1
 (() 0x3 << 4)

1315 

	)

1319 
	s_AT91S_CAN_MB
 {

1320 
AT91_REG
 
	mCAN_MB_MMR
;

1321 
AT91_REG
 
	mCAN_MB_MAM
;

1322 
AT91_REG
 
	mCAN_MB_MID
;

1323 
AT91_REG
 
	mCAN_MB_MFID
;

1324 
AT91_REG
 
	mCAN_MB_MSR
;

1325 
AT91_REG
 
	mCAN_MB_MDL
;

1326 
AT91_REG
 
	mCAN_MB_MDH
;

1327 
AT91_REG
 
	mCAN_MB_MCR
;

1328 } 
	tAT91S_CAN_MB
, *
	tAT91PS_CAN_MB
;

1331 
	#AT91C_CAN_MTIMEMARK
 (() 0xFFFF << 0)

1332 
	#AT91C_CAN_PRIOR
 (() 0xF << 16)

1333 
	#AT91C_CAN_MOT
 (() 0x7 << 24)

1334 
	#AT91C_CAN_MOT_DIS
 (() 0x0 << 24)

1335 
	#AT91C_CAN_MOT_RX
 (() 0x1 << 24)

1336 
	#AT91C_CAN_MOT_RXOVERWRITE
 (() 0x2 << 24)

1337 
	#AT91C_CAN_MOT_TX
 (() 0x3 << 24)

1338 
	#AT91C_CAN_MOT_CONSUMER
 (() 0x4 << 24)

1339 
	#AT91C_CAN_MOT_PRODUCER
 (() 0x5 << 24)

1341 
	#AT91C_CAN_MIDvB
 (() 0x3FFFF << 0)

1342 
	#AT91C_CAN_MIDvA
 (() 0x7FF << 18)

1343 
	#AT91C_CAN_MIDE
 (() 0x1 << 29)

1347 
	#AT91C_CAN_MTIMESTAMP
 (() 0xFFFF << 0)

1348 
	#AT91C_CAN_MDLC
 (() 0xF << 16)

1349 
	#AT91C_CAN_MRTR
 (() 0x1 << 20)

1350 
	#AT91C_CAN_MABT
 (() 0x1 << 22)

1351 
	#AT91C_CAN_MRDY
 (() 0x1 << 23)

1352 
	#AT91C_CAN_MMI
 (() 0x1 << 24)

1356 
	#AT91C_CAN_MACR
 (() 0x1 << 22)

1357 
	#AT91C_CAN_MTCR
 (() 0x1 << 23)

1358 

	)

1362 
	s_AT91S_CAN
 {

1363 
AT91_REG
 
	mCAN_MR
;

1364 
AT91_REG
 
	mCAN_IER
;

1365 
AT91_REG
 
	mCAN_IDR
;

1366 
AT91_REG
 
	mCAN_IMR
;

1367 
AT91_REG
 
	mCAN_SR
;

1368 
AT91_REG
 
	mCAN_BR
;

1369 
AT91_REG
 
	mCAN_TIM
;

1370 
AT91_REG
 
	mCAN_TIMESTP
;

1371 
AT91_REG
 
	mCAN_ECR
;

1372 
AT91_REG
 
	mCAN_TCR
;

1373 
AT91_REG
 
	mCAN_ACR
;

1374 
AT91_REG
 
	mRe£rved0
[52];

1375 
AT91_REG
 
	mCAN_VR
;

1376 
AT91_REG
 
	mRe£rved1
[64];

1377 
AT91S_CAN_MB
 
	mCAN_MB0
;

1378 
AT91S_CAN_MB
 
	mCAN_MB1
;

1379 
AT91S_CAN_MB
 
	mCAN_MB2
;

1380 
AT91S_CAN_MB
 
	mCAN_MB3
;

1381 
AT91S_CAN_MB
 
	mCAN_MB4
;

1382 
AT91S_CAN_MB
 
	mCAN_MB5
;

1383 
AT91S_CAN_MB
 
	mCAN_MB6
;

1384 
AT91S_CAN_MB
 
	mCAN_MB7
;

1385 
AT91S_CAN_MB
 
	mCAN_MB8
;

1386 
AT91S_CAN_MB
 
	mCAN_MB9
;

1387 
AT91S_CAN_MB
 
	mCAN_MB10
;

1388 
AT91S_CAN_MB
 
	mCAN_MB11
;

1389 
AT91S_CAN_MB
 
	mCAN_MB12
;

1390 
AT91S_CAN_MB
 
	mCAN_MB13
;

1391 
AT91S_CAN_MB
 
	mCAN_MB14
;

1392 
AT91S_CAN_MB
 
	mCAN_MB15
;

1393 } 
	tAT91S_CAN
, *
	tAT91PS_CAN
;

1396 
	#AT91C_CAN_CANEN
 (() 0x1 << 0)

1397 
	#AT91C_CAN_LPM
 (() 0x1 << 1)

1398 
	#AT91C_CAN_ABM
 (() 0x1 << 2)

1399 
	#AT91C_CAN_OVL
 (() 0x1 << 3)

1400 
	#AT91C_CAN_TEOF
 (() 0x1 << 4)

1401 
	#AT91C_CAN_TTM
 (() 0x1 << 5)

1402 
	#AT91C_CAN_TIMFRZ
 (() 0x1 << 6)

1403 
	#AT91C_CAN_DRPT
 (() 0x1 << 7)

1405 
	#AT91C_CAN_MB0
 (() 0x1 << 0)

1406 
	#AT91C_CAN_MB1
 (() 0x1 << 1)

1407 
	#AT91C_CAN_MB2
 (() 0x1 << 2)

1408 
	#AT91C_CAN_MB3
 (() 0x1 << 3)

1409 
	#AT91C_CAN_MB4
 (() 0x1 << 4)

1410 
	#AT91C_CAN_MB5
 (() 0x1 << 5)

1411 
	#AT91C_CAN_MB6
 (() 0x1 << 6)

1412 
	#AT91C_CAN_MB7
 (() 0x1 << 7)

1413 
	#AT91C_CAN_MB8
 (() 0x1 << 8)

1414 
	#AT91C_CAN_MB9
 (() 0x1 << 9)

1415 
	#AT91C_CAN_MB10
 (() 0x1 << 10)

1416 
	#AT91C_CAN_MB11
 (() 0x1 << 11)

1417 
	#AT91C_CAN_MB12
 (() 0x1 << 12)

1418 
	#AT91C_CAN_MB13
 (() 0x1 << 13)

1419 
	#AT91C_CAN_MB14
 (() 0x1 << 14)

1420 
	#AT91C_CAN_MB15
 (() 0x1 << 15)

1421 
	#AT91C_CAN_ERRA
 (() 0x1 << 16)

1422 
	#AT91C_CAN_WARN
 (() 0x1 << 17)

1423 
	#AT91C_CAN_ERRP
 (() 0x1 << 18)

1424 
	#AT91C_CAN_BOFF
 (() 0x1 << 19)

1425 
	#AT91C_CAN_SLEEP
 (() 0x1 << 20)

1426 
	#AT91C_CAN_WAKEUP
 (() 0x1 << 21)

1427 
	#AT91C_CAN_TOVF
 (() 0x1 << 22)

1428 
	#AT91C_CAN_TSTP
 (() 0x1 << 23)

1429 
	#AT91C_CAN_CERR
 (() 0x1 << 24)

1430 
	#AT91C_CAN_SERR
 (() 0x1 << 25)

1431 
	#AT91C_CAN_AERR
 (() 0x1 << 26)

1432 
	#AT91C_CAN_FERR
 (() 0x1 << 27)

1433 
	#AT91C_CAN_BERR
 (() 0x1 << 28)

1437 
	#AT91C_CAN_RBSY
 (() 0x1 << 29)

1438 
	#AT91C_CAN_TBSY
 (() 0x1 << 30)

1439 
	#AT91C_CAN_OVLY
 (() 0x1 << 31)

1441 
	#AT91C_CAN_PHASE2
 (() 0x7 << 0)

1442 
	#AT91C_CAN_PHASE1
 (() 0x7 << 4)

1443 
	#AT91C_CAN_PROPAG
 (() 0x7 << 8)

1444 
	#AT91C_CAN_SYNC
 (() 0x3 << 12)

1445 
	#AT91C_CAN_BRP
 (() 0x7F << 16)

1446 
	#AT91C_CAN_SMP
 (() 0x1 << 24)

1448 
	#AT91C_CAN_TIMER
 (() 0xFFFF << 0)

1451 
	#AT91C_CAN_REC
 (() 0xFF << 0)

1452 
	#AT91C_CAN_TEC
 (() 0xFF << 16)

1454 
	#AT91C_CAN_TIMRST
 (() 0x1 << 31)

1456 

	)

1460 
	s_AT91S_EMAC
 {

1461 
AT91_REG
 
	mEMAC_NCR
;

1462 
AT91_REG
 
	mEMAC_NCFGR
;

1463 
AT91_REG
 
	mEMAC_NSR
;

1464 
AT91_REG
 
	mRe£rved0
[2];

1465 
AT91_REG
 
	mEMAC_TSR
;

1466 
AT91_REG
 
	mEMAC_RBQP
;

1467 
AT91_REG
 
	mEMAC_TBQP
;

1468 
AT91_REG
 
	mEMAC_RSR
;

1469 
AT91_REG
 
	mEMAC_ISR
;

1470 
AT91_REG
 
	mEMAC_IER
;

1471 
AT91_REG
 
	mEMAC_IDR
;

1472 
AT91_REG
 
	mEMAC_IMR
;

1473 
AT91_REG
 
	mEMAC_MAN
;

1474 
AT91_REG
 
	mEMAC_PTR
;

1475 
AT91_REG
 
	mEMAC_PFR
;

1476 
AT91_REG
 
	mEMAC_FTO
;

1477 
AT91_REG
 
	mEMAC_SCF
;

1478 
AT91_REG
 
	mEMAC_MCF
;

1479 
AT91_REG
 
	mEMAC_FRO
;

1480 
AT91_REG
 
	mEMAC_FCSE
;

1481 
AT91_REG
 
	mEMAC_ALE
;

1482 
AT91_REG
 
	mEMAC_DTF
;

1483 
AT91_REG
 
	mEMAC_LCOL
;

1484 
AT91_REG
 
	mEMAC_ECOL
;

1485 
AT91_REG
 
	mEMAC_TUND
;

1486 
AT91_REG
 
	mEMAC_CSE
;

1487 
AT91_REG
 
	mEMAC_RRE
;

1488 
AT91_REG
 
	mEMAC_ROV
;

1489 
AT91_REG
 
	mEMAC_RSE
;

1490 
AT91_REG
 
	mEMAC_ELE
;

1491 
AT91_REG
 
	mEMAC_RJA
;

1492 
AT91_REG
 
	mEMAC_USF
;

1493 
AT91_REG
 
	mEMAC_STE
;

1494 
AT91_REG
 
	mEMAC_RLE
;

1495 
AT91_REG
 
	mEMAC_TPF
;

1496 
AT91_REG
 
	mEMAC_HRB
;

1497 
AT91_REG
 
	mEMAC_HRT
;

1498 
AT91_REG
 
	mEMAC_SA1L
;

1499 
AT91_REG
 
	mEMAC_SA1H
;

1500 
AT91_REG
 
	mEMAC_SA2L
;

1501 
AT91_REG
 
	mEMAC_SA2H
;

1502 
AT91_REG
 
	mEMAC_SA3L
;

1503 
AT91_REG
 
	mEMAC_SA3H
;

1504 
AT91_REG
 
	mEMAC_SA4L
;

1505 
AT91_REG
 
	mEMAC_SA4H
;

1506 
AT91_REG
 
	mEMAC_TID
;

1507 
AT91_REG
 
	mEMAC_TPQ
;

1508 
AT91_REG
 
	mEMAC_USRIO
;

1509 
AT91_REG
 
	mEMAC_WOL
;

1510 
AT91_REG
 
	mRe£rved1
[13];

1511 
AT91_REG
 
	mEMAC_REV
;

1512 } 
	tAT91S_EMAC
, *
	tAT91PS_EMAC
;

1515 
	#AT91C_EMAC_LB
 (() 0x1 << 0)

1516 
	#AT91C_EMAC_LLB
 (() 0x1 << 1)

1517 
	#AT91C_EMAC_RE
 (() 0x1 << 2)

1518 
	#AT91C_EMAC_TE
 (() 0x1 << 3)

1519 
	#AT91C_EMAC_MPE
 (() 0x1 << 4)

1520 
	#AT91C_EMAC_CLRSTAT
 (() 0x1 << 5)

1521 
	#AT91C_EMAC_INCSTAT
 (() 0x1 << 6)

1522 
	#AT91C_EMAC_WESTAT
 (() 0x1 << 7)

1523 
	#AT91C_EMAC_BP
 (() 0x1 << 8)

1524 
	#AT91C_EMAC_TSTART
 (() 0x1 << 9)

1525 
	#AT91C_EMAC_THALT
 (() 0x1 << 10)

1526 
	#AT91C_EMAC_TPFR
 (() 0x1 << 11)

1527 
	#AT91C_EMAC_TZQ
 (() 0x1 << 12)

1529 
	#AT91C_EMAC_SPD
 (() 0x1 << 0)

1530 
	#AT91C_EMAC_FD
 (() 0x1 << 1)

1531 
	#AT91C_EMAC_JFRAME
 (() 0x1 << 3)

1532 
	#AT91C_EMAC_CAF
 (() 0x1 << 4)

1533 
	#AT91C_EMAC_NBC
 (() 0x1 << 5)

1534 
	#AT91C_EMAC_MTI
 (() 0x1 << 6)

1535 
	#AT91C_EMAC_UNI
 (() 0x1 << 7)

1536 
	#AT91C_EMAC_BIG
 (() 0x1 << 8)

1537 
	#AT91C_EMAC_EAE
 (() 0x1 << 9)

1538 
	#AT91C_EMAC_CLK
 (() 0x3 << 10)

1539 
	#AT91C_EMAC_CLK_HCLK_8
 (() 0x0 << 10)

1540 
	#AT91C_EMAC_CLK_HCLK_16
 (() 0x1 << 10)

1541 
	#AT91C_EMAC_CLK_HCLK_32
 (() 0x2 << 10)

1542 
	#AT91C_EMAC_CLK_HCLK_64
 (() 0x3 << 10)

1543 
	#AT91C_EMAC_RTY
 (() 0x1 << 12)

1544 
	#AT91C_EMAC_PAE
 (() 0x1 << 13)

1545 
	#AT91C_EMAC_RBOF
 (() 0x3 << 14)

1546 
	#AT91C_EMAC_RBOF_OFFSET_0
 (() 0x0 << 14)

1547 
	#AT91C_EMAC_RBOF_OFFSET_1
 (() 0x1 << 14)

1548 
	#AT91C_EMAC_RBOF_OFFSET_2
 (() 0x2 << 14)

1549 
	#AT91C_EMAC_RBOF_OFFSET_3
 (() 0x3 << 14)

1550 
	#AT91C_EMAC_RLCE
 (() 0x1 << 16)

1551 
	#AT91C_EMAC_DRFCS
 (() 0x1 << 17)

1552 
	#AT91C_EMAC_EFRHD
 (() 0x1 << 18)

1553 
	#AT91C_EMAC_IRXFCS
 (() 0x1 << 19)

1555 
	#AT91C_EMAC_LINKR
 (() 0x1 << 0)

1556 
	#AT91C_EMAC_MDIO
 (() 0x1 << 1)

1557 
	#AT91C_EMAC_IDLE
 (() 0x1 << 2)

1559 
	#AT91C_EMAC_UBR
 (() 0x1 << 0)

1560 
	#AT91C_EMAC_COL
 (() 0x1 << 1)

1561 
	#AT91C_EMAC_RLES
 (() 0x1 << 2)

1562 
	#AT91C_EMAC_TGO
 (() 0x1 << 3)

1563 
	#AT91C_EMAC_BEX
 (() 0x1 << 4)

1564 
	#AT91C_EMAC_COMP
 (() 0x1 << 5)

1565 
	#AT91C_EMAC_UND
 (() 0x1 << 6)

1567 
	#AT91C_EMAC_BNA
 (() 0x1 << 0)

1568 
	#AT91C_EMAC_REC
 (() 0x1 << 1)

1569 
	#AT91C_EMAC_OVR
 (() 0x1 << 2)

1571 
	#AT91C_EMAC_MFD
 (() 0x1 << 0)

1572 
	#AT91C_EMAC_RCOMP
 (() 0x1 << 1)

1573 
	#AT91C_EMAC_RXUBR
 (() 0x1 << 2)

1574 
	#AT91C_EMAC_TXUBR
 (() 0x1 << 3)

1575 
	#AT91C_EMAC_TUNDR
 (() 0x1 << 4)

1576 
	#AT91C_EMAC_RLEX
 (() 0x1 << 5)

1577 
	#AT91C_EMAC_TXERR
 (() 0x1 << 6)

1578 
	#AT91C_EMAC_TCOMP
 (() 0x1 << 7)

1579 
	#AT91C_EMAC_LINK
 (() 0x1 << 9)

1580 
	#AT91C_EMAC_ROVR
 (() 0x1 << 10)

1581 
	#AT91C_EMAC_HRESP
 (() 0x1 << 11)

1582 
	#AT91C_EMAC_PFRE
 (() 0x1 << 12)

1583 
	#AT91C_EMAC_PTZ
 (() 0x1 << 13)

1588 
	#AT91C_EMAC_DATA
 (() 0xFFFF << 0)

1589 
	#AT91C_EMAC_CODE
 (() 0x3 << 16)

1590 
	#AT91C_EMAC_REGA
 (() 0x1F << 18)

1591 
	#AT91C_EMAC_PHYA
 (() 0x1F << 23)

1592 
	#AT91C_EMAC_RW
 (() 0x3 << 28)

1593 
	#AT91C_EMAC_SOF
 (() 0x3 << 30)

1595 
	#AT91C_EMAC_RMII
 (() 0x1 << 0)

1597 
	#AT91C_EMAC_IP
 (() 0xFFFF << 0)

1598 
	#AT91C_EMAC_MAG
 (() 0x1 << 16)

1599 
	#AT91C_EMAC_ARP
 (() 0x1 << 17)

1600 
	#AT91C_EMAC_SA1
 (() 0x1 << 18)

1602 
	#AT91C_EMAC_REVREF
 (() 0xFFFF << 0)

1603 
	#AT91C_EMAC_PARTREF
 (() 0xFFFF << 16)

1604 

	)

1608 
	s_AT91S_ADC
 {

1609 
AT91_REG
 
	mADC_CR
;

1610 
AT91_REG
 
	mADC_MR
;

1611 
AT91_REG
 
	mRe£rved0
[2];

1612 
AT91_REG
 
	mADC_CHER
;

1613 
AT91_REG
 
	mADC_CHDR
;

1614 
AT91_REG
 
	mADC_CHSR
;

1615 
AT91_REG
 
	mADC_SR
;

1616 
AT91_REG
 
	mADC_LCDR
;

1617 
AT91_REG
 
	mADC_IER
;

1618 
AT91_REG
 
	mADC_IDR
;

1619 
AT91_REG
 
	mADC_IMR
;

1620 
AT91_REG
 
	mADC_CDR0
;

1621 
AT91_REG
 
	mADC_CDR1
;

1622 
AT91_REG
 
	mADC_CDR2
;

1623 
AT91_REG
 
	mADC_CDR3
;

1624 
AT91_REG
 
	mADC_CDR4
;

1625 
AT91_REG
 
	mADC_CDR5
;

1626 
AT91_REG
 
	mADC_CDR6
;

1627 
AT91_REG
 
	mADC_CDR7
;

1628 
AT91_REG
 
	mRe£rved1
[44];

1629 
AT91_REG
 
	mADC_RPR
;

1630 
AT91_REG
 
	mADC_RCR
;

1631 
AT91_REG
 
	mADC_TPR
;

1632 
AT91_REG
 
	mADC_TCR
;

1633 
AT91_REG
 
	mADC_RNPR
;

1634 
AT91_REG
 
	mADC_RNCR
;

1635 
AT91_REG
 
	mADC_TNPR
;

1636 
AT91_REG
 
	mADC_TNCR
;

1637 
AT91_REG
 
	mADC_PTCR
;

1638 
AT91_REG
 
	mADC_PTSR
;

1639 } 
	tAT91S_ADC
, *
	tAT91PS_ADC
;

1642 
	#AT91C_ADC_SWRST
 (() 0x1 << 0)

1643 
	#AT91C_ADC_START
 (() 0x1 << 1)

1645 
	#AT91C_ADC_TRGEN
 (() 0x1 << 0)

1646 
	#AT91C_ADC_TRGEN_DIS
 (() 0x0)

1647 
	#AT91C_ADC_TRGEN_EN
 (() 0x1)

1648 
	#AT91C_ADC_TRGSEL
 (() 0x7 << 1)

1649 
	#AT91C_ADC_TRGSEL_TIOA0
 (() 0x0 << 1)

1650 
	#AT91C_ADC_TRGSEL_TIOA1
 (() 0x1 << 1)

1651 
	#AT91C_ADC_TRGSEL_TIOA2
 (() 0x2 << 1)

1652 
	#AT91C_ADC_TRGSEL_TIOA3
 (() 0x3 << 1)

1653 
	#AT91C_ADC_TRGSEL_TIOA4
 (() 0x4 << 1)

1654 
	#AT91C_ADC_TRGSEL_TIOA5
 (() 0x5 << 1)

1655 
	#AT91C_ADC_TRGSEL_EXT
 (() 0x6 << 1)

1656 
	#AT91C_ADC_LOWRES
 (() 0x1 << 4)

1657 
	#AT91C_ADC_LOWRES_10_BIT
 (() 0x0 << 4)

1658 
	#AT91C_ADC_LOWRES_8_BIT
 (() 0x1 << 4)

1659 
	#AT91C_ADC_SLEEP
 (() 0x1 << 5)

1660 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (() 0x0 << 5)

1661 
	#AT91C_ADC_SLEEP_MODE
 (() 0x1 << 5)

1662 
	#AT91C_ADC_PRESCAL
 (() 0x3F << 8)

1663 
	#AT91C_ADC_STARTUP
 (() 0x1F << 16)

1664 
	#AT91C_ADC_SHTIM
 (() 0xF << 24)

1666 
	#AT91C_ADC_CH0
 (() 0x1 << 0)

1667 
	#AT91C_ADC_CH1
 (() 0x1 << 1)

1668 
	#AT91C_ADC_CH2
 (() 0x1 << 2)

1669 
	#AT91C_ADC_CH3
 (() 0x1 << 3)

1670 
	#AT91C_ADC_CH4
 (() 0x1 << 4)

1671 
	#AT91C_ADC_CH5
 (() 0x1 << 5)

1672 
	#AT91C_ADC_CH6
 (() 0x1 << 6)

1673 
	#AT91C_ADC_CH7
 (() 0x1 << 7)

1677 
	#AT91C_ADC_EOC0
 (() 0x1 << 0)

1678 
	#AT91C_ADC_EOC1
 (() 0x1 << 1)

1679 
	#AT91C_ADC_EOC2
 (() 0x1 << 2)

1680 
	#AT91C_ADC_EOC3
 (() 0x1 << 3)

1681 
	#AT91C_ADC_EOC4
 (() 0x1 << 4)

1682 
	#AT91C_ADC_EOC5
 (() 0x1 << 5)

1683 
	#AT91C_ADC_EOC6
 (() 0x1 << 6)

1684 
	#AT91C_ADC_EOC7
 (() 0x1 << 7)

1685 
	#AT91C_ADC_OVRE0
 (() 0x1 << 8)

1686 
	#AT91C_ADC_OVRE1
 (() 0x1 << 9)

1687 
	#AT91C_ADC_OVRE2
 (() 0x1 << 10)

1688 
	#AT91C_ADC_OVRE3
 (() 0x1 << 11)

1689 
	#AT91C_ADC_OVRE4
 (() 0x1 << 12)

1690 
	#AT91C_ADC_OVRE5
 (() 0x1 << 13)

1691 
	#AT91C_ADC_OVRE6
 (() 0x1 << 14)

1692 
	#AT91C_ADC_OVRE7
 (() 0x1 << 15)

1693 
	#AT91C_ADC_DRDY
 (() 0x1 << 16)

1694 
	#AT91C_ADC_GOVRE
 (() 0x1 << 17)

1695 
	#AT91C_ADC_ENDRX
 (() 0x1 << 18)

1696 
	#AT91C_ADC_RXBUFF
 (() 0x1 << 19)

1698 
	#AT91C_ADC_LDATA
 (() 0x3FF << 0)

1703 
	#AT91C_ADC_DATA
 (() 0x3FF << 0)

1711 

	)

1715 
	s_AT91S_AES
 {

1716 
AT91_REG
 
	mAES_CR
;

1717 
AT91_REG
 
	mAES_MR
;

1718 
AT91_REG
 
	mRe£rved0
[2];

1719 
AT91_REG
 
	mAES_IER
;

1720 
AT91_REG
 
	mAES_IDR
;

1721 
AT91_REG
 
	mAES_IMR
;

1722 
AT91_REG
 
	mAES_ISR
;

1723 
AT91_REG
 
	mAES_KEYWxR
[4];

1724 
AT91_REG
 
	mRe£rved1
[4];

1725 
AT91_REG
 
	mAES_IDATAxR
[4];

1726 
AT91_REG
 
	mAES_ODATAxR
[4];

1727 
AT91_REG
 
	mAES_IVxR
[4];

1728 
AT91_REG
 
	mRe£rved2
[35];

1729 
AT91_REG
 
	mAES_VR
;

1730 
AT91_REG
 
	mAES_RPR
;

1731 
AT91_REG
 
	mAES_RCR
;

1732 
AT91_REG
 
	mAES_TPR
;

1733 
AT91_REG
 
	mAES_TCR
;

1734 
AT91_REG
 
	mAES_RNPR
;

1735 
AT91_REG
 
	mAES_RNCR
;

1736 
AT91_REG
 
	mAES_TNPR
;

1737 
AT91_REG
 
	mAES_TNCR
;

1738 
AT91_REG
 
	mAES_PTCR
;

1739 
AT91_REG
 
	mAES_PTSR
;

1740 } 
	tAT91S_AES
, *
	tAT91PS_AES
;

1743 
	#AT91C_AES_START
 (() 0x1 << 0)

1744 
	#AT91C_AES_SWRST
 (() 0x1 << 8)

1745 
	#AT91C_AES_LOADSEED
 (() 0x1 << 16)

1747 
	#AT91C_AES_CIPHER
 (() 0x1 << 0)

1748 
	#AT91C_AES_PROCDLY
 (() 0xF << 4)

1749 
	#AT91C_AES_SMOD
 (() 0x3 << 8)

1750 
	#AT91C_AES_SMOD_MANUAL
 (() 0x0 << 8)

1751 
	#AT91C_AES_SMOD_AUTO
 (() 0x1 << 8)

1752 
	#AT91C_AES_SMOD_PDC
 (() 0x2 << 8)

1753 
	#AT91C_AES_OPMOD
 (() 0x7 << 12)

1754 
	#AT91C_AES_OPMOD_ECB
 (() 0x0 << 12)

1755 
	#AT91C_AES_OPMOD_CBC
 (() 0x1 << 12)

1756 
	#AT91C_AES_OPMOD_OFB
 (() 0x2 << 12)

1757 
	#AT91C_AES_OPMOD_CFB
 (() 0x3 << 12)

1758 
	#AT91C_AES_OPMOD_CTR
 (() 0x4 << 12)

1759 
	#AT91C_AES_LOD
 (() 0x1 << 15)

1760 
	#AT91C_AES_CFBS
 (() 0x7 << 16)

1761 
	#AT91C_AES_CFBS_128_BIT
 (() 0x0 << 16)

1762 
	#AT91C_AES_CFBS_64_BIT
 (() 0x1 << 16)

1763 
	#AT91C_AES_CFBS_32_BIT
 (() 0x2 << 16)

1764 
	#AT91C_AES_CFBS_16_BIT
 (() 0x3 << 16)

1765 
	#AT91C_AES_CFBS_8_BIT
 (() 0x4 << 16)

1766 
	#AT91C_AES_CKEY
 (() 0xF << 20)

1767 
	#AT91C_AES_CTYPE
 (() 0x1F << 24)

1768 
	#AT91C_AES_CTYPE_TYPE1_EN
 (() 0x1 << 24)

1769 
	#AT91C_AES_CTYPE_TYPE2_EN
 (() 0x2 << 24)

1770 
	#AT91C_AES_CTYPE_TYPE3_EN
 (() 0x4 << 24)

1771 
	#AT91C_AES_CTYPE_TYPE4_EN
 (() 0x8 << 24)

1772 
	#AT91C_AES_CTYPE_TYPE5_EN
 (() 0x10 << 24)

1774 
	#AT91C_AES_DATRDY
 (() 0x1 << 0)

1775 
	#AT91C_AES_ENDRX
 (() 0x1 << 1)

1776 
	#AT91C_AES_ENDTX
 (() 0x1 << 2)

1777 
	#AT91C_AES_RXBUFF
 (() 0x1 << 3)

1778 
	#AT91C_AES_TXBUFE
 (() 0x1 << 4)

1779 
	#AT91C_AES_URAD
 (() 0x1 << 8)

1783 
	#AT91C_AES_URAT
 (() 0x7 << 12)

1784 
	#AT91C_AES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1785 
	#AT91C_AES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1786 
	#AT91C_AES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1787 
	#AT91C_AES_URAT_OUT_DAT_READ_SUBKEY
 (() 0x3 << 12)

1788 
	#AT91C_AES_URAT_MODEREG_WRITE_SUBKEY
 (() 0x4 << 12)

1789 
	#AT91C_AES_URAT_WO_REG_READ
 (() 0x5 << 12)

1790 

	)

1794 
	s_AT91S_TDES
 {

1795 
AT91_REG
 
	mTDES_CR
;

1796 
AT91_REG
 
	mTDES_MR
;

1797 
AT91_REG
 
	mRe£rved0
[2];

1798 
AT91_REG
 
	mTDES_IER
;

1799 
AT91_REG
 
	mTDES_IDR
;

1800 
AT91_REG
 
	mTDES_IMR
;

1801 
AT91_REG
 
	mTDES_ISR
;

1802 
AT91_REG
 
	mTDES_KEY1WxR
[2];

1803 
AT91_REG
 
	mTDES_KEY2WxR
[2];

1804 
AT91_REG
 
	mTDES_KEY3WxR
[2];

1805 
AT91_REG
 
	mRe£rved1
[2];

1806 
AT91_REG
 
	mTDES_IDATAxR
[2];

1807 
AT91_REG
 
	mRe£rved2
[2];

1808 
AT91_REG
 
	mTDES_ODATAxR
[2];

1809 
AT91_REG
 
	mRe£rved3
[2];

1810 
AT91_REG
 
	mTDES_IVxR
[2];

1811 
AT91_REG
 
	mRe£rved4
[37];

1812 
AT91_REG
 
	mTDES_VR
;

1813 
AT91_REG
 
	mTDES_RPR
;

1814 
AT91_REG
 
	mTDES_RCR
;

1815 
AT91_REG
 
	mTDES_TPR
;

1816 
AT91_REG
 
	mTDES_TCR
;

1817 
AT91_REG
 
	mTDES_RNPR
;

1818 
AT91_REG
 
	mTDES_RNCR
;

1819 
AT91_REG
 
	mTDES_TNPR
;

1820 
AT91_REG
 
	mTDES_TNCR
;

1821 
AT91_REG
 
	mTDES_PTCR
;

1822 
AT91_REG
 
	mTDES_PTSR
;

1823 } 
	tAT91S_TDES
, *
	tAT91PS_TDES
;

1826 
	#AT91C_TDES_START
 (() 0x1 << 0)

1827 
	#AT91C_TDES_SWRST
 (() 0x1 << 8)

1829 
	#AT91C_TDES_CIPHER
 (() 0x1 << 0)

1830 
	#AT91C_TDES_TDESMOD
 (() 0x1 << 1)

1831 
	#AT91C_TDES_KEYMOD
 (() 0x1 << 4)

1832 
	#AT91C_TDES_SMOD
 (() 0x3 << 8)

1833 
	#AT91C_TDES_SMOD_MANUAL
 (() 0x0 << 8)

1834 
	#AT91C_TDES_SMOD_AUTO
 (() 0x1 << 8)

1835 
	#AT91C_TDES_SMOD_PDC
 (() 0x2 << 8)

1836 
	#AT91C_TDES_OPMOD
 (() 0x3 << 12)

1837 
	#AT91C_TDES_OPMOD_ECB
 (() 0x0 << 12)

1838 
	#AT91C_TDES_OPMOD_CBC
 (() 0x1 << 12)

1839 
	#AT91C_TDES_OPMOD_OFB
 (() 0x2 << 12)

1840 
	#AT91C_TDES_OPMOD_CFB
 (() 0x3 << 12)

1841 
	#AT91C_TDES_LOD
 (() 0x1 << 15)

1842 
	#AT91C_TDES_CFBS
 (() 0x3 << 16)

1843 
	#AT91C_TDES_CFBS_64_BIT
 (() 0x0 << 16)

1844 
	#AT91C_TDES_CFBS_32_BIT
 (() 0x1 << 16)

1845 
	#AT91C_TDES_CFBS_16_BIT
 (() 0x2 << 16)

1846 
	#AT91C_TDES_CFBS_8_BIT
 (() 0x3 << 16)

1848 
	#AT91C_TDES_DATRDY
 (() 0x1 << 0)

1849 
	#AT91C_TDES_ENDRX
 (() 0x1 << 1)

1850 
	#AT91C_TDES_ENDTX
 (() 0x1 << 2)

1851 
	#AT91C_TDES_RXBUFF
 (() 0x1 << 3)

1852 
	#AT91C_TDES_TXBUFE
 (() 0x1 << 4)

1853 
	#AT91C_TDES_URAD
 (() 0x1 << 8)

1857 
	#AT91C_TDES_URAT
 (() 0x3 << 12)

1858 
	#AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1859 
	#AT91C_TDES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1860 
	#AT91C_TDES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1861 
	#AT91C_TDES_URAT_WO_REG_READ
 (() 0x3 << 12)

1862 

	)

1868 
	#AT91C_AIC_IVR
 ((
AT91_REG
 *) 0xFFFFF100)

1869 
	#AT91C_AIC_SMR
 ((
AT91_REG
 *) 0xFFFFF000)

1870 
	#AT91C_AIC_FVR
 ((
AT91_REG
 *) 0xFFFFF104)

1871 
	#AT91C_AIC_DCR
 ((
AT91_REG
 *) 0xFFFFF138)

1872 
	#AT91C_AIC_EOICR
 ((
AT91_REG
 *) 0xFFFFF130)

1873 
	#AT91C_AIC_SVR
 ((
AT91_REG
 *) 0xFFFFF080)

1874 
	#AT91C_AIC_FFSR
 ((
AT91_REG
 *) 0xFFFFF148)

1875 
	#AT91C_AIC_ICCR
 ((
AT91_REG
 *) 0xFFFFF128)

1876 
	#AT91C_AIC_ISR
 ((
AT91_REG
 *) 0xFFFFF108)

1877 
	#AT91C_AIC_IMR
 ((
AT91_REG
 *) 0xFFFFF110)

1878 
	#AT91C_AIC_IPR
 ((
AT91_REG
 *) 0xFFFFF10C)

1879 
	#AT91C_AIC_FFER
 ((
AT91_REG
 *) 0xFFFFF140)

1880 
	#AT91C_AIC_IECR
 ((
AT91_REG
 *) 0xFFFFF120)

1881 
	#AT91C_AIC_ISCR
 ((
AT91_REG
 *) 0xFFFFF12C)

1882 
	#AT91C_AIC_FFDR
 ((
AT91_REG
 *) 0xFFFFF144)

1883 
	#AT91C_AIC_CISR
 ((
AT91_REG
 *) 0xFFFFF114)

1884 
	#AT91C_AIC_IDCR
 ((
AT91_REG
 *) 0xFFFFF124)

1885 
	#AT91C_AIC_SPU
 ((
AT91_REG
 *) 0xFFFFF134)

1887 
	#AT91C_DBGU_TCR
 ((
AT91_REG
 *) 0xFFFFF30C)

1888 
	#AT91C_DBGU_RNPR
 ((
AT91_REG
 *) 0xFFFFF310)

1889 
	#AT91C_DBGU_TNPR
 ((
AT91_REG
 *) 0xFFFFF318)

1890 
	#AT91C_DBGU_TPR
 ((
AT91_REG
 *) 0xFFFFF308)

1891 
	#AT91C_DBGU_RPR
 ((
AT91_REG
 *) 0xFFFFF300)

1892 
	#AT91C_DBGU_RCR
 ((
AT91_REG
 *) 0xFFFFF304)

1893 
	#AT91C_DBGU_RNCR
 ((
AT91_REG
 *) 0xFFFFF314)

1894 
	#AT91C_DBGU_PTCR
 ((
AT91_REG
 *) 0xFFFFF320)

1895 
	#AT91C_DBGU_PTSR
 ((
AT91_REG
 *) 0xFFFFF324)

1896 
	#AT91C_DBGU_TNCR
 ((
AT91_REG
 *) 0xFFFFF31C)

1898 
	#AT91C_DBGU_EXID
 ((
AT91_REG
 *) 0xFFFFF244)

1899 
	#AT91C_DBGU_BRGR
 ((
AT91_REG
 *) 0xFFFFF220)

1900 
	#AT91C_DBGU_IDR
 ((
AT91_REG
 *) 0xFFFFF20C)

1901 
	#AT91C_DBGU_CSR
 ((
AT91_REG
 *) 0xFFFFF214)

1902 
	#AT91C_DBGU_CIDR
 ((
AT91_REG
 *) 0xFFFFF240)

1903 
	#AT91C_DBGU_MR
 ((
AT91_REG
 *) 0xFFFFF204)

1904 
	#AT91C_DBGU_IMR
 ((
AT91_REG
 *) 0xFFFFF210)

1905 
	#AT91C_DBGU_CR
 ((
AT91_REG
 *) 0xFFFFF200)

1906 
	#AT91C_DBGU_FNTR
 ((
AT91_REG
 *) 0xFFFFF248)

1907 
	#AT91C_DBGU_THR
 ((
AT91_REG
 *) 0xFFFFF21C)

1908 
	#AT91C_DBGU_RHR
 ((
AT91_REG
 *) 0xFFFFF218)

1909 
	#AT91C_DBGU_IER
 ((
AT91_REG
 *) 0xFFFFF208)

1911 
	#AT91C_PIOA_ODR
 ((
AT91_REG
 *) 0xFFFFF414)

1912 
	#AT91C_PIOA_SODR
 ((
AT91_REG
 *) 0xFFFFF430)

1913 
	#AT91C_PIOA_ISR
 ((
AT91_REG
 *) 0xFFFFF44C)

1914 
	#AT91C_PIOA_ABSR
 ((
AT91_REG
 *) 0xFFFFF478)

1915 
	#AT91C_PIOA_IER
 ((
AT91_REG
 *) 0xFFFFF440)

1916 
	#AT91C_PIOA_PPUDR
 ((
AT91_REG
 *) 0xFFFFF460)

1917 
	#AT91C_PIOA_IMR
 ((
AT91_REG
 *) 0xFFFFF448)

1918 
	#AT91C_PIOA_PER
 ((
AT91_REG
 *) 0xFFFFF400)

1919 
	#AT91C_PIOA_IFDR
 ((
AT91_REG
 *) 0xFFFFF424)

1920 
	#AT91C_PIOA_OWDR
 ((
AT91_REG
 *) 0xFFFFF4A4)

1921 
	#AT91C_PIOA_MDSR
 ((
AT91_REG
 *) 0xFFFFF458)

1922 
	#AT91C_PIOA_IDR
 ((
AT91_REG
 *) 0xFFFFF444)

1923 
	#AT91C_PIOA_ODSR
 ((
AT91_REG
 *) 0xFFFFF438)

1924 
	#AT91C_PIOA_PPUSR
 ((
AT91_REG
 *) 0xFFFFF468)

1925 
	#AT91C_PIOA_OWSR
 ((
AT91_REG
 *) 0xFFFFF4A8)

1926 
	#AT91C_PIOA_BSR
 ((
AT91_REG
 *) 0xFFFFF474)

1927 
	#AT91C_PIOA_OWER
 ((
AT91_REG
 *) 0xFFFFF4A0)

1928 
	#AT91C_PIOA_IFER
 ((
AT91_REG
 *) 0xFFFFF420)

1929 
	#AT91C_PIOA_PDSR
 ((
AT91_REG
 *) 0xFFFFF43C)

1930 
	#AT91C_PIOA_PPUER
 ((
AT91_REG
 *) 0xFFFFF464)

1931 
	#AT91C_PIOA_OSR
 ((
AT91_REG
 *) 0xFFFFF418)

1932 
	#AT91C_PIOA_ASR
 ((
AT91_REG
 *) 0xFFFFF470)

1933 
	#AT91C_PIOA_MDDR
 ((
AT91_REG
 *) 0xFFFFF454)

1934 
	#AT91C_PIOA_CODR
 ((
AT91_REG
 *) 0xFFFFF434)

1935 
	#AT91C_PIOA_MDER
 ((
AT91_REG
 *) 0xFFFFF450)

1936 
	#AT91C_PIOA_PDR
 ((
AT91_REG
 *) 0xFFFFF404)

1937 
	#AT91C_PIOA_IFSR
 ((
AT91_REG
 *) 0xFFFFF428)

1938 
	#AT91C_PIOA_OER
 ((
AT91_REG
 *) 0xFFFFF410)

1939 
	#AT91C_PIOA_PSR
 ((
AT91_REG
 *) 0xFFFFF408)

1941 
	#AT91C_PIOB_OWDR
 ((
AT91_REG
 *) 0xFFFFF6A4)

1942 
	#AT91C_PIOB_MDER
 ((
AT91_REG
 *) 0xFFFFF650)

1943 
	#AT91C_PIOB_PPUSR
 ((
AT91_REG
 *) 0xFFFFF668)

1944 
	#AT91C_PIOB_IMR
 ((
AT91_REG
 *) 0xFFFFF648)

1945 
	#AT91C_PIOB_ASR
 ((
AT91_REG
 *) 0xFFFFF670)

1946 
	#AT91C_PIOB_PPUDR
 ((
AT91_REG
 *) 0xFFFFF660)

1947 
	#AT91C_PIOB_PSR
 ((
AT91_REG
 *) 0xFFFFF608)

1948 
	#AT91C_PIOB_IER
 ((
AT91_REG
 *) 0xFFFFF640)

1949 
	#AT91C_PIOB_CODR
 ((
AT91_REG
 *) 0xFFFFF634)

1950 
	#AT91C_PIOB_OWER
 ((
AT91_REG
 *) 0xFFFFF6A0)

1951 
	#AT91C_PIOB_ABSR
 ((
AT91_REG
 *) 0xFFFFF678)

1952 
	#AT91C_PIOB_IFDR
 ((
AT91_REG
 *) 0xFFFFF624)

1953 
	#AT91C_PIOB_PDSR
 ((
AT91_REG
 *) 0xFFFFF63C)

1954 
	#AT91C_PIOB_IDR
 ((
AT91_REG
 *) 0xFFFFF644)

1955 
	#AT91C_PIOB_OWSR
 ((
AT91_REG
 *) 0xFFFFF6A8)

1956 
	#AT91C_PIOB_PDR
 ((
AT91_REG
 *) 0xFFFFF604)

1957 
	#AT91C_PIOB_ODR
 ((
AT91_REG
 *) 0xFFFFF614)

1958 
	#AT91C_PIOB_IFSR
 ((
AT91_REG
 *) 0xFFFFF628)

1959 
	#AT91C_PIOB_PPUER
 ((
AT91_REG
 *) 0xFFFFF664)

1960 
	#AT91C_PIOB_SODR
 ((
AT91_REG
 *) 0xFFFFF630)

1961 
	#AT91C_PIOB_ISR
 ((
AT91_REG
 *) 0xFFFFF64C)

1962 
	#AT91C_PIOB_ODSR
 ((
AT91_REG
 *) 0xFFFFF638)

1963 
	#AT91C_PIOB_OSR
 ((
AT91_REG
 *) 0xFFFFF618)

1964 
	#AT91C_PIOB_MDSR
 ((
AT91_REG
 *) 0xFFFFF658)

1965 
	#AT91C_PIOB_IFER
 ((
AT91_REG
 *) 0xFFFFF620)

1966 
	#AT91C_PIOB_BSR
 ((
AT91_REG
 *) 0xFFFFF674)

1967 
	#AT91C_PIOB_MDDR
 ((
AT91_REG
 *) 0xFFFFF654)

1968 
	#AT91C_PIOB_OER
 ((
AT91_REG
 *) 0xFFFFF610)

1969 
	#AT91C_PIOB_PER
 ((
AT91_REG
 *) 0xFFFFF600)

1971 
	#AT91C_CKGR_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1972 
	#AT91C_CKGR_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1973 
	#AT91C_CKGR_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1975 
	#AT91C_PMC_IDR
 ((
AT91_REG
 *) 0xFFFFFC64)

1976 
	#AT91C_PMC_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1977 
	#AT91C_PMC_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1978 
	#AT91C_PMC_PCER
 ((
AT91_REG
 *) 0xFFFFFC10)

1979 
	#AT91C_PMC_PCKR
 ((
AT91_REG
 *) 0xFFFFFC40)

1980 
	#AT91C_PMC_MCKR
 ((
AT91_REG
 *) 0xFFFFFC30)

1981 
	#AT91C_PMC_SCDR
 ((
AT91_REG
 *) 0xFFFFFC04)

1982 
	#AT91C_PMC_PCDR
 ((
AT91_REG
 *) 0xFFFFFC14)

1983 
	#AT91C_PMC_SCSR
 ((
AT91_REG
 *) 0xFFFFFC08)

1984 
	#AT91C_PMC_PCSR
 ((
AT91_REG
 *) 0xFFFFFC18)

1985 
	#AT91C_PMC_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1986 
	#AT91C_PMC_SCER
 ((
AT91_REG
 *) 0xFFFFFC00)

1987 
	#AT91C_PMC_IMR
 ((
AT91_REG
 *) 0xFFFFFC6C)

1988 
	#AT91C_PMC_IER
 ((
AT91_REG
 *) 0xFFFFFC60)

1989 
	#AT91C_PMC_SR
 ((
AT91_REG
 *) 0xFFFFFC68)

1991 
	#AT91C_RSTC_RCR
 ((
AT91_REG
 *) 0xFFFFFD00)

1992 
	#AT91C_RSTC_RMR
 ((
AT91_REG
 *) 0xFFFFFD08)

1993 
	#AT91C_RSTC_RSR
 ((
AT91_REG
 *) 0xFFFFFD04)

1995 
	#AT91C_RTTC_RTSR
 ((
AT91_REG
 *) 0xFFFFFD2C)

1996 
	#AT91C_RTTC_RTMR
 ((
AT91_REG
 *) 0xFFFFFD20)

1997 
	#AT91C_RTTC_RTVR
 ((
AT91_REG
 *) 0xFFFFFD28)

1998 
	#AT91C_RTTC_RTAR
 ((
AT91_REG
 *) 0xFFFFFD24)

2000 
	#AT91C_PITC_PIVR
 ((
AT91_REG
 *) 0xFFFFFD38)

2001 
	#AT91C_PITC_PISR
 ((
AT91_REG
 *) 0xFFFFFD34)

2002 
	#AT91C_PITC_PIIR
 ((
AT91_REG
 *) 0xFFFFFD3C)

2003 
	#AT91C_PITC_PIMR
 ((
AT91_REG
 *) 0xFFFFFD30)

2005 
	#AT91C_WDTC_WDCR
 ((
AT91_REG
 *) 0xFFFFFD40)

2006 
	#AT91C_WDTC_WDSR
 ((
AT91_REG
 *) 0xFFFFFD48)

2007 
	#AT91C_WDTC_WDMR
 ((
AT91_REG
 *) 0xFFFFFD44)

2009 
	#AT91C_VREG_MR
 ((
AT91_REG
 *) 0xFFFFFD60)

2011 
	#AT91C_MC_ASR
 ((
AT91_REG
 *) 0xFFFFFF04)

2012 
	#AT91C_MC_RCR
 ((
AT91_REG
 *) 0xFFFFFF00)

2013 
	#AT91C_MC_FCR
 ((
AT91_REG
 *) 0xFFFFFF64)

2014 
	#AT91C_MC_AASR
 ((
AT91_REG
 *) 0xFFFFFF08)

2015 
	#AT91C_MC_FSR
 ((
AT91_REG
 *) 0xFFFFFF68)

2016 
	#AT91C_MC_FMR
 ((
AT91_REG
 *) 0xFFFFFF60)

2018 
	#AT91C_SPI1_PTCR
 ((
AT91_REG
 *) 0xFFFE4120)

2019 
	#AT91C_SPI1_RPR
 ((
AT91_REG
 *) 0xFFFE4100)

2020 
	#AT91C_SPI1_TNCR
 ((
AT91_REG
 *) 0xFFFE411C)

2021 
	#AT91C_SPI1_TPR
 ((
AT91_REG
 *) 0xFFFE4108)

2022 
	#AT91C_SPI1_TNPR
 ((
AT91_REG
 *) 0xFFFE4118)

2023 
	#AT91C_SPI1_TCR
 ((
AT91_REG
 *) 0xFFFE410C)

2024 
	#AT91C_SPI1_RCR
 ((
AT91_REG
 *) 0xFFFE4104)

2025 
	#AT91C_SPI1_RNPR
 ((
AT91_REG
 *) 0xFFFE4110)

2026 
	#AT91C_SPI1_RNCR
 ((
AT91_REG
 *) 0xFFFE4114)

2027 
	#AT91C_SPI1_PTSR
 ((
AT91_REG
 *) 0xFFFE4124)

2029 
	#AT91C_SPI1_IMR
 ((
AT91_REG
 *) 0xFFFE401C)

2030 
	#AT91C_SPI1_IER
 ((
AT91_REG
 *) 0xFFFE4014)

2031 
	#AT91C_SPI1_MR
 ((
AT91_REG
 *) 0xFFFE4004)

2032 
	#AT91C_SPI1_RDR
 ((
AT91_REG
 *) 0xFFFE4008)

2033 
	#AT91C_SPI1_IDR
 ((
AT91_REG
 *) 0xFFFE4018)

2034 
	#AT91C_SPI1_SR
 ((
AT91_REG
 *) 0xFFFE4010)

2035 
	#AT91C_SPI1_TDR
 ((
AT91_REG
 *) 0xFFFE400C)

2036 
	#AT91C_SPI1_CR
 ((
AT91_REG
 *) 0xFFFE4000)

2037 
	#AT91C_SPI1_CSR
 ((
AT91_REG
 *) 0xFFFE4030)

2039 
	#AT91C_SPI0_PTCR
 ((
AT91_REG
 *) 0xFFFE0120)

2040 
	#AT91C_SPI0_TPR
 ((
AT91_REG
 *) 0xFFFE0108)

2041 
	#AT91C_SPI0_TCR
 ((
AT91_REG
 *) 0xFFFE010C)

2042 
	#AT91C_SPI0_RCR
 ((
AT91_REG
 *) 0xFFFE0104)

2043 
	#AT91C_SPI0_PTSR
 ((
AT91_REG
 *) 0xFFFE0124)

2044 
	#AT91C_SPI0_RNPR
 ((
AT91_REG
 *) 0xFFFE0110)

2045 
	#AT91C_SPI0_RPR
 ((
AT91_REG
 *) 0xFFFE0100)

2046 
	#AT91C_SPI0_TNCR
 ((
AT91_REG
 *) 0xFFFE011C)

2047 
	#AT91C_SPI0_RNCR
 ((
AT91_REG
 *) 0xFFFE0114)

2048 
	#AT91C_SPI0_TNPR
 ((
AT91_REG
 *) 0xFFFE0118)

2050 
	#AT91C_SPI0_IER
 ((
AT91_REG
 *) 0xFFFE0014)

2051 
	#AT91C_SPI0_SR
 ((
AT91_REG
 *) 0xFFFE0010)

2052 
	#AT91C_SPI0_IDR
 ((
AT91_REG
 *) 0xFFFE0018)

2053 
	#AT91C_SPI0_CR
 ((
AT91_REG
 *) 0xFFFE0000)

2054 
	#AT91C_SPI0_MR
 ((
AT91_REG
 *) 0xFFFE0004)

2055 
	#AT91C_SPI0_IMR
 ((
AT91_REG
 *) 0xFFFE001C)

2056 
	#AT91C_SPI0_TDR
 ((
AT91_REG
 *) 0xFFFE000C)

2057 
	#AT91C_SPI0_RDR
 ((
AT91_REG
 *) 0xFFFE0008)

2058 
	#AT91C_SPI0_CSR
 ((
AT91_REG
 *) 0xFFFE0030)

2060 
	#AT91C_US1_RNCR
 ((
AT91_REG
 *) 0xFFFC4114)

2061 
	#AT91C_US1_PTCR
 ((
AT91_REG
 *) 0xFFFC4120)

2062 
	#AT91C_US1_TCR
 ((
AT91_REG
 *) 0xFFFC410C)

2063 
	#AT91C_US1_PTSR
 ((
AT91_REG
 *) 0xFFFC4124)

2064 
	#AT91C_US1_TNPR
 ((
AT91_REG
 *) 0xFFFC4118)

2065 
	#AT91C_US1_RCR
 ((
AT91_REG
 *) 0xFFFC4104)

2066 
	#AT91C_US1_RNPR
 ((
AT91_REG
 *) 0xFFFC4110)

2067 
	#AT91C_US1_RPR
 ((
AT91_REG
 *) 0xFFFC4100)

2068 
	#AT91C_US1_TNCR
 ((
AT91_REG
 *) 0xFFFC411C)

2069 
	#AT91C_US1_TPR
 ((
AT91_REG
 *) 0xFFFC4108)

2071 
	#AT91C_US1_IF
 ((
AT91_REG
 *) 0xFFFC404C)

2072 
	#AT91C_US1_NER
 ((
AT91_REG
 *) 0xFFFC4044)

2073 
	#AT91C_US1_RTOR
 ((
AT91_REG
 *) 0xFFFC4024)

2074 
	#AT91C_US1_CSR
 ((
AT91_REG
 *) 0xFFFC4014)

2075 
	#AT91C_US1_IDR
 ((
AT91_REG
 *) 0xFFFC400C)

2076 
	#AT91C_US1_IER
 ((
AT91_REG
 *) 0xFFFC4008)

2077 
	#AT91C_US1_THR
 ((
AT91_REG
 *) 0xFFFC401C)

2078 
	#AT91C_US1_TTGR
 ((
AT91_REG
 *) 0xFFFC4028)

2079 
	#AT91C_US1_RHR
 ((
AT91_REG
 *) 0xFFFC4018)

2080 
	#AT91C_US1_BRGR
 ((
AT91_REG
 *) 0xFFFC4020)

2081 
	#AT91C_US1_IMR
 ((
AT91_REG
 *) 0xFFFC4010)

2082 
	#AT91C_US1_FIDI
 ((
AT91_REG
 *) 0xFFFC4040)

2083 
	#AT91C_US1_CR
 ((
AT91_REG
 *) 0xFFFC4000)

2084 
	#AT91C_US1_MR
 ((
AT91_REG
 *) 0xFFFC4004)

2086 
	#AT91C_US0_TNPR
 ((
AT91_REG
 *) 0xFFFC0118)

2087 
	#AT91C_US0_RNPR
 ((
AT91_REG
 *) 0xFFFC0110)

2088 
	#AT91C_US0_TCR
 ((
AT91_REG
 *) 0xFFFC010C)

2089 
	#AT91C_US0_PTCR
 ((
AT91_REG
 *) 0xFFFC0120)

2090 
	#AT91C_US0_PTSR
 ((
AT91_REG
 *) 0xFFFC0124)

2091 
	#AT91C_US0_TNCR
 ((
AT91_REG
 *) 0xFFFC011C)

2092 
	#AT91C_US0_TPR
 ((
AT91_REG
 *) 0xFFFC0108)

2093 
	#AT91C_US0_RCR
 ((
AT91_REG
 *) 0xFFFC0104)

2094 
	#AT91C_US0_RPR
 ((
AT91_REG
 *) 0xFFFC0100)

2095 
	#AT91C_US0_RNCR
 ((
AT91_REG
 *) 0xFFFC0114)

2097 
	#AT91C_US0_BRGR
 ((
AT91_REG
 *) 0xFFFC0020)

2098 
	#AT91C_US0_NER
 ((
AT91_REG
 *) 0xFFFC0044)

2099 
	#AT91C_US0_CR
 ((
AT91_REG
 *) 0xFFFC0000)

2100 
	#AT91C_US0_IMR
 ((
AT91_REG
 *) 0xFFFC0010)

2101 
	#AT91C_US0_FIDI
 ((
AT91_REG
 *) 0xFFFC0040)

2102 
	#AT91C_US0_TTGR
 ((
AT91_REG
 *) 0xFFFC0028)

2103 
	#AT91C_US0_MR
 ((
AT91_REG
 *) 0xFFFC0004)

2104 
	#AT91C_US0_RTOR
 ((
AT91_REG
 *) 0xFFFC0024)

2105 
	#AT91C_US0_CSR
 ((
AT91_REG
 *) 0xFFFC0014)

2106 
	#AT91C_US0_RHR
 ((
AT91_REG
 *) 0xFFFC0018)

2107 
	#AT91C_US0_IDR
 ((
AT91_REG
 *) 0xFFFC000C)

2108 
	#AT91C_US0_THR
 ((
AT91_REG
 *) 0xFFFC001C)

2109 
	#AT91C_US0_IF
 ((
AT91_REG
 *) 0xFFFC004C)

2110 
	#AT91C_US0_IER
 ((
AT91_REG
 *) 0xFFFC0008)

2112 
	#AT91C_SSC_TNCR
 ((
AT91_REG
 *) 0xFFFD411C)

2113 
	#AT91C_SSC_RPR
 ((
AT91_REG
 *) 0xFFFD4100)

2114 
	#AT91C_SSC_RNCR
 ((
AT91_REG
 *) 0xFFFD4114)

2115 
	#AT91C_SSC_TPR
 ((
AT91_REG
 *) 0xFFFD4108)

2116 
	#AT91C_SSC_PTCR
 ((
AT91_REG
 *) 0xFFFD4120)

2117 
	#AT91C_SSC_TCR
 ((
AT91_REG
 *) 0xFFFD410C)

2118 
	#AT91C_SSC_RCR
 ((
AT91_REG
 *) 0xFFFD4104)

2119 
	#AT91C_SSC_RNPR
 ((
AT91_REG
 *) 0xFFFD4110)

2120 
	#AT91C_SSC_TNPR
 ((
AT91_REG
 *) 0xFFFD4118)

2121 
	#AT91C_SSC_PTSR
 ((
AT91_REG
 *) 0xFFFD4124)

2123 
	#AT91C_SSC_RHR
 ((
AT91_REG
 *) 0xFFFD4020)

2124 
	#AT91C_SSC_RSHR
 ((
AT91_REG
 *) 0xFFFD4030)

2125 
	#AT91C_SSC_TFMR
 ((
AT91_REG
 *) 0xFFFD401C)

2126 
	#AT91C_SSC_IDR
 ((
AT91_REG
 *) 0xFFFD4048)

2127 
	#AT91C_SSC_THR
 ((
AT91_REG
 *) 0xFFFD4024)

2128 
	#AT91C_SSC_RCMR
 ((
AT91_REG
 *) 0xFFFD4010)

2129 
	#AT91C_SSC_IER
 ((
AT91_REG
 *) 0xFFFD4044)

2130 
	#AT91C_SSC_TSHR
 ((
AT91_REG
 *) 0xFFFD4034)

2131 
	#AT91C_SSC_SR
 ((
AT91_REG
 *) 0xFFFD4040)

2132 
	#AT91C_SSC_CMR
 ((
AT91_REG
 *) 0xFFFD4004)

2133 
	#AT91C_SSC_TCMR
 ((
AT91_REG
 *) 0xFFFD4018)

2134 
	#AT91C_SSC_CR
 ((
AT91_REG
 *) 0xFFFD4000)

2135 
	#AT91C_SSC_IMR
 ((
AT91_REG
 *) 0xFFFD404C)

2136 
	#AT91C_SSC_RFMR
 ((
AT91_REG
 *) 0xFFFD4014)

2138 
	#AT91C_TWI_IER
 ((
AT91_REG
 *) 0xFFFB8024)

2139 
	#AT91C_TWI_CR
 ((
AT91_REG
 *) 0xFFFB8000)

2140 
	#AT91C_TWI_SR
 ((
AT91_REG
 *) 0xFFFB8020)

2141 
	#AT91C_TWI_IMR
 ((
AT91_REG
 *) 0xFFFB802C)

2142 
	#AT91C_TWI_THR
 ((
AT91_REG
 *) 0xFFFB8034)

2143 
	#AT91C_TWI_IDR
 ((
AT91_REG
 *) 0xFFFB8028)

2144 
	#AT91C_TWI_IADR
 ((
AT91_REG
 *) 0xFFFB800C)

2145 
	#AT91C_TWI_MMR
 ((
AT91_REG
 *) 0xFFFB8004)

2146 
	#AT91C_TWI_CWGR
 ((
AT91_REG
 *) 0xFFFB8010)

2147 
	#AT91C_TWI_RHR
 ((
AT91_REG
 *) 0xFFFB8030)

2149 
	#AT91C_PWMC_CH3_CUPDR
 ((
AT91_REG
 *) 0xFFFCC270)

2150 
	#AT91C_PWMC_CH3_Re£rved
 ((
AT91_REG
 *) 0xFFFCC274)

2151 
	#AT91C_PWMC_CH3_CPRDR
 ((
AT91_REG
 *) 0xFFFCC268)

2152 
	#AT91C_PWMC_CH3_CDTYR
 ((
AT91_REG
 *) 0xFFFCC264)

2153 
	#AT91C_PWMC_CH3_CCNTR
 ((
AT91_REG
 *) 0xFFFCC26C)

2154 
	#AT91C_PWMC_CH3_CMR
 ((
AT91_REG
 *) 0xFFFCC260)

2156 
	#AT91C_PWMC_CH2_Re£rved
 ((
AT91_REG
 *) 0xFFFCC254)

2157 
	#AT91C_PWMC_CH2_CMR
 ((
AT91_REG
 *) 0xFFFCC240)

2158 
	#AT91C_PWMC_CH2_CCNTR
 ((
AT91_REG
 *) 0xFFFCC24C)

2159 
	#AT91C_PWMC_CH2_CPRDR
 ((
AT91_REG
 *) 0xFFFCC248)

2160 
	#AT91C_PWMC_CH2_CUPDR
 ((
AT91_REG
 *) 0xFFFCC250)

2161 
	#AT91C_PWMC_CH2_CDTYR
 ((
AT91_REG
 *) 0xFFFCC244)

2163 
	#AT91C_PWMC_CH1_Re£rved
 ((
AT91_REG
 *) 0xFFFCC234)

2164 
	#AT91C_PWMC_CH1_CUPDR
 ((
AT91_REG
 *) 0xFFFCC230)

2165 
	#AT91C_PWMC_CH1_CPRDR
 ((
AT91_REG
 *) 0xFFFCC228)

2166 
	#AT91C_PWMC_CH1_CCNTR
 ((
AT91_REG
 *) 0xFFFCC22C)

2167 
	#AT91C_PWMC_CH1_CDTYR
 ((
AT91_REG
 *) 0xFFFCC224)

2168 
	#AT91C_PWMC_CH1_CMR
 ((
AT91_REG
 *) 0xFFFCC220)

2170 
	#AT91C_PWMC_CH0_Re£rved
 ((
AT91_REG
 *) 0xFFFCC214)

2171 
	#AT91C_PWMC_CH0_CPRDR
 ((
AT91_REG
 *) 0xFFFCC208)

2172 
	#AT91C_PWMC_CH0_CDTYR
 ((
AT91_REG
 *) 0xFFFCC204)

2173 
	#AT91C_PWMC_CH0_CMR
 ((
AT91_REG
 *) 0xFFFCC200)

2174 
	#AT91C_PWMC_CH0_CUPDR
 ((
AT91_REG
 *) 0xFFFCC210)

2175 
	#AT91C_PWMC_CH0_CCNTR
 ((
AT91_REG
 *) 0xFFFCC20C)

2177 
	#AT91C_PWMC_IDR
 ((
AT91_REG
 *) 0xFFFCC014)

2178 
	#AT91C_PWMC_DIS
 ((
AT91_REG
 *) 0xFFFCC008)

2179 
	#AT91C_PWMC_IER
 ((
AT91_REG
 *) 0xFFFCC010)

2180 
	#AT91C_PWMC_VR
 ((
AT91_REG
 *) 0xFFFCC0FC)

2181 
	#AT91C_PWMC_ISR
 ((
AT91_REG
 *) 0xFFFCC01C)

2182 
	#AT91C_PWMC_SR
 ((
AT91_REG
 *) 0xFFFCC00C)

2183 
	#AT91C_PWMC_IMR
 ((
AT91_REG
 *) 0xFFFCC018)

2184 
	#AT91C_PWMC_MR
 ((
AT91_REG
 *) 0xFFFCC000)

2185 
	#AT91C_PWMC_ENA
 ((
AT91_REG
 *) 0xFFFCC004)

2187 
	#AT91C_UDP_IMR
 ((
AT91_REG
 *) 0xFFFB0018)

2188 
	#AT91C_UDP_FADDR
 ((
AT91_REG
 *) 0xFFFB0008)

2189 
	#AT91C_UDP_NUM
 ((
AT91_REG
 *) 0xFFFB0000)

2190 
	#AT91C_UDP_FDR
 ((
AT91_REG
 *) 0xFFFB0050)

2191 
	#AT91C_UDP_ISR
 ((
AT91_REG
 *) 0xFFFB001C)

2192 
	#AT91C_UDP_CSR
 ((
AT91_REG
 *) 0xFFFB0030)

2193 
	#AT91C_UDP_IDR
 ((
AT91_REG
 *) 0xFFFB0014)

2194 
	#AT91C_UDP_ICR
 ((
AT91_REG
 *) 0xFFFB0020)

2195 
	#AT91C_UDP_RSTEP
 ((
AT91_REG
 *) 0xFFFB0028)

2196 
	#AT91C_UDP_TXVC
 ((
AT91_REG
 *) 0xFFFB0074)

2197 
	#AT91C_UDP_GLBSTATE
 ((
AT91_REG
 *) 0xFFFB0004)

2198 
	#AT91C_UDP_IER
 ((
AT91_REG
 *) 0xFFFB0010)

2200 
	#AT91C_TC0_SR
 ((
AT91_REG
 *) 0xFFFA0020)

2201 
	#AT91C_TC0_RC
 ((
AT91_REG
 *) 0xFFFA001C)

2202 
	#AT91C_TC0_RB
 ((
AT91_REG
 *) 0xFFFA0018)

2203 
	#AT91C_TC0_CCR
 ((
AT91_REG
 *) 0xFFFA0000)

2204 
	#AT91C_TC0_CMR
 ((
AT91_REG
 *) 0xFFFA0004)

2205 
	#AT91C_TC0_IER
 ((
AT91_REG
 *) 0xFFFA0024)

2206 
	#AT91C_TC0_RA
 ((
AT91_REG
 *) 0xFFFA0014)

2207 
	#AT91C_TC0_IDR
 ((
AT91_REG
 *) 0xFFFA0028)

2208 
	#AT91C_TC0_CV
 ((
AT91_REG
 *) 0xFFFA0010)

2209 
	#AT91C_TC0_IMR
 ((
AT91_REG
 *) 0xFFFA002C)

2211 
	#AT91C_TC1_RB
 ((
AT91_REG
 *) 0xFFFA0058)

2212 
	#AT91C_TC1_CCR
 ((
AT91_REG
 *) 0xFFFA0040)

2213 
	#AT91C_TC1_IER
 ((
AT91_REG
 *) 0xFFFA0064)

2214 
	#AT91C_TC1_IDR
 ((
AT91_REG
 *) 0xFFFA0068)

2215 
	#AT91C_TC1_SR
 ((
AT91_REG
 *) 0xFFFA0060)

2216 
	#AT91C_TC1_CMR
 ((
AT91_REG
 *) 0xFFFA0044)

2217 
	#AT91C_TC1_RA
 ((
AT91_REG
 *) 0xFFFA0054)

2218 
	#AT91C_TC1_RC
 ((
AT91_REG
 *) 0xFFFA005C)

2219 
	#AT91C_TC1_IMR
 ((
AT91_REG
 *) 0xFFFA006C)

2220 
	#AT91C_TC1_CV
 ((
AT91_REG
 *) 0xFFFA0050)

2222 
	#AT91C_TC2_CMR
 ((
AT91_REG
 *) 0xFFFA0084)

2223 
	#AT91C_TC2_CCR
 ((
AT91_REG
 *) 0xFFFA0080)

2224 
	#AT91C_TC2_CV
 ((
AT91_REG
 *) 0xFFFA0090)

2225 
	#AT91C_TC2_RA
 ((
AT91_REG
 *) 0xFFFA0094)

2226 
	#AT91C_TC2_RB
 ((
AT91_REG
 *) 0xFFFA0098)

2227 
	#AT91C_TC2_IDR
 ((
AT91_REG
 *) 0xFFFA00A8)

2228 
	#AT91C_TC2_IMR
 ((
AT91_REG
 *) 0xFFFA00AC)

2229 
	#AT91C_TC2_RC
 ((
AT91_REG
 *) 0xFFFA009C)

2230 
	#AT91C_TC2_IER
 ((
AT91_REG
 *) 0xFFFA00A4)

2231 
	#AT91C_TC2_SR
 ((
AT91_REG
 *) 0xFFFA00A0)

2233 
	#AT91C_TCB_BMR
 ((
AT91_REG
 *) 0xFFFA00C4)

2234 
	#AT91C_TCB_BCR
 ((
AT91_REG
 *) 0xFFFA00C0)

2236 
	#AT91C_CAN_MB0_MDL
 ((
AT91_REG
 *) 0xFFFD0214)

2237 
	#AT91C_CAN_MB0_MAM
 ((
AT91_REG
 *) 0xFFFD0204)

2238 
	#AT91C_CAN_MB0_MCR
 ((
AT91_REG
 *) 0xFFFD021C)

2239 
	#AT91C_CAN_MB0_MID
 ((
AT91_REG
 *) 0xFFFD0208)

2240 
	#AT91C_CAN_MB0_MSR
 ((
AT91_REG
 *) 0xFFFD0210)

2241 
	#AT91C_CAN_MB0_MFID
 ((
AT91_REG
 *) 0xFFFD020C)

2242 
	#AT91C_CAN_MB0_MDH
 ((
AT91_REG
 *) 0xFFFD0218)

2243 
	#AT91C_CAN_MB0_MMR
 ((
AT91_REG
 *) 0xFFFD0200)

2245 
	#AT91C_CAN_MB1_MDL
 ((
AT91_REG
 *) 0xFFFD0234)

2246 
	#AT91C_CAN_MB1_MID
 ((
AT91_REG
 *) 0xFFFD0228)

2247 
	#AT91C_CAN_MB1_MMR
 ((
AT91_REG
 *) 0xFFFD0220)

2248 
	#AT91C_CAN_MB1_MSR
 ((
AT91_REG
 *) 0xFFFD0230)

2249 
	#AT91C_CAN_MB1_MAM
 ((
AT91_REG
 *) 0xFFFD0224)

2250 
	#AT91C_CAN_MB1_MDH
 ((
AT91_REG
 *) 0xFFFD0238)

2251 
	#AT91C_CAN_MB1_MCR
 ((
AT91_REG
 *) 0xFFFD023C)

2252 
	#AT91C_CAN_MB1_MFID
 ((
AT91_REG
 *) 0xFFFD022C)

2254 
	#AT91C_CAN_MB2_MCR
 ((
AT91_REG
 *) 0xFFFD025C)

2255 
	#AT91C_CAN_MB2_MDH
 ((
AT91_REG
 *) 0xFFFD0258)

2256 
	#AT91C_CAN_MB2_MID
 ((
AT91_REG
 *) 0xFFFD0248)

2257 
	#AT91C_CAN_MB2_MDL
 ((
AT91_REG
 *) 0xFFFD0254)

2258 
	#AT91C_CAN_MB2_MMR
 ((
AT91_REG
 *) 0xFFFD0240)

2259 
	#AT91C_CAN_MB2_MAM
 ((
AT91_REG
 *) 0xFFFD0244)

2260 
	#AT91C_CAN_MB2_MFID
 ((
AT91_REG
 *) 0xFFFD024C)

2261 
	#AT91C_CAN_MB2_MSR
 ((
AT91_REG
 *) 0xFFFD0250)

2263 
	#AT91C_CAN_MB3_MFID
 ((
AT91_REG
 *) 0xFFFD026C)

2264 
	#AT91C_CAN_MB3_MAM
 ((
AT91_REG
 *) 0xFFFD0264)

2265 
	#AT91C_CAN_MB3_MID
 ((
AT91_REG
 *) 0xFFFD0268)

2266 
	#AT91C_CAN_MB3_MCR
 ((
AT91_REG
 *) 0xFFFD027C)

2267 
	#AT91C_CAN_MB3_MMR
 ((
AT91_REG
 *) 0xFFFD0260)

2268 
	#AT91C_CAN_MB3_MSR
 ((
AT91_REG
 *) 0xFFFD0270)

2269 
	#AT91C_CAN_MB3_MDL
 ((
AT91_REG
 *) 0xFFFD0274)

2270 
	#AT91C_CAN_MB3_MDH
 ((
AT91_REG
 *) 0xFFFD0278)

2272 
	#AT91C_CAN_MB4_MID
 ((
AT91_REG
 *) 0xFFFD0288)

2273 
	#AT91C_CAN_MB4_MMR
 ((
AT91_REG
 *) 0xFFFD0280)

2274 
	#AT91C_CAN_MB4_MDH
 ((
AT91_REG
 *) 0xFFFD0298)

2275 
	#AT91C_CAN_MB4_MFID
 ((
AT91_REG
 *) 0xFFFD028C)

2276 
	#AT91C_CAN_MB4_MSR
 ((
AT91_REG
 *) 0xFFFD0290)

2277 
	#AT91C_CAN_MB4_MCR
 ((
AT91_REG
 *) 0xFFFD029C)

2278 
	#AT91C_CAN_MB4_MDL
 ((
AT91_REG
 *) 0xFFFD0294)

2279 
	#AT91C_CAN_MB4_MAM
 ((
AT91_REG
 *) 0xFFFD0284)

2281 
	#AT91C_CAN_MB5_MSR
 ((
AT91_REG
 *) 0xFFFD02B0)

2282 
	#AT91C_CAN_MB5_MCR
 ((
AT91_REG
 *) 0xFFFD02BC)

2283 
	#AT91C_CAN_MB5_MFID
 ((
AT91_REG
 *) 0xFFFD02AC)

2284 
	#AT91C_CAN_MB5_MDH
 ((
AT91_REG
 *) 0xFFFD02B8)

2285 
	#AT91C_CAN_MB5_MID
 ((
AT91_REG
 *) 0xFFFD02A8)

2286 
	#AT91C_CAN_MB5_MMR
 ((
AT91_REG
 *) 0xFFFD02A0)

2287 
	#AT91C_CAN_MB5_MDL
 ((
AT91_REG
 *) 0xFFFD02B4)

2288 
	#AT91C_CAN_MB5_MAM
 ((
AT91_REG
 *) 0xFFFD02A4)

2290 
	#AT91C_CAN_MB6_MFID
 ((
AT91_REG
 *) 0xFFFD02CC)

2291 
	#AT91C_CAN_MB6_MID
 ((
AT91_REG
 *) 0xFFFD02C8)

2292 
	#AT91C_CAN_MB6_MAM
 ((
AT91_REG
 *) 0xFFFD02C4)

2293 
	#AT91C_CAN_MB6_MSR
 ((
AT91_REG
 *) 0xFFFD02D0)

2294 
	#AT91C_CAN_MB6_MDL
 ((
AT91_REG
 *) 0xFFFD02D4)

2295 
	#AT91C_CAN_MB6_MCR
 ((
AT91_REG
 *) 0xFFFD02DC)

2296 
	#AT91C_CAN_MB6_MDH
 ((
AT91_REG
 *) 0xFFFD02D8)

2297 
	#AT91C_CAN_MB6_MMR
 ((
AT91_REG
 *) 0xFFFD02C0)

2299 
	#AT91C_CAN_MB7_MCR
 ((
AT91_REG
 *) 0xFFFD02FC)

2300 
	#AT91C_CAN_MB7_MDH
 ((
AT91_REG
 *) 0xFFFD02F8)

2301 
	#AT91C_CAN_MB7_MFID
 ((
AT91_REG
 *) 0xFFFD02EC)

2302 
	#AT91C_CAN_MB7_MDL
 ((
AT91_REG
 *) 0xFFFD02F4)

2303 
	#AT91C_CAN_MB7_MID
 ((
AT91_REG
 *) 0xFFFD02E8)

2304 
	#AT91C_CAN_MB7_MMR
 ((
AT91_REG
 *) 0xFFFD02E0)

2305 
	#AT91C_CAN_MB7_MAM
 ((
AT91_REG
 *) 0xFFFD02E4)

2306 
	#AT91C_CAN_MB7_MSR
 ((
AT91_REG
 *) 0xFFFD02F0)

2308 
	#AT91C_CAN_TCR
 ((
AT91_REG
 *) 0xFFFD0024)

2309 
	#AT91C_CAN_IMR
 ((
AT91_REG
 *) 0xFFFD000C)

2310 
	#AT91C_CAN_IER
 ((
AT91_REG
 *) 0xFFFD0004)

2311 
	#AT91C_CAN_ECR
 ((
AT91_REG
 *) 0xFFFD0020)

2312 
	#AT91C_CAN_TIMESTP
 ((
AT91_REG
 *) 0xFFFD001C)

2313 
	#AT91C_CAN_MR
 ((
AT91_REG
 *) 0xFFFD0000)

2314 
	#AT91C_CAN_IDR
 ((
AT91_REG
 *) 0xFFFD0008)

2315 
	#AT91C_CAN_ACR
 ((
AT91_REG
 *) 0xFFFD0028)

2316 
	#AT91C_CAN_TIM
 ((
AT91_REG
 *) 0xFFFD0018)

2317 
	#AT91C_CAN_SR
 ((
AT91_REG
 *) 0xFFFD0010)

2318 
	#AT91C_CAN_BR
 ((
AT91_REG
 *) 0xFFFD0014)

2319 
	#AT91C_CAN_VR
 ((
AT91_REG
 *) 0xFFFD00FC)

2321 
	#AT91C_EMAC_ISR
 ((
AT91_REG
 *) 0xFFFDC024)

2322 
	#AT91C_EMAC_SA4H
 ((
AT91_REG
 *) 0xFFFDC0B4)

2323 
	#AT91C_EMAC_SA1L
 ((
AT91_REG
 *) 0xFFFDC098)

2324 
	#AT91C_EMAC_ELE
 ((
AT91_REG
 *) 0xFFFDC078)

2325 
	#AT91C_EMAC_LCOL
 ((
AT91_REG
 *) 0xFFFDC05C)

2326 
	#AT91C_EMAC_RLE
 ((
AT91_REG
 *) 0xFFFDC088)

2327 
	#AT91C_EMAC_WOL
 ((
AT91_REG
 *) 0xFFFDC0C4)

2328 
	#AT91C_EMAC_DTF
 ((
AT91_REG
 *) 0xFFFDC058)

2329 
	#AT91C_EMAC_TUND
 ((
AT91_REG
 *) 0xFFFDC064)

2330 
	#AT91C_EMAC_NCR
 ((
AT91_REG
 *) 0xFFFDC000)

2331 
	#AT91C_EMAC_SA4L
 ((
AT91_REG
 *) 0xFFFDC0B0)

2332 
	#AT91C_EMAC_RSR
 ((
AT91_REG
 *) 0xFFFDC020)

2333 
	#AT91C_EMAC_SA3L
 ((
AT91_REG
 *) 0xFFFDC0A8)

2334 
	#AT91C_EMAC_TSR
 ((
AT91_REG
 *) 0xFFFDC014)

2335 
	#AT91C_EMAC_IDR
 ((
AT91_REG
 *) 0xFFFDC02C)

2336 
	#AT91C_EMAC_RSE
 ((
AT91_REG
 *) 0xFFFDC074)

2337 
	#AT91C_EMAC_ECOL
 ((
AT91_REG
 *) 0xFFFDC060)

2338 
	#AT91C_EMAC_TID
 ((
AT91_REG
 *) 0xFFFDC0B8)

2339 
	#AT91C_EMAC_HRB
 ((
AT91_REG
 *) 0xFFFDC090)

2340 
	#AT91C_EMAC_TBQP
 ((
AT91_REG
 *) 0xFFFDC01C)

2341 
	#AT91C_EMAC_USRIO
 ((
AT91_REG
 *) 0xFFFDC0C0)

2342 
	#AT91C_EMAC_PTR
 ((
AT91_REG
 *) 0xFFFDC038)

2343 
	#AT91C_EMAC_SA2H
 ((
AT91_REG
 *) 0xFFFDC0A4)

2344 
	#AT91C_EMAC_ROV
 ((
AT91_REG
 *) 0xFFFDC070)

2345 
	#AT91C_EMAC_ALE
 ((
AT91_REG
 *) 0xFFFDC054)

2346 
	#AT91C_EMAC_RJA
 ((
AT91_REG
 *) 0xFFFDC07C)

2347 
	#AT91C_EMAC_RBQP
 ((
AT91_REG
 *) 0xFFFDC018)

2348 
	#AT91C_EMAC_TPF
 ((
AT91_REG
 *) 0xFFFDC08C)

2349 
	#AT91C_EMAC_NCFGR
 ((
AT91_REG
 *) 0xFFFDC004)

2350 
	#AT91C_EMAC_HRT
 ((
AT91_REG
 *) 0xFFFDC094)

2351 
	#AT91C_EMAC_USF
 ((
AT91_REG
 *) 0xFFFDC080)

2352 
	#AT91C_EMAC_FCSE
 ((
AT91_REG
 *) 0xFFFDC050)

2353 
	#AT91C_EMAC_TPQ
 ((
AT91_REG
 *) 0xFFFDC0BC)

2354 
	#AT91C_EMAC_MAN
 ((
AT91_REG
 *) 0xFFFDC034)

2355 
	#AT91C_EMAC_FTO
 ((
AT91_REG
 *) 0xFFFDC040)

2356 
	#AT91C_EMAC_REV
 ((
AT91_REG
 *) 0xFFFDC0FC)

2357 
	#AT91C_EMAC_IMR
 ((
AT91_REG
 *) 0xFFFDC030)

2358 
	#AT91C_EMAC_SCF
 ((
AT91_REG
 *) 0xFFFDC044)

2359 
	#AT91C_EMAC_PFR
 ((
AT91_REG
 *) 0xFFFDC03C)

2360 
	#AT91C_EMAC_MCF
 ((
AT91_REG
 *) 0xFFFDC048)

2361 
	#AT91C_EMAC_NSR
 ((
AT91_REG
 *) 0xFFFDC008)

2362 
	#AT91C_EMAC_SA2L
 ((
AT91_REG
 *) 0xFFFDC0A0)

2363 
	#AT91C_EMAC_FRO
 ((
AT91_REG
 *) 0xFFFDC04C)

2364 
	#AT91C_EMAC_IER
 ((
AT91_REG
 *) 0xFFFDC028)

2365 
	#AT91C_EMAC_SA1H
 ((
AT91_REG
 *) 0xFFFDC09C)

2366 
	#AT91C_EMAC_CSE
 ((
AT91_REG
 *) 0xFFFDC068)

2367 
	#AT91C_EMAC_SA3H
 ((
AT91_REG
 *) 0xFFFDC0AC)

2368 
	#AT91C_EMAC_RRE
 ((
AT91_REG
 *) 0xFFFDC06C)

2369 
	#AT91C_EMAC_STE
 ((
AT91_REG
 *) 0xFFFDC084)

2371 
	#AT91C_ADC_PTSR
 ((
AT91_REG
 *) 0xFFFD8124)

2372 
	#AT91C_ADC_PTCR
 ((
AT91_REG
 *) 0xFFFD8120)

2373 
	#AT91C_ADC_TNPR
 ((
AT91_REG
 *) 0xFFFD8118)

2374 
	#AT91C_ADC_TNCR
 ((
AT91_REG
 *) 0xFFFD811C)

2375 
	#AT91C_ADC_RNPR
 ((
AT91_REG
 *) 0xFFFD8110)

2376 
	#AT91C_ADC_RNCR
 ((
AT91_REG
 *) 0xFFFD8114)

2377 
	#AT91C_ADC_RPR
 ((
AT91_REG
 *) 0xFFFD8100)

2378 
	#AT91C_ADC_TCR
 ((
AT91_REG
 *) 0xFFFD810C)

2379 
	#AT91C_ADC_TPR
 ((
AT91_REG
 *) 0xFFFD8108)

2380 
	#AT91C_ADC_RCR
 ((
AT91_REG
 *) 0xFFFD8104)

2382 
	#AT91C_ADC_CDR2
 ((
AT91_REG
 *) 0xFFFD8038)

2383 
	#AT91C_ADC_CDR3
 ((
AT91_REG
 *) 0xFFFD803C)

2384 
	#AT91C_ADC_CDR0
 ((
AT91_REG
 *) 0xFFFD8030)

2385 
	#AT91C_ADC_CDR5
 ((
AT91_REG
 *) 0xFFFD8044)

2386 
	#AT91C_ADC_CHDR
 ((
AT91_REG
 *) 0xFFFD8014)

2387 
	#AT91C_ADC_SR
 ((
AT91_REG
 *) 0xFFFD801C)

2388 
	#AT91C_ADC_CDR4
 ((
AT91_REG
 *) 0xFFFD8040)

2389 
	#AT91C_ADC_CDR1
 ((
AT91_REG
 *) 0xFFFD8034)

2390 
	#AT91C_ADC_LCDR
 ((
AT91_REG
 *) 0xFFFD8020)

2391 
	#AT91C_ADC_IDR
 ((
AT91_REG
 *) 0xFFFD8028)

2392 
	#AT91C_ADC_CR
 ((
AT91_REG
 *) 0xFFFD8000)

2393 
	#AT91C_ADC_CDR7
 ((
AT91_REG
 *) 0xFFFD804C)

2394 
	#AT91C_ADC_CDR6
 ((
AT91_REG
 *) 0xFFFD8048)

2395 
	#AT91C_ADC_IER
 ((
AT91_REG
 *) 0xFFFD8024)

2396 
	#AT91C_ADC_CHER
 ((
AT91_REG
 *) 0xFFFD8010)

2397 
	#AT91C_ADC_CHSR
 ((
AT91_REG
 *) 0xFFFD8018)

2398 
	#AT91C_ADC_MR
 ((
AT91_REG
 *) 0xFFFD8004)

2399 
	#AT91C_ADC_IMR
 ((
AT91_REG
 *) 0xFFFD802C)

2401 
	#AT91C_AES_TPR
 ((
AT91_REG
 *) 0xFFFA4108)

2402 
	#AT91C_AES_PTCR
 ((
AT91_REG
 *) 0xFFFA4120)

2403 
	#AT91C_AES_RNPR
 ((
AT91_REG
 *) 0xFFFA4110)

2404 
	#AT91C_AES_TNCR
 ((
AT91_REG
 *) 0xFFFA411C)

2405 
	#AT91C_AES_TCR
 ((
AT91_REG
 *) 0xFFFA410C)

2406 
	#AT91C_AES_RCR
 ((
AT91_REG
 *) 0xFFFA4104)

2407 
	#AT91C_AES_RNCR
 ((
AT91_REG
 *) 0xFFFA4114)

2408 
	#AT91C_AES_TNPR
 ((
AT91_REG
 *) 0xFFFA4118)

2409 
	#AT91C_AES_RPR
 ((
AT91_REG
 *) 0xFFFA4100)

2410 
	#AT91C_AES_PTSR
 ((
AT91_REG
 *) 0xFFFA4124)

2412 
	#AT91C_AES_IVxR
 ((
AT91_REG
 *) 0xFFFA4060)

2413 
	#AT91C_AES_MR
 ((
AT91_REG
 *) 0xFFFA4004)

2414 
	#AT91C_AES_VR
 ((
AT91_REG
 *) 0xFFFA40FC)

2415 
	#AT91C_AES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA4050)

2416 
	#AT91C_AES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA4040)

2417 
	#AT91C_AES_CR
 ((
AT91_REG
 *) 0xFFFA4000)

2418 
	#AT91C_AES_IDR
 ((
AT91_REG
 *) 0xFFFA4014)

2419 
	#AT91C_AES_IMR
 ((
AT91_REG
 *) 0xFFFA4018)

2420 
	#AT91C_AES_IER
 ((
AT91_REG
 *) 0xFFFA4010)

2421 
	#AT91C_AES_KEYWxR
 ((
AT91_REG
 *) 0xFFFA4020)

2422 
	#AT91C_AES_ISR
 ((
AT91_REG
 *) 0xFFFA401C)

2424 
	#AT91C_TDES_RNCR
 ((
AT91_REG
 *) 0xFFFA8114)

2425 
	#AT91C_TDES_TCR
 ((
AT91_REG
 *) 0xFFFA810C)

2426 
	#AT91C_TDES_RCR
 ((
AT91_REG
 *) 0xFFFA8104)

2427 
	#AT91C_TDES_TNPR
 ((
AT91_REG
 *) 0xFFFA8118)

2428 
	#AT91C_TDES_RNPR
 ((
AT91_REG
 *) 0xFFFA8110)

2429 
	#AT91C_TDES_RPR
 ((
AT91_REG
 *) 0xFFFA8100)

2430 
	#AT91C_TDES_TNCR
 ((
AT91_REG
 *) 0xFFFA811C)

2431 
	#AT91C_TDES_TPR
 ((
AT91_REG
 *) 0xFFFA8108)

2432 
	#AT91C_TDES_PTSR
 ((
AT91_REG
 *) 0xFFFA8124)

2433 
	#AT91C_TDES_PTCR
 ((
AT91_REG
 *) 0xFFFA8120)

2435 
	#AT91C_TDES_KEY2WxR
 ((
AT91_REG
 *) 0xFFFA8028)

2436 
	#AT91C_TDES_KEY3WxR
 ((
AT91_REG
 *) 0xFFFA8030)

2437 
	#AT91C_TDES_IDR
 ((
AT91_REG
 *) 0xFFFA8014)

2438 
	#AT91C_TDES_VR
 ((
AT91_REG
 *) 0xFFFA80FC)

2439 
	#AT91C_TDES_IVxR
 ((
AT91_REG
 *) 0xFFFA8060)

2440 
	#AT91C_TDES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA8050)

2441 
	#AT91C_TDES_IMR
 ((
AT91_REG
 *) 0xFFFA8018)

2442 
	#AT91C_TDES_MR
 ((
AT91_REG
 *) 0xFFFA8004)

2443 
	#AT91C_TDES_CR
 ((
AT91_REG
 *) 0xFFFA8000)

2444 
	#AT91C_TDES_IER
 ((
AT91_REG
 *) 0xFFFA8010)

2445 
	#AT91C_TDES_ISR
 ((
AT91_REG
 *) 0xFFFA801C)

2446 
	#AT91C_TDES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA8040)

2447 
	#AT91C_TDES_KEY1WxR
 ((
AT91_REG
 *) 0xFFFA8020)

2448 

	)

2452 
	#AT91C_PIO_PA0
 (() 1 << 0)

2453 
	#AT91C_PA0_RXD0
 ((Ë
AT91C_PIO_PA0
)

2454 
	#AT91C_PIO_PA1
 (() 1 << 1)

2455 
	#AT91C_PA1_TXD0
 ((Ë
AT91C_PIO_PA1
)

2456 
	#AT91C_PIO_PA10
 (() 1 << 10)

2457 
	#AT91C_PA10_TWD
 ((Ë
AT91C_PIO_PA10
)

2458 
	#AT91C_PIO_PA11
 (() 1 << 11)

2459 
	#AT91C_PA11_TWCK
 ((Ë
AT91C_PIO_PA11
)

2460 
	#AT91C_PIO_PA12
 (() 1 << 12)

2461 
	#AT91C_PA12_NPCS00
 ((Ë
AT91C_PIO_PA12
)

2462 
	#AT91C_PIO_PA13
 (() 1 << 13)

2463 
	#AT91C_PA13_NPCS01
 ((Ë
AT91C_PIO_PA13
)

2464 
	#AT91C_PA13_PCK1
 ((Ë
AT91C_PIO_PA13
)

2465 
	#AT91C_PIO_PA14
 (() 1 << 14)

2466 
	#AT91C_PA14_NPCS02
 ((Ë
AT91C_PIO_PA14
)

2467 
	#AT91C_PA14_IRQ1
 ((Ë
AT91C_PIO_PA14
)

2468 
	#AT91C_PIO_PA15
 (() 1 << 15)

2469 
	#AT91C_PA15_NPCS03
 ((Ë
AT91C_PIO_PA15
)

2470 
	#AT91C_PA15_TCLK2
 ((Ë
AT91C_PIO_PA15
)

2471 
	#AT91C_PIO_PA16
 (() 1 << 16)

2472 
	#AT91C_PA16_MISO0
 ((Ë
AT91C_PIO_PA16
)

2473 
	#AT91C_PIO_PA17
 (() 1 << 17)

2474 
	#AT91C_PA17_MOSI0
 ((Ë
AT91C_PIO_PA17
)

2475 
	#AT91C_PIO_PA18
 (() 1 << 18)

2476 
	#AT91C_PA18_SPCK0
 ((Ë
AT91C_PIO_PA18
)

2477 
	#AT91C_PIO_PA19
 (() 1 << 19)

2478 
	#AT91C_PA19_CANRX
 ((Ë
AT91C_PIO_PA19
)

2479 
	#AT91C_PIO_PA2
 (() 1 << 2)

2480 
	#AT91C_PA2_SCK0
 ((Ë
AT91C_PIO_PA2
)

2481 
	#AT91C_PA2_NPCS11
 ((Ë
AT91C_PIO_PA2
)

2482 
	#AT91C_PIO_PA20
 (() 1 << 20)

2483 
	#AT91C_PA20_CANTX
 ((Ë
AT91C_PIO_PA20
)

2484 
	#AT91C_PIO_PA21
 (() 1 << 21)

2485 
	#AT91C_PA21_TF
 ((Ë
AT91C_PIO_PA21
)

2486 
	#AT91C_PA21_NPCS10
 ((Ë
AT91C_PIO_PA21
)

2487 
	#AT91C_PIO_PA22
 (() 1 << 22)

2488 
	#AT91C_PA22_TK
 ((Ë
AT91C_PIO_PA22
)

2489 
	#AT91C_PA22_SPCK1
 ((Ë
AT91C_PIO_PA22
)

2490 
	#AT91C_PIO_PA23
 (() 1 << 23)

2491 
	#AT91C_PA23_TD
 ((Ë
AT91C_PIO_PA23
)

2492 
	#AT91C_PA23_MOSI1
 ((Ë
AT91C_PIO_PA23
)

2493 
	#AT91C_PIO_PA24
 (() 1 << 24)

2494 
	#AT91C_PA24_RD
 ((Ë
AT91C_PIO_PA24
)

2495 
	#AT91C_PA24_MISO1
 ((Ë
AT91C_PIO_PA24
)

2496 
	#AT91C_PIO_PA25
 (() 1 << 25)

2497 
	#AT91C_PA25_RK
 ((Ë
AT91C_PIO_PA25
)

2498 
	#AT91C_PA25_NPCS11
 ((Ë
AT91C_PIO_PA25
)

2499 
	#AT91C_PIO_PA26
 (() 1 << 26)

2500 
	#AT91C_PA26_RF
 ((Ë
AT91C_PIO_PA26
)

2501 
	#AT91C_PA26_NPCS12
 ((Ë
AT91C_PIO_PA26
)

2502 
	#AT91C_PIO_PA27
 (() 1 << 27)

2503 
	#AT91C_PA27_DRXD
 ((Ë
AT91C_PIO_PA27
)

2504 
	#AT91C_PA27_PCK3
 ((Ë
AT91C_PIO_PA27
)

2505 
	#AT91C_PIO_PA28
 (() 1 << 28)

2506 
	#AT91C_PA28_DTXD
 ((Ë
AT91C_PIO_PA28
)

2507 
	#AT91C_PIO_PA29
 (() 1 << 29)

2508 
	#AT91C_PA29_FIQ
 ((Ë
AT91C_PIO_PA29
)

2509 
	#AT91C_PA29_NPCS13
 ((Ë
AT91C_PIO_PA29
)

2510 
	#AT91C_PIO_PA3
 (() 1 << 3)

2511 
	#AT91C_PA3_RTS0
 ((Ë
AT91C_PIO_PA3
)

2512 
	#AT91C_PA3_NPCS12
 ((Ë
AT91C_PIO_PA3
)

2513 
	#AT91C_PIO_PA30
 (() 1 << 30)

2514 
	#AT91C_PA30_IRQ0
 ((Ë
AT91C_PIO_PA30
)

2515 
	#AT91C_PA30_PCK2
 ((Ë
AT91C_PIO_PA30
)

2516 
	#AT91C_PIO_PA4
 (() 1 << 4)

2517 
	#AT91C_PA4_CTS0
 ((Ë
AT91C_PIO_PA4
)

2518 
	#AT91C_PA4_NPCS13
 ((Ë
AT91C_PIO_PA4
)

2519 
	#AT91C_PIO_PA5
 (() 1 << 5)

2520 
	#AT91C_PA5_RXD1
 ((Ë
AT91C_PIO_PA5
)

2521 
	#AT91C_PIO_PA6
 (() 1 << 6)

2522 
	#AT91C_PA6_TXD1
 ((Ë
AT91C_PIO_PA6
)

2523 
	#AT91C_PIO_PA7
 (() 1 << 7)

2524 
	#AT91C_PA7_SCK1
 ((Ë
AT91C_PIO_PA7
)

2525 
	#AT91C_PA7_NPCS01
 ((Ë
AT91C_PIO_PA7
)

2526 
	#AT91C_PIO_PA8
 (() 1 << 8)

2527 
	#AT91C_PA8_RTS1
 ((Ë
AT91C_PIO_PA8
)

2528 
	#AT91C_PA8_NPCS02
 ((Ë
AT91C_PIO_PA8
)

2529 
	#AT91C_PIO_PA9
 (() 1 << 9)

2530 
	#AT91C_PA9_CTS1
 ((Ë
AT91C_PIO_PA9
)

2531 
	#AT91C_PA9_NPCS03
 ((Ë
AT91C_PIO_PA9
)

2532 
	#AT91C_PIO_PB0
 (() 1 << 0)

2533 
	#AT91C_PB0_ETXCK_EREFCK
 ((Ë
AT91C_PIO_PB0
)

2534 
	#AT91C_PB0_PCK0
 ((Ë
AT91C_PIO_PB0
)

2535 
	#AT91C_PIO_PB1
 (() 1 << 1)

2536 
	#AT91C_PB1_ETXEN
 ((Ë
AT91C_PIO_PB1
)

2537 
	#AT91C_PIO_PB10
 (() 1 << 10)

2538 
	#AT91C_PB10_ETX2
 ((Ë
AT91C_PIO_PB10
)

2539 
	#AT91C_PB10_NPCS11
 ((Ë
AT91C_PIO_PB10
)

2540 
	#AT91C_PIO_PB11
 (() 1 << 11)

2541 
	#AT91C_PB11_ETX3
 ((Ë
AT91C_PIO_PB11
)

2542 
	#AT91C_PB11_NPCS12
 ((Ë
AT91C_PIO_PB11
)

2543 
	#AT91C_PIO_PB12
 (() 1 << 12)

2544 
	#AT91C_PB12_ETXER
 ((Ë
AT91C_PIO_PB12
)

2545 
	#AT91C_PB12_TCLK0
 ((Ë
AT91C_PIO_PB12
)

2546 
	#AT91C_PIO_PB13
 (() 1 << 13)

2547 
	#AT91C_PB13_ERX2
 ((Ë
AT91C_PIO_PB13
)

2548 
	#AT91C_PB13_NPCS01
 ((Ë
AT91C_PIO_PB13
)

2549 
	#AT91C_PIO_PB14
 (() 1 << 14)

2550 
	#AT91C_PB14_ERX3
 ((Ë
AT91C_PIO_PB14
)

2551 
	#AT91C_PB14_NPCS02
 ((Ë
AT91C_PIO_PB14
)

2552 
	#AT91C_PIO_PB15
 (() 1 << 15)

2553 
	#AT91C_PB15_ERXDV
 ((Ë
AT91C_PIO_PB15
)

2554 
	#AT91C_PIO_PB16
 (() 1 << 16)

2555 
	#AT91C_PB16_ECOL
 ((Ë
AT91C_PIO_PB16
)

2556 
	#AT91C_PB16_NPCS13
 ((Ë
AT91C_PIO_PB16
)

2557 
	#AT91C_PIO_PB17
 (() 1 << 17)

2558 
	#AT91C_PB17_ERXCK
 ((Ë
AT91C_PIO_PB17
)

2559 
	#AT91C_PB17_NPCS03
 ((Ë
AT91C_PIO_PB17
)

2560 
	#AT91C_PIO_PB18
 (() 1 << 18)

2561 
	#AT91C_PB18_EF100
 ((Ë
AT91C_PIO_PB18
)

2562 
	#AT91C_PB18_ADTRG
 ((Ë
AT91C_PIO_PB18
)

2563 
	#AT91C_PIO_PB19
 (() 1 << 19)

2564 
	#AT91C_PB19_PWM0
 ((Ë
AT91C_PIO_PB19
)

2565 
	#AT91C_PB19_TCLK1
 ((Ë
AT91C_PIO_PB19
)

2566 
	#AT91C_PIO_PB2
 (() 1 << 2)

2567 
	#AT91C_PB2_ETX0
 ((Ë
AT91C_PIO_PB2
)

2568 
	#AT91C_PIO_PB20
 (() 1 << 20)

2569 
	#AT91C_PB20_PWM1
 ((Ë
AT91C_PIO_PB20
)

2570 
	#AT91C_PB20_PCK0
 ((Ë
AT91C_PIO_PB20
)

2571 
	#AT91C_PIO_PB21
 (() 1 << 21)

2572 
	#AT91C_PB21_PWM2
 ((Ë
AT91C_PIO_PB21
)

2573 
	#AT91C_PB21_PCK1
 ((Ë
AT91C_PIO_PB21
)

2574 
	#AT91C_PIO_PB22
 (() 1 << 22)

2575 
	#AT91C_PB22_PWM3
 ((Ë
AT91C_PIO_PB22
)

2576 
	#AT91C_PB22_PCK2
 ((Ë
AT91C_PIO_PB22
)

2577 
	#AT91C_PIO_PB23
 (() 1 << 23)

2578 
	#AT91C_PB23_TIOA0
 ((Ë
AT91C_PIO_PB23
)

2579 
	#AT91C_PB23_DCD1
 ((Ë
AT91C_PIO_PB23
)

2580 
	#AT91C_PIO_PB24
 (() 1 << 24)

2581 
	#AT91C_PB24_TIOB0
 ((Ë
AT91C_PIO_PB24
)

2582 
	#AT91C_PB24_DSR1
 ((Ë
AT91C_PIO_PB24
)

2583 
	#AT91C_PIO_PB25
 (() 1 << 25)

2584 
	#AT91C_PB25_TIOA1
 ((Ë
AT91C_PIO_PB25
)

2585 
	#AT91C_PB25_DTR1
 ((Ë
AT91C_PIO_PB25
)

2586 
	#AT91C_PIO_PB26
 (() 1 << 26)

2587 
	#AT91C_PB26_TIOB1
 ((Ë
AT91C_PIO_PB26
)

2588 
	#AT91C_PB26_RI1
 ((Ë
AT91C_PIO_PB26
)

2589 
	#AT91C_PIO_PB27
 (() 1 << 27)

2590 
	#AT91C_PB27_TIOA2
 ((Ë
AT91C_PIO_PB27
)

2591 
	#AT91C_PB27_PWM0
 ((Ë
AT91C_PIO_PB27
)

2592 
	#AT91C_PIO_PB28
 (() 1 << 28)

2593 
	#AT91C_PB28_TIOB2
 ((Ë
AT91C_PIO_PB28
)

2594 
	#AT91C_PB28_PWM1
 ((Ë
AT91C_PIO_PB28
)

2595 
	#AT91C_PIO_PB29
 (() 1 << 29)

2596 
	#AT91C_PB29_PCK1
 ((Ë
AT91C_PIO_PB29
)

2597 
	#AT91C_PB29_PWM2
 ((Ë
AT91C_PIO_PB29
)

2598 
	#AT91C_PIO_PB3
 (() 1 << 3)

2599 
	#AT91C_PB3_ETX1
 ((Ë
AT91C_PIO_PB3
)

2600 
	#AT91C_PIO_PB30
 (() 1 << 30)

2601 
	#AT91C_PB30_PCK2
 ((Ë
AT91C_PIO_PB30
)

2602 
	#AT91C_PB30_PWM3
 ((Ë
AT91C_PIO_PB30
)

2603 
	#AT91C_PIO_PB4
 (() 1 << 4)

2604 
	#AT91C_PB4_ECRS_ECRSDV
 ((Ë
AT91C_PIO_PB4
)

2605 
	#AT91C_PIO_PB5
 (() 1 << 5)

2606 
	#AT91C_PB5_ERX0
 ((Ë
AT91C_PIO_PB5
)

2607 
	#AT91C_PIO_PB6
 (() 1 << 6)

2608 
	#AT91C_PB6_ERX1
 ((Ë
AT91C_PIO_PB6
)

2609 
	#AT91C_PIO_PB7
 (() 1 << 7)

2610 
	#AT91C_PB7_ERXER
 ((Ë
AT91C_PIO_PB7
)

2611 
	#AT91C_PIO_PB8
 (() 1 << 8)

2612 
	#AT91C_PB8_EMDC
 ((Ë
AT91C_PIO_PB8
)

2613 
	#AT91C_PIO_PB9
 (() 1 << 9)

2614 
	#AT91C_PB9_EMDIO
 ((Ë
AT91C_PIO_PB9
)

2615 

	)

2619 
	#AT91C_ID_FIQ
 (() 0)

2620 
	#AT91C_ID_SYS
 (() 1)

2621 
	#AT91C_ID_PIOA
 (() 2)

2622 
	#AT91C_ID_PIOB
 (() 3)

2623 
	#AT91C_ID_SPI0
 (() 4)

2624 
	#AT91C_ID_SPI1
 (() 5)

2625 
	#AT91C_ID_US0
 (() 6)

2626 
	#AT91C_ID_US1
 (() 7)

2627 
	#AT91C_ID_SSC
 (() 8)

2628 
	#AT91C_ID_TWI
 (() 9)

2629 
	#AT91C_ID_PWMC
 (() 10)

2630 
	#AT91C_ID_UDP
 (() 11)

2631 
	#AT91C_ID_TC0
 (() 12)

2632 
	#AT91C_ID_TC1
 (() 13)

2633 
	#AT91C_ID_TC2
 (() 14)

2634 
	#AT91C_ID_CAN
 (() 15)

2635 
	#AT91C_ID_EMAC
 (() 16)

2636 
	#AT91C_ID_ADC
 (() 17)

2637 
	#AT91C_ID_AES
 (() 18)

2638 
	#AT91C_ID_TDES
 (() 19)

2639 
	#AT91C_ID_20_Re£rved
 (() 20)

2640 
	#AT91C_ID_21_Re£rved
 (() 21)

2641 
	#AT91C_ID_22_Re£rved
 (() 22)

2642 
	#AT91C_ID_23_Re£rved
 (() 23)

2643 
	#AT91C_ID_24_Re£rved
 (() 24)

2644 
	#AT91C_ID_25_Re£rved
 (() 25)

2645 
	#AT91C_ID_26_Re£rved
 (() 26)

2646 
	#AT91C_ID_27_Re£rved
 (() 27)

2647 
	#AT91C_ID_28_Re£rved
 (() 28)

2648 
	#AT91C_ID_29_Re£rved
 (() 29)

2649 
	#AT91C_ID_IRQ0
 (() 30)

2650 
	#AT91C_ID_IRQ1
 (() 31)

2651 

	)

2655 
	#AT91C_BASE_SYS
 ((
AT91PS_SYS
) 0xFFFFF000)

2656 
	#AT91C_BASE_AIC
 ((
AT91PS_AIC
) 0xFFFFF000)

2657 
	#AT91C_BASE_PDC_DBGU
 ((
AT91PS_PDC
) 0xFFFFF300)

2658 
	#AT91C_BASE_DBGU
 ((
AT91PS_DBGU
) 0xFFFFF200)

2659 
	#AT91C_BASE_PIOA
 ((
AT91PS_PIO
) 0xFFFFF400)

2660 
	#AT91C_BASE_PIOB
 ((
AT91PS_PIO
) 0xFFFFF600)

2661 
	#AT91C_BASE_CKGR
 ((
AT91PS_CKGR
) 0xFFFFFC20)

2662 
	#AT91C_BASE_PMC
 ((
AT91PS_PMC
) 0xFFFFFC00)

2663 
	#AT91C_BASE_RSTC
 ((
AT91PS_RSTC
) 0xFFFFFD00)

2664 
	#AT91C_BASE_RTTC
 ((
AT91PS_RTTC
) 0xFFFFFD20)

2665 
	#AT91C_BASE_PITC
 ((
AT91PS_PITC
) 0xFFFFFD30)

2666 
	#AT91C_BASE_WDTC
 ((
AT91PS_WDTC
) 0xFFFFFD40)

2667 
	#AT91C_BASE_VREG
 ((
AT91PS_VREG
) 0xFFFFFD60)

2668 
	#AT91C_BASE_MC
 ((
AT91PS_MC
) 0xFFFFFF00)

2669 
	#AT91C_BASE_PDC_SPI1
 ((
AT91PS_PDC
) 0xFFFE4100)

2670 
	#AT91C_BASE_SPI1
 ((
AT91PS_SPI
) 0xFFFE4000)

2671 
	#AT91C_BASE_PDC_SPI0
 ((
AT91PS_PDC
) 0xFFFE0100)

2672 
	#AT91C_BASE_SPI0
 ((
AT91PS_SPI
) 0xFFFE0000)

2673 
	#AT91C_BASE_PDC_US1
 ((
AT91PS_PDC
) 0xFFFC4100)

2674 
	#AT91C_BASE_US1
 ((
AT91PS_USART
) 0xFFFC4000)

2675 
	#AT91C_BASE_PDC_US0
 ((
AT91PS_PDC
) 0xFFFC0100)

2676 
	#AT91C_BASE_US0
 ((
AT91PS_USART
) 0xFFFC0000)

2677 
	#AT91C_BASE_PDC_SSC
 ((
AT91PS_PDC
) 0xFFFD4100)

2678 
	#AT91C_BASE_SSC
 ((
AT91PS_SSC
) 0xFFFD4000)

2679 
	#AT91C_BASE_TWI
 ((
AT91PS_TWI
) 0xFFFB8000)

2680 
	#AT91C_BASE_PWMC_CH3
 ((
AT91PS_PWMC_CH
) 0xFFFCC260)

2681 
	#AT91C_BASE_PWMC_CH2
 ((
AT91PS_PWMC_CH
) 0xFFFCC240)

2682 
	#AT91C_BASE_PWMC_CH1
 ((
AT91PS_PWMC_CH
) 0xFFFCC220)

2683 
	#AT91C_BASE_PWMC_CH0
 ((
AT91PS_PWMC_CH
) 0xFFFCC200)

2684 
	#AT91C_BASE_PWMC
 ((
AT91PS_PWMC
) 0xFFFCC000)

2685 
	#AT91C_BASE_UDP
 ((
AT91PS_UDP
) 0xFFFB0000)

2686 
	#AT91C_BASE_TC0
 ((
AT91PS_TC
) 0xFFFA0000)

2687 
	#AT91C_BASE_TC1
 ((
AT91PS_TC
) 0xFFFA0040)

2688 
	#AT91C_BASE_TC2
 ((
AT91PS_TC
) 0xFFFA0080)

2689 
	#AT91C_BASE_TCB
 ((
AT91PS_TCB
) 0xFFFA0000)

2690 
	#AT91C_BASE_CAN_MB0
 ((
AT91PS_CAN_MB
) 0xFFFD0200)

2691 
	#AT91C_BASE_CAN_MB1
 ((
AT91PS_CAN_MB
) 0xFFFD0220)

2692 
	#AT91C_BASE_CAN_MB2
 ((
AT91PS_CAN_MB
) 0xFFFD0240)

2693 
	#AT91C_BASE_CAN_MB3
 ((
AT91PS_CAN_MB
) 0xFFFD0260)

2694 
	#AT91C_BASE_CAN_MB4
 ((
AT91PS_CAN_MB
) 0xFFFD0280)

2695 
	#AT91C_BASE_CAN_MB5
 ((
AT91PS_CAN_MB
) 0xFFFD02A0)

2696 
	#AT91C_BASE_CAN_MB6
 ((
AT91PS_CAN_MB
) 0xFFFD02C0)

2697 
	#AT91C_BASE_CAN_MB7
 ((
AT91PS_CAN_MB
) 0xFFFD02E0)

2698 
	#AT91C_BASE_CAN
 ((
AT91PS_CAN
) 0xFFFD0000)

2699 
	#AT91C_BASE_EMAC
 ((
AT91PS_EMAC
) 0xFFFDC000)

2700 
	#AT91C_BASE_PDC_ADC
 ((
AT91PS_PDC
) 0xFFFD8100)

2701 
	#AT91C_BASE_ADC
 ((
AT91PS_ADC
) 0xFFFD8000)

2702 
	#AT91C_BASE_PDC_AES
 ((
AT91PS_PDC
) 0xFFFA4100)

2703 
	#AT91C_BASE_AES
 ((
AT91PS_AES
) 0xFFFA4000)

2704 
	#AT91C_BASE_PDC_TDES
 ((
AT91PS_PDC
) 0xFFFA8100)

2705 
	#AT91C_BASE_TDES
 ((
AT91PS_TDES
) 0xFFFA8000)

2706 

	)

2710 
	#AT91C_ISRAM
 ((*) 0x00200000)

2711 
	#AT91C_ISRAM_SIZE
 (() 0x00010000)

2712 
	#AT91C_IFLASH
 ((*) 0x00100000)

2713 
	#AT91C_IFLASH_SIZE
 (() 0x00040000)

2714 

	)

2715 
	#AT91F_AIC_C⁄figuªIt
–
úq_id
, 
¥i‹ôy
, 
§c_ty≥
, 
√wH™dÀr
 ) \

2717 
mask
 ; \

2719 
mask
 = 0x1 << 
úq_id
; \

2721 
AT91C_BASE_AIC
->
AIC_IDCR
 = 
mask
 ; \

2723 
AT91C_BASE_AIC
->
AIC_SVR
[
úq_id
] = (Ë
√wH™dÀr
 ; \

2725 
AT91C_BASE_AIC
->
AIC_SMR
[
úq_id
] = 
§c_ty≥
 | 
¥i‹ôy
 ; \

2727 
AT91C_BASE_AIC
->
AIC_ICCR
 = 
mask
 ; \

2728 }

	)

	@Libraries/FreeRTOS/Source/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h

46 #i‚de‡
AT91SAM7X256_H


47 
	#AT91SAM7X256_H


	)

49 vﬁ©ûê
	tAT91_REG
;

54 
	s_AT91S_SYS
 {

55 
AT91_REG
 
	mAIC_SMR
[32];

56 
AT91_REG
 
	mAIC_SVR
[32];

57 
AT91_REG
 
	mAIC_IVR
;

58 
AT91_REG
 
	mAIC_FVR
;

59 
AT91_REG
 
	mAIC_ISR
;

60 
AT91_REG
 
	mAIC_IPR
;

61 
AT91_REG
 
	mAIC_IMR
;

62 
AT91_REG
 
	mAIC_CISR
;

63 
AT91_REG
 
	mRe£rved0
[2];

64 
AT91_REG
 
	mAIC_IECR
;

65 
AT91_REG
 
	mAIC_IDCR
;

66 
AT91_REG
 
	mAIC_ICCR
;

67 
AT91_REG
 
	mAIC_ISCR
;

68 
AT91_REG
 
	mAIC_EOICR
;

69 
AT91_REG
 
	mAIC_SPU
;

70 
AT91_REG
 
	mAIC_DCR
;

71 
AT91_REG
 
	mRe£rved1
[1];

72 
AT91_REG
 
	mAIC_FFER
;

73 
AT91_REG
 
	mAIC_FFDR
;

74 
AT91_REG
 
	mAIC_FFSR
;

75 
AT91_REG
 
	mRe£rved2
[45];

76 
AT91_REG
 
	mDBGU_CR
;

77 
AT91_REG
 
	mDBGU_MR
;

78 
AT91_REG
 
	mDBGU_IER
;

79 
AT91_REG
 
	mDBGU_IDR
;

80 
AT91_REG
 
	mDBGU_IMR
;

81 
AT91_REG
 
	mDBGU_CSR
;

82 
AT91_REG
 
	mDBGU_RHR
;

83 
AT91_REG
 
	mDBGU_THR
;

84 
AT91_REG
 
	mDBGU_BRGR
;

85 
AT91_REG
 
	mRe£rved3
[7];

86 
AT91_REG
 
	mDBGU_CIDR
;

87 
AT91_REG
 
	mDBGU_EXID
;

88 
AT91_REG
 
	mDBGU_FNTR
;

89 
AT91_REG
 
	mRe£rved4
[45];

90 
AT91_REG
 
	mDBGU_RPR
;

91 
AT91_REG
 
	mDBGU_RCR
;

92 
AT91_REG
 
	mDBGU_TPR
;

93 
AT91_REG
 
	mDBGU_TCR
;

94 
AT91_REG
 
	mDBGU_RNPR
;

95 
AT91_REG
 
	mDBGU_RNCR
;

96 
AT91_REG
 
	mDBGU_TNPR
;

97 
AT91_REG
 
	mDBGU_TNCR
;

98 
AT91_REG
 
	mDBGU_PTCR
;

99 
AT91_REG
 
	mDBGU_PTSR
;

100 
AT91_REG
 
	mRe£rved5
[54];

101 
AT91_REG
 
	mPIOA_PER
;

102 
AT91_REG
 
	mPIOA_PDR
;

103 
AT91_REG
 
	mPIOA_PSR
;

104 
AT91_REG
 
	mRe£rved6
[1];

105 
AT91_REG
 
	mPIOA_OER
;

106 
AT91_REG
 
	mPIOA_ODR
;

107 
AT91_REG
 
	mPIOA_OSR
;

108 
AT91_REG
 
	mRe£rved7
[1];

109 
AT91_REG
 
	mPIOA_IFER
;

110 
AT91_REG
 
	mPIOA_IFDR
;

111 
AT91_REG
 
	mPIOA_IFSR
;

112 
AT91_REG
 
	mRe£rved8
[1];

113 
AT91_REG
 
	mPIOA_SODR
;

114 
AT91_REG
 
	mPIOA_CODR
;

115 
AT91_REG
 
	mPIOA_ODSR
;

116 
AT91_REG
 
	mPIOA_PDSR
;

117 
AT91_REG
 
	mPIOA_IER
;

118 
AT91_REG
 
	mPIOA_IDR
;

119 
AT91_REG
 
	mPIOA_IMR
;

120 
AT91_REG
 
	mPIOA_ISR
;

121 
AT91_REG
 
	mPIOA_MDER
;

122 
AT91_REG
 
	mPIOA_MDDR
;

123 
AT91_REG
 
	mPIOA_MDSR
;

124 
AT91_REG
 
	mRe£rved9
[1];

125 
AT91_REG
 
	mPIOA_PPUDR
;

126 
AT91_REG
 
	mPIOA_PPUER
;

127 
AT91_REG
 
	mPIOA_PPUSR
;

128 
AT91_REG
 
	mRe£rved10
[1];

129 
AT91_REG
 
	mPIOA_ASR
;

130 
AT91_REG
 
	mPIOA_BSR
;

131 
AT91_REG
 
	mPIOA_ABSR
;

132 
AT91_REG
 
	mRe£rved11
[9];

133 
AT91_REG
 
	mPIOA_OWER
;

134 
AT91_REG
 
	mPIOA_OWDR
;

135 
AT91_REG
 
	mPIOA_OWSR
;

136 
AT91_REG
 
	mRe£rved12
[85];

137 
AT91_REG
 
	mPIOB_PER
;

138 
AT91_REG
 
	mPIOB_PDR
;

139 
AT91_REG
 
	mPIOB_PSR
;

140 
AT91_REG
 
	mRe£rved13
[1];

141 
AT91_REG
 
	mPIOB_OER
;

142 
AT91_REG
 
	mPIOB_ODR
;

143 
AT91_REG
 
	mPIOB_OSR
;

144 
AT91_REG
 
	mRe£rved14
[1];

145 
AT91_REG
 
	mPIOB_IFER
;

146 
AT91_REG
 
	mPIOB_IFDR
;

147 
AT91_REG
 
	mPIOB_IFSR
;

148 
AT91_REG
 
	mRe£rved15
[1];

149 
AT91_REG
 
	mPIOB_SODR
;

150 
AT91_REG
 
	mPIOB_CODR
;

151 
AT91_REG
 
	mPIOB_ODSR
;

152 
AT91_REG
 
	mPIOB_PDSR
;

153 
AT91_REG
 
	mPIOB_IER
;

154 
AT91_REG
 
	mPIOB_IDR
;

155 
AT91_REG
 
	mPIOB_IMR
;

156 
AT91_REG
 
	mPIOB_ISR
;

157 
AT91_REG
 
	mPIOB_MDER
;

158 
AT91_REG
 
	mPIOB_MDDR
;

159 
AT91_REG
 
	mPIOB_MDSR
;

160 
AT91_REG
 
	mRe£rved16
[1];

161 
AT91_REG
 
	mPIOB_PPUDR
;

162 
AT91_REG
 
	mPIOB_PPUER
;

163 
AT91_REG
 
	mPIOB_PPUSR
;

164 
AT91_REG
 
	mRe£rved17
[1];

165 
AT91_REG
 
	mPIOB_ASR
;

166 
AT91_REG
 
	mPIOB_BSR
;

167 
AT91_REG
 
	mPIOB_ABSR
;

168 
AT91_REG
 
	mRe£rved18
[9];

169 
AT91_REG
 
	mPIOB_OWER
;

170 
AT91_REG
 
	mPIOB_OWDR
;

171 
AT91_REG
 
	mPIOB_OWSR
;

172 
AT91_REG
 
	mRe£rved19
[341];

173 
AT91_REG
 
	mPMC_SCER
;

174 
AT91_REG
 
	mPMC_SCDR
;

175 
AT91_REG
 
	mPMC_SCSR
;

176 
AT91_REG
 
	mRe£rved20
[1];

177 
AT91_REG
 
	mPMC_PCER
;

178 
AT91_REG
 
	mPMC_PCDR
;

179 
AT91_REG
 
	mPMC_PCSR
;

180 
AT91_REG
 
	mRe£rved21
[1];

181 
AT91_REG
 
	mPMC_MOR
;

182 
AT91_REG
 
	mPMC_MCFR
;

183 
AT91_REG
 
	mRe£rved22
[1];

184 
AT91_REG
 
	mPMC_PLLR
;

185 
AT91_REG
 
	mPMC_MCKR
;

186 
AT91_REG
 
	mRe£rved23
[3];

187 
AT91_REG
 
	mPMC_PCKR
[4];

188 
AT91_REG
 
	mRe£rved24
[4];

189 
AT91_REG
 
	mPMC_IER
;

190 
AT91_REG
 
	mPMC_IDR
;

191 
AT91_REG
 
	mPMC_SR
;

192 
AT91_REG
 
	mPMC_IMR
;

193 
AT91_REG
 
	mRe£rved25
[36];

194 
AT91_REG
 
	mRSTC_RCR
;

195 
AT91_REG
 
	mRSTC_RSR
;

196 
AT91_REG
 
	mRSTC_RMR
;

197 
AT91_REG
 
	mRe£rved26
[5];

198 
AT91_REG
 
	mRTTC_RTMR
;

199 
AT91_REG
 
	mRTTC_RTAR
;

200 
AT91_REG
 
	mRTTC_RTVR
;

201 
AT91_REG
 
	mRTTC_RTSR
;

202 
AT91_REG
 
	mPITC_PIMR
;

203 
AT91_REG
 
	mPITC_PISR
;

204 
AT91_REG
 
	mPITC_PIVR
;

205 
AT91_REG
 
	mPITC_PIIR
;

206 
AT91_REG
 
	mWDTC_WDCR
;

207 
AT91_REG
 
	mWDTC_WDMR
;

208 
AT91_REG
 
	mWDTC_WDSR
;

209 
AT91_REG
 
	mRe£rved27
[5];

210 
AT91_REG
 
	mVREG_MR
;

211 } 
	tAT91S_SYS
, *
	tAT91PS_SYS
;

217 
	s_AT91S_AIC
 {

218 
AT91_REG
 
	mAIC_SMR
[32];

219 
AT91_REG
 
	mAIC_SVR
[32];

220 
AT91_REG
 
	mAIC_IVR
;

221 
AT91_REG
 
	mAIC_FVR
;

222 
AT91_REG
 
	mAIC_ISR
;

223 
AT91_REG
 
	mAIC_IPR
;

224 
AT91_REG
 
	mAIC_IMR
;

225 
AT91_REG
 
	mAIC_CISR
;

226 
AT91_REG
 
	mRe£rved0
[2];

227 
AT91_REG
 
	mAIC_IECR
;

228 
AT91_REG
 
	mAIC_IDCR
;

229 
AT91_REG
 
	mAIC_ICCR
;

230 
AT91_REG
 
	mAIC_ISCR
;

231 
AT91_REG
 
	mAIC_EOICR
;

232 
AT91_REG
 
	mAIC_SPU
;

233 
AT91_REG
 
	mAIC_DCR
;

234 
AT91_REG
 
	mRe£rved1
[1];

235 
AT91_REG
 
	mAIC_FFER
;

236 
AT91_REG
 
	mAIC_FFDR
;

237 
AT91_REG
 
	mAIC_FFSR
;

238 } 
	tAT91S_AIC
, *
	tAT91PS_AIC
;

241 
	#AT91C_AIC_PRIOR
 (() 0x7 << 0)

242 
	#AT91C_AIC_PRIOR_LOWEST
 (() 0x0)

243 
	#AT91C_AIC_PRIOR_HIGHEST
 (() 0x7)

244 
	#AT91C_AIC_SRCTYPE
 (() 0x3 << 5)

245 
	#AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL
 (() 0x0 << 5)

246 
	#AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL
 (() 0x0 << 5)

247 
	#AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE
 (() 0x1 << 5)

248 
	#AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE
 (() 0x1 << 5)

249 
	#AT91C_AIC_SRCTYPE_HIGH_LEVEL
 (() 0x2 << 5)

250 
	#AT91C_AIC_SRCTYPE_POSITIVE_EDGE
 (() 0x3 << 5)

252 
	#AT91C_AIC_NFIQ
 (() 0x1 << 0)

253 
	#AT91C_AIC_NIRQ
 (() 0x1 << 1)

255 
	#AT91C_AIC_DCR_PROT
 (() 0x1 << 0)

256 
	#AT91C_AIC_DCR_GMSK
 (() 0x1 << 1)

257 

	)

261 
	s_AT91S_PDC
 {

262 
AT91_REG
 
	mPDC_RPR
;

263 
AT91_REG
 
	mPDC_RCR
;

264 
AT91_REG
 
	mPDC_TPR
;

265 
AT91_REG
 
	mPDC_TCR
;

266 
AT91_REG
 
	mPDC_RNPR
;

267 
AT91_REG
 
	mPDC_RNCR
;

268 
AT91_REG
 
	mPDC_TNPR
;

269 
AT91_REG
 
	mPDC_TNCR
;

270 
AT91_REG
 
	mPDC_PTCR
;

271 
AT91_REG
 
	mPDC_PTSR
;

272 } 
	tAT91S_PDC
, *
	tAT91PS_PDC
;

275 
	#AT91C_PDC_RXTEN
 (() 0x1 << 0)

276 
	#AT91C_PDC_RXTDIS
 (() 0x1 << 1)

277 
	#AT91C_PDC_TXTEN
 (() 0x1 << 8)

278 
	#AT91C_PDC_TXTDIS
 (() 0x1 << 9)

280 

	)

284 
	s_AT91S_DBGU
 {

285 
AT91_REG
 
	mDBGU_CR
;

286 
AT91_REG
 
	mDBGU_MR
;

287 
AT91_REG
 
	mDBGU_IER
;

288 
AT91_REG
 
	mDBGU_IDR
;

289 
AT91_REG
 
	mDBGU_IMR
;

290 
AT91_REG
 
	mDBGU_CSR
;

291 
AT91_REG
 
	mDBGU_RHR
;

292 
AT91_REG
 
	mDBGU_THR
;

293 
AT91_REG
 
	mDBGU_BRGR
;

294 
AT91_REG
 
	mRe£rved0
[7];

295 
AT91_REG
 
	mDBGU_CIDR
;

296 
AT91_REG
 
	mDBGU_EXID
;

297 
AT91_REG
 
	mDBGU_FNTR
;

298 
AT91_REG
 
	mRe£rved1
[45];

299 
AT91_REG
 
	mDBGU_RPR
;

300 
AT91_REG
 
	mDBGU_RCR
;

301 
AT91_REG
 
	mDBGU_TPR
;

302 
AT91_REG
 
	mDBGU_TCR
;

303 
AT91_REG
 
	mDBGU_RNPR
;

304 
AT91_REG
 
	mDBGU_RNCR
;

305 
AT91_REG
 
	mDBGU_TNPR
;

306 
AT91_REG
 
	mDBGU_TNCR
;

307 
AT91_REG
 
	mDBGU_PTCR
;

308 
AT91_REG
 
	mDBGU_PTSR
;

309 } 
	tAT91S_DBGU
, *
	tAT91PS_DBGU
;

312 
	#AT91C_US_RSTRX
 (() 0x1 << 2)

313 
	#AT91C_US_RSTTX
 (() 0x1 << 3)

314 
	#AT91C_US_RXEN
 (() 0x1 << 4)

315 
	#AT91C_US_RXDIS
 (() 0x1 << 5)

316 
	#AT91C_US_TXEN
 (() 0x1 << 6)

317 
	#AT91C_US_TXDIS
 (() 0x1 << 7)

318 
	#AT91C_US_RSTSTA
 (() 0x1 << 8)

320 
	#AT91C_US_PAR
 (() 0x7 << 9)

321 
	#AT91C_US_PAR_EVEN
 (() 0x0 << 9)

322 
	#AT91C_US_PAR_ODD
 (() 0x1 << 9)

323 
	#AT91C_US_PAR_SPACE
 (() 0x2 << 9)

324 
	#AT91C_US_PAR_MARK
 (() 0x3 << 9)

325 
	#AT91C_US_PAR_NONE
 (() 0x4 << 9)

326 
	#AT91C_US_PAR_MULTI_DROP
 (() 0x6 << 9)

327 
	#AT91C_US_CHMODE
 (() 0x3 << 14)

328 
	#AT91C_US_CHMODE_NORMAL
 (() 0x0 << 14)

329 
	#AT91C_US_CHMODE_AUTO
 (() 0x1 << 14)

330 
	#AT91C_US_CHMODE_LOCAL
 (() 0x2 << 14)

331 
	#AT91C_US_CHMODE_REMOTE
 (() 0x3 << 14)

333 
	#AT91C_US_RXRDY
 (() 0x1 << 0)

334 
	#AT91C_US_TXRDY
 (() 0x1 << 1)

335 
	#AT91C_US_ENDRX
 (() 0x1 << 3)

336 
	#AT91C_US_ENDTX
 (() 0x1 << 4)

337 
	#AT91C_US_OVRE
 (() 0x1 << 5)

338 
	#AT91C_US_FRAME
 (() 0x1 << 6)

339 
	#AT91C_US_PARE
 (() 0x1 << 7)

340 
	#AT91C_US_TXEMPTY
 (() 0x1 << 9)

341 
	#AT91C_US_TXBUFE
 (() 0x1 << 11)

342 
	#AT91C_US_RXBUFF
 (() 0x1 << 12)

343 
	#AT91C_US_COMM_TX
 (() 0x1 << 30)

344 
	#AT91C_US_COMM_RX
 (() 0x1 << 31)

349 
	#AT91C_US_FORCE_NTRST
 (() 0x1 << 0)

350 

	)

354 
	s_AT91S_PIO
 {

355 
AT91_REG
 
	mPIO_PER
;

356 
AT91_REG
 
	mPIO_PDR
;

357 
AT91_REG
 
	mPIO_PSR
;

358 
AT91_REG
 
	mRe£rved0
[1];

359 
AT91_REG
 
	mPIO_OER
;

360 
AT91_REG
 
	mPIO_ODR
;

361 
AT91_REG
 
	mPIO_OSR
;

362 
AT91_REG
 
	mRe£rved1
[1];

363 
AT91_REG
 
	mPIO_IFER
;

364 
AT91_REG
 
	mPIO_IFDR
;

365 
AT91_REG
 
	mPIO_IFSR
;

366 
AT91_REG
 
	mRe£rved2
[1];

367 
AT91_REG
 
	mPIO_SODR
;

368 
AT91_REG
 
	mPIO_CODR
;

369 
AT91_REG
 
	mPIO_ODSR
;

370 
AT91_REG
 
	mPIO_PDSR
;

371 
AT91_REG
 
	mPIO_IER
;

372 
AT91_REG
 
	mPIO_IDR
;

373 
AT91_REG
 
	mPIO_IMR
;

374 
AT91_REG
 
	mPIO_ISR
;

375 
AT91_REG
 
	mPIO_MDER
;

376 
AT91_REG
 
	mPIO_MDDR
;

377 
AT91_REG
 
	mPIO_MDSR
;

378 
AT91_REG
 
	mRe£rved3
[1];

379 
AT91_REG
 
	mPIO_PPUDR
;

380 
AT91_REG
 
	mPIO_PPUER
;

381 
AT91_REG
 
	mPIO_PPUSR
;

382 
AT91_REG
 
	mRe£rved4
[1];

383 
AT91_REG
 
	mPIO_ASR
;

384 
AT91_REG
 
	mPIO_BSR
;

385 
AT91_REG
 
	mPIO_ABSR
;

386 
AT91_REG
 
	mRe£rved5
[9];

387 
AT91_REG
 
	mPIO_OWER
;

388 
AT91_REG
 
	mPIO_OWDR
;

389 
AT91_REG
 
	mPIO_OWSR
;

390 } 
	tAT91S_PIO
, *
	tAT91PS_PIO
;

396 
	s_AT91S_CKGR
 {

397 
AT91_REG
 
	mCKGR_MOR
;

398 
AT91_REG
 
	mCKGR_MCFR
;

399 
AT91_REG
 
	mRe£rved0
[1];

400 
AT91_REG
 
	mCKGR_PLLR
;

401 } 
	tAT91S_CKGR
, *
	tAT91PS_CKGR
;

404 
	#AT91C_CKGR_MOSCEN
 (() 0x1 << 0)

405 
	#AT91C_CKGR_OSCBYPASS
 (() 0x1 << 1)

406 
	#AT91C_CKGR_OSCOUNT
 (() 0xFF << 8)

408 
	#AT91C_CKGR_MAINF
 (() 0xFFFF << 0)

409 
	#AT91C_CKGR_MAINRDY
 (() 0x1 << 16)

411 
	#AT91C_CKGR_DIV
 (() 0xFF << 0)

412 
	#AT91C_CKGR_DIV_0
 (() 0x0)

413 
	#AT91C_CKGR_DIV_BYPASS
 (() 0x1)

414 
	#AT91C_CKGR_PLLCOUNT
 (() 0x3F << 8)

415 
	#AT91C_CKGR_OUT
 (() 0x3 << 14)

416 
	#AT91C_CKGR_OUT_0
 (() 0x0 << 14)

417 
	#AT91C_CKGR_OUT_1
 (() 0x1 << 14)

418 
	#AT91C_CKGR_OUT_2
 (() 0x2 << 14)

419 
	#AT91C_CKGR_OUT_3
 (() 0x3 << 14)

420 
	#AT91C_CKGR_MUL
 (() 0x7FF << 16)

421 
	#AT91C_CKGR_USBDIV
 (() 0x3 << 28)

422 
	#AT91C_CKGR_USBDIV_0
 (() 0x0 << 28)

423 
	#AT91C_CKGR_USBDIV_1
 (() 0x1 << 28)

424 
	#AT91C_CKGR_USBDIV_2
 (() 0x2 << 28)

425 

	)

429 
	s_AT91S_PMC
 {

430 
AT91_REG
 
	mPMC_SCER
;

431 
AT91_REG
 
	mPMC_SCDR
;

432 
AT91_REG
 
	mPMC_SCSR
;

433 
AT91_REG
 
	mRe£rved0
[1];

434 
AT91_REG
 
	mPMC_PCER
;

435 
AT91_REG
 
	mPMC_PCDR
;

436 
AT91_REG
 
	mPMC_PCSR
;

437 
AT91_REG
 
	mRe£rved1
[1];

438 
AT91_REG
 
	mPMC_MOR
;

439 
AT91_REG
 
	mPMC_MCFR
;

440 
AT91_REG
 
	mRe£rved2
[1];

441 
AT91_REG
 
	mPMC_PLLR
;

442 
AT91_REG
 
	mPMC_MCKR
;

443 
AT91_REG
 
	mRe£rved3
[3];

444 
AT91_REG
 
	mPMC_PCKR
[4];

445 
AT91_REG
 
	mRe£rved4
[4];

446 
AT91_REG
 
	mPMC_IER
;

447 
AT91_REG
 
	mPMC_IDR
;

448 
AT91_REG
 
	mPMC_SR
;

449 
AT91_REG
 
	mPMC_IMR
;

450 } 
	tAT91S_PMC
, *
	tAT91PS_PMC
;

453 
	#AT91C_PMC_PCK
 (() 0x1 << 0)

454 
	#AT91C_PMC_UDP
 (() 0x1 << 7)

455 
	#AT91C_PMC_PCK0
 (() 0x1 << 8)

456 
	#AT91C_PMC_PCK1
 (() 0x1 << 9)

457 
	#AT91C_PMC_PCK2
 (() 0x1 << 10)

458 
	#AT91C_PMC_PCK3
 (() 0x1 << 11)

465 
	#AT91C_PMC_CSS
 (() 0x3 << 0)

466 
	#AT91C_PMC_CSS_SLOW_CLK
 (() 0x0)

467 
	#AT91C_PMC_CSS_MAIN_CLK
 (() 0x1)

468 
	#AT91C_PMC_CSS_PLL_CLK
 (() 0x3)

469 
	#AT91C_PMC_PRES
 (() 0x7 << 2)

470 
	#AT91C_PMC_PRES_CLK
 (() 0x0 << 2)

471 
	#AT91C_PMC_PRES_CLK_2
 (() 0x1 << 2)

472 
	#AT91C_PMC_PRES_CLK_4
 (() 0x2 << 2)

473 
	#AT91C_PMC_PRES_CLK_8
 (() 0x3 << 2)

474 
	#AT91C_PMC_PRES_CLK_16
 (() 0x4 << 2)

475 
	#AT91C_PMC_PRES_CLK_32
 (() 0x5 << 2)

476 
	#AT91C_PMC_PRES_CLK_64
 (() 0x6 << 2)

479 
	#AT91C_PMC_MOSCS
 (() 0x1 << 0)

480 
	#AT91C_PMC_LOCK
 (() 0x1 << 2)

481 
	#AT91C_PMC_MCKRDY
 (() 0x1 << 3)

482 
	#AT91C_PMC_PCK0RDY
 (() 0x1 << 8)

483 
	#AT91C_PMC_PCK1RDY
 (() 0x1 << 9)

484 
	#AT91C_PMC_PCK2RDY
 (() 0x1 << 10)

485 
	#AT91C_PMC_PCK3RDY
 (() 0x1 << 11)

489 

	)

493 
	s_AT91S_RSTC
 {

494 
AT91_REG
 
	mRSTC_RCR
;

495 
AT91_REG
 
	mRSTC_RSR
;

496 
AT91_REG
 
	mRSTC_RMR
;

497 } 
	tAT91S_RSTC
, *
	tAT91PS_RSTC
;

500 
	#AT91C_RSTC_PROCRST
 (() 0x1 << 0)

501 
	#AT91C_RSTC_PERRST
 (() 0x1 << 2)

502 
	#AT91C_RSTC_EXTRST
 (() 0x1 << 3)

503 
	#AT91C_RSTC_KEY
 (() 0xFF << 24)

505 
	#AT91C_RSTC_URSTS
 (() 0x1 << 0)

506 
	#AT91C_RSTC_BODSTS
 (() 0x1 << 1)

507 
	#AT91C_RSTC_RSTTYP
 (() 0x7 << 8)

508 
	#AT91C_RSTC_RSTTYP_POWERUP
 (() 0x0 << 8)

509 
	#AT91C_RSTC_RSTTYP_WAKEUP
 (() 0x1 << 8)

510 
	#AT91C_RSTC_RSTTYP_WATCHDOG
 (() 0x2 << 8)

511 
	#AT91C_RSTC_RSTTYP_SOFTWARE
 (() 0x3 << 8)

512 
	#AT91C_RSTC_RSTTYP_USER
 (() 0x4 << 8)

513 
	#AT91C_RSTC_RSTTYP_BROWNOUT
 (() 0x5 << 8)

514 
	#AT91C_RSTC_NRSTL
 (() 0x1 << 16)

515 
	#AT91C_RSTC_SRCMP
 (() 0x1 << 17)

517 
	#AT91C_RSTC_URSTEN
 (() 0x1 << 0)

518 
	#AT91C_RSTC_URSTIEN
 (() 0x1 << 4)

519 
	#AT91C_RSTC_ERSTL
 (() 0xF << 8)

520 
	#AT91C_RSTC_BODIEN
 (() 0x1 << 16)

521 

	)

525 
	s_AT91S_RTTC
 {

526 
AT91_REG
 
	mRTTC_RTMR
;

527 
AT91_REG
 
	mRTTC_RTAR
;

528 
AT91_REG
 
	mRTTC_RTVR
;

529 
AT91_REG
 
	mRTTC_RTSR
;

530 } 
	tAT91S_RTTC
, *
	tAT91PS_RTTC
;

533 
	#AT91C_RTTC_RTPRES
 (() 0xFFFF << 0)

534 
	#AT91C_RTTC_ALMIEN
 (() 0x1 << 16)

535 
	#AT91C_RTTC_RTTINCIEN
 (() 0x1 << 17)

536 
	#AT91C_RTTC_RTTRST
 (() 0x1 << 18)

538 
	#AT91C_RTTC_ALMV
 (() 0x0 << 0)

540 
	#AT91C_RTTC_CRTV
 (() 0x0 << 0)

542 
	#AT91C_RTTC_ALMS
 (() 0x1 << 0)

543 
	#AT91C_RTTC_RTTINC
 (() 0x1 << 1)

544 

	)

548 
	s_AT91S_PITC
 {

549 
AT91_REG
 
	mPITC_PIMR
;

550 
AT91_REG
 
	mPITC_PISR
;

551 
AT91_REG
 
	mPITC_PIVR
;

552 
AT91_REG
 
	mPITC_PIIR
;

553 } 
	tAT91S_PITC
, *
	tAT91PS_PITC
;

556 
	#AT91C_PITC_PIV
 (() 0xFFFFF << 0)

557 
	#AT91C_PITC_PITEN
 (() 0x1 << 24)

558 
	#AT91C_PITC_PITIEN
 (() 0x1 << 25)

560 
	#AT91C_PITC_PITS
 (() 0x1 << 0)

562 
	#AT91C_PITC_CPIV
 (() 0xFFFFF << 0)

563 
	#AT91C_PITC_PICNT
 (() 0xFFF << 20)

565 

	)

569 
	s_AT91S_WDTC
 {

570 
AT91_REG
 
	mWDTC_WDCR
;

571 
AT91_REG
 
	mWDTC_WDMR
;

572 
AT91_REG
 
	mWDTC_WDSR
;

573 } 
	tAT91S_WDTC
, *
	tAT91PS_WDTC
;

576 
	#AT91C_WDTC_WDRSTT
 (() 0x1 << 0)

577 
	#AT91C_WDTC_KEY
 (() 0xFF << 24)

579 
	#AT91C_WDTC_WDV
 (() 0xFFF << 0)

580 
	#AT91C_WDTC_WDFIEN
 (() 0x1 << 12)

581 
	#AT91C_WDTC_WDRSTEN
 (() 0x1 << 13)

582 
	#AT91C_WDTC_WDRPROC
 (() 0x1 << 14)

583 
	#AT91C_WDTC_WDDIS
 (() 0x1 << 15)

584 
	#AT91C_WDTC_WDD
 (() 0xFFF << 16)

585 
	#AT91C_WDTC_WDDBGHLT
 (() 0x1 << 28)

586 
	#AT91C_WDTC_WDIDLEHLT
 (() 0x1 << 29)

588 
	#AT91C_WDTC_WDUNF
 (() 0x1 << 0)

589 
	#AT91C_WDTC_WDERR
 (() 0x1 << 1)

590 

	)

594 
	s_AT91S_VREG
 {

595 
AT91_REG
 
	mVREG_MR
;

596 } 
	tAT91S_VREG
, *
	tAT91PS_VREG
;

599 
	#AT91C_VREG_PSTDBY
 (() 0x1 << 0)

600 

	)

604 
	s_AT91S_MC
 {

605 
AT91_REG
 
	mMC_RCR
;

606 
AT91_REG
 
	mMC_ASR
;

607 
AT91_REG
 
	mMC_AASR
;

608 
AT91_REG
 
	mRe£rved0
[21];

609 
AT91_REG
 
	mMC_FMR
;

610 
AT91_REG
 
	mMC_FCR
;

611 
AT91_REG
 
	mMC_FSR
;

612 } 
	tAT91S_MC
, *
	tAT91PS_MC
;

615 
	#AT91C_MC_RCB
 (() 0x1 << 0)

617 
	#AT91C_MC_UNDADD
 (() 0x1 << 0)

618 
	#AT91C_MC_MISADD
 (() 0x1 << 1)

619 
	#AT91C_MC_ABTSZ
 (() 0x3 << 8)

620 
	#AT91C_MC_ABTSZ_BYTE
 (() 0x0 << 8)

621 
	#AT91C_MC_ABTSZ_HWORD
 (() 0x1 << 8)

622 
	#AT91C_MC_ABTSZ_WORD
 (() 0x2 << 8)

623 
	#AT91C_MC_ABTTYP
 (() 0x3 << 10)

624 
	#AT91C_MC_ABTTYP_DATAR
 (() 0x0 << 10)

625 
	#AT91C_MC_ABTTYP_DATAW
 (() 0x1 << 10)

626 
	#AT91C_MC_ABTTYP_FETCH
 (() 0x2 << 10)

627 
	#AT91C_MC_MST0
 (() 0x1 << 16)

628 
	#AT91C_MC_MST1
 (() 0x1 << 17)

629 
	#AT91C_MC_SVMST0
 (() 0x1 << 24)

630 
	#AT91C_MC_SVMST1
 (() 0x1 << 25)

632 
	#AT91C_MC_FRDY
 (() 0x1 << 0)

633 
	#AT91C_MC_LOCKE
 (() 0x1 << 2)

634 
	#AT91C_MC_PROGE
 (() 0x1 << 3)

635 
	#AT91C_MC_NEBP
 (() 0x1 << 7)

636 
	#AT91C_MC_FWS
 (() 0x3 << 8)

637 
	#AT91C_MC_FWS_0FWS
 (() 0x0 << 8)

638 
	#AT91C_MC_FWS_1FWS
 (() 0x1 << 8)

639 
	#AT91C_MC_FWS_2FWS
 (() 0x2 << 8)

640 
	#AT91C_MC_FWS_3FWS
 (() 0x3 << 8)

641 
	#AT91C_MC_FMCN
 (() 0xFF << 16)

643 
	#AT91C_MC_FCMD
 (() 0xF << 0)

644 
	#AT91C_MC_FCMD_START_PROG
 (() 0x1)

645 
	#AT91C_MC_FCMD_LOCK
 (() 0x2)

646 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (() 0x3)

647 
	#AT91C_MC_FCMD_UNLOCK
 (() 0x4)

648 
	#AT91C_MC_FCMD_ERASE_ALL
 (() 0x8)

649 
	#AT91C_MC_FCMD_SET_GP_NVM
 (() 0xB)

650 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (() 0xD)

651 
	#AT91C_MC_FCMD_SET_SECURITY
 (() 0xF)

652 
	#AT91C_MC_PAGEN
 (() 0x3FF << 8)

653 
	#AT91C_MC_KEY
 (() 0xFF << 24)

655 
	#AT91C_MC_SECURITY
 (() 0x1 << 4)

656 
	#AT91C_MC_GPNVM0
 (() 0x1 << 8)

657 
	#AT91C_MC_GPNVM1
 (() 0x1 << 9)

658 
	#AT91C_MC_GPNVM2
 (() 0x1 << 10)

659 
	#AT91C_MC_GPNVM3
 (() 0x1 << 11)

660 
	#AT91C_MC_GPNVM4
 (() 0x1 << 12)

661 
	#AT91C_MC_GPNVM5
 (() 0x1 << 13)

662 
	#AT91C_MC_GPNVM6
 (() 0x1 << 14)

663 
	#AT91C_MC_GPNVM7
 (() 0x1 << 15)

664 
	#AT91C_MC_LOCKS0
 (() 0x1 << 16)

665 
	#AT91C_MC_LOCKS1
 (() 0x1 << 17)

666 
	#AT91C_MC_LOCKS2
 (() 0x1 << 18)

667 
	#AT91C_MC_LOCKS3
 (() 0x1 << 19)

668 
	#AT91C_MC_LOCKS4
 (() 0x1 << 20)

669 
	#AT91C_MC_LOCKS5
 (() 0x1 << 21)

670 
	#AT91C_MC_LOCKS6
 (() 0x1 << 22)

671 
	#AT91C_MC_LOCKS7
 (() 0x1 << 23)

672 
	#AT91C_MC_LOCKS8
 (() 0x1 << 24)

673 
	#AT91C_MC_LOCKS9
 (() 0x1 << 25)

674 
	#AT91C_MC_LOCKS10
 (() 0x1 << 26)

675 
	#AT91C_MC_LOCKS11
 (() 0x1 << 27)

676 
	#AT91C_MC_LOCKS12
 (() 0x1 << 28)

677 
	#AT91C_MC_LOCKS13
 (() 0x1 << 29)

678 
	#AT91C_MC_LOCKS14
 (() 0x1 << 30)

679 
	#AT91C_MC_LOCKS15
 (() 0x1 << 31)

680 

	)

684 
	s_AT91S_SPI
 {

685 
AT91_REG
 
	mSPI_CR
;

686 
AT91_REG
 
	mSPI_MR
;

687 
AT91_REG
 
	mSPI_RDR
;

688 
AT91_REG
 
	mSPI_TDR
;

689 
AT91_REG
 
	mSPI_SR
;

690 
AT91_REG
 
	mSPI_IER
;

691 
AT91_REG
 
	mSPI_IDR
;

692 
AT91_REG
 
	mSPI_IMR
;

693 
AT91_REG
 
	mRe£rved0
[4];

694 
AT91_REG
 
	mSPI_CSR
[4];

695 
AT91_REG
 
	mRe£rved1
[48];

696 
AT91_REG
 
	mSPI_RPR
;

697 
AT91_REG
 
	mSPI_RCR
;

698 
AT91_REG
 
	mSPI_TPR
;

699 
AT91_REG
 
	mSPI_TCR
;

700 
AT91_REG
 
	mSPI_RNPR
;

701 
AT91_REG
 
	mSPI_RNCR
;

702 
AT91_REG
 
	mSPI_TNPR
;

703 
AT91_REG
 
	mSPI_TNCR
;

704 
AT91_REG
 
	mSPI_PTCR
;

705 
AT91_REG
 
	mSPI_PTSR
;

706 } 
	tAT91S_SPI
, *
	tAT91PS_SPI
;

709 
	#AT91C_SPI_SPIEN
 (() 0x1 << 0)

710 
	#AT91C_SPI_SPIDIS
 (() 0x1 << 1)

711 
	#AT91C_SPI_SWRST
 (() 0x1 << 7)

712 
	#AT91C_SPI_LASTXFER
 (() 0x1 << 24)

714 
	#AT91C_SPI_MSTR
 (() 0x1 << 0)

715 
	#AT91C_SPI_PS
 (() 0x1 << 1)

716 
	#AT91C_SPI_PS_FIXED
 (() 0x0 << 1)

717 
	#AT91C_SPI_PS_VARIABLE
 (() 0x1 << 1)

718 
	#AT91C_SPI_PCSDEC
 (() 0x1 << 2)

719 
	#AT91C_SPI_FDIV
 (() 0x1 << 3)

720 
	#AT91C_SPI_MODFDIS
 (() 0x1 << 4)

721 
	#AT91C_SPI_LLB
 (() 0x1 << 7)

722 
	#AT91C_SPI_PCS
 (() 0xF << 16)

723 
	#AT91C_SPI_DLYBCS
 (() 0xFF << 24)

725 
	#AT91C_SPI_RD
 (() 0xFFFF << 0)

726 
	#AT91C_SPI_RPCS
 (() 0xF << 16)

728 
	#AT91C_SPI_TD
 (() 0xFFFF << 0)

729 
	#AT91C_SPI_TPCS
 (() 0xF << 16)

731 
	#AT91C_SPI_RDRF
 (() 0x1 << 0)

732 
	#AT91C_SPI_TDRE
 (() 0x1 << 1)

733 
	#AT91C_SPI_MODF
 (() 0x1 << 2)

734 
	#AT91C_SPI_OVRES
 (() 0x1 << 3)

735 
	#AT91C_SPI_ENDRX
 (() 0x1 << 4)

736 
	#AT91C_SPI_ENDTX
 (() 0x1 << 5)

737 
	#AT91C_SPI_RXBUFF
 (() 0x1 << 6)

738 
	#AT91C_SPI_TXBUFE
 (() 0x1 << 7)

739 
	#AT91C_SPI_NSSR
 (() 0x1 << 8)

740 
	#AT91C_SPI_TXEMPTY
 (() 0x1 << 9)

741 
	#AT91C_SPI_SPIENS
 (() 0x1 << 16)

746 
	#AT91C_SPI_CPOL
 (() 0x1 << 0)

747 
	#AT91C_SPI_NCPHA
 (() 0x1 << 1)

748 
	#AT91C_SPI_CSAAT
 (() 0x1 << 3)

749 
	#AT91C_SPI_BITS
 (() 0xF << 4)

750 
	#AT91C_SPI_BITS_8
 (() 0x0 << 4)

751 
	#AT91C_SPI_BITS_9
 (() 0x1 << 4)

752 
	#AT91C_SPI_BITS_10
 (() 0x2 << 4)

753 
	#AT91C_SPI_BITS_11
 (() 0x3 << 4)

754 
	#AT91C_SPI_BITS_12
 (() 0x4 << 4)

755 
	#AT91C_SPI_BITS_13
 (() 0x5 << 4)

756 
	#AT91C_SPI_BITS_14
 (() 0x6 << 4)

757 
	#AT91C_SPI_BITS_15
 (() 0x7 << 4)

758 
	#AT91C_SPI_BITS_16
 (() 0x8 << 4)

759 
	#AT91C_SPI_SCBR
 (() 0xFF << 8)

760 
	#AT91C_SPI_DLYBS
 (() 0xFF << 16)

761 
	#AT91C_SPI_DLYBCT
 (() 0xFF << 24)

762 

	)

766 
	s_AT91S_USART
 {

767 
AT91_REG
 
	mUS_CR
;

768 
AT91_REG
 
	mUS_MR
;

769 
AT91_REG
 
	mUS_IER
;

770 
AT91_REG
 
	mUS_IDR
;

771 
AT91_REG
 
	mUS_IMR
;

772 
AT91_REG
 
	mUS_CSR
;

773 
AT91_REG
 
	mUS_RHR
;

774 
AT91_REG
 
	mUS_THR
;

775 
AT91_REG
 
	mUS_BRGR
;

776 
AT91_REG
 
	mUS_RTOR
;

777 
AT91_REG
 
	mUS_TTGR
;

778 
AT91_REG
 
	mRe£rved0
[5];

779 
AT91_REG
 
	mUS_FIDI
;

780 
AT91_REG
 
	mUS_NER
;

781 
AT91_REG
 
	mRe£rved1
[1];

782 
AT91_REG
 
	mUS_IF
;

783 
AT91_REG
 
	mRe£rved2
[44];

784 
AT91_REG
 
	mUS_RPR
;

785 
AT91_REG
 
	mUS_RCR
;

786 
AT91_REG
 
	mUS_TPR
;

787 
AT91_REG
 
	mUS_TCR
;

788 
AT91_REG
 
	mUS_RNPR
;

789 
AT91_REG
 
	mUS_RNCR
;

790 
AT91_REG
 
	mUS_TNPR
;

791 
AT91_REG
 
	mUS_TNCR
;

792 
AT91_REG
 
	mUS_PTCR
;

793 
AT91_REG
 
	mUS_PTSR
;

794 } 
	tAT91S_USART
, *
	tAT91PS_USART
;

797 
	#AT91C_US_STTBRK
 (() 0x1 << 9)

798 
	#AT91C_US_STPBRK
 (() 0x1 << 10)

799 
	#AT91C_US_STTTO
 (() 0x1 << 11)

800 
	#AT91C_US_SENDA
 (() 0x1 << 12)

801 
	#AT91C_US_RSTIT
 (() 0x1 << 13)

802 
	#AT91C_US_RSTNACK
 (() 0x1 << 14)

803 
	#AT91C_US_RETTO
 (() 0x1 << 15)

804 
	#AT91C_US_DTREN
 (() 0x1 << 16)

805 
	#AT91C_US_DTRDIS
 (() 0x1 << 17)

806 
	#AT91C_US_RTSEN
 (() 0x1 << 18)

807 
	#AT91C_US_RTSDIS
 (() 0x1 << 19)

809 
	#AT91C_US_USMODE
 (() 0xF << 0)

810 
	#AT91C_US_USMODE_NORMAL
 (() 0x0)

811 
	#AT91C_US_USMODE_RS485
 (() 0x1)

812 
	#AT91C_US_USMODE_HWHSH
 (() 0x2)

813 
	#AT91C_US_USMODE_MODEM
 (() 0x3)

814 
	#AT91C_US_USMODE_ISO7816_0
 (() 0x4)

815 
	#AT91C_US_USMODE_ISO7816_1
 (() 0x6)

816 
	#AT91C_US_USMODE_IRDA
 (() 0x8)

817 
	#AT91C_US_USMODE_SWHSH
 (() 0xC)

818 
	#AT91C_US_CLKS
 (() 0x3 << 4)

819 
	#AT91C_US_CLKS_CLOCK
 (() 0x0 << 4)

820 
	#AT91C_US_CLKS_FDIV1
 (() 0x1 << 4)

821 
	#AT91C_US_CLKS_SLOW
 (() 0x2 << 4)

822 
	#AT91C_US_CLKS_EXT
 (() 0x3 << 4)

823 
	#AT91C_US_CHRL
 (() 0x3 << 6)

824 
	#AT91C_US_CHRL_5_BITS
 (() 0x0 << 6)

825 
	#AT91C_US_CHRL_6_BITS
 (() 0x1 << 6)

826 
	#AT91C_US_CHRL_7_BITS
 (() 0x2 << 6)

827 
	#AT91C_US_CHRL_8_BITS
 (() 0x3 << 6)

828 
	#AT91C_US_SYNC
 (() 0x1 << 8)

829 
	#AT91C_US_NBSTOP
 (() 0x3 << 12)

830 
	#AT91C_US_NBSTOP_1_BIT
 (() 0x0 << 12)

831 
	#AT91C_US_NBSTOP_15_BIT
 (() 0x1 << 12)

832 
	#AT91C_US_NBSTOP_2_BIT
 (() 0x2 << 12)

833 
	#AT91C_US_MSBF
 (() 0x1 << 16)

834 
	#AT91C_US_MODE9
 (() 0x1 << 17)

835 
	#AT91C_US_CKLO
 (() 0x1 << 18)

836 
	#AT91C_US_OVER
 (() 0x1 << 19)

837 
	#AT91C_US_INACK
 (() 0x1 << 20)

838 
	#AT91C_US_DSNACK
 (() 0x1 << 21)

839 
	#AT91C_US_MAX_ITER
 (() 0x1 << 24)

840 
	#AT91C_US_FILTER
 (() 0x1 << 28)

842 
	#AT91C_US_RXBRK
 (() 0x1 << 2)

843 
	#AT91C_US_TIMEOUT
 (() 0x1 << 8)

844 
	#AT91C_US_ITERATION
 (() 0x1 << 10)

845 
	#AT91C_US_NACK
 (() 0x1 << 13)

846 
	#AT91C_US_RIIC
 (() 0x1 << 16)

847 
	#AT91C_US_DSRIC
 (() 0x1 << 17)

848 
	#AT91C_US_DCDIC
 (() 0x1 << 18)

849 
	#AT91C_US_CTSIC
 (() 0x1 << 19)

853 
	#AT91C_US_RI
 (() 0x1 << 20)

854 
	#AT91C_US_DSR
 (() 0x1 << 21)

855 
	#AT91C_US_DCD
 (() 0x1 << 22)

856 
	#AT91C_US_CTS
 (() 0x1 << 23)

857 

	)

861 
	s_AT91S_SSC
 {

862 
AT91_REG
 
	mSSC_CR
;

863 
AT91_REG
 
	mSSC_CMR
;

864 
AT91_REG
 
	mRe£rved0
[2];

865 
AT91_REG
 
	mSSC_RCMR
;

866 
AT91_REG
 
	mSSC_RFMR
;

867 
AT91_REG
 
	mSSC_TCMR
;

868 
AT91_REG
 
	mSSC_TFMR
;

869 
AT91_REG
 
	mSSC_RHR
;

870 
AT91_REG
 
	mSSC_THR
;

871 
AT91_REG
 
	mRe£rved1
[2];

872 
AT91_REG
 
	mSSC_RSHR
;

873 
AT91_REG
 
	mSSC_TSHR
;

874 
AT91_REG
 
	mRe£rved2
[2];

875 
AT91_REG
 
	mSSC_SR
;

876 
AT91_REG
 
	mSSC_IER
;

877 
AT91_REG
 
	mSSC_IDR
;

878 
AT91_REG
 
	mSSC_IMR
;

879 
AT91_REG
 
	mRe£rved3
[44];

880 
AT91_REG
 
	mSSC_RPR
;

881 
AT91_REG
 
	mSSC_RCR
;

882 
AT91_REG
 
	mSSC_TPR
;

883 
AT91_REG
 
	mSSC_TCR
;

884 
AT91_REG
 
	mSSC_RNPR
;

885 
AT91_REG
 
	mSSC_RNCR
;

886 
AT91_REG
 
	mSSC_TNPR
;

887 
AT91_REG
 
	mSSC_TNCR
;

888 
AT91_REG
 
	mSSC_PTCR
;

889 
AT91_REG
 
	mSSC_PTSR
;

890 } 
	tAT91S_SSC
, *
	tAT91PS_SSC
;

893 
	#AT91C_SSC_RXEN
 (() 0x1 << 0)

894 
	#AT91C_SSC_RXDIS
 (() 0x1 << 1)

895 
	#AT91C_SSC_TXEN
 (() 0x1 << 8)

896 
	#AT91C_SSC_TXDIS
 (() 0x1 << 9)

897 
	#AT91C_SSC_SWRST
 (() 0x1 << 15)

899 
	#AT91C_SSC_CKS
 (() 0x3 << 0)

900 
	#AT91C_SSC_CKS_DIV
 (() 0x0)

901 
	#AT91C_SSC_CKS_TK
 (() 0x1)

902 
	#AT91C_SSC_CKS_RK
 (() 0x2)

903 
	#AT91C_SSC_CKO
 (() 0x7 << 2)

904 
	#AT91C_SSC_CKO_NONE
 (() 0x0 << 2)

905 
	#AT91C_SSC_CKO_CONTINOUS
 (() 0x1 << 2)

906 
	#AT91C_SSC_CKO_DATA_TX
 (() 0x2 << 2)

907 
	#AT91C_SSC_CKI
 (() 0x1 << 5)

908 
	#AT91C_SSC_START
 (() 0xF << 8)

909 
	#AT91C_SSC_START_CONTINOUS
 (() 0x0 << 8)

910 
	#AT91C_SSC_START_TX
 (() 0x1 << 8)

911 
	#AT91C_SSC_START_LOW_RF
 (() 0x2 << 8)

912 
	#AT91C_SSC_START_HIGH_RF
 (() 0x3 << 8)

913 
	#AT91C_SSC_START_FALL_RF
 (() 0x4 << 8)

914 
	#AT91C_SSC_START_RISE_RF
 (() 0x5 << 8)

915 
	#AT91C_SSC_START_LEVEL_RF
 (() 0x6 << 8)

916 
	#AT91C_SSC_START_EDGE_RF
 (() 0x7 << 8)

917 
	#AT91C_SSC_START_0
 (() 0x8 << 8)

918 
	#AT91C_SSC_STTDLY
 (() 0xFF << 16)

919 
	#AT91C_SSC_PERIOD
 (() 0xFF << 24)

921 
	#AT91C_SSC_DATLEN
 (() 0x1F << 0)

922 
	#AT91C_SSC_LOOP
 (() 0x1 << 5)

923 
	#AT91C_SSC_MSBF
 (() 0x1 << 7)

924 
	#AT91C_SSC_DATNB
 (() 0xF << 8)

925 
	#AT91C_SSC_FSLEN
 (() 0xF << 16)

926 
	#AT91C_SSC_FSOS
 (() 0x7 << 20)

927 
	#AT91C_SSC_FSOS_NONE
 (() 0x0 << 20)

928 
	#AT91C_SSC_FSOS_NEGATIVE
 (() 0x1 << 20)

929 
	#AT91C_SSC_FSOS_POSITIVE
 (() 0x2 << 20)

930 
	#AT91C_SSC_FSOS_LOW
 (() 0x3 << 20)

931 
	#AT91C_SSC_FSOS_HIGH
 (() 0x4 << 20)

932 
	#AT91C_SSC_FSOS_TOGGLE
 (() 0x5 << 20)

933 
	#AT91C_SSC_FSEDGE
 (() 0x1 << 24)

936 
	#AT91C_SSC_DATDEF
 (() 0x1 << 5)

937 
	#AT91C_SSC_FSDEN
 (() 0x1 << 23)

939 
	#AT91C_SSC_TXRDY
 (() 0x1 << 0)

940 
	#AT91C_SSC_TXEMPTY
 (() 0x1 << 1)

941 
	#AT91C_SSC_ENDTX
 (() 0x1 << 2)

942 
	#AT91C_SSC_TXBUFE
 (() 0x1 << 3)

943 
	#AT91C_SSC_RXRDY
 (() 0x1 << 4)

944 
	#AT91C_SSC_OVRUN
 (() 0x1 << 5)

945 
	#AT91C_SSC_ENDRX
 (() 0x1 << 6)

946 
	#AT91C_SSC_RXBUFF
 (() 0x1 << 7)

947 
	#AT91C_SSC_TXSYN
 (() 0x1 << 10)

948 
	#AT91C_SSC_RXSYN
 (() 0x1 << 11)

949 
	#AT91C_SSC_TXENA
 (() 0x1 << 16)

950 
	#AT91C_SSC_RXENA
 (() 0x1 << 17)

954 

	)

958 
	s_AT91S_TWI
 {

959 
AT91_REG
 
	mTWI_CR
;

960 
AT91_REG
 
	mTWI_MMR
;

961 
AT91_REG
 
	mRe£rved0
[1];

962 
AT91_REG
 
	mTWI_IADR
;

963 
AT91_REG
 
	mTWI_CWGR
;

964 
AT91_REG
 
	mRe£rved1
[3];

965 
AT91_REG
 
	mTWI_SR
;

966 
AT91_REG
 
	mTWI_IER
;

967 
AT91_REG
 
	mTWI_IDR
;

968 
AT91_REG
 
	mTWI_IMR
;

969 
AT91_REG
 
	mTWI_RHR
;

970 
AT91_REG
 
	mTWI_THR
;

971 } 
	tAT91S_TWI
, *
	tAT91PS_TWI
;

974 
	#AT91C_TWI_START
 (() 0x1 << 0)

975 
	#AT91C_TWI_STOP
 (() 0x1 << 1)

976 
	#AT91C_TWI_MSEN
 (() 0x1 << 2)

977 
	#AT91C_TWI_MSDIS
 (() 0x1 << 3)

978 
	#AT91C_TWI_SWRST
 (() 0x1 << 7)

980 
	#AT91C_TWI_IADRSZ
 (() 0x3 << 8)

981 
	#AT91C_TWI_IADRSZ_NO
 (() 0x0 << 8)

982 
	#AT91C_TWI_IADRSZ_1_BYTE
 (() 0x1 << 8)

983 
	#AT91C_TWI_IADRSZ_2_BYTE
 (() 0x2 << 8)

984 
	#AT91C_TWI_IADRSZ_3_BYTE
 (() 0x3 << 8)

985 
	#AT91C_TWI_MREAD
 (() 0x1 << 12)

986 
	#AT91C_TWI_DADR
 (() 0x7F << 16)

988 
	#AT91C_TWI_CLDIV
 (() 0xFF << 0)

989 
	#AT91C_TWI_CHDIV
 (() 0xFF << 8)

990 
	#AT91C_TWI_CKDIV
 (() 0x7 << 16)

992 
	#AT91C_TWI_TXCOMP
 (() 0x1 << 0)

993 
	#AT91C_TWI_RXRDY
 (() 0x1 << 1)

994 
	#AT91C_TWI_TXRDY
 (() 0x1 << 2)

995 
	#AT91C_TWI_OVRE
 (() 0x1 << 6)

996 
	#AT91C_TWI_UNRE
 (() 0x1 << 7)

997 
	#AT91C_TWI_NACK
 (() 0x1 << 8)

1001 

	)

1005 
	s_AT91S_PWMC_CH
 {

1006 
AT91_REG
 
	mPWMC_CMR
;

1007 
AT91_REG
 
	mPWMC_CDTYR
;

1008 
AT91_REG
 
	mPWMC_CPRDR
;

1009 
AT91_REG
 
	mPWMC_CCNTR
;

1010 
AT91_REG
 
	mPWMC_CUPDR
;

1011 
AT91_REG
 
	mPWMC_Re£rved
[3];

1012 } 
	tAT91S_PWMC_CH
, *
	tAT91PS_PWMC_CH
;

1015 
	#AT91C_PWMC_CPRE
 (() 0xF << 0)

1016 
	#AT91C_PWMC_CPRE_MCK
 (() 0x0)

1017 
	#AT91C_PWMC_CPRE_MCKA
 (() 0xB)

1018 
	#AT91C_PWMC_CPRE_MCKB
 (() 0xC)

1019 
	#AT91C_PWMC_CALG
 (() 0x1 << 8)

1020 
	#AT91C_PWMC_CPOL
 (() 0x1 << 9)

1021 
	#AT91C_PWMC_CPD
 (() 0x1 << 10)

1023 
	#AT91C_PWMC_CDTY
 (() 0x0 << 0)

1025 
	#AT91C_PWMC_CPRD
 (() 0x0 << 0)

1027 
	#AT91C_PWMC_CCNT
 (() 0x0 << 0)

1029 
	#AT91C_PWMC_CUPD
 (() 0x0 << 0)

1030 

	)

1034 
	s_AT91S_PWMC
 {

1035 
AT91_REG
 
	mPWMC_MR
;

1036 
AT91_REG
 
	mPWMC_ENA
;

1037 
AT91_REG
 
	mPWMC_DIS
;

1038 
AT91_REG
 
	mPWMC_SR
;

1039 
AT91_REG
 
	mPWMC_IER
;

1040 
AT91_REG
 
	mPWMC_IDR
;

1041 
AT91_REG
 
	mPWMC_IMR
;

1042 
AT91_REG
 
	mPWMC_ISR
;

1043 
AT91_REG
 
	mRe£rved0
[55];

1044 
AT91_REG
 
	mPWMC_VR
;

1045 
AT91_REG
 
	mRe£rved1
[64];

1046 
AT91S_PWMC_CH
 
	mPWMC_CH
[4];

1047 } 
	tAT91S_PWMC
, *
	tAT91PS_PWMC
;

1050 
	#AT91C_PWMC_DIVA
 (() 0xFF << 0)

1051 
	#AT91C_PWMC_PREA
 (() 0xF << 8)

1052 
	#AT91C_PWMC_PREA_MCK
 (() 0x0 << 8)

1053 
	#AT91C_PWMC_DIVB
 (() 0xFF << 16)

1054 
	#AT91C_PWMC_PREB
 (() 0xF << 24)

1055 
	#AT91C_PWMC_PREB_MCK
 (() 0x0 << 24)

1057 
	#AT91C_PWMC_CHID0
 (() 0x1 << 0)

1058 
	#AT91C_PWMC_CHID1
 (() 0x1 << 1)

1059 
	#AT91C_PWMC_CHID2
 (() 0x1 << 2)

1060 
	#AT91C_PWMC_CHID3
 (() 0x1 << 3)

1067 

	)

1071 
	s_AT91S_UDP
 {

1072 
AT91_REG
 
	mUDP_NUM
;

1073 
AT91_REG
 
	mUDP_GLBSTATE
;

1074 
AT91_REG
 
	mUDP_FADDR
;

1075 
AT91_REG
 
	mRe£rved0
[1];

1076 
AT91_REG
 
	mUDP_IER
;

1077 
AT91_REG
 
	mUDP_IDR
;

1078 
AT91_REG
 
	mUDP_IMR
;

1079 
AT91_REG
 
	mUDP_ISR
;

1080 
AT91_REG
 
	mUDP_ICR
;

1081 
AT91_REG
 
	mRe£rved1
[1];

1082 
AT91_REG
 
	mUDP_RSTEP
;

1083 
AT91_REG
 
	mRe£rved2
[1];

1084 
AT91_REG
 
	mUDP_CSR
[6];

1085 
AT91_REG
 
	mRe£rved3
[2];

1086 
AT91_REG
 
	mUDP_FDR
[6];

1087 
AT91_REG
 
	mRe£rved4
[3];

1088 
AT91_REG
 
	mUDP_TXVC
;

1089 } 
	tAT91S_UDP
, *
	tAT91PS_UDP
;

1092 
	#AT91C_UDP_FRM_NUM
 (() 0x7FF << 0)

1093 
	#AT91C_UDP_FRM_ERR
 (() 0x1 << 16)

1094 
	#AT91C_UDP_FRM_OK
 (() 0x1 << 17)

1096 
	#AT91C_UDP_FADDEN
 (() 0x1 << 0)

1097 
	#AT91C_UDP_CONFG
 (() 0x1 << 1)

1098 
	#AT91C_UDP_ESR
 (() 0x1 << 2)

1099 
	#AT91C_UDP_RSMINPR
 (() 0x1 << 3)

1100 
	#AT91C_UDP_RMWUPE
 (() 0x1 << 4)

1102 
	#AT91C_UDP_FADD
 (() 0xFF << 0)

1103 
	#AT91C_UDP_FEN
 (() 0x1 << 8)

1105 
	#AT91C_UDP_EPINT0
 (() 0x1 << 0)

1106 
	#AT91C_UDP_EPINT1
 (() 0x1 << 1)

1107 
	#AT91C_UDP_EPINT2
 (() 0x1 << 2)

1108 
	#AT91C_UDP_EPINT3
 (() 0x1 << 3)

1109 
	#AT91C_UDP_EPINT4
 (() 0x1 << 4)

1110 
	#AT91C_UDP_EPINT5
 (() 0x1 << 5)

1111 
	#AT91C_UDP_RXSUSP
 (() 0x1 << 8)

1112 
	#AT91C_UDP_RXRSM
 (() 0x1 << 9)

1113 
	#AT91C_UDP_EXTRSM
 (() 0x1 << 10)

1114 
	#AT91C_UDP_SOFINT
 (() 0x1 << 11)

1115 
	#AT91C_UDP_WAKEUP
 (() 0x1 << 13)

1119 
	#AT91C_UDP_ENDBUSRES
 (() 0x1 << 12)

1122 
	#AT91C_UDP_EP0
 (() 0x1 << 0)

1123 
	#AT91C_UDP_EP1
 (() 0x1 << 1)

1124 
	#AT91C_UDP_EP2
 (() 0x1 << 2)

1125 
	#AT91C_UDP_EP3
 (() 0x1 << 3)

1126 
	#AT91C_UDP_EP4
 (() 0x1 << 4)

1127 
	#AT91C_UDP_EP5
 (() 0x1 << 5)

1129 
	#AT91C_UDP_TXCOMP
 (() 0x1 << 0)

1130 
	#AT91C_UDP_RX_DATA_BK0
 (() 0x1 << 1)

1131 
	#AT91C_UDP_RXSETUP
 (() 0x1 << 2)

1132 
	#AT91C_UDP_ISOERROR
 (() 0x1 << 3)

1133 
	#AT91C_UDP_TXPKTRDY
 (() 0x1 << 4)

1134 
	#AT91C_UDP_FORCESTALL
 (() 0x1 << 5)

1135 
	#AT91C_UDP_RX_DATA_BK1
 (() 0x1 << 6)

1136 
	#AT91C_UDP_DIR
 (() 0x1 << 7)

1137 
	#AT91C_UDP_EPTYPE
 (() 0x7 << 8)

1138 
	#AT91C_UDP_EPTYPE_CTRL
 (() 0x0 << 8)

1139 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (() 0x1 << 8)

1140 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (() 0x2 << 8)

1141 
	#AT91C_UDP_EPTYPE_INT_OUT
 (() 0x3 << 8)

1142 
	#AT91C_UDP_EPTYPE_ISO_IN
 (() 0x5 << 8)

1143 
	#AT91C_UDP_EPTYPE_BULK_IN
 (() 0x6 << 8)

1144 
	#AT91C_UDP_EPTYPE_INT_IN
 (() 0x7 << 8)

1145 
	#AT91C_UDP_DTGLE
 (() 0x1 << 11)

1146 
	#AT91C_UDP_EPEDS
 (() 0x1 << 15)

1147 
	#AT91C_UDP_RXBYTECNT
 (() 0x7FF << 16)

1149 
	#AT91C_UDP_TXVDIS
 (() 0x1 << 8)

1150 
	#AT91C_UDP_PUON
 (() 0x1 << 9)

1151 

	)

1155 
	s_AT91S_TC
 {

1156 
AT91_REG
 
	mTC_CCR
;

1157 
AT91_REG
 
	mTC_CMR
;

1158 
AT91_REG
 
	mRe£rved0
[2];

1159 
AT91_REG
 
	mTC_CV
;

1160 
AT91_REG
 
	mTC_RA
;

1161 
AT91_REG
 
	mTC_RB
;

1162 
AT91_REG
 
	mTC_RC
;

1163 
AT91_REG
 
	mTC_SR
;

1164 
AT91_REG
 
	mTC_IER
;

1165 
AT91_REG
 
	mTC_IDR
;

1166 
AT91_REG
 
	mTC_IMR
;

1167 } 
	tAT91S_TC
, *
	tAT91PS_TC
;

1170 
	#AT91C_TC_CLKEN
 (() 0x1 << 0)

1171 
	#AT91C_TC_CLKDIS
 (() 0x1 << 1)

1172 
	#AT91C_TC_SWTRG
 (() 0x1 << 2)

1174 
	#AT91C_TC_CLKS
 (() 0x7 << 0)

1175 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (() 0x0)

1176 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (() 0x1)

1177 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (() 0x2)

1178 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (() 0x3)

1179 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (() 0x4)

1180 
	#AT91C_TC_CLKS_XC0
 (() 0x5)

1181 
	#AT91C_TC_CLKS_XC1
 (() 0x6)

1182 
	#AT91C_TC_CLKS_XC2
 (() 0x7)

1183 
	#AT91C_TC_CLKI
 (() 0x1 << 3)

1184 
	#AT91C_TC_BURST
 (() 0x3 << 4)

1185 
	#AT91C_TC_BURST_NONE
 (() 0x0 << 4)

1186 
	#AT91C_TC_BURST_XC0
 (() 0x1 << 4)

1187 
	#AT91C_TC_BURST_XC1
 (() 0x2 << 4)

1188 
	#AT91C_TC_BURST_XC2
 (() 0x3 << 4)

1189 
	#AT91C_TC_CPCSTOP
 (() 0x1 << 6)

1190 
	#AT91C_TC_LDBSTOP
 (() 0x1 << 6)

1191 
	#AT91C_TC_CPCDIS
 (() 0x1 << 7)

1192 
	#AT91C_TC_LDBDIS
 (() 0x1 << 7)

1193 
	#AT91C_TC_ETRGEDG
 (() 0x3 << 8)

1194 
	#AT91C_TC_ETRGEDG_NONE
 (() 0x0 << 8)

1195 
	#AT91C_TC_ETRGEDG_RISING
 (() 0x1 << 8)

1196 
	#AT91C_TC_ETRGEDG_FALLING
 (() 0x2 << 8)

1197 
	#AT91C_TC_ETRGEDG_BOTH
 (() 0x3 << 8)

1198 
	#AT91C_TC_EEVTEDG
 (() 0x3 << 8)

1199 
	#AT91C_TC_EEVTEDG_NONE
 (() 0x0 << 8)

1200 
	#AT91C_TC_EEVTEDG_RISING
 (() 0x1 << 8)

1201 
	#AT91C_TC_EEVTEDG_FALLING
 (() 0x2 << 8)

1202 
	#AT91C_TC_EEVTEDG_BOTH
 (() 0x3 << 8)

1203 
	#AT91C_TC_EEVT
 (() 0x3 << 10)

1204 
	#AT91C_TC_EEVT_TIOB
 (() 0x0 << 10)

1205 
	#AT91C_TC_EEVT_XC0
 (() 0x1 << 10)

1206 
	#AT91C_TC_EEVT_XC1
 (() 0x2 << 10)

1207 
	#AT91C_TC_EEVT_XC2
 (() 0x3 << 10)

1208 
	#AT91C_TC_ABETRG
 (() 0x1 << 10)

1209 
	#AT91C_TC_ENETRG
 (() 0x1 << 12)

1210 
	#AT91C_TC_WAVESEL
 (() 0x3 << 13)

1211 
	#AT91C_TC_WAVESEL_UP
 (() 0x0 << 13)

1212 
	#AT91C_TC_WAVESEL_UPDOWN
 (() 0x1 << 13)

1213 
	#AT91C_TC_WAVESEL_UP_AUTO
 (() 0x2 << 13)

1214 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (() 0x3 << 13)

1215 
	#AT91C_TC_CPCTRG
 (() 0x1 << 14)

1216 
	#AT91C_TC_WAVE
 (() 0x1 << 15)

1217 
	#AT91C_TC_ACPA
 (() 0x3 << 16)

1218 
	#AT91C_TC_ACPA_NONE
 (() 0x0 << 16)

1219 
	#AT91C_TC_ACPA_SET
 (() 0x1 << 16)

1220 
	#AT91C_TC_ACPA_CLEAR
 (() 0x2 << 16)

1221 
	#AT91C_TC_ACPA_TOGGLE
 (() 0x3 << 16)

1222 
	#AT91C_TC_LDRA
 (() 0x3 << 16)

1223 
	#AT91C_TC_LDRA_NONE
 (() 0x0 << 16)

1224 
	#AT91C_TC_LDRA_RISING
 (() 0x1 << 16)

1225 
	#AT91C_TC_LDRA_FALLING
 (() 0x2 << 16)

1226 
	#AT91C_TC_LDRA_BOTH
 (() 0x3 << 16)

1227 
	#AT91C_TC_ACPC
 (() 0x3 << 18)

1228 
	#AT91C_TC_ACPC_NONE
 (() 0x0 << 18)

1229 
	#AT91C_TC_ACPC_SET
 (() 0x1 << 18)

1230 
	#AT91C_TC_ACPC_CLEAR
 (() 0x2 << 18)

1231 
	#AT91C_TC_ACPC_TOGGLE
 (() 0x3 << 18)

1232 
	#AT91C_TC_LDRB
 (() 0x3 << 18)

1233 
	#AT91C_TC_LDRB_NONE
 (() 0x0 << 18)

1234 
	#AT91C_TC_LDRB_RISING
 (() 0x1 << 18)

1235 
	#AT91C_TC_LDRB_FALLING
 (() 0x2 << 18)

1236 
	#AT91C_TC_LDRB_BOTH
 (() 0x3 << 18)

1237 
	#AT91C_TC_AEEVT
 (() 0x3 << 20)

1238 
	#AT91C_TC_AEEVT_NONE
 (() 0x0 << 20)

1239 
	#AT91C_TC_AEEVT_SET
 (() 0x1 << 20)

1240 
	#AT91C_TC_AEEVT_CLEAR
 (() 0x2 << 20)

1241 
	#AT91C_TC_AEEVT_TOGGLE
 (() 0x3 << 20)

1242 
	#AT91C_TC_ASWTRG
 (() 0x3 << 22)

1243 
	#AT91C_TC_ASWTRG_NONE
 (() 0x0 << 22)

1244 
	#AT91C_TC_ASWTRG_SET
 (() 0x1 << 22)

1245 
	#AT91C_TC_ASWTRG_CLEAR
 (() 0x2 << 22)

1246 
	#AT91C_TC_ASWTRG_TOGGLE
 (() 0x3 << 22)

1247 
	#AT91C_TC_BCPB
 (() 0x3 << 24)

1248 
	#AT91C_TC_BCPB_NONE
 (() 0x0 << 24)

1249 
	#AT91C_TC_BCPB_SET
 (() 0x1 << 24)

1250 
	#AT91C_TC_BCPB_CLEAR
 (() 0x2 << 24)

1251 
	#AT91C_TC_BCPB_TOGGLE
 (() 0x3 << 24)

1252 
	#AT91C_TC_BCPC
 (() 0x3 << 26)

1253 
	#AT91C_TC_BCPC_NONE
 (() 0x0 << 26)

1254 
	#AT91C_TC_BCPC_SET
 (() 0x1 << 26)

1255 
	#AT91C_TC_BCPC_CLEAR
 (() 0x2 << 26)

1256 
	#AT91C_TC_BCPC_TOGGLE
 (() 0x3 << 26)

1257 
	#AT91C_TC_BEEVT
 (() 0x3 << 28)

1258 
	#AT91C_TC_BEEVT_NONE
 (() 0x0 << 28)

1259 
	#AT91C_TC_BEEVT_SET
 (() 0x1 << 28)

1260 
	#AT91C_TC_BEEVT_CLEAR
 (() 0x2 << 28)

1261 
	#AT91C_TC_BEEVT_TOGGLE
 (() 0x3 << 28)

1262 
	#AT91C_TC_BSWTRG
 (() 0x3 << 30)

1263 
	#AT91C_TC_BSWTRG_NONE
 (() 0x0 << 30)

1264 
	#AT91C_TC_BSWTRG_SET
 (() 0x1 << 30)

1265 
	#AT91C_TC_BSWTRG_CLEAR
 (() 0x2 << 30)

1266 
	#AT91C_TC_BSWTRG_TOGGLE
 (() 0x3 << 30)

1268 
	#AT91C_TC_COVFS
 (() 0x1 << 0)

1269 
	#AT91C_TC_LOVRS
 (() 0x1 << 1)

1270 
	#AT91C_TC_CPAS
 (() 0x1 << 2)

1271 
	#AT91C_TC_CPBS
 (() 0x1 << 3)

1272 
	#AT91C_TC_CPCS
 (() 0x1 << 4)

1273 
	#AT91C_TC_LDRAS
 (() 0x1 << 5)

1274 
	#AT91C_TC_LDRBS
 (() 0x1 << 6)

1275 
	#AT91C_TC_ETRGS
 (() 0x1 << 7)

1276 
	#AT91C_TC_CLKSTA
 (() 0x1 << 16)

1277 
	#AT91C_TC_MTIOA
 (() 0x1 << 17)

1278 
	#AT91C_TC_MTIOB
 (() 0x1 << 18)

1282 

	)

1286 
	s_AT91S_TCB
 {

1287 
AT91S_TC
 
	mTCB_TC0
;

1288 
AT91_REG
 
	mRe£rved0
[4];

1289 
AT91S_TC
 
	mTCB_TC1
;

1290 
AT91_REG
 
	mRe£rved1
[4];

1291 
AT91S_TC
 
	mTCB_TC2
;

1292 
AT91_REG
 
	mRe£rved2
[4];

1293 
AT91_REG
 
	mTCB_BCR
;

1294 
AT91_REG
 
	mTCB_BMR
;

1295 } 
	tAT91S_TCB
, *
	tAT91PS_TCB
;

1298 
	#AT91C_TCB_SYNC
 (() 0x1 << 0)

1300 
	#AT91C_TCB_TC0XC0S
 (() 0x3 << 0)

1301 
	#AT91C_TCB_TC0XC0S_TCLK0
 (() 0x0)

1302 
	#AT91C_TCB_TC0XC0S_NONE
 (() 0x1)

1303 
	#AT91C_TCB_TC0XC0S_TIOA1
 (() 0x2)

1304 
	#AT91C_TCB_TC0XC0S_TIOA2
 (() 0x3)

1305 
	#AT91C_TCB_TC1XC1S
 (() 0x3 << 2)

1306 
	#AT91C_TCB_TC1XC1S_TCLK1
 (() 0x0 << 2)

1307 
	#AT91C_TCB_TC1XC1S_NONE
 (() 0x1 << 2)

1308 
	#AT91C_TCB_TC1XC1S_TIOA0
 (() 0x2 << 2)

1309 
	#AT91C_TCB_TC1XC1S_TIOA2
 (() 0x3 << 2)

1310 
	#AT91C_TCB_TC2XC2S
 (() 0x3 << 4)

1311 
	#AT91C_TCB_TC2XC2S_TCLK2
 (() 0x0 << 4)

1312 
	#AT91C_TCB_TC2XC2S_NONE
 (() 0x1 << 4)

1313 
	#AT91C_TCB_TC2XC2S_TIOA0
 (() 0x2 << 4)

1314 
	#AT91C_TCB_TC2XC2S_TIOA1
 (() 0x3 << 4)

1315 

	)

1319 
	s_AT91S_CAN_MB
 {

1320 
AT91_REG
 
	mCAN_MB_MMR
;

1321 
AT91_REG
 
	mCAN_MB_MAM
;

1322 
AT91_REG
 
	mCAN_MB_MID
;

1323 
AT91_REG
 
	mCAN_MB_MFID
;

1324 
AT91_REG
 
	mCAN_MB_MSR
;

1325 
AT91_REG
 
	mCAN_MB_MDL
;

1326 
AT91_REG
 
	mCAN_MB_MDH
;

1327 
AT91_REG
 
	mCAN_MB_MCR
;

1328 } 
	tAT91S_CAN_MB
, *
	tAT91PS_CAN_MB
;

1331 
	#AT91C_CAN_MTIMEMARK
 (() 0xFFFF << 0)

1332 
	#AT91C_CAN_PRIOR
 (() 0xF << 16)

1333 
	#AT91C_CAN_MOT
 (() 0x7 << 24)

1334 
	#AT91C_CAN_MOT_DIS
 (() 0x0 << 24)

1335 
	#AT91C_CAN_MOT_RX
 (() 0x1 << 24)

1336 
	#AT91C_CAN_MOT_RXOVERWRITE
 (() 0x2 << 24)

1337 
	#AT91C_CAN_MOT_TX
 (() 0x3 << 24)

1338 
	#AT91C_CAN_MOT_CONSUMER
 (() 0x4 << 24)

1339 
	#AT91C_CAN_MOT_PRODUCER
 (() 0x5 << 24)

1341 
	#AT91C_CAN_MIDvB
 (() 0x3FFFF << 0)

1342 
	#AT91C_CAN_MIDvA
 (() 0x7FF << 18)

1343 
	#AT91C_CAN_MIDE
 (() 0x1 << 29)

1347 
	#AT91C_CAN_MTIMESTAMP
 (() 0xFFFF << 0)

1348 
	#AT91C_CAN_MDLC
 (() 0xF << 16)

1349 
	#AT91C_CAN_MRTR
 (() 0x1 << 20)

1350 
	#AT91C_CAN_MABT
 (() 0x1 << 22)

1351 
	#AT91C_CAN_MRDY
 (() 0x1 << 23)

1352 
	#AT91C_CAN_MMI
 (() 0x1 << 24)

1356 
	#AT91C_CAN_MACR
 (() 0x1 << 22)

1357 
	#AT91C_CAN_MTCR
 (() 0x1 << 23)

1358 

	)

1362 
	s_AT91S_CAN
 {

1363 
AT91_REG
 
	mCAN_MR
;

1364 
AT91_REG
 
	mCAN_IER
;

1365 
AT91_REG
 
	mCAN_IDR
;

1366 
AT91_REG
 
	mCAN_IMR
;

1367 
AT91_REG
 
	mCAN_SR
;

1368 
AT91_REG
 
	mCAN_BR
;

1369 
AT91_REG
 
	mCAN_TIM
;

1370 
AT91_REG
 
	mCAN_TIMESTP
;

1371 
AT91_REG
 
	mCAN_ECR
;

1372 
AT91_REG
 
	mCAN_TCR
;

1373 
AT91_REG
 
	mCAN_ACR
;

1374 
AT91_REG
 
	mRe£rved0
[52];

1375 
AT91_REG
 
	mCAN_VR
;

1376 
AT91_REG
 
	mRe£rved1
[64];

1377 
AT91S_CAN_MB
 
	mCAN_MB0
;

1378 
AT91S_CAN_MB
 
	mCAN_MB1
;

1379 
AT91S_CAN_MB
 
	mCAN_MB2
;

1380 
AT91S_CAN_MB
 
	mCAN_MB3
;

1381 
AT91S_CAN_MB
 
	mCAN_MB4
;

1382 
AT91S_CAN_MB
 
	mCAN_MB5
;

1383 
AT91S_CAN_MB
 
	mCAN_MB6
;

1384 
AT91S_CAN_MB
 
	mCAN_MB7
;

1385 
AT91S_CAN_MB
 
	mCAN_MB8
;

1386 
AT91S_CAN_MB
 
	mCAN_MB9
;

1387 
AT91S_CAN_MB
 
	mCAN_MB10
;

1388 
AT91S_CAN_MB
 
	mCAN_MB11
;

1389 
AT91S_CAN_MB
 
	mCAN_MB12
;

1390 
AT91S_CAN_MB
 
	mCAN_MB13
;

1391 
AT91S_CAN_MB
 
	mCAN_MB14
;

1392 
AT91S_CAN_MB
 
	mCAN_MB15
;

1393 } 
	tAT91S_CAN
, *
	tAT91PS_CAN
;

1396 
	#AT91C_CAN_CANEN
 (() 0x1 << 0)

1397 
	#AT91C_CAN_LPM
 (() 0x1 << 1)

1398 
	#AT91C_CAN_ABM
 (() 0x1 << 2)

1399 
	#AT91C_CAN_OVL
 (() 0x1 << 3)

1400 
	#AT91C_CAN_TEOF
 (() 0x1 << 4)

1401 
	#AT91C_CAN_TTM
 (() 0x1 << 5)

1402 
	#AT91C_CAN_TIMFRZ
 (() 0x1 << 6)

1403 
	#AT91C_CAN_DRPT
 (() 0x1 << 7)

1405 
	#AT91C_CAN_MB0
 (() 0x1 << 0)

1406 
	#AT91C_CAN_MB1
 (() 0x1 << 1)

1407 
	#AT91C_CAN_MB2
 (() 0x1 << 2)

1408 
	#AT91C_CAN_MB3
 (() 0x1 << 3)

1409 
	#AT91C_CAN_MB4
 (() 0x1 << 4)

1410 
	#AT91C_CAN_MB5
 (() 0x1 << 5)

1411 
	#AT91C_CAN_MB6
 (() 0x1 << 6)

1412 
	#AT91C_CAN_MB7
 (() 0x1 << 7)

1413 
	#AT91C_CAN_MB8
 (() 0x1 << 8)

1414 
	#AT91C_CAN_MB9
 (() 0x1 << 9)

1415 
	#AT91C_CAN_MB10
 (() 0x1 << 10)

1416 
	#AT91C_CAN_MB11
 (() 0x1 << 11)

1417 
	#AT91C_CAN_MB12
 (() 0x1 << 12)

1418 
	#AT91C_CAN_MB13
 (() 0x1 << 13)

1419 
	#AT91C_CAN_MB14
 (() 0x1 << 14)

1420 
	#AT91C_CAN_MB15
 (() 0x1 << 15)

1421 
	#AT91C_CAN_ERRA
 (() 0x1 << 16)

1422 
	#AT91C_CAN_WARN
 (() 0x1 << 17)

1423 
	#AT91C_CAN_ERRP
 (() 0x1 << 18)

1424 
	#AT91C_CAN_BOFF
 (() 0x1 << 19)

1425 
	#AT91C_CAN_SLEEP
 (() 0x1 << 20)

1426 
	#AT91C_CAN_WAKEUP
 (() 0x1 << 21)

1427 
	#AT91C_CAN_TOVF
 (() 0x1 << 22)

1428 
	#AT91C_CAN_TSTP
 (() 0x1 << 23)

1429 
	#AT91C_CAN_CERR
 (() 0x1 << 24)

1430 
	#AT91C_CAN_SERR
 (() 0x1 << 25)

1431 
	#AT91C_CAN_AERR
 (() 0x1 << 26)

1432 
	#AT91C_CAN_FERR
 (() 0x1 << 27)

1433 
	#AT91C_CAN_BERR
 (() 0x1 << 28)

1437 
	#AT91C_CAN_RBSY
 (() 0x1 << 29)

1438 
	#AT91C_CAN_TBSY
 (() 0x1 << 30)

1439 
	#AT91C_CAN_OVLY
 (() 0x1 << 31)

1441 
	#AT91C_CAN_PHASE2
 (() 0x7 << 0)

1442 
	#AT91C_CAN_PHASE1
 (() 0x7 << 4)

1443 
	#AT91C_CAN_PROPAG
 (() 0x7 << 8)

1444 
	#AT91C_CAN_SYNC
 (() 0x3 << 12)

1445 
	#AT91C_CAN_BRP
 (() 0x7F << 16)

1446 
	#AT91C_CAN_SMP
 (() 0x1 << 24)

1448 
	#AT91C_CAN_TIMER
 (() 0xFFFF << 0)

1451 
	#AT91C_CAN_REC
 (() 0xFF << 0)

1452 
	#AT91C_CAN_TEC
 (() 0xFF << 16)

1454 
	#AT91C_CAN_TIMRST
 (() 0x1 << 31)

1456 

	)

1460 
	s_AT91S_EMAC
 {

1461 
AT91_REG
 
	mEMAC_NCR
;

1462 
AT91_REG
 
	mEMAC_NCFGR
;

1463 
AT91_REG
 
	mEMAC_NSR
;

1464 
AT91_REG
 
	mRe£rved0
[2];

1465 
AT91_REG
 
	mEMAC_TSR
;

1466 
AT91_REG
 
	mEMAC_RBQP
;

1467 
AT91_REG
 
	mEMAC_TBQP
;

1468 
AT91_REG
 
	mEMAC_RSR
;

1469 
AT91_REG
 
	mEMAC_ISR
;

1470 
AT91_REG
 
	mEMAC_IER
;

1471 
AT91_REG
 
	mEMAC_IDR
;

1472 
AT91_REG
 
	mEMAC_IMR
;

1473 
AT91_REG
 
	mEMAC_MAN
;

1474 
AT91_REG
 
	mEMAC_PTR
;

1475 
AT91_REG
 
	mEMAC_PFR
;

1476 
AT91_REG
 
	mEMAC_FTO
;

1477 
AT91_REG
 
	mEMAC_SCF
;

1478 
AT91_REG
 
	mEMAC_MCF
;

1479 
AT91_REG
 
	mEMAC_FRO
;

1480 
AT91_REG
 
	mEMAC_FCSE
;

1481 
AT91_REG
 
	mEMAC_ALE
;

1482 
AT91_REG
 
	mEMAC_DTF
;

1483 
AT91_REG
 
	mEMAC_LCOL
;

1484 
AT91_REG
 
	mEMAC_ECOL
;

1485 
AT91_REG
 
	mEMAC_TUND
;

1486 
AT91_REG
 
	mEMAC_CSE
;

1487 
AT91_REG
 
	mEMAC_RRE
;

1488 
AT91_REG
 
	mEMAC_ROV
;

1489 
AT91_REG
 
	mEMAC_RSE
;

1490 
AT91_REG
 
	mEMAC_ELE
;

1491 
AT91_REG
 
	mEMAC_RJA
;

1492 
AT91_REG
 
	mEMAC_USF
;

1493 
AT91_REG
 
	mEMAC_STE
;

1494 
AT91_REG
 
	mEMAC_RLE
;

1495 
AT91_REG
 
	mEMAC_TPF
;

1496 
AT91_REG
 
	mEMAC_HRB
;

1497 
AT91_REG
 
	mEMAC_HRT
;

1498 
AT91_REG
 
	mEMAC_SA1L
;

1499 
AT91_REG
 
	mEMAC_SA1H
;

1500 
AT91_REG
 
	mEMAC_SA2L
;

1501 
AT91_REG
 
	mEMAC_SA2H
;

1502 
AT91_REG
 
	mEMAC_SA3L
;

1503 
AT91_REG
 
	mEMAC_SA3H
;

1504 
AT91_REG
 
	mEMAC_SA4L
;

1505 
AT91_REG
 
	mEMAC_SA4H
;

1506 
AT91_REG
 
	mEMAC_TID
;

1507 
AT91_REG
 
	mEMAC_TPQ
;

1508 
AT91_REG
 
	mEMAC_USRIO
;

1509 
AT91_REG
 
	mEMAC_WOL
;

1510 
AT91_REG
 
	mRe£rved1
[13];

1511 
AT91_REG
 
	mEMAC_REV
;

1512 } 
	tAT91S_EMAC
, *
	tAT91PS_EMAC
;

1515 
	#AT91C_EMAC_LB
 (() 0x1 << 0)

1516 
	#AT91C_EMAC_LLB
 (() 0x1 << 1)

1517 
	#AT91C_EMAC_RE
 (() 0x1 << 2)

1518 
	#AT91C_EMAC_TE
 (() 0x1 << 3)

1519 
	#AT91C_EMAC_MPE
 (() 0x1 << 4)

1520 
	#AT91C_EMAC_CLRSTAT
 (() 0x1 << 5)

1521 
	#AT91C_EMAC_INCSTAT
 (() 0x1 << 6)

1522 
	#AT91C_EMAC_WESTAT
 (() 0x1 << 7)

1523 
	#AT91C_EMAC_BP
 (() 0x1 << 8)

1524 
	#AT91C_EMAC_TSTART
 (() 0x1 << 9)

1525 
	#AT91C_EMAC_THALT
 (() 0x1 << 10)

1526 
	#AT91C_EMAC_TPFR
 (() 0x1 << 11)

1527 
	#AT91C_EMAC_TZQ
 (() 0x1 << 12)

1529 
	#AT91C_EMAC_SPD
 (() 0x1 << 0)

1530 
	#AT91C_EMAC_FD
 (() 0x1 << 1)

1531 
	#AT91C_EMAC_JFRAME
 (() 0x1 << 3)

1532 
	#AT91C_EMAC_CAF
 (() 0x1 << 4)

1533 
	#AT91C_EMAC_NBC
 (() 0x1 << 5)

1534 
	#AT91C_EMAC_MTI
 (() 0x1 << 6)

1535 
	#AT91C_EMAC_UNI
 (() 0x1 << 7)

1536 
	#AT91C_EMAC_BIG
 (() 0x1 << 8)

1537 
	#AT91C_EMAC_EAE
 (() 0x1 << 9)

1538 
	#AT91C_EMAC_CLK
 (() 0x3 << 10)

1539 
	#AT91C_EMAC_CLK_HCLK_8
 (() 0x0 << 10)

1540 
	#AT91C_EMAC_CLK_HCLK_16
 (() 0x1 << 10)

1541 
	#AT91C_EMAC_CLK_HCLK_32
 (() 0x2 << 10)

1542 
	#AT91C_EMAC_CLK_HCLK_64
 (() 0x3 << 10)

1543 
	#AT91C_EMAC_RTY
 (() 0x1 << 12)

1544 
	#AT91C_EMAC_PAE
 (() 0x1 << 13)

1545 
	#AT91C_EMAC_RBOF
 (() 0x3 << 14)

1546 
	#AT91C_EMAC_RBOF_OFFSET_0
 (() 0x0 << 14)

1547 
	#AT91C_EMAC_RBOF_OFFSET_1
 (() 0x1 << 14)

1548 
	#AT91C_EMAC_RBOF_OFFSET_2
 (() 0x2 << 14)

1549 
	#AT91C_EMAC_RBOF_OFFSET_3
 (() 0x3 << 14)

1550 
	#AT91C_EMAC_RLCE
 (() 0x1 << 16)

1551 
	#AT91C_EMAC_DRFCS
 (() 0x1 << 17)

1552 
	#AT91C_EMAC_EFRHD
 (() 0x1 << 18)

1553 
	#AT91C_EMAC_IRXFCS
 (() 0x1 << 19)

1555 
	#AT91C_EMAC_LINKR
 (() 0x1 << 0)

1556 
	#AT91C_EMAC_MDIO
 (() 0x1 << 1)

1557 
	#AT91C_EMAC_IDLE
 (() 0x1 << 2)

1559 
	#AT91C_EMAC_UBR
 (() 0x1 << 0)

1560 
	#AT91C_EMAC_COL
 (() 0x1 << 1)

1561 
	#AT91C_EMAC_RLES
 (() 0x1 << 2)

1562 
	#AT91C_EMAC_TGO
 (() 0x1 << 3)

1563 
	#AT91C_EMAC_BEX
 (() 0x1 << 4)

1564 
	#AT91C_EMAC_COMP
 (() 0x1 << 5)

1565 
	#AT91C_EMAC_UND
 (() 0x1 << 6)

1567 
	#AT91C_EMAC_BNA
 (() 0x1 << 0)

1568 
	#AT91C_EMAC_REC
 (() 0x1 << 1)

1569 
	#AT91C_EMAC_OVR
 (() 0x1 << 2)

1571 
	#AT91C_EMAC_MFD
 (() 0x1 << 0)

1572 
	#AT91C_EMAC_RCOMP
 (() 0x1 << 1)

1573 
	#AT91C_EMAC_RXUBR
 (() 0x1 << 2)

1574 
	#AT91C_EMAC_TXUBR
 (() 0x1 << 3)

1575 
	#AT91C_EMAC_TUNDR
 (() 0x1 << 4)

1576 
	#AT91C_EMAC_RLEX
 (() 0x1 << 5)

1577 
	#AT91C_EMAC_TXERR
 (() 0x1 << 6)

1578 
	#AT91C_EMAC_TCOMP
 (() 0x1 << 7)

1579 
	#AT91C_EMAC_LINK
 (() 0x1 << 9)

1580 
	#AT91C_EMAC_ROVR
 (() 0x1 << 10)

1581 
	#AT91C_EMAC_HRESP
 (() 0x1 << 11)

1582 
	#AT91C_EMAC_PFRE
 (() 0x1 << 12)

1583 
	#AT91C_EMAC_PTZ
 (() 0x1 << 13)

1588 
	#AT91C_EMAC_DATA
 (() 0xFFFF << 0)

1589 
	#AT91C_EMAC_CODE
 (() 0x3 << 16)

1590 
	#AT91C_EMAC_REGA
 (() 0x1F << 18)

1591 
	#AT91C_EMAC_PHYA
 (() 0x1F << 23)

1592 
	#AT91C_EMAC_RW
 (() 0x3 << 28)

1593 
	#AT91C_EMAC_SOF
 (() 0x3 << 30)

1595 
	#AT91C_EMAC_RMII
 (() 0x1 << 0)

1597 
	#AT91C_EMAC_IP
 (() 0xFFFF << 0)

1598 
	#AT91C_EMAC_MAG
 (() 0x1 << 16)

1599 
	#AT91C_EMAC_ARP
 (() 0x1 << 17)

1600 
	#AT91C_EMAC_SA1
 (() 0x1 << 18)

1602 
	#AT91C_EMAC_REVREF
 (() 0xFFFF << 0)

1603 
	#AT91C_EMAC_PARTREF
 (() 0xFFFF << 16)

1604 

	)

1608 
	s_AT91S_ADC
 {

1609 
AT91_REG
 
	mADC_CR
;

1610 
AT91_REG
 
	mADC_MR
;

1611 
AT91_REG
 
	mRe£rved0
[2];

1612 
AT91_REG
 
	mADC_CHER
;

1613 
AT91_REG
 
	mADC_CHDR
;

1614 
AT91_REG
 
	mADC_CHSR
;

1615 
AT91_REG
 
	mADC_SR
;

1616 
AT91_REG
 
	mADC_LCDR
;

1617 
AT91_REG
 
	mADC_IER
;

1618 
AT91_REG
 
	mADC_IDR
;

1619 
AT91_REG
 
	mADC_IMR
;

1620 
AT91_REG
 
	mADC_CDR0
;

1621 
AT91_REG
 
	mADC_CDR1
;

1622 
AT91_REG
 
	mADC_CDR2
;

1623 
AT91_REG
 
	mADC_CDR3
;

1624 
AT91_REG
 
	mADC_CDR4
;

1625 
AT91_REG
 
	mADC_CDR5
;

1626 
AT91_REG
 
	mADC_CDR6
;

1627 
AT91_REG
 
	mADC_CDR7
;

1628 
AT91_REG
 
	mRe£rved1
[44];

1629 
AT91_REG
 
	mADC_RPR
;

1630 
AT91_REG
 
	mADC_RCR
;

1631 
AT91_REG
 
	mADC_TPR
;

1632 
AT91_REG
 
	mADC_TCR
;

1633 
AT91_REG
 
	mADC_RNPR
;

1634 
AT91_REG
 
	mADC_RNCR
;

1635 
AT91_REG
 
	mADC_TNPR
;

1636 
AT91_REG
 
	mADC_TNCR
;

1637 
AT91_REG
 
	mADC_PTCR
;

1638 
AT91_REG
 
	mADC_PTSR
;

1639 } 
	tAT91S_ADC
, *
	tAT91PS_ADC
;

1642 
	#AT91C_ADC_SWRST
 (() 0x1 << 0)

1643 
	#AT91C_ADC_START
 (() 0x1 << 1)

1645 
	#AT91C_ADC_TRGEN
 (() 0x1 << 0)

1646 
	#AT91C_ADC_TRGEN_DIS
 (() 0x0)

1647 
	#AT91C_ADC_TRGEN_EN
 (() 0x1)

1648 
	#AT91C_ADC_TRGSEL
 (() 0x7 << 1)

1649 
	#AT91C_ADC_TRGSEL_TIOA0
 (() 0x0 << 1)

1650 
	#AT91C_ADC_TRGSEL_TIOA1
 (() 0x1 << 1)

1651 
	#AT91C_ADC_TRGSEL_TIOA2
 (() 0x2 << 1)

1652 
	#AT91C_ADC_TRGSEL_TIOA3
 (() 0x3 << 1)

1653 
	#AT91C_ADC_TRGSEL_TIOA4
 (() 0x4 << 1)

1654 
	#AT91C_ADC_TRGSEL_TIOA5
 (() 0x5 << 1)

1655 
	#AT91C_ADC_TRGSEL_EXT
 (() 0x6 << 1)

1656 
	#AT91C_ADC_LOWRES
 (() 0x1 << 4)

1657 
	#AT91C_ADC_LOWRES_10_BIT
 (() 0x0 << 4)

1658 
	#AT91C_ADC_LOWRES_8_BIT
 (() 0x1 << 4)

1659 
	#AT91C_ADC_SLEEP
 (() 0x1 << 5)

1660 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (() 0x0 << 5)

1661 
	#AT91C_ADC_SLEEP_MODE
 (() 0x1 << 5)

1662 
	#AT91C_ADC_PRESCAL
 (() 0x3F << 8)

1663 
	#AT91C_ADC_STARTUP
 (() 0x1F << 16)

1664 
	#AT91C_ADC_SHTIM
 (() 0xF << 24)

1666 
	#AT91C_ADC_CH0
 (() 0x1 << 0)

1667 
	#AT91C_ADC_CH1
 (() 0x1 << 1)

1668 
	#AT91C_ADC_CH2
 (() 0x1 << 2)

1669 
	#AT91C_ADC_CH3
 (() 0x1 << 3)

1670 
	#AT91C_ADC_CH4
 (() 0x1 << 4)

1671 
	#AT91C_ADC_CH5
 (() 0x1 << 5)

1672 
	#AT91C_ADC_CH6
 (() 0x1 << 6)

1673 
	#AT91C_ADC_CH7
 (() 0x1 << 7)

1677 
	#AT91C_ADC_EOC0
 (() 0x1 << 0)

1678 
	#AT91C_ADC_EOC1
 (() 0x1 << 1)

1679 
	#AT91C_ADC_EOC2
 (() 0x1 << 2)

1680 
	#AT91C_ADC_EOC3
 (() 0x1 << 3)

1681 
	#AT91C_ADC_EOC4
 (() 0x1 << 4)

1682 
	#AT91C_ADC_EOC5
 (() 0x1 << 5)

1683 
	#AT91C_ADC_EOC6
 (() 0x1 << 6)

1684 
	#AT91C_ADC_EOC7
 (() 0x1 << 7)

1685 
	#AT91C_ADC_OVRE0
 (() 0x1 << 8)

1686 
	#AT91C_ADC_OVRE1
 (() 0x1 << 9)

1687 
	#AT91C_ADC_OVRE2
 (() 0x1 << 10)

1688 
	#AT91C_ADC_OVRE3
 (() 0x1 << 11)

1689 
	#AT91C_ADC_OVRE4
 (() 0x1 << 12)

1690 
	#AT91C_ADC_OVRE5
 (() 0x1 << 13)

1691 
	#AT91C_ADC_OVRE6
 (() 0x1 << 14)

1692 
	#AT91C_ADC_OVRE7
 (() 0x1 << 15)

1693 
	#AT91C_ADC_DRDY
 (() 0x1 << 16)

1694 
	#AT91C_ADC_GOVRE
 (() 0x1 << 17)

1695 
	#AT91C_ADC_ENDRX
 (() 0x1 << 18)

1696 
	#AT91C_ADC_RXBUFF
 (() 0x1 << 19)

1698 
	#AT91C_ADC_LDATA
 (() 0x3FF << 0)

1703 
	#AT91C_ADC_DATA
 (() 0x3FF << 0)

1711 

	)

1715 
	s_AT91S_AES
 {

1716 
AT91_REG
 
	mAES_CR
;

1717 
AT91_REG
 
	mAES_MR
;

1718 
AT91_REG
 
	mRe£rved0
[2];

1719 
AT91_REG
 
	mAES_IER
;

1720 
AT91_REG
 
	mAES_IDR
;

1721 
AT91_REG
 
	mAES_IMR
;

1722 
AT91_REG
 
	mAES_ISR
;

1723 
AT91_REG
 
	mAES_KEYWxR
[4];

1724 
AT91_REG
 
	mRe£rved1
[4];

1725 
AT91_REG
 
	mAES_IDATAxR
[4];

1726 
AT91_REG
 
	mAES_ODATAxR
[4];

1727 
AT91_REG
 
	mAES_IVxR
[4];

1728 
AT91_REG
 
	mRe£rved2
[35];

1729 
AT91_REG
 
	mAES_VR
;

1730 
AT91_REG
 
	mAES_RPR
;

1731 
AT91_REG
 
	mAES_RCR
;

1732 
AT91_REG
 
	mAES_TPR
;

1733 
AT91_REG
 
	mAES_TCR
;

1734 
AT91_REG
 
	mAES_RNPR
;

1735 
AT91_REG
 
	mAES_RNCR
;

1736 
AT91_REG
 
	mAES_TNPR
;

1737 
AT91_REG
 
	mAES_TNCR
;

1738 
AT91_REG
 
	mAES_PTCR
;

1739 
AT91_REG
 
	mAES_PTSR
;

1740 } 
	tAT91S_AES
, *
	tAT91PS_AES
;

1743 
	#AT91C_AES_START
 (() 0x1 << 0)

1744 
	#AT91C_AES_SWRST
 (() 0x1 << 8)

1745 
	#AT91C_AES_LOADSEED
 (() 0x1 << 16)

1747 
	#AT91C_AES_CIPHER
 (() 0x1 << 0)

1748 
	#AT91C_AES_PROCDLY
 (() 0xF << 4)

1749 
	#AT91C_AES_SMOD
 (() 0x3 << 8)

1750 
	#AT91C_AES_SMOD_MANUAL
 (() 0x0 << 8)

1751 
	#AT91C_AES_SMOD_AUTO
 (() 0x1 << 8)

1752 
	#AT91C_AES_SMOD_PDC
 (() 0x2 << 8)

1753 
	#AT91C_AES_OPMOD
 (() 0x7 << 12)

1754 
	#AT91C_AES_OPMOD_ECB
 (() 0x0 << 12)

1755 
	#AT91C_AES_OPMOD_CBC
 (() 0x1 << 12)

1756 
	#AT91C_AES_OPMOD_OFB
 (() 0x2 << 12)

1757 
	#AT91C_AES_OPMOD_CFB
 (() 0x3 << 12)

1758 
	#AT91C_AES_OPMOD_CTR
 (() 0x4 << 12)

1759 
	#AT91C_AES_LOD
 (() 0x1 << 15)

1760 
	#AT91C_AES_CFBS
 (() 0x7 << 16)

1761 
	#AT91C_AES_CFBS_128_BIT
 (() 0x0 << 16)

1762 
	#AT91C_AES_CFBS_64_BIT
 (() 0x1 << 16)

1763 
	#AT91C_AES_CFBS_32_BIT
 (() 0x2 << 16)

1764 
	#AT91C_AES_CFBS_16_BIT
 (() 0x3 << 16)

1765 
	#AT91C_AES_CFBS_8_BIT
 (() 0x4 << 16)

1766 
	#AT91C_AES_CKEY
 (() 0xF << 20)

1767 
	#AT91C_AES_CTYPE
 (() 0x1F << 24)

1768 
	#AT91C_AES_CTYPE_TYPE1_EN
 (() 0x1 << 24)

1769 
	#AT91C_AES_CTYPE_TYPE2_EN
 (() 0x2 << 24)

1770 
	#AT91C_AES_CTYPE_TYPE3_EN
 (() 0x4 << 24)

1771 
	#AT91C_AES_CTYPE_TYPE4_EN
 (() 0x8 << 24)

1772 
	#AT91C_AES_CTYPE_TYPE5_EN
 (() 0x10 << 24)

1774 
	#AT91C_AES_DATRDY
 (() 0x1 << 0)

1775 
	#AT91C_AES_ENDRX
 (() 0x1 << 1)

1776 
	#AT91C_AES_ENDTX
 (() 0x1 << 2)

1777 
	#AT91C_AES_RXBUFF
 (() 0x1 << 3)

1778 
	#AT91C_AES_TXBUFE
 (() 0x1 << 4)

1779 
	#AT91C_AES_URAD
 (() 0x1 << 8)

1783 
	#AT91C_AES_URAT
 (() 0x7 << 12)

1784 
	#AT91C_AES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1785 
	#AT91C_AES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1786 
	#AT91C_AES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1787 
	#AT91C_AES_URAT_OUT_DAT_READ_SUBKEY
 (() 0x3 << 12)

1788 
	#AT91C_AES_URAT_MODEREG_WRITE_SUBKEY
 (() 0x4 << 12)

1789 
	#AT91C_AES_URAT_WO_REG_READ
 (() 0x5 << 12)

1790 

	)

1794 
	s_AT91S_TDES
 {

1795 
AT91_REG
 
	mTDES_CR
;

1796 
AT91_REG
 
	mTDES_MR
;

1797 
AT91_REG
 
	mRe£rved0
[2];

1798 
AT91_REG
 
	mTDES_IER
;

1799 
AT91_REG
 
	mTDES_IDR
;

1800 
AT91_REG
 
	mTDES_IMR
;

1801 
AT91_REG
 
	mTDES_ISR
;

1802 
AT91_REG
 
	mTDES_KEY1WxR
[2];

1803 
AT91_REG
 
	mTDES_KEY2WxR
[2];

1804 
AT91_REG
 
	mTDES_KEY3WxR
[2];

1805 
AT91_REG
 
	mRe£rved1
[2];

1806 
AT91_REG
 
	mTDES_IDATAxR
[2];

1807 
AT91_REG
 
	mRe£rved2
[2];

1808 
AT91_REG
 
	mTDES_ODATAxR
[2];

1809 
AT91_REG
 
	mRe£rved3
[2];

1810 
AT91_REG
 
	mTDES_IVxR
[2];

1811 
AT91_REG
 
	mRe£rved4
[37];

1812 
AT91_REG
 
	mTDES_VR
;

1813 
AT91_REG
 
	mTDES_RPR
;

1814 
AT91_REG
 
	mTDES_RCR
;

1815 
AT91_REG
 
	mTDES_TPR
;

1816 
AT91_REG
 
	mTDES_TCR
;

1817 
AT91_REG
 
	mTDES_RNPR
;

1818 
AT91_REG
 
	mTDES_RNCR
;

1819 
AT91_REG
 
	mTDES_TNPR
;

1820 
AT91_REG
 
	mTDES_TNCR
;

1821 
AT91_REG
 
	mTDES_PTCR
;

1822 
AT91_REG
 
	mTDES_PTSR
;

1823 } 
	tAT91S_TDES
, *
	tAT91PS_TDES
;

1826 
	#AT91C_TDES_START
 (() 0x1 << 0)

1827 
	#AT91C_TDES_SWRST
 (() 0x1 << 8)

1829 
	#AT91C_TDES_CIPHER
 (() 0x1 << 0)

1830 
	#AT91C_TDES_TDESMOD
 (() 0x1 << 1)

1831 
	#AT91C_TDES_KEYMOD
 (() 0x1 << 4)

1832 
	#AT91C_TDES_SMOD
 (() 0x3 << 8)

1833 
	#AT91C_TDES_SMOD_MANUAL
 (() 0x0 << 8)

1834 
	#AT91C_TDES_SMOD_AUTO
 (() 0x1 << 8)

1835 
	#AT91C_TDES_SMOD_PDC
 (() 0x2 << 8)

1836 
	#AT91C_TDES_OPMOD
 (() 0x3 << 12)

1837 
	#AT91C_TDES_OPMOD_ECB
 (() 0x0 << 12)

1838 
	#AT91C_TDES_OPMOD_CBC
 (() 0x1 << 12)

1839 
	#AT91C_TDES_OPMOD_OFB
 (() 0x2 << 12)

1840 
	#AT91C_TDES_OPMOD_CFB
 (() 0x3 << 12)

1841 
	#AT91C_TDES_LOD
 (() 0x1 << 15)

1842 
	#AT91C_TDES_CFBS
 (() 0x3 << 16)

1843 
	#AT91C_TDES_CFBS_64_BIT
 (() 0x0 << 16)

1844 
	#AT91C_TDES_CFBS_32_BIT
 (() 0x1 << 16)

1845 
	#AT91C_TDES_CFBS_16_BIT
 (() 0x2 << 16)

1846 
	#AT91C_TDES_CFBS_8_BIT
 (() 0x3 << 16)

1848 
	#AT91C_TDES_DATRDY
 (() 0x1 << 0)

1849 
	#AT91C_TDES_ENDRX
 (() 0x1 << 1)

1850 
	#AT91C_TDES_ENDTX
 (() 0x1 << 2)

1851 
	#AT91C_TDES_RXBUFF
 (() 0x1 << 3)

1852 
	#AT91C_TDES_TXBUFE
 (() 0x1 << 4)

1853 
	#AT91C_TDES_URAD
 (() 0x1 << 8)

1857 
	#AT91C_TDES_URAT
 (() 0x3 << 12)

1858 
	#AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1859 
	#AT91C_TDES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1860 
	#AT91C_TDES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1861 
	#AT91C_TDES_URAT_WO_REG_READ
 (() 0x3 << 12)

1862 

	)

1868 
	#AT91C_AIC_IVR
 ((
AT91_REG
 *) 0xFFFFF100)

1869 
	#AT91C_AIC_SMR
 ((
AT91_REG
 *) 0xFFFFF000)

1870 
	#AT91C_AIC_FVR
 ((
AT91_REG
 *) 0xFFFFF104)

1871 
	#AT91C_AIC_DCR
 ((
AT91_REG
 *) 0xFFFFF138)

1872 
	#AT91C_AIC_EOICR
 ((
AT91_REG
 *) 0xFFFFF130)

1873 
	#AT91C_AIC_SVR
 ((
AT91_REG
 *) 0xFFFFF080)

1874 
	#AT91C_AIC_FFSR
 ((
AT91_REG
 *) 0xFFFFF148)

1875 
	#AT91C_AIC_ICCR
 ((
AT91_REG
 *) 0xFFFFF128)

1876 
	#AT91C_AIC_ISR
 ((
AT91_REG
 *) 0xFFFFF108)

1877 
	#AT91C_AIC_IMR
 ((
AT91_REG
 *) 0xFFFFF110)

1878 
	#AT91C_AIC_IPR
 ((
AT91_REG
 *) 0xFFFFF10C)

1879 
	#AT91C_AIC_FFER
 ((
AT91_REG
 *) 0xFFFFF140)

1880 
	#AT91C_AIC_IECR
 ((
AT91_REG
 *) 0xFFFFF120)

1881 
	#AT91C_AIC_ISCR
 ((
AT91_REG
 *) 0xFFFFF12C)

1882 
	#AT91C_AIC_FFDR
 ((
AT91_REG
 *) 0xFFFFF144)

1883 
	#AT91C_AIC_CISR
 ((
AT91_REG
 *) 0xFFFFF114)

1884 
	#AT91C_AIC_IDCR
 ((
AT91_REG
 *) 0xFFFFF124)

1885 
	#AT91C_AIC_SPU
 ((
AT91_REG
 *) 0xFFFFF134)

1887 
	#AT91C_DBGU_TCR
 ((
AT91_REG
 *) 0xFFFFF30C)

1888 
	#AT91C_DBGU_RNPR
 ((
AT91_REG
 *) 0xFFFFF310)

1889 
	#AT91C_DBGU_TNPR
 ((
AT91_REG
 *) 0xFFFFF318)

1890 
	#AT91C_DBGU_TPR
 ((
AT91_REG
 *) 0xFFFFF308)

1891 
	#AT91C_DBGU_RPR
 ((
AT91_REG
 *) 0xFFFFF300)

1892 
	#AT91C_DBGU_RCR
 ((
AT91_REG
 *) 0xFFFFF304)

1893 
	#AT91C_DBGU_RNCR
 ((
AT91_REG
 *) 0xFFFFF314)

1894 
	#AT91C_DBGU_PTCR
 ((
AT91_REG
 *) 0xFFFFF320)

1895 
	#AT91C_DBGU_PTSR
 ((
AT91_REG
 *) 0xFFFFF324)

1896 
	#AT91C_DBGU_TNCR
 ((
AT91_REG
 *) 0xFFFFF31C)

1898 
	#AT91C_DBGU_EXID
 ((
AT91_REG
 *) 0xFFFFF244)

1899 
	#AT91C_DBGU_BRGR
 ((
AT91_REG
 *) 0xFFFFF220)

1900 
	#AT91C_DBGU_IDR
 ((
AT91_REG
 *) 0xFFFFF20C)

1901 
	#AT91C_DBGU_CSR
 ((
AT91_REG
 *) 0xFFFFF214)

1902 
	#AT91C_DBGU_CIDR
 ((
AT91_REG
 *) 0xFFFFF240)

1903 
	#AT91C_DBGU_MR
 ((
AT91_REG
 *) 0xFFFFF204)

1904 
	#AT91C_DBGU_IMR
 ((
AT91_REG
 *) 0xFFFFF210)

1905 
	#AT91C_DBGU_CR
 ((
AT91_REG
 *) 0xFFFFF200)

1906 
	#AT91C_DBGU_FNTR
 ((
AT91_REG
 *) 0xFFFFF248)

1907 
	#AT91C_DBGU_THR
 ((
AT91_REG
 *) 0xFFFFF21C)

1908 
	#AT91C_DBGU_RHR
 ((
AT91_REG
 *) 0xFFFFF218)

1909 
	#AT91C_DBGU_IER
 ((
AT91_REG
 *) 0xFFFFF208)

1911 
	#AT91C_PIOA_ODR
 ((
AT91_REG
 *) 0xFFFFF414)

1912 
	#AT91C_PIOA_SODR
 ((
AT91_REG
 *) 0xFFFFF430)

1913 
	#AT91C_PIOA_ISR
 ((
AT91_REG
 *) 0xFFFFF44C)

1914 
	#AT91C_PIOA_ABSR
 ((
AT91_REG
 *) 0xFFFFF478)

1915 
	#AT91C_PIOA_IER
 ((
AT91_REG
 *) 0xFFFFF440)

1916 
	#AT91C_PIOA_PPUDR
 ((
AT91_REG
 *) 0xFFFFF460)

1917 
	#AT91C_PIOA_IMR
 ((
AT91_REG
 *) 0xFFFFF448)

1918 
	#AT91C_PIOA_PER
 ((
AT91_REG
 *) 0xFFFFF400)

1919 
	#AT91C_PIOA_IFDR
 ((
AT91_REG
 *) 0xFFFFF424)

1920 
	#AT91C_PIOA_OWDR
 ((
AT91_REG
 *) 0xFFFFF4A4)

1921 
	#AT91C_PIOA_MDSR
 ((
AT91_REG
 *) 0xFFFFF458)

1922 
	#AT91C_PIOA_IDR
 ((
AT91_REG
 *) 0xFFFFF444)

1923 
	#AT91C_PIOA_ODSR
 ((
AT91_REG
 *) 0xFFFFF438)

1924 
	#AT91C_PIOA_PPUSR
 ((
AT91_REG
 *) 0xFFFFF468)

1925 
	#AT91C_PIOA_OWSR
 ((
AT91_REG
 *) 0xFFFFF4A8)

1926 
	#AT91C_PIOA_BSR
 ((
AT91_REG
 *) 0xFFFFF474)

1927 
	#AT91C_PIOA_OWER
 ((
AT91_REG
 *) 0xFFFFF4A0)

1928 
	#AT91C_PIOA_IFER
 ((
AT91_REG
 *) 0xFFFFF420)

1929 
	#AT91C_PIOA_PDSR
 ((
AT91_REG
 *) 0xFFFFF43C)

1930 
	#AT91C_PIOA_PPUER
 ((
AT91_REG
 *) 0xFFFFF464)

1931 
	#AT91C_PIOA_OSR
 ((
AT91_REG
 *) 0xFFFFF418)

1932 
	#AT91C_PIOA_ASR
 ((
AT91_REG
 *) 0xFFFFF470)

1933 
	#AT91C_PIOA_MDDR
 ((
AT91_REG
 *) 0xFFFFF454)

1934 
	#AT91C_PIOA_CODR
 ((
AT91_REG
 *) 0xFFFFF434)

1935 
	#AT91C_PIOA_MDER
 ((
AT91_REG
 *) 0xFFFFF450)

1936 
	#AT91C_PIOA_PDR
 ((
AT91_REG
 *) 0xFFFFF404)

1937 
	#AT91C_PIOA_IFSR
 ((
AT91_REG
 *) 0xFFFFF428)

1938 
	#AT91C_PIOA_OER
 ((
AT91_REG
 *) 0xFFFFF410)

1939 
	#AT91C_PIOA_PSR
 ((
AT91_REG
 *) 0xFFFFF408)

1941 
	#AT91C_PIOB_OWDR
 ((
AT91_REG
 *) 0xFFFFF6A4)

1942 
	#AT91C_PIOB_MDER
 ((
AT91_REG
 *) 0xFFFFF650)

1943 
	#AT91C_PIOB_PPUSR
 ((
AT91_REG
 *) 0xFFFFF668)

1944 
	#AT91C_PIOB_IMR
 ((
AT91_REG
 *) 0xFFFFF648)

1945 
	#AT91C_PIOB_ASR
 ((
AT91_REG
 *) 0xFFFFF670)

1946 
	#AT91C_PIOB_PPUDR
 ((
AT91_REG
 *) 0xFFFFF660)

1947 
	#AT91C_PIOB_PSR
 ((
AT91_REG
 *) 0xFFFFF608)

1948 
	#AT91C_PIOB_IER
 ((
AT91_REG
 *) 0xFFFFF640)

1949 
	#AT91C_PIOB_CODR
 ((
AT91_REG
 *) 0xFFFFF634)

1950 
	#AT91C_PIOB_OWER
 ((
AT91_REG
 *) 0xFFFFF6A0)

1951 
	#AT91C_PIOB_ABSR
 ((
AT91_REG
 *) 0xFFFFF678)

1952 
	#AT91C_PIOB_IFDR
 ((
AT91_REG
 *) 0xFFFFF624)

1953 
	#AT91C_PIOB_PDSR
 ((
AT91_REG
 *) 0xFFFFF63C)

1954 
	#AT91C_PIOB_IDR
 ((
AT91_REG
 *) 0xFFFFF644)

1955 
	#AT91C_PIOB_OWSR
 ((
AT91_REG
 *) 0xFFFFF6A8)

1956 
	#AT91C_PIOB_PDR
 ((
AT91_REG
 *) 0xFFFFF604)

1957 
	#AT91C_PIOB_ODR
 ((
AT91_REG
 *) 0xFFFFF614)

1958 
	#AT91C_PIOB_IFSR
 ((
AT91_REG
 *) 0xFFFFF628)

1959 
	#AT91C_PIOB_PPUER
 ((
AT91_REG
 *) 0xFFFFF664)

1960 
	#AT91C_PIOB_SODR
 ((
AT91_REG
 *) 0xFFFFF630)

1961 
	#AT91C_PIOB_ISR
 ((
AT91_REG
 *) 0xFFFFF64C)

1962 
	#AT91C_PIOB_ODSR
 ((
AT91_REG
 *) 0xFFFFF638)

1963 
	#AT91C_PIOB_OSR
 ((
AT91_REG
 *) 0xFFFFF618)

1964 
	#AT91C_PIOB_MDSR
 ((
AT91_REG
 *) 0xFFFFF658)

1965 
	#AT91C_PIOB_IFER
 ((
AT91_REG
 *) 0xFFFFF620)

1966 
	#AT91C_PIOB_BSR
 ((
AT91_REG
 *) 0xFFFFF674)

1967 
	#AT91C_PIOB_MDDR
 ((
AT91_REG
 *) 0xFFFFF654)

1968 
	#AT91C_PIOB_OER
 ((
AT91_REG
 *) 0xFFFFF610)

1969 
	#AT91C_PIOB_PER
 ((
AT91_REG
 *) 0xFFFFF600)

1971 
	#AT91C_CKGR_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1972 
	#AT91C_CKGR_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1973 
	#AT91C_CKGR_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1975 
	#AT91C_PMC_IDR
 ((
AT91_REG
 *) 0xFFFFFC64)

1976 
	#AT91C_PMC_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1977 
	#AT91C_PMC_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1978 
	#AT91C_PMC_PCER
 ((
AT91_REG
 *) 0xFFFFFC10)

1979 
	#AT91C_PMC_PCKR
 ((
AT91_REG
 *) 0xFFFFFC40)

1980 
	#AT91C_PMC_MCKR
 ((
AT91_REG
 *) 0xFFFFFC30)

1981 
	#AT91C_PMC_SCDR
 ((
AT91_REG
 *) 0xFFFFFC04)

1982 
	#AT91C_PMC_PCDR
 ((
AT91_REG
 *) 0xFFFFFC14)

1983 
	#AT91C_PMC_SCSR
 ((
AT91_REG
 *) 0xFFFFFC08)

1984 
	#AT91C_PMC_PCSR
 ((
AT91_REG
 *) 0xFFFFFC18)

1985 
	#AT91C_PMC_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1986 
	#AT91C_PMC_SCER
 ((
AT91_REG
 *) 0xFFFFFC00)

1987 
	#AT91C_PMC_IMR
 ((
AT91_REG
 *) 0xFFFFFC6C)

1988 
	#AT91C_PMC_IER
 ((
AT91_REG
 *) 0xFFFFFC60)

1989 
	#AT91C_PMC_SR
 ((
AT91_REG
 *) 0xFFFFFC68)

1991 
	#AT91C_RSTC_RCR
 ((
AT91_REG
 *) 0xFFFFFD00)

1992 
	#AT91C_RSTC_RMR
 ((
AT91_REG
 *) 0xFFFFFD08)

1993 
	#AT91C_RSTC_RSR
 ((
AT91_REG
 *) 0xFFFFFD04)

1995 
	#AT91C_RTTC_RTSR
 ((
AT91_REG
 *) 0xFFFFFD2C)

1996 
	#AT91C_RTTC_RTMR
 ((
AT91_REG
 *) 0xFFFFFD20)

1997 
	#AT91C_RTTC_RTVR
 ((
AT91_REG
 *) 0xFFFFFD28)

1998 
	#AT91C_RTTC_RTAR
 ((
AT91_REG
 *) 0xFFFFFD24)

2000 
	#AT91C_PITC_PIVR
 ((
AT91_REG
 *) 0xFFFFFD38)

2001 
	#AT91C_PITC_PISR
 ((
AT91_REG
 *) 0xFFFFFD34)

2002 
	#AT91C_PITC_PIIR
 ((
AT91_REG
 *) 0xFFFFFD3C)

2003 
	#AT91C_PITC_PIMR
 ((
AT91_REG
 *) 0xFFFFFD30)

2005 
	#AT91C_WDTC_WDCR
 ((
AT91_REG
 *) 0xFFFFFD40)

2006 
	#AT91C_WDTC_WDSR
 ((
AT91_REG
 *) 0xFFFFFD48)

2007 
	#AT91C_WDTC_WDMR
 ((
AT91_REG
 *) 0xFFFFFD44)

2009 
	#AT91C_VREG_MR
 ((
AT91_REG
 *) 0xFFFFFD60)

2011 
	#AT91C_MC_ASR
 ((
AT91_REG
 *) 0xFFFFFF04)

2012 
	#AT91C_MC_RCR
 ((
AT91_REG
 *) 0xFFFFFF00)

2013 
	#AT91C_MC_FCR
 ((
AT91_REG
 *) 0xFFFFFF64)

2014 
	#AT91C_MC_AASR
 ((
AT91_REG
 *) 0xFFFFFF08)

2015 
	#AT91C_MC_FSR
 ((
AT91_REG
 *) 0xFFFFFF68)

2016 
	#AT91C_MC_FMR
 ((
AT91_REG
 *) 0xFFFFFF60)

2018 
	#AT91C_SPI1_PTCR
 ((
AT91_REG
 *) 0xFFFE4120)

2019 
	#AT91C_SPI1_RPR
 ((
AT91_REG
 *) 0xFFFE4100)

2020 
	#AT91C_SPI1_TNCR
 ((
AT91_REG
 *) 0xFFFE411C)

2021 
	#AT91C_SPI1_TPR
 ((
AT91_REG
 *) 0xFFFE4108)

2022 
	#AT91C_SPI1_TNPR
 ((
AT91_REG
 *) 0xFFFE4118)

2023 
	#AT91C_SPI1_TCR
 ((
AT91_REG
 *) 0xFFFE410C)

2024 
	#AT91C_SPI1_RCR
 ((
AT91_REG
 *) 0xFFFE4104)

2025 
	#AT91C_SPI1_RNPR
 ((
AT91_REG
 *) 0xFFFE4110)

2026 
	#AT91C_SPI1_RNCR
 ((
AT91_REG
 *) 0xFFFE4114)

2027 
	#AT91C_SPI1_PTSR
 ((
AT91_REG
 *) 0xFFFE4124)

2029 
	#AT91C_SPI1_IMR
 ((
AT91_REG
 *) 0xFFFE401C)

2030 
	#AT91C_SPI1_IER
 ((
AT91_REG
 *) 0xFFFE4014)

2031 
	#AT91C_SPI1_MR
 ((
AT91_REG
 *) 0xFFFE4004)

2032 
	#AT91C_SPI1_RDR
 ((
AT91_REG
 *) 0xFFFE4008)

2033 
	#AT91C_SPI1_IDR
 ((
AT91_REG
 *) 0xFFFE4018)

2034 
	#AT91C_SPI1_SR
 ((
AT91_REG
 *) 0xFFFE4010)

2035 
	#AT91C_SPI1_TDR
 ((
AT91_REG
 *) 0xFFFE400C)

2036 
	#AT91C_SPI1_CR
 ((
AT91_REG
 *) 0xFFFE4000)

2037 
	#AT91C_SPI1_CSR
 ((
AT91_REG
 *) 0xFFFE4030)

2039 
	#AT91C_SPI0_PTCR
 ((
AT91_REG
 *) 0xFFFE0120)

2040 
	#AT91C_SPI0_TPR
 ((
AT91_REG
 *) 0xFFFE0108)

2041 
	#AT91C_SPI0_TCR
 ((
AT91_REG
 *) 0xFFFE010C)

2042 
	#AT91C_SPI0_RCR
 ((
AT91_REG
 *) 0xFFFE0104)

2043 
	#AT91C_SPI0_PTSR
 ((
AT91_REG
 *) 0xFFFE0124)

2044 
	#AT91C_SPI0_RNPR
 ((
AT91_REG
 *) 0xFFFE0110)

2045 
	#AT91C_SPI0_RPR
 ((
AT91_REG
 *) 0xFFFE0100)

2046 
	#AT91C_SPI0_TNCR
 ((
AT91_REG
 *) 0xFFFE011C)

2047 
	#AT91C_SPI0_RNCR
 ((
AT91_REG
 *) 0xFFFE0114)

2048 
	#AT91C_SPI0_TNPR
 ((
AT91_REG
 *) 0xFFFE0118)

2050 
	#AT91C_SPI0_IER
 ((
AT91_REG
 *) 0xFFFE0014)

2051 
	#AT91C_SPI0_SR
 ((
AT91_REG
 *) 0xFFFE0010)

2052 
	#AT91C_SPI0_IDR
 ((
AT91_REG
 *) 0xFFFE0018)

2053 
	#AT91C_SPI0_CR
 ((
AT91_REG
 *) 0xFFFE0000)

2054 
	#AT91C_SPI0_MR
 ((
AT91_REG
 *) 0xFFFE0004)

2055 
	#AT91C_SPI0_IMR
 ((
AT91_REG
 *) 0xFFFE001C)

2056 
	#AT91C_SPI0_TDR
 ((
AT91_REG
 *) 0xFFFE000C)

2057 
	#AT91C_SPI0_RDR
 ((
AT91_REG
 *) 0xFFFE0008)

2058 
	#AT91C_SPI0_CSR
 ((
AT91_REG
 *) 0xFFFE0030)

2060 
	#AT91C_US1_RNCR
 ((
AT91_REG
 *) 0xFFFC4114)

2061 
	#AT91C_US1_PTCR
 ((
AT91_REG
 *) 0xFFFC4120)

2062 
	#AT91C_US1_TCR
 ((
AT91_REG
 *) 0xFFFC410C)

2063 
	#AT91C_US1_PTSR
 ((
AT91_REG
 *) 0xFFFC4124)

2064 
	#AT91C_US1_TNPR
 ((
AT91_REG
 *) 0xFFFC4118)

2065 
	#AT91C_US1_RCR
 ((
AT91_REG
 *) 0xFFFC4104)

2066 
	#AT91C_US1_RNPR
 ((
AT91_REG
 *) 0xFFFC4110)

2067 
	#AT91C_US1_RPR
 ((
AT91_REG
 *) 0xFFFC4100)

2068 
	#AT91C_US1_TNCR
 ((
AT91_REG
 *) 0xFFFC411C)

2069 
	#AT91C_US1_TPR
 ((
AT91_REG
 *) 0xFFFC4108)

2071 
	#AT91C_US1_IF
 ((
AT91_REG
 *) 0xFFFC404C)

2072 
	#AT91C_US1_NER
 ((
AT91_REG
 *) 0xFFFC4044)

2073 
	#AT91C_US1_RTOR
 ((
AT91_REG
 *) 0xFFFC4024)

2074 
	#AT91C_US1_CSR
 ((
AT91_REG
 *) 0xFFFC4014)

2075 
	#AT91C_US1_IDR
 ((
AT91_REG
 *) 0xFFFC400C)

2076 
	#AT91C_US1_IER
 ((
AT91_REG
 *) 0xFFFC4008)

2077 
	#AT91C_US1_THR
 ((
AT91_REG
 *) 0xFFFC401C)

2078 
	#AT91C_US1_TTGR
 ((
AT91_REG
 *) 0xFFFC4028)

2079 
	#AT91C_US1_RHR
 ((
AT91_REG
 *) 0xFFFC4018)

2080 
	#AT91C_US1_BRGR
 ((
AT91_REG
 *) 0xFFFC4020)

2081 
	#AT91C_US1_IMR
 ((
AT91_REG
 *) 0xFFFC4010)

2082 
	#AT91C_US1_FIDI
 ((
AT91_REG
 *) 0xFFFC4040)

2083 
	#AT91C_US1_CR
 ((
AT91_REG
 *) 0xFFFC4000)

2084 
	#AT91C_US1_MR
 ((
AT91_REG
 *) 0xFFFC4004)

2086 
	#AT91C_US0_TNPR
 ((
AT91_REG
 *) 0xFFFC0118)

2087 
	#AT91C_US0_RNPR
 ((
AT91_REG
 *) 0xFFFC0110)

2088 
	#AT91C_US0_TCR
 ((
AT91_REG
 *) 0xFFFC010C)

2089 
	#AT91C_US0_PTCR
 ((
AT91_REG
 *) 0xFFFC0120)

2090 
	#AT91C_US0_PTSR
 ((
AT91_REG
 *) 0xFFFC0124)

2091 
	#AT91C_US0_TNCR
 ((
AT91_REG
 *) 0xFFFC011C)

2092 
	#AT91C_US0_TPR
 ((
AT91_REG
 *) 0xFFFC0108)

2093 
	#AT91C_US0_RCR
 ((
AT91_REG
 *) 0xFFFC0104)

2094 
	#AT91C_US0_RPR
 ((
AT91_REG
 *) 0xFFFC0100)

2095 
	#AT91C_US0_RNCR
 ((
AT91_REG
 *) 0xFFFC0114)

2097 
	#AT91C_US0_BRGR
 ((
AT91_REG
 *) 0xFFFC0020)

2098 
	#AT91C_US0_NER
 ((
AT91_REG
 *) 0xFFFC0044)

2099 
	#AT91C_US0_CR
 ((
AT91_REG
 *) 0xFFFC0000)

2100 
	#AT91C_US0_IMR
 ((
AT91_REG
 *) 0xFFFC0010)

2101 
	#AT91C_US0_FIDI
 ((
AT91_REG
 *) 0xFFFC0040)

2102 
	#AT91C_US0_TTGR
 ((
AT91_REG
 *) 0xFFFC0028)

2103 
	#AT91C_US0_MR
 ((
AT91_REG
 *) 0xFFFC0004)

2104 
	#AT91C_US0_RTOR
 ((
AT91_REG
 *) 0xFFFC0024)

2105 
	#AT91C_US0_CSR
 ((
AT91_REG
 *) 0xFFFC0014)

2106 
	#AT91C_US0_RHR
 ((
AT91_REG
 *) 0xFFFC0018)

2107 
	#AT91C_US0_IDR
 ((
AT91_REG
 *) 0xFFFC000C)

2108 
	#AT91C_US0_THR
 ((
AT91_REG
 *) 0xFFFC001C)

2109 
	#AT91C_US0_IF
 ((
AT91_REG
 *) 0xFFFC004C)

2110 
	#AT91C_US0_IER
 ((
AT91_REG
 *) 0xFFFC0008)

2112 
	#AT91C_SSC_TNCR
 ((
AT91_REG
 *) 0xFFFD411C)

2113 
	#AT91C_SSC_RPR
 ((
AT91_REG
 *) 0xFFFD4100)

2114 
	#AT91C_SSC_RNCR
 ((
AT91_REG
 *) 0xFFFD4114)

2115 
	#AT91C_SSC_TPR
 ((
AT91_REG
 *) 0xFFFD4108)

2116 
	#AT91C_SSC_PTCR
 ((
AT91_REG
 *) 0xFFFD4120)

2117 
	#AT91C_SSC_TCR
 ((
AT91_REG
 *) 0xFFFD410C)

2118 
	#AT91C_SSC_RCR
 ((
AT91_REG
 *) 0xFFFD4104)

2119 
	#AT91C_SSC_RNPR
 ((
AT91_REG
 *) 0xFFFD4110)

2120 
	#AT91C_SSC_TNPR
 ((
AT91_REG
 *) 0xFFFD4118)

2121 
	#AT91C_SSC_PTSR
 ((
AT91_REG
 *) 0xFFFD4124)

2123 
	#AT91C_SSC_RHR
 ((
AT91_REG
 *) 0xFFFD4020)

2124 
	#AT91C_SSC_RSHR
 ((
AT91_REG
 *) 0xFFFD4030)

2125 
	#AT91C_SSC_TFMR
 ((
AT91_REG
 *) 0xFFFD401C)

2126 
	#AT91C_SSC_IDR
 ((
AT91_REG
 *) 0xFFFD4048)

2127 
	#AT91C_SSC_THR
 ((
AT91_REG
 *) 0xFFFD4024)

2128 
	#AT91C_SSC_RCMR
 ((
AT91_REG
 *) 0xFFFD4010)

2129 
	#AT91C_SSC_IER
 ((
AT91_REG
 *) 0xFFFD4044)

2130 
	#AT91C_SSC_TSHR
 ((
AT91_REG
 *) 0xFFFD4034)

2131 
	#AT91C_SSC_SR
 ((
AT91_REG
 *) 0xFFFD4040)

2132 
	#AT91C_SSC_CMR
 ((
AT91_REG
 *) 0xFFFD4004)

2133 
	#AT91C_SSC_TCMR
 ((
AT91_REG
 *) 0xFFFD4018)

2134 
	#AT91C_SSC_CR
 ((
AT91_REG
 *) 0xFFFD4000)

2135 
	#AT91C_SSC_IMR
 ((
AT91_REG
 *) 0xFFFD404C)

2136 
	#AT91C_SSC_RFMR
 ((
AT91_REG
 *) 0xFFFD4014)

2138 
	#AT91C_TWI_IER
 ((
AT91_REG
 *) 0xFFFB8024)

2139 
	#AT91C_TWI_CR
 ((
AT91_REG
 *) 0xFFFB8000)

2140 
	#AT91C_TWI_SR
 ((
AT91_REG
 *) 0xFFFB8020)

2141 
	#AT91C_TWI_IMR
 ((
AT91_REG
 *) 0xFFFB802C)

2142 
	#AT91C_TWI_THR
 ((
AT91_REG
 *) 0xFFFB8034)

2143 
	#AT91C_TWI_IDR
 ((
AT91_REG
 *) 0xFFFB8028)

2144 
	#AT91C_TWI_IADR
 ((
AT91_REG
 *) 0xFFFB800C)

2145 
	#AT91C_TWI_MMR
 ((
AT91_REG
 *) 0xFFFB8004)

2146 
	#AT91C_TWI_CWGR
 ((
AT91_REG
 *) 0xFFFB8010)

2147 
	#AT91C_TWI_RHR
 ((
AT91_REG
 *) 0xFFFB8030)

2149 
	#AT91C_PWMC_CH3_CUPDR
 ((
AT91_REG
 *) 0xFFFCC270)

2150 
	#AT91C_PWMC_CH3_Re£rved
 ((
AT91_REG
 *) 0xFFFCC274)

2151 
	#AT91C_PWMC_CH3_CPRDR
 ((
AT91_REG
 *) 0xFFFCC268)

2152 
	#AT91C_PWMC_CH3_CDTYR
 ((
AT91_REG
 *) 0xFFFCC264)

2153 
	#AT91C_PWMC_CH3_CCNTR
 ((
AT91_REG
 *) 0xFFFCC26C)

2154 
	#AT91C_PWMC_CH3_CMR
 ((
AT91_REG
 *) 0xFFFCC260)

2156 
	#AT91C_PWMC_CH2_Re£rved
 ((
AT91_REG
 *) 0xFFFCC254)

2157 
	#AT91C_PWMC_CH2_CMR
 ((
AT91_REG
 *) 0xFFFCC240)

2158 
	#AT91C_PWMC_CH2_CCNTR
 ((
AT91_REG
 *) 0xFFFCC24C)

2159 
	#AT91C_PWMC_CH2_CPRDR
 ((
AT91_REG
 *) 0xFFFCC248)

2160 
	#AT91C_PWMC_CH2_CUPDR
 ((
AT91_REG
 *) 0xFFFCC250)

2161 
	#AT91C_PWMC_CH2_CDTYR
 ((
AT91_REG
 *) 0xFFFCC244)

2163 
	#AT91C_PWMC_CH1_Re£rved
 ((
AT91_REG
 *) 0xFFFCC234)

2164 
	#AT91C_PWMC_CH1_CUPDR
 ((
AT91_REG
 *) 0xFFFCC230)

2165 
	#AT91C_PWMC_CH1_CPRDR
 ((
AT91_REG
 *) 0xFFFCC228)

2166 
	#AT91C_PWMC_CH1_CCNTR
 ((
AT91_REG
 *) 0xFFFCC22C)

2167 
	#AT91C_PWMC_CH1_CDTYR
 ((
AT91_REG
 *) 0xFFFCC224)

2168 
	#AT91C_PWMC_CH1_CMR
 ((
AT91_REG
 *) 0xFFFCC220)

2170 
	#AT91C_PWMC_CH0_Re£rved
 ((
AT91_REG
 *) 0xFFFCC214)

2171 
	#AT91C_PWMC_CH0_CPRDR
 ((
AT91_REG
 *) 0xFFFCC208)

2172 
	#AT91C_PWMC_CH0_CDTYR
 ((
AT91_REG
 *) 0xFFFCC204)

2173 
	#AT91C_PWMC_CH0_CMR
 ((
AT91_REG
 *) 0xFFFCC200)

2174 
	#AT91C_PWMC_CH0_CUPDR
 ((
AT91_REG
 *) 0xFFFCC210)

2175 
	#AT91C_PWMC_CH0_CCNTR
 ((
AT91_REG
 *) 0xFFFCC20C)

2177 
	#AT91C_PWMC_IDR
 ((
AT91_REG
 *) 0xFFFCC014)

2178 
	#AT91C_PWMC_DIS
 ((
AT91_REG
 *) 0xFFFCC008)

2179 
	#AT91C_PWMC_IER
 ((
AT91_REG
 *) 0xFFFCC010)

2180 
	#AT91C_PWMC_VR
 ((
AT91_REG
 *) 0xFFFCC0FC)

2181 
	#AT91C_PWMC_ISR
 ((
AT91_REG
 *) 0xFFFCC01C)

2182 
	#AT91C_PWMC_SR
 ((
AT91_REG
 *) 0xFFFCC00C)

2183 
	#AT91C_PWMC_IMR
 ((
AT91_REG
 *) 0xFFFCC018)

2184 
	#AT91C_PWMC_MR
 ((
AT91_REG
 *) 0xFFFCC000)

2185 
	#AT91C_PWMC_ENA
 ((
AT91_REG
 *) 0xFFFCC004)

2187 
	#AT91C_UDP_IMR
 ((
AT91_REG
 *) 0xFFFB0018)

2188 
	#AT91C_UDP_FADDR
 ((
AT91_REG
 *) 0xFFFB0008)

2189 
	#AT91C_UDP_NUM
 ((
AT91_REG
 *) 0xFFFB0000)

2190 
	#AT91C_UDP_FDR
 ((
AT91_REG
 *) 0xFFFB0050)

2191 
	#AT91C_UDP_ISR
 ((
AT91_REG
 *) 0xFFFB001C)

2192 
	#AT91C_UDP_CSR
 ((
AT91_REG
 *) 0xFFFB0030)

2193 
	#AT91C_UDP_IDR
 ((
AT91_REG
 *) 0xFFFB0014)

2194 
	#AT91C_UDP_ICR
 ((
AT91_REG
 *) 0xFFFB0020)

2195 
	#AT91C_UDP_RSTEP
 ((
AT91_REG
 *) 0xFFFB0028)

2196 
	#AT91C_UDP_TXVC
 ((
AT91_REG
 *) 0xFFFB0074)

2197 
	#AT91C_UDP_GLBSTATE
 ((
AT91_REG
 *) 0xFFFB0004)

2198 
	#AT91C_UDP_IER
 ((
AT91_REG
 *) 0xFFFB0010)

2200 
	#AT91C_TC0_SR
 ((
AT91_REG
 *) 0xFFFA0020)

2201 
	#AT91C_TC0_RC
 ((
AT91_REG
 *) 0xFFFA001C)

2202 
	#AT91C_TC0_RB
 ((
AT91_REG
 *) 0xFFFA0018)

2203 
	#AT91C_TC0_CCR
 ((
AT91_REG
 *) 0xFFFA0000)

2204 
	#AT91C_TC0_CMR
 ((
AT91_REG
 *) 0xFFFA0004)

2205 
	#AT91C_TC0_IER
 ((
AT91_REG
 *) 0xFFFA0024)

2206 
	#AT91C_TC0_RA
 ((
AT91_REG
 *) 0xFFFA0014)

2207 
	#AT91C_TC0_IDR
 ((
AT91_REG
 *) 0xFFFA0028)

2208 
	#AT91C_TC0_CV
 ((
AT91_REG
 *) 0xFFFA0010)

2209 
	#AT91C_TC0_IMR
 ((
AT91_REG
 *) 0xFFFA002C)

2211 
	#AT91C_TC1_RB
 ((
AT91_REG
 *) 0xFFFA0058)

2212 
	#AT91C_TC1_CCR
 ((
AT91_REG
 *) 0xFFFA0040)

2213 
	#AT91C_TC1_IER
 ((
AT91_REG
 *) 0xFFFA0064)

2214 
	#AT91C_TC1_IDR
 ((
AT91_REG
 *) 0xFFFA0068)

2215 
	#AT91C_TC1_SR
 ((
AT91_REG
 *) 0xFFFA0060)

2216 
	#AT91C_TC1_CMR
 ((
AT91_REG
 *) 0xFFFA0044)

2217 
	#AT91C_TC1_RA
 ((
AT91_REG
 *) 0xFFFA0054)

2218 
	#AT91C_TC1_RC
 ((
AT91_REG
 *) 0xFFFA005C)

2219 
	#AT91C_TC1_IMR
 ((
AT91_REG
 *) 0xFFFA006C)

2220 
	#AT91C_TC1_CV
 ((
AT91_REG
 *) 0xFFFA0050)

2222 
	#AT91C_TC2_CMR
 ((
AT91_REG
 *) 0xFFFA0084)

2223 
	#AT91C_TC2_CCR
 ((
AT91_REG
 *) 0xFFFA0080)

2224 
	#AT91C_TC2_CV
 ((
AT91_REG
 *) 0xFFFA0090)

2225 
	#AT91C_TC2_RA
 ((
AT91_REG
 *) 0xFFFA0094)

2226 
	#AT91C_TC2_RB
 ((
AT91_REG
 *) 0xFFFA0098)

2227 
	#AT91C_TC2_IDR
 ((
AT91_REG
 *) 0xFFFA00A8)

2228 
	#AT91C_TC2_IMR
 ((
AT91_REG
 *) 0xFFFA00AC)

2229 
	#AT91C_TC2_RC
 ((
AT91_REG
 *) 0xFFFA009C)

2230 
	#AT91C_TC2_IER
 ((
AT91_REG
 *) 0xFFFA00A4)

2231 
	#AT91C_TC2_SR
 ((
AT91_REG
 *) 0xFFFA00A0)

2233 
	#AT91C_TCB_BMR
 ((
AT91_REG
 *) 0xFFFA00C4)

2234 
	#AT91C_TCB_BCR
 ((
AT91_REG
 *) 0xFFFA00C0)

2236 
	#AT91C_CAN_MB0_MDL
 ((
AT91_REG
 *) 0xFFFD0214)

2237 
	#AT91C_CAN_MB0_MAM
 ((
AT91_REG
 *) 0xFFFD0204)

2238 
	#AT91C_CAN_MB0_MCR
 ((
AT91_REG
 *) 0xFFFD021C)

2239 
	#AT91C_CAN_MB0_MID
 ((
AT91_REG
 *) 0xFFFD0208)

2240 
	#AT91C_CAN_MB0_MSR
 ((
AT91_REG
 *) 0xFFFD0210)

2241 
	#AT91C_CAN_MB0_MFID
 ((
AT91_REG
 *) 0xFFFD020C)

2242 
	#AT91C_CAN_MB0_MDH
 ((
AT91_REG
 *) 0xFFFD0218)

2243 
	#AT91C_CAN_MB0_MMR
 ((
AT91_REG
 *) 0xFFFD0200)

2245 
	#AT91C_CAN_MB1_MDL
 ((
AT91_REG
 *) 0xFFFD0234)

2246 
	#AT91C_CAN_MB1_MID
 ((
AT91_REG
 *) 0xFFFD0228)

2247 
	#AT91C_CAN_MB1_MMR
 ((
AT91_REG
 *) 0xFFFD0220)

2248 
	#AT91C_CAN_MB1_MSR
 ((
AT91_REG
 *) 0xFFFD0230)

2249 
	#AT91C_CAN_MB1_MAM
 ((
AT91_REG
 *) 0xFFFD0224)

2250 
	#AT91C_CAN_MB1_MDH
 ((
AT91_REG
 *) 0xFFFD0238)

2251 
	#AT91C_CAN_MB1_MCR
 ((
AT91_REG
 *) 0xFFFD023C)

2252 
	#AT91C_CAN_MB1_MFID
 ((
AT91_REG
 *) 0xFFFD022C)

2254 
	#AT91C_CAN_MB2_MCR
 ((
AT91_REG
 *) 0xFFFD025C)

2255 
	#AT91C_CAN_MB2_MDH
 ((
AT91_REG
 *) 0xFFFD0258)

2256 
	#AT91C_CAN_MB2_MID
 ((
AT91_REG
 *) 0xFFFD0248)

2257 
	#AT91C_CAN_MB2_MDL
 ((
AT91_REG
 *) 0xFFFD0254)

2258 
	#AT91C_CAN_MB2_MMR
 ((
AT91_REG
 *) 0xFFFD0240)

2259 
	#AT91C_CAN_MB2_MAM
 ((
AT91_REG
 *) 0xFFFD0244)

2260 
	#AT91C_CAN_MB2_MFID
 ((
AT91_REG
 *) 0xFFFD024C)

2261 
	#AT91C_CAN_MB2_MSR
 ((
AT91_REG
 *) 0xFFFD0250)

2263 
	#AT91C_CAN_MB3_MFID
 ((
AT91_REG
 *) 0xFFFD026C)

2264 
	#AT91C_CAN_MB3_MAM
 ((
AT91_REG
 *) 0xFFFD0264)

2265 
	#AT91C_CAN_MB3_MID
 ((
AT91_REG
 *) 0xFFFD0268)

2266 
	#AT91C_CAN_MB3_MCR
 ((
AT91_REG
 *) 0xFFFD027C)

2267 
	#AT91C_CAN_MB3_MMR
 ((
AT91_REG
 *) 0xFFFD0260)

2268 
	#AT91C_CAN_MB3_MSR
 ((
AT91_REG
 *) 0xFFFD0270)

2269 
	#AT91C_CAN_MB3_MDL
 ((
AT91_REG
 *) 0xFFFD0274)

2270 
	#AT91C_CAN_MB3_MDH
 ((
AT91_REG
 *) 0xFFFD0278)

2272 
	#AT91C_CAN_MB4_MID
 ((
AT91_REG
 *) 0xFFFD0288)

2273 
	#AT91C_CAN_MB4_MMR
 ((
AT91_REG
 *) 0xFFFD0280)

2274 
	#AT91C_CAN_MB4_MDH
 ((
AT91_REG
 *) 0xFFFD0298)

2275 
	#AT91C_CAN_MB4_MFID
 ((
AT91_REG
 *) 0xFFFD028C)

2276 
	#AT91C_CAN_MB4_MSR
 ((
AT91_REG
 *) 0xFFFD0290)

2277 
	#AT91C_CAN_MB4_MCR
 ((
AT91_REG
 *) 0xFFFD029C)

2278 
	#AT91C_CAN_MB4_MDL
 ((
AT91_REG
 *) 0xFFFD0294)

2279 
	#AT91C_CAN_MB4_MAM
 ((
AT91_REG
 *) 0xFFFD0284)

2281 
	#AT91C_CAN_MB5_MSR
 ((
AT91_REG
 *) 0xFFFD02B0)

2282 
	#AT91C_CAN_MB5_MCR
 ((
AT91_REG
 *) 0xFFFD02BC)

2283 
	#AT91C_CAN_MB5_MFID
 ((
AT91_REG
 *) 0xFFFD02AC)

2284 
	#AT91C_CAN_MB5_MDH
 ((
AT91_REG
 *) 0xFFFD02B8)

2285 
	#AT91C_CAN_MB5_MID
 ((
AT91_REG
 *) 0xFFFD02A8)

2286 
	#AT91C_CAN_MB5_MMR
 ((
AT91_REG
 *) 0xFFFD02A0)

2287 
	#AT91C_CAN_MB5_MDL
 ((
AT91_REG
 *) 0xFFFD02B4)

2288 
	#AT91C_CAN_MB5_MAM
 ((
AT91_REG
 *) 0xFFFD02A4)

2290 
	#AT91C_CAN_MB6_MFID
 ((
AT91_REG
 *) 0xFFFD02CC)

2291 
	#AT91C_CAN_MB6_MID
 ((
AT91_REG
 *) 0xFFFD02C8)

2292 
	#AT91C_CAN_MB6_MAM
 ((
AT91_REG
 *) 0xFFFD02C4)

2293 
	#AT91C_CAN_MB6_MSR
 ((
AT91_REG
 *) 0xFFFD02D0)

2294 
	#AT91C_CAN_MB6_MDL
 ((
AT91_REG
 *) 0xFFFD02D4)

2295 
	#AT91C_CAN_MB6_MCR
 ((
AT91_REG
 *) 0xFFFD02DC)

2296 
	#AT91C_CAN_MB6_MDH
 ((
AT91_REG
 *) 0xFFFD02D8)

2297 
	#AT91C_CAN_MB6_MMR
 ((
AT91_REG
 *) 0xFFFD02C0)

2299 
	#AT91C_CAN_MB7_MCR
 ((
AT91_REG
 *) 0xFFFD02FC)

2300 
	#AT91C_CAN_MB7_MDH
 ((
AT91_REG
 *) 0xFFFD02F8)

2301 
	#AT91C_CAN_MB7_MFID
 ((
AT91_REG
 *) 0xFFFD02EC)

2302 
	#AT91C_CAN_MB7_MDL
 ((
AT91_REG
 *) 0xFFFD02F4)

2303 
	#AT91C_CAN_MB7_MID
 ((
AT91_REG
 *) 0xFFFD02E8)

2304 
	#AT91C_CAN_MB7_MMR
 ((
AT91_REG
 *) 0xFFFD02E0)

2305 
	#AT91C_CAN_MB7_MAM
 ((
AT91_REG
 *) 0xFFFD02E4)

2306 
	#AT91C_CAN_MB7_MSR
 ((
AT91_REG
 *) 0xFFFD02F0)

2308 
	#AT91C_CAN_TCR
 ((
AT91_REG
 *) 0xFFFD0024)

2309 
	#AT91C_CAN_IMR
 ((
AT91_REG
 *) 0xFFFD000C)

2310 
	#AT91C_CAN_IER
 ((
AT91_REG
 *) 0xFFFD0004)

2311 
	#AT91C_CAN_ECR
 ((
AT91_REG
 *) 0xFFFD0020)

2312 
	#AT91C_CAN_TIMESTP
 ((
AT91_REG
 *) 0xFFFD001C)

2313 
	#AT91C_CAN_MR
 ((
AT91_REG
 *) 0xFFFD0000)

2314 
	#AT91C_CAN_IDR
 ((
AT91_REG
 *) 0xFFFD0008)

2315 
	#AT91C_CAN_ACR
 ((
AT91_REG
 *) 0xFFFD0028)

2316 
	#AT91C_CAN_TIM
 ((
AT91_REG
 *) 0xFFFD0018)

2317 
	#AT91C_CAN_SR
 ((
AT91_REG
 *) 0xFFFD0010)

2318 
	#AT91C_CAN_BR
 ((
AT91_REG
 *) 0xFFFD0014)

2319 
	#AT91C_CAN_VR
 ((
AT91_REG
 *) 0xFFFD00FC)

2321 
	#AT91C_EMAC_ISR
 ((
AT91_REG
 *) 0xFFFDC024)

2322 
	#AT91C_EMAC_SA4H
 ((
AT91_REG
 *) 0xFFFDC0B4)

2323 
	#AT91C_EMAC_SA1L
 ((
AT91_REG
 *) 0xFFFDC098)

2324 
	#AT91C_EMAC_ELE
 ((
AT91_REG
 *) 0xFFFDC078)

2325 
	#AT91C_EMAC_LCOL
 ((
AT91_REG
 *) 0xFFFDC05C)

2326 
	#AT91C_EMAC_RLE
 ((
AT91_REG
 *) 0xFFFDC088)

2327 
	#AT91C_EMAC_WOL
 ((
AT91_REG
 *) 0xFFFDC0C4)

2328 
	#AT91C_EMAC_DTF
 ((
AT91_REG
 *) 0xFFFDC058)

2329 
	#AT91C_EMAC_TUND
 ((
AT91_REG
 *) 0xFFFDC064)

2330 
	#AT91C_EMAC_NCR
 ((
AT91_REG
 *) 0xFFFDC000)

2331 
	#AT91C_EMAC_SA4L
 ((
AT91_REG
 *) 0xFFFDC0B0)

2332 
	#AT91C_EMAC_RSR
 ((
AT91_REG
 *) 0xFFFDC020)

2333 
	#AT91C_EMAC_SA3L
 ((
AT91_REG
 *) 0xFFFDC0A8)

2334 
	#AT91C_EMAC_TSR
 ((
AT91_REG
 *) 0xFFFDC014)

2335 
	#AT91C_EMAC_IDR
 ((
AT91_REG
 *) 0xFFFDC02C)

2336 
	#AT91C_EMAC_RSE
 ((
AT91_REG
 *) 0xFFFDC074)

2337 
	#AT91C_EMAC_ECOL
 ((
AT91_REG
 *) 0xFFFDC060)

2338 
	#AT91C_EMAC_TID
 ((
AT91_REG
 *) 0xFFFDC0B8)

2339 
	#AT91C_EMAC_HRB
 ((
AT91_REG
 *) 0xFFFDC090)

2340 
	#AT91C_EMAC_TBQP
 ((
AT91_REG
 *) 0xFFFDC01C)

2341 
	#AT91C_EMAC_USRIO
 ((
AT91_REG
 *) 0xFFFDC0C0)

2342 
	#AT91C_EMAC_PTR
 ((
AT91_REG
 *) 0xFFFDC038)

2343 
	#AT91C_EMAC_SA2H
 ((
AT91_REG
 *) 0xFFFDC0A4)

2344 
	#AT91C_EMAC_ROV
 ((
AT91_REG
 *) 0xFFFDC070)

2345 
	#AT91C_EMAC_ALE
 ((
AT91_REG
 *) 0xFFFDC054)

2346 
	#AT91C_EMAC_RJA
 ((
AT91_REG
 *) 0xFFFDC07C)

2347 
	#AT91C_EMAC_RBQP
 ((
AT91_REG
 *) 0xFFFDC018)

2348 
	#AT91C_EMAC_TPF
 ((
AT91_REG
 *) 0xFFFDC08C)

2349 
	#AT91C_EMAC_NCFGR
 ((
AT91_REG
 *) 0xFFFDC004)

2350 
	#AT91C_EMAC_HRT
 ((
AT91_REG
 *) 0xFFFDC094)

2351 
	#AT91C_EMAC_USF
 ((
AT91_REG
 *) 0xFFFDC080)

2352 
	#AT91C_EMAC_FCSE
 ((
AT91_REG
 *) 0xFFFDC050)

2353 
	#AT91C_EMAC_TPQ
 ((
AT91_REG
 *) 0xFFFDC0BC)

2354 
	#AT91C_EMAC_MAN
 ((
AT91_REG
 *) 0xFFFDC034)

2355 
	#AT91C_EMAC_FTO
 ((
AT91_REG
 *) 0xFFFDC040)

2356 
	#AT91C_EMAC_REV
 ((
AT91_REG
 *) 0xFFFDC0FC)

2357 
	#AT91C_EMAC_IMR
 ((
AT91_REG
 *) 0xFFFDC030)

2358 
	#AT91C_EMAC_SCF
 ((
AT91_REG
 *) 0xFFFDC044)

2359 
	#AT91C_EMAC_PFR
 ((
AT91_REG
 *) 0xFFFDC03C)

2360 
	#AT91C_EMAC_MCF
 ((
AT91_REG
 *) 0xFFFDC048)

2361 
	#AT91C_EMAC_NSR
 ((
AT91_REG
 *) 0xFFFDC008)

2362 
	#AT91C_EMAC_SA2L
 ((
AT91_REG
 *) 0xFFFDC0A0)

2363 
	#AT91C_EMAC_FRO
 ((
AT91_REG
 *) 0xFFFDC04C)

2364 
	#AT91C_EMAC_IER
 ((
AT91_REG
 *) 0xFFFDC028)

2365 
	#AT91C_EMAC_SA1H
 ((
AT91_REG
 *) 0xFFFDC09C)

2366 
	#AT91C_EMAC_CSE
 ((
AT91_REG
 *) 0xFFFDC068)

2367 
	#AT91C_EMAC_SA3H
 ((
AT91_REG
 *) 0xFFFDC0AC)

2368 
	#AT91C_EMAC_RRE
 ((
AT91_REG
 *) 0xFFFDC06C)

2369 
	#AT91C_EMAC_STE
 ((
AT91_REG
 *) 0xFFFDC084)

2371 
	#AT91C_ADC_PTSR
 ((
AT91_REG
 *) 0xFFFD8124)

2372 
	#AT91C_ADC_PTCR
 ((
AT91_REG
 *) 0xFFFD8120)

2373 
	#AT91C_ADC_TNPR
 ((
AT91_REG
 *) 0xFFFD8118)

2374 
	#AT91C_ADC_TNCR
 ((
AT91_REG
 *) 0xFFFD811C)

2375 
	#AT91C_ADC_RNPR
 ((
AT91_REG
 *) 0xFFFD8110)

2376 
	#AT91C_ADC_RNCR
 ((
AT91_REG
 *) 0xFFFD8114)

2377 
	#AT91C_ADC_RPR
 ((
AT91_REG
 *) 0xFFFD8100)

2378 
	#AT91C_ADC_TCR
 ((
AT91_REG
 *) 0xFFFD810C)

2379 
	#AT91C_ADC_TPR
 ((
AT91_REG
 *) 0xFFFD8108)

2380 
	#AT91C_ADC_RCR
 ((
AT91_REG
 *) 0xFFFD8104)

2382 
	#AT91C_ADC_CDR2
 ((
AT91_REG
 *) 0xFFFD8038)

2383 
	#AT91C_ADC_CDR3
 ((
AT91_REG
 *) 0xFFFD803C)

2384 
	#AT91C_ADC_CDR0
 ((
AT91_REG
 *) 0xFFFD8030)

2385 
	#AT91C_ADC_CDR5
 ((
AT91_REG
 *) 0xFFFD8044)

2386 
	#AT91C_ADC_CHDR
 ((
AT91_REG
 *) 0xFFFD8014)

2387 
	#AT91C_ADC_SR
 ((
AT91_REG
 *) 0xFFFD801C)

2388 
	#AT91C_ADC_CDR4
 ((
AT91_REG
 *) 0xFFFD8040)

2389 
	#AT91C_ADC_CDR1
 ((
AT91_REG
 *) 0xFFFD8034)

2390 
	#AT91C_ADC_LCDR
 ((
AT91_REG
 *) 0xFFFD8020)

2391 
	#AT91C_ADC_IDR
 ((
AT91_REG
 *) 0xFFFD8028)

2392 
	#AT91C_ADC_CR
 ((
AT91_REG
 *) 0xFFFD8000)

2393 
	#AT91C_ADC_CDR7
 ((
AT91_REG
 *) 0xFFFD804C)

2394 
	#AT91C_ADC_CDR6
 ((
AT91_REG
 *) 0xFFFD8048)

2395 
	#AT91C_ADC_IER
 ((
AT91_REG
 *) 0xFFFD8024)

2396 
	#AT91C_ADC_CHER
 ((
AT91_REG
 *) 0xFFFD8010)

2397 
	#AT91C_ADC_CHSR
 ((
AT91_REG
 *) 0xFFFD8018)

2398 
	#AT91C_ADC_MR
 ((
AT91_REG
 *) 0xFFFD8004)

2399 
	#AT91C_ADC_IMR
 ((
AT91_REG
 *) 0xFFFD802C)

2401 
	#AT91C_AES_TPR
 ((
AT91_REG
 *) 0xFFFA4108)

2402 
	#AT91C_AES_PTCR
 ((
AT91_REG
 *) 0xFFFA4120)

2403 
	#AT91C_AES_RNPR
 ((
AT91_REG
 *) 0xFFFA4110)

2404 
	#AT91C_AES_TNCR
 ((
AT91_REG
 *) 0xFFFA411C)

2405 
	#AT91C_AES_TCR
 ((
AT91_REG
 *) 0xFFFA410C)

2406 
	#AT91C_AES_RCR
 ((
AT91_REG
 *) 0xFFFA4104)

2407 
	#AT91C_AES_RNCR
 ((
AT91_REG
 *) 0xFFFA4114)

2408 
	#AT91C_AES_TNPR
 ((
AT91_REG
 *) 0xFFFA4118)

2409 
	#AT91C_AES_RPR
 ((
AT91_REG
 *) 0xFFFA4100)

2410 
	#AT91C_AES_PTSR
 ((
AT91_REG
 *) 0xFFFA4124)

2412 
	#AT91C_AES_IVxR
 ((
AT91_REG
 *) 0xFFFA4060)

2413 
	#AT91C_AES_MR
 ((
AT91_REG
 *) 0xFFFA4004)

2414 
	#AT91C_AES_VR
 ((
AT91_REG
 *) 0xFFFA40FC)

2415 
	#AT91C_AES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA4050)

2416 
	#AT91C_AES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA4040)

2417 
	#AT91C_AES_CR
 ((
AT91_REG
 *) 0xFFFA4000)

2418 
	#AT91C_AES_IDR
 ((
AT91_REG
 *) 0xFFFA4014)

2419 
	#AT91C_AES_IMR
 ((
AT91_REG
 *) 0xFFFA4018)

2420 
	#AT91C_AES_IER
 ((
AT91_REG
 *) 0xFFFA4010)

2421 
	#AT91C_AES_KEYWxR
 ((
AT91_REG
 *) 0xFFFA4020)

2422 
	#AT91C_AES_ISR
 ((
AT91_REG
 *) 0xFFFA401C)

2424 
	#AT91C_TDES_RNCR
 ((
AT91_REG
 *) 0xFFFA8114)

2425 
	#AT91C_TDES_TCR
 ((
AT91_REG
 *) 0xFFFA810C)

2426 
	#AT91C_TDES_RCR
 ((
AT91_REG
 *) 0xFFFA8104)

2427 
	#AT91C_TDES_TNPR
 ((
AT91_REG
 *) 0xFFFA8118)

2428 
	#AT91C_TDES_RNPR
 ((
AT91_REG
 *) 0xFFFA8110)

2429 
	#AT91C_TDES_RPR
 ((
AT91_REG
 *) 0xFFFA8100)

2430 
	#AT91C_TDES_TNCR
 ((
AT91_REG
 *) 0xFFFA811C)

2431 
	#AT91C_TDES_TPR
 ((
AT91_REG
 *) 0xFFFA8108)

2432 
	#AT91C_TDES_PTSR
 ((
AT91_REG
 *) 0xFFFA8124)

2433 
	#AT91C_TDES_PTCR
 ((
AT91_REG
 *) 0xFFFA8120)

2435 
	#AT91C_TDES_KEY2WxR
 ((
AT91_REG
 *) 0xFFFA8028)

2436 
	#AT91C_TDES_KEY3WxR
 ((
AT91_REG
 *) 0xFFFA8030)

2437 
	#AT91C_TDES_IDR
 ((
AT91_REG
 *) 0xFFFA8014)

2438 
	#AT91C_TDES_VR
 ((
AT91_REG
 *) 0xFFFA80FC)

2439 
	#AT91C_TDES_IVxR
 ((
AT91_REG
 *) 0xFFFA8060)

2440 
	#AT91C_TDES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA8050)

2441 
	#AT91C_TDES_IMR
 ((
AT91_REG
 *) 0xFFFA8018)

2442 
	#AT91C_TDES_MR
 ((
AT91_REG
 *) 0xFFFA8004)

2443 
	#AT91C_TDES_CR
 ((
AT91_REG
 *) 0xFFFA8000)

2444 
	#AT91C_TDES_IER
 ((
AT91_REG
 *) 0xFFFA8010)

2445 
	#AT91C_TDES_ISR
 ((
AT91_REG
 *) 0xFFFA801C)

2446 
	#AT91C_TDES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA8040)

2447 
	#AT91C_TDES_KEY1WxR
 ((
AT91_REG
 *) 0xFFFA8020)

2448 

	)

2452 
	#AT91C_PIO_PA0
 (() 1 << 0)

2453 
	#AT91C_PA0_RXD0
 ((Ë
AT91C_PIO_PA0
)

2454 
	#AT91C_PIO_PA1
 (() 1 << 1)

2455 
	#AT91C_PA1_TXD0
 ((Ë
AT91C_PIO_PA1
)

2456 
	#AT91C_PIO_PA10
 (() 1 << 10)

2457 
	#AT91C_PA10_TWD
 ((Ë
AT91C_PIO_PA10
)

2458 
	#AT91C_PIO_PA11
 (() 1 << 11)

2459 
	#AT91C_PA11_TWCK
 ((Ë
AT91C_PIO_PA11
)

2460 
	#AT91C_PIO_PA12
 (() 1 << 12)

2461 
	#AT91C_PA12_NPCS00
 ((Ë
AT91C_PIO_PA12
)

2462 
	#AT91C_PIO_PA13
 (() 1 << 13)

2463 
	#AT91C_PA13_NPCS01
 ((Ë
AT91C_PIO_PA13
)

2464 
	#AT91C_PA13_PCK1
 ((Ë
AT91C_PIO_PA13
)

2465 
	#AT91C_PIO_PA14
 (() 1 << 14)

2466 
	#AT91C_PA14_NPCS02
 ((Ë
AT91C_PIO_PA14
)

2467 
	#AT91C_PA14_IRQ1
 ((Ë
AT91C_PIO_PA14
)

2468 
	#AT91C_PIO_PA15
 (() 1 << 15)

2469 
	#AT91C_PA15_NPCS03
 ((Ë
AT91C_PIO_PA15
)

2470 
	#AT91C_PA15_TCLK2
 ((Ë
AT91C_PIO_PA15
)

2471 
	#AT91C_PIO_PA16
 (() 1 << 16)

2472 
	#AT91C_PA16_MISO0
 ((Ë
AT91C_PIO_PA16
)

2473 
	#AT91C_PIO_PA17
 (() 1 << 17)

2474 
	#AT91C_PA17_MOSI0
 ((Ë
AT91C_PIO_PA17
)

2475 
	#AT91C_PIO_PA18
 (() 1 << 18)

2476 
	#AT91C_PA18_SPCK0
 ((Ë
AT91C_PIO_PA18
)

2477 
	#AT91C_PIO_PA19
 (() 1 << 19)

2478 
	#AT91C_PA19_CANRX
 ((Ë
AT91C_PIO_PA19
)

2479 
	#AT91C_PIO_PA2
 (() 1 << 2)

2480 
	#AT91C_PA2_SCK0
 ((Ë
AT91C_PIO_PA2
)

2481 
	#AT91C_PA2_NPCS11
 ((Ë
AT91C_PIO_PA2
)

2482 
	#AT91C_PIO_PA20
 (() 1 << 20)

2483 
	#AT91C_PA20_CANTX
 ((Ë
AT91C_PIO_PA20
)

2484 
	#AT91C_PIO_PA21
 (() 1 << 21)

2485 
	#AT91C_PA21_TF
 ((Ë
AT91C_PIO_PA21
)

2486 
	#AT91C_PA21_NPCS10
 ((Ë
AT91C_PIO_PA21
)

2487 
	#AT91C_PIO_PA22
 (() 1 << 22)

2488 
	#AT91C_PA22_TK
 ((Ë
AT91C_PIO_PA22
)

2489 
	#AT91C_PA22_SPCK1
 ((Ë
AT91C_PIO_PA22
)

2490 
	#AT91C_PIO_PA23
 (() 1 << 23)

2491 
	#AT91C_PA23_TD
 ((Ë
AT91C_PIO_PA23
)

2492 
	#AT91C_PA23_MOSI1
 ((Ë
AT91C_PIO_PA23
)

2493 
	#AT91C_PIO_PA24
 (() 1 << 24)

2494 
	#AT91C_PA24_RD
 ((Ë
AT91C_PIO_PA24
)

2495 
	#AT91C_PA24_MISO1
 ((Ë
AT91C_PIO_PA24
)

2496 
	#AT91C_PIO_PA25
 (() 1 << 25)

2497 
	#AT91C_PA25_RK
 ((Ë
AT91C_PIO_PA25
)

2498 
	#AT91C_PA25_NPCS11
 ((Ë
AT91C_PIO_PA25
)

2499 
	#AT91C_PIO_PA26
 (() 1 << 26)

2500 
	#AT91C_PA26_RF
 ((Ë
AT91C_PIO_PA26
)

2501 
	#AT91C_PA26_NPCS12
 ((Ë
AT91C_PIO_PA26
)

2502 
	#AT91C_PIO_PA27
 (() 1 << 27)

2503 
	#AT91C_PA27_DRXD
 ((Ë
AT91C_PIO_PA27
)

2504 
	#AT91C_PA27_PCK3
 ((Ë
AT91C_PIO_PA27
)

2505 
	#AT91C_PIO_PA28
 (() 1 << 28)

2506 
	#AT91C_PA28_DTXD
 ((Ë
AT91C_PIO_PA28
)

2507 
	#AT91C_PIO_PA29
 (() 1 << 29)

2508 
	#AT91C_PA29_FIQ
 ((Ë
AT91C_PIO_PA29
)

2509 
	#AT91C_PA29_NPCS13
 ((Ë
AT91C_PIO_PA29
)

2510 
	#AT91C_PIO_PA3
 (() 1 << 3)

2511 
	#AT91C_PA3_RTS0
 ((Ë
AT91C_PIO_PA3
)

2512 
	#AT91C_PA3_NPCS12
 ((Ë
AT91C_PIO_PA3
)

2513 
	#AT91C_PIO_PA30
 (() 1 << 30)

2514 
	#AT91C_PA30_IRQ0
 ((Ë
AT91C_PIO_PA30
)

2515 
	#AT91C_PA30_PCK2
 ((Ë
AT91C_PIO_PA30
)

2516 
	#AT91C_PIO_PA4
 (() 1 << 4)

2517 
	#AT91C_PA4_CTS0
 ((Ë
AT91C_PIO_PA4
)

2518 
	#AT91C_PA4_NPCS13
 ((Ë
AT91C_PIO_PA4
)

2519 
	#AT91C_PIO_PA5
 (() 1 << 5)

2520 
	#AT91C_PA5_RXD1
 ((Ë
AT91C_PIO_PA5
)

2521 
	#AT91C_PIO_PA6
 (() 1 << 6)

2522 
	#AT91C_PA6_TXD1
 ((Ë
AT91C_PIO_PA6
)

2523 
	#AT91C_PIO_PA7
 (() 1 << 7)

2524 
	#AT91C_PA7_SCK1
 ((Ë
AT91C_PIO_PA7
)

2525 
	#AT91C_PA7_NPCS01
 ((Ë
AT91C_PIO_PA7
)

2526 
	#AT91C_PIO_PA8
 (() 1 << 8)

2527 
	#AT91C_PA8_RTS1
 ((Ë
AT91C_PIO_PA8
)

2528 
	#AT91C_PA8_NPCS02
 ((Ë
AT91C_PIO_PA8
)

2529 
	#AT91C_PIO_PA9
 (() 1 << 9)

2530 
	#AT91C_PA9_CTS1
 ((Ë
AT91C_PIO_PA9
)

2531 
	#AT91C_PA9_NPCS03
 ((Ë
AT91C_PIO_PA9
)

2532 
	#AT91C_PIO_PB0
 (() 1 << 0)

2533 
	#AT91C_PB0_ETXCK_EREFCK
 ((Ë
AT91C_PIO_PB0
)

2534 
	#AT91C_PB0_PCK0
 ((Ë
AT91C_PIO_PB0
)

2535 
	#AT91C_PIO_PB1
 (() 1 << 1)

2536 
	#AT91C_PB1_ETXEN
 ((Ë
AT91C_PIO_PB1
)

2537 
	#AT91C_PIO_PB10
 (() 1 << 10)

2538 
	#AT91C_PB10_ETX2
 ((Ë
AT91C_PIO_PB10
)

2539 
	#AT91C_PB10_NPCS11
 ((Ë
AT91C_PIO_PB10
)

2540 
	#AT91C_PIO_PB11
 (() 1 << 11)

2541 
	#AT91C_PB11_ETX3
 ((Ë
AT91C_PIO_PB11
)

2542 
	#AT91C_PB11_NPCS12
 ((Ë
AT91C_PIO_PB11
)

2543 
	#AT91C_PIO_PB12
 (() 1 << 12)

2544 
	#AT91C_PB12_ETXER
 ((Ë
AT91C_PIO_PB12
)

2545 
	#AT91C_PB12_TCLK0
 ((Ë
AT91C_PIO_PB12
)

2546 
	#AT91C_PIO_PB13
 (() 1 << 13)

2547 
	#AT91C_PB13_ERX2
 ((Ë
AT91C_PIO_PB13
)

2548 
	#AT91C_PB13_NPCS01
 ((Ë
AT91C_PIO_PB13
)

2549 
	#AT91C_PIO_PB14
 (() 1 << 14)

2550 
	#AT91C_PB14_ERX3
 ((Ë
AT91C_PIO_PB14
)

2551 
	#AT91C_PB14_NPCS02
 ((Ë
AT91C_PIO_PB14
)

2552 
	#AT91C_PIO_PB15
 (() 1 << 15)

2553 
	#AT91C_PB15_ERXDV
 ((Ë
AT91C_PIO_PB15
)

2554 
	#AT91C_PIO_PB16
 (() 1 << 16)

2555 
	#AT91C_PB16_ECOL
 ((Ë
AT91C_PIO_PB16
)

2556 
	#AT91C_PB16_NPCS13
 ((Ë
AT91C_PIO_PB16
)

2557 
	#AT91C_PIO_PB17
 (() 1 << 17)

2558 
	#AT91C_PB17_ERXCK
 ((Ë
AT91C_PIO_PB17
)

2559 
	#AT91C_PB17_NPCS03
 ((Ë
AT91C_PIO_PB17
)

2560 
	#AT91C_PIO_PB18
 (() 1 << 18)

2561 
	#AT91C_PB18_EF100
 ((Ë
AT91C_PIO_PB18
)

2562 
	#AT91C_PB18_ADTRG
 ((Ë
AT91C_PIO_PB18
)

2563 
	#AT91C_PIO_PB19
 (() 1 << 19)

2564 
	#AT91C_PB19_PWM0
 ((Ë
AT91C_PIO_PB19
)

2565 
	#AT91C_PB19_TCLK1
 ((Ë
AT91C_PIO_PB19
)

2566 
	#AT91C_PIO_PB2
 (() 1 << 2)

2567 
	#AT91C_PB2_ETX0
 ((Ë
AT91C_PIO_PB2
)

2568 
	#AT91C_PIO_PB20
 (() 1 << 20)

2569 
	#AT91C_PB20_PWM1
 ((Ë
AT91C_PIO_PB20
)

2570 
	#AT91C_PB20_PCK0
 ((Ë
AT91C_PIO_PB20
)

2571 
	#AT91C_PIO_PB21
 (() 1 << 21)

2572 
	#AT91C_PB21_PWM2
 ((Ë
AT91C_PIO_PB21
)

2573 
	#AT91C_PB21_PCK1
 ((Ë
AT91C_PIO_PB21
)

2574 
	#AT91C_PIO_PB22
 (() 1 << 22)

2575 
	#AT91C_PB22_PWM3
 ((Ë
AT91C_PIO_PB22
)

2576 
	#AT91C_PB22_PCK2
 ((Ë
AT91C_PIO_PB22
)

2577 
	#AT91C_PIO_PB23
 (() 1 << 23)

2578 
	#AT91C_PB23_TIOA0
 ((Ë
AT91C_PIO_PB23
)

2579 
	#AT91C_PB23_DCD1
 ((Ë
AT91C_PIO_PB23
)

2580 
	#AT91C_PIO_PB24
 (() 1 << 24)

2581 
	#AT91C_PB24_TIOB0
 ((Ë
AT91C_PIO_PB24
)

2582 
	#AT91C_PB24_DSR1
 ((Ë
AT91C_PIO_PB24
)

2583 
	#AT91C_PIO_PB25
 (() 1 << 25)

2584 
	#AT91C_PB25_TIOA1
 ((Ë
AT91C_PIO_PB25
)

2585 
	#AT91C_PB25_DTR1
 ((Ë
AT91C_PIO_PB25
)

2586 
	#AT91C_PIO_PB26
 (() 1 << 26)

2587 
	#AT91C_PB26_TIOB1
 ((Ë
AT91C_PIO_PB26
)

2588 
	#AT91C_PB26_RI1
 ((Ë
AT91C_PIO_PB26
)

2589 
	#AT91C_PIO_PB27
 (() 1 << 27)

2590 
	#AT91C_PB27_TIOA2
 ((Ë
AT91C_PIO_PB27
)

2591 
	#AT91C_PB27_PWM0
 ((Ë
AT91C_PIO_PB27
)

2592 
	#AT91C_PIO_PB28
 (() 1 << 28)

2593 
	#AT91C_PB28_TIOB2
 ((Ë
AT91C_PIO_PB28
)

2594 
	#AT91C_PB28_PWM1
 ((Ë
AT91C_PIO_PB28
)

2595 
	#AT91C_PIO_PB29
 (() 1 << 29)

2596 
	#AT91C_PB29_PCK1
 ((Ë
AT91C_PIO_PB29
)

2597 
	#AT91C_PB29_PWM2
 ((Ë
AT91C_PIO_PB29
)

2598 
	#AT91C_PIO_PB3
 (() 1 << 3)

2599 
	#AT91C_PB3_ETX1
 ((Ë
AT91C_PIO_PB3
)

2600 
	#AT91C_PIO_PB30
 (() 1 << 30)

2601 
	#AT91C_PB30_PCK2
 ((Ë
AT91C_PIO_PB30
)

2602 
	#AT91C_PB30_PWM3
 ((Ë
AT91C_PIO_PB30
)

2603 
	#AT91C_PIO_PB4
 (() 1 << 4)

2604 
	#AT91C_PB4_ECRS_ECRSDV
 ((Ë
AT91C_PIO_PB4
)

2605 
	#AT91C_PIO_PB5
 (() 1 << 5)

2606 
	#AT91C_PB5_ERX0
 ((Ë
AT91C_PIO_PB5
)

2607 
	#AT91C_PIO_PB6
 (() 1 << 6)

2608 
	#AT91C_PB6_ERX1
 ((Ë
AT91C_PIO_PB6
)

2609 
	#AT91C_PIO_PB7
 (() 1 << 7)

2610 
	#AT91C_PB7_ERXER
 ((Ë
AT91C_PIO_PB7
)

2611 
	#AT91C_PIO_PB8
 (() 1 << 8)

2612 
	#AT91C_PB8_EMDC
 ((Ë
AT91C_PIO_PB8
)

2613 
	#AT91C_PIO_PB9
 (() 1 << 9)

2614 
	#AT91C_PB9_EMDIO
 ((Ë
AT91C_PIO_PB9
)

2615 

	)

2619 
	#AT91C_ID_FIQ
 (() 0)

2620 
	#AT91C_ID_SYS
 (() 1)

2621 
	#AT91C_ID_PIOA
 (() 2)

2622 
	#AT91C_ID_PIOB
 (() 3)

2623 
	#AT91C_ID_SPI0
 (() 4)

2624 
	#AT91C_ID_SPI1
 (() 5)

2625 
	#AT91C_ID_US0
 (() 6)

2626 
	#AT91C_ID_US1
 (() 7)

2627 
	#AT91C_ID_SSC
 (() 8)

2628 
	#AT91C_ID_TWI
 (() 9)

2629 
	#AT91C_ID_PWMC
 (() 10)

2630 
	#AT91C_ID_UDP
 (() 11)

2631 
	#AT91C_ID_TC0
 (() 12)

2632 
	#AT91C_ID_TC1
 (() 13)

2633 
	#AT91C_ID_TC2
 (() 14)

2634 
	#AT91C_ID_CAN
 (() 15)

2635 
	#AT91C_ID_EMAC
 (() 16)

2636 
	#AT91C_ID_ADC
 (() 17)

2637 
	#AT91C_ID_AES
 (() 18)

2638 
	#AT91C_ID_TDES
 (() 19)

2639 
	#AT91C_ID_20_Re£rved
 (() 20)

2640 
	#AT91C_ID_21_Re£rved
 (() 21)

2641 
	#AT91C_ID_22_Re£rved
 (() 22)

2642 
	#AT91C_ID_23_Re£rved
 (() 23)

2643 
	#AT91C_ID_24_Re£rved
 (() 24)

2644 
	#AT91C_ID_25_Re£rved
 (() 25)

2645 
	#AT91C_ID_26_Re£rved
 (() 26)

2646 
	#AT91C_ID_27_Re£rved
 (() 27)

2647 
	#AT91C_ID_28_Re£rved
 (() 28)

2648 
	#AT91C_ID_29_Re£rved
 (() 29)

2649 
	#AT91C_ID_IRQ0
 (() 30)

2650 
	#AT91C_ID_IRQ1
 (() 31)

2651 

	)

2655 
	#AT91C_BASE_SYS
 ((
AT91PS_SYS
) 0xFFFFF000)

2656 
	#AT91C_BASE_AIC
 ((
AT91PS_AIC
) 0xFFFFF000)

2657 
	#AT91C_BASE_PDC_DBGU
 ((
AT91PS_PDC
) 0xFFFFF300)

2658 
	#AT91C_BASE_DBGU
 ((
AT91PS_DBGU
) 0xFFFFF200)

2659 
	#AT91C_BASE_PIOA
 ((
AT91PS_PIO
) 0xFFFFF400)

2660 
	#AT91C_BASE_PIOB
 ((
AT91PS_PIO
) 0xFFFFF600)

2661 
	#AT91C_BASE_CKGR
 ((
AT91PS_CKGR
) 0xFFFFFC20)

2662 
	#AT91C_BASE_PMC
 ((
AT91PS_PMC
) 0xFFFFFC00)

2663 
	#AT91C_BASE_RSTC
 ((
AT91PS_RSTC
) 0xFFFFFD00)

2664 
	#AT91C_BASE_RTTC
 ((
AT91PS_RTTC
) 0xFFFFFD20)

2665 
	#AT91C_BASE_PITC
 ((
AT91PS_PITC
) 0xFFFFFD30)

2666 
	#AT91C_BASE_WDTC
 ((
AT91PS_WDTC
) 0xFFFFFD40)

2667 
	#AT91C_BASE_VREG
 ((
AT91PS_VREG
) 0xFFFFFD60)

2668 
	#AT91C_BASE_MC
 ((
AT91PS_MC
) 0xFFFFFF00)

2669 
	#AT91C_BASE_PDC_SPI1
 ((
AT91PS_PDC
) 0xFFFE4100)

2670 
	#AT91C_BASE_SPI1
 ((
AT91PS_SPI
) 0xFFFE4000)

2671 
	#AT91C_BASE_PDC_SPI0
 ((
AT91PS_PDC
) 0xFFFE0100)

2672 
	#AT91C_BASE_SPI0
 ((
AT91PS_SPI
) 0xFFFE0000)

2673 
	#AT91C_BASE_PDC_US1
 ((
AT91PS_PDC
) 0xFFFC4100)

2674 
	#AT91C_BASE_US1
 ((
AT91PS_USART
) 0xFFFC4000)

2675 
	#AT91C_BASE_PDC_US0
 ((
AT91PS_PDC
) 0xFFFC0100)

2676 
	#AT91C_BASE_US0
 ((
AT91PS_USART
) 0xFFFC0000)

2677 
	#AT91C_BASE_PDC_SSC
 ((
AT91PS_PDC
) 0xFFFD4100)

2678 
	#AT91C_BASE_SSC
 ((
AT91PS_SSC
) 0xFFFD4000)

2679 
	#AT91C_BASE_TWI
 ((
AT91PS_TWI
) 0xFFFB8000)

2680 
	#AT91C_BASE_PWMC_CH3
 ((
AT91PS_PWMC_CH
) 0xFFFCC260)

2681 
	#AT91C_BASE_PWMC_CH2
 ((
AT91PS_PWMC_CH
) 0xFFFCC240)

2682 
	#AT91C_BASE_PWMC_CH1
 ((
AT91PS_PWMC_CH
) 0xFFFCC220)

2683 
	#AT91C_BASE_PWMC_CH0
 ((
AT91PS_PWMC_CH
) 0xFFFCC200)

2684 
	#AT91C_BASE_PWMC
 ((
AT91PS_PWMC
) 0xFFFCC000)

2685 
	#AT91C_BASE_UDP
 ((
AT91PS_UDP
) 0xFFFB0000)

2686 
	#AT91C_BASE_TC0
 ((
AT91PS_TC
) 0xFFFA0000)

2687 
	#AT91C_BASE_TC1
 ((
AT91PS_TC
) 0xFFFA0040)

2688 
	#AT91C_BASE_TC2
 ((
AT91PS_TC
) 0xFFFA0080)

2689 
	#AT91C_BASE_TCB
 ((
AT91PS_TCB
) 0xFFFA0000)

2690 
	#AT91C_BASE_CAN_MB0
 ((
AT91PS_CAN_MB
) 0xFFFD0200)

2691 
	#AT91C_BASE_CAN_MB1
 ((
AT91PS_CAN_MB
) 0xFFFD0220)

2692 
	#AT91C_BASE_CAN_MB2
 ((
AT91PS_CAN_MB
) 0xFFFD0240)

2693 
	#AT91C_BASE_CAN_MB3
 ((
AT91PS_CAN_MB
) 0xFFFD0260)

2694 
	#AT91C_BASE_CAN_MB4
 ((
AT91PS_CAN_MB
) 0xFFFD0280)

2695 
	#AT91C_BASE_CAN_MB5
 ((
AT91PS_CAN_MB
) 0xFFFD02A0)

2696 
	#AT91C_BASE_CAN_MB6
 ((
AT91PS_CAN_MB
) 0xFFFD02C0)

2697 
	#AT91C_BASE_CAN_MB7
 ((
AT91PS_CAN_MB
) 0xFFFD02E0)

2698 
	#AT91C_BASE_CAN
 ((
AT91PS_CAN
) 0xFFFD0000)

2699 
	#AT91C_BASE_EMAC
 ((
AT91PS_EMAC
) 0xFFFDC000)

2700 
	#AT91C_BASE_PDC_ADC
 ((
AT91PS_PDC
) 0xFFFD8100)

2701 
	#AT91C_BASE_ADC
 ((
AT91PS_ADC
) 0xFFFD8000)

2702 
	#AT91C_BASE_PDC_AES
 ((
AT91PS_PDC
) 0xFFFA4100)

2703 
	#AT91C_BASE_AES
 ((
AT91PS_AES
) 0xFFFA4000)

2704 
	#AT91C_BASE_PDC_TDES
 ((
AT91PS_PDC
) 0xFFFA8100)

2705 
	#AT91C_BASE_TDES
 ((
AT91PS_TDES
) 0xFFFA8000)

2706 

	)

2710 
	#AT91C_ISRAM
 ((*) 0x00200000)

2711 
	#AT91C_ISRAM_SIZE
 (() 0x00010000)

2712 
	#AT91C_IFLASH
 ((*) 0x00100000)

2713 
	#AT91C_IFLASH_SIZE
 (() 0x00040000)

2714 

	)

2728 
AT91C_AIC_PRIOR
 
EQU
 (0x7 << 0Ë;- (
	gAIC
Ë
Pri‹ôy
 
Levñ


2729 
AT91C_AIC_PRIOR_LOWEST
 
EQU
 (0x0Ë;- (
	gAIC
Ë
Lowe°
 
¥i‹ôy
 
Àvñ


2730 
AT91C_AIC_PRIOR_HIGHEST
 
EQU
 (0x7Ë;- (
	gAIC
Ë
Highe°
 
¥i‹ôy
 
Àvñ


2731 
AT91C_AIC_SRCTYPE
 
EQU
 (0x3 << 5Ë;- (
	gAIC
Ë
I¡îru±
 
Sour˚
 
Ty≥


2732 
AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL
 
EQU
 (0x0 << 5Ë;- (
	gAIC
Ë
I¡î«l
 
Sour˚s
 
Code
 
Labñ
 
	gHigh
-
Àvñ
 
Sísôive


2733 
AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL
 
EQU
 (0x0 << 5Ë;- (
	gAIC
Ë
Exã∫Æ
 
Sour˚s
 
Code
 
Labñ
 
	gLow
-
Àvñ
 
Sísôive


2734 
AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE
 
EQU
 (0x1 << 5Ë;- (
	gAIC
Ë
I¡î«l
 
Sour˚s
 
Code
 
Labñ
 
Posôive
 
Edge
 
åiggîed


2735 
AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE
 
EQU
 (0x1 << 5Ë;- (
	gAIC
Ë
Exã∫Æ
 
Sour˚s
 
Code
 
Labñ
 
Neg©ive
 
Edge
 
åiggîed


2736 
AT91C_AIC_SRCTYPE_HIGH_LEVEL
 
EQU
 (0x2 << 5Ë;- (
	gAIC
Ë
I¡î«l
 
Or
 
Exã∫Æ
 
Sour˚s
 
Code
 
Labñ
 
	gHigh
-
Àvñ
 
Sísôive


2737 
AT91C_AIC_SRCTYPE_POSITIVE_EDGE
 
EQU
 (0x3 << 5Ë;- (
	gAIC
Ë
I¡î«l
 
Or
 
Exã∫Æ
 
Sour˚s
 
Code
 
Labñ
 
Posôive
 
Edge
 
åiggîed


2739 
AT91C_AIC_NFIQ
 
EQU
 (0x1 << 0Ë;- (
	gAIC
Ë
NFIQ
 
Sètus


2740 
AT91C_AIC_NIRQ
 
EQU
 (0x1 << 1Ë;- (
	gAIC
Ë
NIRQ
 
Sètus


2742 
AT91C_AIC_DCR_PROT
 
EQU
 (0x1 << 0Ë;- (
	gAIC
Ë
PrŸe˘i⁄
 
Mode


2743 
AT91C_AIC_DCR_GMSK
 
EQU
 (0x1 << 1Ë;- (
	gAIC
Ë
GíîÆ
 
	gMask


2749 
AT91C_PDC_RXTEN
 
EQU
 (0x1 << 0Ë;- (
	gPDC
Ë
Re˚ivî
 
Tøns„r
 
E«bÀ


2750 
AT91C_PDC_RXTDIS
 
EQU
 (0x1 << 1Ë;- (
	gPDC
Ë
Re˚ivî
 
Tøns„r
 
DißbÀ


2751 
AT91C_PDC_TXTEN
 
EQU
 (0x1 << 8Ë;- (
	gPDC
Ë
Tønsmôãr
 
Tøns„r
 
E«bÀ


2752 
AT91C_PDC_TXTDIS
 
EQU
 (0x1 << 9Ë;- (
	gPDC
Ë
Tønsmôãr
 
Tøns„r
 
DißbÀ


2759 
AT91C_US_RSTRX
 
EQU
 (0x1 << 2Ë;- (
	gDBGU
Ë
Re£t
 
Re˚ivî


2760 
AT91C_US_RSTTX
 
EQU
 (0x1 << 3Ë;- (
	gDBGU
Ë
Re£t
 
Tønsmôãr


2761 
AT91C_US_RXEN
 
EQU
 (0x1 << 4Ë;- (
	gDBGU
Ë
Re˚ivî
 
E«bÀ


2762 
AT91C_US_RXDIS
 
EQU
 (0x1 << 5Ë;- (
	gDBGU
Ë
Re˚ivî
 
DißbÀ


2763 
AT91C_US_TXEN
 
EQU
 (0x1 << 6Ë;- (
	gDBGU
Ë
Tønsmôãr
 
E«bÀ


2764 
AT91C_US_TXDIS
 
EQU
 (0x1 << 7Ë;- (
	gDBGU
Ë
Tønsmôãr
 
DißbÀ


2765 
AT91C_US_RSTSTA
 
EQU
 (0x1 << 8Ë;- (
	gDBGU
Ë
Re£t
 
Sètus
 
Bôs


2767 
AT91C_US_PAR
 
EQU
 (0x7 << 9Ë;- (
	gDBGU
Ë
P¨ôy
 
ty≥


2768 
AT91C_US_PAR_EVEN
 
EQU
 (0x0 << 9Ë;- (
	gDBGU
Ë
Eví
 
P¨ôy


2769 
AT91C_US_PAR_ODD
 
EQU
 (0x1 << 9Ë;- (
	gDBGU
Ë
Odd
 
P¨ôy


2770 
AT91C_US_PAR_SPACE
 
EQU
 (0x2 << 9Ë;- (
	gDBGU
Ë
P¨ôy
 
f‹˚d
 
	gto
 0 (
	gS∑˚
)

2771 
AT91C_US_PAR_MARK
 
EQU
 (0x3 << 9Ë;- (
	gDBGU
Ë
P¨ôy
 
f‹˚d
 
	gto
 1 (
	gM¨k
)

2772 
AT91C_US_PAR_NONE
 
EQU
 (0x4 << 9Ë;- (
	gDBGU
Ë
No
 
P¨ôy


2773 
AT91C_US_PAR_MULTI_DROP
 
EQU
 (0x6 << 9Ë;- (
	gDBGU
Ë
	gMu…i
-
dr›
 
mode


2774 
AT91C_US_CHMODE
 
EQU
 (0x3 << 14Ë;- (
	gDBGU
Ë
Ch™√l
 
Mode


2775 
AT91C_US_CHMODE_NORMAL
 
EQU
 (0x0 << 14Ë;- (
	gDBGU
Ë
N‹mÆ
 
	gMode
: 
The
 
USART
 
ch™√l
 
›î©es
 
as
 
™
 
RX
/
TX
 USART.

2776 
AT91C_US_CHMODE_AUTO
 
EQU
 (0x1 << 14Ë;- (
	gDBGU
Ë
Autom©ic
 
	gEcho
: 
Re˚ivî
 
D©a
 
I≈ut
 
is
 
c⁄√˘ed
 
to
 
the
 
TXD
 
pö
.

2777 
AT91C_US_CHMODE_LOCAL
 
EQU
 (0x2 << 14Ë;- (
	gDBGU
Ë
Loˇl
 
	gLo›back
: 
Tønsmôãr
 
Ouçut
 
Sig«l
 
is
 
c⁄√˘ed
 
to
 
Re˚ivî
 
I≈ut
 Signal.

2778 
AT91C_US_CHMODE_REMOTE
 
EQU
 (0x3 << 14Ë;- (
	gDBGU
Ë
RemŸe
 
	gLo›back
: 
RXD
 
pö
 
is
 
öã∫Æly
 
c⁄√˘ed
 
to
 
TXD
Öin.

2780 
AT91C_US_RXRDY
 
EQU
 (0x1 << 0Ë;- (
	gDBGU
Ë
RXRDY
 
I¡îru±


2781 
AT91C_US_TXRDY
 
EQU
 (0x1 << 1Ë;- (
	gDBGU
Ë
TXRDY
 
I¡îru±


2782 
AT91C_US_ENDRX
 
EQU
 (0x1 << 3Ë;- (
	gDBGU
Ë
End
 
of
 
Re˚ive
 
Tøns„r
 
I¡îru±


2783 
AT91C_US_ENDTX
 
EQU
 (0x1 << 4Ë;- (
	gDBGU
Ë
End
 
of
 
Tønsmô
 
I¡îru±


2784 
AT91C_US_OVRE
 
EQU
 (0x1 << 5Ë;- (
	gDBGU
Ë
Ovîrun
 
I¡îru±


2785 
AT91C_US_FRAME
 
EQU
 (0x1 << 6Ë;- (
	gDBGU
Ë
Fømög
 
Eº‹
 
I¡îru±


2786 
AT91C_US_PARE
 
EQU
 (0x1 << 7Ë;- (
	gDBGU
Ë
P¨ôy
 
Eº‹
 
I¡îru±


2787 
AT91C_US_TXEMPTY
 
EQU
 (0x1 << 9Ë;- (
	gDBGU
Ë
TXEMPTY
 
I¡îru±


2788 
AT91C_US_TXBUFE
 
EQU
 (0x1 << 11Ë;- (
	gDBGU
Ë
TXBUFE
 
I¡îru±


2789 
AT91C_US_RXBUFF
 
EQU
 (0x1 << 12Ë;- (
	gDBGU
Ë
RXBUFF
 
I¡îru±


2790 
AT91C_US_COMM_TX
 
EQU
 (0x1 << 30Ë;- (
	gDBGU
Ë
COMM_TX
 
I¡îru±


2791 
AT91C_US_COMM_RX
 
EQU
 (0x1 << 31Ë;- (
	gDBGU
Ë
COMM_RX
 
I¡îru±


2796 
AT91C_US_FORCE_NTRST
 
EQU
 (0x1 << 0Ë;- (
	gDBGU
Ë
F‹˚
 
NTRST
 
ö
 
JTAG


2806 
AT91C_CKGR_MOSCEN
 
EQU
 (0x1 << 0Ë;- (
	gCKGR
Ë
Maö
 
Oscûœt‹
 
E«bÀ


2807 
AT91C_CKGR_OSCBYPASS
 
EQU
 (0x1 << 1Ë;- (
	gCKGR
Ë
Maö
 
Oscûœt‹
 
By∑ss


2808 
AT91C_CKGR_OSCOUNT
 
EQU
 (0xFF << 8Ë;- (
	gCKGR
Ë
Maö
 
Oscûœt‹
 
	gSèπ
-
up
 
Time


2810 
AT91C_CKGR_MAINF
 
EQU
 (0xFFFF << 0Ë;- (
	gCKGR
Ë
Maö
 
Clock
 
Fªquícy


2811 
AT91C_CKGR_MAINRDY
 
EQU
 (0x1 << 16Ë;- (
	gCKGR
Ë
Maö
 
Clock
 
Ródy


2813 
AT91C_CKGR_DIV
 
EQU
 (0xFF << 0Ë;- (
	gCKGR
Ë
Dividî
 
Sñe˘ed


2814 
AT91C_CKGR_DIV_0
 
EQU
 (0x0Ë;- (
	gCKGR
Ë
Dividî
 
ouçut
 
	gis
 0

2815 
AT91C_CKGR_DIV_BYPASS
 
EQU
 (0x1Ë;- (
	gCKGR
Ë
Dividî
 
is
 
by∑s£d


2816 
AT91C_CKGR_PLLCOUNT
 
EQU
 (0x3F << 8Ë;- (
	gCKGR
Ë
PLL
 
Cou¡î


2817 
AT91C_CKGR_OUT
 
EQU
 (0x3 << 14Ë;- (
	gCKGR
Ë
PLL
 
Ouçut
 
Fªquícy
 
R™ge


2818 
AT91C_CKGR_OUT_0
 
EQU
 (0x0 << 14Ë;- (
	gCKGR
Ë
PÀa£
 
ª„r
 
to
 
the
 
PLL
 
d©ashìt


2819 
AT91C_CKGR_OUT_1
 
EQU
 (0x1 << 14Ë;- (
	gCKGR
Ë
PÀa£
 
ª„r
 
to
 
the
 
PLL
 
d©ashìt


2820 
AT91C_CKGR_OUT_2
 
EQU
 (0x2 << 14Ë;- (
	gCKGR
Ë
PÀa£
 
ª„r
 
to
 
the
 
PLL
 
d©ashìt


2821 
AT91C_CKGR_OUT_3
 
EQU
 (0x3 << 14Ë;- (
	gCKGR
Ë
PÀa£
 
ª„r
 
to
 
the
 
PLL
 
d©ashìt


2822 
AT91C_CKGR_MUL
 
EQU
 (0x7FF << 16Ë;- (
	gCKGR
Ë
PLL
 
Mu…ùlõr


2823 
AT91C_CKGR_USBDIV
 
EQU
 (0x3 << 28Ë;- (
	gCKGR
Ë
Dividî
 
USB
 
Clocks


2824 
AT91C_CKGR_USBDIV_0
 
EQU
 (0x0 << 28Ë;- (
	gCKGR
Ë
Dividî
 
ouçut
 
is
 
PLL
 
˛ock
 output

2825 
AT91C_CKGR_USBDIV_1
 
EQU
 (0x1 << 28Ë;- (
	gCKGR
Ë
Dividî
 
ouçut
 
is
 
PLL
 
˛ock
 ouçuà
divided
 
	gby
 2

2826 
AT91C_CKGR_USBDIV_2
 
EQU
 (0x2 << 28Ë;- (
	gCKGR
Ë
Dividî
 
ouçut
 
is
 
PLL
 
˛ock
 ouçuà
divided
 
	gby
 4

2832 
AT91C_PMC_PCK
 
EQU
 (0x1 << 0Ë;- (
	gPMC
Ë
Pro˚ss‹
 
Clock


2833 
AT91C_PMC_UDP
 
EQU
 (0x1 << 7Ë;- (
	gPMC
Ë
USB
 
Devi˚
 
P‹t
 
Clock


2834 
AT91C_PMC_PCK0
 
EQU
 (0x1 << 8Ë;- (
	gPMC
Ë
ProgømmabÀ
 
Clock
 
Ouçut


2835 
AT91C_PMC_PCK1
 
EQU
 (0x1 << 9Ë;- (
	gPMC
Ë
ProgømmabÀ
 
Clock
 
Ouçut


2836 
AT91C_PMC_PCK2
 
EQU
 (0x1 << 10Ë;- (
	gPMC
Ë
ProgømmabÀ
 
Clock
 
Ouçut


2837 
AT91C_PMC_PCK3
 
EQU
 (0x1 << 11Ë;- (
	gPMC
Ë
ProgømmabÀ
 
Clock
 
Ouçut


2844 
AT91C_PMC_CSS
 
EQU
 (0x3 << 0Ë;- (
	gPMC
Ë
ProgømmabÀ
 
Clock
 
Sñe˘i⁄


2845 
AT91C_PMC_CSS_SLOW_CLK
 
EQU
 (0x0Ë;- (
	gPMC
Ë
Slow
 
Clock
 
is
 
£À˘ed


2846 
AT91C_PMC_CSS_MAIN_CLK
 
EQU
 (0x1Ë;- (
	gPMC
Ë
Maö
 
Clock
 
is
 
£À˘ed


2847 
AT91C_PMC_CSS_PLL_CLK
 
EQU
 (0x3Ë;- (
	gPMC
Ë
Clock
 
‰om
 
PLL
 
is
 
£À˘ed


2848 
AT91C_PMC_PRES
 
EQU
 (0x7 << 2Ë;- (
	gPMC
Ë
ProgømmabÀ
 
Clock
 
PªsˇÀr


2849 
AT91C_PMC_PRES_CLK
 
EQU
 (0x0 << 2Ë;- (
	gPMC
Ë
Sñe˘ed
 
˛ock


2850 
AT91C_PMC_PRES_CLK_2
 
EQU
 (0x1 << 2Ë;- (
	gPMC
Ë
Sñe˘ed
 
˛ock
 
divided
 
	gby
 2

2851 
AT91C_PMC_PRES_CLK_4
 
EQU
 (0x2 << 2Ë;- (
	gPMC
Ë
Sñe˘ed
 
˛ock
 
divided
 
	gby
 4

2852 
AT91C_PMC_PRES_CLK_8
 
EQU
 (0x3 << 2Ë;- (
	gPMC
Ë
Sñe˘ed
 
˛ock
 
divided
 
	gby
 8

2853 
AT91C_PMC_PRES_CLK_16
 
EQU
 (0x4 << 2Ë;- (
	gPMC
Ë
Sñe˘ed
 
˛ock
 
divided
 
	gby
 16

2854 
AT91C_PMC_PRES_CLK_32
 
EQU
 (0x5 << 2Ë;- (
	gPMC
Ë
Sñe˘ed
 
˛ock
 
divided
 
	gby
 32

2855 
AT91C_PMC_PRES_CLK_64
 
EQU
 (0x6 << 2Ë;- (
	gPMC
Ë
Sñe˘ed
 
˛ock
 
divided
 
	gby
 64

2858 
AT91C_PMC_MOSCS
 
EQU
 (0x1 << 0Ë;- (
	gPMC
Ë
MOSC
 
	gSètus
/
	gE«bÀ
/
	gDißbÀ
/
Mask


2859 
AT91C_PMC_LOCK
 
EQU
 (0x1 << 2Ë;- (
	gPMC
Ë
PLL
 
	gSètus
/
	gE«bÀ
/
	gDißbÀ
/
Mask


2860 
AT91C_PMC_MCKRDY
 
EQU
 (0x1 << 3Ë;- (
	gPMC
Ë
MCK_RDY
 
	gSètus
/
	gE«bÀ
/
	gDißbÀ
/
Mask


2861 
AT91C_PMC_PCK0RDY
 
EQU
 (0x1 << 8Ë;- (
	gPMC
Ë
PCK0_RDY
 
	gSètus
/
	gE«bÀ
/
	gDißbÀ
/
Mask


2862 
AT91C_PMC_PCK1RDY
 
EQU
 (0x1 << 9Ë;- (
	gPMC
Ë
PCK1_RDY
 
	gSètus
/
	gE«bÀ
/
	gDißbÀ
/
Mask


2863 
AT91C_PMC_PCK2RDY
 
EQU
 (0x1 << 10Ë;- (
	gPMC
Ë
PCK2_RDY
 
	gSètus
/
	gE«bÀ
/
	gDißbÀ
/
Mask


2864 
AT91C_PMC_PCK3RDY
 
EQU
 (0x1 << 11Ë;- (
	gPMC
Ë
PCK3_RDY
 
	gSètus
/
	gE«bÀ
/
	gDißbÀ
/
Mask


2873 
AT91C_RSTC_PROCRST
 
EQU
 (0x1 << 0Ë;- (
	gRSTC
Ë
Pro˚ss‹
 
Re£t


2874 
AT91C_RSTC_PERRST
 
EQU
 (0x1 << 2Ë;- (
	gRSTC
Ë
PîùhîÆ
 
Re£t


2875 
AT91C_RSTC_EXTRST
 
EQU
 (0x1 << 3Ë;- (
	gRSTC
Ë
Exã∫Æ
 
Re£t


2876 
AT91C_RSTC_KEY
 
EQU
 (0xFF << 24Ë;- (
	gRSTC
Ë
Passw‹d


2878 
AT91C_RSTC_URSTS
 
EQU
 (0x1 << 0Ë;- (
	gRSTC
Ë
U£r
 
Re£t
 
Sètus


2879 
AT91C_RSTC_BODSTS
 
EQU
 (0x1 << 1Ë;- (
	gRSTC
Ë
Brownout
 
Dëe˘i⁄
 
Sètus


2880 
AT91C_RSTC_RSTTYP
 
EQU
 (0x7 << 8Ë;- (
	gRSTC
Ë
Re£t
 
Ty≥


2881 
AT91C_RSTC_RSTTYP_POWERUP
 
EQU
 (0x0 << 8Ë;- (
	gRSTC
Ë
	gPowî
-
up
 
	gRe£t
. 
VDDCORE
 
	grisög
.

2882 
AT91C_RSTC_RSTTYP_WAKEUP
 
EQU
 (0x1 << 8Ë;- (
	gRSTC
Ë
WakeUp
 
	gRe£t
. 
VDDCORE
 
	grisög
.

2883 
AT91C_RSTC_RSTTYP_WATCHDOG
 
EQU
 (0x2 << 8Ë;- (
	gRSTC
Ë
W©chdog
 
	gRe£t
. W©chdog 
ovîÊow
 
	goccuªd
.

2884 
AT91C_RSTC_RSTTYP_SOFTWARE
 
EQU
 (0x3 << 8Ë;- (
	gRSTC
Ë
So·w¨e
 
	gRe£t
. 
Pro˚ss‹
 
ª£t
 
ªquúed
 
by
 
the
 
	gso·w¨e
.

2885 
AT91C_RSTC_RSTTYP_USER
 
EQU
 (0x4 << 8Ë;- (
	gRSTC
Ë
U£r
 
	gRe£t
. 
NRST
 
pö
 
dëe˘ed
 
	glow
.

2886 
AT91C_RSTC_RSTTYP_BROWNOUT
 
EQU
 (0x5 << 8Ë;- (
	gRSTC
Ë
Brownout
 
Re£t
 
	goccuªd
.

2887 
AT91C_RSTC_NRSTL
 
EQU
 (0x1 << 16Ë;- (
	gRSTC
Ë
NRST
 
pö
 
Àvñ


2888 
AT91C_RSTC_SRCMP
 
EQU
 (0x1 << 17Ë;- (
	gRSTC
Ë
So·w¨e
 
Re£t
 
Comm™d
 
ö
 
	gProgªss
.

2890 
AT91C_RSTC_URSTEN
 
EQU
 (0x1 << 0Ë;- (
	gRSTC
Ë
U£r
 
Re£t
 
E«bÀ


2891 
AT91C_RSTC_URSTIEN
 
EQU
 (0x1 << 4Ë;- (
	gRSTC
Ë
U£r
 
Re£t
 
I¡îru±
 
E«bÀ


2892 
AT91C_RSTC_ERSTL
 
EQU
 (0xF << 8Ë;- (
	gRSTC
Ë
U£r
 
Re£t
 
E«bÀ


2893 
AT91C_RSTC_BODIEN
 
EQU
 (0x1 << 16Ë;- (
	gRSTC
Ë
Brownout
 
Dëe˘i⁄
 
I¡îru±
 
E«bÀ


2899 
AT91C_RTTC_RTPRES
 
EQU
 (0xFFFF << 0Ë;- (
	gRTTC
Ë
	gRól
-
time
 
Timî
 
PªsˇÀr
 
VÆue


2900 
AT91C_RTTC_ALMIEN
 
EQU
 (0x1 << 16Ë;- (
	gRTTC
Ë
Aœrm
 
I¡îru±
 
E«bÀ


2901 
AT91C_RTTC_RTTINCIEN
 
EQU
 (0x1 << 17Ë;- (
	gRTTC
Ë
Ról
 
Time
 
Timî
 
In¸emít
 
I¡îru±
 
E«bÀ


2902 
AT91C_RTTC_RTTRST
 
EQU
 (0x1 << 18Ë;- (
	gRTTC
Ë
Ról
 
Time
 
Timî
 
Re°¨t


2904 
AT91C_RTTC_ALMV
 
EQU
 (0x0 << 0Ë;- (
	gRTTC
Ë
Aœrm
 
VÆue


2906 
AT91C_RTTC_CRTV
 
EQU
 (0x0 << 0Ë;- (
	gRTTC
Ë
Cuºít
 
	gRól
-
time
 
VÆue


2908 
AT91C_RTTC_ALMS
 
EQU
 (0x1 << 0Ë;- (
	gRTTC
Ë
	gRól
-
time
 
Aœrm
 
Sètus


2909 
AT91C_RTTC_RTTINC
 
EQU
 (0x1 << 1Ë;- (
	gRTTC
Ë
	gRól
-
time
 
Timî
 
In¸emít


2915 
AT91C_PITC_PIV
 
EQU
 (0xFFFFF << 0Ë;- (
	gPITC
Ë
Pîiodic
 
I¡îvÆ
 
VÆue


2916 
AT91C_PITC_PITEN
 
EQU
 (0x1 << 24Ë;- (
	gPITC
Ë
Pîiodic
 
I¡îvÆ
 
Timî
 
E«bÀd


2917 
AT91C_PITC_PITIEN
 
EQU
 (0x1 << 25Ë;- (
	gPITC
Ë
Pîiodic
 
I¡îvÆ
 
Timî
 
I¡îru±
 
E«bÀ


2919 
AT91C_PITC_PITS
 
EQU
 (0x1 << 0Ë;- (
	gPITC
Ë
Pîiodic
 
I¡îvÆ
 
Timî
 
Sètus


2921 
AT91C_PITC_CPIV
 
EQU
 (0xFFFFF << 0Ë;- (
	gPITC
Ë
Cuºít
 
Pîiodic
 
I¡îvÆ
 
VÆue


2922 
AT91C_PITC_PICNT
 
EQU
 (0xFFF << 20Ë;- (
	gPITC
Ë
Pîiodic
 
I¡îvÆ
 
Cou¡î


2929 
AT91C_WDTC_WDRSTT
 
EQU
 (0x1 << 0Ë;- (
	gWDTC
Ë
W©chdog
 
Re°¨t


2930 
AT91C_WDTC_KEY
 
EQU
 (0xFF << 24Ë;- (
	gWDTC
Ë
W©chdog
 
KEY
 
Passw‹d


2932 
AT91C_WDTC_WDV
 
EQU
 (0xFFF << 0Ë;- (
	gWDTC
Ë
W©chdog
 
Timî
 
Re°¨t


2933 
AT91C_WDTC_WDFIEN
 
EQU
 (0x1 << 12Ë;- (
	gWDTC
Ë
W©chdog
 
Fau…
 
I¡îru±
 
E«bÀ


2934 
AT91C_WDTC_WDRSTEN
 
EQU
 (0x1 << 13Ë;- (
	gWDTC
Ë
W©chdog
 
Re£t
 
E«bÀ


2935 
AT91C_WDTC_WDRPROC
 
EQU
 (0x1 << 14Ë;- (
	gWDTC
Ë
W©chdog
 
Timî
 
Re°¨t


2936 
AT91C_WDTC_WDDIS
 
EQU
 (0x1 << 15Ë;- (
	gWDTC
Ë
W©chdog
 
DißbÀ


2937 
AT91C_WDTC_WDD
 
EQU
 (0xFFF << 16Ë;- (
	gWDTC
Ë
W©chdog
 
Dñè
 
VÆue


2938 
AT91C_WDTC_WDDBGHLT
 
EQU
 (0x1 << 28Ë;- (
	gWDTC
Ë
W©chdog
 
Debug
 
HÆt


2939 
AT91C_WDTC_WDIDLEHLT
 
EQU
 (0x1 << 29Ë;- (
	gWDTC
Ë
W©chdog
 
IdÀ
 
HÆt


2941 
AT91C_WDTC_WDUNF
 
EQU
 (0x1 << 0Ë;- (
	gWDTC
Ë
W©chdog
 
UndîÊow


2942 
AT91C_WDTC_WDERR
 
EQU
 (0x1 << 1Ë;- (
	gWDTC
Ë
W©chdog
 
Eº‹


2948 
AT91C_VREG_PSTDBY
 
EQU
 (0x1 << 0Ë;- (
	gVREG
Ë
Vﬁège
 
Reguœt‹
 
Powî
 
Sèndby
 
Mode


2954 
AT91C_MC_RCB
 
EQU
 (0x1 << 0Ë;- (
	gMC
Ë
Rem≠
 
Comm™d
 
Bô


2956 
AT91C_MC_UNDADD
 
EQU
 (0x1 << 0Ë;- (
	gMC
Ë
Undeföed
 
Addess
 
Ab‹t
 
Sètus


2957 
AT91C_MC_MISADD
 
EQU
 (0x1 << 1Ë;- (
	gMC
Ë
Mißlig√d
 
Addess
 
Ab‹t
 
Sètus


2958 
AT91C_MC_ABTSZ
 
EQU
 (0x3 << 8Ë;- (
	gMC
Ë
Ab‹t
 
Size
 
Sètus


2959 
AT91C_MC_ABTSZ_BYTE
 
EQU
 (0x0 << 8Ë;- (
	gMC
Ë
Byã


2960 
AT91C_MC_ABTSZ_HWORD
 
EQU
 (0x1 << 8Ë;- (
	gMC
Ë
	gHÆf
-
w‹d


2961 
AT91C_MC_ABTSZ_WORD
 
EQU
 (0x2 << 8Ë;- (
	gMC
Ë
W‹d


2962 
AT91C_MC_ABTTYP
 
EQU
 (0x3 << 10Ë;- (
	gMC
Ë
Ab‹t
 
Ty≥
 
Sètus


2963 
AT91C_MC_ABTTYP_DATAR
 
EQU
 (0x0 << 10Ë;- (
	gMC
Ë
D©a
 
Ród


2964 
AT91C_MC_ABTTYP_DATAW
 
EQU
 (0x1 << 10Ë;- (
	gMC
Ë
D©a
 
Wrôe


2965 
AT91C_MC_ABTTYP_FETCH
 
EQU
 (0x2 << 10Ë;- (
	gMC
Ë
Code
 
Fëch


2966 
AT91C_MC_MST0
 
EQU
 (0x1 << 16Ë;- (
	gMC
Ë
	gMa°î
 0 
Ab‹t
 
Sour˚


2967 
AT91C_MC_MST1
 
EQU
 (0x1 << 17Ë;- (
	gMC
Ë
	gMa°î
 1 
Ab‹t
 
Sour˚


2968 
AT91C_MC_SVMST0
 
EQU
 (0x1 << 24Ë;- (
	gMC
Ë
Saved
 
	gMa°î
 0 
Ab‹t
 
Sour˚


2969 
AT91C_MC_SVMST1
 
EQU
 (0x1 << 25Ë;- (
	gMC
Ë
Saved
 
	gMa°î
 1 
Ab‹t
 
Sour˚


2971 
AT91C_MC_FRDY
 
EQU
 (0x1 << 0Ë;- (
	gMC
Ë
Fœsh
 
Ródy


2972 
AT91C_MC_LOCKE
 
EQU
 (0x1 << 2Ë;- (
	gMC
Ë
Lock
 
Eº‹


2973 
AT91C_MC_PROGE
 
EQU
 (0x1 << 3Ë;- (
	gMC
Ë
Progømmög
 
Eº‹


2974 
AT91C_MC_NEBP
 
EQU
 (0x1 << 7Ë;- (
	gMC
Ë
No
 
Eø£
 
Bef‹e
 
Progømmög


2975 
AT91C_MC_FWS
 
EQU
 (0x3 << 8Ë;- (
	gMC
Ë
Fœsh
 
Waô
 
Sèã


2976 
AT91C_MC_FWS_0FWS
 
EQU
 (0x0 << 8Ë;- (
	gMC
Ë1 
cy˛e
 
	gRód
, 2 
Wrôe
 
›î©i⁄s


2977 
AT91C_MC_FWS_1FWS
 
EQU
 (0x1 << 8Ë;- (
	gMC
Ë2 
cy˛es
 
	gRód
, 3 
Wrôe
 
›î©i⁄s


2978 
AT91C_MC_FWS_2FWS
 
EQU
 (0x2 << 8Ë;- (
	gMC
Ë3 
cy˛es
 
	gRód
, 4 
Wrôe
 
›î©i⁄s


2979 
AT91C_MC_FWS_3FWS
 
EQU
 (0x3 << 8Ë;- (
	gMC
Ë4 
cy˛es
 
	gRód
, 4 
Wrôe
 
›î©i⁄s


2980 
AT91C_MC_FMCN
 
EQU
 (0xFF << 16Ë;- (
	gMC
Ë
Fœsh
 
Mi¸o£c⁄d
 
Cy˛e
 
Numbî


2982 
AT91C_MC_FCMD
 
EQU
 (0xF << 0Ë;- (
	gMC
Ë
Fœsh
 
Comm™d


2983 
AT91C_MC_FCMD_START_PROG
 
EQU
 (0x1Ë;- (
	gMC
Ë
Sèπs
 
the
 
¥ogømmög
 
of
 
th
 
ïage
 
•ecifõd
 
by
 
	gPAGEN
.

2984 
AT91C_MC_FCMD_LOCK
 
EQU
 (0x2Ë;- (
	gMC
Ë
Sèπs
 
a
 
lock
 
£quí˚
 
of
 
the
 
£˘‹
 
deföed
 
by
Åhê
	gbôs
 4 
	gto
 7 o‡thê
fõld
 
	gPAGEN
.

2985 
AT91C_MC_FCMD_PROG_AND_LOCK
 
EQU
 (0x3Ë;- (
	gMC
Ë
The
 
lock
 
£quí˚
 
autom©iˇŒy
 
h≠≥ns
 
a·î
 
the
 
¥ogømmög
 sequí˚ 
is
 
	gcom∂ëed
.

2986 
AT91C_MC_FCMD_UNLOCK
 
EQU
 (0x4Ë;- (
	gMC
Ë
Sèπs
 
™
 
u∆ock
 
£quí˚
 
of
 
the
 
£˘‹
 
deföed
 
by
Åhê
	gbôs
 4 
	gto
 7 o‡thê
fõld
 
	gPAGEN
.

2987 
AT91C_MC_FCMD_ERASE_ALL
 
EQU
 (0x8Ë;- (
	gMC
Ë
Sèπs
 
the
 
îa£
 
of
Åhê
ítúe
 
	gÊash
.
If
 
©
 
Àa°
 
a
 
∑ge
 
is
 
	glocked
,Åhê
comm™d
 i†
	gˇn˚Œed
.

2988 
AT91C_MC_FCMD_SET_GP_NVM
 
EQU
 (0xBË;- (
	gMC
Ë
Së
 
GíîÆ
 
PuΩo£
 
NVM
 
	gbôs
.

2989 
AT91C_MC_FCMD_CLR_GP_NVM
 
EQU
 (0xDË;- (
	gMC
Ë
CÀ¨
 
GíîÆ
 
PuΩo£
 
NVM
 
	gbôs
.

2990 
AT91C_MC_FCMD_SET_SECURITY
 
EQU
 (0xFË;- (
	gMC
Ë
Së
 
Securôy
 
	gBô
.

2991 
AT91C_MC_PAGEN
 
EQU
 (0x3FF << 8Ë;- (
	gMC
Ë
Page
 
Numbî


2992 
AT91C_MC_KEY
 
EQU
 (0xFF << 24Ë;- (
	gMC
Ë
Wrôög
 
PrŸe˘
 
Key


2994 
AT91C_MC_SECURITY
 
EQU
 (0x1 << 4Ë;- (
	gMC
Ë
Securôy
 
Bô
 
Sètus


2995 
AT91C_MC_GPNVM0
 
EQU
 (0x1 << 8Ë;- (
	gMC
Ë
	gSe˘‹
 0 
Lock
 
Sètus


2996 
AT91C_MC_GPNVM1
 
EQU
 (0x1 << 9Ë;- (
	gMC
Ë
	gSe˘‹
 1 
Lock
 
Sètus


2997 
AT91C_MC_GPNVM2
 
EQU
 (0x1 << 10Ë;- (
	gMC
Ë
	gSe˘‹
 2 
Lock
 
Sètus


2998 
AT91C_MC_GPNVM3
 
EQU
 (0x1 << 11Ë;- (
	gMC
Ë
	gSe˘‹
 3 
Lock
 
Sètus


2999 
AT91C_MC_GPNVM4
 
EQU
 (0x1 << 12Ë;- (
	gMC
Ë
	gSe˘‹
 4 
Lock
 
Sètus


3000 
AT91C_MC_GPNVM5
 
EQU
 (0x1 << 13Ë;- (
	gMC
Ë
	gSe˘‹
 5 
Lock
 
Sètus


3001 
AT91C_MC_GPNVM6
 
EQU
 (0x1 << 14Ë;- (
	gMC
Ë
	gSe˘‹
 6 
Lock
 
Sètus


3002 
AT91C_MC_GPNVM7
 
EQU
 (0x1 << 15Ë;- (
	gMC
Ë
	gSe˘‹
 7 
Lock
 
Sètus


3003 
AT91C_MC_LOCKS0
 
EQU
 (0x1 << 16Ë;- (
	gMC
Ë
	gSe˘‹
 0 
Lock
 
Sètus


3004 
AT91C_MC_LOCKS1
 
EQU
 (0x1 << 17Ë;- (
	gMC
Ë
	gSe˘‹
 1 
Lock
 
Sètus


3005 
AT91C_MC_LOCKS2
 
EQU
 (0x1 << 18Ë;- (
	gMC
Ë
	gSe˘‹
 2 
Lock
 
Sètus


3006 
AT91C_MC_LOCKS3
 
EQU
 (0x1 << 19Ë;- (
	gMC
Ë
	gSe˘‹
 3 
Lock
 
Sètus


3007 
AT91C_MC_LOCKS4
 
EQU
 (0x1 << 20Ë;- (
	gMC
Ë
	gSe˘‹
 4 
Lock
 
Sètus


3008 
AT91C_MC_LOCKS5
 
EQU
 (0x1 << 21Ë;- (
	gMC
Ë
	gSe˘‹
 5 
Lock
 
Sètus


3009 
AT91C_MC_LOCKS6
 
EQU
 (0x1 << 22Ë;- (
	gMC
Ë
	gSe˘‹
 6 
Lock
 
Sètus


3010 
AT91C_MC_LOCKS7
 
EQU
 (0x1 << 23Ë;- (
	gMC
Ë
	gSe˘‹
 7 
Lock
 
Sètus


3011 
AT91C_MC_LOCKS8
 
EQU
 (0x1 << 24Ë;- (
	gMC
Ë
	gSe˘‹
 8 
Lock
 
Sètus


3012 
AT91C_MC_LOCKS9
 
EQU
 (0x1 << 25Ë;- (
	gMC
Ë
	gSe˘‹
 9 
Lock
 
Sètus


3013 
AT91C_MC_LOCKS10
 
EQU
 (0x1 << 26Ë;- (
	gMC
Ë
	gSe˘‹
 10 
Lock
 
Sètus


3014 
AT91C_MC_LOCKS11
 
EQU
 (0x1 << 27Ë;- (
	gMC
Ë
	gSe˘‹
 11 
Lock
 
Sètus


3015 
AT91C_MC_LOCKS12
 
EQU
 (0x1 << 28Ë;- (
	gMC
Ë
	gSe˘‹
 12 
Lock
 
Sètus


3016 
AT91C_MC_LOCKS13
 
EQU
 (0x1 << 29Ë;- (
	gMC
Ë
	gSe˘‹
 13 
Lock
 
Sètus


3017 
AT91C_MC_LOCKS14
 
EQU
 (0x1 << 30Ë;- (
	gMC
Ë
	gSe˘‹
 14 
Lock
 
Sètus


3018 
AT91C_MC_LOCKS15
 
EQU
 (0x1 << 31Ë;- (
	gMC
Ë
	gSe˘‹
 15 
Lock
 
Sètus


3024 
AT91C_SPI_SPIEN
 
EQU
 (0x1 << 0Ë;- (
	gSPI
Ë
SPI
 
E«bÀ


3025 
AT91C_SPI_SPIDIS
 
EQU
 (0x1 << 1Ë;- (
	gSPI
Ë
SPI
 
DißbÀ


3026 
AT91C_SPI_SWRST
 
EQU
 (0x1 << 7Ë;- (
	gSPI
Ë
SPI
 
So·w¨e
 
ª£t


3027 
AT91C_SPI_LASTXFER
 
EQU
 (0x1 << 24Ë;- (
	gSPI
Ë
SPI
 
La°
 
Tøns„r


3029 
AT91C_SPI_MSTR
 
EQU
 (0x1 << 0Ë;- (
	gSPI
Ë
	gMa°î
/
Sœve
 
Mode


3030 
AT91C_SPI_PS
 
EQU
 (0x1 << 1Ë;- (
	gSPI
Ë
PîùhîÆ
 
Sñe˘


3031 
AT91C_SPI_PS_FIXED
 
EQU
 (0x0 << 1Ë;- (
	gSPI
Ë
Fixed
 
PîùhîÆ
 
Sñe˘


3032 
AT91C_SPI_PS_VARIABLE
 
EQU
 (0x1 << 1Ë;- (
	gSPI
Ë
V¨übÀ
 
PîùhîÆ
 
Sñe˘


3033 
AT91C_SPI_PCSDEC
 
EQU
 (0x1 << 2Ë;- (
	gSPI
Ë
Chù
 
Sñe˘
 
Decode


3034 
AT91C_SPI_FDIV
 
EQU
 (0x1 << 3Ë;- (
	gSPI
Ë
Clock
 
Sñe˘i⁄


3035 
AT91C_SPI_MODFDIS
 
EQU
 (0x1 << 4Ë;- (
	gSPI
Ë
Mode
 
Fau…
 
Dëe˘i⁄


3036 
AT91C_SPI_LLB
 
EQU
 (0x1 << 7Ë;- (
	gSPI
Ë
Clock
 
Sñe˘i⁄


3037 
AT91C_SPI_PCS
 
EQU
 (0xF << 16Ë;- (
	gSPI
Ë
PîùhîÆ
 
Chù
 
Sñe˘


3038 
AT91C_SPI_DLYBCS
 
EQU
 (0xFF << 24Ë;- (
	gSPI
Ë
Dñay
 
Bëwìn
 
Chù
 
Sñe˘s


3040 
AT91C_SPI_RD
 
EQU
 (0xFFFF << 0Ë;- (
	gSPI
Ë
Re˚ive
 
D©a


3041 
AT91C_SPI_RPCS
 
EQU
 (0xF << 16Ë;- (
	gSPI
Ë
PîùhîÆ
 
Chù
 
Sñe˘
 
Sètus


3043 
AT91C_SPI_TD
 
EQU
 (0xFFFF << 0Ë;- (
	gSPI
Ë
Tønsmô
 
D©a


3044 
AT91C_SPI_TPCS
 
EQU
 (0xF << 16Ë;- (
	gSPI
Ë
PîùhîÆ
 
Chù
 
Sñe˘
 
Sètus


3046 
AT91C_SPI_RDRF
 
EQU
 (0x1 << 0Ë;- (
	gSPI
Ë
Re˚ive
 
D©a
 
Regi°î
 
FuŒ


3047 
AT91C_SPI_TDRE
 
EQU
 (0x1 << 1Ë;- (
	gSPI
Ë
Tønsmô
 
D©a
 
Regi°î
 
Em±y


3048 
AT91C_SPI_MODF
 
EQU
 (0x1 << 2Ë;- (
	gSPI
Ë
Mode
 
Fau…
 
Eº‹


3049 
AT91C_SPI_OVRES
 
EQU
 (0x1 << 3Ë;- (
	gSPI
Ë
Ovîrun
 
Eº‹
 
Sètus


3050 
AT91C_SPI_ENDRX
 
EQU
 (0x1 << 4Ë;- (
	gSPI
Ë
End
 
of
 
Re˚ivî
 
Tøns„r


3051 
AT91C_SPI_ENDTX
 
EQU
 (0x1 << 5Ë;- (
	gSPI
Ë
End
 
of
 
Re˚ivî
 
Tøns„r


3052 
AT91C_SPI_RXBUFF
 
EQU
 (0x1 << 6Ë;- (
	gSPI
Ë
RXBUFF
 
I¡îru±


3053 
AT91C_SPI_TXBUFE
 
EQU
 (0x1 << 7Ë;- (
	gSPI
Ë
TXBUFE
 
I¡îru±


3054 
AT91C_SPI_NSSR
 
EQU
 (0x1 << 8Ë;- (
	gSPI
Ë
NSSR
 
I¡îru±


3055 
AT91C_SPI_TXEMPTY
 
EQU
 (0x1 << 9Ë;- (
	gSPI
Ë
TXEMPTY
 
I¡îru±


3056 
AT91C_SPI_SPIENS
 
EQU
 (0x1 << 16Ë;- (
	gSPI
Ë
E«bÀ
 
Sètus


3061 
AT91C_SPI_CPOL
 
EQU
 (0x1 << 0Ë;- (
	gSPI
Ë
Clock
 
Pﬁ¨ôy


3062 
AT91C_SPI_NCPHA
 
EQU
 (0x1 << 1Ë;- (
	gSPI
Ë
Clock
 
Pha£


3063 
AT91C_SPI_CSAAT
 
EQU
 (0x1 << 3Ë;- (
	gSPI
Ë
Chù
 
Sñe˘
 
A˘ive
 
A·î
 
Tøns„r


3064 
AT91C_SPI_BITS
 
EQU
 (0xF << 4Ë;- (
	gSPI
Ë
Bôs
 
Pî
 
Tøns„r


3065 
AT91C_SPI_BITS_8
 
EQU
 (0x0 << 4Ë;- (
	gSPI
Ë8 
Bôs
 
Pî
 
å™s„r


3066 
AT91C_SPI_BITS_9
 
EQU
 (0x1 << 4Ë;- (
	gSPI
Ë9 
Bôs
 
Pî
 
å™s„r


3067 
AT91C_SPI_BITS_10
 
EQU
 (0x2 << 4Ë;- (
	gSPI
Ë10 
Bôs
 
Pî
 
å™s„r


3068 
AT91C_SPI_BITS_11
 
EQU
 (0x3 << 4Ë;- (
	gSPI
Ë11 
Bôs
 
Pî
 
å™s„r


3069 
AT91C_SPI_BITS_12
 
EQU
 (0x4 << 4Ë;- (
	gSPI
Ë12 
Bôs
 
Pî
 
å™s„r


3070 
AT91C_SPI_BITS_13
 
EQU
 (0x5 << 4Ë;- (
	gSPI
Ë13 
Bôs
 
Pî
 
å™s„r


3071 
AT91C_SPI_BITS_14
 
EQU
 (0x6 << 4Ë;- (
	gSPI
Ë14 
Bôs
 
Pî
 
å™s„r


3072 
AT91C_SPI_BITS_15
 
EQU
 (0x7 << 4Ë;- (
	gSPI
Ë15 
Bôs
 
Pî
 
å™s„r


3073 
AT91C_SPI_BITS_16
 
EQU
 (0x8 << 4Ë;- (
	gSPI
Ë16 
Bôs
 
Pî
 
å™s„r


3074 
AT91C_SPI_SCBR
 
EQU
 (0xFF << 8Ë;- (
	gSPI
Ë
Sîül
 
Clock
 
Baud
 
R©e


3075 
AT91C_SPI_DLYBS
 
EQU
 (0xFF << 16Ë;- (
	gSPI
Ë
Dñay
 
Bef‹e
 
SPCK


3076 
AT91C_SPI_DLYBCT
 
EQU
 (0xFF << 24Ë;- (
	gSPI
Ë
Dñay
 
Bëwìn
 
C⁄£cutive
 
Tøns„rs


3082 
AT91C_US_STTBRK
 
EQU
 (0x1 << 9Ë;- (
	gUSART
Ë
Sèπ
 
Bªak


3083 
AT91C_US_STPBRK
 
EQU
 (0x1 << 10Ë;- (
	gUSART
Ë
St›
 
Bªak


3084 
AT91C_US_STTTO
 
EQU
 (0x1 << 11Ë;- (
	gUSART
Ë
Sèπ
 
	gTime
-
out


3085 
AT91C_US_SENDA
 
EQU
 (0x1 << 12Ë;- (
	gUSART
Ë
Síd
 
Addªss


3086 
AT91C_US_RSTIT
 
EQU
 (0x1 << 13Ë;- (
	gUSART
Ë
Re£t
 
Iãøti⁄s


3087 
AT91C_US_RSTNACK
 
EQU
 (0x1 << 14Ë;- (
	gUSART
Ë
Re£t
 
N⁄
 
AcknowÀdge


3088 
AT91C_US_RETTO
 
EQU
 (0x1 << 15Ë;- (
	gUSART
Ë
Rórm
 
	gTime
-
out


3089 
AT91C_US_DTREN
 
EQU
 (0x1 << 16Ë;- (
	gUSART
Ë
D©a
 
TîmöÆ
 
ªady
 
E«bÀ


3090 
AT91C_US_DTRDIS
 
EQU
 (0x1 << 17Ë;- (
	gUSART
Ë
D©a
 
TîmöÆ
 
ªady
 
DißbÀ


3091 
AT91C_US_RTSEN
 
EQU
 (0x1 << 18Ë;- (
	gUSART
Ë
Reque°
 
to
 
Síd
 
íabÀ


3092 
AT91C_US_RTSDIS
 
EQU
 (0x1 << 19Ë;- (
	gUSART
Ë
Reque°
 
to
 
Síd
 
DißbÀ


3094 
AT91C_US_USMODE
 
EQU
 (0xF << 0Ë;- (
	gUSART
Ë
Ußπ
 
mode


3095 
AT91C_US_USMODE_NORMAL
 
EQU
 (0x0Ë;- (
	gUSART
Ë
N‹mÆ


3096 
AT91C_US_USMODE_RS485
 
EQU
 (0x1Ë;- (
	gUSART
Ë
RS485


3097 
AT91C_US_USMODE_HWHSH
 
EQU
 (0x2Ë;- (
	gUSART
Ë
H¨dw¨e
 
H™dshakög


3098 
AT91C_US_USMODE_MODEM
 
EQU
 (0x3Ë;- (
	gUSART
Ë
Modem


3099 
AT91C_US_USMODE_ISO7816_0
 
EQU
 (0x4Ë;- (
	gUSART
Ë
ISO7816
 
	g¥Ÿocﬁ
: 
T
 = 0

3100 
AT91C_US_USMODE_ISO7816_1
 
EQU
 (0x6Ë;- (
	gUSART
Ë
ISO7816
 
	g¥Ÿocﬁ
: 
T
 = 1

3101 
AT91C_US_USMODE_IRDA
 
EQU
 (0x8Ë;- (
	gUSART
Ë
IrDA


3102 
AT91C_US_USMODE_SWHSH
 
EQU
 (0xCË;- (
	gUSART
Ë
So·w¨e
 
H™dshakög


3103 
AT91C_US_CLKS
 
EQU
 (0x3 << 4Ë;- (
	gUSART
Ë
Clock
 
Sñe˘i⁄
 (
Baud
 
R©e
 
gíî©‹
 
I≈ut
 Clock

3104 
AT91C_US_CLKS_CLOCK
 
EQU
 (0x0 << 4Ë;- (
USART
Ë
Clock


3105 
AT91C_US_CLKS_FDIV1
 
EQU
 (0x1 << 4Ë;- (
USART
Ë
fdiv1


3106 
AT91C_US_CLKS_SLOW
 
EQU
 (0x2 << 4Ë;- (
USART
Ë
	$¶ow_˛ock
 (
ARM
)

3107 
AT91C_US_CLKS_EXT
 
	`EQU
 (0x3 << 4Ë;- (
USART
Ë
	$Exã∫Æ
 (
SCK
)

3108 
AT91C_US_CHRL
 
	`EQU
 (0x3 << 6Ë;- (
USART
Ë
Clock
 
	`Sñe˘i⁄
 (
Baud
 
R©e
 
gíî©‹
 
I≈ut
 Clock

3109 
AT91C_US_CHRL_5_BITS
 
	`EQU
 (0x0 << 6Ë;- (
USART
Ë
Ch¨a˘î
 
Lígth
: 5 
bôs


3110 
AT91C_US_CHRL_6_BITS
 
	`EQU
 (0x1 << 6Ë;- (
USART
Ë
Ch¨a˘î
 
Lígth
: 6 
bôs


3111 
AT91C_US_CHRL_7_BITS
 
	`EQU
 (0x2 << 6Ë;- (
USART
Ë
Ch¨a˘î
 
Lígth
: 7 
bôs


3112 
AT91C_US_CHRL_8_BITS
 
	`EQU
 (0x3 << 6Ë;- (
USART
Ë
Ch¨a˘î
 
Lígth
: 8 
bôs


3113 
AT91C_US_SYNC
 
	`EQU
 (0x1 << 8Ë;- (
USART
Ë
Synchr⁄ous
 
Mode
 
Sñe˘


3114 
AT91C_US_NBSTOP
 
	`EQU
 (0x3 << 12Ë;- (
USART
Ë
Numbî
 
of
 
St›
 
bôs


3115 
AT91C_US_NBSTOP_1_BIT
 
	`EQU
 (0x0 << 12Ë;- (
USART
Ë1 
°›
 
bô


3116 
AT91C_US_NBSTOP_15_BIT
 
	`EQU
 (0x1 << 12Ë;- (
USART
Ë
	`Asynchr⁄ous
 (
SYNC
=0Ë2 
°›
 
bôs
 
	`Synchr⁄ous
 (SYNC=1) 2 stop bits

3117 
AT91C_US_NBSTOP_2_BIT
 
	`EQU
 (0x2 << 12Ë;- (
USART
Ë2 
°›
 
bôs


3118 
AT91C_US_MSBF
 
	`EQU
 (0x1 << 16Ë;- (
USART
Ë
Bô
 
Ordî


3119 
AT91C_US_MODE9
 
	`EQU
 (0x1 << 17Ë;- (
USART
Ë9-
bô
 
Ch¨a˘î
 
Àngth


3120 
AT91C_US_CKLO
 
	`EQU
 (0x1 << 18Ë;- (
USART
Ë
Clock
 
Ouçut
 
Sñe˘


3121 
AT91C_US_OVER
 
	`EQU
 (0x1 << 19Ë;- (
USART
Ë
Ovî
 
Sam∂ög
 
Mode


3122 
AT91C_US_INACK
 
	`EQU
 (0x1 << 20Ë;- (
USART
Ë
Inhibô
 
N⁄
 
AcknowÀdge


3123 
AT91C_US_DSNACK
 
	`EQU
 (0x1 << 21Ë;- (
USART
Ë
DißbÀ
 
Suc˚ssive
 
NACK


3124 
AT91C_US_MAX_ITER
 
	`EQU
 (0x1 << 24Ë;- (
USART
Ë
Numbî
 
of
 
Rïëôi⁄s


3125 
AT91C_US_FILTER
 
	`EQU
 (0x1 << 28Ë;- (
USART
Ë
Re˚ive
 
Löe
 
Fûãr


3127 
AT91C_US_RXBRK
 
	`EQU
 (0x1 << 2Ë;- (
USART
Ë
Bªak
 
Re˚ived
/
End
 
of
 Break

3128 
AT91C_US_TIMEOUT
 
	`EQU
 (0x1 << 8Ë;- (
USART
Ë
Re˚ivî
 
Time
-
out


3129 
AT91C_US_ITERATION
 
	`EQU
 (0x1 << 10Ë;- (
USART
Ë
Max
 
numbî
 
of
 
Rïëôi⁄s
 
Róched


3130 
AT91C_US_NACK
 
	`EQU
 (0x1 << 13Ë;- (
USART
Ë
N⁄
 
AcknowÀdge


3131 
AT91C_US_RIIC
 
	`EQU
 (0x1 << 16Ë;- (
USART
Ë
Rög
 
INdiˇt‹
 
I≈ut
 
Ch™ge
 
Fœg


3132 
AT91C_US_DSRIC
 
	`EQU
 (0x1 << 17Ë;- (
USART
Ë
D©a
 
Së
 
Ródy
 
I≈ut
 
Ch™ge
 
Fœg


3133 
AT91C_US_DCDIC
 
	`EQU
 (0x1 << 18Ë;- (
USART
Ë
D©a
 
C¨rõr
 
Fœg


3134 
AT91C_US_CTSIC
 
	`EQU
 (0x1 << 19Ë;- (
USART
Ë
CÀ¨
 
To
 
Síd
 
I≈ut
 
Ch™ge
 
Fœg


3138 
AT91C_US_RI
 
	`EQU
 (0x1 << 20Ë;- (
USART
Ë
Image
 
of
 
RI
 
I≈ut


3139 
AT91C_US_DSR
 
	`EQU
 (0x1 << 21Ë;- (
USART
Ë
Image
 
of
 
DSR
 
I≈ut


3140 
AT91C_US_DCD
 
	`EQU
 (0x1 << 22Ë;- (
USART
Ë
Image
 
of
 
DCD
 
I≈ut


3141 
AT91C_US_CTS
 
	`EQU
 (0x1 << 23Ë;- (
USART
Ë
Image
 
of
 
CTS
 
I≈ut


3147 
AT91C_SSC_RXEN
 
	`EQU
 (0x1 << 0Ë;- (
SSC
Ë
Re˚ive
 
E«bÀ


3148 
AT91C_SSC_RXDIS
 
	`EQU
 (0x1 << 1Ë;- (
SSC
Ë
Re˚ive
 
DißbÀ


3149 
AT91C_SSC_TXEN
 
	`EQU
 (0x1 << 8Ë;- (
SSC
Ë
Tønsmô
 
E«bÀ


3150 
AT91C_SSC_TXDIS
 
	`EQU
 (0x1 << 9Ë;- (
SSC
Ë
Tønsmô
 
DißbÀ


3151 
AT91C_SSC_SWRST
 
	`EQU
 (0x1 << 15Ë;- (
SSC
Ë
So·w¨e
 
Re£t


3153 
AT91C_SSC_CKS
 
	`EQU
 (0x3 << 0Ë;- (
SSC
Ë
Re˚ive
/
Tønsmô
 
Clock
 
Sñe˘i⁄


3154 
AT91C_SSC_CKS_DIV
 
	`EQU
 (0x0Ë;- (
SSC
Ë
Divided
 
Clock


3155 
AT91C_SSC_CKS_TK
 
	`EQU
 (0x1Ë;- (
SSC
Ë
TK
 
Clock
 
sig«l


3156 
AT91C_SSC_CKS_RK
 
	`EQU
 (0x2Ë;- (
SSC
Ë
RK
 
pö


3157 
AT91C_SSC_CKO
 
	`EQU
 (0x7 << 2Ë;- (
SSC
Ë
Re˚ive
/
Tønsmô
 
Clock
 
Ouçut
 
Mode
 
Sñe˘i⁄


3158 
AT91C_SSC_CKO_NONE
 
	`EQU
 (0x0 << 2Ë;- (
SSC
Ë
Re˚ive
/
Tønsmô
 
Clock
 
Ouçut
 
Mode
: 
N⁄e
 
RK
 
pö
: 
I≈ut
-
⁄ly


3159 
AT91C_SSC_CKO_CONTINOUS
 
	`EQU
 (0x1 << 2Ë;- (
SSC
Ë
C⁄töuous
 
Re˚ive
/
Tønsmô
 
Clock
 
RK
 
pö
: 
Ouçut


3160 
AT91C_SSC_CKO_DATA_TX
 
	`EQU
 (0x2 << 2Ë;- (
SSC
Ë
Re˚ive
/
Tønsmô
 
Clock
 
⁄ly
 
durög
 
d©a
 
å™s„rs
 
RK
 
pö
: 
Ouçut


3161 
AT91C_SSC_CKI
 
	`EQU
 (0x1 << 5Ë;- (
SSC
Ë
Re˚ive
/
Tønsmô
 
Clock
 
Invîsi⁄


3162 
AT91C_SSC_START
 
	`EQU
 (0xF << 8Ë;- (
SSC
Ë
Re˚ive
/
Tønsmô
 
Sèπ
 
Sñe˘i⁄


3163 
AT91C_SSC_START_CONTINOUS
 
	`EQU
 (0x0 << 8Ë;- (
SSC
Ë
C⁄töuous
, 
as
 
so⁄
á†
the
 
ª˚ivî
 
is
 
íabÀd
, 
™d
 
immedüãly
 
a·î
Åhê
íd
 
of
 
å™s„r
 o‡thê
¥evious
 
d©a
.

3164 
AT91C_SSC_START_TX
 
	`EQU
 (0x1 << 8Ë;- (
SSC
Ë
Tønsmô
/
Re˚ive
 
°¨t


3165 
AT91C_SSC_START_LOW_RF
 
	`EQU
 (0x2 << 8Ë;- (
SSC
Ë
Dëe˘i⁄
 
of
 
a
 
low
 
Àvñ
 
⁄
 
RF
 
öput


3166 
AT91C_SSC_START_HIGH_RF
 
	`EQU
 (0x3 << 8Ë;- (
SSC
Ë
Dëe˘i⁄
 
of
 
a
 
high
 
Àvñ
 
⁄
 
RF
 
öput


3167 
AT91C_SSC_START_FALL_RF
 
	`EQU
 (0x4 << 8Ë;- (
SSC
Ë
Dëe˘i⁄
 
of
 
a
 
ÁŒög
 
edge
 
⁄
 
RF
 
öput


3168 
AT91C_SSC_START_RISE_RF
 
	`EQU
 (0x5 << 8Ë;- (
SSC
Ë
Dëe˘i⁄
 
of
 
a
 
risög
 
edge
 
⁄
 
RF
 
öput


3169 
AT91C_SSC_START_LEVEL_RF
 
	`EQU
 (0x6 << 8Ë;- (
SSC
Ë
Dëe˘i⁄
 
of
 
™y
 
Àvñ
 
ch™ge
 
⁄
 
RF
 
öput


3170 
AT91C_SSC_START_EDGE_RF
 
	`EQU
 (0x7 << 8Ë;- (
SSC
Ë
Dëe˘i⁄
 
of
 
™y
 
edge
 
⁄
 
RF
 
öput


3171 
AT91C_SSC_START_0
 
	`EQU
 (0x8 << 8Ë;- (
SSC
Ë
Com∑ª
 0

3172 
AT91C_SSC_STTDLY
 
	`EQU
 (0xFF << 16Ë;- (
SSC
Ë
Re˚ive
/
Tønsmô
 
Sèπ
 
Dñay


3173 
AT91C_SSC_PERIOD
 
	`EQU
 (0xFF << 24Ë;- (
SSC
Ë
Re˚ive
/
Tønsmô
 
Pîiod
 
Dividî
 
Sñe˘i⁄


3175 
AT91C_SSC_DATLEN
 
	`EQU
 (0x1F << 0Ë;- (
SSC
Ë
D©a
 
Lígth


3176 
AT91C_SSC_LOOP
 
	`EQU
 (0x1 << 5Ë;- (
SSC
Ë
Lo›
 
Mode


3177 
AT91C_SSC_MSBF
 
	`EQU
 (0x1 << 7Ë;- (
SSC
Ë
Mo°
 
Signifiˇ¡
 
Bô
 
Fú°


3178 
AT91C_SSC_DATNB
 
	`EQU
 (0xF << 8Ë;- (
SSC
Ë
D©a
 
Numbî
 
≥r
 
Føme


3179 
AT91C_SSC_FSLEN
 
	`EQU
 (0xF << 16Ë;- (
SSC
Ë
Re˚ive
/
Tønsmô
 
Føme
 
Sync
 
Àngth


3180 
AT91C_SSC_FSOS
 
	`EQU
 (0x7 << 20Ë;- (
SSC
Ë
Re˚ive
/
Tønsmô
 
Føme
 
Sync
 
Ouçut
 
Sñe˘i⁄


3181 
AT91C_SSC_FSOS_NONE
 
	`EQU
 (0x0 << 20Ë;- (
SSC
Ë
Sñe˘ed
 
Re˚ive
/
Tønsmô
 
Føme
 
Sync
 
Sig«l
: 
N⁄e
 
RK
 
pö
 
I≈ut
-
⁄ly


3182 
AT91C_SSC_FSOS_NEGATIVE
 
	`EQU
 (0x1 << 20Ë;- (
SSC
Ë
Sñe˘ed
 
Re˚ive
/
Tønsmô
 
Føme
 
Sync
 
Sig«l
: 
Neg©ive
 
Pul£


3183 
AT91C_SSC_FSOS_POSITIVE
 
	`EQU
 (0x2 << 20Ë;- (
SSC
Ë
Sñe˘ed
 
Re˚ive
/
Tønsmô
 
Føme
 
Sync
 
Sig«l
: 
Posôive
 
Pul£


3184 
AT91C_SSC_FSOS_LOW
 
	`EQU
 (0x3 << 20Ë;- (
SSC
Ë
Sñe˘ed
 
Re˚ive
/
Tønsmô
 
Føme
 
Sync
 
Sig«l
: 
Drivî
 
Low
 
durög
 
d©a
 
å™s„r


3185 
AT91C_SSC_FSOS_HIGH
 
	`EQU
 (0x4 << 20Ë;- (
SSC
Ë
Sñe˘ed
 
Re˚ive
/
Tønsmô
 
Føme
 
Sync
 
Sig«l
: 
Drivî
 
High
 
durög
 
d©a
 
å™s„r


3186 
AT91C_SSC_FSOS_TOGGLE
 
	`EQU
 (0x5 << 20Ë;- (
SSC
Ë
Sñe˘ed
 
Re˚ive
/
Tønsmô
 
Føme
 
Sync
 
Sig«l
: 
Togglög
 
©
 
óch
 
°¨t
 
of
 
d©a
 
å™s„r


3187 
AT91C_SSC_FSEDGE
 
	`EQU
 (0x1 << 24Ë;- (
SSC
Ë
Føme
 
Sync
 
Edge
 
Dëe˘i⁄


3190 
AT91C_SSC_DATDEF
 
	`EQU
 (0x1 << 5Ë;- (
SSC
Ë
D©a
 
DeÁu…
 
VÆue


3191 
AT91C_SSC_FSDEN
 
	`EQU
 (0x1 << 23Ë;- (
SSC
Ë
Føme
 
Sync
 
D©a
 
E«bÀ


3193 
AT91C_SSC_TXRDY
 
	`EQU
 (0x1 << 0Ë;- (
SSC
Ë
Tønsmô
 
Ródy


3194 
AT91C_SSC_TXEMPTY
 
	`EQU
 (0x1 << 1Ë;- (
SSC
Ë
Tønsmô
 
Em±y


3195 
AT91C_SSC_ENDTX
 
	`EQU
 (0x1 << 2Ë;- (
SSC
Ë
End
 
Of
 
Tønsmissi⁄


3196 
AT91C_SSC_TXBUFE
 
	`EQU
 (0x1 << 3Ë;- (
SSC
Ë
Tønsmô
 
Buf„r
 
Em±y


3197 
AT91C_SSC_RXRDY
 
	`EQU
 (0x1 << 4Ë;- (
SSC
Ë
Re˚ive
 
Ródy


3198 
AT91C_SSC_OVRUN
 
	`EQU
 (0x1 << 5Ë;- (
SSC
Ë
Re˚ive
 
Ovîrun


3199 
AT91C_SSC_ENDRX
 
	`EQU
 (0x1 << 6Ë;- (
SSC
Ë
End
 
of
 
Re˚±i⁄


3200 
AT91C_SSC_RXBUFF
 
	`EQU
 (0x1 << 7Ë;- (
SSC
Ë
Re˚ive
 
Buf„r
 
FuŒ


3201 
AT91C_SSC_TXSYN
 
	`EQU
 (0x1 << 10Ë;- (
SSC
Ë
Tønsmô
 
Sync


3202 
AT91C_SSC_RXSYN
 
	`EQU
 (0x1 << 11Ë;- (
SSC
Ë
Re˚ive
 
Sync


3203 
AT91C_SSC_TXENA
 
	`EQU
 (0x1 << 16Ë;- (
SSC
Ë
Tønsmô
 
E«bÀ


3204 
AT91C_SSC_RXENA
 
	`EQU
 (0x1 << 17Ë;- (
SSC
Ë
Re˚ive
 
E«bÀ


3213 
AT91C_TWI_START
 
	`EQU
 (0x1 << 0Ë;- (
TWI
Ë
Síd
 
a
 
START
 
C⁄dôi⁄


3214 
AT91C_TWI_STOP
 
	`EQU
 (0x1 << 1Ë;- (
TWI
Ë
Síd
 
a
 
STOP
 
C⁄dôi⁄


3215 
AT91C_TWI_MSEN
 
	`EQU
 (0x1 << 2Ë;- (
TWI
ËTWI 
Ma°î
 
Tøns„r
 
E«bÀd


3216 
AT91C_TWI_MSDIS
 
	`EQU
 (0x1 << 3Ë;- (
TWI
ËTWI 
Ma°î
 
Tøns„r
 
DißbÀd


3217 
AT91C_TWI_SWRST
 
	`EQU
 (0x1 << 7Ë;- (
TWI
Ë
So·w¨e
 
Re£t


3219 
AT91C_TWI_IADRSZ
 
	`EQU
 (0x3 << 8Ë;- (
TWI
Ë
I¡î«l
 
Devi˚
 
Addªss
 
Size


3220 
AT91C_TWI_IADRSZ_NO
 
	`EQU
 (0x0 << 8Ë;- (
TWI
Ë
No
 
öã∫Æ
 
devi˚
 
addªss


3221 
AT91C_TWI_IADRSZ_1_BYTE
 
	`EQU
 (0x1 << 8Ë;- (
TWI
Ë
O√
-
byã
 
öã∫Æ
 
devi˚
 
addªss


3222 
AT91C_TWI_IADRSZ_2_BYTE
 
	`EQU
 (0x2 << 8Ë;- (
TWI
Ë
Two
-
byã
 
öã∫Æ
 
devi˚
 
addªss


3223 
AT91C_TWI_IADRSZ_3_BYTE
 
	`EQU
 (0x3 << 8Ë;- (
TWI
Ë
Thªe
-
byã
 
öã∫Æ
 
devi˚
 
addªss


3224 
AT91C_TWI_MREAD
 
	`EQU
 (0x1 << 12Ë;- (
TWI
Ë
Ma°î
 
Ród
 
Dúe˘i⁄


3225 
AT91C_TWI_DADR
 
	`EQU
 (0x7F << 16Ë;- (
TWI
Ë
Devi˚
 
Addªss


3227 
AT91C_TWI_CLDIV
 
	`EQU
 (0xFF << 0Ë;- (
TWI
Ë
Clock
 
Low
 
Dividî


3228 
AT91C_TWI_CHDIV
 
	`EQU
 (0xFF << 8Ë;- (
TWI
Ë
Clock
 
High
 
Dividî


3229 
AT91C_TWI_CKDIV
 
	`EQU
 (0x7 << 16Ë;- (
TWI
Ë
Clock
 
Dividî


3231 
AT91C_TWI_TXCOMP
 
	`EQU
 (0x1 << 0Ë;- (
TWI
Ë
Tønsmissi⁄
 
Com∂ëed


3232 
AT91C_TWI_RXRDY
 
	`EQU
 (0x1 << 1Ë;- (
TWI
Ë
Re˚ive
 
hﬁdög
 
RóDY


3233 
AT91C_TWI_TXRDY
 
	`EQU
 (0x1 << 2Ë;- (
TWI
Ë
Tønsmô
 
hﬁdög
 
RóDY


3234 
AT91C_TWI_OVRE
 
	`EQU
 (0x1 << 6Ë;- (
TWI
Ë
Ovîrun
 
Eº‹


3235 
AT91C_TWI_UNRE
 
	`EQU
 (0x1 << 7Ë;- (
TWI
Ë
Undîrun
 
Eº‹


3236 
AT91C_TWI_NACK
 
	`EQU
 (0x1 << 8Ë;- (
TWI
Ë
NŸ
 
AcknowÀdged


3245 
AT91C_PWMC_CPRE
 
	`EQU
 (0xF << 0Ë;- (
PWMC_CH
Ë
Ch™√l
 
Pª
-
sˇÀr
 : 
PWMC_CLKx


3246 
AT91C_PWMC_CPRE_MCK
 
	`EQU
 (0x0Ë;- (
PWMC_CH
)

3247 
AT91C_PWMC_CPRE_MCKA
 
	`EQU
 (0xBË;- (
PWMC_CH
)

3248 
AT91C_PWMC_CPRE_MCKB
 
	`EQU
 (0xCË;- (
PWMC_CH
)

3249 
AT91C_PWMC_CALG
 
	`EQU
 (0x1 << 8Ë;- (
PWMC_CH
Ë
Ch™√l
 
Alignmít


3250 
AT91C_PWMC_CPOL
 
	`EQU
 (0x1 << 9Ë;- (
PWMC_CH
Ë
Ch™√l
 
Pﬁ¨ôy


3251 
AT91C_PWMC_CPD
 
	`EQU
 (0x1 << 10Ë;- (
PWMC_CH
Ë
Ch™√l
 
Upd©e
 
Pîiod


3253 
AT91C_PWMC_CDTY
 
	`EQU
 (0x0 << 0Ë;- (
PWMC_CH
Ë
Ch™√l
 
Duty
 
Cy˛e


3255 
AT91C_PWMC_CPRD
 
	`EQU
 (0x0 << 0Ë;- (
PWMC_CH
Ë
Ch™√l
 
Pîiod


3257 
AT91C_PWMC_CCNT
 
	`EQU
 (0x0 << 0Ë;- (
PWMC_CH
Ë
Ch™√l
 
Cou¡î


3259 
AT91C_PWMC_CUPD
 
	`EQU
 (0x0 << 0Ë;- (
PWMC_CH
Ë
Ch™√l
 
Upd©e


3265 
AT91C_PWMC_DIVA
 
	`EQU
 (0xFF << 0Ë;- (
PWMC
Ë
CLKA
 
divide
 
Á˘‹
.

3266 
AT91C_PWMC_PREA
 
	`EQU
 (0xF << 8Ë;- (
PWMC
Ë
Dividî
 
I≈ut
 
Clock
 
PªsˇÀr
 
A


3267 
AT91C_PWMC_PREA_MCK
 
	`EQU
 (0x0 << 8Ë;- (
PWMC
)

3268 
AT91C_PWMC_DIVB
 
	`EQU
 (0xFF << 16Ë;- (
PWMC
Ë
CLKB
 
divide
 
Á˘‹
.

3269 
AT91C_PWMC_PREB
 
	`EQU
 (0xF << 24Ë;- (
PWMC
Ë
Dividî
 
I≈ut
 
Clock
 
PªsˇÀr
 
B


3270 
AT91C_PWMC_PREB_MCK
 
	`EQU
 (0x0 << 24Ë;- (
PWMC
)

3272 
AT91C_PWMC_CHID0
 
	`EQU
 (0x1 << 0Ë;- (
PWMC
Ë
Ch™√l
 
ID
 0

3273 
AT91C_PWMC_CHID1
 
	`EQU
 (0x1 << 1Ë;- (
PWMC
Ë
Ch™√l
 
ID
 1

3274 
AT91C_PWMC_CHID2
 
	`EQU
 (0x1 << 2Ë;- (
PWMC
Ë
Ch™√l
 
ID
 2

3275 
AT91C_PWMC_CHID3
 
	`EQU
 (0x1 << 3Ë;- (
PWMC
Ë
Ch™√l
 
ID
 3

3287 
AT91C_UDP_FRM_NUM
 
	`EQU
 (0x7FF << 0Ë;- (
UDP
Ë
Føme
 
Numbî
 
as
 
Deföed
 
ö
 
the
 
Packë
 
Fõld
 
F‹m©s


3288 
AT91C_UDP_FRM_ERR
 
	`EQU
 (0x1 << 16Ë;- (
UDP
Ë
Føme
 
Eº‹


3289 
AT91C_UDP_FRM_OK
 
	`EQU
 (0x1 << 17Ë;- (
UDP
Ë
Føme
 
OK


3291 
AT91C_UDP_FADDEN
 
	`EQU
 (0x1 << 0Ë;- (
UDP
Ë
Fun˘i⁄
 
Addªss
 
E«bÀ


3292 
AT91C_UDP_CONFG
 
	`EQU
 (0x1 << 1Ë;- (
UDP
Ë
C⁄figuªd


3293 
AT91C_UDP_ESR
 
	`EQU
 (0x1 << 2Ë;- (
UDP
Ë
E«bÀ
 
Síd
 
Resume


3294 
AT91C_UDP_RSMINPR
 
	`EQU
 (0x1 << 3Ë;- (
UDP
Ë
A
 
Resume
 
Has
 
Bìn
 
Sít
 
to
 
the
 
Ho°


3295 
AT91C_UDP_RMWUPE
 
	`EQU
 (0x1 << 4Ë;- (
UDP
Ë
RemŸe
 
Wake
 
Up
 
E«bÀ


3297 
AT91C_UDP_FADD
 
	`EQU
 (0xFF << 0Ë;- (
UDP
Ë
Fun˘i⁄
 
Addªss
 
VÆue


3298 
AT91C_UDP_FEN
 
	`EQU
 (0x1 << 8Ë;- (
UDP
Ë
Fun˘i⁄
 
E«bÀ


3300 
AT91C_UDP_EPINT0
 
	`EQU
 (0x1 << 0Ë;- (
UDP
Ë
Endpoöt
 0 
I¡îru±


3301 
AT91C_UDP_EPINT1
 
	`EQU
 (0x1 << 1Ë;- (
UDP
Ë
Endpoöt
 0 
I¡îru±


3302 
AT91C_UDP_EPINT2
 
	`EQU
 (0x1 << 2Ë;- (
UDP
Ë
Endpoöt
 2 
I¡îru±


3303 
AT91C_UDP_EPINT3
 
	`EQU
 (0x1 << 3Ë;- (
UDP
Ë
Endpoöt
 3 
I¡îru±


3304 
AT91C_UDP_EPINT4
 
	`EQU
 (0x1 << 4Ë;- (
UDP
Ë
Endpoöt
 4 
I¡îru±


3305 
AT91C_UDP_EPINT5
 
	`EQU
 (0x1 << 5Ë;- (
UDP
Ë
Endpoöt
 5 
I¡îru±


3306 
AT91C_UDP_RXSUSP
 
	`EQU
 (0x1 << 8Ë;- (
UDP
Ë
USB
 
Su•íd
 
I¡îru±


3307 
AT91C_UDP_RXRSM
 
	`EQU
 (0x1 << 9Ë;- (
UDP
Ë
USB
 
Resume
 
I¡îru±


3308 
AT91C_UDP_EXTRSM
 
	`EQU
 (0x1 << 10Ë;- (
UDP
Ë
USB
 
Exã∫Æ
 
Resume
 
I¡îru±


3309 
AT91C_UDP_SOFINT
 
	`EQU
 (0x1 << 11Ë;- (
UDP
Ë
USB
 
Sèπ
 
Of
 
‰ame
 
I¡îru±


3310 
AT91C_UDP_WAKEUP
 
	`EQU
 (0x1 << 13Ë;- (
UDP
Ë
USB
 
Resume
 
I¡îru±


3314 
AT91C_UDP_ENDBUSRES
 
	`EQU
 (0x1 << 12Ë;- (
UDP
Ë
USB
 
End
 
Of
 
Bus
 
Re£t
 
I¡îru±


3317 
AT91C_UDP_EP0
 
	`EQU
 (0x1 << 0Ë;- (
UDP
Ë
Re£t
 
Endpoöt
 0

3318 
AT91C_UDP_EP1
 
	`EQU
 (0x1 << 1Ë;- (
UDP
Ë
Re£t
 
Endpoöt
 1

3319 
AT91C_UDP_EP2
 
	`EQU
 (0x1 << 2Ë;- (
UDP
Ë
Re£t
 
Endpoöt
 2

3320 
AT91C_UDP_EP3
 
	`EQU
 (0x1 << 3Ë;- (
UDP
Ë
Re£t
 
Endpoöt
 3

3321 
AT91C_UDP_EP4
 
	`EQU
 (0x1 << 4Ë;- (
UDP
Ë
Re£t
 
Endpoöt
 4

3322 
AT91C_UDP_EP5
 
	`EQU
 (0x1 << 5Ë;- (
UDP
Ë
Re£t
 
Endpoöt
 5

3324 
AT91C_UDP_TXCOMP
 
	`EQU
 (0x1 << 0Ë;- (
UDP
Ë
Gíî©es
 
™
 
IN
 
∑ckë
 
wôh
 
d©a
 
¥eviou¶y
 
wrôãn
 
ö
 
the
 
DPR


3325 
AT91C_UDP_RX_DATA_BK0
 
	`EQU
 (0x1 << 1Ë;- (
UDP
Ë
Re˚ive
 
D©a
 
B™k
 0

3326 
AT91C_UDP_RXSETUP
 
	`EQU
 (0x1 << 2Ë;- (
UDP
Ë
Síds
 
STALL
 
to
 
the
 
	$Ho°
 (
C⁄åﬁ
 
ídpoöts
)

3327 
AT91C_UDP_ISOERROR
 
	`EQU
 (0x1 << 3Ë;- (
UDP
Ë
Isochr⁄ous
 
	$îr‹
 (
Isochr⁄ous
 
ídpoöts
)

3328 
AT91C_UDP_TXPKTRDY
 
	`EQU
 (0x1 << 4Ë;- (
UDP
Ë
Tønsmô
 
Packë
 
Ródy


3329 
AT91C_UDP_FORCESTALL
 
	`EQU
 (0x1 << 5Ë;- (
UDP
Ë
F‹˚
 
	`SèŒ
 (
u£d
 
by
 
C⁄åﬁ
, 
Bulk
 
™d
 
Isochr⁄ous
 
ídpoöts
).

3330 
AT91C_UDP_RX_DATA_BK1
 
	`EQU
 (0x1 << 6Ë;- (
UDP
Ë
Re˚ive
 
D©a
 
B™k
 1 (
⁄ly
 
u£d
 
by
 
ídpoöts
 
wôh
 
pög
-
p⁄g
 
©åibuãs
).

3331 
AT91C_UDP_DIR
 
	`EQU
 (0x1 << 7Ë;- (
UDP
Ë
Tøns„r
 
Dúe˘i⁄


3332 
AT91C_UDP_EPTYPE
 
	`EQU
 (0x7 << 8Ë;- (
UDP
Ë
Endpoöt
 
ty≥


3333 
AT91C_UDP_EPTYPE_CTRL
 
	`EQU
 (0x0 << 8Ë;- (
UDP
Ë
C⁄åﬁ


3334 
AT91C_UDP_EPTYPE_ISO_OUT
 
	`EQU
 (0x1 << 8Ë;- (
UDP
Ë
Isochr⁄ous
 
OUT


3335 
AT91C_UDP_EPTYPE_BULK_OUT
 
	`EQU
 (0x2 << 8Ë;- (
UDP
Ë
Bulk
 
OUT


3336 
AT91C_UDP_EPTYPE_INT_OUT
 
	`EQU
 (0x3 << 8Ë;- (
UDP
Ë
I¡îru±
 
OUT


3337 
AT91C_UDP_EPTYPE_ISO_IN
 
	`EQU
 (0x5 << 8Ë;- (
UDP
Ë
Isochr⁄ous
 
IN


3338 
AT91C_UDP_EPTYPE_BULK_IN
 
	`EQU
 (0x6 << 8Ë;- (
UDP
Ë
Bulk
 
IN


3339 
AT91C_UDP_EPTYPE_INT_IN
 
	`EQU
 (0x7 << 8Ë;- (
UDP
Ë
I¡îru±
 
IN


3340 
AT91C_UDP_DTGLE
 
	`EQU
 (0x1 << 11Ë;- (
UDP
Ë
D©a
 
ToggÀ


3341 
AT91C_UDP_EPEDS
 
	`EQU
 (0x1 << 15Ë;- (
UDP
Ë
Endpoöt
 
E«bÀ
 
DißbÀ


3342 
AT91C_UDP_RXBYTECNT
 
	`EQU
 (0x7FF << 16Ë;- (
UDP
Ë
Numbî
 
Of
 
Byãs
 
AvaûabÀ
 
ö
 
the
 
FIFO


3344 
AT91C_UDP_TXVDIS
 
	`EQU
 (0x1 << 8Ë;- (
UDP
)

3345 
AT91C_UDP_PUON
 
	`EQU
 (0x1 << 9Ë;- (
UDP
Ë
PuŒ
-
up
 
ON


3351 
AT91C_TC_CLKEN
 
	`EQU
 (0x1 << 0Ë;- (
TC
Ë
Cou¡î
 
Clock
 
E«bÀ
 
Comm™d


3352 
AT91C_TC_CLKDIS
 
	`EQU
 (0x1 << 1Ë;- (
TC
Ë
Cou¡î
 
Clock
 
DißbÀ
 
Comm™d


3353 
AT91C_TC_SWTRG
 
	`EQU
 (0x1 << 2Ë;- (
TC
Ë
So·w¨e
 
Triggî
 
Comm™d


3355 
AT91C_TC_CLKS
 
	`EQU
 (0x7 << 0Ë;- (
TC
Ë
Clock
 
Sñe˘i⁄


3356 
AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 
	`EQU
 (0x0Ë;- (
TC
Ë
Clock
 
£À˘ed
: 
TIMER_DIV1_CLOCK


3357 
AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 
	`EQU
 (0x1Ë;- (
TC
Ë
Clock
 
£À˘ed
: 
TIMER_DIV2_CLOCK


3358 
AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 
	`EQU
 (0x2Ë;- (
TC
Ë
Clock
 
£À˘ed
: 
TIMER_DIV3_CLOCK


3359 
AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 
	`EQU
 (0x3Ë;- (
TC
Ë
Clock
 
£À˘ed
: 
TIMER_DIV4_CLOCK


3360 
AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 
	`EQU
 (0x4Ë;- (
TC
Ë
Clock
 
£À˘ed
: 
TIMER_DIV5_CLOCK


3361 
AT91C_TC_CLKS_XC0
 
	`EQU
 (0x5Ë;- (
TC
Ë
Clock
 
£À˘ed
: 
XC0


3362 
AT91C_TC_CLKS_XC1
 
	`EQU
 (0x6Ë;- (
TC
Ë
Clock
 
£À˘ed
: 
XC1


3363 
AT91C_TC_CLKS_XC2
 
	`EQU
 (0x7Ë;- (
TC
Ë
Clock
 
£À˘ed
: 
XC2


3364 
AT91C_TC_CLKI
 
	`EQU
 (0x1 << 3Ë;- (
TC
Ë
Clock
 
Invît


3365 
AT91C_TC_BURST
 
	`EQU
 (0x3 << 4Ë;- (
TC
Ë
Bur°
 
Sig«l
 
Sñe˘i⁄


3366 
AT91C_TC_BURST_NONE
 
	`EQU
 (0x0 << 4Ë;- (
TC
Ë
The
 
˛ock
 
is
 
nŸ
 
g©ed
 
by
 
™
 
exã∫Æ
 
sig«l


3367 
AT91C_TC_BURST_XC0
 
	`EQU
 (0x1 << 4Ë;- (
TC
Ë
XC0
 
is
 
ANDed
 
wôh
 
the
 
£À˘ed
 
˛ock


3368 
AT91C_TC_BURST_XC1
 
	`EQU
 (0x2 << 4Ë;- (
TC
Ë
XC1
 
is
 
ANDed
 
wôh
 
the
 
£À˘ed
 
˛ock


3369 
AT91C_TC_BURST_XC2
 
	`EQU
 (0x3 << 4Ë;- (
TC
Ë
XC2
 
is
 
ANDed
 
wôh
 
the
 
£À˘ed
 
˛ock


3370 
AT91C_TC_CPCSTOP
 
	`EQU
 (0x1 << 6Ë;- (
TC
Ë
Cou¡î
 
Clock
 
St›≥d
 
wôh
 
RC
 
Com∑ª


3371 
AT91C_TC_LDBSTOP
 
	`EQU
 (0x1 << 6Ë;- (
TC
Ë
Cou¡î
 
Clock
 
St›≥d
 
wôh
 
RB
 
Lﬂdög


3372 
AT91C_TC_CPCDIS
 
	`EQU
 (0x1 << 7Ë;- (
TC
Ë
Cou¡î
 
Clock
 
DißbÀ
 
wôh
 
RC
 
Com∑ª


3373 
AT91C_TC_LDBDIS
 
	`EQU
 (0x1 << 7Ë;- (
TC
Ë
Cou¡î
 
Clock
 
DißbÀd
 
wôh
 
RB
 
Lﬂdög


3374 
AT91C_TC_ETRGEDG
 
	`EQU
 (0x3 << 8Ë;- (
TC
Ë
Exã∫Æ
 
Triggî
 
Edge
 
Sñe˘i⁄


3375 
AT91C_TC_ETRGEDG_NONE
 
	`EQU
 (0x0 << 8Ë;- (
TC
Ë
Edge
: 
N⁄e


3376 
AT91C_TC_ETRGEDG_RISING
 
	`EQU
 (0x1 << 8Ë;- (
TC
Ë
Edge
: 
risög
 
edge


3377 
AT91C_TC_ETRGEDG_FALLING
 
	`EQU
 (0x2 << 8Ë;- (
TC
Ë
Edge
: 
ÁŒög
 
edge


3378 
AT91C_TC_ETRGEDG_BOTH
 
	`EQU
 (0x3 << 8Ë;- (
TC
Ë
Edge
: 
óch
 
edge


3379 
AT91C_TC_EEVTEDG
 
	`EQU
 (0x3 << 8Ë;- (
TC
Ë
Exã∫Æ
 
Evít
 
Edge
 
Sñe˘i⁄


3380 
AT91C_TC_EEVTEDG_NONE
 
	`EQU
 (0x0 << 8Ë;- (
TC
Ë
Edge
: 
N⁄e


3381 
AT91C_TC_EEVTEDG_RISING
 
	`EQU
 (0x1 << 8Ë;- (
TC
Ë
Edge
: 
risög
 
edge


3382 
AT91C_TC_EEVTEDG_FALLING
 
	`EQU
 (0x2 << 8Ë;- (
TC
Ë
Edge
: 
ÁŒög
 
edge


3383 
AT91C_TC_EEVTEDG_BOTH
 
	`EQU
 (0x3 << 8Ë;- (
TC
Ë
Edge
: 
óch
 
edge


3384 
AT91C_TC_EEVT
 
	`EQU
 (0x3 << 10Ë;- (
TC
Ë
Exã∫Æ
 
Evít
 
Sñe˘i⁄


3385 
AT91C_TC_EEVT_TIOB
 
	`EQU
 (0x0 << 10Ë;- (
TC
Ë
Sig«l
 
£À˘ed
 
as
 
exã∫Æ
 
evít
: 
TIOB
 TIOB 
dúe˘i⁄
: 
öput


3386 
AT91C_TC_EEVT_XC0
 
	`EQU
 (0x1 << 10Ë;- (
TC
Ë
Sig«l
 
£À˘ed
 
as
 
exã∫Æ
 
evít
: 
XC0
 
TIOB
 
dúe˘i⁄
: 
ouçut


3387 
AT91C_TC_EEVT_XC1
 
	`EQU
 (0x2 << 10Ë;- (
TC
Ë
Sig«l
 
£À˘ed
 
as
 
exã∫Æ
 
evít
: 
XC1
 
TIOB
 
dúe˘i⁄
: 
ouçut


3388 
AT91C_TC_EEVT_XC2
 
	`EQU
 (0x3 << 10Ë;- (
TC
Ë
Sig«l
 
£À˘ed
 
as
 
exã∫Æ
 
evít
: 
XC2
 
TIOB
 
dúe˘i⁄
: 
ouçut


3389 
AT91C_TC_ABETRG
 
	`EQU
 (0x1 << 10Ë;- (
TC
Ë
TIOA
 
‹
 
TIOB
 
Exã∫Æ
 
Triggî
 
Sñe˘i⁄


3390 
AT91C_TC_ENETRG
 
	`EQU
 (0x1 << 12Ë;- (
TC
Ë
Exã∫Æ
 
Evít
 
Triggî
 
íabÀ


3391 
AT91C_TC_WAVESEL
 
	`EQU
 (0x3 << 13Ë;- (
TC
Ë
Wavef‹m
 
Sñe˘i⁄


3392 
AT91C_TC_WAVESEL_UP
 
	`EQU
 (0x0 << 13Ë;- (
TC
Ë
UP
 
mode
 
wôhout
 
©om©ic
 
åiggî
 
⁄
 
RC
 
Com∑ª


3393 
AT91C_TC_WAVESEL_UPDOWN
 
	`EQU
 (0x1 << 13Ë;- (
TC
Ë
UPDOWN
 
mode
 
wôhout
 
autom©ic
 
åiggî
 
⁄
 
RC
 
Com∑ª


3394 
AT91C_TC_WAVESEL_UP_AUTO
 
	`EQU
 (0x2 << 13Ë;- (
TC
Ë
UP
 
mode
 
wôh
 
autom©ic
 
åiggî
 
⁄
 
RC
 
Com∑ª


3395 
AT91C_TC_WAVESEL_UPDOWN_AUTO
 
	`EQU
 (0x3 << 13Ë;- (
TC
Ë
UPDOWN
 
mode
 
wôh
 
autom©ic
 
åiggî
 
⁄
 
RC
 
Com∑ª


3396 
AT91C_TC_CPCTRG
 
	`EQU
 (0x1 << 14Ë;- (
TC
Ë
RC
 
Com∑ª
 
Triggî
 
E«bÀ


3397 
AT91C_TC_WAVE
 
	`EQU
 (0x1 << 15Ë;- (
TC
)

3398 
AT91C_TC_ACPA
 
	`EQU
 (0x3 << 16Ë;- (
TC
Ë
RA
 
Com∑ª
 
Ef„˘
 
⁄
 
TIOA


3399 
AT91C_TC_ACPA_NONE
 
	`EQU
 (0x0 << 16Ë;- (
TC
Ë
Ef„˘
: 
n⁄e


3400 
AT91C_TC_ACPA_SET
 
	`EQU
 (0x1 << 16Ë;- (
TC
Ë
Ef„˘
: 
£t


3401 
AT91C_TC_ACPA_CLEAR
 
	`EQU
 (0x2 << 16Ë;- (
TC
Ë
Ef„˘
: 
˛ór


3402 
AT91C_TC_ACPA_TOGGLE
 
	`EQU
 (0x3 << 16Ë;- (
TC
Ë
Ef„˘
: 
toggÀ


3403 
AT91C_TC_LDRA
 
	`EQU
 (0x3 << 16Ë;- (
TC
Ë
RA
 
Lﬂdög
 
Sñe˘i⁄


3404 
AT91C_TC_LDRA_NONE
 
	`EQU
 (0x0 << 16Ë;- (
TC
Ë
Edge
: 
N⁄e


3405 
AT91C_TC_LDRA_RISING
 
	`EQU
 (0x1 << 16Ë;- (
TC
Ë
Edge
: 
risög
 
edge
 
of
 
TIOA


3406 
AT91C_TC_LDRA_FALLING
 
	`EQU
 (0x2 << 16Ë;- (
TC
Ë
Edge
: 
ÁŒög
 
edge
 
of
 
TIOA


3407 
AT91C_TC_LDRA_BOTH
 
	`EQU
 (0x3 << 16Ë;- (
TC
Ë
Edge
: 
óch
 
edge
 
of
 
TIOA


3408 
AT91C_TC_ACPC
 
	`EQU
 (0x3 << 18Ë;- (
TC
Ë
RC
 
Com∑ª
 
Ef„˘
 
⁄
 
TIOA


3409 
AT91C_TC_ACPC_NONE
 
	`EQU
 (0x0 << 18Ë;- (
TC
Ë
Ef„˘
: 
n⁄e


3410 
AT91C_TC_ACPC_SET
 
	`EQU
 (0x1 << 18Ë;- (
TC
Ë
Ef„˘
: 
£t


3411 
AT91C_TC_ACPC_CLEAR
 
	`EQU
 (0x2 << 18Ë;- (
TC
Ë
Ef„˘
: 
˛ór


3412 
AT91C_TC_ACPC_TOGGLE
 
	`EQU
 (0x3 << 18Ë;- (
TC
Ë
Ef„˘
: 
toggÀ


3413 
AT91C_TC_LDRB
 
	`EQU
 (0x3 << 18Ë;- (
TC
Ë
RB
 
Lﬂdög
 
Sñe˘i⁄


3414 
AT91C_TC_LDRB_NONE
 
	`EQU
 (0x0 << 18Ë;- (
TC
Ë
Edge
: 
N⁄e


3415 
AT91C_TC_LDRB_RISING
 
	`EQU
 (0x1 << 18Ë;- (
TC
Ë
Edge
: 
risög
 
edge
 
of
 
TIOA


3416 
AT91C_TC_LDRB_FALLING
 
	`EQU
 (0x2 << 18Ë;- (
TC
Ë
Edge
: 
ÁŒög
 
edge
 
of
 
TIOA


3417 
AT91C_TC_LDRB_BOTH
 
	`EQU
 (0x3 << 18Ë;- (
TC
Ë
Edge
: 
óch
 
edge
 
of
 
TIOA


3418 
AT91C_TC_AEEVT
 
	`EQU
 (0x3 << 20Ë;- (
TC
Ë
Exã∫Æ
 
Evít
 
Ef„˘
 
⁄
 
TIOA


3419 
AT91C_TC_AEEVT_NONE
 
	`EQU
 (0x0 << 20Ë;- (
TC
Ë
Ef„˘
: 
n⁄e


3420 
AT91C_TC_AEEVT_SET
 
	`EQU
 (0x1 << 20Ë;- (
TC
Ë
Ef„˘
: 
£t


3421 
AT91C_TC_AEEVT_CLEAR
 
	`EQU
 (0x2 << 20Ë;- (
TC
Ë
Ef„˘
: 
˛ór


3422 
AT91C_TC_AEEVT_TOGGLE
 
	`EQU
 (0x3 << 20Ë;- (
TC
Ë
Ef„˘
: 
toggÀ


3423 
AT91C_TC_ASWTRG
 
	`EQU
 (0x3 << 22Ë;- (
TC
Ë
So·w¨e
 
Triggî
 
Ef„˘
 
⁄
 
TIOA


3424 
AT91C_TC_ASWTRG_NONE
 
	`EQU
 (0x0 << 22Ë;- (
TC
Ë
Ef„˘
: 
n⁄e


3425 
AT91C_TC_ASWTRG_SET
 
	`EQU
 (0x1 << 22Ë;- (
TC
Ë
Ef„˘
: 
£t


3426 
AT91C_TC_ASWTRG_CLEAR
 
	`EQU
 (0x2 << 22Ë;- (
TC
Ë
Ef„˘
: 
˛ór


3427 
AT91C_TC_ASWTRG_TOGGLE
 
	`EQU
 (0x3 << 22Ë;- (
TC
Ë
Ef„˘
: 
toggÀ


3428 
AT91C_TC_BCPB
 
	`EQU
 (0x3 << 24Ë;- (
TC
Ë
RB
 
Com∑ª
 
Ef„˘
 
⁄
 
TIOB


3429 
AT91C_TC_BCPB_NONE
 
	`EQU
 (0x0 << 24Ë;- (
TC
Ë
Ef„˘
: 
n⁄e


3430 
AT91C_TC_BCPB_SET
 
	`EQU
 (0x1 << 24Ë;- (
TC
Ë
Ef„˘
: 
£t


3431 
AT91C_TC_BCPB_CLEAR
 
	`EQU
 (0x2 << 24Ë;- (
TC
Ë
Ef„˘
: 
˛ór


3432 
AT91C_TC_BCPB_TOGGLE
 
	`EQU
 (0x3 << 24Ë;- (
TC
Ë
Ef„˘
: 
toggÀ


3433 
AT91C_TC_BCPC
 
	`EQU
 (0x3 << 26Ë;- (
TC
Ë
RC
 
Com∑ª
 
Ef„˘
 
⁄
 
TIOB


3434 
AT91C_TC_BCPC_NONE
 
	`EQU
 (0x0 << 26Ë;- (
TC
Ë
Ef„˘
: 
n⁄e


3435 
AT91C_TC_BCPC_SET
 
	`EQU
 (0x1 << 26Ë;- (
TC
Ë
Ef„˘
: 
£t


3436 
AT91C_TC_BCPC_CLEAR
 
	`EQU
 (0x2 << 26Ë;- (
TC
Ë
Ef„˘
: 
˛ór


3437 
AT91C_TC_BCPC_TOGGLE
 
	`EQU
 (0x3 << 26Ë;- (
TC
Ë
Ef„˘
: 
toggÀ


3438 
AT91C_TC_BEEVT
 
	`EQU
 (0x3 << 28Ë;- (
TC
Ë
Exã∫Æ
 
Evít
 
Ef„˘
 
⁄
 
TIOB


3439 
AT91C_TC_BEEVT_NONE
 
	`EQU
 (0x0 << 28Ë;- (
TC
Ë
Ef„˘
: 
n⁄e


3440 
AT91C_TC_BEEVT_SET
 
	`EQU
 (0x1 << 28Ë;- (
TC
Ë
Ef„˘
: 
£t


3441 
AT91C_TC_BEEVT_CLEAR
 
	`EQU
 (0x2 << 28Ë;- (
TC
Ë
Ef„˘
: 
˛ór


3442 
AT91C_TC_BEEVT_TOGGLE
 
	`EQU
 (0x3 << 28Ë;- (
TC
Ë
Ef„˘
: 
toggÀ


3443 
AT91C_TC_BSWTRG
 
	`EQU
 (0x3 << 30Ë;- (
TC
Ë
So·w¨e
 
Triggî
 
Ef„˘
 
⁄
 
TIOB


3444 
AT91C_TC_BSWTRG_NONE
 
	`EQU
 (0x0 << 30Ë;- (
TC
Ë
Ef„˘
: 
n⁄e


3445 
AT91C_TC_BSWTRG_SET
 
	`EQU
 (0x1 << 30Ë;- (
TC
Ë
Ef„˘
: 
£t


3446 
AT91C_TC_BSWTRG_CLEAR
 
	`EQU
 (0x2 << 30Ë;- (
TC
Ë
Ef„˘
: 
˛ór


3447 
AT91C_TC_BSWTRG_TOGGLE
 
	`EQU
 (0x3 << 30Ë;- (
TC
Ë
Ef„˘
: 
toggÀ


3449 
AT91C_TC_COVFS
 
	`EQU
 (0x1 << 0Ë;- (
TC
Ë
Cou¡î
 
OvîÊow


3450 
AT91C_TC_LOVRS
 
	`EQU
 (0x1 << 1Ë;- (
TC
Ë
Lﬂd
 
Ovîrun


3451 
AT91C_TC_CPAS
 
	`EQU
 (0x1 << 2Ë;- (
TC
Ë
RA
 
Com∑ª


3452 
AT91C_TC_CPBS
 
	`EQU
 (0x1 << 3Ë;- (
TC
Ë
RB
 
Com∑ª


3453 
AT91C_TC_CPCS
 
	`EQU
 (0x1 << 4Ë;- (
TC
Ë
RC
 
Com∑ª


3454 
AT91C_TC_LDRAS
 
	`EQU
 (0x1 << 5Ë;- (
TC
Ë
RA
 
Lﬂdög


3455 
AT91C_TC_LDRBS
 
	`EQU
 (0x1 << 6Ë;- (
TC
Ë
RB
 
Lﬂdög


3456 
AT91C_TC_ETRGS
 
	`EQU
 (0x1 << 7Ë;- (
TC
Ë
Exã∫Æ
 
Triggî


3457 
AT91C_TC_CLKSTA
 
	`EQU
 (0x1 << 16Ë;- (
TC
Ë
Clock
 
E«blög


3458 
AT91C_TC_MTIOA
 
	`EQU
 (0x1 << 17Ë;- (
TC
Ë
TIOA
 
Múr‹


3459 
AT91C_TC_MTIOB
 
	`EQU
 (0x1 << 18Ë;- (
TC
Ë
TIOA
 
Múr‹


3468 
AT91C_TCB_SYNC
 
	`EQU
 (0x1 << 0Ë;- (
TCB
Ë
Synchro
 
Comm™d


3470 
AT91C_TCB_TC0XC0S
 
	`EQU
 (0x3 << 0Ë;- (
TCB
Ë
Exã∫Æ
 
Clock
 
Sig«l
 0 
Sñe˘i⁄


3471 
AT91C_TCB_TC0XC0S_TCLK0
 
	`EQU
 (0x0Ë;- (
TCB
Ë
TCLK0
 
c⁄√˘ed
 
to
 
XC0


3472 
AT91C_TCB_TC0XC0S_NONE
 
	`EQU
 (0x1Ë;- (
TCB
Ë
N⁄e
 
sig«l
 
c⁄√˘ed
 
to
 
XC0


3473 
AT91C_TCB_TC0XC0S_TIOA1
 
	`EQU
 (0x2Ë;- (
TCB
Ë
TIOA1
 
c⁄√˘ed
 
to
 
XC0


3474 
AT91C_TCB_TC0XC0S_TIOA2
 
	`EQU
 (0x3Ë;- (
TCB
Ë
TIOA2
 
c⁄√˘ed
 
to
 
XC0


3475 
AT91C_TCB_TC1XC1S
 
	`EQU
 (0x3 << 2Ë;- (
TCB
Ë
Exã∫Æ
 
Clock
 
Sig«l
 1 
Sñe˘i⁄


3476 
AT91C_TCB_TC1XC1S_TCLK1
 
	`EQU
 (0x0 << 2Ë;- (
TCB
Ë
TCLK1
 
c⁄√˘ed
 
to
 
XC1


3477 
AT91C_TCB_TC1XC1S_NONE
 
	`EQU
 (0x1 << 2Ë;- (
TCB
Ë
N⁄e
 
sig«l
 
c⁄√˘ed
 
to
 
XC1


3478 
AT91C_TCB_TC1XC1S_TIOA0
 
	`EQU
 (0x2 << 2Ë;- (
TCB
Ë
TIOA0
 
c⁄√˘ed
 
to
 
XC1


3479 
AT91C_TCB_TC1XC1S_TIOA2
 
	`EQU
 (0x3 << 2Ë;- (
TCB
Ë
TIOA2
 
c⁄√˘ed
 
to
 
XC1


3480 
AT91C_TCB_TC2XC2S
 
	`EQU
 (0x3 << 4Ë;- (
TCB
Ë
Exã∫Æ
 
Clock
 
Sig«l
 2 
Sñe˘i⁄


3481 
AT91C_TCB_TC2XC2S_TCLK2
 
	`EQU
 (0x0 << 4Ë;- (
TCB
Ë
TCLK2
 
c⁄√˘ed
 
to
 
XC2


3482 
AT91C_TCB_TC2XC2S_NONE
 
	`EQU
 (0x1 << 4Ë;- (
TCB
Ë
N⁄e
 
sig«l
 
c⁄√˘ed
 
to
 
XC2


3483 
AT91C_TCB_TC2XC2S_TIOA0
 
	`EQU
 (0x2 << 4Ë;- (
TCB
Ë
TIOA0
 
c⁄√˘ed
 
to
 
XC2


3484 
AT91C_TCB_TC2XC2S_TIOA1
 
	`EQU
 (0x3 << 4Ë;- (
TCB
Ë
TIOA2
 
c⁄√˘ed
 
to
 
XC2


3490 
AT91C_CAN_MTIMEMARK
 
	`EQU
 (0xFFFF << 0Ë;- (
CAN_MB
Ë
Maûbox
 
Timem¨k


3491 
AT91C_CAN_PRIOR
 
	`EQU
 (0xF << 16Ë;- (
CAN_MB
Ë
Maûbox
 
Pri‹ôy


3492 
AT91C_CAN_MOT
 
	`EQU
 (0x7 << 24Ë;- (
CAN_MB
Ë
Maûbox
 
Obje˘
 
Ty≥


3493 
AT91C_CAN_MOT_DIS
 
	`EQU
 (0x0 << 24Ë;- (
CAN_MB
)

3494 
AT91C_CAN_MOT_RX
 
	`EQU
 (0x1 << 24Ë;- (
CAN_MB
)

3495 
AT91C_CAN_MOT_RXOVERWRITE
 
	`EQU
 (0x2 << 24Ë;- (
CAN_MB
)

3496 
AT91C_CAN_MOT_TX
 
	`EQU
 (0x3 << 24Ë;- (
CAN_MB
)

3497 
AT91C_CAN_MOT_CONSUMER
 
	`EQU
 (0x4 << 24Ë;- (
CAN_MB
)

3498 
AT91C_CAN_MOT_PRODUCER
 
	`EQU
 (0x5 << 24Ë;- (
CAN_MB
)

3500 
AT91C_CAN_MIDvB
 
	`EQU
 (0x3FFFF << 0Ë;- (
CAN_MB
Ë
Com∂emíèry
 
bôs
 
idítifõr
 
ö
 
exãnded
 
mode


3501 
AT91C_CAN_MIDvA
 
	`EQU
 (0x7FF << 18Ë;- (
CAN_MB
Ë
Idítifõr
 
°™d¨d
 
‰ame
 
mode


3502 
AT91C_CAN_MIDE
 
	`EQU
 (0x1 << 29Ë;- (
CAN_MB
Ë
Idítifõr
 
Vîsi⁄


3506 
AT91C_CAN_MTIMESTAMP
 
	`EQU
 (0xFFFF << 0Ë;- (
CAN_MB
Ë
Timî
 
VÆue


3507 
AT91C_CAN_MDLC
 
	`EQU
 (0xF << 16Ë;- (
CAN_MB
Ë
Maûbox
 
D©a
 
Lígth
 
Code


3508 
AT91C_CAN_MRTR
 
	`EQU
 (0x1 << 20Ë;- (
CAN_MB
Ë
Maûbox
 
RemŸe
 
Tønsmissi⁄
 
Reque°


3509 
AT91C_CAN_MABT
 
	`EQU
 (0x1 << 22Ë;- (
CAN_MB
Ë
Maûbox
 
Mesßge
 
Ab‹t


3510 
AT91C_CAN_MRDY
 
	`EQU
 (0x1 << 23Ë;- (
CAN_MB
Ë
Maûbox
 
Ródy


3511 
AT91C_CAN_MMI
 
	`EQU
 (0x1 << 24Ë;- (
CAN_MB
Ë
Maûbox
 
Mesßge
 
Ign‹ed


3515 
AT91C_CAN_MACR
 
	`EQU
 (0x1 << 22Ë;- (
CAN_MB
Ë
Ab‹t
 
Reque°
 
Maûbox


3516 
AT91C_CAN_MTCR
 
	`EQU
 (0x1 << 23Ë;- (
CAN_MB
Ë
Maûbox
 
Tøns„r
 
Comm™d


3522 
AT91C_CAN_CANEN
 
	`EQU
 (0x1 << 0Ë;- (
CAN
ËCAN 
C⁄åﬁÀr
 
E«bÀ


3523 
AT91C_CAN_LPM
 
	`EQU
 (0x1 << 1Ë;- (
CAN
Ë
DißbÀ
/
E«bÀ
 
Low
 
Powî
 
Mode


3524 
AT91C_CAN_ABM
 
	`EQU
 (0x1 << 2Ë;- (
CAN
Ë
DißbÀ
/
E«bÀ
 
Autobaud
/
Li°í
 
Mode


3525 
AT91C_CAN_OVL
 
	`EQU
 (0x1 << 3Ë;- (
CAN
Ë
DißbÀ
/
E«bÀ
 
Ovîlﬂd
 
Føme


3526 
AT91C_CAN_TEOF
 
	`EQU
 (0x1 << 4Ë;- (
CAN
Ë
Time
 
Sèmp
 
mesßges
 
©
 
óch
 
íd
 
of
 
Føme


3527 
AT91C_CAN_TTM
 
	`EQU
 (0x1 << 5Ë;- (
CAN
Ë
DißbÀ
/
E«bÀ
 
Time
 
Triggî
 
Mode


3528 
AT91C_CAN_TIMFRZ
 
	`EQU
 (0x1 << 6Ë;- (
CAN
Ë
E«bÀ
 
Timî
 
Fªeze


3529 
AT91C_CAN_DRPT
 
	`EQU
 (0x1 << 7Ë;- (
CAN
Ë
DißbÀ
 
Rïót


3531 
AT91C_CAN_MB0
 
	`EQU
 (0x1 << 0Ë;- (
CAN
Ë
Maûbox
 0 
Fœg


3532 
AT91C_CAN_MB1
 
	`EQU
 (0x1 << 1Ë;- (
CAN
Ë
Maûbox
 1 
Fœg


3533 
AT91C_CAN_MB2
 
	`EQU
 (0x1 << 2Ë;- (
CAN
Ë
Maûbox
 2 
Fœg


3534 
AT91C_CAN_MB3
 
	`EQU
 (0x1 << 3Ë;- (
CAN
Ë
Maûbox
 3 
Fœg


3535 
AT91C_CAN_MB4
 
	`EQU
 (0x1 << 4Ë;- (
CAN
Ë
Maûbox
 4 
Fœg


3536 
AT91C_CAN_MB5
 
	`EQU
 (0x1 << 5Ë;- (
CAN
Ë
Maûbox
 5 
Fœg


3537 
AT91C_CAN_MB6
 
	`EQU
 (0x1 << 6Ë;- (
CAN
Ë
Maûbox
 6 
Fœg


3538 
AT91C_CAN_MB7
 
	`EQU
 (0x1 << 7Ë;- (
CAN
Ë
Maûbox
 7 
Fœg


3539 
AT91C_CAN_MB8
 
	`EQU
 (0x1 << 8Ë;- (
CAN
Ë
Maûbox
 8 
Fœg


3540 
AT91C_CAN_MB9
 
	`EQU
 (0x1 << 9Ë;- (
CAN
Ë
Maûbox
 9 
Fœg


3541 
AT91C_CAN_MB10
 
	`EQU
 (0x1 << 10Ë;- (
CAN
Ë
Maûbox
 10 
Fœg


3542 
AT91C_CAN_MB11
 
	`EQU
 (0x1 << 11Ë;- (
CAN
Ë
Maûbox
 11 
Fœg


3543 
AT91C_CAN_MB12
 
	`EQU
 (0x1 << 12Ë;- (
CAN
Ë
Maûbox
 12 
Fœg


3544 
AT91C_CAN_MB13
 
	`EQU
 (0x1 << 13Ë;- (
CAN
Ë
Maûbox
 13 
Fœg


3545 
AT91C_CAN_MB14
 
	`EQU
 (0x1 << 14Ë;- (
CAN
Ë
Maûbox
 14 
Fœg


3546 
AT91C_CAN_MB15
 
	`EQU
 (0x1 << 15Ë;- (
CAN
Ë
Maûbox
 15 
Fœg


3547 
AT91C_CAN_ERRA
 
	`EQU
 (0x1 << 16Ë;- (
CAN
Ë
Eº‹
 
A˘ive
 
Mode
 
Fœg


3548 
AT91C_CAN_WARN
 
	`EQU
 (0x1 << 17Ë;- (
CAN
Ë
W¨nög
 
Limô
 
Fœg


3549 
AT91C_CAN_ERRP
 
	`EQU
 (0x1 << 18Ë;- (
CAN
Ë
Eº‹
 
Passive
 
Mode
 
Fœg


3550 
AT91C_CAN_BOFF
 
	`EQU
 (0x1 << 19Ë;- (
CAN
Ë
Bus
 
Off
 
Mode
 
Fœg


3551 
AT91C_CAN_SLEEP
 
	`EQU
 (0x1 << 20Ë;- (
CAN
Ë
SÀï
 
Fœg


3552 
AT91C_CAN_WAKEUP
 
	`EQU
 (0x1 << 21Ë;- (
CAN
Ë
Wakeup
 
Fœg


3553 
AT91C_CAN_TOVF
 
	`EQU
 (0x1 << 22Ë;- (
CAN
Ë
Timî
 
OvîÊow
 
Fœg


3554 
AT91C_CAN_TSTP
 
	`EQU
 (0x1 << 23Ë;- (
CAN
Ë
Time°amp
 
Fœg


3555 
AT91C_CAN_CERR
 
	`EQU
 (0x1 << 24Ë;- (
CAN
Ë
CRC
 
Eº‹


3556 
AT91C_CAN_SERR
 
	`EQU
 (0x1 << 25Ë;- (
CAN
Ë
Stuffög
 
Eº‹


3557 
AT91C_CAN_AERR
 
	`EQU
 (0x1 << 26Ë;- (
CAN
Ë
AcknowÀdgmít
 
Eº‹


3558 
AT91C_CAN_FERR
 
	`EQU
 (0x1 << 27Ë;- (
CAN
Ë
F‹m
 
Eº‹


3559 
AT91C_CAN_BERR
 
	`EQU
 (0x1 << 28Ë;- (
CAN
Ë
Bô
 
Eº‹


3563 
AT91C_CAN_RBSY
 
	`EQU
 (0x1 << 29Ë;- (
CAN
Ë
Re˚ivî
 
Busy


3564 
AT91C_CAN_TBSY
 
	`EQU
 (0x1 << 30Ë;- (
CAN
Ë
Tønsmôãr
 
Busy


3565 
AT91C_CAN_OVLY
 
	`EQU
 (0x1 << 31Ë;- (
CAN
Ë
Ovîlﬂd
 
Busy


3567 
AT91C_CAN_PHASE2
 
	`EQU
 (0x7 << 0Ë;- (
CAN
Ë
Pha£
 2 
£gmít


3568 
AT91C_CAN_PHASE1
 
	`EQU
 (0x7 << 4Ë;- (
CAN
Ë
Pha£
 1 
£gmít


3569 
AT91C_CAN_PROPAG
 
	`EQU
 (0x7 << 8Ë;- (
CAN
Ë
Progømm©i⁄
 
time
 
£gmít


3570 
AT91C_CAN_SYNC
 
	`EQU
 (0x3 << 12Ë;- (
CAN
Ë
Re
-
synchr⁄iz©i⁄
 
jump
 
width
 
£gmít


3571 
AT91C_CAN_BRP
 
	`EQU
 (0x7F << 16Ë;- (
CAN
Ë
Baudøã
 
PªsˇÀr


3572 
AT91C_CAN_SMP
 
	`EQU
 (0x1 << 24Ë;- (
CAN
Ë
Sam∂ög
 
mode


3574 
AT91C_CAN_TIMER
 
	`EQU
 (0xFFFF << 0Ë;- (
CAN
Ë
Timî
 
fõld


3577 
AT91C_CAN_REC
 
	`EQU
 (0xFF << 0Ë;- (
CAN
Ë
Re˚ive
 
Eº‹
 
Cou¡î


3578 
AT91C_CAN_TEC
 
	`EQU
 (0xFF << 16Ë;- (
CAN
Ë
Tønsmô
 
Eº‹
 
Cou¡î


3580 
AT91C_CAN_TIMRST
 
	`EQU
 (0x1 << 31Ë;- (
CAN
Ë
Timî
 
Re£t
 
Fõld


3587 
AT91C_EMAC_LB
 
	`EQU
 (0x1 << 0Ë;- (
EMAC
Ë
Lo›back
. 
O±i⁄Æ
. 
Whí
 
£t
, 
lo›back
 
sig«l
 
is
 
©
 
high
 
Àvñ
.

3588 
AT91C_EMAC_LLB
 
	`EQU
 (0x1 << 1Ë;- (
EMAC
Ë
Lo›back
 
loˇl
.

3589 
AT91C_EMAC_RE
 
	`EQU
 (0x1 << 2Ë;- (
EMAC
Ë
Re˚ive
 
íabÀ
.

3590 
AT91C_EMAC_TE
 
	`EQU
 (0x1 << 3Ë;- (
EMAC
Ë
Tønsmô
 
íabÀ
.

3591 
AT91C_EMAC_MPE
 
	`EQU
 (0x1 << 4Ë;- (
EMAC
Ë
M™agemít
 
p‹t
 
íabÀ
.

3592 
AT91C_EMAC_CLRSTAT
 
	`EQU
 (0x1 << 5Ë;- (
EMAC
Ë
CÀ¨
 
°©i°ics
 
ªgi°îs
.

3593 
AT91C_EMAC_INCSTAT
 
	`EQU
 (0x1 << 6Ë;- (
EMAC
Ë
In¸emít
 
°©i°ics
 
ªgi°îs
.

3594 
AT91C_EMAC_WESTAT
 
	`EQU
 (0x1 << 7Ë;- (
EMAC
Ë
Wrôe
 
íabÀ
 
°©i°ics
 
ªgi°îs
.

3595 
AT91C_EMAC_BP
 
	`EQU
 (0x1 << 8Ë;- (
EMAC
Ë
Back
 
¥essuª
.

3596 
AT91C_EMAC_TSTART
 
	`EQU
 (0x1 << 9Ë;- (
EMAC
Ë
Sèπ
 
Tønsmissi⁄
.

3597 
AT91C_EMAC_THALT
 
	`EQU
 (0x1 << 10Ë;- (
EMAC
Ë
Tønsmissi⁄
 
HÆt
.

3598 
AT91C_EMAC_TPFR
 
	`EQU
 (0x1 << 11Ë;- (
EMAC
Ë
Tønsmô
 
∑u£
 
‰ame


3599 
AT91C_EMAC_TZQ
 
	`EQU
 (0x1 << 12Ë;- (
EMAC
Ë
Tønsmô
 
zîo
 
qu™tum
 
∑u£
 
‰ame


3601 
AT91C_EMAC_SPD
 
	`EQU
 (0x1 << 0Ë;- (
EMAC
Ë
S≥ed
.

3602 
AT91C_EMAC_FD
 
	`EQU
 (0x1 << 1Ë;- (
EMAC
Ë
FuŒ
 
du∂ex
.

3603 
AT91C_EMAC_JFRAME
 
	`EQU
 (0x1 << 3Ë;- (
EMAC
Ë
Jumbo
 
Fømes
.

3604 
AT91C_EMAC_CAF
 
	`EQU
 (0x1 << 4Ë;- (
EMAC
Ë
C›y
 
Æl
 
‰ames
.

3605 
AT91C_EMAC_NBC
 
	`EQU
 (0x1 << 5Ë;- (
EMAC
Ë
No
 
brﬂdˇ°
.

3606 
AT91C_EMAC_MTI
 
	`EQU
 (0x1 << 6Ë;- (
EMAC
Ë
Mu…iˇ°
 
hash
 
evít
 
íabÀ


3607 
AT91C_EMAC_UNI
 
	`EQU
 (0x1 << 7Ë;- (
EMAC
Ë
Uniˇ°
 
hash
 
íabÀ
.

3608 
AT91C_EMAC_BIG
 
	`EQU
 (0x1 << 8Ë;- (
EMAC
Ë
Re˚ive
 1522 
byãs
.

3609 
AT91C_EMAC_EAE
 
	`EQU
 (0x1 << 9Ë;- (
EMAC
Ë
Exã∫Æ
 
addªss
 
m©ch
 
íabÀ
.

3610 
AT91C_EMAC_CLK
 
	`EQU
 (0x3 << 10Ë;- (
EMAC
)

3611 
AT91C_EMAC_CLK_HCLK_8
 
	`EQU
 (0x0 << 10Ë;- (
EMAC
Ë
HCLK
 
divided
 
by
 8

3612 
AT91C_EMAC_CLK_HCLK_16
 
	`EQU
 (0x1 << 10Ë;- (
EMAC
Ë
HCLK
 
divided
 
by
 16

3613 
AT91C_EMAC_CLK_HCLK_32
 
	`EQU
 (0x2 << 10Ë;- (
EMAC
Ë
HCLK
 
divided
 
by
 32

3614 
AT91C_EMAC_CLK_HCLK_64
 
	`EQU
 (0x3 << 10Ë;- (
EMAC
Ë
HCLK
 
divided
 
by
 64

3615 
AT91C_EMAC_RTY
 
	`EQU
 (0x1 << 12Ë;- (
EMAC
)

3616 
AT91C_EMAC_PAE
 
	`EQU
 (0x1 << 13Ë;- (
EMAC
)

3617 
AT91C_EMAC_RBOF
 
	`EQU
 (0x3 << 14Ë;- (
EMAC
)

3618 
AT91C_EMAC_RBOF_OFFSET_0
 
	`EQU
 (0x0 << 14Ë;- (
EMAC
Ë
no
 
off£t
 
‰om
 
°¨t
 
of
 
ª˚ive
 
buf„r


3619 
AT91C_EMAC_RBOF_OFFSET_1
 
	`EQU
 (0x1 << 14Ë;- (
EMAC
Ë
⁄e
 
byã
 
off£t
 
‰om
 
°¨t
 
of
 
ª˚ive
 
buf„r


3620 
AT91C_EMAC_RBOF_OFFSET_2
 
	`EQU
 (0x2 << 14Ë;- (
EMAC
Ë
two
 
byãs
 
off£t
 
‰om
 
°¨t
 
of
 
ª˚ive
 
buf„r


3621 
AT91C_EMAC_RBOF_OFFSET_3
 
	`EQU
 (0x3 << 14Ë;- (
EMAC
Ë
thªe
 
byãs
 
off£t
 
‰om
 
°¨t
 
of
 
ª˚ive
 
buf„r


3622 
AT91C_EMAC_RLCE
 
	`EQU
 (0x1 << 16Ë;- (
EMAC
Ë
Re˚ive
 
Lígth
 
fõld
 
Checkög
 
E«bÀ


3623 
AT91C_EMAC_DRFCS
 
	`EQU
 (0x1 << 17Ë;- (
EMAC
Ë
Disˇrd
 
Re˚ive
 
FCS


3624 
AT91C_EMAC_EFRHD
 
	`EQU
 (0x1 << 18Ë;- (
EMAC
)

3625 
AT91C_EMAC_IRXFCS
 
	`EQU
 (0x1 << 19Ë;- (
EMAC
Ë
Ign‹e
 
RX
 
FCS


3627 
AT91C_EMAC_LINKR
 
	`EQU
 (0x1 << 0Ë;- (
EMAC
)

3628 
AT91C_EMAC_MDIO
 
	`EQU
 (0x1 << 1Ë;- (
EMAC
)

3629 
AT91C_EMAC_IDLE
 
	`EQU
 (0x1 << 2Ë;- (
EMAC
)

3631 
AT91C_EMAC_UBR
 
	`EQU
 (0x1 << 0Ë;- (
EMAC
)

3632 
AT91C_EMAC_COL
 
	`EQU
 (0x1 << 1Ë;- (
EMAC
)

3633 
AT91C_EMAC_RLES
 
	`EQU
 (0x1 << 2Ë;- (
EMAC
)

3634 
AT91C_EMAC_TGO
 
	`EQU
 (0x1 << 3Ë;- (
EMAC
Ë
Tønsmô
 
Go


3635 
AT91C_EMAC_BEX
 
	`EQU
 (0x1 << 4Ë;- (
EMAC
Ë
Buf„rs
 
exhau°ed
 
mid
 
‰ame


3636 
AT91C_EMAC_COMP
 
	`EQU
 (0x1 << 5Ë;- (
EMAC
)

3637 
AT91C_EMAC_UND
 
	`EQU
 (0x1 << 6Ë;- (
EMAC
)

3639 
AT91C_EMAC_BNA
 
	`EQU
 (0x1 << 0Ë;- (
EMAC
)

3640 
AT91C_EMAC_REC
 
	`EQU
 (0x1 << 1Ë;- (
EMAC
)

3641 
AT91C_EMAC_OVR
 
	`EQU
 (0x1 << 2Ë;- (
EMAC
)

3643 
AT91C_EMAC_MFD
 
	`EQU
 (0x1 << 0Ë;- (
EMAC
)

3644 
AT91C_EMAC_RCOMP
 
	`EQU
 (0x1 << 1Ë;- (
EMAC
)

3645 
AT91C_EMAC_RXUBR
 
	`EQU
 (0x1 << 2Ë;- (
EMAC
)

3646 
AT91C_EMAC_TXUBR
 
	`EQU
 (0x1 << 3Ë;- (
EMAC
)

3647 
AT91C_EMAC_TUNDR
 
	`EQU
 (0x1 << 4Ë;- (
EMAC
)

3648 
AT91C_EMAC_RLEX
 
	`EQU
 (0x1 << 5Ë;- (
EMAC
)

3649 
AT91C_EMAC_TXERR
 
	`EQU
 (0x1 << 6Ë;- (
EMAC
)

3650 
AT91C_EMAC_TCOMP
 
	`EQU
 (0x1 << 7Ë;- (
EMAC
)

3651 
AT91C_EMAC_LINK
 
	`EQU
 (0x1 << 9Ë;- (
EMAC
)

3652 
AT91C_EMAC_ROVR
 
	`EQU
 (0x1 << 10Ë;- (
EMAC
)

3653 
AT91C_EMAC_HRESP
 
	`EQU
 (0x1 << 11Ë;- (
EMAC
)

3654 
AT91C_EMAC_PFRE
 
	`EQU
 (0x1 << 12Ë;- (
EMAC
)

3655 
AT91C_EMAC_PTZ
 
	`EQU
 (0x1 << 13Ë;- (
EMAC
)

3660 
AT91C_EMAC_DATA
 
	`EQU
 (0xFFFF << 0Ë;- (
EMAC
)

3661 
AT91C_EMAC_CODE
 
	`EQU
 (0x3 << 16Ë;- (
EMAC
)

3662 
AT91C_EMAC_REGA
 
	`EQU
 (0x1F << 18Ë;- (
EMAC
)

3663 
AT91C_EMAC_PHYA
 
	`EQU
 (0x1F << 23Ë;- (
EMAC
)

3664 
AT91C_EMAC_RW
 
	`EQU
 (0x3 << 28Ë;- (
EMAC
)

3665 
AT91C_EMAC_SOF
 
	`EQU
 (0x3 << 30Ë;- (
EMAC
)

3667 
AT91C_EMAC_RMII
 
	`EQU
 (0x1 << 0Ë;- (
EMAC
Ë
Redu˚
 
MII


3669 
AT91C_EMAC_IP
 
	`EQU
 (0xFFFF << 0Ë;- (
EMAC
Ë
ARP
 
ªque°
 
IP
 
addªss


3670 
AT91C_EMAC_MAG
 
	`EQU
 (0x1 << 16Ë;- (
EMAC
Ë
Magic
 
∑ckë
 
evít
 
íabÀ


3671 
AT91C_EMAC_ARP
 
	`EQU
 (0x1 << 17Ë;- (
EMAC
Ë
ARP
 
ªque°
 
evít
 
íabÀ


3672 
AT91C_EMAC_SA1
 
	`EQU
 (0x1 << 18Ë;- (
EMAC
Ë
S≥cific
 
addªss
 1 
evít
 
íabÀ


3674 
AT91C_EMAC_REVREF
 
	`EQU
 (0xFFFF << 0Ë;- (
EMAC
)

3675 
AT91C_EMAC_PARTREF
 
	`EQU
 (0xFFFF << 16Ë;- (
EMAC
)

3681 
AT91C_ADC_SWRST
 
	`EQU
 (0x1 << 0Ë;- (
ADC
Ë
So·w¨e
 
Re£t


3682 
AT91C_ADC_START
 
	`EQU
 (0x1 << 1Ë;- (
ADC
Ë
Sèπ
 
C⁄vîsi⁄


3684 
AT91C_ADC_TRGEN
 
	`EQU
 (0x1 << 0Ë;- (
ADC
Ë
Triggî
 
E«bÀ


3685 
AT91C_ADC_TRGEN_DIS
 
	`EQU
 (0x0Ë;- (
ADC
Ë
Hødw¨e
 
åiggîs
 
¨e
 
dißbÀd
. 
Sèπög
 
a
 
c⁄vîsi⁄
 
is
 
⁄ly
 
possibÀ
 
by
 
so·w¨e


3686 
AT91C_ADC_TRGEN_EN
 
	`EQU
 (0x1Ë;- (
ADC
Ë
H¨dw¨e
 
åiggî
 
£À˘ed
 
by
 
TRGSEL
 
fõld
 
is
 
íabÀd
.

3687 
AT91C_ADC_TRGSEL
 
	`EQU
 (0x7 << 1Ë;- (
ADC
Ë
Triggî
 
Sñe˘i⁄


3688 
AT91C_ADC_TRGSEL_TIOA0
 
	`EQU
 (0x0 << 1Ë;- (
ADC
Ë
Sñe˘ed
 
TRGSEL
 = 
TIAO0


3689 
AT91C_ADC_TRGSEL_TIOA1
 
	`EQU
 (0x1 << 1Ë;- (
ADC
Ë
Sñe˘ed
 
TRGSEL
 = 
TIAO1


3690 
AT91C_ADC_TRGSEL_TIOA2
 
	`EQU
 (0x2 << 1Ë;- (
ADC
Ë
Sñe˘ed
 
TRGSEL
 = 
TIAO2


3691 
AT91C_ADC_TRGSEL_TIOA3
 
	`EQU
 (0x3 << 1Ë;- (
ADC
Ë
Sñe˘ed
 
TRGSEL
 = 
TIAO3


3692 
AT91C_ADC_TRGSEL_TIOA4
 
	`EQU
 (0x4 << 1Ë;- (
ADC
Ë
Sñe˘ed
 
TRGSEL
 = 
TIAO4


3693 
AT91C_ADC_TRGSEL_TIOA5
 
	`EQU
 (0x5 << 1Ë;- (
ADC
Ë
Sñe˘ed
 
TRGSEL
 = 
TIAO5


3694 
AT91C_ADC_TRGSEL_EXT
 
	`EQU
 (0x6 << 1Ë;- (
ADC
Ë
Sñe˘ed
 
TRGSEL
 = 
Exã∫Æ
 
Triggî


3695 
AT91C_ADC_LOWRES
 
	`EQU
 (0x1 << 4Ë;- (
ADC
Ë
Resﬁuti⁄
.

3696 
AT91C_ADC_LOWRES_10_BIT
 
	`EQU
 (0x0 << 4Ë;- (
ADC
Ë10-
bô
 
ªsﬁuti⁄


3697 
AT91C_ADC_LOWRES_8_BIT
 
	`EQU
 (0x1 << 4Ë;- (
ADC
Ë8-
bô
 
ªsﬁuti⁄


3698 
AT91C_ADC_SLEEP
 
	`EQU
 (0x1 << 5Ë;- (
ADC
Ë
SÀï
 
Mode


3699 
AT91C_ADC_SLEEP_NORMAL_MODE
 
	`EQU
 (0x0 << 5Ë;- (
ADC
Ë
N‹mÆ
 
Mode


3700 
AT91C_ADC_SLEEP_MODE
 
	`EQU
 (0x1 << 5Ë;- (
ADC
Ë
SÀï
 
Mode


3701 
AT91C_ADC_PRESCAL
 
	`EQU
 (0x3F << 8Ë;- (
ADC
Ë
PªsˇÀr
 
øã
 
£À˘i⁄


3702 
AT91C_ADC_STARTUP
 
	`EQU
 (0x1F << 16Ë;- (
ADC
Ë
Sèπup
 
Time


3703 
AT91C_ADC_SHTIM
 
	`EQU
 (0xF << 24Ë;- (
ADC
Ë
Sam∂e
 & 
Hﬁd
 
Time


3705 
AT91C_ADC_CH0
 
	`EQU
 (0x1 << 0Ë;- (
ADC
Ë
Ch™√l
 0

3706 
AT91C_ADC_CH1
 
	`EQU
 (0x1 << 1Ë;- (
ADC
Ë
Ch™√l
 1

3707 
AT91C_ADC_CH2
 
	`EQU
 (0x1 << 2Ë;- (
ADC
Ë
Ch™√l
 2

3708 
AT91C_ADC_CH3
 
	`EQU
 (0x1 << 3Ë;- (
ADC
Ë
Ch™√l
 3

3709 
AT91C_ADC_CH4
 
	`EQU
 (0x1 << 4Ë;- (
ADC
Ë
Ch™√l
 4

3710 
AT91C_ADC_CH5
 
	`EQU
 (0x1 << 5Ë;- (
ADC
Ë
Ch™√l
 5

3711 
AT91C_ADC_CH6
 
	`EQU
 (0x1 << 6Ë;- (
ADC
Ë
Ch™√l
 6

3712 
AT91C_ADC_CH7
 
	`EQU
 (0x1 << 7Ë;- (
ADC
Ë
Ch™√l
 7

3716 
AT91C_ADC_EOC0
 
	`EQU
 (0x1 << 0Ë;- (
ADC
Ë
End
 
of
 
C⁄vîsi⁄


3717 
AT91C_ADC_EOC1
 
	`EQU
 (0x1 << 1Ë;- (
ADC
Ë
End
 
of
 
C⁄vîsi⁄


3718 
AT91C_ADC_EOC2
 
	`EQU
 (0x1 << 2Ë;- (
ADC
Ë
End
 
of
 
C⁄vîsi⁄


3719 
AT91C_ADC_EOC3
 
	`EQU
 (0x1 << 3Ë;- (
ADC
Ë
End
 
of
 
C⁄vîsi⁄


3720 
AT91C_ADC_EOC4
 
	`EQU
 (0x1 << 4Ë;- (
ADC
Ë
End
 
of
 
C⁄vîsi⁄


3721 
AT91C_ADC_EOC5
 
	`EQU
 (0x1 << 5Ë;- (
ADC
Ë
End
 
of
 
C⁄vîsi⁄


3722 
AT91C_ADC_EOC6
 
	`EQU
 (0x1 << 6Ë;- (
ADC
Ë
End
 
of
 
C⁄vîsi⁄


3723 
AT91C_ADC_EOC7
 
	`EQU
 (0x1 << 7Ë;- (
ADC
Ë
End
 
of
 
C⁄vîsi⁄


3724 
AT91C_ADC_OVRE0
 
	`EQU
 (0x1 << 8Ë;- (
ADC
Ë
Ovîrun
 
Eº‹


3725 
AT91C_ADC_OVRE1
 
	`EQU
 (0x1 << 9Ë;- (
ADC
Ë
Ovîrun
 
Eº‹


3726 
AT91C_ADC_OVRE2
 
	`EQU
 (0x1 << 10Ë;- (
ADC
Ë
Ovîrun
 
Eº‹


3727 
AT91C_ADC_OVRE3
 
	`EQU
 (0x1 << 11Ë;- (
ADC
Ë
Ovîrun
 
Eº‹


3728 
AT91C_ADC_OVRE4
 
	`EQU
 (0x1 << 12Ë;- (
ADC
Ë
Ovîrun
 
Eº‹


3729 
AT91C_ADC_OVRE5
 
	`EQU
 (0x1 << 13Ë;- (
ADC
Ë
Ovîrun
 
Eº‹


3730 
AT91C_ADC_OVRE6
 
	`EQU
 (0x1 << 14Ë;- (
ADC
Ë
Ovîrun
 
Eº‹


3731 
AT91C_ADC_OVRE7
 
	`EQU
 (0x1 << 15Ë;- (
ADC
Ë
Ovîrun
 
Eº‹


3732 
AT91C_ADC_DRDY
 
	`EQU
 (0x1 << 16Ë;- (
ADC
Ë
D©a
 
Ródy


3733 
AT91C_ADC_GOVRE
 
	`EQU
 (0x1 << 17Ë;- (
ADC
Ë
GíîÆ
 
Ovîrun


3734 
AT91C_ADC_ENDRX
 
	`EQU
 (0x1 << 18Ë;- (
ADC
Ë
End
 
of
 
Re˚ivî
 
Tøns„r


3735 
AT91C_ADC_RXBUFF
 
	`EQU
 (0x1 << 19Ë;- (
ADC
Ë
RXBUFF
 
I¡îru±


3737 
AT91C_ADC_LDATA
 
	`EQU
 (0x3FF << 0Ë;- (
ADC
Ë
La°
 
D©a
 
C⁄vîãd


3742 
AT91C_ADC_DATA
 
	`EQU
 (0x3FF << 0Ë;- (
ADC
Ë
C⁄vîãd
 
D©a


3755 
AT91C_AES_START
 
	`EQU
 (0x1 << 0Ë;- (
AES
Ë
Sèπs
 
Pro˚ssög


3756 
AT91C_AES_SWRST
 
	`EQU
 (0x1 << 8Ë;- (
AES
Ë
So·w¨e
 
Re£t


3757 
AT91C_AES_LOADSEED
 
	`EQU
 (0x1 << 16Ë;- (
AES
Ë
R™dom
 
Numbî
 
Gíî©‹
 
Sìd
 
Lﬂdög


3759 
AT91C_AES_CIPHER
 
	`EQU
 (0x1 << 0Ë;- (
AES
Ë
Pro˚ssög
 
Mode


3760 
AT91C_AES_PROCDLY
 
	`EQU
 (0xF << 4Ë;- (
AES
Ë
Pro˚ssög
 
Dñay


3761 
AT91C_AES_SMOD
 
	`EQU
 (0x3 << 8Ë;- (
AES
Ë
Sèπ
 
Mode


3762 
AT91C_AES_SMOD_MANUAL
 
	`EQU
 (0x0 << 8Ë;- (
AES
Ë
M™uÆ
 
Mode
: 
The
 
START
 
bô
 
ö
 
AES_CR
 
mu°
 
be
 
£t
 
to
 
begö
 
í¸y±i⁄
 
‹
 
de¸y±i⁄
.

3763 
AT91C_AES_SMOD_AUTO
 
	`EQU
 (0x1 << 8Ë;- (
AES
Ë
Auto
 
Mode
: 
no
 
a˘i⁄
 
ö
 
AES_CR
 
is
 
	`√˚sßry
 (
cf
 
d©ashìt
).

3764 
AT91C_AES_SMOD_PDC
 
	`EQU
 (0x2 << 8Ë;- (
AES
Ë
PDC
 
	`Mode
 (
cf
 
d©ashìt
).

3765 
AT91C_AES_OPMOD
 
	`EQU
 (0x7 << 12Ë;- (
AES
Ë
O≥øti⁄
 
Mode


3766 
AT91C_AES_OPMOD_ECB
 
	`EQU
 (0x0 << 12Ë;- (
AES
Ë
ECB
 
EÀ˘r⁄ic
 
CodeBook
 
mode
.

3767 
AT91C_AES_OPMOD_CBC
 
	`EQU
 (0x1 << 12Ë;- (
AES
Ë
CBC
 
Cùhî
 
Block
 
Chaöög
 
mode
.

3768 
AT91C_AES_OPMOD_OFB
 
	`EQU
 (0x2 << 12Ë;- (
AES
Ë
OFB
 
Ouçut
 
Fìdback
 
mode
.

3769 
AT91C_AES_OPMOD_CFB
 
	`EQU
 (0x3 << 12Ë;- (
AES
Ë
CFB
 
Cùhî
 
Fìdback
 
mode
.

3770 
AT91C_AES_OPMOD_CTR
 
	`EQU
 (0x4 << 12Ë;- (
AES
Ë
CTR
 
Cou¡î
 
mode
.

3771 
AT91C_AES_LOD
 
	`EQU
 (0x1 << 15Ë;- (
AES
Ë
La°
 
Ouçut
 
D©a
 
Mode


3772 
AT91C_AES_CFBS
 
	`EQU
 (0x7 << 16Ë;- (
AES
Ë
Cùhî
 
Fìdback
 
D©a
 
Size


3773 
AT91C_AES_CFBS_128_BIT
 
	`EQU
 (0x0 << 16Ë;- (
AES
Ë128-
bô
.

3774 
AT91C_AES_CFBS_64_BIT
 
	`EQU
 (0x1 << 16Ë;- (
AES
Ë64-
bô
.

3775 
AT91C_AES_CFBS_32_BIT
 
	`EQU
 (0x2 << 16Ë;- (
AES
Ë32-
bô
.

3776 
AT91C_AES_CFBS_16_BIT
 
	`EQU
 (0x3 << 16Ë;- (
AES
Ë16-
bô
.

3777 
AT91C_AES_CFBS_8_BIT
 
	`EQU
 (0x4 << 16Ë;- (
AES
Ë8-
bô
.

3778 
AT91C_AES_CKEY
 
	`EQU
 (0xF << 20Ë;- (
AES
Ë
Cou¡îmósuª
 
Key


3779 
AT91C_AES_CTYPE
 
	`EQU
 (0x1F << 24Ë;- (
AES
Ë
Cou¡îmósuª
 
Ty≥


3780 
AT91C_AES_CTYPE_TYPE1_EN
 
	`EQU
 (0x1 << 24Ë;- (
AES
Ë
Cou¡îmósuª
 
ty≥
 1 
is
 
íabÀd
.

3781 
AT91C_AES_CTYPE_TYPE2_EN
 
	`EQU
 (0x2 << 24Ë;- (
AES
Ë
Cou¡îmósuª
 
ty≥
 2 
is
 
íabÀd
.

3782 
AT91C_AES_CTYPE_TYPE3_EN
 
	`EQU
 (0x4 << 24Ë;- (
AES
Ë
Cou¡îmósuª
 
ty≥
 3 
is
 
íabÀd
.

3783 
AT91C_AES_CTYPE_TYPE4_EN
 
	`EQU
 (0x8 << 24Ë;- (
AES
Ë
Cou¡îmósuª
 
ty≥
 4 
is
 
íabÀd
.

3784 
AT91C_AES_CTYPE_TYPE5_EN
 
	`EQU
 (0x10 << 24Ë;- (
AES
Ë
Cou¡îmósuª
 
ty≥
 5 
is
 
íabÀd
.

3786 
AT91C_AES_DATRDY
 
	`EQU
 (0x1 << 0Ë;- (
AES
Ë
DATRDY


3787 
AT91C_AES_ENDRX
 
	`EQU
 (0x1 << 1Ë;- (
AES
Ë
PDC
 
Ród
 
Buf„r
 
End


3788 
AT91C_AES_ENDTX
 
	`EQU
 (0x1 << 2Ë;- (
AES
Ë
PDC
 
Wrôe
 
Buf„r
 
End


3789 
AT91C_AES_RXBUFF
 
	`EQU
 (0x1 << 3Ë;- (
AES
Ë
PDC
 
Ród
 
Buf„r
 
FuŒ


3790 
AT91C_AES_TXBUFE
 
	`EQU
 (0x1 << 4Ë;- (
AES
Ë
PDC
 
Wrôe
 
Buf„r
 
Em±y


3791 
AT91C_AES_URAD
 
	`EQU
 (0x1 << 8Ë;- (
AES
Ë
Un•ecifõd
 
Regi°î
 
Ac˚ss
 
Dëe˘i⁄


3795 
AT91C_AES_URAT
 
	`EQU
 (0x7 << 12Ë;- (
AES
Ë
Un•ecifõd
 
Regi°î
 
Ac˚ss
 
Ty≥
 
Sètus


3796 
AT91C_AES_URAT_IN_DAT_WRITE_DATPROC
 
	`EQU
 (0x0 << 12Ë;- (
AES
Ë
I≈ut
 
d©a
 
wrôãn
 
durög
 
the
 d©®
¥o˚ssög
 
ö
 
PDC
 
mode
.

3797 
AT91C_AES_URAT_OUT_DAT_READ_DATPROC
 
	`EQU
 (0x1 << 12Ë;- (
AES
Ë
Ouçut
 
d©a
 
ªad
 
durög
 
the
 d©®
¥o˚ssög
.

3798 
AT91C_AES_URAT_MODEREG_WRITE_DATPROC
 
	`EQU
 (0x2 << 12Ë;- (
AES
Ë
Mode
 
wrôãn
 
durög
 
the
 
d©a
 
¥o˚ssög
.

3799 
AT91C_AES_URAT_OUT_DAT_READ_SUBKEY
 
	`EQU
 (0x3 << 12Ë;- (
AES
Ë
Ouçut
 
d©a
 
ªad
 
durög
 
the
 
sub
-
keys
 
gíî©i⁄
.

3800 
AT91C_AES_URAT_MODEREG_WRITE_SUBKEY
 
	`EQU
 (0x4 << 12Ë;- (
AES
Ë
Mode
 
wrôãn
 
durög
 
the
 
sub
-
keys
 
gíî©i⁄
.

3801 
AT91C_AES_URAT_WO_REG_READ
 
	`EQU
 (0x5 << 12Ë;- (
AES
Ë
Wrôe
-
⁄ly
 
ªad
 
ac˚ss
.

3807 
AT91C_TDES_START
 
	`EQU
 (0x1 << 0Ë;- (
TDES
Ë
Sèπs
 
Pro˚ssög


3808 
AT91C_TDES_SWRST
 
	`EQU
 (0x1 << 8Ë;- (
TDES
Ë
So·w¨e
 
Re£t


3810 
AT91C_TDES_CIPHER
 
	`EQU
 (0x1 << 0Ë;- (
TDES
Ë
Pro˚ssög
 
Mode


3811 
AT91C_TDES_TDESMOD
 
	`EQU
 (0x1 << 1Ë;- (
TDES
Ë
SögÀ
 
‹
 
TrùÀ
 
DES
 
Mode


3812 
AT91C_TDES_KEYMOD
 
	`EQU
 (0x1 << 4Ë;- (
TDES
Ë
Key
 
Mode


3813 
AT91C_TDES_SMOD
 
	`EQU
 (0x3 << 8Ë;- (
TDES
Ë
Sèπ
 
Mode


3814 
AT91C_TDES_SMOD_MANUAL
 
	`EQU
 (0x0 << 8Ë;- (
TDES
Ë
M™uÆ
 
Mode
: 
The
 
START
 
bô
 
ö
 
TDES_CR
 
mu°
 
be
 
£t
 
to
 
begö
 
í¸y±i⁄
 
‹
 
de¸y±i⁄
.

3815 
AT91C_TDES_SMOD_AUTO
 
	`EQU
 (0x1 << 8Ë;- (
TDES
Ë
Auto
 
Mode
: 
no
 
a˘i⁄
 
ö
 
TDES_CR
 
is
 
	`√˚sßry
 (
cf
 
d©ashìt
).

3816 
AT91C_TDES_SMOD_PDC
 
	`EQU
 (0x2 << 8Ë;- (
TDES
Ë
PDC
 
	`Mode
 (
cf
 
d©ashìt
).

3817 
AT91C_TDES_OPMOD
 
	`EQU
 (0x3 << 12Ë;- (
TDES
Ë
O≥øti⁄
 
Mode


3818 
AT91C_TDES_OPMOD_ECB
 
	`EQU
 (0x0 << 12Ë;- (
TDES
Ë
ECB
 
EÀ˘r⁄ic
 
CodeBook
 
mode
.

3819 
AT91C_TDES_OPMOD_CBC
 
	`EQU
 (0x1 << 12Ë;- (
TDES
Ë
CBC
 
Cùhî
 
Block
 
Chaöög
 
mode
.

3820 
AT91C_TDES_OPMOD_OFB
 
	`EQU
 (0x2 << 12Ë;- (
TDES
Ë
OFB
 
Ouçut
 
Fìdback
 
mode
.

3821 
AT91C_TDES_OPMOD_CFB
 
	`EQU
 (0x3 << 12Ë;- (
TDES
Ë
CFB
 
Cùhî
 
Fìdback
 
mode
.

3822 
AT91C_TDES_LOD
 
	`EQU
 (0x1 << 15Ë;- (
TDES
Ë
La°
 
Ouçut
 
D©a
 
Mode


3823 
AT91C_TDES_CFBS
 
	`EQU
 (0x3 << 16Ë;- (
TDES
Ë
Cùhî
 
Fìdback
 
D©a
 
Size


3824 
AT91C_TDES_CFBS_64_BIT
 
	`EQU
 (0x0 << 16Ë;- (
TDES
Ë64-
bô
.

3825 
AT91C_TDES_CFBS_32_BIT
 
	`EQU
 (0x1 << 16Ë;- (
TDES
Ë32-
bô
.

3826 
AT91C_TDES_CFBS_16_BIT
 
	`EQU
 (0x2 << 16Ë;- (
TDES
Ë16-
bô
.

3827 
AT91C_TDES_CFBS_8_BIT
 
	`EQU
 (0x3 << 16Ë;- (
TDES
Ë8-
bô
.

3829 
AT91C_TDES_DATRDY
 
	`EQU
 (0x1 << 0Ë;- (
TDES
Ë
DATRDY


3830 
AT91C_TDES_ENDRX
 
	`EQU
 (0x1 << 1Ë;- (
TDES
Ë
PDC
 
Ród
 
Buf„r
 
End


3831 
AT91C_TDES_ENDTX
 
	`EQU
 (0x1 << 2Ë;- (
TDES
Ë
PDC
 
Wrôe
 
Buf„r
 
End


3832 
AT91C_TDES_RXBUFF
 
	`EQU
 (0x1 << 3Ë;- (
TDES
Ë
PDC
 
Ród
 
Buf„r
 
FuŒ


3833 
AT91C_TDES_TXBUFE
 
	`EQU
 (0x1 << 4Ë;- (
TDES
Ë
PDC
 
Wrôe
 
Buf„r
 
Em±y


3834 
AT91C_TDES_URAD
 
	`EQU
 (0x1 << 8Ë;- (
TDES
Ë
Un•ecifõd
 
Regi°î
 
Ac˚ss
 
Dëe˘i⁄


3838 
AT91C_TDES_URAT
 
	`EQU
 (0x3 << 12Ë;- (
TDES
Ë
Un•ecifõd
 
Regi°î
 
Ac˚ss
 
Ty≥
 
Sètus


3839 
AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC
 
	`EQU
 (0x0 << 12Ë;- (
TDES
Ë
I≈ut
 
d©a
 
wrôãn
 
durög
 
the
 d©®
¥o˚ssög
 
ö
 
PDC
 
mode
.

3840 
AT91C_TDES_URAT_OUT_DAT_READ_DATPROC
 
	`EQU
 (0x1 << 12Ë;- (
TDES
Ë
Ouçut
 
d©a
 
ªad
 
durög
 
the
 d©®
¥o˚ssög
.

3841 
AT91C_TDES_URAT_MODEREG_WRITE_DATPROC
 
	`EQU
 (0x2 << 12Ë;- (
TDES
Ë
Mode
 
wrôãn
 
durög
 
the
 
d©a
 
¥o˚ssög
.

3842 
AT91C_TDES_URAT_WO_REG_READ
 
	`EQU
 (0x3 << 12Ë;- (
TDES
Ë
Wrôe
-
⁄ly
 
ªad
 
ac˚ss
.

3849 
AT91C_AIC_IVR
 
	`EQU
 (0xFFFFF100Ë;- (
AIC
Ë
IRQ
 
Ve˘‹
 
Regi°î


3850 
AT91C_AIC_SMR
 
	`EQU
 (0xFFFFF000Ë;- (
AIC
Ë
Sour˚
 
Mode
 
Regi°î


3851 
AT91C_AIC_FVR
 
	`EQU
 (0xFFFFF104Ë;- (
AIC
Ë
FIQ
 
Ve˘‹
 
Regi°î


3852 
AT91C_AIC_DCR
 
	`EQU
 (0xFFFFF138Ë;- (
AIC
Ë
Debug
 
C⁄åﬁ
 
	$Regi°î
 (
PrŸe˘
)

3853 
AT91C_AIC_EOICR
 
	`EQU
 (0xFFFFF130Ë;- (
AIC
Ë
End
 
of
 
I¡îru±
 
Comm™d
 
Regi°î


3854 
AT91C_AIC_SVR
 
	`EQU
 (0xFFFFF080Ë;- (
AIC
Ë
Sour˚
 
Ve˘‹
 
Regi°î


3855 
AT91C_AIC_FFSR
 
	`EQU
 (0xFFFFF148Ë;- (
AIC
Ë
Fa°
 
F‹cög
 
Sètus
 
Regi°î


3856 
AT91C_AIC_ICCR
 
	`EQU
 (0xFFFFF128Ë;- (
AIC
Ë
I¡îru±
 
CÀ¨
 
Comm™d
 
Regi°î


3857 
AT91C_AIC_ISR
 
	`EQU
 (0xFFFFF108Ë;- (
AIC
Ë
I¡îru±
 
Sètus
 
Regi°î


3858 
AT91C_AIC_IMR
 
	`EQU
 (0xFFFFF110Ë;- (
AIC
Ë
I¡îru±
 
Mask
 
Regi°î


3859 
AT91C_AIC_IPR
 
	`EQU
 (0xFFFFF10CË;- (
AIC
Ë
I¡îru±
 
Pídög
 
Regi°î


3860 
AT91C_AIC_FFER
 
	`EQU
 (0xFFFFF140Ë;- (
AIC
Ë
Fa°
 
F‹cög
 
E«bÀ
 
Regi°î


3861 
AT91C_AIC_IECR
 
	`EQU
 (0xFFFFF120Ë;- (
AIC
Ë
I¡îru±
 
E«bÀ
 
Comm™d
 
Regi°î


3862 
AT91C_AIC_ISCR
 
	`EQU
 (0xFFFFF12CË;- (
AIC
Ë
I¡îru±
 
Së
 
Comm™d
 
Regi°î


3863 
AT91C_AIC_FFDR
 
	`EQU
 (0xFFFFF144Ë;- (
AIC
Ë
Fa°
 
F‹cög
 
DißbÀ
 
Regi°î


3864 
AT91C_AIC_CISR
 
	`EQU
 (0xFFFFF114Ë;- (
AIC
Ë
C‹e
 
I¡îru±
 
Sètus
 
Regi°î


3865 
AT91C_AIC_IDCR
 
	`EQU
 (0xFFFFF124Ë;- (
AIC
Ë
I¡îru±
 
DißbÀ
 
Comm™d
 
Regi°î


3866 
AT91C_AIC_SPU
 
	`EQU
 (0xFFFFF134Ë;- (
AIC
Ë
Spurious
 
Ve˘‹
 
Regi°î


3868 
AT91C_DBGU_TCR
 
	`EQU
 (0xFFFFF30CË;- (
PDC_DBGU
Ë
Tønsmô
 
Cou¡î
 
Regi°î


3869 
AT91C_DBGU_RNPR
 
	`EQU
 (0xFFFFF310Ë;- (
PDC_DBGU
Ë
Re˚ive
 
Next
 
Poöãr
 
Regi°î


3870 
AT91C_DBGU_TNPR
 
	`EQU
 (0xFFFFF318Ë;- (
PDC_DBGU
Ë
Tønsmô
 
Next
 
Poöãr
 
Regi°î


3871 
AT91C_DBGU_TPR
 
	`EQU
 (0xFFFFF308Ë;- (
PDC_DBGU
Ë
Tønsmô
 
Poöãr
 
Regi°î


3872 
AT91C_DBGU_RPR
 
	`EQU
 (0xFFFFF300Ë;- (
PDC_DBGU
Ë
Re˚ive
 
Poöãr
 
Regi°î


3873 
AT91C_DBGU_RCR
 
	`EQU
 (0xFFFFF304Ë;- (
PDC_DBGU
Ë
Re˚ive
 
Cou¡î
 
Regi°î


3874 
AT91C_DBGU_RNCR
 
	`EQU
 (0xFFFFF314Ë;- (
PDC_DBGU
Ë
Re˚ive
 
Next
 
Cou¡î
 
Regi°î


3875 
AT91C_DBGU_PTCR
 
	`EQU
 (0xFFFFF320Ë;- (
PDC_DBGU
Ë
PDC
 
Tøns„r
 
C⁄åﬁ
 
Regi°î


3876 
AT91C_DBGU_PTSR
 
	`EQU
 (0xFFFFF324Ë;- (
PDC_DBGU
Ë
PDC
 
Tøns„r
 
Sètus
 
Regi°î


3877 
AT91C_DBGU_TNCR
 
	`EQU
 (0xFFFFF31CË;- (
PDC_DBGU
Ë
Tønsmô
 
Next
 
Cou¡î
 
Regi°î


3879 
AT91C_DBGU_EXID
 
	`EQU
 (0xFFFFF244Ë;- (
DBGU
Ë
Chù
 
ID
 
Exãnsi⁄
 
Regi°î


3880 
AT91C_DBGU_BRGR
 
	`EQU
 (0xFFFFF220Ë;- (
DBGU
Ë
Baud
 
R©e
 
Gíî©‹
 
Regi°î


3881 
AT91C_DBGU_IDR
 
	`EQU
 (0xFFFFF20CË;- (
DBGU
Ë
I¡îru±
 
DißbÀ
 
Regi°î


3882 
AT91C_DBGU_CSR
 
	`EQU
 (0xFFFFF214Ë;- (
DBGU
Ë
Ch™√l
 
Sètus
 
Regi°î


3883 
AT91C_DBGU_CIDR
 
	`EQU
 (0xFFFFF240Ë;- (
DBGU
Ë
Chù
 
ID
 
Regi°î


3884 
AT91C_DBGU_MR
 
	`EQU
 (0xFFFFF204Ë;- (
DBGU
Ë
Mode
 
Regi°î


3885 
AT91C_DBGU_IMR
 
	`EQU
 (0xFFFFF210Ë;- (
DBGU
Ë
I¡îru±
 
Mask
 
Regi°î


3886 
AT91C_DBGU_CR
 
	`EQU
 (0xFFFFF200Ë;- (
DBGU
Ë
C⁄åﬁ
 
Regi°î


3887 
AT91C_DBGU_FNTR
 
	`EQU
 (0xFFFFF248Ë;- (
DBGU
Ë
F‹˚
 
NTRST
 
Regi°î


3888 
AT91C_DBGU_THR
 
	`EQU
 (0xFFFFF21CË;- (
DBGU
Ë
Tønsmôãr
 
Hﬁdög
 
Regi°î


3889 
AT91C_DBGU_RHR
 
	`EQU
 (0xFFFFF218Ë;- (
DBGU
Ë
Re˚ivî
 
Hﬁdög
 
Regi°î


3890 
AT91C_DBGU_IER
 
	`EQU
 (0xFFFFF208Ë;- (
DBGU
Ë
I¡îru±
 
E«bÀ
 
Regi°î


3892 
AT91C_PIOA_ODR
 
	`EQU
 (0xFFFFF414Ë;- (
PIOA
Ë
Ouçut
 
DißbÀ
 
Regi°îr


3893 
AT91C_PIOA_SODR
 
	`EQU
 (0xFFFFF430Ë;- (
PIOA
Ë
Së
 
Ouçut
 
D©a
 
Regi°î


3894 
AT91C_PIOA_ISR
 
	`EQU
 (0xFFFFF44CË;- (
PIOA
Ë
I¡îru±
 
Sètus
 
Regi°î


3895 
AT91C_PIOA_ABSR
 
	`EQU
 (0xFFFFF478Ë;- (
PIOA
Ë
AB
 
Sñe˘
 
Sètus
 
Regi°î


3896 
AT91C_PIOA_IER
 
	`EQU
 (0xFFFFF440Ë;- (
PIOA
Ë
I¡îru±
 
E«bÀ
 
Regi°î


3897 
AT91C_PIOA_PPUDR
 
	`EQU
 (0xFFFFF460Ë;- (
PIOA
Ë
PuŒ
-
up
 
DißbÀ
 
Regi°î


3898 
AT91C_PIOA_IMR
 
	`EQU
 (0xFFFFF448Ë;- (
PIOA
Ë
I¡îru±
 
Mask
 
Regi°î


3899 
AT91C_PIOA_PER
 
	`EQU
 (0xFFFFF400Ë;- (
PIOA
Ë
PIO
 
E«bÀ
 
Regi°î


3900 
AT91C_PIOA_IFDR
 
	`EQU
 (0xFFFFF424Ë;- (
PIOA
Ë
I≈ut
 
Fûãr
 
DißbÀ
 
Regi°î


3901 
AT91C_PIOA_OWDR
 
	`EQU
 (0xFFFFF4A4Ë;- (
PIOA
Ë
Ouçut
 
Wrôe
 
DißbÀ
 
Regi°î


3902 
AT91C_PIOA_MDSR
 
	`EQU
 (0xFFFFF458Ë;- (
PIOA
Ë
Mu…i
-
drivî
 
Sètus
 
Regi°î


3903 
AT91C_PIOA_IDR
 
	`EQU
 (0xFFFFF444Ë;- (
PIOA
Ë
I¡îru±
 
DißbÀ
 
Regi°î


3904 
AT91C_PIOA_ODSR
 
	`EQU
 (0xFFFFF438Ë;- (
PIOA
Ë
Ouçut
 
D©a
 
Sètus
 
Regi°î


3905 
AT91C_PIOA_PPUSR
 
	`EQU
 (0xFFFFF468Ë;- (
PIOA
Ë
PuŒ
-
up
 
Sètus
 
Regi°î


3906 
AT91C_PIOA_OWSR
 
	`EQU
 (0xFFFFF4A8Ë;- (
PIOA
Ë
Ouçut
 
Wrôe
 
Sètus
 
Regi°î


3907 
AT91C_PIOA_BSR
 
	`EQU
 (0xFFFFF474Ë;- (
PIOA
Ë
Sñe˘
 
B
 
Regi°î


3908 
AT91C_PIOA_OWER
 
	`EQU
 (0xFFFFF4A0Ë;- (
PIOA
Ë
Ouçut
 
Wrôe
 
E«bÀ
 
Regi°î


3909 
AT91C_PIOA_IFER
 
	`EQU
 (0xFFFFF420Ë;- (
PIOA
Ë
I≈ut
 
Fûãr
 
E«bÀ
 
Regi°î


3910 
AT91C_PIOA_PDSR
 
	`EQU
 (0xFFFFF43CË;- (
PIOA
Ë
Pö
 
D©a
 
Sètus
 
Regi°î


3911 
AT91C_PIOA_PPUER
 
	`EQU
 (0xFFFFF464Ë;- (
PIOA
Ë
PuŒ
-
up
 
E«bÀ
 
Regi°î


3912 
AT91C_PIOA_OSR
 
	`EQU
 (0xFFFFF418Ë;- (
PIOA
Ë
Ouçut
 
Sètus
 
Regi°î


3913 
AT91C_PIOA_ASR
 
	`EQU
 (0xFFFFF470Ë;- (
PIOA
Ë
Sñe˘
 
A
 
Regi°î


3914 
AT91C_PIOA_MDDR
 
	`EQU
 (0xFFFFF454Ë;- (
PIOA
Ë
Mu…i
-
drivî
 
DißbÀ
 
Regi°î


3915 
AT91C_PIOA_CODR
 
	`EQU
 (0xFFFFF434Ë;- (
PIOA
Ë
CÀ¨
 
Ouçut
 
D©a
 
Regi°î


3916 
AT91C_PIOA_MDER
 
	`EQU
 (0xFFFFF450Ë;- (
PIOA
Ë
Mu…i
-
drivî
 
E«bÀ
 
Regi°î


3917 
AT91C_PIOA_PDR
 
	`EQU
 (0xFFFFF404Ë;- (
PIOA
Ë
PIO
 
DißbÀ
 
Regi°î


3918 
AT91C_PIOA_IFSR
 
	`EQU
 (0xFFFFF428Ë;- (
PIOA
Ë
I≈ut
 
Fûãr
 
Sètus
 
Regi°î


3919 
AT91C_PIOA_OER
 
	`EQU
 (0xFFFFF410Ë;- (
PIOA
Ë
Ouçut
 
E«bÀ
 
Regi°î


3920 
AT91C_PIOA_PSR
 
	`EQU
 (0xFFFFF408Ë;- (
PIOA
Ë
PIO
 
Sètus
 
Regi°î


3922 
AT91C_PIOB_OWDR
 
	`EQU
 (0xFFFFF6A4Ë;- (
PIOB
Ë
Ouçut
 
Wrôe
 
DißbÀ
 
Regi°î


3923 
AT91C_PIOB_MDER
 
	`EQU
 (0xFFFFF650Ë;- (
PIOB
Ë
Mu…i
-
drivî
 
E«bÀ
 
Regi°î


3924 
AT91C_PIOB_PPUSR
 
	`EQU
 (0xFFFFF668Ë;- (
PIOB
Ë
PuŒ
-
up
 
Sètus
 
Regi°î


3925 
AT91C_PIOB_IMR
 
	`EQU
 (0xFFFFF648Ë;- (
PIOB
Ë
I¡îru±
 
Mask
 
Regi°î


3926 
AT91C_PIOB_ASR
 
	`EQU
 (0xFFFFF670Ë;- (
PIOB
Ë
Sñe˘
 
A
 
Regi°î


3927 
AT91C_PIOB_PPUDR
 
	`EQU
 (0xFFFFF660Ë;- (
PIOB
Ë
PuŒ
-
up
 
DißbÀ
 
Regi°î


3928 
AT91C_PIOB_PSR
 
	`EQU
 (0xFFFFF608Ë;- (
PIOB
Ë
PIO
 
Sètus
 
Regi°î


3929 
AT91C_PIOB_IER
 
	`EQU
 (0xFFFFF640Ë;- (
PIOB
Ë
I¡îru±
 
E«bÀ
 
Regi°î


3930 
AT91C_PIOB_CODR
 
	`EQU
 (0xFFFFF634Ë;- (
PIOB
Ë
CÀ¨
 
Ouçut
 
D©a
 
Regi°î


3931 
AT91C_PIOB_OWER
 
	`EQU
 (0xFFFFF6A0Ë;- (
PIOB
Ë
Ouçut
 
Wrôe
 
E«bÀ
 
Regi°î


3932 
AT91C_PIOB_ABSR
 
	`EQU
 (0xFFFFF678Ë;- (
PIOB
Ë
AB
 
Sñe˘
 
Sètus
 
Regi°î


3933 
AT91C_PIOB_IFDR
 
	`EQU
 (0xFFFFF624Ë;- (
PIOB
Ë
I≈ut
 
Fûãr
 
DißbÀ
 
Regi°î


3934 
AT91C_PIOB_PDSR
 
	`EQU
 (0xFFFFF63CË;- (
PIOB
Ë
Pö
 
D©a
 
Sètus
 
Regi°î


3935 
AT91C_PIOB_IDR
 
	`EQU
 (0xFFFFF644Ë;- (
PIOB
Ë
I¡îru±
 
DißbÀ
 
Regi°î


3936 
AT91C_PIOB_OWSR
 
	`EQU
 (0xFFFFF6A8Ë;- (
PIOB
Ë
Ouçut
 
Wrôe
 
Sètus
 
Regi°î


3937 
AT91C_PIOB_PDR
 
	`EQU
 (0xFFFFF604Ë;- (
PIOB
Ë
PIO
 
DißbÀ
 
Regi°î


3938 
AT91C_PIOB_ODR
 
	`EQU
 (0xFFFFF614Ë;- (
PIOB
Ë
Ouçut
 
DißbÀ
 
Regi°îr


3939 
AT91C_PIOB_IFSR
 
	`EQU
 (0xFFFFF628Ë;- (
PIOB
Ë
I≈ut
 
Fûãr
 
Sètus
 
Regi°î


3940 
AT91C_PIOB_PPUER
 
	`EQU
 (0xFFFFF664Ë;- (
PIOB
Ë
PuŒ
-
up
 
E«bÀ
 
Regi°î


3941 
AT91C_PIOB_SODR
 
	`EQU
 (0xFFFFF630Ë;- (
PIOB
Ë
Së
 
Ouçut
 
D©a
 
Regi°î


3942 
AT91C_PIOB_ISR
 
	`EQU
 (0xFFFFF64CË;- (
PIOB
Ë
I¡îru±
 
Sètus
 
Regi°î


3943 
AT91C_PIOB_ODSR
 
	`EQU
 (0xFFFFF638Ë;- (
PIOB
Ë
Ouçut
 
D©a
 
Sètus
 
Regi°î


3944 
AT91C_PIOB_OSR
 
	`EQU
 (0xFFFFF618Ë;- (
PIOB
Ë
Ouçut
 
Sètus
 
Regi°î


3945 
AT91C_PIOB_MDSR
 
	`EQU
 (0xFFFFF658Ë;- (
PIOB
Ë
Mu…i
-
drivî
 
Sètus
 
Regi°î


3946 
AT91C_PIOB_IFER
 
	`EQU
 (0xFFFFF620Ë;- (
PIOB
Ë
I≈ut
 
Fûãr
 
E«bÀ
 
Regi°î


3947 
AT91C_PIOB_BSR
 
	`EQU
 (0xFFFFF674Ë;- (
PIOB
Ë
Sñe˘
 
B
 
Regi°î


3948 
AT91C_PIOB_MDDR
 
	`EQU
 (0xFFFFF654Ë;- (
PIOB
Ë
Mu…i
-
drivî
 
DißbÀ
 
Regi°î


3949 
AT91C_PIOB_OER
 
	`EQU
 (0xFFFFF610Ë;- (
PIOB
Ë
Ouçut
 
E«bÀ
 
Regi°î


3950 
AT91C_PIOB_PER
 
	`EQU
 (0xFFFFF600Ë;- (
PIOB
Ë
PIO
 
E«bÀ
 
Regi°î


3952 
AT91C_CKGR_MOR
 
	`EQU
 (0xFFFFFC20Ë;- (
CKGR
Ë
Maö
 
Oscûœt‹
 
Regi°î


3953 
AT91C_CKGR_PLLR
 
	`EQU
 (0xFFFFFC2CË;- (
CKGR
Ë
PLL
 
Regi°î


3954 
AT91C_CKGR_MCFR
 
	`EQU
 (0xFFFFFC24Ë;- (
CKGR
Ë
Maö
 
Clock
 
Fªquícy
 
Regi°î


3956 
AT91C_PMC_IDR
 
	`EQU
 (0xFFFFFC64Ë;- (
PMC
Ë
I¡îru±
 
DißbÀ
 
Regi°î


3957 
AT91C_PMC_MOR
 
	`EQU
 (0xFFFFFC20Ë;- (
PMC
Ë
Maö
 
Oscûœt‹
 
Regi°î


3958 
AT91C_PMC_PLLR
 
	`EQU
 (0xFFFFFC2CË;- (
PMC
Ë
PLL
 
Regi°î


3959 
AT91C_PMC_PCER
 
	`EQU
 (0xFFFFFC10Ë;- (
PMC
Ë
PîùhîÆ
 
Clock
 
E«bÀ
 
Regi°î


3960 
AT91C_PMC_PCKR
 
	`EQU
 (0xFFFFFC40Ë;- (
PMC
Ë
ProgømmabÀ
 
Clock
 
Regi°î


3961 
AT91C_PMC_MCKR
 
	`EQU
 (0xFFFFFC30Ë;- (
PMC
Ë
Ma°î
 
Clock
 
Regi°î


3962 
AT91C_PMC_SCDR
 
	`EQU
 (0xFFFFFC04Ë;- (
PMC
Ë
Sy°em
 
Clock
 
DißbÀ
 
Regi°î


3963 
AT91C_PMC_PCDR
 
	`EQU
 (0xFFFFFC14Ë;- (
PMC
Ë
PîùhîÆ
 
Clock
 
DißbÀ
 
Regi°î


3964 
AT91C_PMC_SCSR
 
	`EQU
 (0xFFFFFC08Ë;- (
PMC
Ë
Sy°em
 
Clock
 
Sètus
 
Regi°î


3965 
AT91C_PMC_PCSR
 
	`EQU
 (0xFFFFFC18Ë;- (
PMC
Ë
PîùhîÆ
 
Clock
 
Sètus
 
Regi°î


3966 
AT91C_PMC_MCFR
 
	`EQU
 (0xFFFFFC24Ë;- (
PMC
Ë
Maö
 
Clock
 
Fªquícy
 
Regi°î


3967 
AT91C_PMC_SCER
 
	`EQU
 (0xFFFFFC00Ë;- (
PMC
Ë
Sy°em
 
Clock
 
E«bÀ
 
Regi°î


3968 
AT91C_PMC_IMR
 
	`EQU
 (0xFFFFFC6CË;- (
PMC
Ë
I¡îru±
 
Mask
 
Regi°î


3969 
AT91C_PMC_IER
 
	`EQU
 (0xFFFFFC60Ë;- (
PMC
Ë
I¡îru±
 
E«bÀ
 
Regi°î


3970 
AT91C_PMC_SR
 
	`EQU
 (0xFFFFFC68Ë;- (
PMC
Ë
Sètus
 
Regi°î


3972 
AT91C_RSTC_RCR
 
	`EQU
 (0xFFFFFD00Ë;- (
RSTC
Ë
Re£t
 
C⁄åﬁ
 
Regi°î


3973 
AT91C_RSTC_RMR
 
	`EQU
 (0xFFFFFD08Ë;- (
RSTC
Ë
Re£t
 
Mode
 
Regi°î


3974 
AT91C_RSTC_RSR
 
	`EQU
 (0xFFFFFD04Ë;- (
RSTC
Ë
Re£t
 
Sètus
 
Regi°î


3976 
AT91C_RTTC_RTSR
 
	`EQU
 (0xFFFFFD2CË;- (
RTTC
Ë
Ról
-
time
 
Sètus
 
Regi°î


3977 
AT91C_RTTC_RTMR
 
	`EQU
 (0xFFFFFD20Ë;- (
RTTC
Ë
Ról
-
time
 
Mode
 
Regi°î


3978 
AT91C_RTTC_RTVR
 
	`EQU
 (0xFFFFFD28Ë;- (
RTTC
Ë
Ról
-
time
 
VÆue
 
Regi°î


3979 
AT91C_RTTC_RTAR
 
	`EQU
 (0xFFFFFD24Ë;- (
RTTC
Ë
Ról
-
time
 
Aœrm
 
Regi°î


3981 
AT91C_PITC_PIVR
 
	`EQU
 (0xFFFFFD38Ë;- (
PITC
Ë
Pîiod
 
I¡îvÆ
 
VÆue
 
Regi°î


3982 
AT91C_PITC_PISR
 
	`EQU
 (0xFFFFFD34Ë;- (
PITC
Ë
Pîiod
 
I¡îvÆ
 
Sètus
 
Regi°î


3983 
AT91C_PITC_PIIR
 
	`EQU
 (0xFFFFFD3CË;- (
PITC
Ë
Pîiod
 
I¡îvÆ
 
Image
 
Regi°î


3984 
AT91C_PITC_PIMR
 
	`EQU
 (0xFFFFFD30Ë;- (
PITC
Ë
Pîiod
 
I¡îvÆ
 
Mode
 
Regi°î


3986 
AT91C_WDTC_WDCR
 
	`EQU
 (0xFFFFFD40Ë;- (
WDTC
Ë
W©chdog
 
C⁄åﬁ
 
Regi°î


3987 
AT91C_WDTC_WDSR
 
	`EQU
 (0xFFFFFD48Ë;- (
WDTC
Ë
W©chdog
 
Sètus
 
Regi°î


3988 
AT91C_WDTC_WDMR
 
	`EQU
 (0xFFFFFD44Ë;- (
WDTC
Ë
W©chdog
 
Mode
 
Regi°î


3990 
AT91C_VREG_MR
 
	`EQU
 (0xFFFFFD60Ë;- (
VREG
Ë
Vﬁège
 
Reguœt‹
 
Mode
 
Regi°î


3992 
AT91C_MC_ASR
 
	`EQU
 (0xFFFFFF04Ë;- (
MC
ËMC 
Ab‹t
 
Sètus
 
Regi°î


3993 
AT91C_MC_RCR
 
	`EQU
 (0xFFFFFF00Ë;- (
MC
ËMC 
Rem≠
 
C⁄åﬁ
 
Regi°î


3994 
AT91C_MC_FCR
 
	`EQU
 (0xFFFFFF64Ë;- (
MC
ËMC 
Fœsh
 
Comm™d
 
Regi°î


3995 
AT91C_MC_AASR
 
	`EQU
 (0xFFFFFF08Ë;- (
MC
ËMC 
Ab‹t
 
Addªss
 
Sètus
 
Regi°î


3996 
AT91C_MC_FSR
 
	`EQU
 (0xFFFFFF68Ë;- (
MC
ËMC 
Fœsh
 
Sètus
 
Regi°î


3997 
AT91C_MC_FMR
 
	`EQU
 (0xFFFFFF60Ë;- (
MC
ËMC 
Fœsh
 
Mode
 
Regi°î


3999 
AT91C_SPI1_PTCR
 
	`EQU
 (0xFFFE4120Ë;- (
PDC_SPI1
Ë
PDC
 
Tøns„r
 
C⁄åﬁ
 
Regi°î


4000 
AT91C_SPI1_RPR
 
	`EQU
 (0xFFFE4100Ë;- (
PDC_SPI1
Ë
Re˚ive
 
Poöãr
 
Regi°î


4001 
AT91C_SPI1_TNCR
 
	`EQU
 (0xFFFE411CË;- (
PDC_SPI1
Ë
Tønsmô
 
Next
 
Cou¡î
 
Regi°î


4002 
AT91C_SPI1_TPR
 
	`EQU
 (0xFFFE4108Ë;- (
PDC_SPI1
Ë
Tønsmô
 
Poöãr
 
Regi°î


4003 
AT91C_SPI1_TNPR
 
	`EQU
 (0xFFFE4118Ë;- (
PDC_SPI1
Ë
Tønsmô
 
Next
 
Poöãr
 
Regi°î


4004 
AT91C_SPI1_TCR
 
	`EQU
 (0xFFFE410CË;- (
PDC_SPI1
Ë
Tønsmô
 
Cou¡î
 
Regi°î


4005 
AT91C_SPI1_RCR
 
	`EQU
 (0xFFFE4104Ë;- (
PDC_SPI1
Ë
Re˚ive
 
Cou¡î
 
Regi°î


4006 
AT91C_SPI1_RNPR
 
	`EQU
 (0xFFFE4110Ë;- (
PDC_SPI1
Ë
Re˚ive
 
Next
 
Poöãr
 
Regi°î


4007 
AT91C_SPI1_RNCR
 
	`EQU
 (0xFFFE4114Ë;- (
PDC_SPI1
Ë
Re˚ive
 
Next
 
Cou¡î
 
Regi°î


4008 
AT91C_SPI1_PTSR
 
	`EQU
 (0xFFFE4124Ë;- (
PDC_SPI1
Ë
PDC
 
Tøns„r
 
Sètus
 
Regi°î


4010 
AT91C_SPI1_IMR
 
	`EQU
 (0xFFFE401CË;- (
SPI1
Ë
I¡îru±
 
Mask
 
Regi°î


4011 
AT91C_SPI1_IER
 
	`EQU
 (0xFFFE4014Ë;- (
SPI1
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4012 
AT91C_SPI1_MR
 
	`EQU
 (0xFFFE4004Ë;- (
SPI1
Ë
Mode
 
Regi°î


4013 
AT91C_SPI1_RDR
 
	`EQU
 (0xFFFE4008Ë;- (
SPI1
Ë
Re˚ive
 
D©a
 
Regi°î


4014 
AT91C_SPI1_IDR
 
	`EQU
 (0xFFFE4018Ë;- (
SPI1
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4015 
AT91C_SPI1_SR
 
	`EQU
 (0xFFFE4010Ë;- (
SPI1
Ë
Sètus
 
Regi°î


4016 
AT91C_SPI1_TDR
 
	`EQU
 (0xFFFE400CË;- (
SPI1
Ë
Tønsmô
 
D©a
 
Regi°î


4017 
AT91C_SPI1_CR
 
	`EQU
 (0xFFFE4000Ë;- (
SPI1
Ë
C⁄åﬁ
 
Regi°î


4018 
AT91C_SPI1_CSR
 
	`EQU
 (0xFFFE4030Ë;- (
SPI1
Ë
Chù
 
Sñe˘
 
Regi°î


4020 
AT91C_SPI0_PTCR
 
	`EQU
 (0xFFFE0120Ë;- (
PDC_SPI0
Ë
PDC
 
Tøns„r
 
C⁄åﬁ
 
Regi°î


4021 
AT91C_SPI0_TPR
 
	`EQU
 (0xFFFE0108Ë;- (
PDC_SPI0
Ë
Tønsmô
 
Poöãr
 
Regi°î


4022 
AT91C_SPI0_TCR
 
	`EQU
 (0xFFFE010CË;- (
PDC_SPI0
Ë
Tønsmô
 
Cou¡î
 
Regi°î


4023 
AT91C_SPI0_RCR
 
	`EQU
 (0xFFFE0104Ë;- (
PDC_SPI0
Ë
Re˚ive
 
Cou¡î
 
Regi°î


4024 
AT91C_SPI0_PTSR
 
	`EQU
 (0xFFFE0124Ë;- (
PDC_SPI0
Ë
PDC
 
Tøns„r
 
Sètus
 
Regi°î


4025 
AT91C_SPI0_RNPR
 
	`EQU
 (0xFFFE0110Ë;- (
PDC_SPI0
Ë
Re˚ive
 
Next
 
Poöãr
 
Regi°î


4026 
AT91C_SPI0_RPR
 
	`EQU
 (0xFFFE0100Ë;- (
PDC_SPI0
Ë
Re˚ive
 
Poöãr
 
Regi°î


4027 
AT91C_SPI0_TNCR
 
	`EQU
 (0xFFFE011CË;- (
PDC_SPI0
Ë
Tønsmô
 
Next
 
Cou¡î
 
Regi°î


4028 
AT91C_SPI0_RNCR
 
	`EQU
 (0xFFFE0114Ë;- (
PDC_SPI0
Ë
Re˚ive
 
Next
 
Cou¡î
 
Regi°î


4029 
AT91C_SPI0_TNPR
 
	`EQU
 (0xFFFE0118Ë;- (
PDC_SPI0
Ë
Tønsmô
 
Next
 
Poöãr
 
Regi°î


4031 
AT91C_SPI0_IER
 
	`EQU
 (0xFFFE0014Ë;- (
SPI0
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4032 
AT91C_SPI0_SR
 
	`EQU
 (0xFFFE0010Ë;- (
SPI0
Ë
Sètus
 
Regi°î


4033 
AT91C_SPI0_IDR
 
	`EQU
 (0xFFFE0018Ë;- (
SPI0
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4034 
AT91C_SPI0_CR
 
	`EQU
 (0xFFFE0000Ë;- (
SPI0
Ë
C⁄åﬁ
 
Regi°î


4035 
AT91C_SPI0_MR
 
	`EQU
 (0xFFFE0004Ë;- (
SPI0
Ë
Mode
 
Regi°î


4036 
AT91C_SPI0_IMR
 
	`EQU
 (0xFFFE001CË;- (
SPI0
Ë
I¡îru±
 
Mask
 
Regi°î


4037 
AT91C_SPI0_TDR
 
	`EQU
 (0xFFFE000CË;- (
SPI0
Ë
Tønsmô
 
D©a
 
Regi°î


4038 
AT91C_SPI0_RDR
 
	`EQU
 (0xFFFE0008Ë;- (
SPI0
Ë
Re˚ive
 
D©a
 
Regi°î


4039 
AT91C_SPI0_CSR
 
	`EQU
 (0xFFFE0030Ë;- (
SPI0
Ë
Chù
 
Sñe˘
 
Regi°î


4041 
AT91C_US1_RNCR
 
	`EQU
 (0xFFFC4114Ë;- (
PDC_US1
Ë
Re˚ive
 
Next
 
Cou¡î
 
Regi°î


4042 
AT91C_US1_PTCR
 
	`EQU
 (0xFFFC4120Ë;- (
PDC_US1
Ë
PDC
 
Tøns„r
 
C⁄åﬁ
 
Regi°î


4043 
AT91C_US1_TCR
 
	`EQU
 (0xFFFC410CË;- (
PDC_US1
Ë
Tønsmô
 
Cou¡î
 
Regi°î


4044 
AT91C_US1_PTSR
 
	`EQU
 (0xFFFC4124Ë;- (
PDC_US1
Ë
PDC
 
Tøns„r
 
Sètus
 
Regi°î


4045 
AT91C_US1_TNPR
 
	`EQU
 (0xFFFC4118Ë;- (
PDC_US1
Ë
Tønsmô
 
Next
 
Poöãr
 
Regi°î


4046 
AT91C_US1_RCR
 
	`EQU
 (0xFFFC4104Ë;- (
PDC_US1
Ë
Re˚ive
 
Cou¡î
 
Regi°î


4047 
AT91C_US1_RNPR
 
	`EQU
 (0xFFFC4110Ë;- (
PDC_US1
Ë
Re˚ive
 
Next
 
Poöãr
 
Regi°î


4048 
AT91C_US1_RPR
 
	`EQU
 (0xFFFC4100Ë;- (
PDC_US1
Ë
Re˚ive
 
Poöãr
 
Regi°î


4049 
AT91C_US1_TNCR
 
	`EQU
 (0xFFFC411CË;- (
PDC_US1
Ë
Tønsmô
 
Next
 
Cou¡î
 
Regi°î


4050 
AT91C_US1_TPR
 
	`EQU
 (0xFFFC4108Ë;- (
PDC_US1
Ë
Tønsmô
 
Poöãr
 
Regi°î


4052 
AT91C_US1_IF
 
	`EQU
 (0xFFFC404CË;- (
US1
Ë
IRDA_FILTER
 
Regi°î


4053 
AT91C_US1_NER
 
	`EQU
 (0xFFFC4044Ë;- (
US1
Ë
Nb
 
Eº‹s
 
Regi°î


4054 
AT91C_US1_RTOR
 
	`EQU
 (0xFFFC4024Ë;- (
US1
Ë
Re˚ivî
 
Time
-
out
 
Regi°î


4055 
AT91C_US1_CSR
 
	`EQU
 (0xFFFC4014Ë;- (
US1
Ë
Ch™√l
 
Sètus
 
Regi°î


4056 
AT91C_US1_IDR
 
	`EQU
 (0xFFFC400CË;- (
US1
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4057 
AT91C_US1_IER
 
	`EQU
 (0xFFFC4008Ë;- (
US1
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4058 
AT91C_US1_THR
 
	`EQU
 (0xFFFC401CË;- (
US1
Ë
Tønsmôãr
 
Hﬁdög
 
Regi°î


4059 
AT91C_US1_TTGR
 
	`EQU
 (0xFFFC4028Ë;- (
US1
Ë
Tønsmôãr
 
Time
-
gu¨d
 
Regi°î


4060 
AT91C_US1_RHR
 
	`EQU
 (0xFFFC4018Ë;- (
US1
Ë
Re˚ivî
 
Hﬁdög
 
Regi°î


4061 
AT91C_US1_BRGR
 
	`EQU
 (0xFFFC4020Ë;- (
US1
Ë
Baud
 
R©e
 
Gíî©‹
 
Regi°î


4062 
AT91C_US1_IMR
 
	`EQU
 (0xFFFC4010Ë;- (
US1
Ë
I¡îru±
 
Mask
 
Regi°î


4063 
AT91C_US1_FIDI
 
	`EQU
 (0xFFFC4040Ë;- (
US1
Ë
FI_DI_R©io
 
Regi°î


4064 
AT91C_US1_CR
 
	`EQU
 (0xFFFC4000Ë;- (
US1
Ë
C⁄åﬁ
 
Regi°î


4065 
AT91C_US1_MR
 
	`EQU
 (0xFFFC4004Ë;- (
US1
Ë
Mode
 
Regi°î


4067 
AT91C_US0_TNPR
 
	`EQU
 (0xFFFC0118Ë;- (
PDC_US0
Ë
Tønsmô
 
Next
 
Poöãr
 
Regi°î


4068 
AT91C_US0_RNPR
 
	`EQU
 (0xFFFC0110Ë;- (
PDC_US0
Ë
Re˚ive
 
Next
 
Poöãr
 
Regi°î


4069 
AT91C_US0_TCR
 
	`EQU
 (0xFFFC010CË;- (
PDC_US0
Ë
Tønsmô
 
Cou¡î
 
Regi°î


4070 
AT91C_US0_PTCR
 
	`EQU
 (0xFFFC0120Ë;- (
PDC_US0
Ë
PDC
 
Tøns„r
 
C⁄åﬁ
 
Regi°î


4071 
AT91C_US0_PTSR
 
	`EQU
 (0xFFFC0124Ë;- (
PDC_US0
Ë
PDC
 
Tøns„r
 
Sètus
 
Regi°î


4072 
AT91C_US0_TNCR
 
	`EQU
 (0xFFFC011CË;- (
PDC_US0
Ë
Tønsmô
 
Next
 
Cou¡î
 
Regi°î


4073 
AT91C_US0_TPR
 
	`EQU
 (0xFFFC0108Ë;- (
PDC_US0
Ë
Tønsmô
 
Poöãr
 
Regi°î


4074 
AT91C_US0_RCR
 
	`EQU
 (0xFFFC0104Ë;- (
PDC_US0
Ë
Re˚ive
 
Cou¡î
 
Regi°î


4075 
AT91C_US0_RPR
 
	`EQU
 (0xFFFC0100Ë;- (
PDC_US0
Ë
Re˚ive
 
Poöãr
 
Regi°î


4076 
AT91C_US0_RNCR
 
	`EQU
 (0xFFFC0114Ë;- (
PDC_US0
Ë
Re˚ive
 
Next
 
Cou¡î
 
Regi°î


4078 
AT91C_US0_BRGR
 
	`EQU
 (0xFFFC0020Ë;- (
US0
Ë
Baud
 
R©e
 
Gíî©‹
 
Regi°î


4079 
AT91C_US0_NER
 
	`EQU
 (0xFFFC0044Ë;- (
US0
Ë
Nb
 
Eº‹s
 
Regi°î


4080 
AT91C_US0_CR
 
	`EQU
 (0xFFFC0000Ë;- (
US0
Ë
C⁄åﬁ
 
Regi°î


4081 
AT91C_US0_IMR
 
	`EQU
 (0xFFFC0010Ë;- (
US0
Ë
I¡îru±
 
Mask
 
Regi°î


4082 
AT91C_US0_FIDI
 
	`EQU
 (0xFFFC0040Ë;- (
US0
Ë
FI_DI_R©io
 
Regi°î


4083 
AT91C_US0_TTGR
 
	`EQU
 (0xFFFC0028Ë;- (
US0
Ë
Tønsmôãr
 
Time
-
gu¨d
 
Regi°î


4084 
AT91C_US0_MR
 
	`EQU
 (0xFFFC0004Ë;- (
US0
Ë
Mode
 
Regi°î


4085 
AT91C_US0_RTOR
 
	`EQU
 (0xFFFC0024Ë;- (
US0
Ë
Re˚ivî
 
Time
-
out
 
Regi°î


4086 
AT91C_US0_CSR
 
	`EQU
 (0xFFFC0014Ë;- (
US0
Ë
Ch™√l
 
Sètus
 
Regi°î


4087 
AT91C_US0_RHR
 
	`EQU
 (0xFFFC0018Ë;- (
US0
Ë
Re˚ivî
 
Hﬁdög
 
Regi°î


4088 
AT91C_US0_IDR
 
	`EQU
 (0xFFFC000CË;- (
US0
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4089 
AT91C_US0_THR
 
	`EQU
 (0xFFFC001CË;- (
US0
Ë
Tønsmôãr
 
Hﬁdög
 
Regi°î


4090 
AT91C_US0_IF
 
	`EQU
 (0xFFFC004CË;- (
US0
Ë
IRDA_FILTER
 
Regi°î


4091 
AT91C_US0_IER
 
	`EQU
 (0xFFFC0008Ë;- (
US0
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4093 
AT91C_SSC_TNCR
 
	`EQU
 (0xFFFD411CË;- (
PDC_SSC
Ë
Tønsmô
 
Next
 
Cou¡î
 
Regi°î


4094 
AT91C_SSC_RPR
 
	`EQU
 (0xFFFD4100Ë;- (
PDC_SSC
Ë
Re˚ive
 
Poöãr
 
Regi°î


4095 
AT91C_SSC_RNCR
 
	`EQU
 (0xFFFD4114Ë;- (
PDC_SSC
Ë
Re˚ive
 
Next
 
Cou¡î
 
Regi°î


4096 
AT91C_SSC_TPR
 
	`EQU
 (0xFFFD4108Ë;- (
PDC_SSC
Ë
Tønsmô
 
Poöãr
 
Regi°î


4097 
AT91C_SSC_PTCR
 
	`EQU
 (0xFFFD4120Ë;- (
PDC_SSC
Ë
PDC
 
Tøns„r
 
C⁄åﬁ
 
Regi°î


4098 
AT91C_SSC_TCR
 
	`EQU
 (0xFFFD410CË;- (
PDC_SSC
Ë
Tønsmô
 
Cou¡î
 
Regi°î


4099 
AT91C_SSC_RCR
 
	`EQU
 (0xFFFD4104Ë;- (
PDC_SSC
Ë
Re˚ive
 
Cou¡î
 
Regi°î


4100 
AT91C_SSC_RNPR
 
	`EQU
 (0xFFFD4110Ë;- (
PDC_SSC
Ë
Re˚ive
 
Next
 
Poöãr
 
Regi°î


4101 
AT91C_SSC_TNPR
 
	`EQU
 (0xFFFD4118Ë;- (
PDC_SSC
Ë
Tønsmô
 
Next
 
Poöãr
 
Regi°î


4102 
AT91C_SSC_PTSR
 
	`EQU
 (0xFFFD4124Ë;- (
PDC_SSC
Ë
PDC
 
Tøns„r
 
Sètus
 
Regi°î


4104 
AT91C_SSC_RHR
 
	`EQU
 (0xFFFD4020Ë;- (
SSC
Ë
Re˚ive
 
Hﬁdög
 
Regi°î


4105 
AT91C_SSC_RSHR
 
	`EQU
 (0xFFFD4030Ë;- (
SSC
Ë
Re˚ive
 
Sync
 
Hﬁdög
 
Regi°î


4106 
AT91C_SSC_TFMR
 
	`EQU
 (0xFFFD401CË;- (
SSC
Ë
Tønsmô
 
Føme
 
Mode
 
Regi°î


4107 
AT91C_SSC_IDR
 
	`EQU
 (0xFFFD4048Ë;- (
SSC
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4108 
AT91C_SSC_THR
 
	`EQU
 (0xFFFD4024Ë;- (
SSC
Ë
Tønsmô
 
Hﬁdög
 
Regi°î


4109 
AT91C_SSC_RCMR
 
	`EQU
 (0xFFFD4010Ë;- (
SSC
Ë
Re˚ive
 
Clock
 
ModeRegi°î


4110 
AT91C_SSC_IER
 
	`EQU
 (0xFFFD4044Ë;- (
SSC
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4111 
AT91C_SSC_TSHR
 
	`EQU
 (0xFFFD4034Ë;- (
SSC
Ë
Tønsmô
 
Sync
 
Hﬁdög
 
Regi°î


4112 
AT91C_SSC_SR
 
	`EQU
 (0xFFFD4040Ë;- (
SSC
Ë
Sètus
 
Regi°î


4113 
AT91C_SSC_CMR
 
	`EQU
 (0xFFFD4004Ë;- (
SSC
Ë
Clock
 
Mode
 
Regi°î


4114 
AT91C_SSC_TCMR
 
	`EQU
 (0xFFFD4018Ë;- (
SSC
Ë
Tønsmô
 
Clock
 
Mode
 
Regi°î


4115 
AT91C_SSC_CR
 
	`EQU
 (0xFFFD4000Ë;- (
SSC
Ë
C⁄åﬁ
 
Regi°î


4116 
AT91C_SSC_IMR
 
	`EQU
 (0xFFFD404CË;- (
SSC
Ë
I¡îru±
 
Mask
 
Regi°î


4117 
AT91C_SSC_RFMR
 
	`EQU
 (0xFFFD4014Ë;- (
SSC
Ë
Re˚ive
 
Føme
 
Mode
 
Regi°î


4119 
AT91C_TWI_IER
 
	`EQU
 (0xFFFB8024Ë;- (
TWI
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4120 
AT91C_TWI_CR
 
	`EQU
 (0xFFFB8000Ë;- (
TWI
Ë
C⁄åﬁ
 
Regi°î


4121 
AT91C_TWI_SR
 
	`EQU
 (0xFFFB8020Ë;- (
TWI
Ë
Sètus
 
Regi°î


4122 
AT91C_TWI_IMR
 
	`EQU
 (0xFFFB802CË;- (
TWI
Ë
I¡îru±
 
Mask
 
Regi°î


4123 
AT91C_TWI_THR
 
	`EQU
 (0xFFFB8034Ë;- (
TWI
Ë
Tønsmô
 
Hﬁdög
 
Regi°î


4124 
AT91C_TWI_IDR
 
	`EQU
 (0xFFFB8028Ë;- (
TWI
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4125 
AT91C_TWI_IADR
 
	`EQU
 (0xFFFB800CË;- (
TWI
Ë
I¡î«l
 
Addªss
 
Regi°î


4126 
AT91C_TWI_MMR
 
	`EQU
 (0xFFFB8004Ë;- (
TWI
Ë
Ma°î
 
Mode
 
Regi°î


4127 
AT91C_TWI_CWGR
 
	`EQU
 (0xFFFB8010Ë;- (
TWI
Ë
Clock
 
Wavef‹m
 
Gíî©‹
 
Regi°î


4128 
AT91C_TWI_RHR
 
	`EQU
 (0xFFFB8030Ë;- (
TWI
Ë
Re˚ive
 
Hﬁdög
 
Regi°î


4130 
AT91C_PWMC_CH3_CUPDR
 
	`EQU
 (0xFFFCC270Ë;- (
PWMC_CH3
Ë
Ch™√l
 
Upd©e
 
Regi°î


4131 
AT91C_PWMC_CH3_Re£rved
 
	`EQU
 (0xFFFCC274Ë;- (
PWMC_CH3
Ë
Re£rved


4132 
AT91C_PWMC_CH3_CPRDR
 
	`EQU
 (0xFFFCC268Ë;- (
PWMC_CH3
Ë
Ch™√l
 
Pîiod
 
Regi°î


4133 
AT91C_PWMC_CH3_CDTYR
 
	`EQU
 (0xFFFCC264Ë;- (
PWMC_CH3
Ë
Ch™√l
 
Duty
 
Cy˛e
 
Regi°î


4134 
AT91C_PWMC_CH3_CCNTR
 
	`EQU
 (0xFFFCC26CË;- (
PWMC_CH3
Ë
Ch™√l
 
Cou¡î
 
Regi°î


4135 
AT91C_PWMC_CH3_CMR
 
	`EQU
 (0xFFFCC260Ë;- (
PWMC_CH3
Ë
Ch™√l
 
Mode
 
Regi°î


4137 
AT91C_PWMC_CH2_Re£rved
 
	`EQU
 (0xFFFCC254Ë;- (
PWMC_CH2
Ë
Re£rved


4138 
AT91C_PWMC_CH2_CMR
 
	`EQU
 (0xFFFCC240Ë;- (
PWMC_CH2
Ë
Ch™√l
 
Mode
 
Regi°î


4139 
AT91C_PWMC_CH2_CCNTR
 
	`EQU
 (0xFFFCC24CË;- (
PWMC_CH2
Ë
Ch™√l
 
Cou¡î
 
Regi°î


4140 
AT91C_PWMC_CH2_CPRDR
 
	`EQU
 (0xFFFCC248Ë;- (
PWMC_CH2
Ë
Ch™√l
 
Pîiod
 
Regi°î


4141 
AT91C_PWMC_CH2_CUPDR
 
	`EQU
 (0xFFFCC250Ë;- (
PWMC_CH2
Ë
Ch™√l
 
Upd©e
 
Regi°î


4142 
AT91C_PWMC_CH2_CDTYR
 
	`EQU
 (0xFFFCC244Ë;- (
PWMC_CH2
Ë
Ch™√l
 
Duty
 
Cy˛e
 
Regi°î


4144 
AT91C_PWMC_CH1_Re£rved
 
	`EQU
 (0xFFFCC234Ë;- (
PWMC_CH1
Ë
Re£rved


4145 
AT91C_PWMC_CH1_CUPDR
 
	`EQU
 (0xFFFCC230Ë;- (
PWMC_CH1
Ë
Ch™√l
 
Upd©e
 
Regi°î


4146 
AT91C_PWMC_CH1_CPRDR
 
	`EQU
 (0xFFFCC228Ë;- (
PWMC_CH1
Ë
Ch™√l
 
Pîiod
 
Regi°î


4147 
AT91C_PWMC_CH1_CCNTR
 
	`EQU
 (0xFFFCC22CË;- (
PWMC_CH1
Ë
Ch™√l
 
Cou¡î
 
Regi°î


4148 
AT91C_PWMC_CH1_CDTYR
 
	`EQU
 (0xFFFCC224Ë;- (
PWMC_CH1
Ë
Ch™√l
 
Duty
 
Cy˛e
 
Regi°î


4149 
AT91C_PWMC_CH1_CMR
 
	`EQU
 (0xFFFCC220Ë;- (
PWMC_CH1
Ë
Ch™√l
 
Mode
 
Regi°î


4151 
AT91C_PWMC_CH0_Re£rved
 
	`EQU
 (0xFFFCC214Ë;- (
PWMC_CH0
Ë
Re£rved


4152 
AT91C_PWMC_CH0_CPRDR
 
	`EQU
 (0xFFFCC208Ë;- (
PWMC_CH0
Ë
Ch™√l
 
Pîiod
 
Regi°î


4153 
AT91C_PWMC_CH0_CDTYR
 
	`EQU
 (0xFFFCC204Ë;- (
PWMC_CH0
Ë
Ch™√l
 
Duty
 
Cy˛e
 
Regi°î


4154 
AT91C_PWMC_CH0_CMR
 
	`EQU
 (0xFFFCC200Ë;- (
PWMC_CH0
Ë
Ch™√l
 
Mode
 
Regi°î


4155 
AT91C_PWMC_CH0_CUPDR
 
	`EQU
 (0xFFFCC210Ë;- (
PWMC_CH0
Ë
Ch™√l
 
Upd©e
 
Regi°î


4156 
AT91C_PWMC_CH0_CCNTR
 
	`EQU
 (0xFFFCC20CË;- (
PWMC_CH0
Ë
Ch™√l
 
Cou¡î
 
Regi°î


4158 
AT91C_PWMC_IDR
 
	`EQU
 (0xFFFCC014Ë;- (
PWMC
ËPWMC 
I¡îru±
 
DißbÀ
 
Regi°î


4159 
AT91C_PWMC_DIS
 
	`EQU
 (0xFFFCC008Ë;- (
PWMC
ËPWMC 
DißbÀ
 
Regi°î


4160 
AT91C_PWMC_IER
 
	`EQU
 (0xFFFCC010Ë;- (
PWMC
ËPWMC 
I¡îru±
 
E«bÀ
 
Regi°î


4161 
AT91C_PWMC_VR
 
	`EQU
 (0xFFFCC0FCË;- (
PWMC
ËPWMC 
Vîsi⁄
 
Regi°î


4162 
AT91C_PWMC_ISR
 
	`EQU
 (0xFFFCC01CË;- (
PWMC
ËPWMC 
I¡îru±
 
Sètus
 
Regi°î


4163 
AT91C_PWMC_SR
 
	`EQU
 (0xFFFCC00CË;- (
PWMC
ËPWMC 
Sètus
 
Regi°î


4164 
AT91C_PWMC_IMR
 
	`EQU
 (0xFFFCC018Ë;- (
PWMC
ËPWMC 
I¡îru±
 
Mask
 
Regi°î


4165 
AT91C_PWMC_MR
 
	`EQU
 (0xFFFCC000Ë;- (
PWMC
ËPWMC 
Mode
 
Regi°î


4166 
AT91C_PWMC_ENA
 
	`EQU
 (0xFFFCC004Ë;- (
PWMC
ËPWMC 
E«bÀ
 
Regi°î


4168 
AT91C_UDP_IMR
 
	`EQU
 (0xFFFB0018Ë;- (
UDP
Ë
I¡îru±
 
Mask
 
Regi°î


4169 
AT91C_UDP_FADDR
 
	`EQU
 (0xFFFB0008Ë;- (
UDP
Ë
Fun˘i⁄
 
Addªss
 
Regi°î


4170 
AT91C_UDP_NUM
 
	`EQU
 (0xFFFB0000Ë;- (
UDP
Ë
Føme
 
Numbî
 
Regi°î


4171 
AT91C_UDP_FDR
 
	`EQU
 (0xFFFB0050Ë;- (
UDP
Ë
Endpoöt
 
FIFO
 
D©a
 
Regi°î


4172 
AT91C_UDP_ISR
 
	`EQU
 (0xFFFB001CË;- (
UDP
Ë
I¡îru±
 
Sètus
 
Regi°î


4173 
AT91C_UDP_CSR
 
	`EQU
 (0xFFFB0030Ë;- (
UDP
Ë
Endpoöt
 
C⁄åﬁ
 
™d
 
Sètus
 
Regi°î


4174 
AT91C_UDP_IDR
 
	`EQU
 (0xFFFB0014Ë;- (
UDP
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4175 
AT91C_UDP_ICR
 
	`EQU
 (0xFFFB0020Ë;- (
UDP
Ë
I¡îru±
 
CÀ¨
 
Regi°î


4176 
AT91C_UDP_RSTEP
 
	`EQU
 (0xFFFB0028Ë;- (
UDP
Ë
Re£t
 
Endpoöt
 
Regi°î


4177 
AT91C_UDP_TXVC
 
	`EQU
 (0xFFFB0074Ë;- (
UDP
Ë
Tøns˚ivî
 
C⁄åﬁ
 
Regi°î


4178 
AT91C_UDP_GLBSTATE
 
	`EQU
 (0xFFFB0004Ë;- (
UDP
Ë
GlobÆ
 
Sèã
 
Regi°î


4179 
AT91C_UDP_IER
 
	`EQU
 (0xFFFB0010Ë;- (
UDP
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4181 
AT91C_TC0_SR
 
	`EQU
 (0xFFFA0020Ë;- (
TC0
Ë
Sètus
 
Regi°î


4182 
AT91C_TC0_RC
 
	`EQU
 (0xFFFA001CË;- (
TC0
Ë
Regi°î
 
C


4183 
AT91C_TC0_RB
 
	`EQU
 (0xFFFA0018Ë;- (
TC0
Ë
Regi°î
 
B


4184 
AT91C_TC0_CCR
 
	`EQU
 (0xFFFA0000Ë;- (
TC0
Ë
Ch™√l
 
C⁄åﬁ
 
Regi°î


4185 
AT91C_TC0_CMR
 
	`EQU
 (0xFFFA0004Ë;- (
TC0
Ë
Ch™√l
 
Mode
 
	`Regi°î
 (
C≠tuª
 Modê/ 
Wavef‹m
 Mode)

4186 
AT91C_TC0_IER
 
	`EQU
 (0xFFFA0024Ë;- (
TC0
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4187 
AT91C_TC0_RA
 
	`EQU
 (0xFFFA0014Ë;- (
TC0
Ë
Regi°î
 
A


4188 
AT91C_TC0_IDR
 
	`EQU
 (0xFFFA0028Ë;- (
TC0
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4189 
AT91C_TC0_CV
 
	`EQU
 (0xFFFA0010Ë;- (
TC0
Ë
Cou¡î
 
VÆue


4190 
AT91C_TC0_IMR
 
	`EQU
 (0xFFFA002CË;- (
TC0
Ë
I¡îru±
 
Mask
 
Regi°î


4192 
AT91C_TC1_RB
 
	`EQU
 (0xFFFA0058Ë;- (
TC1
Ë
Regi°î
 
B


4193 
AT91C_TC1_CCR
 
	`EQU
 (0xFFFA0040Ë;- (
TC1
Ë
Ch™√l
 
C⁄åﬁ
 
Regi°î


4194 
AT91C_TC1_IER
 
	`EQU
 (0xFFFA0064Ë;- (
TC1
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4195 
AT91C_TC1_IDR
 
	`EQU
 (0xFFFA0068Ë;- (
TC1
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4196 
AT91C_TC1_SR
 
	`EQU
 (0xFFFA0060Ë;- (
TC1
Ë
Sètus
 
Regi°î


4197 
AT91C_TC1_CMR
 
	`EQU
 (0xFFFA0044Ë;- (
TC1
Ë
Ch™√l
 
Mode
 
	`Regi°î
 (
C≠tuª
 Modê/ 
Wavef‹m
 Mode)

4198 
AT91C_TC1_RA
 
	`EQU
 (0xFFFA0054Ë;- (
TC1
Ë
Regi°î
 
A


4199 
AT91C_TC1_RC
 
	`EQU
 (0xFFFA005CË;- (
TC1
Ë
Regi°î
 
C


4200 
AT91C_TC1_IMR
 
	`EQU
 (0xFFFA006CË;- (
TC1
Ë
I¡îru±
 
Mask
 
Regi°î


4201 
AT91C_TC1_CV
 
	`EQU
 (0xFFFA0050Ë;- (
TC1
Ë
Cou¡î
 
VÆue


4203 
AT91C_TC2_CMR
 
	`EQU
 (0xFFFA0084Ë;- (
TC2
Ë
Ch™√l
 
Mode
 
	`Regi°î
 (
C≠tuª
 Modê/ 
Wavef‹m
 Mode)

4204 
AT91C_TC2_CCR
 
	`EQU
 (0xFFFA0080Ë;- (
TC2
Ë
Ch™√l
 
C⁄åﬁ
 
Regi°î


4205 
AT91C_TC2_CV
 
	`EQU
 (0xFFFA0090Ë;- (
TC2
Ë
Cou¡î
 
VÆue


4206 
AT91C_TC2_RA
 
	`EQU
 (0xFFFA0094Ë;- (
TC2
Ë
Regi°î
 
A


4207 
AT91C_TC2_RB
 
	`EQU
 (0xFFFA0098Ë;- (
TC2
Ë
Regi°î
 
B


4208 
AT91C_TC2_IDR
 
	`EQU
 (0xFFFA00A8Ë;- (
TC2
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4209 
AT91C_TC2_IMR
 
	`EQU
 (0xFFFA00ACË;- (
TC2
Ë
I¡îru±
 
Mask
 
Regi°î


4210 
AT91C_TC2_RC
 
	`EQU
 (0xFFFA009CË;- (
TC2
Ë
Regi°î
 
C


4211 
AT91C_TC2_IER
 
	`EQU
 (0xFFFA00A4Ë;- (
TC2
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4212 
AT91C_TC2_SR
 
	`EQU
 (0xFFFA00A0Ë;- (
TC2
Ë
Sètus
 
Regi°î


4214 
AT91C_TCB_BMR
 
	`EQU
 (0xFFFA00C4Ë;- (
TCB
Ë
TC
 
Block
 
Mode
 
Regi°î


4215 
AT91C_TCB_BCR
 
	`EQU
 (0xFFFA00C0Ë;- (
TCB
Ë
TC
 
Block
 
C⁄åﬁ
 
Regi°î


4217 
AT91C_CAN_MB0_MDL
 
	`EQU
 (0xFFFD0214Ë;- (
CAN_MB0
Ë
MaûBox
 
D©a
 
Low
 
Regi°î


4218 
AT91C_CAN_MB0_MAM
 
	`EQU
 (0xFFFD0204Ë;- (
CAN_MB0
Ë
MaûBox
 
Ac˚±™˚
 
Mask
 
Regi°î


4219 
AT91C_CAN_MB0_MCR
 
	`EQU
 (0xFFFD021CË;- (
CAN_MB0
Ë
MaûBox
 
C⁄åﬁ
 
Regi°î


4220 
AT91C_CAN_MB0_MID
 
	`EQU
 (0xFFFD0208Ë;- (
CAN_MB0
Ë
MaûBox
 
ID
 
Regi°î


4221 
AT91C_CAN_MB0_MSR
 
	`EQU
 (0xFFFD0210Ë;- (
CAN_MB0
Ë
MaûBox
 
Sètus
 
Regi°î


4222 
AT91C_CAN_MB0_MFID
 
	`EQU
 (0xFFFD020CË;- (
CAN_MB0
Ë
MaûBox
 
Famûy
 
ID
 
Regi°î


4223 
AT91C_CAN_MB0_MDH
 
	`EQU
 (0xFFFD0218Ë;- (
CAN_MB0
Ë
MaûBox
 
D©a
 
High
 
Regi°î


4224 
AT91C_CAN_MB0_MMR
 
	`EQU
 (0xFFFD0200Ë;- (
CAN_MB0
Ë
MaûBox
 
Mode
 
Regi°î


4226 
AT91C_CAN_MB1_MDL
 
	`EQU
 (0xFFFD0234Ë;- (
CAN_MB1
Ë
MaûBox
 
D©a
 
Low
 
Regi°î


4227 
AT91C_CAN_MB1_MID
 
	`EQU
 (0xFFFD0228Ë;- (
CAN_MB1
Ë
MaûBox
 
ID
 
Regi°î


4228 
AT91C_CAN_MB1_MMR
 
	`EQU
 (0xFFFD0220Ë;- (
CAN_MB1
Ë
MaûBox
 
Mode
 
Regi°î


4229 
AT91C_CAN_MB1_MSR
 
	`EQU
 (0xFFFD0230Ë;- (
CAN_MB1
Ë
MaûBox
 
Sètus
 
Regi°î


4230 
AT91C_CAN_MB1_MAM
 
	`EQU
 (0xFFFD0224Ë;- (
CAN_MB1
Ë
MaûBox
 
Ac˚±™˚
 
Mask
 
Regi°î


4231 
AT91C_CAN_MB1_MDH
 
	`EQU
 (0xFFFD0238Ë;- (
CAN_MB1
Ë
MaûBox
 
D©a
 
High
 
Regi°î


4232 
AT91C_CAN_MB1_MCR
 
	`EQU
 (0xFFFD023CË;- (
CAN_MB1
Ë
MaûBox
 
C⁄åﬁ
 
Regi°î


4233 
AT91C_CAN_MB1_MFID
 
	`EQU
 (0xFFFD022CË;- (
CAN_MB1
Ë
MaûBox
 
Famûy
 
ID
 
Regi°î


4235 
AT91C_CAN_MB2_MCR
 
	`EQU
 (0xFFFD025CË;- (
CAN_MB2
Ë
MaûBox
 
C⁄åﬁ
 
Regi°î


4236 
AT91C_CAN_MB2_MDH
 
	`EQU
 (0xFFFD0258Ë;- (
CAN_MB2
Ë
MaûBox
 
D©a
 
High
 
Regi°î


4237 
AT91C_CAN_MB2_MID
 
	`EQU
 (0xFFFD0248Ë;- (
CAN_MB2
Ë
MaûBox
 
ID
 
Regi°î


4238 
AT91C_CAN_MB2_MDL
 
	`EQU
 (0xFFFD0254Ë;- (
CAN_MB2
Ë
MaûBox
 
D©a
 
Low
 
Regi°î


4239 
AT91C_CAN_MB2_MMR
 
	`EQU
 (0xFFFD0240Ë;- (
CAN_MB2
Ë
MaûBox
 
Mode
 
Regi°î


4240 
AT91C_CAN_MB2_MAM
 
	`EQU
 (0xFFFD0244Ë;- (
CAN_MB2
Ë
MaûBox
 
Ac˚±™˚
 
Mask
 
Regi°î


4241 
AT91C_CAN_MB2_MFID
 
	`EQU
 (0xFFFD024CË;- (
CAN_MB2
Ë
MaûBox
 
Famûy
 
ID
 
Regi°î


4242 
AT91C_CAN_MB2_MSR
 
	`EQU
 (0xFFFD0250Ë;- (
CAN_MB2
Ë
MaûBox
 
Sètus
 
Regi°î


4244 
AT91C_CAN_MB3_MFID
 
	`EQU
 (0xFFFD026CË;- (
CAN_MB3
Ë
MaûBox
 
Famûy
 
ID
 
Regi°î


4245 
AT91C_CAN_MB3_MAM
 
	`EQU
 (0xFFFD0264Ë;- (
CAN_MB3
Ë
MaûBox
 
Ac˚±™˚
 
Mask
 
Regi°î


4246 
AT91C_CAN_MB3_MID
 
	`EQU
 (0xFFFD0268Ë;- (
CAN_MB3
Ë
MaûBox
 
ID
 
Regi°î


4247 
AT91C_CAN_MB3_MCR
 
	`EQU
 (0xFFFD027CË;- (
CAN_MB3
Ë
MaûBox
 
C⁄åﬁ
 
Regi°î


4248 
AT91C_CAN_MB3_MMR
 
	`EQU
 (0xFFFD0260Ë;- (
CAN_MB3
Ë
MaûBox
 
Mode
 
Regi°î


4249 
AT91C_CAN_MB3_MSR
 
	`EQU
 (0xFFFD0270Ë;- (
CAN_MB3
Ë
MaûBox
 
Sètus
 
Regi°î


4250 
AT91C_CAN_MB3_MDL
 
	`EQU
 (0xFFFD0274Ë;- (
CAN_MB3
Ë
MaûBox
 
D©a
 
Low
 
Regi°î


4251 
AT91C_CAN_MB3_MDH
 
	`EQU
 (0xFFFD0278Ë;- (
CAN_MB3
Ë
MaûBox
 
D©a
 
High
 
Regi°î


4253 
AT91C_CAN_MB4_MID
 
	`EQU
 (0xFFFD0288Ë;- (
CAN_MB4
Ë
MaûBox
 
ID
 
Regi°î


4254 
AT91C_CAN_MB4_MMR
 
	`EQU
 (0xFFFD0280Ë;- (
CAN_MB4
Ë
MaûBox
 
Mode
 
Regi°î


4255 
AT91C_CAN_MB4_MDH
 
	`EQU
 (0xFFFD0298Ë;- (
CAN_MB4
Ë
MaûBox
 
D©a
 
High
 
Regi°î


4256 
AT91C_CAN_MB4_MFID
 
	`EQU
 (0xFFFD028CË;- (
CAN_MB4
Ë
MaûBox
 
Famûy
 
ID
 
Regi°î


4257 
AT91C_CAN_MB4_MSR
 
	`EQU
 (0xFFFD0290Ë;- (
CAN_MB4
Ë
MaûBox
 
Sètus
 
Regi°î


4258 
AT91C_CAN_MB4_MCR
 
	`EQU
 (0xFFFD029CË;- (
CAN_MB4
Ë
MaûBox
 
C⁄åﬁ
 
Regi°î


4259 
AT91C_CAN_MB4_MDL
 
	`EQU
 (0xFFFD0294Ë;- (
CAN_MB4
Ë
MaûBox
 
D©a
 
Low
 
Regi°î


4260 
AT91C_CAN_MB4_MAM
 
	`EQU
 (0xFFFD0284Ë;- (
CAN_MB4
Ë
MaûBox
 
Ac˚±™˚
 
Mask
 
Regi°î


4262 
AT91C_CAN_MB5_MSR
 
	`EQU
 (0xFFFD02B0Ë;- (
CAN_MB5
Ë
MaûBox
 
Sètus
 
Regi°î


4263 
AT91C_CAN_MB5_MCR
 
	`EQU
 (0xFFFD02BCË;- (
CAN_MB5
Ë
MaûBox
 
C⁄åﬁ
 
Regi°î


4264 
AT91C_CAN_MB5_MFID
 
	`EQU
 (0xFFFD02ACË;- (
CAN_MB5
Ë
MaûBox
 
Famûy
 
ID
 
Regi°î


4265 
AT91C_CAN_MB5_MDH
 
	`EQU
 (0xFFFD02B8Ë;- (
CAN_MB5
Ë
MaûBox
 
D©a
 
High
 
Regi°î


4266 
AT91C_CAN_MB5_MID
 
	`EQU
 (0xFFFD02A8Ë;- (
CAN_MB5
Ë
MaûBox
 
ID
 
Regi°î


4267 
AT91C_CAN_MB5_MMR
 
	`EQU
 (0xFFFD02A0Ë;- (
CAN_MB5
Ë
MaûBox
 
Mode
 
Regi°î


4268 
AT91C_CAN_MB5_MDL
 
	`EQU
 (0xFFFD02B4Ë;- (
CAN_MB5
Ë
MaûBox
 
D©a
 
Low
 
Regi°î


4269 
AT91C_CAN_MB5_MAM
 
	`EQU
 (0xFFFD02A4Ë;- (
CAN_MB5
Ë
MaûBox
 
Ac˚±™˚
 
Mask
 
Regi°î


4271 
AT91C_CAN_MB6_MFID
 
	`EQU
 (0xFFFD02CCË;- (
CAN_MB6
Ë
MaûBox
 
Famûy
 
ID
 
Regi°î


4272 
AT91C_CAN_MB6_MID
 
	`EQU
 (0xFFFD02C8Ë;- (
CAN_MB6
Ë
MaûBox
 
ID
 
Regi°î


4273 
AT91C_CAN_MB6_MAM
 
	`EQU
 (0xFFFD02C4Ë;- (
CAN_MB6
Ë
MaûBox
 
Ac˚±™˚
 
Mask
 
Regi°î


4274 
AT91C_CAN_MB6_MSR
 
	`EQU
 (0xFFFD02D0Ë;- (
CAN_MB6
Ë
MaûBox
 
Sètus
 
Regi°î


4275 
AT91C_CAN_MB6_MDL
 
	`EQU
 (0xFFFD02D4Ë;- (
CAN_MB6
Ë
MaûBox
 
D©a
 
Low
 
Regi°î


4276 
AT91C_CAN_MB6_MCR
 
	`EQU
 (0xFFFD02DCË;- (
CAN_MB6
Ë
MaûBox
 
C⁄åﬁ
 
Regi°î


4277 
AT91C_CAN_MB6_MDH
 
	`EQU
 (0xFFFD02D8Ë;- (
CAN_MB6
Ë
MaûBox
 
D©a
 
High
 
Regi°î


4278 
AT91C_CAN_MB6_MMR
 
	`EQU
 (0xFFFD02C0Ë;- (
CAN_MB6
Ë
MaûBox
 
Mode
 
Regi°î


4280 
AT91C_CAN_MB7_MCR
 
	`EQU
 (0xFFFD02FCË;- (
CAN_MB7
Ë
MaûBox
 
C⁄åﬁ
 
Regi°î


4281 
AT91C_CAN_MB7_MDH
 
	`EQU
 (0xFFFD02F8Ë;- (
CAN_MB7
Ë
MaûBox
 
D©a
 
High
 
Regi°î


4282 
AT91C_CAN_MB7_MFID
 
	`EQU
 (0xFFFD02ECË;- (
CAN_MB7
Ë
MaûBox
 
Famûy
 
ID
 
Regi°î


4283 
AT91C_CAN_MB7_MDL
 
	`EQU
 (0xFFFD02F4Ë;- (
CAN_MB7
Ë
MaûBox
 
D©a
 
Low
 
Regi°î


4284 
AT91C_CAN_MB7_MID
 
	`EQU
 (0xFFFD02E8Ë;- (
CAN_MB7
Ë
MaûBox
 
ID
 
Regi°î


4285 
AT91C_CAN_MB7_MMR
 
	`EQU
 (0xFFFD02E0Ë;- (
CAN_MB7
Ë
MaûBox
 
Mode
 
Regi°î


4286 
AT91C_CAN_MB7_MAM
 
	`EQU
 (0xFFFD02E4Ë;- (
CAN_MB7
Ë
MaûBox
 
Ac˚±™˚
 
Mask
 
Regi°î


4287 
AT91C_CAN_MB7_MSR
 
	`EQU
 (0xFFFD02F0Ë;- (
CAN_MB7
Ë
MaûBox
 
Sètus
 
Regi°î


4289 
AT91C_CAN_TCR
 
	`EQU
 (0xFFFD0024Ë;- (
CAN
Ë
Tøns„r
 
Comm™d
 
Regi°î


4290 
AT91C_CAN_IMR
 
	`EQU
 (0xFFFD000CË;- (
CAN
Ë
I¡îru±
 
Mask
 
Regi°î


4291 
AT91C_CAN_IER
 
	`EQU
 (0xFFFD0004Ë;- (
CAN
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4292 
AT91C_CAN_ECR
 
	`EQU
 (0xFFFD0020Ë;- (
CAN
Ë
Eº‹
 
Cou¡î
 
Regi°î


4293 
AT91C_CAN_TIMESTP
 
	`EQU
 (0xFFFD001CË;- (
CAN
Ë
Time
 
Sèmp
 
Regi°î


4294 
AT91C_CAN_MR
 
	`EQU
 (0xFFFD0000Ë;- (
CAN
Ë
Mode
 
Regi°î


4295 
AT91C_CAN_IDR
 
	`EQU
 (0xFFFD0008Ë;- (
CAN
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4296 
AT91C_CAN_ACR
 
	`EQU
 (0xFFFD0028Ë;- (
CAN
Ë
Ab‹t
 
Comm™d
 
Regi°î


4297 
AT91C_CAN_TIM
 
	`EQU
 (0xFFFD0018Ë;- (
CAN
Ë
Timî
 
Regi°î


4298 
AT91C_CAN_SR
 
	`EQU
 (0xFFFD0010Ë;- (
CAN
Ë
Sètus
 
Regi°î


4299 
AT91C_CAN_BR
 
	`EQU
 (0xFFFD0014Ë;- (
CAN
Ë
Baudøã
 
Regi°î


4300 
AT91C_CAN_VR
 
	`EQU
 (0xFFFD00FCË;- (
CAN
Ë
Vîsi⁄
 
Regi°î


4302 
AT91C_EMAC_ISR
 
	`EQU
 (0xFFFDC024Ë;- (
EMAC
Ë
I¡îru±
 
Sètus
 
Regi°î


4303 
AT91C_EMAC_SA4H
 
	`EQU
 (0xFFFDC0B4Ë;- (
EMAC
Ë
S≥cific
 
Addªss
 4 
T›
, 
La°
 2 
byãs


4304 
AT91C_EMAC_SA1L
 
	`EQU
 (0xFFFDC098Ë;- (
EMAC
Ë
S≥cific
 
Addªss
 1 
BŸtom
, 
Fú°
 4 
byãs


4305 
AT91C_EMAC_ELE
 
	`EQU
 (0xFFFDC078Ë;- (
EMAC
Ë
Ex˚ssive
 
Lígth
 
Eº‹s
 
Regi°î


4306 
AT91C_EMAC_LCOL
 
	`EQU
 (0xFFFDC05CË;- (
EMAC
Ë
L©e
 
Cﬁlisi⁄
 
Regi°î


4307 
AT91C_EMAC_RLE
 
	`EQU
 (0xFFFDC088Ë;- (
EMAC
Ë
Re˚ive
 
Lígth
 
Fõld
 
Mism©ch
 
Regi°î


4308 
AT91C_EMAC_WOL
 
	`EQU
 (0xFFFDC0C4Ë;- (
EMAC
Ë
Wake
 
On
 
LAN
 
Regi°î


4309 
AT91C_EMAC_DTF
 
	`EQU
 (0xFFFDC058Ë;- (
EMAC
Ë
De„ºed
 
Tønsmissi⁄
 
Føme
 
Regi°î


4310 
AT91C_EMAC_TUND
 
	`EQU
 (0xFFFDC064Ë;- (
EMAC
Ë
Tønsmô
 
Undîrun
 
Eº‹
 
Regi°î


4311 
AT91C_EMAC_NCR
 
	`EQU
 (0xFFFDC000Ë;- (
EMAC
Ë
Nëw‹k
 
C⁄åﬁ
 
Regi°î


4312 
AT91C_EMAC_SA4L
 
	`EQU
 (0xFFFDC0B0Ë;- (
EMAC
Ë
S≥cific
 
Addªss
 4 
BŸtom
, 
Fú°
 4 
byãs


4313 
AT91C_EMAC_RSR
 
	`EQU
 (0xFFFDC020Ë;- (
EMAC
Ë
Re˚ive
 
Sètus
 
Regi°î


4314 
AT91C_EMAC_SA3L
 
	`EQU
 (0xFFFDC0A8Ë;- (
EMAC
Ë
S≥cific
 
Addªss
 3 
BŸtom
, 
Fú°
 4 
byãs


4315 
AT91C_EMAC_TSR
 
	`EQU
 (0xFFFDC014Ë;- (
EMAC
Ë
Tønsmô
 
Sètus
 
Regi°î


4316 
AT91C_EMAC_IDR
 
	`EQU
 (0xFFFDC02CË;- (
EMAC
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4317 
AT91C_EMAC_RSE
 
	`EQU
 (0xFFFDC074Ë;- (
EMAC
Ë
Re˚ive
 
Symbﬁ
 
Eº‹s
 
Regi°î


4318 
AT91C_EMAC_ECOL
 
	`EQU
 (0xFFFDC060Ë;- (
EMAC
Ë
Ex˚ssive
 
Cﬁlisi⁄
 
Regi°î


4319 
AT91C_EMAC_TID
 
	`EQU
 (0xFFFDC0B8Ë;- (
EMAC
Ë
Ty≥
 
ID
 
Checkög
 
Regi°î


4320 
AT91C_EMAC_HRB
 
	`EQU
 (0xFFFDC090Ë;- (
EMAC
Ë
Hash
 
Addªss
 
BŸtom
[31:0]

4321 
AT91C_EMAC_TBQP
 
	`EQU
 (0xFFFDC01CË;- (
EMAC
Ë
Tønsmô
 
Buf„r
 
Queue
 
Poöãr


4322 
AT91C_EMAC_USRIO
 
	`EQU
 (0xFFFDC0C0Ë;- (
EMAC
Ë
USER
 
I≈ut
/
Ouçut
 
Regi°î


4323 
AT91C_EMAC_PTR
 
	`EQU
 (0xFFFDC038Ë;- (
EMAC
Ë
Pau£
 
Time
 
Regi°î


4324 
AT91C_EMAC_SA2H
 
	`EQU
 (0xFFFDC0A4Ë;- (
EMAC
Ë
S≥cific
 
Addªss
 2 
T›
, 
La°
 2 
byãs


4325 
AT91C_EMAC_ROV
 
	`EQU
 (0xFFFDC070Ë;- (
EMAC
Ë
Re˚ive
 
Ovîrun
 
Eº‹s
 
Regi°î


4326 
AT91C_EMAC_ALE
 
	`EQU
 (0xFFFDC054Ë;- (
EMAC
Ë
Alignmít
 
Eº‹
 
Regi°î


4327 
AT91C_EMAC_RJA
 
	`EQU
 (0xFFFDC07CË;- (
EMAC
Ë
Re˚ive
 
Jabbîs
 
Regi°î


4328 
AT91C_EMAC_RBQP
 
	`EQU
 (0xFFFDC018Ë;- (
EMAC
Ë
Re˚ive
 
Buf„r
 
Queue
 
Poöãr


4329 
AT91C_EMAC_TPF
 
	`EQU
 (0xFFFDC08CË;- (
EMAC
Ë
Tønsmôãd
 
Pau£
 
Fømes
 
Regi°î


4330 
AT91C_EMAC_NCFGR
 
	`EQU
 (0xFFFDC004Ë;- (
EMAC
Ë
Nëw‹k
 
C⁄figuøti⁄
 
Regi°î


4331 
AT91C_EMAC_HRT
 
	`EQU
 (0xFFFDC094Ë;- (
EMAC
Ë
Hash
 
Addªss
 
T›
[63:32]

4332 
AT91C_EMAC_USF
 
	`EQU
 (0xFFFDC080Ë;- (
EMAC
Ë
Undîsize
 
Fømes
 
Regi°î


4333 
AT91C_EMAC_FCSE
 
	`EQU
 (0xFFFDC050Ë;- (
EMAC
Ë
Føme
 
Check
 
Sequí˚
 
Eº‹
 
Regi°î


4334 
AT91C_EMAC_TPQ
 
	`EQU
 (0xFFFDC0BCË;- (
EMAC
Ë
Tønsmô
 
Pau£
 
Qu™tum
 
Regi°î


4335 
AT91C_EMAC_MAN
 
	`EQU
 (0xFFFDC034Ë;- (
EMAC
Ë
PHY
 
Maöã«n˚
 
Regi°î


4336 
AT91C_EMAC_FTO
 
	`EQU
 (0xFFFDC040Ë;- (
EMAC
Ë
Fømes
 
Tønsmôãd
 
OK
 
Regi°î


4337 
AT91C_EMAC_REV
 
	`EQU
 (0xFFFDC0FCË;- (
EMAC
Ë
Revisi⁄
 
Regi°î


4338 
AT91C_EMAC_IMR
 
	`EQU
 (0xFFFDC030Ë;- (
EMAC
Ë
I¡îru±
 
Mask
 
Regi°î


4339 
AT91C_EMAC_SCF
 
	`EQU
 (0xFFFDC044Ë;- (
EMAC
Ë
SögÀ
 
Cﬁlisi⁄
 
Føme
 
Regi°î


4340 
AT91C_EMAC_PFR
 
	`EQU
 (0xFFFDC03CË;- (
EMAC
Ë
Pau£
 
Fømes
 
ª˚ived
 
Regi°î


4341 
AT91C_EMAC_MCF
 
	`EQU
 (0xFFFDC048Ë;- (
EMAC
Ë
Mu…ùÀ
 
Cﬁlisi⁄
 
Føme
 
Regi°î


4342 
AT91C_EMAC_NSR
 
	`EQU
 (0xFFFDC008Ë;- (
EMAC
Ë
Nëw‹k
 
Sètus
 
Regi°î


4343 
AT91C_EMAC_SA2L
 
	`EQU
 (0xFFFDC0A0Ë;- (
EMAC
Ë
S≥cific
 
Addªss
 2 
BŸtom
, 
Fú°
 4 
byãs


4344 
AT91C_EMAC_FRO
 
	`EQU
 (0xFFFDC04CË;- (
EMAC
Ë
Fømes
 
Re˚ived
 
OK
 
Regi°î


4345 
AT91C_EMAC_IER
 
	`EQU
 (0xFFFDC028Ë;- (
EMAC
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4346 
AT91C_EMAC_SA1H
 
	`EQU
 (0xFFFDC09CË;- (
EMAC
Ë
S≥cific
 
Addªss
 1 
T›
, 
La°
 2 
byãs


4347 
AT91C_EMAC_CSE
 
	`EQU
 (0xFFFDC068Ë;- (
EMAC
Ë
C¨rõr
 
Sí£
 
Eº‹
 
Regi°î


4348 
AT91C_EMAC_SA3H
 
	`EQU
 (0xFFFDC0ACË;- (
EMAC
Ë
S≥cific
 
Addªss
 3 
T›
, 
La°
 2 
byãs


4349 
AT91C_EMAC_RRE
 
	`EQU
 (0xFFFDC06CË;- (
EMAC
Ë
Re˚ive
 
Ressour˚
 
Eº‹
 
Regi°î


4350 
AT91C_EMAC_STE
 
	`EQU
 (0xFFFDC084Ë;- (
EMAC
Ë
SQE
 
Te°
 
Eº‹
 
Regi°î


4352 
AT91C_ADC_PTSR
 
	`EQU
 (0xFFFD8124Ë;- (
PDC_ADC
Ë
PDC
 
Tøns„r
 
Sètus
 
Regi°î


4353 
AT91C_ADC_PTCR
 
	`EQU
 (0xFFFD8120Ë;- (
PDC_ADC
Ë
PDC
 
Tøns„r
 
C⁄åﬁ
 
Regi°î


4354 
AT91C_ADC_TNPR
 
	`EQU
 (0xFFFD8118Ë;- (
PDC_ADC
Ë
Tønsmô
 
Next
 
Poöãr
 
Regi°î


4355 
AT91C_ADC_TNCR
 
	`EQU
 (0xFFFD811CË;- (
PDC_ADC
Ë
Tønsmô
 
Next
 
Cou¡î
 
Regi°î


4356 
AT91C_ADC_RNPR
 
	`EQU
 (0xFFFD8110Ë;- (
PDC_ADC
Ë
Re˚ive
 
Next
 
Poöãr
 
Regi°î


4357 
AT91C_ADC_RNCR
 
	`EQU
 (0xFFFD8114Ë;- (
PDC_ADC
Ë
Re˚ive
 
Next
 
Cou¡î
 
Regi°î


4358 
AT91C_ADC_RPR
 
	`EQU
 (0xFFFD8100Ë;- (
PDC_ADC
Ë
Re˚ive
 
Poöãr
 
Regi°î


4359 
AT91C_ADC_TCR
 
	`EQU
 (0xFFFD810CË;- (
PDC_ADC
Ë
Tønsmô
 
Cou¡î
 
Regi°î


4360 
AT91C_ADC_TPR
 
	`EQU
 (0xFFFD8108Ë;- (
PDC_ADC
Ë
Tønsmô
 
Poöãr
 
Regi°î


4361 
AT91C_ADC_RCR
 
	`EQU
 (0xFFFD8104Ë;- (
PDC_ADC
Ë
Re˚ive
 
Cou¡î
 
Regi°î


4363 
AT91C_ADC_CDR2
 
	`EQU
 (0xFFFD8038Ë;- (
ADC
ËADC 
Ch™√l
 
D©a
 
Regi°î
 2

4364 
AT91C_ADC_CDR3
 
	`EQU
 (0xFFFD803CË;- (
ADC
ËADC 
Ch™√l
 
D©a
 
Regi°î
 3

4365 
AT91C_ADC_CDR0
 
	`EQU
 (0xFFFD8030Ë;- (
ADC
ËADC 
Ch™√l
 
D©a
 
Regi°î
 0

4366 
AT91C_ADC_CDR5
 
	`EQU
 (0xFFFD8044Ë;- (
ADC
ËADC 
Ch™√l
 
D©a
 
Regi°î
 5

4367 
AT91C_ADC_CHDR
 
	`EQU
 (0xFFFD8014Ë;- (
ADC
ËADC 
Ch™√l
 
DißbÀ
 
Regi°î


4368 
AT91C_ADC_SR
 
	`EQU
 (0xFFFD801CË;- (
ADC
ËADC 
Sètus
 
Regi°î


4369 
AT91C_ADC_CDR4
 
	`EQU
 (0xFFFD8040Ë;- (
ADC
ËADC 
Ch™√l
 
D©a
 
Regi°î
 4

4370 
AT91C_ADC_CDR1
 
	`EQU
 (0xFFFD8034Ë;- (
ADC
ËADC 
Ch™√l
 
D©a
 
Regi°î
 1

4371 
AT91C_ADC_LCDR
 
	`EQU
 (0xFFFD8020Ë;- (
ADC
ËADC 
La°
 
C⁄vîãd
 
D©a
 
Regi°î


4372 
AT91C_ADC_IDR
 
	`EQU
 (0xFFFD8028Ë;- (
ADC
ËADC 
I¡îru±
 
DißbÀ
 
Regi°î


4373 
AT91C_ADC_CR
 
	`EQU
 (0xFFFD8000Ë;- (
ADC
ËADC 
C⁄åﬁ
 
Regi°î


4374 
AT91C_ADC_CDR7
 
	`EQU
 (0xFFFD804CË;- (
ADC
ËADC 
Ch™√l
 
D©a
 
Regi°î
 7

4375 
AT91C_ADC_CDR6
 
	`EQU
 (0xFFFD8048Ë;- (
ADC
ËADC 
Ch™√l
 
D©a
 
Regi°î
 6

4376 
AT91C_ADC_IER
 
	`EQU
 (0xFFFD8024Ë;- (
ADC
ËADC 
I¡îru±
 
E«bÀ
 
Regi°î


4377 
AT91C_ADC_CHER
 
	`EQU
 (0xFFFD8010Ë;- (
ADC
ËADC 
Ch™√l
 
E«bÀ
 
Regi°î


4378 
AT91C_ADC_CHSR
 
	`EQU
 (0xFFFD8018Ë;- (
ADC
ËADC 
Ch™√l
 
Sètus
 
Regi°î


4379 
AT91C_ADC_MR
 
	`EQU
 (0xFFFD8004Ë;- (
ADC
ËADC 
Mode
 
Regi°î


4380 
AT91C_ADC_IMR
 
	`EQU
 (0xFFFD802CË;- (
ADC
ËADC 
I¡îru±
 
Mask
 
Regi°î


4382 
AT91C_AES_TPR
 
	`EQU
 (0xFFFA4108Ë;- (
PDC_AES
Ë
Tønsmô
 
Poöãr
 
Regi°î


4383 
AT91C_AES_PTCR
 
	`EQU
 (0xFFFA4120Ë;- (
PDC_AES
Ë
PDC
 
Tøns„r
 
C⁄åﬁ
 
Regi°î


4384 
AT91C_AES_RNPR
 
	`EQU
 (0xFFFA4110Ë;- (
PDC_AES
Ë
Re˚ive
 
Next
 
Poöãr
 
Regi°î


4385 
AT91C_AES_TNCR
 
	`EQU
 (0xFFFA411CË;- (
PDC_AES
Ë
Tønsmô
 
Next
 
Cou¡î
 
Regi°î


4386 
AT91C_AES_TCR
 
	`EQU
 (0xFFFA410CË;- (
PDC_AES
Ë
Tønsmô
 
Cou¡î
 
Regi°î


4387 
AT91C_AES_RCR
 
	`EQU
 (0xFFFA4104Ë;- (
PDC_AES
Ë
Re˚ive
 
Cou¡î
 
Regi°î


4388 
AT91C_AES_RNCR
 
	`EQU
 (0xFFFA4114Ë;- (
PDC_AES
Ë
Re˚ive
 
Next
 
Cou¡î
 
Regi°î


4389 
AT91C_AES_TNPR
 
	`EQU
 (0xFFFA4118Ë;- (
PDC_AES
Ë
Tønsmô
 
Next
 
Poöãr
 
Regi°î


4390 
AT91C_AES_RPR
 
	`EQU
 (0xFFFA4100Ë;- (
PDC_AES
Ë
Re˚ive
 
Poöãr
 
Regi°î


4391 
AT91C_AES_PTSR
 
	`EQU
 (0xFFFA4124Ë;- (
PDC_AES
Ë
PDC
 
Tøns„r
 
Sètus
 
Regi°î


4393 
AT91C_AES_IVxR
 
	`EQU
 (0xFFFA4060Ë;- (
AES
Ë
Inôüliz©i⁄
 
Ve˘‹
 
x
 
Regi°î


4394 
AT91C_AES_MR
 
	`EQU
 (0xFFFA4004Ë;- (
AES
Ë
Mode
 
Regi°î


4395 
AT91C_AES_VR
 
	`EQU
 (0xFFFA40FCË;- (
AES
ËAES 
Vîsi⁄
 
Regi°î


4396 
AT91C_AES_ODATAxR
 
	`EQU
 (0xFFFA4050Ë;- (
AES
Ë
Ouçut
 
D©a
 
x
 
Regi°î


4397 
AT91C_AES_IDATAxR
 
	`EQU
 (0xFFFA4040Ë;- (
AES
Ë
I≈ut
 
D©a
 
x
 
Regi°î


4398 
AT91C_AES_CR
 
	`EQU
 (0xFFFA4000Ë;- (
AES
Ë
C⁄åﬁ
 
Regi°î


4399 
AT91C_AES_IDR
 
	`EQU
 (0xFFFA4014Ë;- (
AES
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4400 
AT91C_AES_IMR
 
	`EQU
 (0xFFFA4018Ë;- (
AES
Ë
I¡îru±
 
Mask
 
Regi°î


4401 
AT91C_AES_IER
 
	`EQU
 (0xFFFA4010Ë;- (
AES
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4402 
AT91C_AES_KEYWxR
 
	`EQU
 (0xFFFA4020Ë;- (
AES
Ë
Key
 
W‹d
 
x
 
Regi°î


4403 
AT91C_AES_ISR
 
	`EQU
 (0xFFFA401CË;- (
AES
Ë
I¡îru±
 
Sètus
 
Regi°î


4405 
AT91C_TDES_RNCR
 
	`EQU
 (0xFFFA8114Ë;- (
PDC_TDES
Ë
Re˚ive
 
Next
 
Cou¡î
 
Regi°î


4406 
AT91C_TDES_TCR
 
	`EQU
 (0xFFFA810CË;- (
PDC_TDES
Ë
Tønsmô
 
Cou¡î
 
Regi°î


4407 
AT91C_TDES_RCR
 
	`EQU
 (0xFFFA8104Ë;- (
PDC_TDES
Ë
Re˚ive
 
Cou¡î
 
Regi°î


4408 
AT91C_TDES_TNPR
 
	`EQU
 (0xFFFA8118Ë;- (
PDC_TDES
Ë
Tønsmô
 
Next
 
Poöãr
 
Regi°î


4409 
AT91C_TDES_RNPR
 
	`EQU
 (0xFFFA8110Ë;- (
PDC_TDES
Ë
Re˚ive
 
Next
 
Poöãr
 
Regi°î


4410 
AT91C_TDES_RPR
 
	`EQU
 (0xFFFA8100Ë;- (
PDC_TDES
Ë
Re˚ive
 
Poöãr
 
Regi°î


4411 
AT91C_TDES_TNCR
 
	`EQU
 (0xFFFA811CË;- (
PDC_TDES
Ë
Tønsmô
 
Next
 
Cou¡î
 
Regi°î


4412 
AT91C_TDES_TPR
 
	`EQU
 (0xFFFA8108Ë;- (
PDC_TDES
Ë
Tønsmô
 
Poöãr
 
Regi°î


4413 
AT91C_TDES_PTSR
 
	`EQU
 (0xFFFA8124Ë;- (
PDC_TDES
Ë
PDC
 
Tøns„r
 
Sètus
 
Regi°î


4414 
AT91C_TDES_PTCR
 
	`EQU
 (0xFFFA8120Ë;- (
PDC_TDES
Ë
PDC
 
Tøns„r
 
C⁄åﬁ
 
Regi°î


4416 
AT91C_TDES_KEY2WxR
 
	`EQU
 (0xFFFA8028Ë;- (
TDES
Ë
Key
 2 
W‹d
 
x
 
Regi°î


4417 
AT91C_TDES_KEY3WxR
 
	`EQU
 (0xFFFA8030Ë;- (
TDES
Ë
Key
 3 
W‹d
 
x
 
Regi°î


4418 
AT91C_TDES_IDR
 
	`EQU
 (0xFFFA8014Ë;- (
TDES
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4419 
AT91C_TDES_VR
 
	`EQU
 (0xFFFA80FCË;- (
TDES
ËTDES 
Vîsi⁄
 
Regi°î


4420 
AT91C_TDES_IVxR
 
	`EQU
 (0xFFFA8060Ë;- (
TDES
Ë
Inôüliz©i⁄
 
Ve˘‹
 
x
 
Regi°î


4421 
AT91C_TDES_ODATAxR
 
	`EQU
 (0xFFFA8050Ë;- (
TDES
Ë
Ouçut
 
D©a
 
x
 
Regi°î


4422 
AT91C_TDES_IMR
 
	`EQU
 (0xFFFA8018Ë;- (
TDES
Ë
I¡îru±
 
Mask
 
Regi°î


4423 
AT91C_TDES_MR
 
	`EQU
 (0xFFFA8004Ë;- (
TDES
Ë
Mode
 
Regi°î


4424 
AT91C_TDES_CR
 
	`EQU
 (0xFFFA8000Ë;- (
TDES
Ë
C⁄åﬁ
 
Regi°î


4425 
AT91C_TDES_IER
 
	`EQU
 (0xFFFA8010Ë;- (
TDES
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4426 
AT91C_TDES_ISR
 
	`EQU
 (0xFFFA801CË;- (
TDES
Ë
I¡îru±
 
Sètus
 
Regi°î


4427 
AT91C_TDES_IDATAxR
 
	`EQU
 (0xFFFA8040Ë;- (
TDES
Ë
I≈ut
 
D©a
 
x
 
Regi°î


4428 
AT91C_TDES_KEY1WxR
 
	`EQU
 (0xFFFA8020Ë;- (
TDES
Ë
Key
 1 
W‹d
 
x
 
Regi°î


4433 
AT91C_PIO_PA0
 
	`EQU
 (1 << 0Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA0


4434 
AT91C_PA0_RXD0
 
	`EQU
 (
AT91C_PIO_PA0
Ë;- 
USART
 0 
Re˚ive
 
D©a


4435 
AT91C_PIO_PA1
 
	`EQU
 (1 << 1Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA1


4436 
AT91C_PA1_TXD0
 
	`EQU
 (
AT91C_PIO_PA1
Ë;- 
USART
 0 
Tønsmô
 
D©a


4437 
AT91C_PIO_PA10
 
	`EQU
 (1 << 10Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA10


4438 
AT91C_PA10_TWD
 
	`EQU
 (
AT91C_PIO_PA10
Ë;- 
TWI
 
Two
-
wúe
 
Sîül
 
D©a


4439 
AT91C_PIO_PA11
 
	`EQU
 (1 << 11Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA11


4440 
AT91C_PA11_TWCK
 
	`EQU
 (
AT91C_PIO_PA11
Ë;- 
TWI
 
Two
-
wúe
 
Sîül
 
Clock


4441 
AT91C_PIO_PA12
 
	`EQU
 (1 << 12Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA12


4442 
AT91C_PA12_NPCS00
 
	`EQU
 (
AT91C_PIO_PA12
Ë;- 
SPI
 0 
PîùhîÆ
 
Chù
 
Sñe˘
 0

4443 
AT91C_PIO_PA13
 
	`EQU
 (1 << 13Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA13


4444 
AT91C_PA13_NPCS01
 
	`EQU
 (
AT91C_PIO_PA13
Ë;- 
SPI
 0 
PîùhîÆ
 
Chù
 
Sñe˘
 1

4445 
AT91C_PA13_PCK1
 
	`EQU
 (
AT91C_PIO_PA13
Ë;- 
PMC
 
ProgømmabÀ
 
Clock
 
Ouçut
 1

4446 
AT91C_PIO_PA14
 
	`EQU
 (1 << 14Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA14


4447 
AT91C_PA14_NPCS02
 
	`EQU
 (
AT91C_PIO_PA14
Ë;- 
SPI
 0 
PîùhîÆ
 
Chù
 
Sñe˘
 2

4448 
AT91C_PA14_IRQ1
 
	`EQU
 (
AT91C_PIO_PA14
Ë;- 
Exã∫Æ
 
I¡îru±
 1

4449 
AT91C_PIO_PA15
 
	`EQU
 (1 << 15Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA15


4450 
AT91C_PA15_NPCS03
 
	`EQU
 (
AT91C_PIO_PA15
Ë;- 
SPI
 0 
PîùhîÆ
 
Chù
 
Sñe˘
 3

4451 
AT91C_PA15_TCLK2
 
	`EQU
 (
AT91C_PIO_PA15
Ë;- 
Timî
 
Cou¡î
 2 
exã∫Æ
 
˛ock
 
öput


4452 
AT91C_PIO_PA16
 
	`EQU
 (1 << 16Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA16


4453 
AT91C_PA16_MISO0
 
	`EQU
 (
AT91C_PIO_PA16
Ë;- 
SPI
 0 
Ma°î
 
In
 
Sœve


4454 
AT91C_PIO_PA17
 
	`EQU
 (1 << 17Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA17


4455 
AT91C_PA17_MOSI0
 
	`EQU
 (
AT91C_PIO_PA17
Ë;- 
SPI
 0 
Ma°î
 
Out
 
Sœve


4456 
AT91C_PIO_PA18
 
	`EQU
 (1 << 18Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA18


4457 
AT91C_PA18_SPCK0
 
	`EQU
 (
AT91C_PIO_PA18
Ë;- 
SPI
 0 
Sîül
 
Clock


4458 
AT91C_PIO_PA19
 
	`EQU
 (1 << 19Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA19


4459 
AT91C_PA19_CANRX
 
	`EQU
 (
AT91C_PIO_PA19
Ë;- 
CAN
 
Re˚ive


4460 
AT91C_PIO_PA2
 
	`EQU
 (1 << 2Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA2


4461 
AT91C_PA2_SCK0
 
	`EQU
 (
AT91C_PIO_PA2
Ë;- 
USART
 0 
Sîül
 
Clock


4462 
AT91C_PA2_NPCS11
 
	`EQU
 (
AT91C_PIO_PA2
Ë;- 
SPI
 1 
PîùhîÆ
 
Chù
 
Sñe˘
 1

4463 
AT91C_PIO_PA20
 
	`EQU
 (1 << 20Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA20


4464 
AT91C_PA20_CANTX
 
	`EQU
 (
AT91C_PIO_PA20
Ë;- 
CAN
 
Tønsmô


4465 
AT91C_PIO_PA21
 
	`EQU
 (1 << 21Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA21


4466 
AT91C_PA21_TF
 
	`EQU
 (
AT91C_PIO_PA21
Ë;- 
SSC
 
Tønsmô
 
Føme
 
Sync


4467 
AT91C_PA21_NPCS10
 
	`EQU
 (
AT91C_PIO_PA21
Ë;- 
SPI
 1 
PîùhîÆ
 
Chù
 
Sñe˘
 0

4468 
AT91C_PIO_PA22
 
	`EQU
 (1 << 22Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA22


4469 
AT91C_PA22_TK
 
	`EQU
 (
AT91C_PIO_PA22
Ë;- 
SSC
 
Tønsmô
 
Clock


4470 
AT91C_PA22_SPCK1
 
	`EQU
 (
AT91C_PIO_PA22
Ë;- 
SPI
 1 
Sîül
 
Clock


4471 
AT91C_PIO_PA23
 
	`EQU
 (1 << 23Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA23


4472 
AT91C_PA23_TD
 
	`EQU
 (
AT91C_PIO_PA23
Ë;- 
SSC
 
Tønsmô
 
d©a


4473 
AT91C_PA23_MOSI1
 
	`EQU
 (
AT91C_PIO_PA23
Ë;- 
SPI
 1 
Ma°î
 
Out
 
Sœve


4474 
AT91C_PIO_PA24
 
	`EQU
 (1 << 24Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA24


4475 
AT91C_PA24_RD
 
	`EQU
 (
AT91C_PIO_PA24
Ë;- 
SSC
 
Re˚ive
 
D©a


4476 
AT91C_PA24_MISO1
 
	`EQU
 (
AT91C_PIO_PA24
Ë;- 
SPI
 1 
Ma°î
 
In
 
Sœve


4477 
AT91C_PIO_PA25
 
	`EQU
 (1 << 25Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA25


4478 
AT91C_PA25_RK
 
	`EQU
 (
AT91C_PIO_PA25
Ë;- 
SSC
 
Re˚ive
 
Clock


4479 
AT91C_PA25_NPCS11
 
	`EQU
 (
AT91C_PIO_PA25
Ë;- 
SPI
 1 
PîùhîÆ
 
Chù
 
Sñe˘
 1

4480 
AT91C_PIO_PA26
 
	`EQU
 (1 << 26Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA26


4481 
AT91C_PA26_RF
 
	`EQU
 (
AT91C_PIO_PA26
Ë;- 
SSC
 
Re˚ive
 
Føme
 
Sync


4482 
AT91C_PA26_NPCS12
 
	`EQU
 (
AT91C_PIO_PA26
Ë;- 
SPI
 1 
PîùhîÆ
 
Chù
 
Sñe˘
 2

4483 
AT91C_PIO_PA27
 
	`EQU
 (1 << 27Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA27


4484 
AT91C_PA27_DRXD
 
	`EQU
 (
AT91C_PIO_PA27
Ë;- 
DBGU
 
Debug
 
Re˚ive
 
D©a


4485 
AT91C_PA27_PCK3
 
	`EQU
 (
AT91C_PIO_PA27
Ë;- 
PMC
 
ProgømmabÀ
 
Clock
 
Ouçut
 3

4486 
AT91C_PIO_PA28
 
	`EQU
 (1 << 28Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA28


4487 
AT91C_PA28_DTXD
 
	`EQU
 (
AT91C_PIO_PA28
Ë;- 
DBGU
 
Debug
 
Tønsmô
 
D©a


4488 
AT91C_PIO_PA29
 
	`EQU
 (1 << 29Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA29


4489 
AT91C_PA29_FIQ
 
	`EQU
 (
AT91C_PIO_PA29
Ë;- 
AIC
 
Fa°
 
I¡îru±
 
I≈ut


4490 
AT91C_PA29_NPCS13
 
	`EQU
 (
AT91C_PIO_PA29
Ë;- 
SPI
 1 
PîùhîÆ
 
Chù
 
Sñe˘
 3

4491 
AT91C_PIO_PA3
 
	`EQU
 (1 << 3Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA3


4492 
AT91C_PA3_RTS0
 
	`EQU
 (
AT91C_PIO_PA3
Ë;- 
USART
 0 
Ródy
 
To
 
Síd


4493 
AT91C_PA3_NPCS12
 
	`EQU
 (
AT91C_PIO_PA3
Ë;- 
SPI
 1 
PîùhîÆ
 
Chù
 
Sñe˘
 2

4494 
AT91C_PIO_PA30
 
	`EQU
 (1 << 30Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA30


4495 
AT91C_PA30_IRQ0
 
	`EQU
 (
AT91C_PIO_PA30
Ë;- 
Exã∫Æ
 
I¡îru±
 0

4496 
AT91C_PA30_PCK2
 
	`EQU
 (
AT91C_PIO_PA30
Ë;- 
PMC
 
ProgømmabÀ
 
Clock
 
Ouçut
 2

4497 
AT91C_PIO_PA4
 
	`EQU
 (1 << 4Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA4


4498 
AT91C_PA4_CTS0
 
	`EQU
 (
AT91C_PIO_PA4
Ë;- 
USART
 0 
CÀ¨
 
To
 
Síd


4499 
AT91C_PA4_NPCS13
 
	`EQU
 (
AT91C_PIO_PA4
Ë;- 
SPI
 1 
PîùhîÆ
 
Chù
 
Sñe˘
 3

4500 
AT91C_PIO_PA5
 
	`EQU
 (1 << 5Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA5


4501 
AT91C_PA5_RXD1
 
	`EQU
 (
AT91C_PIO_PA5
Ë;- 
USART
 1 
Re˚ive
 
D©a


4502 
AT91C_PIO_PA6
 
	`EQU
 (1 << 6Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA6


4503 
AT91C_PA6_TXD1
 
	`EQU
 (
AT91C_PIO_PA6
Ë;- 
USART
 1 
Tønsmô
 
D©a


4504 
AT91C_PIO_PA7
 
	`EQU
 (1 << 7Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA7


4505 
AT91C_PA7_SCK1
 
	`EQU
 (
AT91C_PIO_PA7
Ë;- 
USART
 1 
Sîül
 
Clock


4506 
AT91C_PA7_NPCS01
 
	`EQU
 (
AT91C_PIO_PA7
Ë;- 
SPI
 0 
PîùhîÆ
 
Chù
 
Sñe˘
 1

4507 
AT91C_PIO_PA8
 
	`EQU
 (1 << 8Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA8


4508 
AT91C_PA8_RTS1
 
	`EQU
 (
AT91C_PIO_PA8
Ë;- 
USART
 1 
Ródy
 
To
 
Síd


4509 
AT91C_PA8_NPCS02
 
	`EQU
 (
AT91C_PIO_PA8
Ë;- 
SPI
 0 
PîùhîÆ
 
Chù
 
Sñe˘
 2

4510 
AT91C_PIO_PA9
 
	`EQU
 (1 << 9Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA9


4511 
AT91C_PA9_CTS1
 
	`EQU
 (
AT91C_PIO_PA9
Ë;- 
USART
 1 
CÀ¨
 
To
 
Síd


4512 
AT91C_PA9_NPCS03
 
	`EQU
 (
AT91C_PIO_PA9
Ë;- 
SPI
 0 
PîùhîÆ
 
Chù
 
Sñe˘
 3

4513 
AT91C_PIO_PB0
 
	`EQU
 (1 << 0Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB0


4514 
AT91C_PB0_ETXCK_EREFCK
 
	`EQU
 (
AT91C_PIO_PB0
Ë;- 
Ethî√t
 
MAC
 
Tønsmô
 
Clock
/
Re„ªn˚
 Clock

4515 
AT91C_PB0_PCK0
 
	`EQU
 (
AT91C_PIO_PB0
Ë;- 
PMC
 
ProgømmabÀ
 
Clock
 
Ouçut
 0

4516 
AT91C_PIO_PB1
 
	`EQU
 (1 << 1Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB1


4517 
AT91C_PB1_ETXEN
 
	`EQU
 (
AT91C_PIO_PB1
Ë;- 
Ethî√t
 
MAC
 
Tønsmô
 
E«bÀ


4518 
AT91C_PIO_PB10
 
	`EQU
 (1 << 10Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB10


4519 
AT91C_PB10_ETX2
 
	`EQU
 (
AT91C_PIO_PB10
Ë;- 
Ethî√t
 
MAC
 
Tønsmô
 
D©a
 2

4520 
AT91C_PB10_NPCS11
 
	`EQU
 (
AT91C_PIO_PB10
Ë;- 
SPI
 1 
PîùhîÆ
 
Chù
 
Sñe˘
 1

4521 
AT91C_PIO_PB11
 
	`EQU
 (1 << 11Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB11


4522 
AT91C_PB11_ETX3
 
	`EQU
 (
AT91C_PIO_PB11
Ë;- 
Ethî√t
 
MAC
 
Tønsmô
 
D©a
 3

4523 
AT91C_PB11_NPCS12
 
	`EQU
 (
AT91C_PIO_PB11
Ë;- 
SPI
 1 
PîùhîÆ
 
Chù
 
Sñe˘
 2

4524 
AT91C_PIO_PB12
 
	`EQU
 (1 << 12Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB12


4525 
AT91C_PB12_ETXER
 
	`EQU
 (
AT91C_PIO_PB12
Ë;- 
Ethî√t
 
MAC
 
Tønsmikt
 
Codög
 
Eº‹


4526 
AT91C_PB12_TCLK0
 
	`EQU
 (
AT91C_PIO_PB12
Ë;- 
Timî
 
Cou¡î
 0 
exã∫Æ
 
˛ock
 
öput


4527 
AT91C_PIO_PB13
 
	`EQU
 (1 << 13Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB13


4528 
AT91C_PB13_ERX2
 
	`EQU
 (
AT91C_PIO_PB13
Ë;- 
Ethî√t
 
MAC
 
Re˚ive
 
D©a
 2

4529 
AT91C_PB13_NPCS01
 
	`EQU
 (
AT91C_PIO_PB13
Ë;- 
SPI
 0 
PîùhîÆ
 
Chù
 
Sñe˘
 1

4530 
AT91C_PIO_PB14
 
	`EQU
 (1 << 14Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB14


4531 
AT91C_PB14_ERX3
 
	`EQU
 (
AT91C_PIO_PB14
Ë;- 
Ethî√t
 
MAC
 
Re˚ive
 
D©a
 3

4532 
AT91C_PB14_NPCS02
 
	`EQU
 (
AT91C_PIO_PB14
Ë;- 
SPI
 0 
PîùhîÆ
 
Chù
 
Sñe˘
 2

4533 
AT91C_PIO_PB15
 
	`EQU
 (1 << 15Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB15


4534 
AT91C_PB15_ERXDV
 
	`EQU
 (
AT91C_PIO_PB15
Ë;- 
Ethî√t
 
MAC
 
Re˚ive
 
D©a
 
VÆid


4535 
AT91C_PIO_PB16
 
	`EQU
 (1 << 16Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB16


4536 
AT91C_PB16_ECOL
 
	`EQU
 (
AT91C_PIO_PB16
Ë;- 
Ethî√t
 
MAC
 
Cﬁlisi⁄
 
Dëe˘ed


4537 
AT91C_PB16_NPCS13
 
	`EQU
 (
AT91C_PIO_PB16
Ë;- 
SPI
 1 
PîùhîÆ
 
Chù
 
Sñe˘
 3

4538 
AT91C_PIO_PB17
 
	`EQU
 (1 << 17Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB17


4539 
AT91C_PB17_ERXCK
 
	`EQU
 (
AT91C_PIO_PB17
Ë;- 
Ethî√t
 
MAC
 
Re˚ive
 
Clock


4540 
AT91C_PB17_NPCS03
 
	`EQU
 (
AT91C_PIO_PB17
Ë;- 
SPI
 0 
PîùhîÆ
 
Chù
 
Sñe˘
 3

4541 
AT91C_PIO_PB18
 
	`EQU
 (1 << 18Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB18


4542 
AT91C_PB18_EF100
 
	`EQU
 (
AT91C_PIO_PB18
Ë;- 
Ethî√t
 
MAC
 
F‹˚
 100 
Mbôs
/
£c


4543 
AT91C_PB18_ADTRG
 
	`EQU
 (
AT91C_PIO_PB18
Ë;- 
ADC
 
Exã∫Æ
 
Triggî


4544 
AT91C_PIO_PB19
 
	`EQU
 (1 << 19Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB19


4545 
AT91C_PB19_PWM0
 
	`EQU
 (
AT91C_PIO_PB19
Ë;- 
PWM
 
Ch™√l
 0

4546 
AT91C_PB19_TCLK1
 
	`EQU
 (
AT91C_PIO_PB19
Ë;- 
Timî
 
Cou¡î
 1 
exã∫Æ
 
˛ock
 
öput


4547 
AT91C_PIO_PB2
 
	`EQU
 (1 << 2Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB2


4548 
AT91C_PB2_ETX0
 
	`EQU
 (
AT91C_PIO_PB2
Ë;- 
Ethî√t
 
MAC
 
Tønsmô
 
D©a
 0

4549 
AT91C_PIO_PB20
 
	`EQU
 (1 << 20Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB20


4550 
AT91C_PB20_PWM1
 
	`EQU
 (
AT91C_PIO_PB20
Ë;- 
PWM
 
Ch™√l
 1

4551 
AT91C_PB20_PCK0
 
	`EQU
 (
AT91C_PIO_PB20
Ë;- 
PMC
 
ProgømmabÀ
 
Clock
 
Ouçut
 0

4552 
AT91C_PIO_PB21
 
	`EQU
 (1 << 21Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB21


4553 
AT91C_PB21_PWM2
 
	`EQU
 (
AT91C_PIO_PB21
Ë;- 
PWM
 
Ch™√l
 2

4554 
AT91C_PB21_PCK1
 
	`EQU
 (
AT91C_PIO_PB21
Ë;- 
PMC
 
ProgømmabÀ
 
Clock
 
Ouçut
 1

4555 
AT91C_PIO_PB22
 
	`EQU
 (1 << 22Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB22


4556 
AT91C_PB22_PWM3
 
	`EQU
 (
AT91C_PIO_PB22
Ë;- 
PWM
 
Ch™√l
 3

4557 
AT91C_PB22_PCK2
 
	`EQU
 (
AT91C_PIO_PB22
Ë;- 
PMC
 
ProgømmabÀ
 
Clock
 
Ouçut
 2

4558 
AT91C_PIO_PB23
 
	`EQU
 (1 << 23Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB23


4559 
AT91C_PB23_TIOA0
 
	`EQU
 (
AT91C_PIO_PB23
Ë;- 
Timî
 
Cou¡î
 0 
Mu…ùuΩo£
 Timî 
I
/
O
 
Pö
 
A


4560 
AT91C_PB23_DCD1
 
	`EQU
 (
AT91C_PIO_PB23
Ë;- 
USART
 1 
D©a
 
C¨rõr
 
Dëe˘


4561 
AT91C_PIO_PB24
 
	`EQU
 (1 << 24Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB24


4562 
AT91C_PB24_TIOB0
 
	`EQU
 (
AT91C_PIO_PB24
Ë;- 
Timî
 
Cou¡î
 0 
Mu…ùuΩo£
 Timî 
I
/
O
 
Pö
 
B


4563 
AT91C_PB24_DSR1
 
	`EQU
 (
AT91C_PIO_PB24
Ë;- 
USART
 1 
D©a
 
Së
 
ªady


4564 
AT91C_PIO_PB25
 
	`EQU
 (1 << 25Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB25


4565 
AT91C_PB25_TIOA1
 
	`EQU
 (
AT91C_PIO_PB25
Ë;- 
Timî
 
Cou¡î
 1 
Mu…ùuΩo£
 Timî 
I
/
O
 
Pö
 
A


4566 
AT91C_PB25_DTR1
 
	`EQU
 (
AT91C_PIO_PB25
Ë;- 
USART
 1 
D©a
 
TîmöÆ
 
ªady


4567 
AT91C_PIO_PB26
 
	`EQU
 (1 << 26Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB26


4568 
AT91C_PB26_TIOB1
 
	`EQU
 (
AT91C_PIO_PB26
Ë;- 
Timî
 
Cou¡î
 1 
Mu…ùuΩo£
 Timî 
I
/
O
 
Pö
 
B


4569 
AT91C_PB26_RI1
 
	`EQU
 (
AT91C_PIO_PB26
Ë;- 
USART
 1 
Rög
 
Indiˇt‹


4570 
AT91C_PIO_PB27
 
	`EQU
 (1 << 27Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB27


4571 
AT91C_PB27_TIOA2
 
	`EQU
 (
AT91C_PIO_PB27
Ë;- 
Timî
 
Cou¡î
 2 
Mu…ùuΩo£
 Timî 
I
/
O
 
Pö
 
A


4572 
AT91C_PB27_PWM0
 
	`EQU
 (
AT91C_PIO_PB27
Ë;- 
PWM
 
Ch™√l
 0

4573 
AT91C_PIO_PB28
 
	`EQU
 (1 << 28Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB28


4574 
AT91C_PB28_TIOB2
 
	`EQU
 (
AT91C_PIO_PB28
Ë;- 
Timî
 
Cou¡î
 2 
Mu…ùuΩo£
 Timî 
I
/
O
 
Pö
 
B


4575 
AT91C_PB28_PWM1
 
	`EQU
 (
AT91C_PIO_PB28
Ë;- 
PWM
 
Ch™√l
 1

4576 
AT91C_PIO_PB29
 
	`EQU
 (1 << 29Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB29


4577 
AT91C_PB29_PCK1
 
	`EQU
 (
AT91C_PIO_PB29
Ë;- 
PMC
 
ProgømmabÀ
 
Clock
 
Ouçut
 1

4578 
AT91C_PB29_PWM2
 
	`EQU
 (
AT91C_PIO_PB29
Ë;- 
PWM
 
Ch™√l
 2

4579 
AT91C_PIO_PB3
 
	`EQU
 (1 << 3Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB3


4580 
AT91C_PB3_ETX1
 
	`EQU
 (
AT91C_PIO_PB3
Ë;- 
Ethî√t
 
MAC
 
Tønsmô
 
D©a
 1

4581 
AT91C_PIO_PB30
 
	`EQU
 (1 << 30Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB30


4582 
AT91C_PB30_PCK2
 
	`EQU
 (
AT91C_PIO_PB30
Ë;- 
PMC
 
ProgømmabÀ
 
Clock
 
Ouçut
 2

4583 
AT91C_PB30_PWM3
 
	`EQU
 (
AT91C_PIO_PB30
Ë;- 
PWM
 
Ch™√l
 3

4584 
AT91C_PIO_PB4
 
	`EQU
 (1 << 4Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB4


4585 
AT91C_PB4_ECRS_ECRSDV
 
	`EQU
 (
AT91C_PIO_PB4
Ë;- 
Ethî√t
 
MAC
 
C¨rõr
 
Sí£
/C¨rõ∏Sí£ 
™d
 
D©a
 
VÆid


4586 
AT91C_PIO_PB5
 
	`EQU
 (1 << 5Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB5


4587 
AT91C_PB5_ERX0
 
	`EQU
 (
AT91C_PIO_PB5
Ë;- 
Ethî√t
 
MAC
 
Re˚ive
 
D©a
 0

4588 
AT91C_PIO_PB6
 
	`EQU
 (1 << 6Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB6


4589 
AT91C_PB6_ERX1
 
	`EQU
 (
AT91C_PIO_PB6
Ë;- 
Ethî√t
 
MAC
 
Re˚ive
 
D©a
 1

4590 
AT91C_PIO_PB7
 
	`EQU
 (1 << 7Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB7


4591 
AT91C_PB7_ERXER
 
	`EQU
 (
AT91C_PIO_PB7
Ë;- 
Ethî√t
 
MAC
 
Re˚ive
 
Eº‹


4592 
AT91C_PIO_PB8
 
	`EQU
 (1 << 8Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB8


4593 
AT91C_PB8_EMDC
 
	`EQU
 (
AT91C_PIO_PB8
Ë;- 
Ethî√t
 
MAC
 
M™agemít
 
D©a
 
Clock


4594 
AT91C_PIO_PB9
 
	`EQU
 (1 << 9Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB9


4595 
AT91C_PB9_EMDIO
 
	`EQU
 (
AT91C_PIO_PB9
Ë;- 
Ethî√t
 
MAC
 
M™agemít
 
D©a
 
I≈ut
/
Ouçut


4600 
AT91C_ID_FIQ
 
	`EQU
 ( 0Ë;- 
Adv™˚d
 
I¡îru±
 
	$C⁄åﬁÀr
 (
FIQ
)

4601 
AT91C_ID_SYS
 
	`EQU
 ( 1Ë;- 
Sy°em
 
PîùhîÆ


4602 
AT91C_ID_PIOA
 
	`EQU
 ( 2Ë;- 
P¨ÆÀl
 
IO
 
C⁄åﬁÀr
 
A


4603 
AT91C_ID_PIOB
 
	`EQU
 ( 3Ë;- 
P¨ÆÀl
 
IO
 
C⁄åﬁÀr
 
B


4604 
AT91C_ID_SPI0
 
	`EQU
 ( 4Ë;- 
Sîül
 
PîùhîÆ
 
I¡îÁ˚
 0

4605 
AT91C_ID_SPI1
 
	`EQU
 ( 5Ë;- 
Sîül
 
PîùhîÆ
 
I¡îÁ˚
 1

4606 
AT91C_ID_US0
 
	`EQU
 ( 6Ë;- 
USART
 0

4607 
AT91C_ID_US1
 
	`EQU
 ( 7Ë;- 
USART
 1

4608 
AT91C_ID_SSC
 
	`EQU
 ( 8Ë;- 
Sîül
 
Synchr⁄ous
 
C⁄åﬁÀr


4609 
AT91C_ID_TWI
 
	`EQU
 ( 9Ë;- 
Two
-
Wúe
 
I¡îÁ˚


4610 
AT91C_ID_PWMC
 
	`EQU
 (10Ë;- 
PWM
 
C⁄åﬁÀr


4611 
AT91C_ID_UDP
 
	`EQU
 (11Ë;- 
USB
 
Devi˚
 
P‹t


4612 
AT91C_ID_TC0
 
	`EQU
 (12Ë;- 
Timî
 
Cou¡î
 0

4613 
AT91C_ID_TC1
 
	`EQU
 (13Ë;- 
Timî
 
Cou¡î
 1

4614 
AT91C_ID_TC2
 
	`EQU
 (14Ë;- 
Timî
 
Cou¡î
 2

4615 
AT91C_ID_CAN
 
	`EQU
 (15Ë;- 
C⁄åﬁ
 
Aªa
 
Nëw‹k
 
C⁄åﬁÀr


4616 
AT91C_ID_EMAC
 
	`EQU
 (16Ë;- 
Ethî√t
 
MAC


4617 
AT91C_ID_ADC
 
	`EQU
 (17Ë;- 
A«log
-
to
-
DigôÆ
 
C⁄vîãr


4618 
AT91C_ID_AES
 
	`EQU
 (18Ë;- 
Adv™˚d
 
En¸y±i⁄
 
Sènd¨d
 128-
bô


4619 
AT91C_ID_TDES
 
	`EQU
 (19Ë;- 
TrùÀ
 
D©a
 
En¸y±i⁄
 
Sènd¨d


4620 
AT91C_ID_20_Re£rved
 
	`EQU
 (20Ë;- 
Re£rved


4621 
AT91C_ID_21_Re£rved
 
	`EQU
 (21Ë;- 
Re£rved


4622 
AT91C_ID_22_Re£rved
 
	`EQU
 (22Ë;- 
Re£rved


4623 
AT91C_ID_23_Re£rved
 
	`EQU
 (23Ë;- 
Re£rved


4624 
AT91C_ID_24_Re£rved
 
	`EQU
 (24Ë;- 
Re£rved


4625 
AT91C_ID_25_Re£rved
 
	`EQU
 (25Ë;- 
Re£rved


4626 
AT91C_ID_26_Re£rved
 
	`EQU
 (26Ë;- 
Re£rved


4627 
AT91C_ID_27_Re£rved
 
	`EQU
 (27Ë;- 
Re£rved


4628 
AT91C_ID_28_Re£rved
 
	`EQU
 (28Ë;- 
Re£rved


4629 
AT91C_ID_29_Re£rved
 
	`EQU
 (29Ë;- 
Re£rved


4630 
AT91C_ID_IRQ0
 
	`EQU
 (30Ë;- 
Adv™˚d
 
I¡îru±
 
	$C⁄åﬁÀr
 (
IRQ0
)

4631 
AT91C_ID_IRQ1
 
	`EQU
 (31Ë;- 
Adv™˚d
 
I¡îru±
 
	$C⁄åﬁÀr
 (
IRQ1
)

4636 
AT91C_BASE_SYS
 
	`EQU
 (0xFFFFF000Ë;- (
SYS
Ë
Ba£
 
Addªss


4637 
AT91C_BASE_AIC
 
	`EQU
 (0xFFFFF000Ë;- (
AIC
Ë
Ba£
 
Addªss


4638 
AT91C_BASE_PDC_DBGU
 
	`EQU
 (0xFFFFF300Ë;- (
PDC_DBGU
Ë
Ba£
 
Addªss


4639 
AT91C_BASE_DBGU
 
	`EQU
 (0xFFFFF200Ë;- (
DBGU
Ë
Ba£
 
Addªss


4640 
AT91C_BASE_PIOA
 
	`EQU
 (0xFFFFF400Ë;- (
PIOA
Ë
Ba£
 
Addªss


4641 
AT91C_BASE_PIOB
 
	`EQU
 (0xFFFFF600Ë;- (
PIOB
Ë
Ba£
 
Addªss


4642 
AT91C_BASE_CKGR
 
	`EQU
 (0xFFFFFC20Ë;- (
CKGR
Ë
Ba£
 
Addªss


4643 
AT91C_BASE_PMC
 
	`EQU
 (0xFFFFFC00Ë;- (
PMC
Ë
Ba£
 
Addªss


4644 
AT91C_BASE_RSTC
 
	`EQU
 (0xFFFFFD00Ë;- (
RSTC
Ë
Ba£
 
Addªss


4645 
AT91C_BASE_RTTC
 
	`EQU
 (0xFFFFFD20Ë;- (
RTTC
Ë
Ba£
 
Addªss


4646 
AT91C_BASE_PITC
 
	`EQU
 (0xFFFFFD30Ë;- (
PITC
Ë
Ba£
 
Addªss


4647 
AT91C_BASE_WDTC
 
	`EQU
 (0xFFFFFD40Ë;- (
WDTC
Ë
Ba£
 
Addªss


4648 
AT91C_BASE_VREG
 
	`EQU
 (0xFFFFFD60Ë;- (
VREG
Ë
Ba£
 
Addªss


4649 
AT91C_BASE_MC
 
	`EQU
 (0xFFFFFF00Ë;- (
MC
Ë
Ba£
 
Addªss


4650 
AT91C_BASE_PDC_SPI1
 
	`EQU
 (0xFFFE4100Ë;- (
PDC_SPI1
Ë
Ba£
 
Addªss


4651 
AT91C_BASE_SPI1
 
	`EQU
 (0xFFFE4000Ë;- (
SPI1
Ë
Ba£
 
Addªss


4652 
AT91C_BASE_PDC_SPI0
 
	`EQU
 (0xFFFE0100Ë;- (
PDC_SPI0
Ë
Ba£
 
Addªss


4653 
AT91C_BASE_SPI0
 
	`EQU
 (0xFFFE0000Ë;- (
SPI0
Ë
Ba£
 
Addªss


4654 
AT91C_BASE_PDC_US1
 
	`EQU
 (0xFFFC4100Ë;- (
PDC_US1
Ë
Ba£
 
Addªss


4655 
AT91C_BASE_US1
 
	`EQU
 (0xFFFC4000Ë;- (
US1
Ë
Ba£
 
Addªss


4656 
AT91C_BASE_PDC_US0
 
	`EQU
 (0xFFFC0100Ë;- (
PDC_US0
Ë
Ba£
 
Addªss


4657 
AT91C_BASE_US0
 
	`EQU
 (0xFFFC0000Ë;- (
US0
Ë
Ba£
 
Addªss


4658 
AT91C_BASE_PDC_SSC
 
	`EQU
 (0xFFFD4100Ë;- (
PDC_SSC
Ë
Ba£
 
Addªss


4659 
AT91C_BASE_SSC
 
	`EQU
 (0xFFFD4000Ë;- (
SSC
Ë
Ba£
 
Addªss


4660 
AT91C_BASE_TWI
 
	`EQU
 (0xFFFB8000Ë;- (
TWI
Ë
Ba£
 
Addªss


4661 
AT91C_BASE_PWMC_CH3
 
	`EQU
 (0xFFFCC260Ë;- (
PWMC_CH3
Ë
Ba£
 
Addªss


4662 
AT91C_BASE_PWMC_CH2
 
	`EQU
 (0xFFFCC240Ë;- (
PWMC_CH2
Ë
Ba£
 
Addªss


4663 
AT91C_BASE_PWMC_CH1
 
	`EQU
 (0xFFFCC220Ë;- (
PWMC_CH1
Ë
Ba£
 
Addªss


4664 
AT91C_BASE_PWMC_CH0
 
	`EQU
 (0xFFFCC200Ë;- (
PWMC_CH0
Ë
Ba£
 
Addªss


4665 
AT91C_BASE_PWMC
 
	`EQU
 (0xFFFCC000Ë;- (
PWMC
Ë
Ba£
 
Addªss


4666 
AT91C_BASE_UDP
 
	`EQU
 (0xFFFB0000Ë;- (
UDP
Ë
Ba£
 
Addªss


4667 
AT91C_BASE_TC0
 
	`EQU
 (0xFFFA0000Ë;- (
TC0
Ë
Ba£
 
Addªss


4668 
AT91C_BASE_TC1
 
	`EQU
 (0xFFFA0040Ë;- (
TC1
Ë
Ba£
 
Addªss


4669 
AT91C_BASE_TC2
 
	`EQU
 (0xFFFA0080Ë;- (
TC2
Ë
Ba£
 
Addªss


4670 
AT91C_BASE_TCB
 
	`EQU
 (0xFFFA0000Ë;- (
TCB
Ë
Ba£
 
Addªss


4671 
AT91C_BASE_CAN_MB0
 
	`EQU
 (0xFFFD0200Ë;- (
CAN_MB0
Ë
Ba£
 
Addªss


4672 
AT91C_BASE_CAN_MB1
 
	`EQU
 (0xFFFD0220Ë;- (
CAN_MB1
Ë
Ba£
 
Addªss


4673 
AT91C_BASE_CAN_MB2
 
	`EQU
 (0xFFFD0240Ë;- (
CAN_MB2
Ë
Ba£
 
Addªss


4674 
AT91C_BASE_CAN_MB3
 
	`EQU
 (0xFFFD0260Ë;- (
CAN_MB3
Ë
Ba£
 
Addªss


4675 
AT91C_BASE_CAN_MB4
 
	`EQU
 (0xFFFD0280Ë;- (
CAN_MB4
Ë
Ba£
 
Addªss


4676 
AT91C_BASE_CAN_MB5
 
	`EQU
 (0xFFFD02A0Ë;- (
CAN_MB5
Ë
Ba£
 
Addªss


4677 
AT91C_BASE_CAN_MB6
 
	`EQU
 (0xFFFD02C0Ë;- (
CAN_MB6
Ë
Ba£
 
Addªss


4678 
AT91C_BASE_CAN_MB7
 
	`EQU
 (0xFFFD02E0Ë;- (
CAN_MB7
Ë
Ba£
 
Addªss


4679 
AT91C_BASE_CAN
 
	`EQU
 (0xFFFD0000Ë;- (
CAN
Ë
Ba£
 
Addªss


4680 
AT91C_BASE_EMAC
 
	`EQU
 (0xFFFDC000Ë;- (
EMAC
Ë
Ba£
 
Addªss


4681 
AT91C_BASE_PDC_ADC
 
	`EQU
 (0xFFFD8100Ë;- (
PDC_ADC
Ë
Ba£
 
Addªss


4682 
AT91C_BASE_ADC
 
	`EQU
 (0xFFFD8000Ë;- (
ADC
Ë
Ba£
 
Addªss


4683 
AT91C_BASE_PDC_AES
 
	`EQU
 (0xFFFA4100Ë;- (
PDC_AES
Ë
Ba£
 
Addªss


4684 
AT91C_BASE_AES
 
	`EQU
 (0xFFFA4000Ë;- (
AES
Ë
Ba£
 
Addªss


4685 
AT91C_BASE_PDC_TDES
 
	`EQU
 (0xFFFA8100Ë;- (
PDC_TDES
Ë
Ba£
 
Addªss


4686 
AT91C_BASE_TDES
 
	`EQU
 (0xFFFA8000Ë;- (
TDES
Ë
Ba£
 
Addªss


4691 
AT91C_ISRAM
 
	`EQU
 (0x00200000Ë;- 
I¡î«l
 
SRAM
 
ba£
 
addªss


4692 
AT91C_ISRAM_SIZE
 
	`EQU
 (0x00010000Ë;- 
I¡î«l
 
SRAM
 
size
 
ö
 
	$byã
 (64 
Kbyã
)

4693 
AT91C_IFLASH
 
	`EQU
 (0x00100000Ë;- 
I¡î«l
 
ROM
 
ba£
 
addªss


4694 
AT91C_IFLASH_SIZE
 
	`EQU
 (0x00040000Ë;- 
I¡î«l
 
ROM
 
size
 
ö
 
	$byã
 (256 
Kbyã
)

	@Libraries/FreeRTOS/Source/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.c

44 
	~"AT91SAM7X256.h
"

	@Libraries/FreeRTOS/Source/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h

43 #i‚de‡
lib_AT91SAM7X256_H


44 
	#lib_AT91SAM7X256_H


	)

49 
	#AT91C_AIC_BRANCH_OPCODE
 (((*) ()) 0xE51FFF20)

50 

	)

55 
__ölöe
 
AT91F_AIC_C⁄figuªIt
 (

56 
AT91PS_AIC
 
pAic
,

57 
úq_id
,

58 
¥i‹ôy
,

59 
§c_ty≥
,

60 (*
√wH™dÀr
) () )

62 
ﬁdH™dÀr
;

63 
mask
 ;

65 
ﬁdH™dÀr
 = 
pAic
->
AIC_SVR
[
úq_id
];

67 
mask
 = 0x1 << 
úq_id
 ;

69 
pAic
->
AIC_IDCR
 = 
mask
 ;

71 
pAic
->
AIC_SVR
[
úq_id
] = (Ë
√wH™dÀr
 ;

73 
pAic
->
AIC_SMR
[
úq_id
] = 
§c_ty≥
 | 
¥i‹ôy
 ;

75 
pAic
->
AIC_ICCR
 = 
mask
 ;

77  
ﬁdH™dÀr
;

78 
	}
}

84 
__ölöe
 
	$AT91F_AIC_E«bÀIt
 (

85 
AT91PS_AIC
 
pAic
,

86 
úq_id
 )

89 
pAic
->
AIC_IECR
 = 0x1 << 
úq_id
 ;

90 
	}
}

96 
__ölöe
 
	$AT91F_AIC_DißbÀIt
 (

97 
AT91PS_AIC
 
pAic
,

98 
úq_id
 )

100 
mask
 = 0x1 << 
úq_id
;

102 
pAic
->
AIC_IDCR
 = 
mask
 ;

104 
pAic
->
AIC_ICCR
 = 
mask
 ;

105 
	}
}

111 
__ölöe
 
	$AT91F_AIC_CÀ¨It
 (

112 
AT91PS_AIC
 
pAic
,

113 
úq_id
)

116 
pAic
->
AIC_ICCR
 = (0x1 << 
úq_id
);

117 
	}
}

123 
__ölöe
 
	$AT91F_AIC_AcknowÀdgeIt
 (

124 
AT91PS_AIC
 
pAic
)

126 
pAic
->
AIC_EOICR
 =ÖAic->AIC_EOICR;

127 
	}
}

133 
__ölöe
 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
 (

134 *
pVe˘‹
,

135 (*
H™dÀr
) () )

137 
ﬁdVe˘‹
 = *
pVe˘‹
;

139 i‡((Ë
H™dÀr
 =(Ë
AT91C_AIC_BRANCH_OPCODE
)

140 *
pVe˘‹
 = (Ë
AT91C_AIC_BRANCH_OPCODE
;

142 *
pVe˘‹
 = (((((Ë
H™dÀr
) - (()ÖVector) - 0x8) >> 2) & 0x00FFFFFF) | 0xEA000000;

144  
ﬁdVe˘‹
;

145 
	}
}

151 
__ölöe
 
	$AT91F_AIC_Trig
 (

152 
AT91PS_AIC
 
pAic
,

153 
úq_id
)

155 
pAic
->
AIC_ISCR
 = (0x1 << 
úq_id
) ;

156 
	}
}

162 
__ölöe
 
	$AT91F_AIC_IsA˘ive
 (

163 
AT91PS_AIC
 
pAic
,

164 
úq_id
)

166  (
pAic
->
AIC_ISR
 & (0x1 << 
úq_id
));

167 
	}
}

173 
__ölöe
 
	$AT91F_AIC_IsPídög
 (

174 
AT91PS_AIC
 
pAic
,

175 
úq_id
)

177  (
pAic
->
AIC_IPR
 & (0x1 << 
úq_id
));

178 
	}
}

184 
__ölöe
 
AT91F_AIC_O≥n
(

185 
AT91PS_AIC
 
pAic
,

186 (*
IrqH™dÀr
) (),

187 (*
FiqH™dÀr
) (),

188 (*
DeÁu…H™dÀr
) (),

189 (*
SpuriousH™dÀr
) (),

190 
¥Ÿe˘Mode
)

192 
	gi
;

195 
	gi
 = 0; i < 32; ++i) {

196 
AT91F_AIC_DißbÀIt
(
pAic
, 
i
);

197 
AT91F_AIC_C⁄figuªIt
(
pAic
, 
i
, 
AT91C_AIC_PRIOR_LOWEST
, 
AT91C_AIC_SRCTYPE_HIGH_LEVEL
, 
DeÁu…H™dÀr
);

201 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
((*Ë0x18, 
IrqH™dÀr
);

203 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
((*Ë0x1C, 
FiqH™dÀr
);

205 
	gpAic
->
	gAIC_SPU
 = (Ë
SpuriousH™dÀr
;

206 
	gpAic
->
	gAIC_DCR
 = 
¥Ÿe˘Mode
;

215 
__ölöe
 
	$AT91F_PDC_SëNextRx
 (

216 
AT91PS_PDC
 
pPDC
,

217 *
addªss
,

218 
byãs
)

220 
pPDC
->
PDC_RNPR
 = (Ë
addªss
;

221 
pPDC
->
PDC_RNCR
 = 
byãs
;

222 
	}
}

228 
__ölöe
 
	$AT91F_PDC_SëNextTx
 (

229 
AT91PS_PDC
 
pPDC
,

230 *
addªss
,

231 
byãs
)

233 
pPDC
->
PDC_TNPR
 = (Ë
addªss
;

234 
pPDC
->
PDC_TNCR
 = 
byãs
;

235 
	}
}

241 
__ölöe
 
	$AT91F_PDC_SëRx
 (

242 
AT91PS_PDC
 
pPDC
,

243 *
addªss
,

244 
byãs
)

246 
pPDC
->
PDC_RPR
 = (Ë
addªss
;

247 
pPDC
->
PDC_RCR
 = 
byãs
;

248 
	}
}

254 
__ölöe
 
	$AT91F_PDC_SëTx
 (

255 
AT91PS_PDC
 
pPDC
,

256 *
addªss
,

257 
byãs
)

259 
pPDC
->
PDC_TPR
 = (Ë
addªss
;

260 
pPDC
->
PDC_TCR
 = 
byãs
;

261 
	}
}

267 
__ölöe
 
	$AT91F_PDC_E«bÀTx
 (

268 
AT91PS_PDC
 
pPDC
 )

270 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTEN
;

271 
	}
}

277 
__ölöe
 
	$AT91F_PDC_E«bÀRx
 (

278 
AT91PS_PDC
 
pPDC
 )

280 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTEN
;

281 
	}
}

287 
__ölöe
 
	$AT91F_PDC_DißbÀTx
 (

288 
AT91PS_PDC
 
pPDC
 )

290 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTDIS
;

291 
	}
}

297 
__ölöe
 
	$AT91F_PDC_DißbÀRx
 (

298 
AT91PS_PDC
 
pPDC
 )

300 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTDIS
;

301 
	}
}

307 
__ölöe
 
	$AT91F_PDC_IsTxEm±y
 (

308 
AT91PS_PDC
 
pPDC
 )

310  !(
pPDC
->
PDC_TCR
);

311 
	}
}

317 
__ölöe
 
	$AT91F_PDC_IsNextTxEm±y
 (

318 
AT91PS_PDC
 
pPDC
 )

320  !(
pPDC
->
PDC_TNCR
);

321 
	}
}

327 
__ölöe
 
	$AT91F_PDC_IsRxEm±y
 (

328 
AT91PS_PDC
 
pPDC
 )

330  !(
pPDC
->
PDC_RCR
);

331 
	}
}

337 
__ölöe
 
	$AT91F_PDC_IsNextRxEm±y
 (

338 
AT91PS_PDC
 
pPDC
 )

340  !(
pPDC
->
PDC_RNCR
);

341 
	}
}

347 
__ölöe
 
	$AT91F_PDC_O≥n
 (

348 
AT91PS_PDC
 
pPDC
)

351 
	`AT91F_PDC_DißbÀRx
(
pPDC
);

352 
	`AT91F_PDC_DißbÀTx
(
pPDC
);

355 
	`AT91F_PDC_SëNextTx
(
pPDC
, (*) 0, 0);

356 
	`AT91F_PDC_SëNextRx
(
pPDC
, (*) 0, 0);

357 
	`AT91F_PDC_SëTx
(
pPDC
, (*) 0, 0);

358 
	`AT91F_PDC_SëRx
(
pPDC
, (*) 0, 0);

361 
	`AT91F_PDC_E«bÀRx
(
pPDC
);

362 
	`AT91F_PDC_E«bÀTx
(
pPDC
);

363 
	}
}

369 
__ölöe
 
	$AT91F_PDC_Clo£
 (

370 
AT91PS_PDC
 
pPDC
)

373 
	`AT91F_PDC_DißbÀRx
(
pPDC
);

374 
	`AT91F_PDC_DißbÀTx
(
pPDC
);

377 
	`AT91F_PDC_SëNextTx
(
pPDC
, (*) 0, 0);

378 
	`AT91F_PDC_SëNextRx
(
pPDC
, (*) 0, 0);

379 
	`AT91F_PDC_SëTx
(
pPDC
, (*) 0, 0);

380 
	`AT91F_PDC_SëRx
(
pPDC
, (*) 0, 0);

382 
	}
}

388 
__ölöe
 
	$AT91F_PDC_SídFøme
(

389 
AT91PS_PDC
 
pPDC
,

390 *
pBuf„r
,

391 
szBuf„r
,

392 *
pNextBuf„r
,

393 
szNextBuf„r
 )

395 i‡(
	`AT91F_PDC_IsTxEm±y
(
pPDC
)) {

397 
	`AT91F_PDC_SëTx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

398 
	`AT91F_PDC_SëNextTx
(
pPDC
, 
pNextBuf„r
, 
szNextBuf„r
);

401 i‡(
	`AT91F_PDC_IsNextTxEm±y
(
pPDC
)) {

403 
	`AT91F_PDC_SëNextTx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

410 
	}
}

416 
__ölöe
 
	$AT91F_PDC_Re˚iveFøme
 (

417 
AT91PS_PDC
 
pPDC
,

418 *
pBuf„r
,

419 
szBuf„r
,

420 *
pNextBuf„r
,

421 
szNextBuf„r
 )

423 i‡(
	`AT91F_PDC_IsRxEm±y
(
pPDC
)) {

425 
	`AT91F_PDC_SëRx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

426 
	`AT91F_PDC_SëNextRx
(
pPDC
, 
pNextBuf„r
, 
szNextBuf„r
);

429 i‡(
	`AT91F_PDC_IsNextRxEm±y
(
pPDC
)) {

431 
	`AT91F_PDC_SëNextRx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

438 
	}
}

446 
__ölöe
 
	$AT91F_DBGU_I¡îru±E«bÀ
(

447 
AT91PS_DBGU
 
pDbgu
,

448 
Êag
)

450 
pDbgu
->
DBGU_IER
 = 
Êag
;

451 
	}
}

457 
__ölöe
 
	$AT91F_DBGU_I¡îru±DißbÀ
(

458 
AT91PS_DBGU
 
pDbgu
,

459 
Êag
)

461 
pDbgu
->
DBGU_IDR
 = 
Êag
;

462 
	}
}

468 
__ölöe
 
	$AT91F_DBGU_GëI¡îru±MaskSètus
(

469 
AT91PS_DBGU
 
pDbgu
)

471  
pDbgu
->
DBGU_IMR
;

472 
	}
}

478 
__ölöe
 
	$AT91F_DBGU_IsI¡îru±Masked
(

479 
AT91PS_DBGU
 
pDbgu
,

480 
Êag
)

482  (
	`AT91F_DBGU_GëI¡îru±MaskSètus
(
pDbgu
Ë& 
Êag
);

483 
	}
}

492 
__ölöe
 
	$AT91F_PIO_CfgPîùh
(

493 
AT91PS_PIO
 
pPio
,

494 
≥rùhAE«bÀ
,

495 
≥rùhBE«bÀ
)

498 
pPio
->
PIO_ASR
 = 
≥rùhAE«bÀ
;

499 
pPio
->
PIO_BSR
 = 
≥rùhBE«bÀ
;

500 
pPio
->
PIO_PDR
 = (
≥rùhAE«bÀ
 | 
≥rùhBE«bÀ
);

501 
	}
}

507 
__ölöe
 
	$AT91F_PIO_CfgOuçut
(

508 
AT91PS_PIO
 
pPio
,

509 
pioE«bÀ
)

511 
pPio
->
PIO_PER
 = 
pioE«bÀ
;

512 
pPio
->
PIO_OER
 = 
pioE«bÀ
;

513 
	}
}

519 
__ölöe
 
	$AT91F_PIO_CfgI≈ut
(

520 
AT91PS_PIO
 
pPio
,

521 
öputE«bÀ
)

524 
pPio
->
PIO_ODR
 = 
öputE«bÀ
;

525 
pPio
->
PIO_PER
 = 
öputE«bÀ
;

526 
	}
}

532 
__ölöe
 
	$AT91F_PIO_CfgO≥ndøö
(

533 
AT91PS_PIO
 
pPio
,

534 
mu…iDrvE«bÀ
)

537 
pPio
->
PIO_MDDR
 = ~
mu…iDrvE«bÀ
;

538 
pPio
->
PIO_MDER
 = 
mu…iDrvE«bÀ
;

539 
	}
}

545 
__ölöe
 
	$AT91F_PIO_CfgPuŒup
(

546 
AT91PS_PIO
 
pPio
,

547 
puŒupE«bÀ
)

550 
pPio
->
PIO_PPUDR
 = ~
puŒupE«bÀ
;

551 
pPio
->
PIO_PPUER
 = 
puŒupE«bÀ
;

552 
	}
}

558 
__ölöe
 
	$AT91F_PIO_CfgDúe˘Drive
(

559 
AT91PS_PIO
 
pPio
,

560 
dúe˘Drive
)

564 
pPio
->
PIO_OWDR
 = ~
dúe˘Drive
;

565 
pPio
->
PIO_OWER
 = 
dúe˘Drive
;

566 
	}
}

572 
__ölöe
 
	$AT91F_PIO_CfgI≈utFûãr
(

573 
AT91PS_PIO
 
pPio
,

574 
öputFûãr
)

578 
pPio
->
PIO_IFDR
 = ~
öputFûãr
;

579 
pPio
->
PIO_IFER
 = 
öputFûãr
;

580 
	}
}

586 
__ölöe
 
	$AT91F_PIO_GëI≈ut
(

587 
AT91PS_PIO
 
pPio
)

589  
pPio
->
PIO_PDSR
;

590 
	}
}

596 
__ölöe
 
	$AT91F_PIO_IsI≈utSë
(

597 
AT91PS_PIO
 
pPio
,

598 
Êag
)

600  (
	`AT91F_PIO_GëI≈ut
(
pPio
Ë& 
Êag
);

601 
	}
}

608 
__ölöe
 
	$AT91F_PIO_SëOuçut
(

609 
AT91PS_PIO
 
pPio
,

610 
Êag
)

612 
pPio
->
PIO_SODR
 = 
Êag
;

613 
	}
}

619 
__ölöe
 
	$AT91F_PIO_CÀ¨Ouçut
(

620 
AT91PS_PIO
 
pPio
,

621 
Êag
)

623 
pPio
->
PIO_CODR
 = 
Êag
;

624 
	}
}

630 
__ölöe
 
	$AT91F_PIO_F‹˚Ouçut
(

631 
AT91PS_PIO
 
pPio
,

632 
Êag
)

634 
pPio
->
PIO_ODSR
 = 
Êag
;

635 
	}
}

641 
__ölöe
 
	$AT91F_PIO_E«bÀ
(

642 
AT91PS_PIO
 
pPio
,

643 
Êag
)

645 
pPio
->
PIO_PER
 = 
Êag
;

646 
	}
}

652 
__ölöe
 
	$AT91F_PIO_DißbÀ
(

653 
AT91PS_PIO
 
pPio
,

654 
Êag
)

656 
pPio
->
PIO_PDR
 = 
Êag
;

657 
	}
}

663 
__ölöe
 
	$AT91F_PIO_GëSètus
(

664 
AT91PS_PIO
 
pPio
)

666  
pPio
->
PIO_PSR
;

667 
	}
}

673 
__ölöe
 
	$AT91F_PIO_IsSë
(

674 
AT91PS_PIO
 
pPio
,

675 
Êag
)

677  (
	`AT91F_PIO_GëSètus
(
pPio
Ë& 
Êag
);

678 
	}
}

684 
__ölöe
 
	$AT91F_PIO_OuçutE«bÀ
(

685 
AT91PS_PIO
 
pPio
,

686 
Êag
)

688 
pPio
->
PIO_OER
 = 
Êag
;

689 
	}
}

695 
__ölöe
 
	$AT91F_PIO_OuçutDißbÀ
(

696 
AT91PS_PIO
 
pPio
,

697 
Êag
)

699 
pPio
->
PIO_ODR
 = 
Êag
;

700 
	}
}

706 
__ölöe
 
	$AT91F_PIO_GëOuçutSètus
(

707 
AT91PS_PIO
 
pPio
)

709  
pPio
->
PIO_OSR
;

710 
	}
}

716 
__ölöe
 
	$AT91F_PIO_IsOuçutSë
(

717 
AT91PS_PIO
 
pPio
,

718 
Êag
)

720  (
	`AT91F_PIO_GëOuçutSètus
(
pPio
Ë& 
Êag
);

721 
	}
}

727 
__ölöe
 
	$AT91F_PIO_I≈utFûãrE«bÀ
(

728 
AT91PS_PIO
 
pPio
,

729 
Êag
)

731 
pPio
->
PIO_IFER
 = 
Êag
;

732 
	}
}

738 
__ölöe
 
	$AT91F_PIO_I≈utFûãrDißbÀ
(

739 
AT91PS_PIO
 
pPio
,

740 
Êag
)

742 
pPio
->
PIO_IFDR
 = 
Êag
;

743 
	}
}

749 
__ölöe
 
	$AT91F_PIO_GëI≈utFûãrSètus
(

750 
AT91PS_PIO
 
pPio
)

752  
pPio
->
PIO_IFSR
;

753 
	}
}

759 
__ölöe
 
	$AT91F_PIO_IsI≈utFûãrSë
(

760 
AT91PS_PIO
 
pPio
,

761 
Êag
)

763  (
	`AT91F_PIO_GëI≈utFûãrSètus
(
pPio
Ë& 
Êag
);

764 
	}
}

770 
__ölöe
 
	$AT91F_PIO_GëOuçutD©aSètus
(

771 
AT91PS_PIO
 
pPio
)

773  
pPio
->
PIO_ODSR
;

774 
	}
}

780 
__ölöe
 
	$AT91F_PIO_I¡îru±E«bÀ
(

781 
AT91PS_PIO
 
pPio
,

782 
Êag
)

784 
pPio
->
PIO_IER
 = 
Êag
;

785 
	}
}

791 
__ölöe
 
	$AT91F_PIO_I¡îru±DißbÀ
(

792 
AT91PS_PIO
 
pPio
,

793 
Êag
)

795 
pPio
->
PIO_IDR
 = 
Êag
;

796 
	}
}

802 
__ölöe
 
	$AT91F_PIO_GëI¡îru±MaskSètus
(

803 
AT91PS_PIO
 
pPio
)

805  
pPio
->
PIO_IMR
;

806 
	}
}

812 
__ölöe
 
	$AT91F_PIO_GëI¡îru±Sètus
(

813 
AT91PS_PIO
 
pPio
)

815  
pPio
->
PIO_ISR
;

816 
	}
}

822 
__ölöe
 
	$AT91F_PIO_IsI¡îru±Masked
(

823 
AT91PS_PIO
 
pPio
,

824 
Êag
)

826  (
	`AT91F_PIO_GëI¡îru±MaskSètus
(
pPio
Ë& 
Êag
);

827 
	}
}

833 
__ölöe
 
	$AT91F_PIO_IsI¡îru±Së
(

834 
AT91PS_PIO
 
pPio
,

835 
Êag
)

837  (
	`AT91F_PIO_GëI¡îru±Sètus
(
pPio
Ë& 
Êag
);

838 
	}
}

844 
__ölöe
 
	$AT91F_PIO_Mu…iDrivîE«bÀ
(

845 
AT91PS_PIO
 
pPio
,

846 
Êag
)

848 
pPio
->
PIO_MDER
 = 
Êag
;

849 
	}
}

855 
__ölöe
 
	$AT91F_PIO_Mu…iDrivîDißbÀ
(

856 
AT91PS_PIO
 
pPio
,

857 
Êag
)

859 
pPio
->
PIO_MDDR
 = 
Êag
;

860 
	}
}

866 
__ölöe
 
	$AT91F_PIO_GëMu…iDrivîSètus
(

867 
AT91PS_PIO
 
pPio
)

869  
pPio
->
PIO_MDSR
;

870 
	}
}

876 
__ölöe
 
	$AT91F_PIO_IsMu…iDrivîSë
(

877 
AT91PS_PIO
 
pPio
,

878 
Êag
)

880  (
	`AT91F_PIO_GëMu…iDrivîSètus
(
pPio
Ë& 
Êag
);

881 
	}
}

887 
__ölöe
 
	$AT91F_PIO_A_Regi°îSñe˘i⁄
(

888 
AT91PS_PIO
 
pPio
,

889 
Êag
)

891 
pPio
->
PIO_ASR
 = 
Êag
;

892 
	}
}

898 
__ölöe
 
	$AT91F_PIO_B_Regi°îSñe˘i⁄
(

899 
AT91PS_PIO
 
pPio
,

900 
Êag
)

902 
pPio
->
PIO_BSR
 = 
Êag
;

903 
	}
}

909 
__ölöe
 
	$AT91F_PIO_Gë_AB_Regi°îSètus
(

910 
AT91PS_PIO
 
pPio
)

912  
pPio
->
PIO_ABSR
;

913 
	}
}

919 
__ölöe
 
	$AT91F_PIO_IsAB_Regi°îSë
(

920 
AT91PS_PIO
 
pPio
,

921 
Êag
)

923  (
	`AT91F_PIO_Gë_AB_Regi°îSètus
(
pPio
Ë& 
Êag
);

924 
	}
}

930 
__ölöe
 
	$AT91F_PIO_OuçutWrôeE«bÀ
(

931 
AT91PS_PIO
 
pPio
,

932 
Êag
)

934 
pPio
->
PIO_OWER
 = 
Êag
;

935 
	}
}

941 
__ölöe
 
	$AT91F_PIO_OuçutWrôeDißbÀ
(

942 
AT91PS_PIO
 
pPio
,

943 
Êag
)

945 
pPio
->
PIO_OWDR
 = 
Êag
;

946 
	}
}

952 
__ölöe
 
	$AT91F_PIO_GëOuçutWrôeSètus
(

953 
AT91PS_PIO
 
pPio
)

955  
pPio
->
PIO_OWSR
;

956 
	}
}

962 
__ölöe
 
	$AT91F_PIO_IsOuçutWrôeSë
(

963 
AT91PS_PIO
 
pPio
,

964 
Êag
)

966  (
	`AT91F_PIO_GëOuçutWrôeSètus
(
pPio
Ë& 
Êag
);

967 
	}
}

973 
__ölöe
 
	$AT91F_PIO_GëCfgPuŒup
(

974 
AT91PS_PIO
 
pPio
)

976  
pPio
->
PIO_PPUSR
;

977 
	}
}

983 
__ölöe
 
	$AT91F_PIO_IsOuçutD©aSètusSë
(

984 
AT91PS_PIO
 
pPio
,

985 
Êag
)

987  (
	`AT91F_PIO_GëOuçutD©aSètus
(
pPio
Ë& 
Êag
);

988 
	}
}

994 
__ölöe
 
	$AT91F_PIO_IsCfgPuŒupSètusSë
(

995 
AT91PS_PIO
 
pPio
,

996 
Êag
)

998  (~
	`AT91F_PIO_GëCfgPuŒup
(
pPio
Ë& 
Êag
);

999 
	}
}

1008 
__ölöe
 
	$AT91F_PMC_CfgSysClkE«bÀReg
 (

1009 
AT91PS_PMC
 
pPMC
,

1010 
mode
)

1013 
pPMC
->
PMC_SCER
 = 
mode
;

1014 
	}
}

1020 
__ölöe
 
	$AT91F_PMC_CfgSysClkDißbÀReg
 (

1021 
AT91PS_PMC
 
pPMC
,

1022 
mode
)

1025 
pPMC
->
PMC_SCDR
 = 
mode
;

1026 
	}
}

1032 
__ölöe
 
	$AT91F_PMC_GëSysClkSètusReg
 (

1033 
AT91PS_PMC
 
pPMC


1036  
pPMC
->
PMC_SCSR
;

1037 
	}
}

1043 
__ölöe
 
	$AT91F_PMC_E«bÀPîùhClock
 (

1044 
AT91PS_PMC
 
pPMC
,

1045 
≥rùhIds
)

1047 
pPMC
->
PMC_PCER
 = 
≥rùhIds
;

1048 
	}
}

1054 
__ölöe
 
	$AT91F_PMC_DißbÀPîùhClock
 (

1055 
AT91PS_PMC
 
pPMC
,

1056 
≥rùhIds
)

1058 
pPMC
->
PMC_PCDR
 = 
≥rùhIds
;

1059 
	}
}

1065 
__ölöe
 
	$AT91F_PMC_GëPîùhClock
 (

1066 
AT91PS_PMC
 
pPMC
)

1068  
pPMC
->
PMC_PCSR
;

1069 
	}
}

1075 
__ölöe
 
	$AT91F_CKGR_CfgMaöOscûœt‹Reg
 (

1076 
AT91PS_CKGR
 
pCKGR
,

1077 
mode
)

1079 
pCKGR
->
CKGR_MOR
 = 
mode
;

1080 
	}
}

1086 
__ölöe
 
	$AT91F_CKGR_GëMaöOscûœt‹Reg
 (

1087 
AT91PS_CKGR
 
pCKGR
)

1089  
pCKGR
->
CKGR_MOR
;

1090 
	}
}

1096 
__ölöe
 
	$AT91F_CKGR_E«bÀMaöOscûœt‹
(

1097 
AT91PS_CKGR
 
pCKGR
)

1099 
pCKGR
->
CKGR_MOR
 |
AT91C_CKGR_MOSCEN
;

1100 
	}
}

1106 
__ölöe
 
	$AT91F_CKGR_DißbÀMaöOscûœt‹
 (

1107 
AT91PS_CKGR
 
pCKGR
)

1109 
pCKGR
->
CKGR_MOR
 &~
AT91C_CKGR_MOSCEN
;

1110 
	}
}

1116 
__ölöe
 
	$AT91F_CKGR_CfgMaöOscSèπUpTime
 (

1117 
AT91PS_CKGR
 
pCKGR
,

1118 
°¨tup_time
,

1119 
¶owClock
)

1121 
pCKGR
->
CKGR_MOR
 &~
AT91C_CKGR_OSCOUNT
;

1122 
pCKGR
->
CKGR_MOR
 |((
¶owClock
 * 
°¨tup_time
)/(8*1000000)) << 8;

1123 
	}
}

1129 
__ölöe
 
	$AT91F_CKGR_GëMaöClockFªqReg
 (

1130 
AT91PS_CKGR
 
pCKGR
)

1132  
pCKGR
->
CKGR_MCFR
;

1133 
	}
}

1139 
__ölöe
 
	$AT91F_CKGR_GëMaöClock
 (

1140 
AT91PS_CKGR
 
pCKGR
,

1141 
¶owClock
)

1143  ((
pCKGR
->
CKGR_MCFR
 & 
AT91C_CKGR_MAINF
Ë* 
¶owClock
) >> 4;

1144 
	}
}

1150 
__ölöe
 
	$AT91F_PMC_CfgMCKReg
 (

1151 
AT91PS_PMC
 
pPMC
,

1152 
mode
)

1154 
pPMC
->
PMC_MCKR
 = 
mode
;

1155 
	}
}

1161 
__ölöe
 
	$AT91F_PMC_GëMCKReg
(

1162 
AT91PS_PMC
 
pPMC
)

1164  
pPMC
->
PMC_MCKR
;

1165 
	}
}

1171 
__ölöe
 
	$AT91F_PMC_GëMa°îClock
 (

1172 
AT91PS_PMC
 
pPMC
,

1173 
AT91PS_CKGR
 
pCKGR
,

1174 
¶owClock
)

1176 
ªg
 = 
pPMC
->
PMC_MCKR
;

1177 
¥esˇÀr
 = (1 << ((
ªg
 & 
AT91C_PMC_PRES
) >> 2));

1178 
∂lDividî
, 
∂lMu…ùlõr
;

1180 
ªg
 & 
AT91C_PMC_CSS
) {

1181 
AT91C_PMC_CSS_SLOW_CLK
:

1182  
¶owClock
 / 
¥esˇÀr
;

1183 
AT91C_PMC_CSS_MAIN_CLK
:

1184  
	`AT91F_CKGR_GëMaöClock
(
pCKGR
, 
¶owClock
Ë/ 
¥esˇÀr
;

1185 
AT91C_PMC_CSS_PLL_CLK
:

1186 
ªg
 = 
pCKGR
->
CKGR_PLLR
;

1187 
∂lDividî
 = (
ªg
 & 
AT91C_CKGR_DIV
);

1188 
∂lMu…ùlõr
 = ((
ªg
 & 
AT91C_CKGR_MUL
) >> 16) + 1;

1189  
	`AT91F_CKGR_GëMaöClock
(
pCKGR
, 
¶owClock
Ë/ 
∂lDividî
 * 
∂lMu…ùlõr
 / 
¥esˇÀr
;

1192 
	}
}

1198 
__ölöe
 
	$AT91F_PMC_E«bÀPCK
 (

1199 
AT91PS_PMC
 
pPMC
,

1200 
pck
,

1201 
mode
)

1203 
pPMC
->
PMC_PCKR
[
pck
] = 
mode
;

1204 
pPMC
->
PMC_SCER
 = (1 << 
pck
) << 8;

1205 
	}
}

1211 
__ölöe
 
	$AT91F_PMC_DißbÀPCK
 (

1212 
AT91PS_PMC
 
pPMC
,

1213 
pck
)

1215 
pPMC
->
PMC_SCDR
 = (1 << 
pck
) << 8;

1216 
	}
}

1222 
__ölöe
 
	$AT91F_PMC_E«bÀIt
 (

1223 
AT91PS_PMC
 
pPMC
,

1224 
Êag
)

1227 
pPMC
->
PMC_IER
 = 
Êag
;

1228 
	}
}

1234 
__ölöe
 
	$AT91F_PMC_DißbÀIt
 (

1235 
AT91PS_PMC
 
pPMC
,

1236 
Êag
)

1239 
pPMC
->
PMC_IDR
 = 
Êag
;

1240 
	}
}

1246 
__ölöe
 
	$AT91F_PMC_GëSètus
(

1247 
AT91PS_PMC
 
pPMC
)

1249  
pPMC
->
PMC_SR
;

1250 
	}
}

1256 
__ölöe
 
	$AT91F_PMC_GëI¡îru±MaskSètus
(

1257 
AT91PS_PMC
 
pPMC
)

1259  
pPMC
->
PMC_IMR
;

1260 
	}
}

1266 
__ölöe
 
	$AT91F_PMC_IsI¡îru±Masked
(

1267 
AT91PS_PMC
 
pPMC
,

1268 
Êag
)

1270  (
	`AT91F_PMC_GëI¡îru±MaskSètus
(
pPMC
Ë& 
Êag
);

1271 
	}
}

1277 
__ölöe
 
	$AT91F_PMC_IsSètusSë
(

1278 
AT91PS_PMC
 
pPMC
,

1279 
Êag
)

1281  (
	`AT91F_PMC_GëSètus
(
pPMC
Ë& 
Êag
);

1282 
	}
}

1289 
__ölöe
 
	$AT91F_RSTSo·Re£t
(

1290 
AT91PS_RSTC
 
pRSTC
,

1291 
ª£t
)

1293 
pRSTC
->
RSTC_RCR
 = (0xA5000000 | 
ª£t
);

1294 
	}
}

1300 
__ölöe
 
	$AT91F_RSTSëMode
(

1301 
AT91PS_RSTC
 
pRSTC
,

1302 
mode
)

1304 
pRSTC
->
RSTC_RMR
 = (0xA5000000 | 
mode
);

1305 
	}
}

1311 
__ölöe
 
	$AT91F_RSTGëMode
(

1312 
AT91PS_RSTC
 
pRSTC
)

1314  (
pRSTC
->
RSTC_RMR
);

1315 
	}
}

1321 
__ölöe
 
	$AT91F_RSTGëSètus
(

1322 
AT91PS_RSTC
 
pRSTC
)

1324  (
pRSTC
->
RSTC_RSR
);

1325 
	}
}

1331 
__ölöe
 
	$AT91F_RSTIsSo·R°A˘ive
(

1332 
AT91PS_RSTC
 
pRSTC
)

1334  ((
pRSTC
->
RSTC_RSR
Ë& 
AT91C_RSTC_SRCMP
);

1335 
	}
}

1343 
__ölöe
 
	$AT91F_RTTSëTimeBa£
(

1344 
AT91PS_RTTC
 
pRTTC
,

1345 
ms
)

1347 i‡(
ms
 > 2000)

1349 
pRTTC
->
RTTC_RTMR
 &= ~0xFFFF;

1350 
pRTTC
->
RTTC_RTMR
 |(((
ms
 << 15) /1000) & 0xFFFF);

1352 
	}
}

1358 
__ölöe
 
	$AT91F_RTTSëPªsˇÀr
(

1359 
AT91PS_RTTC
 
pRTTC
,

1360 
π¥es
)

1362 
pRTTC
->
RTTC_RTMR
 &= ~0xFFFF;

1363 
pRTTC
->
RTTC_RTMR
 |(
π¥es
 & 0xFFFF);

1364  (
pRTTC
->
RTTC_RTMR
);

1365 
	}
}

1371 
__ölöe
 
	$AT91F_RTTRe°¨t
(

1372 
AT91PS_RTTC
 
pRTTC
)

1374 
pRTTC
->
RTTC_RTMR
 |
AT91C_RTTC_RTTRST
;

1375 
	}
}

1382 
__ölöe
 
	$AT91F_RTTSëAœrmINT
(

1383 
AT91PS_RTTC
 
pRTTC
)

1385 
pRTTC
->
RTTC_RTMR
 |
AT91C_RTTC_ALMIEN
;

1386 
	}
}

1392 
__ölöe
 
	$AT91F_RTTCÀ¨AœrmINT
(

1393 
AT91PS_RTTC
 
pRTTC
)

1395 
pRTTC
->
RTTC_RTMR
 &~
AT91C_RTTC_ALMIEN
;

1396 
	}
}

1402 
__ölöe
 
	$AT91F_RTTSëRâIncINT
(

1403 
AT91PS_RTTC
 
pRTTC
)

1405 
pRTTC
->
RTTC_RTMR
 |
AT91C_RTTC_RTTINCIEN
;

1406 
	}
}

1412 
__ölöe
 
	$AT91F_RTTCÀ¨RâIncINT
(

1413 
AT91PS_RTTC
 
pRTTC
)

1415 
pRTTC
->
RTTC_RTMR
 &~
AT91C_RTTC_RTTINCIEN
;

1416 
	}
}

1422 
__ölöe
 
	$AT91F_RTTSëAœrmVÆue
(

1423 
AT91PS_RTTC
 
pRTTC
, 
Æ¨m
)

1425 
pRTTC
->
RTTC_RTAR
 = 
Æ¨m
;

1426 
	}
}

1432 
__ölöe
 
	$AT91F_RTTGëAœrmVÆue
(

1433 
AT91PS_RTTC
 
pRTTC
)

1435 (
pRTTC
->
RTTC_RTAR
);

1436 
	}
}

1442 
__ölöe
 
	$AT91F_RTTGëSètus
(

1443 
AT91PS_RTTC
 
pRTTC
)

1445 (
pRTTC
->
RTTC_RTSR
);

1446 
	}
}

1452 
__ölöe
 
	$AT91F_RTTRódVÆue
(

1453 
AT91PS_RTTC
 
pRTTC
)

1455 vﬁ©ûê
vÆ1
,
vÆ2
;

1458 
vÆ1
 = 
pRTTC
->
RTTC_RTVR
;

1459 
vÆ2
 = 
pRTTC
->
RTTC_RTVR
;

1461 
vÆ1
 !
vÆ2
);

1462 (
vÆ1
);

1463 
	}
}

1471 
__ölöe
 
	$AT91F_PITInô
(

1472 
AT91PS_PITC
 
pPITC
,

1473 
≥riod
,

1474 
pô_‰equícy
)

1476 
pPITC
->
PITC_PIMR
 = 
≥riod
? (≥riod * 
pô_‰equícy
 + 8) >> 4 : 0;

1477 
pPITC
->
PITC_PIMR
 |
AT91C_PITC_PITEN
;

1478 
	}
}

1484 
__ölöe
 
	$AT91F_PITSëPIV
(

1485 
AT91PS_PITC
 
pPITC
,

1486 
piv
)

1488 
pPITC
->
PITC_PIMR
 = 
piv
 | (pPITC->PITC_PIMR & (
AT91C_PITC_PITEN
 | 
AT91C_PITC_PITIEN
));

1489 
	}
}

1495 
__ölöe
 
	$AT91F_PITE«bÀI¡
(

1496 
AT91PS_PITC
 
pPITC
)

1498 
pPITC
->
PITC_PIMR
 |
AT91C_PITC_PITIEN
;

1499 
	}
}

1505 
__ölöe
 
	$AT91F_PITDißbÀI¡
(

1506 
AT91PS_PITC
 
pPITC
)

1508 
pPITC
->
PITC_PIMR
 &~
AT91C_PITC_PITIEN
;

1509 
	}
}

1515 
__ölöe
 
	$AT91F_PITGëMode
(

1516 
AT91PS_PITC
 
pPITC
)

1518 (
pPITC
->
PITC_PIMR
);

1519 
	}
}

1525 
__ölöe
 
	$AT91F_PITGëSètus
(

1526 
AT91PS_PITC
 
pPITC
)

1528 (
pPITC
->
PITC_PISR
);

1529 
	}
}

1535 
__ölöe
 
	$AT91F_PITGëPIIR
(

1536 
AT91PS_PITC
 
pPITC
)

1538 (
pPITC
->
PITC_PIIR
);

1539 
	}
}

1545 
__ölöe
 
	$AT91F_PITGëPIVR
(

1546 
AT91PS_PITC
 
pPITC
)

1548 (
pPITC
->
PITC_PIVR
);

1549 
	}
}

1557 
__ölöe
 
	$AT91F_WDTSëMode
(

1558 
AT91PS_WDTC
 
pWDTC
,

1559 
Mode
)

1561 
pWDTC
->
WDTC_WDMR
 = 
Mode
;

1562 
	}
}

1568 
__ölöe
 
	$AT91F_WDTRe°¨t
(

1569 
AT91PS_WDTC
 
pWDTC
)

1571 
pWDTC
->
WDTC_WDCR
 = 0xA5000001;

1572 
	}
}

1578 
__ölöe
 
	$AT91F_WDTSGëètus
(

1579 
AT91PS_WDTC
 
pWDTC
)

1581 (
pWDTC
->
WDTC_WDSR
 & 0x3);

1582 
	}
}

1588 
__ölöe
 
	$AT91F_WDTGëPîiod
(
ms
)

1590 i‡((
ms
 < 4) || (ms > 16000))

1592 ((
ms
 << 8) / 1000);

1593 
	}
}

1601 
__ölöe
 
	$AT91F_VREG_E«bÀ_LowPowîMode
(

1602 
AT91PS_VREG
 
pVREG
)

1604 
pVREG
->
VREG_MR
 |
AT91C_VREG_PSTDBY
;

1605 
	}
}

1611 
__ölöe
 
	$AT91F_VREG_DißbÀ_LowPowîMode
(

1612 
AT91PS_VREG
 
pVREG
)

1614 
pVREG
->
VREG_MR
 &~
AT91C_VREG_PSTDBY
;

1615 
	}
}

1619 
	#AT91C_MC_CORRECT_KEY
 (() 0x5A << 24)

1620 

	)

1625 
__ölöe
 
	$AT91F_MC_Rem≠
 ()

1627 
AT91PS_MC
 
pMC
 = (AT91PS_MCË
AT91C_BASE_MC
;

1629 
pMC
->
MC_RCR
 = 
AT91C_MC_RCB
;

1630 
	}
}

1636 
__ölöe
 
	$AT91F_MC_EFC_CfgModeReg
 (

1637 
AT91PS_MC
 
pMC
,

1638 
mode
)

1641 
pMC
->
MC_FMR
 = 
mode
;

1642 
	}
}

1648 
__ölöe
 
	$AT91F_MC_EFC_GëModeReg
(

1649 
AT91PS_MC
 
pMC
)

1651  
pMC
->
MC_FMR
;

1652 
	}
}

1658 
__ölöe
 
	$AT91F_MC_EFC_CompuãFMCN
(

1659 
ma°î_˛ock
)

1661  (
ma°î_˛ock
/1000000 +2);

1662 
	}
}

1668 
__ölöe
 
	$AT91F_MC_EFC_Pîf‹mCmd
 (

1669 
AT91PS_MC
 
pMC
,

1670 
å™s„r_cmd
)

1672 
pMC
->
MC_FCR
 = 
å™s„r_cmd
;

1673 
	}
}

1679 
__ölöe
 
	$AT91F_MC_EFC_GëSètus
(

1680 
AT91PS_MC
 
pMC
)

1682  
pMC
->
MC_FSR
;

1683 
	}
}

1689 
__ölöe
 
	$AT91F_MC_EFC_IsI¡îru±Masked
(

1690 
AT91PS_MC
 
pMC
,

1691 
Êag
)

1693  (
	`AT91F_MC_EFC_GëModeReg
(
pMC
Ë& 
Êag
);

1694 
	}
}

1700 
__ölöe
 
	$AT91F_MC_EFC_IsI¡îru±Së
(

1701 
AT91PS_MC
 
pMC
,

1702 
Êag
)

1704  (
	`AT91F_MC_EFC_GëSètus
(
pMC
Ë& 
Êag
);

1705 
	}
}

1714 
__ölöe
 
	$AT91F_SPI_O≥n
 (

1715 c⁄° 
nuŒ
)

1719 
	}
}

1725 
__ölöe
 
	$AT91F_SPI_CfgCs
 (

1726 
AT91PS_SPI
 
pSPI
,

1727 
cs
,

1728 
vÆ
)

1731 *(
pSPI
->
SPI_CSR
 + 
cs
Ë
vÆ
;

1732 
	}
}

1738 
__ölöe
 
	$AT91F_SPI_E«bÀIt
 (

1739 
AT91PS_SPI
 
pSPI
,

1740 
Êag
)

1743 
pSPI
->
SPI_IER
 = 
Êag
;

1744 
	}
}

1750 
__ölöe
 
	$AT91F_SPI_DißbÀIt
 (

1751 
AT91PS_SPI
 
pSPI
,

1752 
Êag
)

1755 
pSPI
->
SPI_IDR
 = 
Êag
;

1756 
	}
}

1762 
__ölöe
 
	$AT91F_SPI_Re£t
 (

1763 
AT91PS_SPI
 
pSPI


1767 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SWRST
;

1768 
	}
}

1774 
__ölöe
 
	$AT91F_SPI_E«bÀ
 (

1775 
AT91PS_SPI
 
pSPI


1779 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIEN
;

1780 
	}
}

1786 
__ölöe
 
	$AT91F_SPI_DißbÀ
 (

1787 
AT91PS_SPI
 
pSPI


1791 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

1792 
	}
}

1798 
__ölöe
 
	$AT91F_SPI_CfgMode
 (

1799 
AT91PS_SPI
 
pSPI
,

1800 
mode
)

1803 
pSPI
->
SPI_MR
 = 
mode
;

1804 
	}
}

1810 
__ölöe
 
	$AT91F_SPI_CfgPCS
 (

1811 
AT91PS_SPI
 
pSPI
,

1812 
PCS_Devi˚
)

1815 
pSPI
->
SPI_MR
 &= 0xFFF0FFFF;

1816 
pSPI
->
SPI_MR
 |–(
PCS_Devi˚
<<16Ë& 
AT91C_SPI_PCS
 );

1817 
	}
}

1823 
__ölöe
 
	$AT91F_SPI_Re˚iveFøme
 (

1824 
AT91PS_SPI
 
pSPI
,

1825 *
pBuf„r
,

1826 
szBuf„r
,

1827 *
pNextBuf„r
,

1828 
szNextBuf„r
 )

1830  
	`AT91F_PDC_Re˚iveFøme
(

1831 (
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
),

1832 
pBuf„r
,

1833 
szBuf„r
,

1834 
pNextBuf„r
,

1835 
szNextBuf„r
);

1836 
	}
}

1842 
__ölöe
 
	$AT91F_SPI_SídFøme
(

1843 
AT91PS_SPI
 
pSPI
,

1844 *
pBuf„r
,

1845 
szBuf„r
,

1846 *
pNextBuf„r
,

1847 
szNextBuf„r
 )

1849  
	`AT91F_PDC_SídFøme
(

1850 (
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
),

1851 
pBuf„r
,

1852 
szBuf„r
,

1853 
pNextBuf„r
,

1854 
szNextBuf„r
);

1855 
	}
}

1861 
__ölöe
 
	$AT91F_SPI_Clo£
 (

1862 
AT91PS_SPI
 
pSPI
)

1865 
pSPI
->
SPI_CSR
[0] = 0 ;

1866 
pSPI
->
SPI_CSR
[1] = 0 ;

1867 
pSPI
->
SPI_CSR
[2] = 0 ;

1868 
pSPI
->
SPI_CSR
[3] = 0 ;

1871 
pSPI
->
SPI_MR
 = 0 ;

1874 
pSPI
->
SPI_IDR
 = 0xFFFFFFFF ;

1877 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
));

1880 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

1881 
	}
}

1887 
__ölöe
 
	$AT91F_SPI_PutCh¨
 (

1888 
AT91PS_SPI
 
pSPI
,

1889 
ch¨a˘î
,

1890 
cs_numbî
 )

1892 
vÆue_f‹_cs
;

1893 
vÆue_f‹_cs
 = (~(1 << 
cs_numbî
)) & 0xF;

1894 
pSPI
->
SPI_TDR
 = (
ch¨a˘î
 & 0xFFFFË| (
vÆue_f‹_cs
 << 16);

1895 
	}
}

1901 
__ölöe
 
	$AT91F_SPI_GëCh¨
 (

1902 c⁄° 
AT91PS_SPI
 
pSPI
)

1904 ((
pSPI
->
SPI_RDR
) & 0xFFFF);

1905 
	}
}

1911 
__ölöe
 
	$AT91F_SPI_GëI¡îru±MaskSètus
(

1912 
AT91PS_SPI
 
pSpi
)

1914  
pSpi
->
SPI_IMR
;

1915 
	}
}

1921 
__ölöe
 
	$AT91F_SPI_IsI¡îru±Masked
(

1922 
AT91PS_SPI
 
pSpi
,

1923 
Êag
)

1925  (
	`AT91F_SPI_GëI¡îru±MaskSètus
(
pSpi
Ë& 
Êag
);

1926 
	}
}

1935 
	#AT91C_US_ASYNC_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

1936 
AT91C_US_NBSTOP_1_BIT
 + \

1937 
AT91C_US_PAR_NONE
 + \

1938 
AT91C_US_CHRL_8_BITS
 + \

1939 
AT91C_US_CLKS_CLOCK
 )

	)

1942 
	#AT91C_US_ASYNC_SCK_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

1943 
AT91C_US_NBSTOP_1_BIT
 + \

1944 
AT91C_US_PAR_NONE
 + \

1945 
AT91C_US_CHRL_8_BITS
 + \

1946 
AT91C_US_CLKS_EXT
 )

	)

1949 
	#AT91C_US_SYNC_MODE
 ( 
AT91C_US_SYNC
 + \

1950 
AT91C_US_USMODE_NORMAL
 + \

1951 
AT91C_US_NBSTOP_1_BIT
 + \

1952 
AT91C_US_PAR_NONE
 + \

1953 
AT91C_US_CHRL_8_BITS
 + \

1954 
AT91C_US_CLKS_CLOCK
 )

	)

1957 
	#AT91C_US_SCK_USED
 (
AT91C_US_CKLO
 | 
AT91C_US_CLKS_EXT
)

	)

1960 
	#AT91C_US_ISO_READER_MODE
 ( 
AT91C_US_USMODE_ISO7816_0
 + \

1961 
AT91C_US_CLKS_CLOCK
 +\

1962 
AT91C_US_NBSTOP_1_BIT
 + \

1963 
AT91C_US_PAR_EVEN
 + \

1964 
AT91C_US_CHRL_8_BITS
 + \

1965 
AT91C_US_CKLO
 +\

1966 
AT91C_US_OVER
)

	)

1969 
	#AT91C_US_ASYNC_IRDA_MODE
 ( 
AT91C_US_USMODE_IRDA
 + \

1970 
AT91C_US_NBSTOP_1_BIT
 + \

1971 
AT91C_US_PAR_NONE
 + \

1972 
AT91C_US_CHRL_8_BITS
 + \

1973 
AT91C_US_CLKS_CLOCK
 )

	)

1979 
__ölöe
 
	$AT91F_US_Baudøã
 (

1980 c⁄° 
maö_˛ock
,

1981 c⁄° 
baud_øã
)

1983 
baud_vÆue
 = ((
maö_˛ock
*10)/(
baud_øã
 * 16));

1984 i‡((
baud_vÆue
 % 10) >= 5)

1985 
baud_vÆue
 = (baud_value / 10) + 1;

1987 
baud_vÆue
 /= 10;

1988  
baud_vÆue
;

1989 
	}
}

1995 
__ölöe
 
	$AT91F_US_SëBaudøã
 (

1996 
AT91PS_USART
 
pUSART
,

1997 
maöClock
,

1998 
•ìd
)

2001 
pUSART
->
US_BRGR
 = 
	`AT91F_US_Baudøã
(
maöClock
, 
•ìd
);

2002 
	}
}

2008 
__ölöe
 
	$AT91F_US_SëTimegu¨d
 (

2009 
AT91PS_USART
 
pUSART
,

2010 
timegu¨d
)

2013 
pUSART
->
US_TTGR
 = 
timegu¨d
 ;

2014 
	}
}

2020 
__ölöe
 
	$AT91F_US_E«bÀIt
 (

2021 
AT91PS_USART
 
pUSART
,

2022 
Êag
)

2025 
pUSART
->
US_IER
 = 
Êag
;

2026 
	}
}

2032 
__ölöe
 
	$AT91F_US_DißbÀIt
 (

2033 
AT91PS_USART
 
pUSART
,

2034 
Êag
)

2037 
pUSART
->
US_IDR
 = 
Êag
;

2038 
	}
}

2044 
__ölöe
 
	$AT91F_US_C⁄figuª
 (

2045 
AT91PS_USART
 
pUSART
,

2046 
maöClock
,

2047 
mode
 ,

2048 
baudR©e
 ,

2049 
timegu¨d
 )

2052 
pUSART
->
US_IDR
 = () -1;

2055 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RXDIS
 | 
AT91C_US_TXDIS
 ;

2058 
	`AT91F_US_SëBaudøã
(
pUSART
, 
maöClock
, 
baudR©e
);

2061 
	`AT91F_US_SëTimegu¨d
(
pUSART
, 
timegu¨d
);

2064 
	`AT91F_PDC_O≥n
((
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
));

2067 
pUSART
->
US_MR
 = 
mode
 ;

2069 
	}
}

2075 
__ölöe
 
	$AT91F_US_E«bÀRx
 (

2076 
AT91PS_USART
 
pUSART
)

2079 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2080 
	}
}

2086 
__ölöe
 
	$AT91F_US_E«bÀTx
 (

2087 
AT91PS_USART
 
pUSART
)

2090 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2091 
	}
}

2097 
__ölöe
 
	$AT91F_US_Re£tRx
 (

2098 
AT91PS_USART
 
pUSART
)

2101 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
;

2103 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2104 
	}
}

2110 
__ölöe
 
	$AT91F_US_Re£tTx
 (

2111 
AT91PS_USART
 
pUSART
)

2114 
pUSART
->
US_CR
 = 
AT91C_US_RSTTX
;

2116 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2117 
	}
}

2123 
__ölöe
 
	$AT91F_US_DißbÀRx
 (

2124 
AT91PS_USART
 
pUSART
)

2127 
pUSART
->
US_CR
 = 
AT91C_US_RXDIS
;

2128 
	}
}

2134 
__ölöe
 
	$AT91F_US_DißbÀTx
 (

2135 
AT91PS_USART
 
pUSART
)

2138 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
;

2139 
	}
}

2145 
__ölöe
 
	$AT91F_US_Clo£
 (

2146 
AT91PS_USART
 
pUSART
)

2149 
pUSART
->
US_BRGR
 = 0 ;

2152 
pUSART
->
US_MR
 = 0 ;

2155 
pUSART
->
US_TTGR
 = 0;

2158 
pUSART
->
US_IDR
 = 0xFFFFFFFF ;

2161 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
));

2164 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
 | 
AT91C_US_RXDIS
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RSTRX
 ;

2165 
	}
}

2171 
__ölöe
 
	$AT91F_US_TxRódy
 (

2172 
AT91PS_USART
 
pUSART
 )

2174  (
pUSART
->
US_CSR
 & 
AT91C_US_TXRDY
);

2175 
	}
}

2181 
__ölöe
 
	$AT91F_US_RxRódy
 (

2182 
AT91PS_USART
 
pUSART
 )

2184  (
pUSART
->
US_CSR
 & 
AT91C_US_RXRDY
);

2185 
	}
}

2191 
__ölöe
 
	$AT91F_US_Eº‹
 (

2192 
AT91PS_USART
 
pUSART
 )

2194  (
pUSART
->
US_CSR
 &

2195 (
AT91C_US_OVRE
 |

2196 
AT91C_US_FRAME
 |

2197 
AT91C_US_PARE
));

2198 
	}
}

2204 
__ölöe
 
	$AT91F_US_PutCh¨
 (

2205 
AT91PS_USART
 
pUSART
,

2206 
ch¨a˘î
 )

2208 
pUSART
->
US_THR
 = (
ch¨a˘î
 & 0x1FF);

2209 
	}
}

2215 
__ölöe
 
	$AT91F_US_GëCh¨
 (

2216 c⁄° 
AT91PS_USART
 
pUSART
)

2218 ((
pUSART
->
US_RHR
) & 0x1FF);

2219 
	}
}

2225 
__ölöe
 
	$AT91F_US_SídFøme
(

2226 
AT91PS_USART
 
pUSART
,

2227 *
pBuf„r
,

2228 
szBuf„r
,

2229 *
pNextBuf„r
,

2230 
szNextBuf„r
 )

2232  
	`AT91F_PDC_SídFøme
(

2233 (
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
),

2234 
pBuf„r
,

2235 
szBuf„r
,

2236 
pNextBuf„r
,

2237 
szNextBuf„r
);

2238 
	}
}

2244 
__ölöe
 
	$AT91F_US_Re˚iveFøme
 (

2245 
AT91PS_USART
 
pUSART
,

2246 *
pBuf„r
,

2247 
szBuf„r
,

2248 *
pNextBuf„r
,

2249 
szNextBuf„r
 )

2251  
	`AT91F_PDC_Re˚iveFøme
(

2252 (
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
),

2253 
pBuf„r
,

2254 
szBuf„r
,

2255 
pNextBuf„r
,

2256 
szNextBuf„r
);

2257 
	}
}

2263 
__ölöe
 
	$AT91F_US_SëIrdaFûãr
 (

2264 
AT91PS_USART
 
pUSART
,

2265 
vÆue


2268 
pUSART
->
US_IF
 = 
vÆue
;

2269 
	}
}

2279 
	#AT91C_I2S_ASY_MASTER_TX_SETTING
(
nb_bô_by_¶Ÿ
, 
nb_¶Ÿ_by_‰ame
)( +\

2280 
AT91C_SSC_CKS_DIV
 +\

2281 
AT91C_SSC_CKO_CONTINOUS
 +\

2282 
AT91C_SSC_CKG_NONE
 +\

2283 
AT91C_SSC_START_FALL_RF
 +\

2284 
AT91C_SSC_STTOUT
 +\

2285 ((1<<16Ë& 
AT91C_SSC_STTDLY
) +\

2286 ((((
nb_bô_by_¶Ÿ
*
nb_¶Ÿ_by_‰ame
)/2)-1Ë<<24))

	)

2292 
	#AT91C_I2S_ASY_TX_FRAME_SETTING
(
nb_bô_by_¶Ÿ
, 
nb_¶Ÿ_by_‰ame
)( +\

2293 (
nb_bô_by_¶Ÿ
-1) +\

2294 
AT91C_SSC_MSBF
 +\

2295 (((
nb_¶Ÿ_by_‰ame
-1)<<8Ë& 
AT91C_SSC_DATNB
) +\

2296 (((
nb_bô_by_¶Ÿ
-1)<<16Ë& 
AT91C_SSC_FSLEN
) +\

2297 
AT91C_SSC_FSOS_NEGATIVE
)

	)

2304 
__ölöe
 
	$AT91F_SSC_SëBaudøã
 (

2305 
AT91PS_SSC
 
pSSC
,

2306 
maöClock
,

2307 
•ìd
)

2309 
baud_vÆue
;

2311 i‡(
•ìd
 == 0)

2312 
baud_vÆue
 = 0;

2315 
baud_vÆue
 = (Ë(
maöClock
 * 10)/(2*
•ìd
);

2316 i‡((
baud_vÆue
 % 10) >= 5)

2317 
baud_vÆue
 = (baud_value / 10) + 1;

2319 
baud_vÆue
 /= 10;

2322 
pSSC
->
SSC_CMR
 = 
baud_vÆue
;

2323 
	}
}

2329 
__ölöe
 
	$AT91F_SSC_C⁄figuª
 (

2330 
AT91PS_SSC
 
pSSC
,

2331 
sy°_˛ock
,

2332 
baud_øã
,

2333 
˛ock_rx
,

2334 
mode_rx
,

2335 
˛ock_tx
,

2336 
mode_tx
)

2339 
pSSC
->
SSC_IDR
 = () -1;

2342 
pSSC
->
SSC_CR
 = 
AT91C_SSC_SWRST
 | 
AT91C_SSC_RXDIS
 | 
AT91C_SSC_TXDIS
 ;

2345 
	`AT91F_SSC_SëBaudøã
(
pSSC
, 
sy°_˛ock
, 
baud_øã
);

2348 
pSSC
->
SSC_RCMR
 = 
˛ock_rx
;

2351 
pSSC
->
SSC_TCMR
 = 
˛ock_tx
;

2354 
pSSC
->
SSC_RFMR
 = 
mode_rx
;

2357 
pSSC
->
SSC_TFMR
 = 
mode_tx
;

2360 
	`AT91F_PDC_O≥n
((
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
));

2363 
	}
}

2369 
__ölöe
 
	$AT91F_SSC_E«bÀRx
 (

2370 
AT91PS_SSC
 
pSSC
)

2373 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXEN
;

2374 
	}
}

2380 
__ölöe
 
	$AT91F_SSC_DißbÀRx
 (

2381 
AT91PS_SSC
 
pSSC
)

2384 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXDIS
;

2385 
	}
}

2391 
__ölöe
 
	$AT91F_SSC_E«bÀTx
 (

2392 
AT91PS_SSC
 
pSSC
)

2395 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXEN
;

2396 
	}
}

2402 
__ölöe
 
	$AT91F_SSC_DißbÀTx
 (

2403 
AT91PS_SSC
 
pSSC
)

2406 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXDIS
;

2407 
	}
}

2413 
__ölöe
 
	$AT91F_SSC_E«bÀIt
 (

2414 
AT91PS_SSC
 
pSSC
,

2415 
Êag
)

2418 
pSSC
->
SSC_IER
 = 
Êag
;

2419 
	}
}

2425 
__ölöe
 
	$AT91F_SSC_DißbÀIt
 (

2426 
AT91PS_SSC
 
pSSC
,

2427 
Êag
)

2430 
pSSC
->
SSC_IDR
 = 
Êag
;

2431 
	}
}

2437 
__ölöe
 
	$AT91F_SSC_Re˚iveFøme
 (

2438 
AT91PS_SSC
 
pSSC
,

2439 *
pBuf„r
,

2440 
szBuf„r
,

2441 *
pNextBuf„r
,

2442 
szNextBuf„r
 )

2444  
	`AT91F_PDC_Re˚iveFøme
(

2445 (
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
),

2446 
pBuf„r
,

2447 
szBuf„r
,

2448 
pNextBuf„r
,

2449 
szNextBuf„r
);

2450 
	}
}

2456 
__ölöe
 
	$AT91F_SSC_SídFøme
(

2457 
AT91PS_SSC
 
pSSC
,

2458 *
pBuf„r
,

2459 
szBuf„r
,

2460 *
pNextBuf„r
,

2461 
szNextBuf„r
 )

2463  
	`AT91F_PDC_SídFøme
(

2464 (
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
),

2465 
pBuf„r
,

2466 
szBuf„r
,

2467 
pNextBuf„r
,

2468 
szNextBuf„r
);

2469 
	}
}

2475 
__ölöe
 
	$AT91F_SSC_GëI¡îru±MaskSètus
(

2476 
AT91PS_SSC
 
pSsc
)

2478  
pSsc
->
SSC_IMR
;

2479 
	}
}

2485 
__ölöe
 
	$AT91F_SSC_IsI¡îru±Masked
(

2486 
AT91PS_SSC
 
pSsc
,

2487 
Êag
)

2489  (
	`AT91F_SSC_GëI¡îru±MaskSètus
(
pSsc
Ë& 
Êag
);

2490 
	}
}

2499 
__ölöe
 
	$AT91F_TWI_E«bÀIt
 (

2500 
AT91PS_TWI
 
pTWI
,

2501 
Êag
)

2504 
pTWI
->
TWI_IER
 = 
Êag
;

2505 
	}
}

2511 
__ölöe
 
	$AT91F_TWI_DißbÀIt
 (

2512 
AT91PS_TWI
 
pTWI
,

2513 
Êag
)

2516 
pTWI
->
TWI_IDR
 = 
Êag
;

2517 
	}
}

2523 
__ölöe
 
	$AT91F_TWI_C⁄figuª
 ( 
AT91PS_TWI
 
pTWI
 )

2526 
pTWI
->
TWI_IDR
 = () -1;

2529 
pTWI
->
TWI_CR
 = 
AT91C_TWI_SWRST
;

2532 
pTWI
->
TWI_CR
 = 
AT91C_TWI_MSEN
;

2534 
	}
}

2540 
__ölöe
 
	$AT91F_TWI_GëI¡îru±MaskSètus
(

2541 
AT91PS_TWI
 
pTwi
)

2543  
pTwi
->
TWI_IMR
;

2544 
	}
}

2550 
__ölöe
 
	$AT91F_TWI_IsI¡îru±Masked
(

2551 
AT91PS_TWI
 
pTwi
,

2552 
Êag
)

2554  (
	`AT91F_TWI_GëI¡îru±MaskSètus
(
pTwi
Ë& 
Êag
);

2555 
	}
}

2564 
__ölöe
 
	$AT91F_PWMC_GëSètus
(

2565 
AT91PS_PWMC
 
pPWM
)

2567  
pPWM
->
PWMC_SR
;

2568 
	}
}

2574 
__ölöe
 
	$AT91F_PWMC_I¡îru±E«bÀ
(

2575 
AT91PS_PWMC
 
pPwm
,

2576 
Êag
)

2578 
pPwm
->
PWMC_IER
 = 
Êag
;

2579 
	}
}

2585 
__ölöe
 
	$AT91F_PWMC_I¡îru±DißbÀ
(

2586 
AT91PS_PWMC
 
pPwm
,

2587 
Êag
)

2589 
pPwm
->
PWMC_IDR
 = 
Êag
;

2590 
	}
}

2596 
__ölöe
 
	$AT91F_PWMC_GëI¡îru±MaskSètus
(

2597 
AT91PS_PWMC
 
pPwm
)

2599  
pPwm
->
PWMC_IMR
;

2600 
	}
}

2606 
__ölöe
 
	$AT91F_PWMC_IsI¡îru±Masked
(

2607 
AT91PS_PWMC
 
pPWM
,

2608 
Êag
)

2610  (
	`AT91F_PWMC_GëI¡îru±MaskSètus
(
pPWM
Ë& 
Êag
);

2611 
	}
}

2617 
__ölöe
 
	$AT91F_PWMC_IsSètusSë
(

2618 
AT91PS_PWMC
 
pPWM
,

2619 
Êag
)

2621  (
	`AT91F_PWMC_GëSètus
(
pPWM
Ë& 
Êag
);

2622 
	}
}

2628 
__ölöe
 
	$AT91F_PWMC_CfgCh™√l
(

2629 
AT91PS_PWMC
 
pPWM
,

2630 
ch™√lId
,

2631 
mode
,

2632 
≥riod
,

2633 
duty
)

2635 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CMR
 = 
mode
;

2636 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CDTYR
 = 
duty
;

2637 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CPRDR
 = 
≥riod
;

2638 
	}
}

2644 
__ölöe
 
	$AT91F_PWMC_SèπCh™√l
(

2645 
AT91PS_PWMC
 
pPWM
,

2646 
Êag
)

2648 
pPWM
->
PWMC_ENA
 = 
Êag
;

2649 
	}
}

2655 
__ölöe
 
	$AT91F_PWMC_St›Ch™√l
(

2656 
AT91PS_PWMC
 
pPWM
,

2657 
Êag
)

2659 
pPWM
->
PWMC_DIS
 = 
Êag
;

2660 
	}
}

2666 
__ölöe
 
	$AT91F_PWMC_Upd©eCh™√l
(

2667 
AT91PS_PWMC
 
pPWM
,

2668 
ch™√lId
,

2669 
upd©e
)

2671 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CUPDR
 = 
upd©e
;

2672 
	}
}

2681 
__ölöe
 
	$AT91F_UDP_E«bÀIt
 (

2682 
AT91PS_UDP
 
pUDP
,

2683 
Êag
)

2686 
pUDP
->
UDP_IER
 = 
Êag
;

2687 
	}
}

2693 
__ölöe
 
	$AT91F_UDP_DißbÀIt
 (

2694 
AT91PS_UDP
 
pUDP
,

2695 
Êag
)

2698 
pUDP
->
UDP_IDR
 = 
Êag
;

2699 
	}
}

2705 
__ölöe
 
	$AT91F_UDP_SëAddªss
 (

2706 
AT91PS_UDP
 
pUDP
,

2707 
addªss
)

2709 
pUDP
->
UDP_FADDR
 = (
AT91C_UDP_FEN
 | 
addªss
);

2710 
	}
}

2716 
__ölöe
 
	$AT91F_UDP_E«bÀEp
 (

2717 
AT91PS_UDP
 
pUDP
,

2718 
ídpoöt
)

2720 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_EPEDS
;

2721 
	}
}

2727 
__ölöe
 
	$AT91F_UDP_DißbÀEp
 (

2728 
AT91PS_UDP
 
pUDP
,

2729 
ídpoöt
)

2731 
pUDP
->
UDP_CSR
[
ídpoöt
] &~
AT91C_UDP_EPEDS
;

2732 
	}
}

2738 
__ölöe
 
	$AT91F_UDP_SëSèã
 (

2739 
AT91PS_UDP
 
pUDP
,

2740 
Êag
)

2742 
pUDP
->
UDP_GLBSTATE
 &~(
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
);

2743 
pUDP
->
UDP_GLBSTATE
 |
Êag
;

2744 
	}
}

2750 
__ölöe
 
	$AT91F_UDP_GëSèã
 (

2751 
AT91PS_UDP
 
pUDP
)

2753  (
pUDP
->
UDP_GLBSTATE
 & (
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
));

2754 
	}
}

2760 
__ölöe
 
	$AT91F_UDP_Re£tEp
 (

2761 
AT91PS_UDP
 
pUDP
,

2762 
Êag
)

2764 
pUDP
->
UDP_RSTEP
 = 
Êag
;

2765 
pUDP
->
UDP_RSTEP
 = 0;

2766 
	}
}

2772 
__ölöe
 
	$AT91F_UDP_EpSèŒ
(

2773 
AT91PS_UDP
 
pUDP
,

2774 
ídpoöt
)

2776 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_FORCESTALL
;

2777 
	}
}

2783 
__ölöe
 
	$AT91F_UDP_EpWrôe
(

2784 
AT91PS_UDP
 
pUDP
,

2785 
ídpoöt
,

2786 
vÆue
)

2788 
pUDP
->
UDP_FDR
[
ídpoöt
] = 
vÆue
;

2789 
	}
}

2795 
__ölöe
 
	$AT91F_UDP_EpRód
(

2796 
AT91PS_UDP
 
pUDP
,

2797 
ídpoöt
)

2799  
pUDP
->
UDP_FDR
[
ídpoöt
];

2800 
	}
}

2806 
__ölöe
 
	$AT91F_UDP_EpEndOfWr
(

2807 
AT91PS_UDP
 
pUDP
,

2808 
ídpoöt
)

2810 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_TXPKTRDY
;

2811 
	}
}

2817 
__ölöe
 
	$AT91F_UDP_EpCÀ¨
(

2818 
AT91PS_UDP
 
pUDP
,

2819 
ídpoöt
,

2820 
Êag
)

2822 
pUDP
->
UDP_CSR
[
ídpoöt
] &~(
Êag
);

2823 
	}
}

2829 
__ölöe
 
	$AT91F_UDP_EpSë
(

2830 
AT91PS_UDP
 
pUDP
,

2831 
ídpoöt
,

2832 
Êag
)

2834 
pUDP
->
UDP_CSR
[
ídpoöt
] |
Êag
;

2835 
	}
}

2841 
__ölöe
 
	$AT91F_UDP_EpSètus
(

2842 
AT91PS_UDP
 
pUDP
,

2843 
ídpoöt
)

2845  
pUDP
->
UDP_CSR
[
ídpoöt
];

2846 
	}
}

2852 
__ölöe
 
	$AT91F_UDP_GëI¡îru±MaskSètus
(

2853 
AT91PS_UDP
 
pUdp
)

2855  
pUdp
->
UDP_IMR
;

2856 
	}
}

2862 
__ölöe
 
	$AT91F_UDP_IsI¡îru±Masked
(

2863 
AT91PS_UDP
 
pUdp
,

2864 
Êag
)

2866  (
	`AT91F_UDP_GëI¡îru±MaskSètus
(
pUdp
Ë& 
Êag
);

2867 
	}
}

2876 
__ölöe
 
	$AT91F_TC_I¡îru±E«bÀ
(

2877 
AT91PS_TC
 
pTc
,

2878 
Êag
)

2880 
pTc
->
TC_IER
 = 
Êag
;

2881 
	}
}

2887 
__ölöe
 
	$AT91F_TC_I¡îru±DißbÀ
(

2888 
AT91PS_TC
 
pTc
,

2889 
Êag
)

2891 
pTc
->
TC_IDR
 = 
Êag
;

2892 
	}
}

2898 
__ölöe
 
	$AT91F_TC_GëI¡îru±MaskSètus
(

2899 
AT91PS_TC
 
pTc
)

2901  
pTc
->
TC_IMR
;

2902 
	}
}

2908 
__ölöe
 
	$AT91F_TC_IsI¡îru±Masked
(

2909 
AT91PS_TC
 
pTc
,

2910 
Êag
)

2912  (
	`AT91F_TC_GëI¡îru±MaskSètus
(
pTc
Ë& 
Êag
);

2913 
	}
}

2918 
	#STANDARD_FORMAT
 0

	)

2919 
	#EXTENDED_FORMAT
 1

	)

2925 
__ölöe
 
	$AT91F_InôMaûboxRegi°îs
(
AT91PS_CAN_MB
 
CAN_Maûbox
,

2926 
mode_ªg
,

2927 
ac˚±™˚_mask_ªg
,

2928 
id_ªg
,

2929 
d©a_low_ªg
,

2930 
d©a_high_ªg
,

2931 
c⁄åﬁ_ªg
)

2933 
CAN_Maûbox
->
CAN_MB_MCR
 = 0x0;

2934 
CAN_Maûbox
->
CAN_MB_MMR
 = 
mode_ªg
;

2935 
CAN_Maûbox
->
CAN_MB_MAM
 = 
ac˚±™˚_mask_ªg
;

2936 
CAN_Maûbox
->
CAN_MB_MID
 = 
id_ªg
;

2937 
CAN_Maûbox
->
CAN_MB_MDL
 = 
d©a_low_ªg
;

2938 
CAN_Maûbox
->
CAN_MB_MDH
 = 
d©a_high_ªg
;

2939 
CAN_Maûbox
->
CAN_MB_MCR
 = 
c⁄åﬁ_ªg
;

2940 
	}
}

2946 
__ölöe
 
	$AT91F_E«bÀCAN
(

2947 
AT91PS_CAN
 
pCAN
)

2949 
pCAN
->
CAN_MR
 |
AT91C_CAN_CANEN
;

2952  (
pCAN
->
CAN_SR
 & 
AT91C_CAN_WAKEUP
) != AT91C_CAN_WAKEUP );

2953 
	}
}

2959 
__ölöe
 
	$AT91F_DißbÀCAN
(

2960 
AT91PS_CAN
 
pCAN
)

2962 
pCAN
->
CAN_MR
 &~
AT91C_CAN_CANEN
;

2963 
	}
}

2969 
__ölöe
 
	$AT91F_CAN_E«bÀIt
 (

2970 
AT91PS_CAN
 
pCAN
,

2971 
Êag
)

2974 
pCAN
->
CAN_IER
 = 
Êag
;

2975 
	}
}

2981 
__ölöe
 
	$AT91F_CAN_DißbÀIt
 (

2982 
AT91PS_CAN
 
pCAN
,

2983 
Êag
)

2986 
pCAN
->
CAN_IDR
 = 
Êag
;

2987 
	}
}

2993 
__ölöe
 
	$AT91F_CAN_GëSètus
(

2994 
AT91PS_CAN
 
pCAN
)

2996  
pCAN
->
CAN_SR
;

2997 
	}
}

3003 
__ölöe
 
	$AT91F_CAN_GëI¡îru±MaskSètus
(

3004 
AT91PS_CAN
 
pCAN
)

3006  
pCAN
->
CAN_IMR
;

3007 
	}
}

3013 
__ölöe
 
	$AT91F_CAN_IsI¡îru±Masked
(

3014 
AT91PS_CAN
 
pCAN
,

3015 
Êag
)

3017  (
	`AT91F_CAN_GëI¡îru±MaskSètus
(
pCAN
Ë& 
Êag
);

3018 
	}
}

3024 
__ölöe
 
	$AT91F_CAN_IsSètusSë
(

3025 
AT91PS_CAN
 
pCAN
,

3026 
Êag
)

3028  (
	`AT91F_CAN_GëSètus
(
pCAN
Ë& 
Êag
);

3029 
	}
}

3035 
__ölöe
 
	$AT91F_CAN_CfgModeReg
 (

3036 
AT91PS_CAN
 
pCAN
,

3037 
mode
)

3040 
pCAN
->
CAN_MR
 = 
mode
;

3041 
	}
}

3047 
__ölöe
 
	$AT91F_CAN_GëModeReg
 (

3048 
AT91PS_CAN
 
pCAN


3051  
pCAN
->
CAN_MR
;

3052 
	}
}

3058 
__ölöe
 
	$AT91F_CAN_CfgBaudøãReg
 (

3059 
AT91PS_CAN
 
pCAN
,

3060 
baudøã_cfg
)

3063 
pCAN
->
CAN_BR
 = 
baudøã_cfg
;

3064 
	}
}

3070 
__ölöe
 
	$AT91F_CAN_GëBaudøã
 (

3071 
AT91PS_CAN
 
pCAN


3074  
pCAN
->
CAN_BR
;

3075 
	}
}

3081 
__ölöe
 
	$AT91F_CAN_GëI¡î«lCou¡î
 (

3082 
AT91PS_CAN
 
pCAN


3085  
pCAN
->
CAN_TIM
;

3086 
	}
}

3092 
__ölöe
 
	$AT91F_CAN_GëTime°amp
 (

3093 
AT91PS_CAN
 
pCAN


3096  
pCAN
->
CAN_TIMESTP
;

3097 
	}
}

3103 
__ölöe
 
	$AT91F_CAN_GëEº‹Cou¡î
 (

3104 
AT91PS_CAN
 
pCAN


3107  
pCAN
->
CAN_ECR
;

3108 
	}
}

3114 
__ölöe
 
	$AT91F_CAN_InôTøns„rReque°
 (

3115 
AT91PS_CAN
 
pCAN
,

3116 
å™s„r_cmd
)

3118 
pCAN
->
CAN_TCR
 = 
å™s„r_cmd
;

3119 
	}
}

3125 
__ölöe
 
	$AT91F_CAN_InôAb‹tReque°
 (

3126 
AT91PS_CAN
 
pCAN
,

3127 
ab‹t_cmd
)

3129 
pCAN
->
CAN_ACR
 = 
ab‹t_cmd
;

3130 
	}
}

3136 
__ölöe
 
	$AT91F_CAN_CfgMesßgeModeReg
 (

3137 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3138 
mode
)

3140 
CAN_Maûbox
->
CAN_MB_MMR
 = 
mode
;

3141 
	}
}

3147 
__ölöe
 
	$AT91F_CAN_GëMesßgeModeReg
 (

3148 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3150  
CAN_Maûbox
->
CAN_MB_MMR
;

3151 
	}
}

3158 
__ölöe
 
	$AT91F_CAN_CfgMesßgeIDReg
 (

3159 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3160 
id
,

3161 
vîsi⁄
)

3163 if(
vîsi⁄
==0)

3164 
CAN_Maûbox
->
CAN_MB_MID
 = 
id
<<18;

3166 
CAN_Maûbox
->
CAN_MB_MID
 = 
id
 | (1<<29);

3167 
	}
}

3173 
__ölöe
 
	$AT91F_CAN_GëMesßgeIDReg
 (

3174 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3176  
CAN_Maûbox
->
CAN_MB_MID
;

3177 
	}
}

3183 
__ölöe
 
	$AT91F_CAN_CfgMesßgeAc˚±™˚MaskReg
 (

3184 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3185 
mask
)

3187 
CAN_Maûbox
->
CAN_MB_MAM
 = 
mask
;

3188 
	}
}

3194 
__ölöe
 
	$AT91F_CAN_GëMesßgeAc˚±™˚MaskReg
 (

3195 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3197  
CAN_Maûbox
->
CAN_MB_MAM
;

3198 
	}
}

3204 
__ölöe
 
	$AT91F_CAN_GëFamûyID
 (

3205 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3207  
CAN_Maûbox
->
CAN_MB_MFID
;

3208 
	}
}

3214 
__ölöe
 
	$AT91F_CAN_CfgMesßgeCålReg
 (

3215 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3216 
mesßge_˘æ_cmd
)

3218 
CAN_Maûbox
->
CAN_MB_MCR
 = 
mesßge_˘æ_cmd
;

3219 
	}
}

3225 
__ölöe
 
	$AT91F_CAN_GëMesßgeSètus
 (

3226 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3228  
CAN_Maûbox
->
CAN_MB_MSR
;

3229 
	}
}

3235 
__ölöe
 
	$AT91F_CAN_CfgMesßgeD©aLow
 (

3236 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3237 
d©a
)

3239 
CAN_Maûbox
->
CAN_MB_MDL
 = 
d©a
;

3240 
	}
}

3246 
__ölöe
 
	$AT91F_CAN_GëMesßgeD©aLow
 (

3247 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3249  
CAN_Maûbox
->
CAN_MB_MDL
;

3250 
	}
}

3256 
__ölöe
 
	$AT91F_CAN_CfgMesßgeD©aHigh
 (

3257 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3258 
d©a
)

3260 
CAN_Maûbox
->
CAN_MB_MDH
 = 
d©a
;

3261 
	}
}

3267 
__ölöe
 
	$AT91F_CAN_GëMesßgeD©aHigh
 (

3268 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3270  
CAN_Maûbox
->
CAN_MB_MDH
;

3271 
	}
}

3277 
__ölöe
 
	$AT91F_CAN_O≥n
 (

3278 c⁄° 
nuŒ
)

3282 
	}
}

3290 
__ölöe
 
	$AT91F_ADC_E«bÀIt
 (

3291 
AT91PS_ADC
 
pADC
,

3292 
Êag
)

3295 
pADC
->
ADC_IER
 = 
Êag
;

3296 
	}
}

3302 
__ölöe
 
	$AT91F_ADC_DißbÀIt
 (

3303 
AT91PS_ADC
 
pADC
,

3304 
Êag
)

3307 
pADC
->
ADC_IDR
 = 
Êag
;

3308 
	}
}

3314 
__ölöe
 
	$AT91F_ADC_GëSètus
(

3315 
AT91PS_ADC
 
pADC
)

3317  
pADC
->
ADC_SR
;

3318 
	}
}

3324 
__ölöe
 
	$AT91F_ADC_GëI¡îru±MaskSètus
(

3325 
AT91PS_ADC
 
pADC
)

3327  
pADC
->
ADC_IMR
;

3328 
	}
}

3334 
__ölöe
 
	$AT91F_ADC_IsI¡îru±Masked
(

3335 
AT91PS_ADC
 
pADC
,

3336 
Êag
)

3338  (
	`AT91F_ADC_GëI¡îru±MaskSètus
(
pADC
Ë& 
Êag
);

3339 
	}
}

3345 
__ölöe
 
	$AT91F_ADC_IsSètusSë
(

3346 
AT91PS_ADC
 
pADC
,

3347 
Êag
)

3349  (
	`AT91F_ADC_GëSètus
(
pADC
Ë& 
Êag
);

3350 
	}
}

3356 
__ölöe
 
	$AT91F_ADC_CfgModeReg
 (

3357 
AT91PS_ADC
 
pADC
,

3358 
mode
)

3361 
pADC
->
ADC_MR
 = 
mode
;

3362 
	}
}

3368 
__ölöe
 
	$AT91F_ADC_GëModeReg
 (

3369 
AT91PS_ADC
 
pADC


3372  
pADC
->
ADC_MR
;

3373 
	}
}

3379 
__ölöe
 
	$AT91F_ADC_CfgTimögs
 (

3380 
AT91PS_ADC
 
pADC
,

3381 
mck_˛ock
,

3382 
adc_˛ock
,

3383 
°¨tup_time
,

3384 
ßm∂e_™d_hﬁd_time
)

3386 
¥esˇl
,
°¨tup
,
shtim
;

3388 
¥esˇl
 = 
mck_˛ock
/(2*
adc_˛ock
) - 1;

3389 
°¨tup
 = 
adc_˛ock
*
°¨tup_time
/8 - 1;

3390 
shtim
 = 
adc_˛ock
*
ßm∂e_™d_hﬁd_time
/1000 - 1;

3393 
pADC
->
ADC_MR
 = ( (
¥esˇl
<<8Ë& 
AT91C_ADC_PRESCAL
Ë| ( (
°¨tup
<<16Ë& 
AT91C_ADC_STARTUP
Ë| ( (
shtim
<<24Ë& 
AT91C_ADC_SHTIM
);

3394 
	}
}

3400 
__ölöe
 
	$AT91F_ADC_E«bÀCh™√l
 (

3401 
AT91PS_ADC
 
pADC
,

3402 
ch™√l
)

3405 
pADC
->
ADC_CHER
 = 
ch™√l
;

3406 
	}
}

3412 
__ölöe
 
	$AT91F_ADC_DißbÀCh™√l
 (

3413 
AT91PS_ADC
 
pADC
,

3414 
ch™√l
)

3417 
pADC
->
ADC_CHDR
 = 
ch™√l
;

3418 
	}
}

3424 
__ölöe
 
	$AT91F_ADC_GëCh™√lSètus
 (

3425 
AT91PS_ADC
 
pADC


3428  
pADC
->
ADC_CHSR
;

3429 
	}
}

3435 
__ölöe
 
	$AT91F_ADC_SèπC⁄vîsi⁄
 (

3436 
AT91PS_ADC
 
pADC


3439 
pADC
->
ADC_CR
 = 
AT91C_ADC_START
;

3440 
	}
}

3446 
__ölöe
 
	$AT91F_ADC_So·Re£t
 (

3447 
AT91PS_ADC
 
pADC


3450 
pADC
->
ADC_CR
 = 
AT91C_ADC_SWRST
;

3451 
	}
}

3457 
__ölöe
 
	$AT91F_ADC_GëLa°C⁄vîãdD©a
 (

3458 
AT91PS_ADC
 
pADC


3461  
pADC
->
ADC_LCDR
;

3462 
	}
}

3468 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH0
 (

3469 
AT91PS_ADC
 
pADC


3472  
pADC
->
ADC_CDR0
;

3473 
	}
}

3479 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH1
 (

3480 
AT91PS_ADC
 
pADC


3483  
pADC
->
ADC_CDR1
;

3484 
	}
}

3490 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH2
 (

3491 
AT91PS_ADC
 
pADC


3494  
pADC
->
ADC_CDR2
;

3495 
	}
}

3501 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH3
 (

3502 
AT91PS_ADC
 
pADC


3505  
pADC
->
ADC_CDR3
;

3506 
	}
}

3512 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH4
 (

3513 
AT91PS_ADC
 
pADC


3516  
pADC
->
ADC_CDR4
;

3517 
	}
}

3523 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH5
 (

3524 
AT91PS_ADC
 
pADC


3527  
pADC
->
ADC_CDR5
;

3528 
	}
}

3534 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH6
 (

3535 
AT91PS_ADC
 
pADC


3538  
pADC
->
ADC_CDR6
;

3539 
	}
}

3545 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH7
 (

3546 
AT91PS_ADC
 
pADC


3549  
pADC
->
ADC_CDR7
;

3550 
	}
}

3559 
__ölöe
 
	$AT91F_AES_E«bÀIt
 (

3560 
AT91PS_AES
 
pAES
,

3561 
Êag
)

3564 
pAES
->
AES_IER
 = 
Êag
;

3565 
	}
}

3571 
__ölöe
 
	$AT91F_AES_DißbÀIt
 (

3572 
AT91PS_AES
 
pAES
,

3573 
Êag
)

3576 
pAES
->
AES_IDR
 = 
Êag
;

3577 
	}
}

3583 
__ölöe
 
	$AT91F_AES_GëSètus
(

3584 
AT91PS_AES
 
pAES
)

3586  
pAES
->
AES_ISR
;

3587 
	}
}

3593 
__ölöe
 
	$AT91F_AES_GëI¡îru±MaskSètus
(

3594 
AT91PS_AES
 
pAES
)

3596  
pAES
->
AES_IMR
;

3597 
	}
}

3603 
__ölöe
 
	$AT91F_AES_IsI¡îru±Masked
(

3604 
AT91PS_AES
 
pAES
,

3605 
Êag
)

3607  (
	`AT91F_AES_GëI¡îru±MaskSètus
(
pAES
Ë& 
Êag
);

3608 
	}
}

3614 
__ölöe
 
	$AT91F_AES_IsSètusSë
(

3615 
AT91PS_AES
 
pAES
,

3616 
Êag
)

3618  (
	`AT91F_AES_GëSètus
(
pAES
Ë& 
Êag
);

3619 
	}
}

3625 
__ölöe
 
	$AT91F_AES_CfgModeReg
 (

3626 
AT91PS_AES
 
pAES
,

3627 
mode
)

3630 
pAES
->
AES_MR
 = 
mode
;

3631 
	}
}

3637 
__ölöe
 
	$AT91F_AES_GëModeReg
 (

3638 
AT91PS_AES
 
pAES


3641  
pAES
->
AES_MR
;

3642 
	}
}

3648 
__ölöe
 
	$AT91F_AES_SèπPro˚ssög
 (

3649 
AT91PS_AES
 
pAES


3652 
pAES
->
AES_CR
 = 
AT91C_AES_START
;

3653 
	}
}

3659 
__ölöe
 
	$AT91F_AES_So·Re£t
 (

3660 
AT91PS_AES
 
pAES


3663 
pAES
->
AES_CR
 = 
AT91C_AES_SWRST
;

3664 
	}
}

3670 
__ölöe
 
	$AT91F_AES_LﬂdNewSìd
 (

3671 
AT91PS_AES
 
pAES


3674 
pAES
->
AES_CR
 = 
AT91C_AES_LOADSEED
;

3675 
	}
}

3681 
__ölöe
 
	$AT91F_AES_SëCry±oKey
 (

3682 
AT91PS_AES
 
pAES
,

3683 
ödex
,

3684 
keyw‹d


3687 
pAES
->
AES_KEYWxR
[
ödex
] = 
keyw‹d
;

3688 
	}
}

3694 
__ölöe
 
	$AT91F_AES_I≈utD©a
 (

3695 
AT91PS_AES
 
pAES
,

3696 
ödex
,

3697 
öd©a


3700 
pAES
->
AES_IDATAxR
[
ödex
] = 
öd©a
;

3701 
	}
}

3707 
__ölöe
 
	$AT91F_AES_GëOuçutD©a
 (

3708 
AT91PS_AES
 
pAES
,

3709 
ödex


3712  
pAES
->
AES_ODATAxR
[
ödex
];

3713 
	}
}

3719 
__ölöe
 
	$AT91F_AES_SëInôüliz©i⁄Ve˘‹
 (

3720 
AT91PS_AES
 
pAES
,

3721 
ödex
,

3722 
öôve˘‹


3725 
pAES
->
AES_IVxR
[
ödex
] = 
öôve˘‹
;

3726 
	}
}

3735 
__ölöe
 
	$AT91F_TDES_E«bÀIt
 (

3736 
AT91PS_TDES
 
pTDES
,

3737 
Êag
)

3740 
pTDES
->
TDES_IER
 = 
Êag
;

3741 
	}
}

3747 
__ölöe
 
	$AT91F_TDES_DißbÀIt
 (

3748 
AT91PS_TDES
 
pTDES
,

3749 
Êag
)

3752 
pTDES
->
TDES_IDR
 = 
Êag
;

3753 
	}
}

3759 
__ölöe
 
	$AT91F_TDES_GëSètus
(

3760 
AT91PS_TDES
 
pTDES
)

3762  
pTDES
->
TDES_ISR
;

3763 
	}
}

3769 
__ölöe
 
	$AT91F_TDES_GëI¡îru±MaskSètus
(

3770 
AT91PS_TDES
 
pTDES
)

3772  
pTDES
->
TDES_IMR
;

3773 
	}
}

3779 
__ölöe
 
	$AT91F_TDES_IsI¡îru±Masked
(

3780 
AT91PS_TDES
 
pTDES
,

3781 
Êag
)

3783  (
	`AT91F_TDES_GëI¡îru±MaskSètus
(
pTDES
Ë& 
Êag
);

3784 
	}
}

3790 
__ölöe
 
	$AT91F_TDES_IsSètusSë
(

3791 
AT91PS_TDES
 
pTDES
,

3792 
Êag
)

3794  (
	`AT91F_TDES_GëSètus
(
pTDES
Ë& 
Êag
);

3795 
	}
}

3801 
__ölöe
 
	$AT91F_TDES_CfgModeReg
 (

3802 
AT91PS_TDES
 
pTDES
,

3803 
mode
)

3806 
pTDES
->
TDES_MR
 = 
mode
;

3807 
	}
}

3813 
__ölöe
 
	$AT91F_TDES_GëModeReg
 (

3814 
AT91PS_TDES
 
pTDES


3817  
pTDES
->
TDES_MR
;

3818 
	}
}

3824 
__ölöe
 
	$AT91F_TDES_SèπPro˚ssög
 (

3825 
AT91PS_TDES
 
pTDES


3828 
pTDES
->
TDES_CR
 = 
AT91C_TDES_START
;

3829 
	}
}

3835 
__ölöe
 
	$AT91F_TDES_So·Re£t
 (

3836 
AT91PS_TDES
 
pTDES


3839 
pTDES
->
TDES_CR
 = 
AT91C_TDES_SWRST
;

3840 
	}
}

3846 
__ölöe
 
	$AT91F_TDES_SëCry±oKey1
 (

3847 
AT91PS_TDES
 
pTDES
,

3848 
ödex
,

3849 
keyw‹d


3852 
pTDES
->
TDES_KEY1WxR
[
ödex
] = 
keyw‹d
;

3853 
	}
}

3859 
__ölöe
 
	$AT91F_TDES_SëCry±oKey2
 (

3860 
AT91PS_TDES
 
pTDES
,

3861 
ödex
,

3862 
keyw‹d


3865 
pTDES
->
TDES_KEY2WxR
[
ödex
] = 
keyw‹d
;

3866 
	}
}

3872 
__ölöe
 
	$AT91F_TDES_SëCry±oKey3
 (

3873 
AT91PS_TDES
 
pTDES
,

3874 
ödex
,

3875 
keyw‹d


3878 
pTDES
->
TDES_KEY3WxR
[
ödex
] = 
keyw‹d
;

3879 
	}
}

3885 
__ölöe
 
	$AT91F_TDES_I≈utD©a
 (

3886 
AT91PS_TDES
 
pTDES
,

3887 
ödex
,

3888 
öd©a


3891 
pTDES
->
TDES_IDATAxR
[
ödex
] = 
öd©a
;

3892 
	}
}

3898 
__ölöe
 
	$AT91F_TDES_GëOuçutD©a
 (

3899 
AT91PS_TDES
 
pTDES
,

3900 
ödex


3903  
pTDES
->
TDES_ODATAxR
[
ödex
];

3904 
	}
}

3910 
__ölöe
 
	$AT91F_TDES_SëInôüliz©i⁄Ve˘‹
 (

3911 
AT91PS_TDES
 
pTDES
,

3912 
ödex
,

3913 
öôve˘‹


3916 
pTDES
->
TDES_IVxR
[
ödex
] = 
öôve˘‹
;

3917 
	}
}

3923 
__ölöe
 
	$AT91F_DBGU_CfgPMC
 ()

3925 
	`AT91F_PMC_E«bÀPîùhClock
(

3926 
AT91C_BASE_PMC
,

3927 ((Ë1 << 
AT91C_ID_SYS
));

3928 
	}
}

3934 
__ölöe
 
	$AT91F_DBGU_CfgPIO
 ()

3937 
	`AT91F_PIO_CfgPîùh
(

3938 
AT91C_BASE_PIOA
,

3939 ((Ë
AT91C_PA27_DRXD
 ) |

3940 ((Ë
AT91C_PA28_DTXD
 ),

3942 
	}
}

3948 
__ölöe
 
	$AT91F_PMC_CfgPMC
 ()

3950 
	`AT91F_PMC_E«bÀPîùhClock
(

3951 
AT91C_BASE_PMC
,

3952 ((Ë1 << 
AT91C_ID_SYS
));

3953 
	}
}

3959 
__ölöe
 
	$AT91F_PMC_CfgPIO
 ()

3962 
	`AT91F_PIO_CfgPîùh
(

3963 
AT91C_BASE_PIOB
,

3964 ((Ë
AT91C_PB30_PCK2
 ) |

3965 ((Ë
AT91C_PB29_PCK1
 ),

3966 ((Ë
AT91C_PB20_PCK0
 ) |

3967 ((Ë
AT91C_PB0_PCK0
 ) |

3968 ((Ë
AT91C_PB22_PCK2
 ) |

3969 ((Ë
AT91C_PB21_PCK1
 ));

3971 
	`AT91F_PIO_CfgPîùh
(

3972 
AT91C_BASE_PIOA
,

3974 ((Ë
AT91C_PA30_PCK2
 ) |

3975 ((Ë
AT91C_PA13_PCK1
 ) |

3976 ((Ë
AT91C_PA27_PCK3
 ));

3977 
	}
}

3983 
__ölöe
 
	$AT91F_VREG_CfgPMC
 ()

3985 
	`AT91F_PMC_E«bÀPîùhClock
(

3986 
AT91C_BASE_PMC
,

3987 ((Ë1 << 
AT91C_ID_SYS
));

3988 
	}
}

3994 
__ölöe
 
	$AT91F_RSTC_CfgPMC
 ()

3996 
	`AT91F_PMC_E«bÀPîùhClock
(

3997 
AT91C_BASE_PMC
,

3998 ((Ë1 << 
AT91C_ID_SYS
));

3999 
	}
}

4005 
__ölöe
 
	$AT91F_SSC_CfgPMC
 ()

4007 
	`AT91F_PMC_E«bÀPîùhClock
(

4008 
AT91C_BASE_PMC
,

4009 ((Ë1 << 
AT91C_ID_SSC
));

4010 
	}
}

4016 
__ölöe
 
	$AT91F_SSC_CfgPIO
 ()

4019 
	`AT91F_PIO_CfgPîùh
(

4020 
AT91C_BASE_PIOA
,

4021 ((Ë
AT91C_PA25_RK
 ) |

4022 ((Ë
AT91C_PA22_TK
 ) |

4023 ((Ë
AT91C_PA21_TF
 ) |

4024 ((Ë
AT91C_PA24_RD
 ) |

4025 ((Ë
AT91C_PA26_RF
 ) |

4026 ((Ë
AT91C_PA23_TD
 ),

4028 
	}
}

4034 
__ölöe
 
	$AT91F_WDTC_CfgPMC
 ()

4036 
	`AT91F_PMC_E«bÀPîùhClock
(

4037 
AT91C_BASE_PMC
,

4038 ((Ë1 << 
AT91C_ID_SYS
));

4039 
	}
}

4045 
__ölöe
 
	$AT91F_US1_CfgPMC
 ()

4047 
	`AT91F_PMC_E«bÀPîùhClock
(

4048 
AT91C_BASE_PMC
,

4049 ((Ë1 << 
AT91C_ID_US1
));

4050 
	}
}

4056 
__ölöe
 
	$AT91F_US1_CfgPIO
 ()

4059 
	`AT91F_PIO_CfgPîùh
(

4060 
AT91C_BASE_PIOB
,

4062 ((Ë
AT91C_PB26_RI1
 ) |

4063 ((Ë
AT91C_PB24_DSR1
 ) |

4064 ((Ë
AT91C_PB23_DCD1
 ) |

4065 ((Ë
AT91C_PB25_DTR1
 ));

4067 
	`AT91F_PIO_CfgPîùh
(

4068 
AT91C_BASE_PIOA
,

4069 ((Ë
AT91C_PA7_SCK1
 ) |

4070 ((Ë
AT91C_PA8_RTS1
 ) |

4071 ((Ë
AT91C_PA6_TXD1
 ) |

4072 ((Ë
AT91C_PA5_RXD1
 ) |

4073 ((Ë
AT91C_PA9_CTS1
 ),

4075 
	}
}

4081 
__ölöe
 
	$AT91F_US0_CfgPMC
 ()

4083 
	`AT91F_PMC_E«bÀPîùhClock
(

4084 
AT91C_BASE_PMC
,

4085 ((Ë1 << 
AT91C_ID_US0
));

4086 
	}
}

4092 
__ölöe
 
	$AT91F_US0_CfgPIO
 ()

4095 
	`AT91F_PIO_CfgPîùh
(

4096 
AT91C_BASE_PIOA
,

4097 ((Ë
AT91C_PA0_RXD0
 ) |

4098 ((Ë
AT91C_PA4_CTS0
 ) |

4099 ((Ë
AT91C_PA3_RTS0
 ) |

4100 ((Ë
AT91C_PA2_SCK0
 ) |

4101 ((Ë
AT91C_PA1_TXD0
 ),

4103 
	}
}

4109 
__ölöe
 
	$AT91F_SPI1_CfgPMC
 ()

4111 
	`AT91F_PMC_E«bÀPîùhClock
(

4112 
AT91C_BASE_PMC
,

4113 ((Ë1 << 
AT91C_ID_SPI1
));

4114 
	}
}

4120 
__ölöe
 
	$AT91F_SPI1_CfgPIO
 ()

4123 
	`AT91F_PIO_CfgPîùh
(

4124 
AT91C_BASE_PIOB
,

4126 ((Ë
AT91C_PB16_NPCS13
 ) |

4127 ((Ë
AT91C_PB10_NPCS11
 ) |

4128 ((Ë
AT91C_PB11_NPCS12
 ));

4130 
	`AT91F_PIO_CfgPîùh
(

4131 
AT91C_BASE_PIOA
,

4133 ((Ë
AT91C_PA4_NPCS13
 ) |

4134 ((Ë
AT91C_PA29_NPCS13
 ) |

4135 ((Ë
AT91C_PA21_NPCS10
 ) |

4136 ((Ë
AT91C_PA22_SPCK1
 ) |

4137 ((Ë
AT91C_PA25_NPCS11
 ) |

4138 ((Ë
AT91C_PA2_NPCS11
 ) |

4139 ((Ë
AT91C_PA24_MISO1
 ) |

4140 ((Ë
AT91C_PA3_NPCS12
 ) |

4141 ((Ë
AT91C_PA26_NPCS12
 ) |

4142 ((Ë
AT91C_PA23_MOSI1
 ));

4143 
	}
}

4149 
__ölöe
 
	$AT91F_SPI0_CfgPMC
 ()

4151 
	`AT91F_PMC_E«bÀPîùhClock
(

4152 
AT91C_BASE_PMC
,

4153 ((Ë1 << 
AT91C_ID_SPI0
));

4154 
	}
}

4160 
__ölöe
 
	$AT91F_SPI0_CfgPIO
 ()

4163 
	`AT91F_PIO_CfgPîùh
(

4164 
AT91C_BASE_PIOB
,

4166 ((Ë
AT91C_PB13_NPCS01
 ) |

4167 ((Ë
AT91C_PB17_NPCS03
 ) |

4168 ((Ë
AT91C_PB14_NPCS02
 ));

4170 
	`AT91F_PIO_CfgPîùh
(

4171 
AT91C_BASE_PIOA
,

4172 ((Ë
AT91C_PA16_MISO0
 ) |

4173 ((Ë
AT91C_PA13_NPCS01
 ) |

4174 ((Ë
AT91C_PA15_NPCS03
 ) |

4175 ((Ë
AT91C_PA17_MOSI0
 ) |

4176 ((Ë
AT91C_PA18_SPCK0
 ) |

4177 ((Ë
AT91C_PA14_NPCS02
 ) |

4178 ((Ë
AT91C_PA12_NPCS00
 ),

4179 ((Ë
AT91C_PA7_NPCS01
 ) |

4180 ((Ë
AT91C_PA9_NPCS03
 ) |

4181 ((Ë
AT91C_PA8_NPCS02
 ));

4182 
	}
}

4188 
__ölöe
 
	$AT91F_PITC_CfgPMC
 ()

4190 
	`AT91F_PMC_E«bÀPîùhClock
(

4191 
AT91C_BASE_PMC
,

4192 ((Ë1 << 
AT91C_ID_SYS
));

4193 
	}
}

4199 
__ölöe
 
	$AT91F_AIC_CfgPMC
 ()

4201 
	`AT91F_PMC_E«bÀPîùhClock
(

4202 
AT91C_BASE_PMC
,

4203 ((Ë1 << 
AT91C_ID_FIQ
) |

4204 ((Ë1 << 
AT91C_ID_IRQ0
) |

4205 ((Ë1 << 
AT91C_ID_IRQ1
));

4206 
	}
}

4212 
__ölöe
 
	$AT91F_AIC_CfgPIO
 ()

4215 
	`AT91F_PIO_CfgPîùh
(

4216 
AT91C_BASE_PIOA
,

4217 ((Ë
AT91C_PA30_IRQ0
 ) |

4218 ((Ë
AT91C_PA29_FIQ
 ),

4219 ((Ë
AT91C_PA14_IRQ1
 ));

4220 
	}
}

4226 
__ölöe
 
	$AT91F_AES_CfgPMC
 ()

4228 
	`AT91F_PMC_E«bÀPîùhClock
(

4229 
AT91C_BASE_PMC
,

4230 ((Ë1 << 
AT91C_ID_AES
));

4231 
	}
}

4237 
__ölöe
 
	$AT91F_TWI_CfgPMC
 ()

4239 
	`AT91F_PMC_E«bÀPîùhClock
(

4240 
AT91C_BASE_PMC
,

4241 ((Ë1 << 
AT91C_ID_TWI
));

4242 
	}
}

4248 
__ölöe
 
	$AT91F_TWI_CfgPIO
 ()

4251 
	`AT91F_PIO_CfgPîùh
(

4252 
AT91C_BASE_PIOA
,

4253 ((Ë
AT91C_PA11_TWCK
 ) |

4254 ((Ë
AT91C_PA10_TWD
 ),

4256 
	}
}

4262 
__ölöe
 
	$AT91F_ADC_CfgPMC
 ()

4264 
	`AT91F_PMC_E«bÀPîùhClock
(

4265 
AT91C_BASE_PMC
,

4266 ((Ë1 << 
AT91C_ID_ADC
));

4267 
	}
}

4273 
__ölöe
 
	$AT91F_ADC_CfgPIO
 ()

4276 
	`AT91F_PIO_CfgPîùh
(

4277 
AT91C_BASE_PIOB
,

4279 ((Ë
AT91C_PB18_ADTRG
 ));

4280 
	}
}

4286 
__ölöe
 
	$AT91F_PWMC_CH3_CfgPIO
 ()

4289 
	`AT91F_PIO_CfgPîùh
(

4290 
AT91C_BASE_PIOB
,

4291 ((Ë
AT91C_PB22_PWM3
 ),

4292 ((Ë
AT91C_PB30_PWM3
 ));

4293 
	}
}

4299 
__ölöe
 
	$AT91F_PWMC_CH2_CfgPIO
 ()

4302 
	`AT91F_PIO_CfgPîùh
(

4303 
AT91C_BASE_PIOB
,

4304 ((Ë
AT91C_PB21_PWM2
 ),

4305 ((Ë
AT91C_PB29_PWM2
 ));

4306 
	}
}

4312 
__ölöe
 
	$AT91F_PWMC_CH1_CfgPIO
 ()

4315 
	`AT91F_PIO_CfgPîùh
(

4316 
AT91C_BASE_PIOB
,

4317 ((Ë
AT91C_PB20_PWM1
 ),

4318 ((Ë
AT91C_PB28_PWM1
 ));

4319 
	}
}

4325 
__ölöe
 
	$AT91F_PWMC_CH0_CfgPIO
 ()

4328 
	`AT91F_PIO_CfgPîùh
(

4329 
AT91C_BASE_PIOB
,

4330 ((Ë
AT91C_PB19_PWM0
 ),

4331 ((Ë
AT91C_PB27_PWM0
 ));

4332 
	}
}

4338 
__ölöe
 
	$AT91F_RTTC_CfgPMC
 ()

4340 
	`AT91F_PMC_E«bÀPîùhClock
(

4341 
AT91C_BASE_PMC
,

4342 ((Ë1 << 
AT91C_ID_SYS
));

4343 
	}
}

4349 
__ölöe
 
	$AT91F_UDP_CfgPMC
 ()

4351 
	`AT91F_PMC_E«bÀPîùhClock
(

4352 
AT91C_BASE_PMC
,

4353 ((Ë1 << 
AT91C_ID_UDP
));

4354 
	}
}

4360 
__ölöe
 
	$AT91F_TDES_CfgPMC
 ()

4362 
	`AT91F_PMC_E«bÀPîùhClock
(

4363 
AT91C_BASE_PMC
,

4364 ((Ë1 << 
AT91C_ID_TDES
));

4365 
	}
}

4371 
__ölöe
 
	$AT91F_EMAC_CfgPMC
 ()

4373 
	`AT91F_PMC_E«bÀPîùhClock
(

4374 
AT91C_BASE_PMC
,

4375 ((Ë1 << 
AT91C_ID_EMAC
));

4376 
	}
}

4382 
__ölöe
 
	$AT91F_EMAC_CfgPIO
 ()

4385 
	`AT91F_PIO_CfgPîùh
(

4386 
AT91C_BASE_PIOB
,

4387 ((Ë
AT91C_PB2_ETX0
 ) |

4388 ((Ë
AT91C_PB12_ETXER
 ) |

4389 ((Ë
AT91C_PB16_ECOL
 ) |

4390 ((Ë
AT91C_PB11_ETX3
 ) |

4391 ((Ë
AT91C_PB6_ERX1
 ) |

4392 ((Ë
AT91C_PB15_ERXDV
 ) |

4393 ((Ë
AT91C_PB13_ERX2
 ) |

4394 ((Ë
AT91C_PB3_ETX1
 ) |

4395 ((Ë
AT91C_PB8_EMDC
 ) |

4396 ((Ë
AT91C_PB5_ERX0
 ) |

4398 ((Ë
AT91C_PB14_ERX3
 ) |

4399 ((Ë
AT91C_PB4_ECRS_ECRSDV
) |

4400 ((Ë
AT91C_PB1_ETXEN
 ) |

4401 ((Ë
AT91C_PB10_ETX2
 ) |

4402 ((Ë
AT91C_PB0_ETXCK_EREFCK
) |

4403 ((Ë
AT91C_PB9_EMDIO
 ) |

4404 ((Ë
AT91C_PB7_ERXER
 ) |

4405 ((Ë
AT91C_PB17_ERXCK
 ),

4407 
	}
}

4413 
__ölöe
 
	$AT91F_TC0_CfgPMC
 ()

4415 
	`AT91F_PMC_E«bÀPîùhClock
(

4416 
AT91C_BASE_PMC
,

4417 ((Ë1 << 
AT91C_ID_TC0
));

4418 
	}
}

4424 
__ölöe
 
	$AT91F_TC0_CfgPIO
 ()

4427 
	`AT91F_PIO_CfgPîùh
(

4428 
AT91C_BASE_PIOB
,

4429 ((Ë
AT91C_PB23_TIOA0
 ) |

4430 ((Ë
AT91C_PB24_TIOB0
 ),

4431 ((Ë
AT91C_PB12_TCLK0
 ));

4432 
	}
}

4438 
__ölöe
 
	$AT91F_TC1_CfgPMC
 ()

4440 
	`AT91F_PMC_E«bÀPîùhClock
(

4441 
AT91C_BASE_PMC
,

4442 ((Ë1 << 
AT91C_ID_TC1
));

4443 
	}
}

4449 
__ölöe
 
	$AT91F_TC1_CfgPIO
 ()

4452 
	`AT91F_PIO_CfgPîùh
(

4453 
AT91C_BASE_PIOB
,

4454 ((Ë
AT91C_PB25_TIOA1
 ) |

4455 ((Ë
AT91C_PB26_TIOB1
 ),

4456 ((Ë
AT91C_PB19_TCLK1
 ));

4457 
	}
}

4463 
__ölöe
 
	$AT91F_TC2_CfgPMC
 ()

4465 
	`AT91F_PMC_E«bÀPîùhClock
(

4466 
AT91C_BASE_PMC
,

4467 ((Ë1 << 
AT91C_ID_TC2
));

4468 
	}
}

4474 
__ölöe
 
	$AT91F_TC2_CfgPIO
 ()

4477 
	`AT91F_PIO_CfgPîùh
(

4478 
AT91C_BASE_PIOB
,

4479 ((Ë
AT91C_PB28_TIOB2
 ) |

4480 ((Ë
AT91C_PB27_TIOA2
 ),

4483 
	`AT91F_PIO_CfgPîùh
(

4484 
AT91C_BASE_PIOA
,

4486 ((Ë
AT91C_PA15_TCLK2
 ));

4487 
	}
}

4493 
__ölöe
 
	$AT91F_MC_CfgPMC
 ()

4495 
	`AT91F_PMC_E«bÀPîùhClock
(

4496 
AT91C_BASE_PMC
,

4497 ((Ë1 << 
AT91C_ID_SYS
));

4498 
	}
}

4504 
__ölöe
 
	$AT91F_PIOA_CfgPMC
 ()

4506 
	`AT91F_PMC_E«bÀPîùhClock
(

4507 
AT91C_BASE_PMC
,

4508 ((Ë1 << 
AT91C_ID_PIOA
));

4509 
	}
}

4515 
__ölöe
 
	$AT91F_PIOB_CfgPMC
 ()

4517 
	`AT91F_PMC_E«bÀPîùhClock
(

4518 
AT91C_BASE_PMC
,

4519 ((Ë1 << 
AT91C_ID_PIOB
));

4520 
	}
}

4526 
__ölöe
 
	$AT91F_CAN_CfgPMC
 ()

4528 
	`AT91F_PMC_E«bÀPîùhClock
(

4529 
AT91C_BASE_PMC
,

4530 ((Ë1 << 
AT91C_ID_CAN
));

4531 
	}
}

4537 
__ölöe
 
	$AT91F_CAN_CfgPIO
 ()

4540 
	`AT91F_PIO_CfgPîùh
(

4541 
AT91C_BASE_PIOA
,

4542 ((Ë
AT91C_PA20_CANTX
 ) |

4543 ((Ë
AT91C_PA19_CANRX
 ),

4545 
	}
}

4551 
__ölöe
 
	$AT91F_PWMC_CfgPMC
 ()

4553 
	`AT91F_PMC_E«bÀPîùhClock
(

4554 
AT91C_BASE_PMC
,

4555 ((Ë1 << 
AT91C_ID_PWMC
));

4556 
	}
}

	@Libraries/FreeRTOS/Source/portable/GCC/ARM7_AT91SAM7S/port.c

70 
	~<°dlib.h
>

73 
	~"FªeRTOS.h
"

74 
	~"èsk.h
"

77 
	~"AT91SAM7X256.h
"

80 
	#p‹tINITIAL_SPSR
 ( ( 
p‹tSTACK_TYPE
 ) 0x1‡Ë

	)

81 
	#p‹tTHUMB_MODE_BIT
 ( ( 
p‹tSTACK_TYPE
 ) 0x20 )

	)

82 
	#p‹tINSTRUCTION_SIZE
 ( ( 
p‹tSTACK_TYPE
 ) 4 )

	)

83 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
p‹tSTACK_TYPE
 ) 0 )

	)

86 
	#p‹tENABLE_TIMER
 ( ( 
p‹tCHAR
 ) 0x01 )

	)

87 
	#p‹tPRESCALE_VALUE
 0x00

	)

88 
	#p‹tINTERRUPT_ON_MATCH
 ( ( 
p‹tLONG
 ) 0x01 )

	)

89 
	#p‹tRESET_COUNT_ON_MATCH
 ( ( 
p‹tLONG
 ) 0x02 )

	)

92 
	#p‹tPIT_CLOCK_DIVISOR
 ( ( 
p‹tLONG
 ) 16 )

	)

93 
	#p‹tPIT_COUNTER_VALUE
 ( ( ( 
c⁄figCPU_CLOCK_HZ
 / 
p‹tPIT_CLOCK_DIVISOR
 ) / 1000UL ) * 
p‹tTICK_RATE_MS
 )

	)

95 
	#p‹tINT_LEVEL_SENSITIVE
 0

	)

96 
	#p‹tPIT_ENABLE
 ( ( 
p‹tSHORT
 ) 0x1 << 24 )

	)

97 
	#p‹tPIT_INT_ENABLE
 ( ( 
p‹tSHORT
 ) 0x1 << 25 )

	)

101 
¥vSëupTimîI¡îru±
( );

107 
vP‹tISRSèπFú°Task
( );

117 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

119 
p‹tSTACK_TYPE
 *
pxOrigöÆTOS
;

121 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

129 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

130 
pxT›OfSèck
--;

132 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00000000;

133 
pxT›OfSèck
--;

134 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxOrigöÆTOS
;

135 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x12121212;

137 
pxT›OfSèck
--;

138 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x11111111;

139 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x10101010;

141 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x09090909;

143 
pxT›OfSèck
--;

144 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x08080808;

145 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x07070707;

147 
pxT›OfSèck
--;

148 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x06060606;

149 
pxT›OfSèck
--;

150 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x05050505;

151 
pxT›OfSèck
--;

152 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x04040404;

153 
pxT›OfSèck
--;

154 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x03030303;

155 
pxT›OfSèck
--;

156 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x02020202;

157 
pxT›OfSèck
--;

158 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x01010101;

159 
pxT›OfSèck
--;

163 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

164 
pxT›OfSèck
--;

168 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
p‹tINITIAL_SPSR
;

170 #ifde‡
THUMB_INTERWORK


173 *
pxT›OfSèck
 |
p‹tTHUMB_MODE_BIT
;

177 
pxT›OfSèck
--;

183 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_SECTION_NESTING
;

185  
pxT›OfSèck
;

186 
	}
}

189 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

193 
	`¥vSëupTimîI¡îru±
();

196 
	`vP‹tISRSèπFú°Task
();

200 
	}
}

203 
	$vP‹tEndScheduÀr
( )

207 
	}
}

213 
	$¥vSëupTimîI¡îru±
( )

215 
AT91PS_PITC
 
pxPIT
 = 
AT91C_BASE_PITC
;

219 #i‡
c⁄figUSE_PREEMPTION
 == 0

221 –
vN⁄Pªem±iveTick
 ) ( );

222 
	`AT91F_AIC_C⁄figuªIt
–
AT91C_ID_SYS
, 
AT91C_AIC_PRIOR_HIGHEST
, 
p‹tINT_LEVEL_SENSITIVE
, ( (*)(ËË
vN⁄Pªem±iveTick
 );

226 –
vPªem±iveTick
 )( );

227 
	`AT91F_AIC_C⁄figuªIt
–
AT91C_ID_SYS
, 
AT91C_AIC_PRIOR_HIGHEST
, 
p‹tINT_LEVEL_SENSITIVE
, ( (*)(ËË
vPªem±iveTick
 );

232 
pxPIT
->
PITC_PIMR
 = 
p‹tPIT_ENABLE
 | 
p‹tPIT_INT_ENABLE
 | 
p‹tPIT_COUNTER_VALUE
;

236 
AT91C_BASE_AIC
->
AIC_IECR
 = 0x1 << 
AT91C_ID_SYS
;

237 
	}
}

	@Libraries/FreeRTOS/Source/portable/GCC/ARM7_AT91SAM7S/portISR.c

67 
	~"FªeRTOS.h
"

68 
	~"èsk.h
"

70 
	~"AT91SAM7X256.h
"

73 
	#p‹tTIMER_MATCH_ISR_BIT
 ( ( 
p‹tCHAR
 ) 0x01 )

	)

74 
	#p‹tCLEAR_VIC_INTERRUPT
 ( ( 
p‹tLONG
 ) 0 )

	)

77 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
p‹tLONG
 ) 0 )

	)

78 vﬁ©ûê
p‹tLONG
 
	gulCrôiˇlNe°ög
 = 9999UL;

83 
	$vP‹tYõldPro˚ss‹
–Ë
	`__©åibuã__
((
	`öãºu±
("SWI"), 
«ked
));

89 
	`vP‹tISRSèπFú°Task
( );

92 
	$vP‹tISRSèπFú°Task
( )

96 
	`p‹tRESTORE_CONTEXT
();

97 
	}
}

108 
	$vP‹tYõldPro˚ss‹
( )

113 
asm
 volatile ( "ADD LR, LR, #4" );

116 
	`p‹tSAVE_CONTEXT
();

119 
	`vTaskSwôchC⁄ãxt
();

122 
	`p‹tRESTORE_CONTEXT
();

123 
	}
}

131 #i‡
c⁄figUSE_PREEMPTION
 == 0

135 
	$vN⁄Pªem±iveTick
–Ë
	`__©åibuã__
 ((
	`öãºu±
 ("IRQ")));

136 
	$vN⁄Pªem±iveTick
( )

138 
p‹tLONG
 
ulDummy
;

143 
	`vTaskIn¸emítTick
();

146 
ulDummy
 = 
AT91C_BASE_PITC
->
PITC_PIVR
;

149 
AT91C_BASE_AIC
->
AIC_EOICR
 = 
ulDummy
;

150 
	}
}

156 
	$vPªem±iveTick
–Ë
	`__©åibuã__
((
«ked
));

157 
	$vPªem±iveTick
( )

160 
	`p‹tSAVE_CONTEXT
();

163 
	`vTaskIn¸emítTick
();

166 
	`vTaskSwôchC⁄ãxt
();

169 
AT91C_BASE_AIC
->
AIC_EOICR
 = 
AT91C_BASE_PITC
->
PITC_PIVR
;;

171 
	`p‹tRESTORE_CONTEXT
();

172 
	}
}

183 
	$vP‹tDißbÀI¡îru±sFromThumb
–Ë
	`__©åibuã__
 ((
«ked
));

184 
	$vP‹tE«bÀI¡îru±sFromThumb
–Ë
	`__©åibuã__
 ((
«ked
));

186 
	$vP‹tDißbÀI¡îru±sFromThumb
( )

188 
asm
 volatile (

195 
	}
}

197 
	$vP‹tE«bÀI¡îru±sFromThumb
( )

199 
asm
 volatile (

206 
	}
}

213 
	$vP‹tE¡îCrôiˇl
( )

216 
asm
 volatile (

226 
ulCrôiˇlNe°ög
++;

227 
	}
}

229 
	$vP‹tExôCrôiˇl
( )

231 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

234 
ulCrôiˇlNe°ög
--;

238 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

241 
asm
 volatile (

249 
	}
}

	@Libraries/FreeRTOS/Source/portable/GCC/ARM7_AT91SAM7S/portmacro.h

75 #i‚de‡
PORTMACRO_H


76 
	#PORTMACRO_H


	)

78 #ifde‡
__˝lu•lus


93 
	#p‹tCHAR
 

	)

94 
	#p‹tFLOAT
 

	)

95 
	#p‹tDOUBLE
 

	)

96 
	#p‹tLONG
 

	)

97 
	#p‹tSHORT
 

	)

98 
	#p‹tSTACK_TYPE
 
p‹tLONG


	)

99 
	#p‹tBASE_TYPE
 
p‹tLONG


	)

101 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

102 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

103 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

105 
	tp‹tLONG
 
	tp‹tTickTy≥
;

106 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

111 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

112 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

113 
	#p‹tBYTE_ALIGNMENT
 4

	)

114 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"NOP" );

	)

127 
	#p‹tRESTORE_CONTEXT
() \

129 vﬁ©ûê* vﬁ©ûê
pxCuºítTCB
; \

130 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

133 
asm
 volatile ( \

159 –Ë
ulCrôiˇlNe°ög
; \

160 –Ë
pxCuºítTCB
; \

161 }

	)

164 
	#p‹tSAVE_CONTEXT
() \

166 vﬁ©ûê* vﬁ©ûê
pxCuºítTCB
; \

167 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

170 
asm
 volatile ( \

206 –Ë
ulCrôiˇlNe°ög
; \

207 –Ë
pxCuºítTCB
; \

208 }

	)

211 
	#p‹tYIELD_FROM_ISR
(Ë
	`vTaskSwôchC⁄ãxt
()

	)

212 
	#p‹tYIELD
(Ë
asm
 vﬁ©ûê–"SWI" )

	)

225 #ifde‡
THUMB_INTERWORK


227 
vP‹tDißbÀI¡îru±sFromThumb
–Ë
__©åibuã__
 ((
«ked
));

228 
vP‹tE«bÀI¡îru±sFromThumb
–Ë
__©åibuã__
 ((
«ked
));

230 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`vP‹tDißbÀI¡îru±sFromThumb
()

	)

231 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tE«bÀI¡îru±sFromThumb
()

	)

235 
	#p‹tDISABLE_INTERRUPTS
() \

236 
asm
 volatile ( \

241 "LDMIA SP!, {R0} " )

	)

243 
	#p‹tENABLE_INTERRUPTS
() \

244 
asm
 volatile ( \

249 "LDMIA SP!, {R0} " )

	)

253 
vP‹tE¡îCrôiˇl
( );

254 
vP‹tExôCrôiˇl
( );

256 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
();

	)

257 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
();

	)

261 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

262 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

264 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/GCC/ARM7_LPC2000/port.c

76 
	~<°dlib.h
>

79 
	~"FªeRTOS.h
"

80 
	~"èsk.h
"

83 
	#p‹tINITIAL_SPSR
 ( ( 
p‹tSTACK_TYPE
 ) 0x1‡Ë

	)

84 
	#p‹tTHUMB_MODE_BIT
 ( ( 
p‹tSTACK_TYPE
 ) 0x20 )

	)

85 
	#p‹tINSTRUCTION_SIZE
 ( ( 
p‹tSTACK_TYPE
 ) 4 )

	)

86 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
p‹tSTACK_TYPE
 ) 0 )

	)

89 
	#p‹tENABLE_TIMER
 ( ( 
p‹tCHAR
 ) 0x01 )

	)

90 
	#p‹tPRESCALE_VALUE
 0x00

	)

91 
	#p‹tINTERRUPT_ON_MATCH
 ( ( 
p‹tLONG
 ) 0x01 )

	)

92 
	#p‹tRESET_COUNT_ON_MATCH
 ( ( 
p‹tLONG
 ) 0x02 )

	)

95 
	#p‹tTIMER_VIC_CHANNEL
 ( ( 
p‹tLONG
 ) 0x0004 )

	)

96 
	#p‹tTIMER_VIC_CHANNEL_BIT
 ( ( 
p‹tLONG
 ) 0x0010 )

	)

97 
	#p‹tTIMER_VIC_ENABLE
 ( ( 
p‹tLONG
 ) 0x0020 )

	)

102 
¥vSëupTimîI¡îru±
( );

108 
vP‹tISRSèπFú°Task
( );

118 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

120 
p‹tSTACK_TYPE
 *
pxOrigöÆTOS
;

122 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

130 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

131 
pxT›OfSèck
--;

133 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xaaaaaaaa;

134 
pxT›OfSèck
--;

135 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxOrigöÆTOS
;

136 
pxT›OfSèck
--;

137 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x12121212;

138 
pxT›OfSèck
--;

139 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x11111111;

140 
pxT›OfSèck
--;

141 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x10101010;

142 
pxT›OfSèck
--;

143 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x09090909;

144 
pxT›OfSèck
--;

145 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x08080808;

146 
pxT›OfSèck
--;

147 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x07070707;

148 
pxT›OfSèck
--;

149 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x06060606;

150 
pxT›OfSèck
--;

151 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x05050505;

152 
pxT›OfSèck
--;

153 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x04040404;

154 
pxT›OfSèck
--;

155 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x03030303;

156 
pxT›OfSèck
--;

157 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x02020202;

158 
pxT›OfSèck
--;

159 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x01010101;

160 
pxT›OfSèck
--;

164 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

165 
pxT›OfSèck
--;

169 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
p‹tINITIAL_SPSR
;

171 #ifde‡
THUMB_INTERWORK


174 *
pxT›OfSèck
 |
p‹tTHUMB_MODE_BIT
;

178 
pxT›OfSèck
--;

184 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_SECTION_NESTING
;

186  
pxT›OfSèck
;

187 
	}
}

190 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

194 
	`¥vSëupTimîI¡îru±
();

197 
	`vP‹tISRSèπFú°Task
();

201 
	}
}

204 
	$vP‹tEndScheduÀr
( )

208 
	}
}

214 
	$¥vSëupTimîI¡îru±
( )

216 
p‹tLONG
 
ulCom∑ªM©ch
;

217 –
vTickISR
 )( );

221 
T0_PR
 = 
p‹tPRESCALE_VALUE
;

224 
ulCom∑ªM©ch
 = 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
;

228 #i‡
p‹tPRESCALE_VALUE
 != 0

230 
ulCom∑ªM©ch
 /–
p‹tPRESCALE_VALUE
 + 1 );

233 
T0_MR0
 = 
ulCom∑ªM©ch
;

236 
T0_MCR
 = 
p‹tRESET_COUNT_ON_MATCH
 | 
p‹tINTERRUPT_ON_MATCH
;

239 
VICI¡Sñe˘
 &~–
p‹tTIMER_VIC_CHANNEL_BIT
 );

240 
VICI¡E«bÀ
 |
p‹tTIMER_VIC_CHANNEL_BIT
;

245 
VICVe˘Addr0
 = ( 
p‹tLONG
 ) 
vTickISR
;

246 
VICVe˘C¡l0
 = 
p‹tTIMER_VIC_CHANNEL
 | 
p‹tTIMER_VIC_ENABLE
;

250 
T0_TCR
 = 
p‹tENABLE_TIMER
;

251 
	}
}

	@Libraries/FreeRTOS/Source/portable/GCC/ARM7_LPC2000/portISR.c

79 
	~"FªeRTOS.h
"

80 
	~"èsk.h
"

83 
	#p‹tTIMER_MATCH_ISR_BIT
 ( ( 
p‹tCHAR
 ) 0x01 )

	)

84 
	#p‹tCLEAR_VIC_INTERRUPT
 ( ( 
p‹tLONG
 ) 0 )

	)

87 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
p‹tLONG
 ) 0 )

	)

88 vﬁ©ûê
p‹tLONG
 
	gulCrôiˇlNe°ög
 = 9999UL;

93 
	$vP‹tYõldPro˚ss‹
–Ë
	`__©åibuã__
((
	`öãºu±
("SWI"), 
«ked
));

99 
	`vP‹tISRSèπFú°Task
( );

102 
	$vP‹tISRSèπFú°Task
( )

106 
	`p‹tRESTORE_CONTEXT
();

107 
	}
}

118 
	$vP‹tYõldPro˚ss‹
( )

123 
asm
 volatile ( "ADD LR, LR, #4" );

126 
	`p‹tSAVE_CONTEXT
();

129 
	`vTaskSwôchC⁄ãxt
();

132 
	`p‹tRESTORE_CONTEXT
();

133 
	}
}

139 
	$vTickISR
–Ë
	`__©åibuã__
((
«ked
));

140 
	$vTickISR
( )

143 
	`p‹tSAVE_CONTEXT
();

147 
	`vTaskIn¸emítTick
();

149 #i‡
c⁄figUSE_PREEMPTION
 == 1

150 
	`vTaskSwôchC⁄ãxt
();

154 
T0_IR
 = 
p‹tTIMER_MATCH_ISR_BIT
;

155 
VICVe˘Addr
 = 
p‹tCLEAR_VIC_INTERRUPT
;

158 
	`p‹tRESTORE_CONTEXT
();

159 
	}
}

168 #ifde‡
THUMB_INTERWORK


170 
	$vP‹tDißbÀI¡îru±sFromThumb
–Ë
	`__©åibuã__
 ((
«ked
));

171 
	$vP‹tE«bÀI¡îru±sFromThumb
–Ë
	`__©åibuã__
 ((
«ked
));

173 
	$vP‹tDißbÀI¡îru±sFromThumb
( )

175 
asm
 volatile (

182 
	}
}

184 
	$vP‹tE«bÀI¡îru±sFromThumb
( )

186 
asm
 volatile (

193 
	}
}

201 
	$vP‹tE¡îCrôiˇl
( )

204 
asm
 volatile (

214 
ulCrôiˇlNe°ög
++;

215 
	}
}

217 
	$vP‹tExôCrôiˇl
( )

219 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

222 
ulCrôiˇlNe°ög
--;

226 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

229 
asm
 volatile (

237 
	}
}

	@Libraries/FreeRTOS/Source/portable/GCC/ARM7_LPC2000/portmacro.h

75 #i‚de‡
PORTMACRO_H


76 
	#PORTMACRO_H


	)

78 #ifde‡
__˝lu•lus


93 
	#p‹tCHAR
 

	)

94 
	#p‹tFLOAT
 

	)

95 
	#p‹tDOUBLE
 

	)

96 
	#p‹tLONG
 

	)

97 
	#p‹tSHORT
 

	)

98 
	#p‹tSTACK_TYPE
 
p‹tLONG


	)

99 
	#p‹tBASE_TYPE
 
p‹tLONG


	)

101 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

102 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

103 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

105 
	tp‹tLONG
 
	tp‹tTickTy≥
;

106 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

111 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

112 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

113 
	#p‹tBYTE_ALIGNMENT
 4

	)

114 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"NOP" );

	)

127 
	#p‹tRESTORE_CONTEXT
() \

129 vﬁ©ûê* vﬁ©ûê
pxCuºítTCB
; \

130 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

133 
asm
 volatile ( \

159 –Ë
ulCrôiˇlNe°ög
; \

160 –Ë
pxCuºítTCB
; \

161 }

	)

164 
	#p‹tSAVE_CONTEXT
() \

166 vﬁ©ûê* vﬁ©ûê
pxCuºítTCB
; \

167 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

170 
asm
 volatile ( \

206 –Ë
ulCrôiˇlNe°ög
; \

207 –Ë
pxCuºítTCB
; \

208 }

	)

211 
	#p‹tYIELD_FROM_ISR
(Ë
	`vTaskSwôchC⁄ãxt
()

	)

212 
	#p‹tYIELD
(Ë
asm
 vﬁ©ûê–"SWI" )

	)

225 #ifde‡
THUMB_INTERWORK


227 
vP‹tDißbÀI¡îru±sFromThumb
–Ë
__©åibuã__
 ((
«ked
));

228 
vP‹tE«bÀI¡îru±sFromThumb
–Ë
__©åibuã__
 ((
«ked
));

230 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`vP‹tDißbÀI¡îru±sFromThumb
()

	)

231 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tE«bÀI¡îru±sFromThumb
()

	)

235 
	#p‹tDISABLE_INTERRUPTS
() \

236 
asm
 volatile ( \

241 "LDMIA SP!, {R0} " )

	)

243 
	#p‹tENABLE_INTERRUPTS
() \

244 
asm
 volatile ( \

249 "LDMIA SP!, {R0} " )

	)

253 
vP‹tE¡îCrôiˇl
( );

254 
vP‹tExôCrôiˇl
( );

256 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
();

	)

257 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
();

	)

261 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

262 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

264 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/GCC/ARM7_LPC23xx/port.c

63 
	~<°dlib.h
>

66 
	~"FªeRTOS.h
"

67 
	~"èsk.h
"

70 
	#p‹tINITIAL_SPSR
 ( ( 
p‹tSTACK_TYPE
 ) 0x1‡Ë

	)

71 
	#p‹tTHUMB_MODE_BIT
 ( ( 
p‹tSTACK_TYPE
 ) 0x20 )

	)

72 
	#p‹tINSTRUCTION_SIZE
 ( ( 
p‹tSTACK_TYPE
 ) 4 )

	)

73 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
p‹tSTACK_TYPE
 ) 0 )

	)

76 
	#p‹tENABLE_TIMER
 ( ( 
p‹tCHAR
 ) 0x01 )

	)

77 
	#p‹tPRESCALE_VALUE
 0x00

	)

78 
	#p‹tINTERRUPT_ON_MATCH
 ( ( 
p‹tLONG
 ) 0x01 )

	)

79 
	#p‹tRESET_COUNT_ON_MATCH
 ( ( 
p‹tLONG
 ) 0x02 )

	)

82 
	#p‹tTIMER_VIC_CHANNEL
 ( ( 
p‹tLONG
 ) 0x0004 )

	)

83 
	#p‹tTIMER_VIC_CHANNEL_BIT
 ( ( 
p‹tLONG
 ) 0x0010 )

	)

84 
	#p‹tTIMER_VIC_ENABLE
 ( ( 
p‹tLONG
 ) 0x0020 )

	)

89 
¥vSëupTimîI¡îru±
( );

95 
vP‹tISRSèπFú°Task
( );

105 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

107 
p‹tSTACK_TYPE
 *
pxOrigöÆTOS
;

109 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

117 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

118 
pxT›OfSèck
--;

120 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00000000;

121 
pxT›OfSèck
--;

122 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxOrigöÆTOS
;

123 
pxT›OfSèck
--;

124 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x12121212;

125 
pxT›OfSèck
--;

126 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x11111111;

127 
pxT›OfSèck
--;

128 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x10101010;

129 
pxT›OfSèck
--;

130 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x09090909;

131 
pxT›OfSèck
--;

132 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x08080808;

133 
pxT›OfSèck
--;

134 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x07070707;

135 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x06060606;

137 
pxT›OfSèck
--;

138 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x05050505;

139 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x04040404;

141 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x03030303;

143 
pxT›OfSèck
--;

144 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x02020202;

145 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x01010101;

147 
pxT›OfSèck
--;

151 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

152 
pxT›OfSèck
--;

156 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
p‹tINITIAL_SPSR
;

158 #ifde‡
THUMB_INTERWORK


161 *
pxT›OfSèck
 |
p‹tTHUMB_MODE_BIT
;

165 
pxT›OfSèck
--;

171 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_SECTION_NESTING
;

173  
pxT›OfSèck
;

174 
	}
}

177 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

181 
	`¥vSëupTimîI¡îru±
();

184 
	`vP‹tISRSèπFú°Task
();

188 
	}
}

191 
	$vP‹tEndScheduÀr
( )

195 
	}
}

201 
	$¥vSëupTimîI¡îru±
( )

203 
p‹tLONG
 
ulCom∑ªM©ch
;

205 
PCLKSEL0
 = (PCLKSEL0 & (~(0x3<<2))) | (0x01 << 2);

206 
T0TCR
 = 2;

207 
T0CTCR
 = 0;

211 
T0PR
 = 
p‹tPRESCALE_VALUE
;

214 
ulCom∑ªM©ch
 = 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
;

218 #i‡
p‹tPRESCALE_VALUE
 != 0

220 
ulCom∑ªM©ch
 /–
p‹tPRESCALE_VALUE
 + 1 );

223 
T0MR1
 = 
ulCom∑ªM©ch
;

226 
T0MCR
 = (3 << 3);

229 
VICI¡E«bÀ
 = 0x00000010;

233 #i‡
c⁄figUSE_PREEMPTION
 == 1

235 –
vPªem±iveTick
 )( );

236 
VICVe˘Addr4
 = ( 
p‹tLONG
 ) 
vPªem±iveTick
;

240 –
vN⁄Pªem±iveTick
 )( );

241 
VICVe˘Addr4
 = ( 
p‹tLONG
 ) 
vN⁄Pªem±iveTick
;

245 
VICVe˘C¡l4
 = 1;

249 
T0TCR
 = 
p‹tENABLE_TIMER
;

250 
	}
}

	@Libraries/FreeRTOS/Source/portable/GCC/ARM7_LPC23xx/portISR.c

60 
	~"FªeRTOS.h
"

61 
	~"èsk.h
"

64 
	#p‹tTIMER_MATCH_ISR_BIT
 ( ( 
p‹tCHAR
 ) 0x01 )

	)

65 
	#p‹tCLEAR_VIC_INTERRUPT
 ( ( 
p‹tLONG
 ) 0 )

	)

68 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
p‹tLONG
 ) 0 )

	)

69 vﬁ©ûê
p‹tLONG
 
	gulCrôiˇlNe°ög
 = 9999UL;

74 
	$vP‹tYõldPro˚ss‹
–Ë
	`__©åibuã__
((
	`öãºu±
("SWI"), 
«ked
));

80 
	`vP‹tISRSèπFú°Task
( );

83 
	$vP‹tISRSèπFú°Task
( )

87 
	`p‹tRESTORE_CONTEXT
();

88 
	}
}

99 
	$vP‹tYõldPro˚ss‹
( )

104 
asm
 volatile ( "ADD LR, LR, #4" );

107 
	`p‹tSAVE_CONTEXT
();

110 
	`vTaskSwôchC⁄ãxt
();

113 
	`p‹tRESTORE_CONTEXT
();

114 
	}
}

123 #i‡
c⁄figUSE_PREEMPTION
 == 0

127 
	$vN⁄Pªem±iveTick
–Ë
	`__©åibuã__
 ((
	`öãºu±
 ("IRQ")));

128 
	$vN⁄Pªem±iveTick
( )

130 
	`vTaskIn¸emítTick
();

131 
T0IR
 = 2;

132 
VICVe˘Addr
 = 
p‹tCLEAR_VIC_INTERRUPT
;

133 
	}
}

139 
	$vPªem±iveTick
–Ë
	`__©åibuã__
((
«ked
));

140 
	$vPªem±iveTick
( )

143 
	`p‹tSAVE_CONTEXT
();

147 
	`vTaskIn¸emítTick
();

148 
	`vTaskSwôchC⁄ãxt
();

151 
T0IR
 = 2;

152 
VICVe˘Addr
 = 
p‹tCLEAR_VIC_INTERRUPT
;

155 
	`p‹tRESTORE_CONTEXT
();

156 
	}
}

167 #ifde‡
THUMB_INTERWORK


169 
	$vP‹tDißbÀI¡îru±sFromThumb
–Ë
	`__©åibuã__
 ((
«ked
));

170 
	$vP‹tE«bÀI¡îru±sFromThumb
–Ë
	`__©åibuã__
 ((
«ked
));

172 
	$vP‹tDißbÀI¡îru±sFromThumb
( )

174 
asm
 volatile (

181 
	}
}

183 
	$vP‹tE«bÀI¡îru±sFromThumb
( )

185 
asm
 volatile (

192 
	}
}

200 
	$vP‹tE¡îCrôiˇl
( )

203 
asm
 volatile (

213 
ulCrôiˇlNe°ög
++;

214 
	}
}

216 
	$vP‹tExôCrôiˇl
( )

218 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

221 
ulCrôiˇlNe°ög
--;

225 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

228 
asm
 volatile (

236 
	}
}

	@Libraries/FreeRTOS/Source/portable/GCC/ARM7_LPC23xx/portmacro.h

75 #i‚de‡
PORTMACRO_H


76 
	#PORTMACRO_H


	)

78 #ifde‡
__˝lu•lus


93 
	#p‹tCHAR
 

	)

94 
	#p‹tFLOAT
 

	)

95 
	#p‹tDOUBLE
 

	)

96 
	#p‹tLONG
 

	)

97 
	#p‹tSHORT
 

	)

98 
	#p‹tSTACK_TYPE
 
p‹tLONG


	)

99 
	#p‹tBASE_TYPE
 
p‹tLONG


	)

101 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

102 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

103 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

105 
	tp‹tLONG
 
	tp‹tTickTy≥
;

106 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

111 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

112 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

113 
	#p‹tBYTE_ALIGNMENT
 4

	)

114 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"NOP" );

	)

127 
	#p‹tRESTORE_CONTEXT
() \

129 vﬁ©ûê* vﬁ©ûê
pxCuºítTCB
; \

130 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

133 
asm
 volatile ( \

159 –Ë
ulCrôiˇlNe°ög
; \

160 –Ë
pxCuºítTCB
; \

161 }

	)

164 
	#p‹tSAVE_CONTEXT
() \

166 vﬁ©ûê* vﬁ©ûê
pxCuºítTCB
; \

167 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

170 
asm
 volatile ( \

206 –Ë
ulCrôiˇlNe°ög
; \

207 –Ë
pxCuºítTCB
; \

208 }

	)

211 
	#p‹tYIELD_FROM_ISR
(Ë
	`vTaskSwôchC⁄ãxt
()

	)

212 
	#p‹tYIELD
(Ë
asm
 vﬁ©ûê–"SWI" )

	)

225 #ifde‡
THUMB_INTERWORK


227 
vP‹tDißbÀI¡îru±sFromThumb
–Ë
__©åibuã__
 ((
«ked
));

228 
vP‹tE«bÀI¡îru±sFromThumb
–Ë
__©åibuã__
 ((
«ked
));

230 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`vP‹tDißbÀI¡îru±sFromThumb
()

	)

231 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tE«bÀI¡îru±sFromThumb
()

	)

235 
	#p‹tDISABLE_INTERRUPTS
() \

236 
asm
 volatile ( \

241 "LDMIA SP!, {R0} " )

	)

243 
	#p‹tENABLE_INTERRUPTS
() \

244 
asm
 volatile ( \

249 "LDMIA SP!, {R0} " )

	)

253 
vP‹tE¡îCrôiˇl
( );

254 
vP‹tExôCrôiˇl
( );

256 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
();

	)

257 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
();

	)

261 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

262 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

264 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/GCC/ARM_CM3/port.c

57 
	~"FªeRTOS.h
"

58 
	~"èsk.h
"

63 #i‚de‡
c⁄figKERNEL_INTERRUPT_PRIORITY


64 
	#c⁄figKERNEL_INTERRUPT_PRIORITY
 255

	)

68 
	#p‹tNVIC_SYSTICK_CTRL
 ( ( vﬁ©ûê
p‹tLONG
 *Ë0xe000e010 )

	)

69 
	#p‹tNVIC_SYSTICK_LOAD
 ( ( vﬁ©ûê
p‹tLONG
 *Ë0xe000e014 )

	)

70 
	#p‹tNVIC_INT_CTRL
 ( ( vﬁ©ûê
p‹tLONG
 *Ë0xe000ed04 )

	)

71 
	#p‹tNVIC_SYSPRI2
 ( ( vﬁ©ûê
p‹tLONG
 *Ë0xe000ed20 )

	)

72 
	#p‹tNVIC_SYSTICK_CLK
 0x00000004

	)

73 
	#p‹tNVIC_SYSTICK_INT
 0x00000002

	)

74 
	#p‹tNVIC_SYSTICK_ENABLE
 0x00000001

	)

75 
	#p‹tNVIC_PENDSVSET
 0x10000000

	)

76 
	#p‹tNVIC_PENDSV_PRI
 ( ( ( 
p‹tLONG
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 16 )

	)

77 
	#p‹tNVIC_SYSTICK_PRI
 ( ( ( 
p‹tLONG
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 24 )

	)

80 
	#p‹tINITIAL_XPSR
 ( 0x01000000 )

	)

84 c⁄° 
p‹tLONG
 
	gulKî√lPri‹ôy
 = 
c⁄figKERNEL_INTERRUPT_PRIORITY
;

88 
p‹tBASE_TYPE
 
	guxCrôiˇlNe°ög
 = 0xaaaaaaaa;

93 
¥vSëupTimîI¡îru±
( );

98 
	$xP‹tPídSVH™dÀr
–Ë
	`__©åibuã__
 (–
«ked
 ));

99 
	`xP‹tSysTickH™dÀr
( );

100 
	$vP‹tSVCH™dÀr
–Ë
	`__©åibuã__
 (–
«ked
 ));

105 
	$vP‹tSèπFú°Task
–Ë
	`__©åibuã__
 (–
«ked
 ));

112 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

116 *
pxT›OfSèck
 = 
p‹tINITIAL_XPSR
;

117 
pxT›OfSèck
--;

118 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
;

119 
pxT›OfSèck
--;

120 *
pxT›OfSèck
 = 0;

121 
pxT›OfSèck
 -= 5;

122 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

123 
pxT›OfSèck
 -= 8;

125  
pxT›OfSèck
;

126 
	}
}

129 
	$vP‹tSVCH™dÀr
( )

131 
asm
 volatile (

145 
	}
}

148 
	$vP‹tSèπFú°Task
( )

150 
asm
 volatile(

157 
	}
}

163 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

166 *(
p‹tNVIC_SYSPRI2
Ë|
p‹tNVIC_PENDSV_PRI
;

167 *(
p‹tNVIC_SYSPRI2
Ë|
p‹tNVIC_SYSTICK_PRI
;

171 
	`¥vSëupTimîI¡îru±
();

174 
uxCrôiˇlNe°ög
 = 0;

177 
	`vP‹tSèπFú°Task
();

181 
	}
}

184 
	$vP‹tEndScheduÀr
( )

188 
	}
}

191 
	$vP‹tYõldFromISR
( )

194 *(
p‹tNVIC_INT_CTRL
Ë
p‹tNVIC_PENDSVSET
;

195 
	}
}

198 
	$vP‹tE¡îCrôiˇl
( )

200 
	`p‹tDISABLE_INTERRUPTS
();

201 
uxCrôiˇlNe°ög
++;

202 
	}
}

205 
	$vP‹tExôCrôiˇl
( )

207 
uxCrôiˇlNe°ög
--;

208 if–
uxCrôiˇlNe°ög
 == 0 )

210 
	`p‹tENABLE_INTERRUPTS
();

212 
	}
}

215 
	$xP‹tPídSVH™dÀr
( )

219 
__asm
 volatile

245 ::"i"(
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
)

247 
	}
}

250 
	$xP‹tSysTickH™dÀr
( )

252 
p‹tLONG
 
ulDummy
;

255 #i‡
c⁄figUSE_PREEMPTION
 == 1

256 *(
p‹tNVIC_INT_CTRL
Ë
p‹tNVIC_PENDSVSET
;

259 
ulDummy
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

261 
	`vTaskIn¸emítTick
();

263 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
ulDummy
 );

264 
	}
}

271 
	$¥vSëupTimîI¡îru±
( )

274 *(
p‹tNVIC_SYSTICK_LOAD
Ë–
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) - 1UL;

275 *(
p‹tNVIC_SYSTICK_CTRL
Ë
p‹tNVIC_SYSTICK_CLK
 | 
p‹tNVIC_SYSTICK_INT
 | 
p‹tNVIC_SYSTICK_ENABLE
;

276 
	}
}

	@Libraries/FreeRTOS/Source/portable/GCC/ARM_CM3/portmacro.h

53 #i‚de‡
PORTMACRO_H


54 
	#PORTMACRO_H


	)

56 #ifde‡
__˝lu•lus


71 
	#p‹tCHAR
 

	)

72 
	#p‹tFLOAT
 

	)

73 
	#p‹tDOUBLE
 

	)

74 
	#p‹tLONG
 

	)

75 
	#p‹tSHORT
 

	)

76 
	#p‹tSTACK_TYPE
 
p‹tLONG


	)

77 
	#p‹tBASE_TYPE
 

	)

79 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

80 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

81 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

83 
	tp‹tLONG
 
	tp‹tTickTy≥
;

84 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

89 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

90 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

91 
	#p‹tBYTE_ALIGNMENT
 4

	)

96 
vP‹tYõldFromISR
( );

98 
	#p‹tYIELD
(Ë
	`vP‹tYõldFromISR
()

	)

100 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed ) 
	`vP‹tYõldFromISR
()

	)

110 
	#p‹tSET_INTERRUPT_MASK
() \

111 
__asm
 volatile \

115 ::"i"(
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
):"r0" \

116 )

	)

122 
	#p‹tCLEAR_INTERRUPT_MASK
() \

123 
__asm
 volatile \

128 )

	)

130 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë0;
	`p‹tSET_INTERRUPT_MASK
()

	)

131 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
Ë
	`p‹tCLEAR_INTERRUPT_MASK
();()
	)
x

134 
vP‹tE¡îCrôiˇl
( );

135 
vP‹tExôCrôiˇl
( );

137 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`p‹tSET_INTERRUPT_MASK
()

	)

138 
	#p‹tENABLE_INTERRUPTS
(Ë
	`p‹tCLEAR_INTERRUPT_MASK
()

	)

139 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

140 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

144 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

145 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

147 
	#p‹tNOP
()

	)

149 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/GCC/ATMega323/port.c

61 
	~<°dlib.h
>

62 
	~<avr/öãºu±.h
>

64 
	~"FªeRTOS.h
"

65 
	~"èsk.h
"

72 
	#p‹tFLAGS_INT_ENABLED
 ( ( 
p‹tSTACK_TYPE
 ) 0x80 )

	)

75 
	#p‹tCLEAR_COUNTER_ON_MATCH
 ( ( 
p‹tCHAR
 ) 0x08 )

	)

76 
	#p‹tPRESCALE_64
 ( ( 
p‹tCHAR
 ) 0x03 )

	)

77 
	#p‹tCLOCK_PRESCALER
 ( ( 
p‹tLONG
 ) 64 )

	)

78 
	#p‹tCOMPARE_MATCH_A_INTERRUPT_ENABLE
 ( ( 
p‹tCHAR
 ) 0x10 )

	)

84 
	ttskTCB
;

85 vﬁ©ûê
tskTCB
 * vﬁ©ûê
pxCuºítTCB
;

105 
	#p‹tSAVE_CONTEXT
() \

106 
asm
 volatile ( "pushÑ0 \n\t" \

148 );

	)

155 
	#p‹tRESTORE_CONTEXT
() \

156 
asm
 volatile ( "ldsÑ26,ÖxCurrentTCB \n\t" \

196 );

	)

203 
¥vSëupTimîI¡îru±
( );

209 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

211 
p‹tSHORT
 
usAddªss
;

216 *
pxT›OfSèck
 = 0x11;

217 
pxT›OfSèck
--;

218 *
pxT›OfSèck
 = 0x22;

219 
pxT›OfSèck
--;

220 *
pxT›OfSèck
 = 0x33;

221 
pxT›OfSèck
--;

230 
usAddªss
 = ( 
p‹tSHORT
 ) 
pxCode
;

231 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
usAddªss
 & ( 
p‹tSHORT
 ) 0x00ff );

232 
pxT›OfSèck
--;

234 
usAddªss
 >>= 8;

235 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
usAddªss
 & ( 
p‹tSHORT
 ) 0x00ff );

236 
pxT›OfSèck
--;

242 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00;

243 
pxT›OfSèck
--;

244 *
pxT›OfSèck
 = 
p‹tFLAGS_INT_ENABLED
;

245 
pxT›OfSèck
--;

249 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00;

250 
pxT›OfSèck
--;

251 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x02;

252 
pxT›OfSèck
--;

253 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x03;

254 
pxT›OfSèck
--;

255 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x04;

256 
pxT›OfSèck
--;

257 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x05;

258 
pxT›OfSèck
--;

259 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x06;

260 
pxT›OfSèck
--;

261 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x07;

262 
pxT›OfSèck
--;

263 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x08;

264 
pxT›OfSèck
--;

265 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x09;

266 
pxT›OfSèck
--;

267 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x10;

268 
pxT›OfSèck
--;

269 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x11;

270 
pxT›OfSèck
--;

271 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x12;

272 
pxT›OfSèck
--;

273 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x13;

274 
pxT›OfSèck
--;

275 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x14;

276 
pxT›OfSèck
--;

277 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x15;

278 
pxT›OfSèck
--;

279 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x16;

280 
pxT›OfSèck
--;

281 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x17;

282 
pxT›OfSèck
--;

283 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x18;

284 
pxT›OfSèck
--;

285 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x19;

286 
pxT›OfSèck
--;

287 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x20;

288 
pxT›OfSèck
--;

289 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x21;

290 
pxT›OfSèck
--;

291 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x22;

292 
pxT›OfSèck
--;

293 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x23;

294 
pxT›OfSèck
--;

297 
usAddªss
 = ( 
p‹tSHORT
 ) 
pvP¨amëîs
;

298 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
usAddªss
 & ( 
p‹tSHORT
 ) 0x00ff );

299 
pxT›OfSèck
--;

301 
usAddªss
 >>= 8;

302 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
usAddªss
 & ( 
p‹tSHORT
 ) 0x00ff );

303 
pxT›OfSèck
--;

305 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x26;

306 
pxT›OfSèck
--;

307 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x27;

308 
pxT›OfSèck
--;

309 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x28;

310 
pxT›OfSèck
--;

311 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x29;

312 
pxT›OfSèck
--;

313 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x30;

314 
pxT›OfSèck
--;

315 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x031;

316 
pxT›OfSèck
--;

320  
pxT›OfSèck
;

321 
	}
}

324 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

327 
	`¥vSëupTimîI¡îru±
();

330 
	`p‹tRESTORE_CONTEXT
();

334 
asm
 volatile ( "ret" );

337  
pdTRUE
;

338 
	}
}

341 
	$vP‹tEndScheduÀr
( )

345 
	}
}

352 
	$vP‹tYõld
–Ë
	`__©åibuã__
 ( ( 
«ked
 ) );

353 
	$vP‹tYõld
( )

355 
	`p‹tSAVE_CONTEXT
();

356 
	`vTaskSwôchC⁄ãxt
();

357 
	`p‹tRESTORE_CONTEXT
();

359 
asm
 volatile ( "ret" );

360 
	}
}

369 
	$vP‹tYõldFromTick
–Ë
	`__©åibuã__
 ( ( 
«ked
 ) );

370 
	$vP‹tYõldFromTick
( )

372 
	`p‹tSAVE_CONTEXT
();

373 
	`vTaskIn¸emítTick
();

374 
	`vTaskSwôchC⁄ãxt
();

375 
	`p‹tRESTORE_CONTEXT
();

377 
asm
 volatile ( "ret" );

378 
	}
}

384 
	$¥vSëupTimîI¡îru±
( )

386 
p‹tLONG
 
ulCom∑ªM©ch
;

387 
p‹tCHAR
 
ucHighByã
, 
ucLowByã
;

392 
ulCom∑ªM©ch
 = 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
;

395 
ulCom∑ªM©ch
 /
p‹tCLOCK_PRESCALER
;

398 
ulCom∑ªM©ch
 -–
p‹tLONG
 ) 1;

402 
ucLowByã
 = ( 
p‹tCHAR
 ) ( 
ulCom∑ªM©ch
 & ( 
p‹tLONG
 ) 0xff );

403 
ulCom∑ªM©ch
 >>= 8;

404 
ucHighByã
 = ( 
p‹tCHAR
 ) ( 
ulCom∑ªM©ch
 & ( 
p‹tLONG
 ) 0xff );

405 
OCR1AH
 = 
ucHighByã
;

406 
OCR1AL
 = 
ucLowByã
;

409 
ucLowByã
 = 
p‹tCLEAR_COUNTER_ON_MATCH
 | 
p‹tPRESCALE_64
;

410 
TCCR1B
 = 
ucLowByã
;

414 
ucLowByã
 = 
TIMSK
;

415 
ucLowByã
 |
p‹tCOMPARE_MATCH_A_INTERRUPT_ENABLE
;

416 
TIMSK
 = 
ucLowByã
;

417 
	}
}

420 #i‡
c⁄figUSE_PREEMPTION
 == 1

427 
	$SIG_OUTPUT_COMPARE1A
–Ë
	`__©åibuã__
 ( ( 
sig«l
, 
«ked
 ) );

428 
	$SIG_OUTPUT_COMPARE1A
( )

430 
	`vP‹tYõldFromTick
();

431 
asm
 volatile ( "reti" );

432 
	}
}

440 
	$SIG_OUTPUT_COMPARE1A
–Ë
	`__©åibuã__
 ( ( 
sig«l
 ) );

441 
	$SIG_OUTPUT_COMPARE1A
( )

443 
	`vTaskIn¸emítTick
();

444 
	}
}

	@Libraries/FreeRTOS/Source/portable/GCC/ATMega323/portmacro.h

59 #i‚de‡
PORTMACRO_H


60 
	#PORTMACRO_H


	)

62 #ifde‡
__˝lu•lus


77 
	#p‹tCHAR
 

	)

78 
	#p‹tFLOAT
 

	)

79 
	#p‹tDOUBLE
 

	)

80 
	#p‹tLONG
 

	)

81 
	#p‹tSHORT
 

	)

82 
	#p‹tSTACK_TYPE
 
p‹tCHAR


	)

83 
	#p‹tBASE_TYPE
 

	)

85 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

86 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

87 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

89 
	tp‹tLONG
 
	tp‹tTickTy≥
;

90 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

95 
	#p‹tENTER_CRITICAL
(Ë
asm
 volatile ( "in __tmp_reg__, __SREG__" :: ); \

96 
asm
 volatile ( "cli" :: ); \

97 
asm
 vﬁ©ûê–"push __tmp_ªg__" :: )

	)

99 
	#p‹tEXIT_CRITICAL
(Ë
asm
 volatile ( "pop __tmp_reg__" :: ); \

100 
asm
 vﬁ©ûê–"out __SREG__, __tmp_ªg__" :: )

	)

102 
	#p‹tDISABLE_INTERRUPTS
(Ë
asm
 vﬁ©ûê–"˛i" :: );

	)

103 
	#p‹tENABLE_INTERRUPTS
(Ë
asm
 vﬁ©ûê–"£i" :: );

	)

107 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

108 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

109 
	#p‹tBYTE_ALIGNMENT
 1

	)

110 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"n›" );

	)

114 
vP‹tYõld
–Ë
__©åibuã__
 ( ( 
«ked
 ) );

115 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

119 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

120 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

122 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/GCC/AVR32_UC3/port.c

68 
	~<sys/˝u.h
>

69 
	~<sys/ußπ.h
>

70 
	~<mÆloc.h
>

73 
	~"FªeRTOS.h
"

74 
	~"èsk.h
"

77 
	~<avr32/io.h
>

78 
	~"gpio.h
"

79 #if–
c⁄figTICK_USE_TC
==1 )

80 
	~"tc.h
"

85 
	#p‹tINITIAL_SR
 ( ( 
p‹tSTACK_TYPE
 ) 0x00400000 )

	)

86 
	#p‹tINSTRUCTION_SIZE
 ( ( 
p‹tSTACK_TYPE
 ) 0 )

	)

89 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
p‹tLONG
 ) 0 )

	)

90 vﬁ©ûê
p‹tLONG
 
	gulCrôiˇlNe°ög
 = 9999UL;

92 #if–
c⁄figTICK_USE_TC
==0 )

93 
¥vScheduÀNextTick
( );

95 
¥vCÀ¨TcI¡
( );

99 
¥vSëupTimîI¡îru±
( );

111 
	$_öô_°¨tup
()

114 
_evba
;

116 #i‡
c⁄figHEAP_INIT


117 
__hóp_°¨t__
;

118 
__hóp_íd__
;

119 
p‹tBASE_TYPE
 *
pxMem
;

123 
	`Së_sy°em_ªgi°î
–
AVR32_EVBA
, ( Ë&
_evba
 );

126 
	`ENABLE_ALL_EXCEPTIONS
();

129 
	`INTC_öô_öãºu±s
();

131 #i‡
c⁄figHEAP_INIT


134  
pxMem
 = &
__hóp_°¨t__
;ÖxMem < ( 
p‹tBASE_TYPE
 * )&
__hóp_íd__
; )

136 *
pxMem
++ = 0xA5A5A5A5;

142 
	`£t_˝u_hz
–
c⁄figCPU_CLOCK_HZ
 );

145 #i‡
c⁄figDBG


147 c⁄° 
gpio_m≠_t
 
DBG_USART_GPIO_MAP
 =

149 { 
c⁄figDBG_USART_RX_PIN
, 
c⁄figDBG_USART_RX_FUNCTION
 },

150 { 
c⁄figDBG_USART_TX_PIN
, 
c⁄figDBG_USART_TX_FUNCTION
 }

154 
	`£t_ußπ_ba£
––* ) 
c⁄figDBG_USART
 );

155 
	`gpio_íabÀ_moduÀ
–
DBG_USART_GPIO_MAP
,

156 –
DBG_USART_GPIO_MAP
 ) / ( DBG_USART_GPIO_MAP[0] ) );

157 
	`ußπ_öô
–
c⁄figDBG_USART_BAUDRATE
 );

160 
	}
}

182 
	$__mÆloc_lock
(
_ªít
 *
±r
)

184 
	`vTaskSu•ídAŒ
();

185 
	}
}

192 
	$__mÆloc_u∆ock
(
_ªít
 *
±r
)

194 
	`xTaskResumeAŒ
();

195 
	}
}

199 *
	$pvP‹tRóŒoc
–*
pv
, 
size_t
 
xW™ãdSize
 )

201 *
pvRëu∫
;

203 
	`vTaskSu•ídAŒ
();

205 
pvRëu∫
 = 
	`ªÆloc
–
pv
, 
xW™ãdSize
 );

207 
	`xTaskResumeAŒ
();

209  
pvRëu∫
;

210 
	}
}

217 
__©åibuã__
((
__«ked__
)Ë
	$vTick
( )

220 
	`p‹tSAVE_CONTEXT_OS_INT
();

222 #if–
c⁄figTICK_USE_TC
==1 )

224 
	`¥vCÀ¨TcI¡
();

228 
	`¥vScheduÀNextTick
();

233 
	`p‹tENTER_CRITICAL
();

234 
	`vTaskIn¸emítTick
();

235 
	`p‹tEXIT_CRITICAL
();

238 
	`p‹tRESTORE_CONTEXT_OS_INT
();

239 
	}
}

242 
__©åibuã__
((
__«ked__
)Ë
	$SCALLYõld
( )

245 
	`p‹tSAVE_CONTEXT_SCALL
();

246 
	`vTaskSwôchC⁄ãxt
();

247 
	`p‹tRESTORE_CONTEXT_SCALL
();

248 
	}
}

255 
__©åibuã__
((
__noölöe__
)Ë
	$vP‹tE¡îCrôiˇl
( )

258 
	`p‹tDISABLE_INTERRUPTS
();

263 
ulCrôiˇlNe°ög
++;

264 
	}
}

267 
__©åibuã__
((
__noölöe__
)Ë
	$vP‹tExôCrôiˇl
( )

269 if(
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
)

271 
ulCrôiˇlNe°ög
--;

272 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

275 
	`p‹tENABLE_INTERRUPTS
();

278 
	}
}

287 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

293 
pxT›OfSèck
--;

294 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x08080808;

295 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x09090909;

296 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x0A0A0A0A;

297 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x0B0B0B0B;

298 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

299 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0xDEADBEEF;

300 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

301 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 
p‹tINITIAL_SR
;

302 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0xFF0000FF;

303 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x01010101;

304 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x02020202;

305 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x03030303;

306 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x04040404;

307 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x05050505;

308 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x06060606;

309 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x07070707;

310 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
p‹tNO_CRITICAL_NESTING
;

312  
pxT›OfSèck
;

313 
	}
}

316 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

320 
	`¥vSëupTimîI¡îru±
();

323 
	`p‹tRESTORE_CONTEXT
();

327 
	}
}

330 
	$vP‹tEndScheduÀr
( )

334 
	}
}

339 #if–
c⁄figTICK_USE_TC
==0 )

340 
	$¥vScheduÀFú°Tick
()

342 
lCy˛es
;

344 
lCy˛es
 = 
	`Gë_sy°em_ªgi°î
(
AVR32_COUNT
);

345 
lCy˛es
 +(
c⁄figCPU_CLOCK_HZ
/
c⁄figTICK_RATE_HZ
);

348 if(0 =
lCy˛es
)

350 
lCy˛es
++;

352 
	`Së_sy°em_ªgi°î
(
AVR32_COMPARE
, 
lCy˛es
);

353 
	}
}

355 
__©åibuã__
((
__noölöe__
)Ë
	$¥vScheduÀNextTick
()

357 
lCy˛es
, 
lCou¡
;

359 
lCy˛es
 = 
	`Gë_sy°em_ªgi°î
(
AVR32_COMPARE
);

360 
lCy˛es
 +(
c⁄figCPU_CLOCK_HZ
/
c⁄figTICK_RATE_HZ
);

363 if(0 =
lCy˛es
)

365 
lCy˛es
++;

367 
lCou¡
 = 
	`Gë_sy°em_ªgi°î
(
AVR32_COUNT
);

368 if–
lCy˛es
 < 
lCou¡
 )

370 
lCy˛es
 +(
c⁄figCPU_CLOCK_HZ
/
c⁄figTICK_RATE_HZ
);

372 
	`Së_sy°em_ªgi°î
(
AVR32_COMPARE
, 
lCy˛es
);

373 
	}
}

375 
__©åibuã__
((
__noölöe__
)Ë
	$¥vCÀ¨TcI¡
()

377 
AVR32_TC
.
ch™√l
[
c⁄figTICK_TC_CHANNEL
].
§
;

378 
	}
}

383 
	$¥vSëupTimîI¡îru±
()

385 #if–
c⁄figTICK_USE_TC
==1 )

387 vﬁ©ûê
avr32_tc_t
 *
tc
 = &
AVR32_TC
;

390 
tc_wavef‹m_›t_t
 
wavef‹m_›t
 =

392 .
ch™√l
 = 
c⁄figTICK_TC_CHANNEL
,

394 .
bswåg
 = 
TC_EVT_EFFECT_NOOP
,

395 .
bìvt
 = 
TC_EVT_EFFECT_NOOP
,

396 .
b˝c
 = 
TC_EVT_EFFECT_NOOP
,

397 .
b˝b
 = 
TC_EVT_EFFECT_NOOP
,

399 .
aswåg
 = 
TC_EVT_EFFECT_NOOP
,

400 .
´evt
 = 
TC_EVT_EFFECT_NOOP
,

401 .
a˝c
 = 
TC_EVT_EFFECT_NOOP
,

402 .
a˝a
 = 
TC_EVT_EFFECT_NOOP
,

404 .
wav£l
 = 
TC_WAVEFORM_SEL_UP_MODE_RC_TRIGGER
,

405 .
íërg
 = 
FALSE
,

406 .
ìvt
 = 0,

407 .
ìvãdg
 = 
TC_SEL_NO_EDGE
,

408 .
˝cdis
 = 
FALSE
,

409 .
˝c°›
 = 
FALSE
,

411 .
bur°
 = 
FALSE
,

412 .
˛ki
 = 
FALSE
,

413 .
tc˛ks
 = 
TC_CLOCK_SOURCE_TC2


416 
tc_öãºu±_t
 
tc_öãºu±
 =

418 .
ërgs
=0,

419 .
ldrbs
=0,

420 .
ldøs
=0,

421 .
˝cs
 =1,

422 .
˝bs
 =0,

423 .
˝as
 =0,

424 .
lovrs
=0,

425 .
covfs
=0,

431 
	`p‹tDISABLE_INTERRUPTS
();

436 #if–
c⁄figTICK_USE_TC
==1 )

438 
	`INTC_ªgi°î_öãºu±
(&
vTick
, 
c⁄figTICK_TC_IRQ
, 
INT0
);

441 
	`tc_öô_wavef‹m
(
tc
, &
wavef‹m_›t
);

446 
	`tc_wrôe_rc
–
tc
, 
c⁄figTICK_TC_CHANNEL
, ( 
c⁄figPBA_CLOCK_HZ
 / 4Ë/ 
c⁄figTICK_RATE_HZ
 );

448 
	`tc_c⁄figuª_öãºu±s
–
tc
, 
c⁄figTICK_TC_CHANNEL
, &
tc_öãºu±
 );

451 
	`tc_°¨t
(
tc
, 
c⁄figTICK_TC_CHANNEL
);

455 
	`INTC_ªgi°î_öãºu±
(&
vTick
, 
AVR32_CORE_COMPARE_IRQ
, 
INT0
);

456 
	`¥vScheduÀFú°Tick
();

459 
	}
}

	@Libraries/FreeRTOS/Source/portable/GCC/AVR32_UC3/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

79 
	~<avr32/io.h
>

80 
	~"ötc.h
"

81 
	~"compûî.h
"

83 #ifde‡
__˝lu•lus


89 
	#p‹tCHAR
 

	)

90 
	#p‹tFLOAT
 

	)

91 
	#p‹tDOUBLE
 

	)

92 
	#p‹tLONG
 

	)

93 
	#p‹tSHORT
 

	)

94 
	#p‹tSTACK_TYPE
 
p‹tLONG


	)

95 
	#p‹tBASE_TYPE
 
p‹tLONG


	)

97 
	#TASK_DELAY_MS
(
x
Ë–(xË/
p‹tTICK_RATE_MS
 )

	)

98 
	#TASK_DELAY_S
(
x
Ë–(x)*1000 /
p‹tTICK_RATE_MS
 )

	)

99 
	#TASK_DELAY_MIN
(
x
Ë–(x)*60*1000/
p‹tTICK_RATE_MS
 )

	)

101 
	#c⁄figTICK_TC_IRQ
 
	`ATPASTE2
(
AVR32_TC_IRQ
, 
c⁄figTICK_TC_CHANNEL
)

	)

103 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

104 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

105 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

107 
	tp‹tLONG
 
	tp‹tTickTy≥
;

108 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

113 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

114 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

115 
	#p‹tBYTE_ALIGNMENT
 4

	)

116 
	#p‹tNOP
(Ë{
__asm__
 
	`__vﬁ©ûe__
 ("n›");}

	)

123 
	#DISABLE_ALL_EXCEPTIONS
(Ë
	`DißbÀ_globÆ_ex˚±i⁄
()

	)

124 
	#ENABLE_ALL_EXCEPTIONS
(Ë
	`E«bÀ_globÆ_ex˚±i⁄
()

	)

126 
	#DISABLE_ALL_INTERRUPTS
(Ë
	`DißbÀ_globÆ_öãºu±
()

	)

127 
	#ENABLE_ALL_INTERRUPTS
(Ë
	`E«bÀ_globÆ_öãºu±
()

	)

129 
	#DISABLE_INT_LEVEL
(
öt_Àv
Ë
	`DißbÀ_öãºu±_Àvñ
(öt_Àv)

	)

130 
	#ENABLE_INT_LEVEL
(
öt_Àv
Ë
	`E«bÀ_öãºu±_Àvñ
(öt_Àv)

	)

146 #i‡
c⁄figDBG


147 
	#p‹tDBG_TRACE
(...) \

149 
	`Âuts
(
__FILE__
 ":" 
	`ASTRINGZ
(
__LINE__
Ë": ", 
°dout
);\

150 
	`¥ötf
(
__VA_ARGS__
);\

151 
	`Âuts
("\r\n", 
°dout
);\

152 }

	)

154 
	#p‹tDBG_TRACE
(...)

	)

159 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`DISABLE_ALL_INTERRUPTS
()

	)

160 
	#p‹tENABLE_INTERRUPTS
(Ë
	`ENABLE_ALL_INTERRUPTS
()

	)

163 
vP‹tE¡îCrôiˇl
( );

164 
vP‹tExôCrôiˇl
( );

166 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
();

	)

167 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
();

	)

171 *
pvP‹tRóŒoc
–*
pv
, 
size_t
 
xSize
 );

180 
	#p‹tRESTORE_CONTEXT
() \

182 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

183 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

185 
__asm__
 
	`__vﬁ©ûe__
 ( \

213 : [
ulCrôiˇlNe°ög
] "i" (&ulCriticalNesting), \

214 [
pxCuºítTCB
] "i" (&pxCurrentTCB), \

215 [
SR
] "i" (
AVR32_SR
) \

217 }

	)

252 #i‡
c⁄figUSE_PREEMPTION
 == 0

257 
	#p‹tSAVE_CONTEXT_OS_INT
() \

260 
__asm__
 
	`__vﬁ©ûe__
 ("stm --sp,Ñ0-r7"); \

264 }

	)

269 
	#p‹tRESTORE_CONTEXT_OS_INT
() \

271 
__asm__
 
	`__vﬁ©ûe__
 ( \

279 }

	)

286 
	#p‹tSAVE_CONTEXT_OS_INT
() \

288 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

289 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

294 
__asm__
 
	`__vﬁ©ûe__
 ( \

329 : [
ulCrôiˇlNe°ög
] "i" (&ulCriticalNesting), \

330 [
pxCuºítTCB
] "i" (&pxCurrentTCB), \

331 [
LINE
] "i" (
__LINE__
) \

333 }

	)

338 
	#p‹tRESTORE_CONTEXT_OS_INT
() \

340 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

341 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

350 
__asm__
 
	`__vﬁ©ûe__
 ( \

356 : [
LINE
] "i" (
__LINE__
) \

362 
	`p‹tENTER_CRITICAL
(); \

363 
	`vTaskSwôchC⁄ãxt
(); \

364 
	`p‹tEXIT_CRITICAL
(); \

368 
__asm__
 
	`__vﬁ©ûe__
 ( \

389 : [
ulCrôiˇlNe°ög
] "i" (&ulCriticalNesting), \

390 [
pxCuºítTCB
] "i" (&pxCurrentTCB), \

391 [
LINE
] "i" (
__LINE__
) \

393 }

	)

404 
	#p‹tSAVE_CONTEXT_SCALL
() \

406 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

407 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

419 
__asm__
 
	`__vﬁ©ûe__
 ( \

448 : [
ulCrôiˇlNe°ög
] "i" (&ulCriticalNesting) \

455 
	`p‹tENTER_CRITICAL
(); \

458 
__asm__
 
	`__vﬁ©ûe__
 ( \

464 : [
pxCuºítTCB
] "i" (&pxCurrentTCB) \

466 }

	)

471 
	#p‹tRESTORE_CONTEXT_SCALL
() \

473 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

474 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

479 
__asm__
 
	`__vﬁ©ûe__
 ( \

485 : [
pxCuºítTCB
] "i" (&pxCurrentTCB) \

489 
	`p‹tEXIT_CRITICAL
(); \

491 
__asm__
 
	`__vﬁ©ûe__
 ( \

518 : [
ulCrôiˇlNe°ög
] "i" (&ulCriticalNesting) \

520 }

	)

527 #i‡
c⁄figUSE_PREEMPTION
 == 0

533 
	#p‹tENTER_SWITCHING_ISR
() \

536 
__asm__
 
	`__vﬁ©ûe__
 ("stm --sp,Ñ0-r7"); \

540 }

	)

545 
	#p‹tEXIT_SWITCHING_ISR
() \

547 
__asm__
 
	`__vﬁ©ûe__
 ( \

555 }

	)

563 
	#p‹tENTER_SWITCHING_ISR
() \

565 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

566 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

571 
__asm__
 
	`__vﬁ©ûe__
 ( \

602 : [
ulCrôiˇlNe°ög
] "i" (&ulCriticalNesting), \

603 [
pxCuºítTCB
] "i" (&pxCurrentTCB), \

604 [
LINE
] "i" (
__LINE__
) \

606 }

	)

611 
	#p‹tEXIT_SWITCHING_ISR
() \

613 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

614 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

616 
__asm__
 
	`__vﬁ©ûe__
 ( \

633 : [
LINE
] "i" (
__LINE__
) \

637 
	`p‹tENTER_CRITICAL
(); \

638 
	`vTaskSwôchC⁄ãxt
(); \

639 
	`p‹tEXIT_CRITICAL
(); \

641 
__asm__
 
	`__vﬁ©ûe__
 ( \

668 : [
ulCrôiˇlNe°ög
] "i" (&ulCriticalNesting), \

669 [
pxCuºítTCB
] "i" (&pxCurrentTCB), \

670 [
LINE
] "i" (
__LINE__
) \

672 }

	)

677 
	#p‹tYIELD
(Ë{
__asm__
 
	`__vﬁ©ûe__
 ("sˇŒ");}

	)

680 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

681 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

683 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/GCC/ColdFire_V2/port.c

53 
	~"FªeRTOS.h
"

54 
	~"èsk.h
"

56 
	#p‹tINITIAL_FORMAT_VECTOR
 ( ( 
p‹tSTACK_TYPE
 ) 0x4000 )

	)

59 
	#p‹tINITIAL_STATUS_REGISTER
 ( ( 
p‹tSTACK_TYPE
 ) 0x2000)

	)

63 
p‹tLONG
 
	gulCrôiˇlNe°ög
 = 0x9999UL;

67 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 * 
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

69 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

70 
pxT›OfSèck
--;

72 *
pxT›OfSèck
 = (
p‹tSTACK_TYPE
) 0xDEADBEEF;

73 
pxT›OfSèck
--;

76 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
;

77 
pxT›OfSèck
--;

79 *
pxT›OfSèck
 = ( 
p‹tINITIAL_FORMAT_VECTOR
 << 16UL ) | ( 
p‹tINITIAL_STATUS_REGISTER
 );

80 
pxT›OfSèck
--;

82 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x0;

83 
pxT›OfSèck
 -= 14;

85  
pxT›OfSèck
;

86 
	}
}

89 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

91 
	`vP‹tSèπFú°Task
( );

93 
ulCrôiˇlNe°ög
 = 0UL;

96 
	`vAµliˇti⁄SëupI¡îru±s
();

99 
	`vP‹tSèπFú°Task
();

101  
pdFALSE
;

102 
	}
}

105 
	$vP‹tEndScheduÀr
( )

108 
	}
}

111 
	$vP‹tE¡îCrôiˇl
( )

113 if–
ulCrôiˇlNe°ög
 == 0UL )

119 
	`p‹tDISABLE_INTERRUPTS
();

120 if–
MCF_INTC0_INTFRCL
 == 0UL )

125 
	`p‹tENABLE_INTERRUPTS
();

129 
ulCrôiˇlNe°ög
++;

130 
	}
}

133 
	$vP‹tExôCrôiˇl
( )

135 
ulCrôiˇlNe°ög
--;

136 if–
ulCrôiˇlNe°ög
 == 0 )

138 
	`p‹tENABLE_INTERRUPTS
();

140 
	}
}

143 
	$vP‹tYõldH™dÀr
( )

145 
p‹tLONG
 
ulSavedI¡îru±Mask
;

147 
ulSavedI¡îru±Mask
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

149 
MCF_INTC0_INTFRCL
 = 0;

150 
	`vTaskSwôchC⁄ãxt
();

151 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
ulSavedI¡îru±Mask
 );

152 
	}
}

	@Libraries/FreeRTOS/Source/portable/GCC/ColdFire_V2/portmacro.h

52 #i‚de‡
PORTMACRO_H


53 
	#PORTMACRO_H


	)

55 #ifde‡
__˝lu•lus


70 
	#p‹tCHAR
 

	)

71 
	#p‹tFLOAT
 

	)

72 
	#p‹tDOUBLE
 

	)

73 
	#p‹tLONG
 

	)

74 
	#p‹tSHORT
 

	)

75 
	#p‹tSTACK_TYPE
 

	)

76 
	#p‹tBASE_TYPE
 

	)

78 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

79 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

80 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

82 
	tp‹tLONG
 
	tp‹tTickTy≥
;

83 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

88 
	#p‹tBYTE_ALIGNMENT
 4

	)

89 
	#p‹tSTACK_GROWTH
 -1

	)

90 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

92 
p‹tLONG
 
ulP‹tSëIPL
( portLONG );

93 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`ulP‹tSëIPL
–
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

94 
	#p‹tENABLE_INTERRUPTS
(Ë
	`ulP‹tSëIPL
–0 )

	)

97 
vP‹tE¡îCrôiˇl
( );

98 
vP‹tExôCrôiˇl
( );

99 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

100 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

102 
p‹tBASE_TYPE
 
uxP‹tSëI¡îru±MaskFromISR
( );

103 
vP‹tCÀ¨I¡îru±MaskFromISR
–
p‹tBASE_TYPE
 );

104 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`ulP‹tSëIPL
–
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

105 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedSètusRegi°î
 ) 
	`ulP‹tSëIPL
–uxSavedSètusRegi°î )

	)

111 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"n›" )

	)

114 
	#p‹tYIELD
(Ë
MCF_INTC0_INTFRCL
 = ( 1UL << 
c⁄figYIELD_INTERRUPT_VECTOR
 ); 
	`p‹tNOP
();Ö‹tNOP()

	)

119 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†Ë
	`__©åibuã__
((
n‹ëu∫
))

	)

120 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

123 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed !
pdFALSE
 ) \

125 
	`p‹tYIELD
(); \

126 }

	)

129 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/GCC/H8S2329/port.c

53 
	~"FªeRTOS.h
"

54 
	~"èsk.h
"

65 
	#p‹tINITIAL_CCR
 ( ( 
p‹tSTACK_TYPE
 ) 0x00 )

	)

68 
	#p‹tCLEAR_ON_TGRA_COMPARE_MATCH
 ( ( 
p‹tCHAR
 ) 0x20 )

	)

69 
	#p‹tCLOCK_DIV_64
 ( ( 
p‹tCHAR
 ) 0x03 )

	)

70 
	#p‹tCLOCK_DIV
 ( ( 
p‹tLONG
 ) 64 )

	)

71 
	#p‹tTGRA_INTERRUPT_ENABLE
 ( ( 
p‹tCHAR
 ) 0x01 )

	)

72 
	#p‹tTIMER_CHANNEL
 ( ( 
p‹tCHAR
 ) 0x02 )

	)

73 
	#p‹tMSTP13
 ( ( 
p‹tSHORT
 ) 0x2000 )

	)

78 
¥vSëupTimîI¡îru±
( );

83 
	$vP‹tYõld
–Ë
	`__©åibuã__
 ( ( 
ßvóŒ
, 
öãºu±_h™dÀr
 ) );

90 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

92 
p‹tLONG
 
ulVÆue
;

95 
ulVÆue
 = ( 
p‹tLONG
 ) 
pxT›OfSèck
;

96 if–
ulVÆue
 & 1UL )

98 
pxT›OfSèck
 =ÖxTopOfStack - 1;

103 
pxT›OfSèck
--;

104 *
pxT›OfSèck
 = 0xaa;

105 
pxT›OfSèck
--;

106 *
pxT›OfSèck
 = 0xbb;

107 
pxT›OfSèck
--;

108 *
pxT›OfSèck
 = 0xcc;

109 
pxT›OfSèck
--;

110 *
pxT›OfSèck
 = 0xdd;

114 
ulVÆue
 = ( 
p‹tLONG
 ) 
pxCode
;

116 
pxT›OfSèck
--;

117 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
ulVÆue
 & 0xff );

118 
pxT›OfSèck
--;

119 
ulVÆue
 >>= 8UL;

120 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
ulVÆue
 & 0xff );

121 
pxT›OfSèck
--;

122 
ulVÆue
 >>= 8UL;

123 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
ulVÆue
 & 0xff );

126 
pxT›OfSèck
--;

127 *
pxT›OfSèck
 = 
p‹tINITIAL_CCR
;

134 
pxT›OfSèck
--;

135 *
pxT›OfSèck
 = 0x66;

136 
pxT›OfSèck
--;

137 *
pxT›OfSèck
 = 0x66;

138 
pxT›OfSèck
--;

139 *
pxT›OfSèck
 = 0x66;

140 
pxT›OfSèck
--;

141 *
pxT›OfSèck
 = 0x66;

144 
ulVÆue
 = ( 
p‹tLONG
 ) 
pvP¨amëîs
;

146 
pxT›OfSèck
--;

147 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
ulVÆue
 & 0xff );

148 
pxT›OfSèck
--;

149 
ulVÆue
 >>= 8UL;

150 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
ulVÆue
 & 0xff );

151 
pxT›OfSèck
--;

152 
ulVÆue
 >>= 8UL;

153 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
ulVÆue
 & 0xff );

154 
pxT›OfSèck
--;

155 
ulVÆue
 >>= 8UL;

156 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
ulVÆue
 & 0xff );

159 
pxT›OfSèck
--;

160 *
pxT›OfSèck
 = 0x11;

161 
pxT›OfSèck
--;

162 *
pxT›OfSèck
 = 0x11;

163 
pxT›OfSèck
--;

164 *
pxT›OfSèck
 = 0x11;

165 
pxT›OfSèck
--;

166 *
pxT›OfSèck
 = 0x11;

169 
pxT›OfSèck
--;

170 *
pxT›OfSèck
 = 0x22;

171 
pxT›OfSèck
--;

172 *
pxT›OfSèck
 = 0x22;

173 
pxT›OfSèck
--;

174 *
pxT›OfSèck
 = 0x22;

175 
pxT›OfSèck
--;

176 *
pxT›OfSèck
 = 0x22;

179 
pxT›OfSèck
--;

180 *
pxT›OfSèck
 = 0x33;

181 
pxT›OfSèck
--;

182 *
pxT›OfSèck
 = 0x33;

183 
pxT›OfSèck
--;

184 *
pxT›OfSèck
 = 0x33;

185 
pxT›OfSèck
--;

186 *
pxT›OfSèck
 = 0x33;

189 
pxT›OfSèck
--;

190 *
pxT›OfSèck
 = 0x44;

191 
pxT›OfSèck
--;

192 *
pxT›OfSèck
 = 0x44;

193 
pxT›OfSèck
--;

194 *
pxT›OfSèck
 = 0x44;

195 
pxT›OfSèck
--;

196 *
pxT›OfSèck
 = 0x44;

199 
pxT›OfSèck
--;

200 *
pxT›OfSèck
 = 0x55;

201 
pxT›OfSèck
--;

202 *
pxT›OfSèck
 = 0x55;

203 
pxT›OfSèck
--;

204 *
pxT›OfSèck
 = 0x55;

205 
pxT›OfSèck
--;

206 *
pxT›OfSèck
 = 0x55;

208  
pxT›OfSèck
;

209 
	}
}

212 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

214 * 
pxCuºítTCB
;

217 
	`¥vSëupTimîI¡îru±
();

222 
asm
 volatile (

231 –Ë
pxCuºítTCB
;

234  
pdTRUE
;

235 
	}
}

238 
	$vP‹tEndScheduÀr
( )

241 
	}
}

249 
	$vP‹tYõld
( )

251 
	`p‹tSAVE_STACK_POINTER
();

252 
	`vTaskSwôchC⁄ãxt
();

253 
	`p‹tRESTORE_STACK_POINTER
();

254 
	}
}

261 #if–
c⁄figUSE_PREEMPTION
 == 1 )

268 
	$vTickISR
–Ë
	`__©åibuã__
 ( ( 
ßvóŒ
, 
öãºu±_h™dÀr
 ) );

269 
	$vTickISR
( )

271 
	`p‹tSAVE_STACK_POINTER
();

273 
	`vTaskIn¸emítTick
();

274 
	`vTaskSwôchC⁄ãxt
();

277 
TSR1
 &= ~0x01;

279 
	`p‹tRESTORE_STACK_POINTER
();

280 
	}
}

289 
	$vTickISR
–Ë
	`__©åibuã__
 ( ( 
öãºu±_h™dÀr
 ) );

290 
	$vTickISR
( )

292 
	`vTaskIn¸emítTick
();

295 
TSR1
 &= ~0x01;

296 
	}
}

304 
	$¥vSëupTimîI¡îru±
( )

306 c⁄° 
p‹tLONG
 
ulCom∑ªM©ch
 = ( 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) / 
p‹tCLOCK_DIV
;

309 
MSTPCR
 &~
p‹tMSTP13
;

312 
TCR1
 = 
p‹tCLEAR_ON_TGRA_COMPARE_MATCH
 | 
p‹tCLOCK_DIV_64
;

315 
TGR1A
 = 
ulCom∑ªM©ch
;

319 
TIER1
 |
p‹tTGRA_INTERRUPT_ENABLE
;

320 
TSTR
 |
p‹tTIMER_CHANNEL
;

321 
	}
}

	@Libraries/FreeRTOS/Source/portable/GCC/H8S2329/portmacro.h

53 #i‚de‡
PORTMACRO_H


54 
	#PORTMACRO_H


	)

56 #ifde‡
__˝lu•lus


71 
	#p‹tCHAR
 

	)

72 
	#p‹tFLOAT
 

	)

73 
	#p‹tDOUBLE
 

	)

74 
	#p‹tLONG
 

	)

75 
	#p‹tSHORT
 

	)

76 
	#p‹tSTACK_TYPE
 
p‹tCHAR


	)

77 
	#p‹tBASE_TYPE
 

	)

79 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

80 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

81 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

83 
	tp‹tLONG
 
	tp‹tTickTy≥
;

84 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

89 
	#p‹tBYTE_ALIGNMENT
 2

	)

90 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

91 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

92 
	#p‹tYIELD
(Ë
asm
 vﬁ©ûe–"TRAPA #0" )

	)

93 
	#p‹tNOP
(Ë
asm
 vﬁ©ûe–"NOP" )

	)

97 
	#p‹tENABLE_INTERRUPTS
(Ë
asm
 vﬁ©ûe–"ANDC #0x7F, CCR" );

	)

98 
	#p‹tDISABLE_INTERRUPTS
(Ë
asm
 vﬁ©ûe–"ORC #0x80, CCR" );

	)

101 
	#p‹tENTER_CRITICAL
(Ë
asm
 volatile( "STC CCR, @-ER7" ); \

102 
	`p‹tDISABLE_INTERRUPTS
();

	)

105 
	#p‹tEXIT_CRITICAL
(Ë
asm
 vﬁ©ûe–"LDC @ER7+, CCR" );

	)

115 
	#p‹tSAVE_STACK_POINTER
() \

116 * 
pxCuºítTCB
; \

118 
asm
 volatile( \

122 –Ë
pxCuºítTCB
;

	)

125 
	#p‹tRESTORE_STACK_POINTER
() \

126 * 
pxCuºítTCB
; \

128 
asm
 volatile( \

132 –Ë
pxCuºítTCB
;

	)

138 
	#p‹tENTER_SWITCHING_ISR
(Ë
	`p‹tSAVE_STACK_POINTER
(); {

	)

140 
	#p‹tEXIT_SWITCHING_ISR
–
x
 ) \

141 if–
x
 ) \

143 
	`vTaskSwôchC⁄ãxt
( ); \

144 
	`vTaskSwôchC⁄ãxt
(); \

146 } 
	`p‹tRESTORE_STACK_POINTER
();

	)

150 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

151 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

153 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/GCC/HCS12/port.c

55 
	~"FªeRTOS.h
"

56 
	~"èsk.h
"

59 
	~<sys/p‹ts_def.h
>

70 
¥vSëupTimîI¡îru±
( );

74 
	#ATTR_NEAR
 
	`__©åibuã__
((
√¨
))

	)

78 
ATTR_NEAR
 
vP‹tYõld
( );

82 
ATTR_NEAR
 
vP‹tTickI¡îru±
( );

85 
p‹tBASE_TYPE
 
ATTR_NEAR
 
xSèπScheduÀrNór
( );

93 vﬁ©ûê
p‹tBASE_TYPE
 
	guxCrôiˇlNe°ög
 = 0x80;

100 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

110 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) *–(’‹tSTACK_TYPE *Ë(&
pxCode
) ) + 1 );

111 *--
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) *–(’‹tSTACK_TYPE *Ë(&
pxCode
) ) + 0 );

116 *--
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xff;

117 *--
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xee;

120 *--
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xdd;

121 *--
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xcc;

124 *--
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) *–(’‹tSTACK_TYPE *Ë(&
pvP¨amëîs
) ) + 0 );

127 *--
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) *–(’‹tSTACK_TYPE *Ë(&
pvP¨amëîs
) ) + 1 );

131 *--
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x80;

134 
	`__asm
("\n\
 _.‰ame, 2,-%0 \n\
 _.tmp, 2,-%0 \n\
 _.z, 2,-%0 \n\
 _.xy, 2,-%0 \n\
;movw _.d2, 2,-%0 \n\
;movw _.d1, 2,-%0 \n\
": "=A"(
pxT›OfSèck
) : "0"(pxTopOfStack) );

143 #ifde‡
BANKED_MODEL


145 *--
pxT›OfSèck
 = 0x30;

150 *--
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00;

153  
pxT›OfSèck
;

154 
	}
}

157 
	$vP‹tEndScheduÀr
( )

160 
	}
}

163 
	$¥vSëupTimîI¡îru±
( )

167 
RTICTL
 = 0x50;

168 
CRGINT
 |= 0x80;

169 
	}
}

172 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

180 
d
;

181 
	`__asm
 ("jm∞ xSèπScheduÀrNór ; wû»√vîÑëu∫": "=d"(
d
));

182  
d
;

183 
	}
}

186 
p‹tBASE_TYPE
 
	$xSèπScheduÀrNór
( )

190 
	`¥vSëupTimîI¡îru±
();

193 
	`p‹tRESTORE_CONTEXT
();

195 
	`p‹tISR_TAIL
();

198  
pdFALSE
;

199 
	}
}

210 
	$vP‹tYõld
( )

212 
	`p‹tISR_HEAD
();

217 
	`p‹tSAVE_CONTEXT
();

218 
	`vTaskSwôchC⁄ãxt
();

219 
	`p‹tRESTORE_CONTEXT
();

221 
	`p‹tISR_TAIL
();

222 
	}
}

230 
	$vP‹tTickI¡îru±
( )

232 
	`p‹tISR_HEAD
();

235 
CRGFLG
 = 0x80;

237 #i‡
c⁄figUSE_PREEMPTION
 == 1

240 
	`p‹tSAVE_CONTEXT
();

243 
	`vTaskIn¸emítTick
();

247 
	`vTaskSwôchC⁄ãxt
();

251 
	`p‹tRESTORE_CONTEXT
();

255 
	`vTaskIn¸emítTick
();

259 
	`p‹tISR_TAIL
();

260 
	}
}

	@Libraries/FreeRTOS/Source/portable/GCC/HCS12/portmacro.h

53 #i‚de‡
PORTMACRO_H


54 
	#PORTMACRO_H


	)

56 #ifde‡
__˝lu•lus


71 
	#p‹tCHAR
 

	)

72 
	#p‹tFLOAT
 

	)

73 
	#p‹tDOUBLE
 

	)

74 
	#p‹tLONG
 

	)

75 
	#p‹tSHORT
 

	)

76 
	#p‹tSTACK_TYPE
 
p‹tCHAR


	)

77 
	#p‹tBASE_TYPE
 

	)

79 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

80 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

81 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

83 
	tp‹tLONG
 
	tp‹tTickTy≥
;

84 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

89 
	#p‹tBYTE_ALIGNMENT
 1

	)

90 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

91 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

92 
	#p‹tYIELD
(Ë
	`__asm
–"swi" );

	)

96 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__asm
–"˛i" )

	)

97 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__asm
–"£i" )

	)

105 
	#p‹tENTER_CRITICAL
() \

107 vﬁ©ûê
p‹tBASE_TYPE
 
uxCrôiˇlNe°ög
; \

109 
	`p‹tDISABLE_INTERRUPTS
(); \

110 
uxCrôiˇlNe°ög
++; \

111 }

	)

118 
	#p‹tEXIT_CRITICAL
() \

120 vﬁ©ûê
p‹tBASE_TYPE
 
uxCrôiˇlNe°ög
; \

122 
uxCrôiˇlNe°ög
--; \

123 if–
uxCrôiˇlNe°ög
 == 0 ) \

125 
	`p‹tENABLE_INTERRUPTS
(); \

127 }

	)

142 #ifde‡
BANKED_MODEL


148 
	#p‹tRESTORE_CONTEXT
() \

150 
	`__asm
( " \n\
.globlÖxCurrentTCB ; void * \n\
.globl uxCriticalNesting ; char \n\
\n\
ÖxCurrentTCB \n\
 0,x ; Stack \n\
\n\
 1,sp+,uxCriticalNesting \n\
 1,sp+,0x30 ; PPAGE \n\
" ); \

160 }

	)

167 
	#p‹tSAVE_CONTEXT
() \

169 
	`__asm
( " \n\
.globlÖxCurrentTCB ; void * \n\
.globl uxCriticalNesting ; char \n\
\n\
 0x30, 1,-sp ; PPAGE \n\
 uxCriticalNesting, 1,-sp \n\
\n\
ÖxCurrentTCB \n\
 0,x ; Stack \n\
" ); \

179 }

	)

187 
	#p‹tRESTORE_CONTEXT
() \

189 
	`__asm
( " \n\
.globlÖxCurrentTCB ; void * \n\
.globl uxCriticalNesting ; char \n\
\n\
ÖxCurrentTCB \n\
 0,x ; Stack \n\
\n\
 1,sp+,uxCriticalNesting \n\
" ); \

198 }

	)

200 
	#p‹tSAVE_CONTEXT
() \

202 
	`__asm
( " \n\
.globlÖxCurrentTCB ; void * \n\
.globl uxCriticalNesting ; char \n\
\n\
 uxCriticalNesting, 1,-sp \n\
\n\
ÖxCurrentTCB \n\
 0,x ; Stack \n\
" ); \

211 }

	)

218 
	#p‹tISR_HEAD
() \

220 
	`__asm
(" \n\
 _.frame, 2,-sp \n\
 _.tmp, 2,-sp \n\
 _.z, 2,-sp \n\
 _.xy, 2,-sp \n\
;movw _.d2, 2,-sp \n\
;movw _.d1, 2,-sp \n\
"); \

228 }

	)

230 
	#p‹tISR_TAIL
() \

232 
	`__asm
(" \n\
 2,sp+, _.xy \n\
 2,sp+, _.z \n\
 2,sp+, _.tmp \n\
 2,sp+, _.frame \n\
;movw 2,sp+, _.d1 \n\
;movw 2,sp+, _.d2 \n\
 \n\
"); \

241 }

	)

250 
	#p‹tTASK_SWITCH_FROM_ISR
() \

251 
	`p‹tSAVE_CONTEXT
(); \

252 
	`vTaskSwôchC⁄ãxt
(); \

253 
	`p‹tRESTORE_CONTEXT
();

	)

257 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

258 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

260 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/GCC/MCF5235/port.c

54 
	~<°dlib.h
>

56 
	~"FªeRTOS.h
"

57 
	~"FªeRTOSC⁄fig.h
"

58 
	~"èsk.h
"

61 vﬁ©ûê
	tvuöt32
;

62 vﬁ©ûê
	tvuöt16
;

63 vﬁ©ûê
	tvuöt8
;

66 
	#p‹tVECTOR_TABLE
 
__RAMVEC


	)

67 
	#p‹tVECTOR_SYSCALL
 ( 32 + 
p‹tTRAP_YIELD
 )

	)

68 
	#p‹tVECTOR_TIMER
 ( 64 + 36 )

	)

70 
	#MCF_PIT_PRESCALER
 512UL

	)

71 
	#MCF_PIT_TIMER_TICKS
 ( 
FSYS_2
 / 
MCF_PIT_PRESCALER
 )

	)

72 
	#MCF_PIT_MODULUS_REGISTER
(
‰eq
Ë–
MCF_PIT_TIMER_TICKS
 / ( fªq ) - 1UL)

	)

74 
	#MCF_PIT_PMR0
 ( *–
vuöt16
 * )–* )–&
__IPSBAR
[ 0x150002 ] ) )

	)

75 
	#MCF_PIT_PCSR0
 ( *–
vuöt16
 * )–* )–&
__IPSBAR
[ 0x150000 ] ) )

	)

76 
	#MCF_PIT_PCSR_PRE
(
x
Ë–––x ) & 0x000F ) << 8 )

	)

77 
	#MCF_PIT_PCSR_EN
 ( 0x0001 )

	)

78 
	#MCF_PIT_PCSR_RLD
 ( 0x0002 )

	)

79 
	#MCF_PIT_PCSR_PIF
 ( 0x0004 )

	)

80 
	#MCF_PIT_PCSR_PIE
 ( 0x0008 )

	)

81 
	#MCF_PIT_PCSR_OVW
 ( 0x0010 )

	)

82 
	#MCF_INTC0_ICR36
 ( *–
vuöt8
 * )–* )–&
__IPSBAR
[ 0x000C64 ] ) )

	)

83 
	#MCF_INTC0_IMRH
 ( *–
vuöt32
 * )–* )–&
__IPSBAR
[ 0x000C08 ] ) )

	)

84 
	#MCF_INTC0_IMRH_INT_MASK36
 ( 0x00000010 )

	)

85 
	#MCF_INTC0_IMRH_MASKALL
 ( 0x00000001 )

	)

86 
	#MCF_INTC0_ICRn_IP
(
x
Ë–––x ) & 0x07 ) << 0 )

	)

87 
	#MCF_INTC0_ICRn_IL
(
x
Ë–––x ) & 0x07 ) << 3 )

	)

89 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
p‹tLONG
 ) 0 )

	)

90 
	#p‹tINITIAL_CRITICAL_NESTING
 ( ( 
p‹tLONG
 ) 10 )

	)

93 vﬁ©ûê
p‹tLONG
 
	gulCrôiˇlNe°ög
 = 
p‹tINITIAL_CRITICAL_NESTING
;

96 #i‡
c⁄figUSE_PREEMPTION
 == 0

97 
	$¥vP‹tPªem±iveTick
 ( Ë
	`__©åibuã__
 ((
öãºu±_h™dÀr
));

99 
	`¥vP‹tPªem±iveTick
 ( );

104 
p‹tSTACK_TYPE
 *

105 
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 * 
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
,

106 *
pvP¨amëîs
 )

109 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

110 
pxT›OfSèck
--;

114 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0;

115 
pxT›OfSèck
--;

119 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
;

120 
pxT›OfSèck
--;

124 *
pxT›OfSèck
 = 0x40002000UL | ( 
p‹tVECTOR_SYSCALL
 + 32 ) << 18;

125 
pxT›OfSèck
--;

129 *
pxT›OfSèck
 = 0;

130 *
pxT›OfSèck
--;

132 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xA6;

133 
pxT›OfSèck
--;

134 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xA5;

135 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xA4;

137 
pxT›OfSèck
--;

138 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xA3;

139 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xA2;

141 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xA1;

143 
pxT›OfSèck
--;

144 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xA0;

145 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xD7;

147 
pxT›OfSèck
--;

148 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xD6;

149 
pxT›OfSèck
--;

150 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xD5;

151 
pxT›OfSèck
--;

152 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xD4;

153 
pxT›OfSèck
--;

154 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xD3;

155 
pxT›OfSèck
--;

156 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xD2;

157 
pxT›OfSèck
--;

158 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xD1;

159 
pxT›OfSèck
--;

160 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xD0;

162  
pxT›OfSèck
;

163 
	}
}

169 
	$¥vP‹tYõld
( )

171 
asm
 volatile ( "move.w #0x2700, %sr\n\t" );

172 #i‡
_GCC_USES_FP
 == 1

173 
asm
 volatile ( "unlk %fp\n\t" );

176 
	`p‹tSAVE_CONTEXT
( );

179 
	`vTaskSwôchC⁄ãxt
( );

182 
	`p‹tRESTORE_CONTEXT
( );

183 
	}
}

185 #i‡
c⁄figUSE_PREEMPTION
 == 0

191 
	$¥vP‹tPªem±iveTick
 ( )

197 
	`vTaskIn¸emítTick
( );

198 
MCF_PIT_PCSR0
 |
MCF_PIT_PCSR_PIF
;

199 
	}
}

204 
	$¥vP‹tPªem±iveTick
( )

206 
asm
 volatile ( "move.w #0x2700, %sr\n\t" );

207 #i‡
_GCC_USES_FP
 == 1

208 
asm
 volatile ( "unlk %fp\n\t" );

210 
	`p‹tSAVE_CONTEXT
( );

211 
MCF_PIT_PCSR0
 |
MCF_PIT_PCSR_PIF
;

212 
	`vTaskIn¸emítTick
( );

213 
	`vTaskSwôchC⁄ãxt
( );

214 
	`p‹tRESTORE_CONTEXT
( );

215 
	}
}

219 
	$vP‹tE¡îCrôiˇl
()

224 –)
	`p‹tSET_IPL
–
p‹tIPL_MAX
 );

229 
ulCrôiˇlNe°ög
++;

230 
	}
}

233 
	$vP‹tExôCrôiˇl
()

235 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

238 
ulCrôiˇlNe°ög
--;

242 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

244 –)
	`p‹tSET_IPL
( 0 );

247 
	}
}

249 
p‹tBASE_TYPE


250 
	$xP‹tSèπScheduÀr
( )

252 –*
p‹tVECTOR_TABLE
[ ] ) ( );

255 
p‹tVECTOR_TABLE
[ 
p‹tVECTOR_SYSCALL
 ] = 
¥vP‹tYõld
;

257 
p‹tVECTOR_TABLE
[ 
p‹tVECTOR_TIMER
 ] = 
¥vP‹tPªem±iveTick
;

260 i‡–
c⁄figTICK_RATE_HZ
 > 0)

263 
MCF_PIT_PCSR0
 = 
	`MCF_PIT_PCSR_PRE
–0x9 ) | 
MCF_PIT_PCSR_RLD
 | 
MCF_PIT_PCSR_OVW
;

265 
MCF_PIT_PMR0
 = 
	`MCF_PIT_MODULUS_REGISTER
–
c⁄figTICK_RATE_HZ
 );

267 
MCF_INTC0_ICR36
 = 
	`MCF_INTC0_ICRn_IL
–0x1 ) | 
	`MCF_INTC0_ICRn_IP
( 0x1 );

268 
MCF_INTC0_IMRH
 &~–
MCF_INTC0_IMRH_INT_MASK36
 | 
MCF_INTC0_IMRH_MASKALL
 );

270 
MCF_PIT_PCSR0
 |
MCF_PIT_PCSR_PIE
 | 
MCF_PIT_PCSR_EN
 | 
MCF_PIT_PCSR_PIF
;

274 
	`p‹tRESTORE_CONTEXT
( );

277  
pdTRUE
;

278 
	}
}

281 
	$vP‹tEndScheduÀr
( )

283 
	}
}

	@Libraries/FreeRTOS/Source/portable/GCC/MCF5235/portmacro.h

54 #i‚de‡
PORTMACRO_H


55 
	#PORTMACRO_H


	)

57 #ifde‡
__˝lu•lus


62 
	#p‹tCHAR
 

	)

63 
	#p‹tFLOAT
 

	)

64 
	#p‹tDOUBLE
 

	)

65 
	#p‹tLONG
 

	)

66 
	#p‹tSHORT
 

	)

67 
	#p‹tSTACK_TYPE
 

	)

68 
	#p‹tBASE_TYPE
 

	)

70 #if–
USE_16_BIT_TICKS
 == 1 )

71 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

72 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

74 
	tp‹tLONG
 
	tp‹tTickTy≥
;

75 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

79 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

80 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

81 
	#p‹tBYTE_ALIGNMENT
 4

	)

83 
	#p‹tTRAP_YIELD
 0

	)

84 
	#p‹tIPL_MAX
 7

	)

96 
	#p‹tSAVE_CONTEXT
() \

97 
asm
 volatile ( \

106 "move.» %•, (%a0)");

	)

114 
	#p‹tRESTORE_CONTEXT
() \

115 
asm
 volatile ( "move.lÖxCurrentTCB, %sp\n\t" \

123 "πe\n\t" );

	)

125 
	#p‹tENTER_CRITICAL
() \

126 
	`vP‹tE¡îCrôiˇl
();

	)

128 
	#p‹tEXIT_CRITICAL
() \

129 
	`vP‹tExôCrôiˇl
();

	)

131 
	#p‹tSET_IPL
–
xIPL
 ) \

132 
	`asm_£t_ùl
–
xIPL
 )

	)

134 
	#p‹tDISABLE_INTERRUPTS
() \

135 dÿ{ ( )
	`p‹tSET_IPL
–
p‹tIPL_MAX
 ); }  0 )

	)

136 
	#p‹tENABLE_INTERRUPTS
() \

137 dÿ{ ( )
	`p‹tSET_IPL
–0 ); }  0 )

	)

139 
	#p‹tYIELD
() \

140 
asm
 vﬁ©ûê–"Åø∞ %0\n\t" : : "i"(
p‹tTRAP_YIELD
Ë)

	)

142 
	#p‹tNOP
() \

143 
asm
 vﬁ©ûê–"n›\n\t" )

	)

145 
	#p‹tENTER_SWITCHING_ISR
() \

146 
asm
 volatile ( "move.w #0x2700, %sr" ); \

148 
	`p‹tSAVE_CONTEXT
( ); \

149 {

	)

151 
	#p‹tEXIT_SWITCHING_ISR
–
SwôchRequúed
 ) \

153 if–
SwôchRequúed
 ) \

155 
	`vTaskSwôchC⁄ãxt
( ); \

158 
	`p‹tRESTORE_CONTEXT
–);

	)

161 
vP‹tE¡îCrôiˇl
( );

162 
vP‹tExôCrôiˇl
( );

163 
asm_£t_ùl
–
uiNewIPL
 );

166 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) \

167 
	`vFun˘i⁄
–*
pvP¨amëîs
 )

	)

169 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) \

170 
	`vFun˘i⁄
–*
pvP¨amëîs
 )

	)

172 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/GCC/MSP430F449/port.c

59 
	~<°dlib.h
>

60 
	~<sig«l.h
>

63 
	~"FªeRTOS.h
"

64 
	~"èsk.h
"

72 
	#p‹tACLK_FREQUENCY_HZ
 ( ( 
p‹tTickTy≥
 ) 32768 )

	)

73 
	#p‹tINITIAL_CRITICAL_NESTING
 ( ( 
p‹tSHORT
 ) 10 )

	)

74 
	#p‹tFLAGS_INT_ENABLED
 ( ( 
p‹tSTACK_TYPE
 ) 0x08 )

	)

78 
	ttskTCB
;

79 vﬁ©ûê
tskTCB
 * vﬁ©ûê
pxCuºítTCB
;

93 vﬁ©ûê
p‹tSHORT
 
	gusCrôiˇlNe°ög
 = 
p‹tINITIAL_CRITICAL_NESTING
;

103 
	#p‹tSAVE_CONTEXT
() \

104 
asm
 volatile ( "pushÑ4 \n\t" \

120 );

	)

132 
	#p‹tRESTORE_CONTEXT
() \

133 
asm
 volatile ( "mov.wÖxCurrentTCB,Ñ12 \n\t" \

151 );

	)

158 
¥vSëupTimîI¡îru±
( );

167 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

185 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
;

186 
pxT›OfSèck
--;

187 *
pxT›OfSèck
 = 
p‹tFLAGS_INT_ENABLED
;

188 
pxT›OfSèck
--;

191 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x4444;

192 
pxT›OfSèck
--;

193 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x5555;

194 
pxT›OfSèck
--;

195 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x6666;

196 
pxT›OfSèck
--;

197 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x7777;

198 
pxT›OfSèck
--;

199 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x8888;

200 
pxT›OfSèck
--;

201 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x9999;

202 
pxT›OfSèck
--;

203 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xaaaa;

204 
pxT›OfSèck
--;

205 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xbbbb;

206 
pxT›OfSèck
--;

207 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xcccc;

208 
pxT›OfSèck
--;

209 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xdddd;

210 
pxT›OfSèck
--;

211 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xeeee;

212 
pxT›OfSèck
--;

216 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

217 
pxT›OfSèck
--;

224 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
p‹tNO_CRITICAL_SECTION_NESTING
;

228  
pxT›OfSèck
;

229 
	}
}

232 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

236 
	`¥vSëupTimîI¡îru±
();

239 
	`p‹tRESTORE_CONTEXT
();

242  
pdTRUE
;

243 
	}
}

246 
	$vP‹tEndScheduÀr
( )

250 
	}
}

258 
	$vP‹tYõld
–Ë
	`__©åibuã__
 ( ( 
«ked
 ) );

259 
	$vP‹tYõld
( )

265 
asm
 volatile ( "pushÑ2" );

266 
	`_DINT
();

269 
	`p‹tSAVE_CONTEXT
();

272 
	`vTaskSwôchC⁄ãxt
();

275 
	`p‹tRESTORE_CONTEXT
();

276 
	}
}

283 
	$¥vSëupTimîI¡îru±
( )

286 
TACTL
 = 0;

289 
TACTL
 = 
TASSEL_1
;

292 
TACTL
 |
TACLR
;

295 
TACCR0
 = 
p‹tACLK_FREQUENCY_HZ
 / 
c⁄figTICK_RATE_HZ
;

298 
TACCTL0
 = 
CCIE
;

301 
TACTL
 |
TACLR
;

304 
TACTL
 |
MC_1
;

305 
	}
}

313 #i‡
c⁄figUSE_PREEMPTION
 == 1

320 
	$öãºu±
 (
TIMERA0_VECTOR
Ë
	$¥vTickISR
–Ë
	`__©åibuã__
 ( ( 
«ked
 ) );

321 
	$öãºu±
 (
TIMERA0_VECTOR
Ë
	$¥vTickISR
( )

324 
	`p‹tSAVE_CONTEXT
();

328 
	`vTaskIn¸emítTick
();

329 
	`vTaskSwôchC⁄ãxt
();

332 
	`p‹tRESTORE_CONTEXT
();

333 
	}
}

342 
	$öãºu±
 (
TIMERA0_VECTOR
Ë
	`¥vTickISR
( );

343 
	$öãºu±
 (
TIMERA0_VECTOR
Ë
	$¥vTickISR
( )

345 
	`vTaskIn¸emítTick
();

346 
	}
}

	@Libraries/FreeRTOS/Source/portable/GCC/MSP430F449/portmacro.h

52 #i‚de‡
PORTMACRO_H


53 
	#PORTMACRO_H


	)

55 #ifde‡
__˝lu•lus


70 
	#p‹tCHAR
 

	)

71 
	#p‹tFLOAT
 

	)

72 
	#p‹tDOUBLE
 

	)

73 
	#p‹tLONG
 

	)

74 
	#p‹tSHORT
 

	)

75 
	#p‹tSTACK_TYPE
 
p‹tSHORT


	)

76 
	#p‹tBASE_TYPE
 
p‹tSHORT


	)

78 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

79 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

80 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

82 
	tp‹tLONG
 
	tp‹tTickTy≥
;

83 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

88 
	#p‹tDISABLE_INTERRUPTS
(Ë
asm
 vﬁ©ûê–"DINT" )

	)

89 
	#p‹tENABLE_INTERRUPTS
(Ë
asm
 vﬁ©ûê–"EINT" )

	)

93 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
p‹tSHORT
 ) 0 )

	)

95 
	#p‹tENTER_CRITICAL
() \

97 vﬁ©ûê
p‹tSHORT
 
usCrôiˇlNe°ög
; \

99 
	`p‹tDISABLE_INTERRUPTS
(); \

104 
usCrôiˇlNe°ög
++; \

105 }

	)

107 
	#p‹tEXIT_CRITICAL
() \

109 vﬁ©ûê
p‹tSHORT
 
usCrôiˇlNe°ög
; \

111 if–
usCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_SECTION_NESTING
 ) \

114 
usCrôiˇlNe°ög
--; \

118 if–
usCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_SECTION_NESTING
 ) \

120 
	`p‹tENABLE_INTERRUPTS
(); \

123 }

	)

127 
vP‹tYõld
–Ë
__©åibuã__
 ( ( 
«ked
 ) );

128 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

129 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"NOP" )

	)

133 
	#p‹tBYTE_ALIGNMENT
 2

	)

134 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

135 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

139 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

140 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

142 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/GCC/MicroBlaze/port.c

58 
	~"FªeRTOS.h
"

59 
	~"èsk.h
"

62 
	~<°rög.h
>

65 
	~<xötc.h
>

66 
	~<xötc_i.h
>

67 
	~<xtmr˘r.h
>

70 
	#p‹tINITIAL_MSR_STATE
 ( ( 
p‹tSTACK_TYPE
 ) 0x02 )

	)

75 
	#p‹tINITIAL_NESTING_VALUE
 ( 0xf‡)

	)

78 
	#p‹tCOUNTER_0
 0

	)

82 
	#p‹tISR_STACK_FILL_VALUE
 0x55555555

	)

87 vﬁ©ûê
p‹tBASE_TYPE
 
	guxCrôiˇlNe°ög
 = 
p‹tINITIAL_NESTING_VALUE
;

91 
p‹tLONG
 *
	gpulISRSèck
;

99 
¥vSëupTimîI¡îru±
( );

108 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

110 *
_SDA2_BASE_
, *
_SDA_BASE_
;

111 c⁄° 
p‹tLONG
 
ulR2
 = ( p‹tLONG ) &
_SDA2_BASE_
;

112 c⁄° 
p‹tLONG
 
ulR13
 = ( p‹tLONG ) &
_SDA_BASE_
;

118 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x11111111;

119 
pxT›OfSèck
--;

120 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x22222222;

121 
pxT›OfSèck
--;

122 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x33333333;

123 
pxT›OfSèck
--;

127 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00;

130 
pxT›OfSèck
--;

131 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
ulR2
;

132 
pxT›OfSèck
--;

133 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x03;

134 
pxT›OfSèck
--;

135 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x04;

136 
pxT›OfSèck
--;

137 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

138 
pxT›OfSèck
--;

139 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x06;

140 
pxT›OfSèck
--;

141 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x07;

142 
pxT›OfSèck
--;

143 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x08;

144 
pxT›OfSèck
--;

145 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x09;

146 
pxT›OfSèck
--;

147 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x0a;

148 
pxT›OfSèck
--;

149 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x0b;

150 
pxT›OfSèck
--;

151 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x0c;

152 
pxT›OfSèck
--;

153 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
ulR13
;

154 
pxT›OfSèck
--;

155 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
;

156 
pxT›OfSèck
--;

157 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x0f;

158 
pxT›OfSèck
--;

159 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x10;

160 
pxT›OfSèck
--;

161 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x11;

162 
pxT›OfSèck
--;

163 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x12;

164 
pxT›OfSèck
--;

165 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x13;

166 
pxT›OfSèck
--;

167 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x14;

168 
pxT›OfSèck
--;

169 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x15;

170 
pxT›OfSèck
--;

171 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x16;

172 
pxT›OfSèck
--;

173 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x17;

174 
pxT›OfSèck
--;

175 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x18;

176 
pxT›OfSèck
--;

177 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x19;

178 
pxT›OfSèck
--;

179 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x1a;

180 
pxT›OfSèck
--;

181 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x1b;

182 
pxT›OfSèck
--;

183 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x1c;

184 
pxT›OfSèck
--;

185 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x1d;

186 
pxT›OfSèck
--;

187 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x1e;

188 
pxT›OfSèck
--;

191 *
pxT›OfSèck
 = 
p‹tINITIAL_MSR_STATE
;

192 
pxT›OfSèck
--;

194 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x1f;

195 
pxT›OfSèck
--;

199  
pxT›OfSèck
;

200 
	}
}

203 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

205 –
__FªeRTOS_öãºu±_H™dÀr
 )( );

206 –
vSèπFú°Task
 )( );

210 
asm
 volatile ( "laÑ6,Ñ0, __FreeRTOS_interrupt_handler \n\t" \

218 
	`¥vSëupTimîI¡îru±
();

221 
pulISRSèck
 = ( 
p‹tLONG
 * ) 
	`pvP‹tMÆloc
–
c⁄figMINIMAL_STACK_SIZE
 * –
p‹tSTACK_TYPE
 ) );

224 if–
pulISRSèck
 !
NULL
 )

227 
	`mem£t
–
pulISRSèck
, 
p‹tISR_STACK_FILL_VALUE
, 
c⁄figMINIMAL_STACK_SIZE
 * –
p‹tSTACK_TYPE
 ) );

228 
pulISRSèck
 +–
c⁄figMINIMAL_STACK_SIZE
 - 1 );

231 
	`vSèπFú°Task
();

235  
pdFALSE
;

236 
	}
}

239 
	$vP‹tEndScheduÀr
( )

242 
	}
}

248 
	$vP‹tYõld
( )

250 
	`VP‹tYõldASM
( );

255 
	`p‹tENTER_CRITICAL
();

258 
asm
 volatile ( "bralidÑ14, VPortYieldASM \n\t" \

260 
	`p‹tEXIT_CRITICAL
();

261 
	}
}

267 
	$¥vSëupTimîI¡îru±
( )

269 
XTmrCå
 
xTimî
;

270 c⁄° 
p‹tLONG
 
ulCou¡îVÆue
 = 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
;

271 
p‹tBASE_TYPE
 
uxMask
;

275 
	`XTmrCå_mDißbÀ
–
XPAR_OPB_TIMER_1_BASEADDR
, 
XPAR_OPB_TIMER_1_DEVICE_ID
 );

276 
	`XTmrCå_Inôülize
–&
xTimî
, 
XPAR_OPB_TIMER_1_DEVICE_ID
 );

277 
	`XTmrCå_mSëLﬂdReg
–
XPAR_OPB_TIMER_1_BASEADDR
, 
p‹tCOUNTER_0
, 
ulCou¡îVÆue
 );

278 
	`XTmrCå_mSëC⁄åﬁSètusReg
–
XPAR_OPB_TIMER_1_BASEADDR
, 
p‹tCOUNTER_0
, 
XTC_CSR_LOAD_MASK
 | 
XTC_CSR_INT_OCCURED_MASK
 );

282 
uxMask
 = 
	`XI¡c_In32
––
XPAR_OPB_INTC_0_BASEADDR
 + 
XIN_IER_OFFSET
 ) );

283 
uxMask
 |
XPAR_OPB_TIMER_1_INTERRUPT_MASK
;

284 
	`XI¡c_Out32
––
XPAR_OPB_INTC_0_BASEADDR
 + 
XIN_IER_OFFSET
 ), ( 
uxMask
 ) );

286 
	`XTmrCå_Sèπ
–&
xTimî
, 
XPAR_OPB_TIMER_1_DEVICE_ID
 );

287 
	`XTmrCå_mSëC⁄åﬁSètusReg
(
XPAR_OPB_TIMER_1_BASEADDR
, 
p‹tCOUNTER_0
, 
XTC_CSR_ENABLE_TMR_MASK
 | 
XTC_CSR_ENABLE_INT_MASK
 | 
XTC_CSR_AUTO_RELOAD_MASK
 | 
XTC_CSR_DOWN_COUNT_MASK
 | 
XTC_CSR_INT_OCCURED_MASK
 );

288 
	`XI¡c_mAckI¡r
–
XPAR_INTC_SINGLE_BASEADDR
, 1 );

289 
	}
}

298 
	$vTaskISRH™dÀr
( )

300 
p‹tLONG
 
ulPídög
;

303 
ulPídög
 = 
	`XI¡c_In32
––
XPAR_INTC_SINGLE_BASEADDR
 + 
XIN_IVR_OFFSET
 ) );

305 if–
ulPídög
 < 
XPAR_INTC_MAX_NUM_INTR_INPUTS
 )

307 
XI¡c_Ve˘‹TabÀE¡ry
 *
pxTabÀPå
;

308 
XI¡c_C⁄fig
 *
pxC⁄fig
;

309 
p‹tLONG
 
ulI¡îru±Mask
;

311 
ulI¡îru±Mask
 = ( 
p‹tLONG
 ) 1 << 
ulPídög
;

314 
pxC⁄fig
 = &
XI¡c_C⁄figTabÀ
[ ( 
p‹tLONG
 ) 
XPAR_INTC_SINGLE_DEVICE_ID
 ];

316 
pxTabÀPå
 = &–
pxC⁄fig
->
H™dÀrTabÀ
[ 
ulPídög
 ] );

317 if–
pxC⁄fig
->
AckBef‹eSîvi˚
 & ( 
ulI¡îru±Mask
 ) )

319 
	`XI¡c_mAckI¡r
–
pxC⁄fig
->
Ba£Addªss
, 
ulI¡îru±Mask
 );

320 
pxTabÀPå
->
	`H™dÀr
–pxTabÀPå->
CÆlBackRef
 );

324 
pxTabÀPå
->
	`H™dÀr
–pxTabÀPå->
CÆlBackRef
 );

325 
	`XI¡c_mAckI¡r
–
pxC⁄fig
->
Ba£Addªss
, 
ulI¡îru±Mask
 );

328 
	}
}

334 
	$vTickISR
–*
pvBa£Addªss
 )

336 
p‹tLONG
 
ulCSR
;

339 
	`vTaskIn¸emítTick
();

342 
ulCSR
 = 
	`XTmrCå_mGëC⁄åﬁSètusReg
(
XPAR_OPB_TIMER_1_BASEADDR
, 0);

343 
	`XTmrCå_mSëC⁄åﬁSètusReg
–
XPAR_OPB_TIMER_1_BASEADDR
, 
p‹tCOUNTER_0
, 
ulCSR
 );

347 #i‡
c⁄figUSE_PREEMPTION
 == 1

348 
	`vTaskSwôchC⁄ãxt
();

350 
	}
}

	@Libraries/FreeRTOS/Source/portable/GCC/MicroBlaze/portmacro.h

52 #i‚de‡
PORTMACRO_H


53 
	#PORTMACRO_H


	)

55 #ifde‡
__˝lu•lus


70 
	#p‹tCHAR
 

	)

71 
	#p‹tFLOAT
 

	)

72 
	#p‹tDOUBLE
 

	)

73 
	#p‹tLONG
 

	)

74 
	#p‹tSHORT
 

	)

75 
	#p‹tSTACK_TYPE
 
p‹tLONG


	)

76 
	#p‹tBASE_TYPE
 
p‹tLONG


	)

78 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

79 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

80 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

82 
	tp‹tLONG
 
	tp‹tTickTy≥
;

83 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

88 
mi¸obœze_dißbÀ_öãºu±s
( );

89 
mi¸obœze_íabÀ_öãºu±s
( );

90 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`mi¸obœze_dißbÀ_öãºu±s
()

	)

91 
	#p‹tENABLE_INTERRUPTS
(Ë
	`mi¸obœze_íabÀ_öãºu±s
()

	)

95 
vP‹tE¡îCrôiˇl
( );

96 
vP‹tExôCrôiˇl
( );

97 
	#p‹tENTER_CRITICAL
() { \

98 
p‹tBASE_TYPE
 
uxCrôiˇlNe°ög
; \

99 
	`mi¸obœze_dißbÀ_öãºu±s
(); \

100 
uxCrôiˇlNe°ög
++; \

101 }

	)

103 
	#p‹tEXIT_CRITICAL
() { \

104 
p‹tBASE_TYPE
 
uxCrôiˇlNe°ög
; \

107 
uxCrôiˇlNe°ög
--; \

108 if–
uxCrôiˇlNe°ög
 == 0 ) \

112 
	`p‹tENABLE_INTERRUPTS
(); \

114 }

	)

119 
vP‹tYõld
( );

120 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

122 
vTaskSwôchC⁄ãxt
();

123 
	#p‹tYIELD_FROM_ISR
(Ë
	`vTaskSwôchC⁄ãxt
()

	)

127 
	#p‹tBYTE_ALIGNMENT
 4

	)

128 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

129 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

130 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"NOP" )

	)

134 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

135 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

137 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/GCC/PPC405_Xilinx/FPU_Macros.h

54 
	#åa˚TASK_SWITCHED_OUT
() \

55 if–
pxCuºítTCB
->
pxTaskTag
 !
NULL
 ) \

57 
	`vP‹tSaveFPURegi°îs
( * ); \

58 
	`vP‹tSaveFPURegi°îs
––* ) ( 
pxCuºítTCB
->
pxTaskTag
 ) ); \

59 }

	)

63 
	#åa˚TASK_SWITCHED_IN
() \

64 if–
pxCuºítTCB
->
pxTaskTag
 !
NULL
 ) \

66 
	`vP‹tRe°‹eFPURegi°îs
( * ); \

67 
	`vP‹tRe°‹eFPURegi°îs
––* ) ( 
pxCuºítTCB
->
pxTaskTag
 ) ); \

68 }

	)

	@Libraries/FreeRTOS/Source/portable/GCC/PPC405_Xilinx/port.c

58 
	~"FªeRTOS.h
"

59 
	~"èsk.h
"

62 
	~"xtime_l.h
"

63 
	~"xötc.h
"

64 
	~"xötc_i.h
"

69 
	#p‹tCRITICAL_INTERRUPT_ENABLE
 ( 1UL << 17UL )

	)

70 
	#p‹tEXTERNAL_INTERRUPT_ENABLE
 ( 1UL << 15UL )

	)

71 
	#p‹tMACHINE_CHECK_ENABLE
 ( 1UL << 12UL )

	)

73 #i‡
c⁄figUSE_FPU
 == 1

74 
	#p‹tAPU_PRESENT
 ( 1UL << 25UL )

	)

75 
	#p‹tFCM_FPU_PRESENT
 ( 1UL << 13UL )

	)

77 
	#p‹tAPU_PRESENT
 ( 0UL )

	)

78 
	#p‹tFCM_FPU_PRESENT
 ( 0UL )

	)

81 
	#p‹tINITIAL_MSR
 ( 
p‹tCRITICAL_INTERRUPT_ENABLE
 | 
p‹tEXTERNAL_INTERRUPT_ENABLE
 | 
p‹tMACHINE_CHECK_ENABLE
 | 
p‹tAPU_PRESENT
 | 
p‹tFCM_FPU_PRESENT
 )

	)

88 
¥vSëupTimîI¡îru±
( );

93 
vP‹tTickISR
( );

98 
vP‹tYõld
( );

104 
vP‹tSèπFú°Task
( );

109 
XI¡c
 
	gxI¡îru±C⁄åﬁÀr
;

119 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

122 *
pxT›OfSèck
 = 0xDEADBEEF;

123 
pxT›OfSèck
--;

126 
pxT›OfSèck
 -= 30;

129 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

130 
pxT›OfSèck
--;

131 *
pxT›OfSèck
 = 0x02020202UL;

132 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = 0x10000001UL;;

137 
pxT›OfSèck
--;

138 *
pxT›OfSèck
 = 0x00000000UL;

139 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = 0x00000000UL;

141 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = 0x00000000UL;

143 
pxT›OfSèck
--;

144 *
pxT›OfSèck
 = 0x00000000UL;

145 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
vP‹tEndScheduÀr
;

147 
pxT›OfSèck
--;

148 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
;

149 
pxT›OfSèck
--;

150 *
pxT›OfSèck
 = 
p‹tINITIAL_MSR
;

151 
pxT›OfSèck
--;

152 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
vP‹tEndScheduÀr
;

153 
pxT›OfSèck
--;

154 *
pxT›OfSèck
 = 0x00000000UL;

156  
pxT›OfSèck
;

157 
	}
}

160 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

162 
	`¥vSëupTimîI¡îru±
();

163 
	`XExc_Regi°îH™dÀr
–
XEXC_ID_SYSTEM_CALL
, ( 
XEx˚±i⁄H™dÀr
 ) 
vP‹tYõld
, ( * ) 0 );

164 
	`vP‹tSèπFú°Task
();

167  
pdFALSE
;

168 
	}
}

171 
	$vP‹tEndScheduÀr
( )

175 
	}
}

181 
	$¥vSëupTimîI¡îru±
( )

183 c⁄° 
p‹tLONG
 
ulI¡îvÆ
 = ( ( 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) - 1UL );

185 
	`XTime_PITCÀ¨I¡îru±
();

186 
	`XTime_FITCÀ¨I¡îru±
();

187 
	`XTime_WDTCÀ¨I¡îru±
();

188 
	`XTime_WDTDißbÀI¡îru±
();

189 
	`XTime_FITDißbÀI¡îru±
();

191 
	`XExc_Regi°îH™dÀr
–
XEXC_ID_PIT_INT
, ( 
XEx˚±i⁄H™dÀr
 ) 
vP‹tTickISR
, ( * ) 0 );

193 
	`XTime_PITE«bÀAutoRñﬂd
();

194 
	`XTime_PITSëI¡îvÆ
–
ulI¡îvÆ
 );

195 
	`XTime_PITE«bÀI¡îru±
();

196 
	}
}

199 
	$vP‹tISRH™dÀr
–*
pvNuŒDoNŸU£
 )

201 
p‹tLONG
 
ulI¡îru±Sètus
, 
ulI¡îru±Mask
 = 1UL;

202 
p‹tBASE_TYPE
 
xI¡îru±Numbî
;

203 
XI¡c_C⁄fig
 *
pxI¡îru±C⁄åﬁÀr
;

204 
XI¡c_Ve˘‹TabÀE¡ry
 *
pxTabÀ
;

207 –Ë
pvNuŒDoNŸU£
;

211 
pxI¡îru±C⁄åﬁÀr
 = &
XI¡c_C⁄figTabÀ
[ 
XPAR_XPS_INTC_0_DEVICE_ID
 ];

214 
ulI¡îru±Sètus
 = 
	`XI¡c_mGëI¡rSètus
–
pxI¡îru±C⁄åﬁÀr
->
Ba£Addªss
 );

216  
xI¡îru±Numbî
 = 0; xI¡îru±Numbî < 
XPAR_INTC_MAX_NUM_INTR_INPUTS
; xInterruptNumber++ )

218 if–
ulI¡îru±Sètus
 & 0x01UL )

221 
	`XI¡c_mAckI¡r
–
pxI¡îru±C⁄åﬁÀr
->
Ba£Addªss
, 
ulI¡îru±Mask
 );

224 
pxTabÀ
 = &–
pxI¡îru±C⁄åﬁÀr
->
H™dÀrTabÀ
[ 
xI¡îru±Numbî
 ] );

225 
pxTabÀ
->
	`H™dÀr
–pxTabÀ->
CÆlBackRef
 );

229 
ulI¡îru±Mask
 <<= 0x01UL;

230 
ulI¡îru±Sètus
 >>= 0x01UL;

233 if–
ulI¡îru±Sètus
 == 0UL )

238 
	}
}

241 
	$vP‹tSëupI¡îru±C⁄åﬁÀr
( )

243 
	`vP‹tISRWøµî
( );

248 
	`XExc_mDißbÀEx˚±i⁄s
–
XEXC_NON_CRITICAL
 );

249 
	`XExc_Inô
();

254 
	`XExc_Regi°îH™dÀr
–
XEXC_ID_NON_CRITICAL_INT
, ( 
XEx˚±i⁄H™dÀr
 ) 
vP‹tISRWøµî
, 
NULL
 );

255 
	`XI¡c_Inôülize
–&
xI¡îru±C⁄åﬁÀr
, 
XPAR_XPS_INTC_0_DEVICE_ID
 );

256 
	`XI¡c_Sèπ
–&
xI¡îru±C⁄åﬁÀr
, 
XIN_REAL_MODE
 );

257 
	}
}

260 
p‹tBASE_TYPE
 
	$xP‹tIn°ÆlI¡îru±H™dÀr
–
p‹tCHAR
 
ucI¡îru±ID
, 
XI¡îru±H™dÀr
 
pxH™dÀr
, *
pvCÆlBackRef
 )

262 
p‹tBASE_TYPE
 
xRëu∫
 = 
pdFAIL
;

267 if–
XST_SUCCESS
 =
	`XI¡c_C⁄√˘
–&
xI¡îru±C⁄åﬁÀr
, 
ucI¡îru±ID
, 
pxH™dÀr
, 
pvCÆlBackRef
 ) )

269 
	`XI¡c_E«bÀ
–&
xI¡îru±C⁄åﬁÀr
, 
ucI¡îru±ID
 );

270 
xRëu∫
 = 
pdPASS
;

273  
xRëu∫
;

274 
	}
}

	@Libraries/FreeRTOS/Source/portable/GCC/PPC405_Xilinx/portmacro.h

52 #i‚de‡
PORTMACRO_H


53 
	#PORTMACRO_H


	)

55 
	~"xex˚±i⁄_l.h
"

57 #ifde‡
__˝lu•lus


72 
	#p‹tCHAR
 

	)

73 
	#p‹tFLOAT
 

	)

74 
	#p‹tDOUBLE
 

	)

75 
	#p‹tLONG
 

	)

76 
	#p‹tSHORT
 

	)

77 
	#p‹tSTACK_TYPE
 
p‹tLONG


	)

78 
	#p‹tBASE_TYPE
 
p‹tLONG


	)

80 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

81 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

82 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

84 
	tp‹tLONG
 
	tp‹tTickTy≥
;

85 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

91 
	#p‹tCRITICAL_NESTING_IN_TCB
 1

	)

94 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`XExc_mDißbÀEx˚±i⁄s
–
XEXC_NON_CRITICAL
 );

	)

95 
	#p‹tENABLE_INTERRUPTS
(Ë
	`XExc_mE«bÀEx˚±i⁄s
–
XEXC_NON_CRITICAL
 );

	)

100 
vTaskE¡îCrôiˇl
( );

101 
vTaskExôCrôiˇl
( );

102 
	#p‹tENTER_CRITICAL
(Ë
	`vTaskE¡îCrôiˇl
()

	)

103 
	#p‹tEXIT_CRITICAL
(Ë
	`vTaskExôCrôiˇl
()

	)

108 
vP‹tYõld
( );

109 
	#p‹tYIELD
(Ë
asm
 vﬁ©ûê–"SC \n\àNOP" )

	)

110 
	#p‹tYIELD_FROM_ISR
(Ë
	`vTaskSwôchC⁄ãxt
()

	)

115 
	#p‹tBYTE_ALIGNMENT
 8

	)

116 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

117 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

118 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"NOP" )

	)

121 
	#p‹tNO_FLOP_REGISTERS_TO_SAVE
 ( 32 + 1 )

	)

126 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

127 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

130 
vP‹tSëupI¡îru±C⁄åﬁÀr
( );

131 
p‹tBASE_TYPE
 
xP‹tIn°ÆlI¡îru±H™dÀr
–
p‹tCHAR
 
ucI¡îru±ID
, 
XI¡îru±H™dÀr
 
pxH™dÀr
, *
pvCÆlBackRef
 );

133 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/GCC/STR75x/port.c

58 
	~"75x_tb.h
"

59 
	~"75x_eic.h
"

62 
	~"FªeRTOS.h
"

63 
	~"èsk.h
"

66 
	#p‹tINITIAL_SPSR
 ( ( 
p‹tSTACK_TYPE
 ) 0x1‡Ë

	)

67 
	#p‹tTHUMB_MODE_BIT
 ( ( 
p‹tSTACK_TYPE
 ) 0x20 )

	)

68 
	#p‹tINSTRUCTION_SIZE
 ( ( 
p‹tSTACK_TYPE
 ) 4 )

	)

71 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
p‹tLONG
 ) 0 )

	)

74 
	#p‹tPRESCALE
 20

	)

80 
¥vSëupTimîI¡îru±
( );

90 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

92 
p‹tSTACK_TYPE
 *
pxOrigöÆTOS
;

94 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

102 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

103 
pxT›OfSèck
--;

105 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xaaaaaaaa;

106 
pxT›OfSèck
--;

107 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxOrigöÆTOS
;

108 
pxT›OfSèck
--;

109 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x12121212;

110 
pxT›OfSèck
--;

111 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x11111111;

112 
pxT›OfSèck
--;

113 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x10101010;

114 
pxT›OfSèck
--;

115 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x09090909;

116 
pxT›OfSèck
--;

117 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x08080808;

118 
pxT›OfSèck
--;

119 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x07070707;

120 
pxT›OfSèck
--;

121 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x06060606;

122 
pxT›OfSèck
--;

123 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x05050505;

124 
pxT›OfSèck
--;

125 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x04040404;

126 
pxT›OfSèck
--;

127 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x03030303;

128 
pxT›OfSèck
--;

129 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x02020202;

130 
pxT›OfSèck
--;

131 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x01010101;

132 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

137 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
p‹tINITIAL_SPSR
;

142 #ifde‡
THUMB_INTERWORK


145 *
pxT›OfSèck
 |
p‹tTHUMB_MODE_BIT
;

149 
pxT›OfSèck
--;

154 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_NESTING
;

156  
pxT›OfSèck
;

157 
	}
}

160 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

162 
	`vP‹tISRSèπFú°Task
( );

166 
	`¥vSëupTimîI¡îru±
();

169 
	`vP‹tISRSèπFú°Task
();

173 
	}
}

176 
	$vP‹tEndScheduÀr
( )

180 
	}
}

183 
	$¥vSëupTimîI¡îru±
( )

185 
EIC_IRQInôTy≥Def
 
EIC_IRQInôSåu˘uª
;

186 
TB_InôTy≥Def
 
TB_InôSåu˘uª
;

189 
EIC_IRQInôSåu˘uª
.
EIC_IRQCh™√lCmd
 = 
ENABLE
;

190 
EIC_IRQInôSåu˘uª
.
EIC_IRQCh™√l
 = 
TB_IRQCh™√l
;

191 
EIC_IRQInôSåu˘uª
.
EIC_IRQCh™√lPri‹ôy
 = 1;

192 
	`EIC_IRQInô
(&
EIC_IRQInôSåu˘uª
);

195 
TB_InôSåu˘uª
.
TB_Mode
 = 
TB_Mode_Timög
;

196 
TB_InôSåu˘uª
.
TB_Cou¡îMode
 = 
TB_Cou¡îMode_Down
;

197 
TB_InôSåu˘uª
.
TB_PªsˇÀr
 = 
p‹tPRESCALE
 - 1;

198 
TB_InôSåu˘uª
.
TB_AutoRñﬂd
 = ( ( 
c⁄figCPU_CLOCK_HZ
 / ( 
p‹tPRESCALE
 + 1 ) ) / 
c⁄figTICK_RATE_HZ
 ) + 1;

199 
	`TB_Inô
(&
TB_InôSåu˘uª
);

202 
	`TB_ITC⁄fig
(
TB_IT_Upd©e
, 
ENABLE
);

205 
	`TB_CÀ¨ITPídögBô
(
TB_IT_Upd©e
);

208 
	`TB_Cmd
(
ENABLE
);

209 
	}
}

	@Libraries/FreeRTOS/Source/portable/GCC/STR75x/portISR.c

63 
	~"FªeRTOS.h
"

64 
	~"èsk.h
"

67 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
p‹tLONG
 ) 0 )

	)

69 vﬁ©ûê
p‹tLONG
 
	gulCrôiˇlNe°ög
 = 9999UL;

77 
vP‹tISRSèπFú°Task
( );

80 
	$vP‹tISRSèπFú°Task
( )

84 
asm
 volatile ( \

110 
	}
}

113 
	$vP‹tTickISR
( )

117 
	`vTaskIn¸emítTick
();

119 #i‡
c⁄figUSE_PREEMPTION
 == 1

120 
	`vTaskSwôchC⁄ãxt
();

124 
	`TB_CÀ¨ITPídögBô
–
TB_IT_Upd©e
 );

125 
	}
}

135 #ifde‡
THUMB_INTERWORK


137 
	$vP‹tDißbÀI¡îru±sFromThumb
–Ë
	`__©åibuã__
 ((
«ked
));

138 
	$vP‹tE«bÀI¡îru±sFromThumb
–Ë
	`__©åibuã__
 ((
«ked
));

140 
	$vP‹tDißbÀI¡îru±sFromThumb
( )

142 
asm
 volatile (

149 
	}
}

151 
	$vP‹tE«bÀI¡îru±sFromThumb
( )

153 
asm
 volatile (

160 
	}
}

165 
	$vP‹tE¡îCrôiˇl
( )

168 
asm
 volatile (

178 
ulCrôiˇlNe°ög
++;

179 
	}
}

182 
	$vP‹tExôCrôiˇl
( )

184 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

187 
ulCrôiˇlNe°ög
--;

191 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

194 
asm
 volatile (

202 
	}
}

	@Libraries/FreeRTOS/Source/portable/GCC/STR75x/portmacro.h

53 #i‚de‡
PORTMACRO_H


54 
	#PORTMACRO_H


	)

56 #ifde‡
__˝lu•lus


71 
	#p‹tCHAR
 

	)

72 
	#p‹tFLOAT
 

	)

73 
	#p‹tDOUBLE
 

	)

74 
	#p‹tLONG
 

	)

75 
	#p‹tSHORT
 

	)

76 
	#p‹tSTACK_TYPE
 
p‹tLONG


	)

77 
	#p‹tBASE_TYPE
 
p‹tLONG


	)

79 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

80 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

81 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

83 
	tp‹tLONG
 
	tp‹tTickTy≥
;

84 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

89 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

90 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

91 
	#p‹tBYTE_ALIGNMENT
 4

	)

92 
	#p‹tYIELD
(Ë
asm
 vﬁ©ûê–"SWI 0" )

	)

93 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"NOP" )

	)

104 #ifde‡
THUMB_INTERWORK


106 
vP‹tDißbÀI¡îru±sFromThumb
–Ë
__©åibuã__
 ((
«ked
));

107 
vP‹tE«bÀI¡îru±sFromThumb
–Ë
__©åibuã__
 ((
«ked
));

109 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`vP‹tDißbÀI¡îru±sFromThumb
()

	)

110 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tE«bÀI¡îru±sFromThumb
()

	)

114 
	#p‹tDISABLE_INTERRUPTS
() \

115 
asm
 volatile ( \

120 "LDMIA SP!, {R0} " )

	)

122 
	#p‹tENABLE_INTERRUPTS
() \

123 
asm
 volatile ( \

128 "LDMIA SP!, {R0} " )

	)

132 
vP‹tE¡îCrôiˇl
( );

133 
vP‹tExôCrôiˇl
( );

135 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
();

	)

136 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
();

	)

140 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) \

142 
	`vTaskSwôchC⁄ãxt
( ); \

144 if–
xSwôchRequúed
 ) \

146 
	`vTaskSwôchC⁄ãxt
(); \

148 }

	)

152 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

153 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

155 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/IAR/78K0R/ISR_Support.h

52 
	~"FªeRTOSC⁄fig.h
"

54 ; 
V¨übÀs
 
u£d
 
by
 
	gscheduÀr


56 
EXTERN
 
pxCuºítTCB


57 
EXTERN
 
	gusCrôiˇlNe°ög


60 ; 
p‹tSAVE_CONTEXT
 
	gMACRO


61 ; 
Saves
 
the
 
c⁄ãxt
 
of
Åhê
gíîÆ
 
puΩo£
 
	gªgi°îs
, 
CS
 
™d
 
ES
 (
⁄ly
 
ö
 
Ár


62 ; 
mem‹y
 
mode
Ë
ªgi°îs
 
the
 
usCrôiˇlNe°ög
 
VÆue
 
™d
Åhê
Sèck
 
	gPoöãr


63 ; 
of
 
the
 
a˘ive
 
Task
 
⁄to
Åhê
èsk
 
	g°ack


65 
p‹tSAVE_CONTEXT
 
MACRO


67 
PUSH
 
	gAX
 ; 
Save
 
AX
 
Regi°î
 
to
 
	g°ack
.

68 
PUSH
 
	gHL


69 #i‡
c⁄figMEMORY_MODE
 == 1

70 
MOV
 
	gA
, 
	gCS
 ; 
Save
 
CS
 .

71 
XCH
 
	gA
, 
X


72 
MOV
 
	gA
, 
	gES
 ; 
Save
 
ES
 .

73 
PUSH
 
	gAX


75 
MOV
 
	gA
, 
	gCS
 ; 
Save
 
CS
 .

76 
PUSH
 
	gAX


78 
PUSH
 
	gDE
 ; 
Save
 
the
 
ªmaöög
 
gíîÆ
 
puΩo£
 
	gªgi°îs
.

79 
PUSH
 
BC


80 
MOVW
 
	gAX
, 
	gusCrôiˇlNe°ög
 ; 
Save
 
the
 
usCrôiˇlNe°ög
 
	gvÆue
.

81 
PUSH
 
AX


82 
MOVW
 
	gAX
, 
	gpxCuºítTCB
 ; 
Save
 
the
 
Sèck
 
	gpoöãr
.

83 
MOVW
 
	gHL
, 
AX


84 
MOVW
 
	gAX
, 
SP


85 
	gMOVW
 [
HL
], 
AX


86 
	gENDM


90 ; 
p‹tRESTORE_CONTEXT
 
	gMACRO


91 ; 
Re°‹es
 
the
 
èsk
 
Sèck
 
Poöãr
 
thí
 
u£
 
this
 
to
 
ª°‹e
 
	gusCrôiˇlNe°ög
,

92 ; 
gíîÆ
 
puΩo£
 
ªgi°îs
 
™d
 
the
 
CS
ánd 
ES
 (
⁄ly
 
ö
 
Ár
 
mem‹y
 
mode
)

93 ; 
of
 
the
 
£À˘ed
 
èsk
 
‰om
Åhêèsk 
	g°ack


95 
p‹tRESTORE_CONTEXT
 
MACRO


96 
MOVW
 
	gAX
, 
	gpxCuºítTCB
 ; 
Re°‹e
 
the
 
Sèck
 
	gpoöãr
.

97 
MOVW
 
	gHL
, 
AX


98 
MOVW
 
	gAX
, [
HL
]

99 
MOVW
 
	gSP
, 
AX


100 
POP
 
	gAX
 ; 
Re°‹e
 
usCrôiˇlNe°ög
 
	gvÆue
.

101 
MOVW
 
	gusCrôiˇlNe°ög
, 
AX


102 
POP
 
	gBC
 ; 
Re°‹e
 
the
 
√˚sßry
 
gíîÆ
 
puΩo£
 
	gªgi°îs
.

103 
POP
 
	gDE


104 #i‡
c⁄figMEMORY_MODE
 == 1

105 
POP
 
	gAX
 ; 
Re°‹e
 
the
 
ES
 .

106 
MOV
 
	gES
, 
A


107 
XCH
 
	gA
, 
	gX
 ; 
Re°‹e
 
the
 
CS
 .

108 
MOV
 
	gCS
, 
	gA


110 
POP
 
AX


111 
MOV
 
	gCS
, 
	gA
 ; 
Re°‹e
 
CS
 .

113 
POP
 
	gHL
 ; 
Re°‹e
 
gíîÆ
 
puΩo£
 HL.

114 
POP
 
	gAX
 ; 
Re°‹e
 AX.

115 
	gENDM


	@Libraries/FreeRTOS/Source/portable/IAR/78K0R/port.c

53 
	~<°dlib.h
>

56 
	~"FªeRTOS.h
"

57 
	~"èsk.h
"

61 
	#p‹tINITIAL_CRITICAL_NESTING
 (–
p‹tSHORT
 ) 10)

	)

74 
	#p‹tPSW
 (0xc6UL)

	)

78 
	ttskTCB
;

79 vﬁ©ûê
tskTCB
 * vﬁ©ûê
pxCuºítTCB
;

93 vﬁ©ûê
p‹tSHORT
 
	gusCrôiˇlNe°ög
 = 
p‹tINITIAL_CRITICAL_NESTING
;

99 
¥vSëupTimîI¡îru±
( );

108 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

110 *
pulLoˇl
;

112 #i‡
c⁄figMEMORY_MODE
 == 1

116 
pxT›OfSèck
--;

119 
pulLoˇl
 = ( * ) 
pxT›OfSèck
;

120 *
pulLoˇl
 = ( Ë
pvP¨amëîs
;

121 
pxT›OfSèck
--;

125 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xcdcd;

126 
pxT›OfSèck
--;

127 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xcdcd;

128 
pxT›OfSèck
--;

132 
pxT›OfSèck
--;

135 
pulLoˇl
 = ( * ) 
pxT›OfSèck
;

136 *
pulLoˇl
 = ( ( ( Ë
pxCode
 ) | ( 
p‹tPSW
 << 24UL ) );

137 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x1111;

141 
pxT›OfSèck
--;

148 
pxT›OfSèck
--;

151 
pulLoˇl
 = ( * ) 
pxT›OfSèck
;

152 *
pulLoˇl
 = ( ( ( Ë
pxCode
 ) | ( 
p‹tPSW
 << 24UL ) );

153 
pxT›OfSèck
--;

156 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

157 
pxT›OfSèck
--;

162 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x2222;

163 
pxT›OfSèck
--;

166 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x0F00;

167 
pxT›OfSèck
--;

170 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xDEDE;

171 
pxT›OfSèck
--;

172 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xBCBC;

173 
pxT›OfSèck
--;

177 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
p‹tNO_CRITICAL_SECTION_NESTING
;

181  
pxT›OfSèck
;

182 
	}
}

185 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

189 
	`¥vSëupTimîI¡îru±
();

192 
	`vP‹tSèπ
();

195  
pdTRUE
;

196 
	}
}

199 
	$vP‹tEndScheduÀr
( )

203 
	}
}

206 
	$¥vSëupTimîI¡îru±
( )

211 
TAU0EN
 = 1;

214 
TT0
 = 0xff;

218 
TMMK05
 = 1;

221 
TMIF05
 = 0;

224 
TMPR005
 = 0;

225 
TMPR105
 = 0;

228 
TMR05
 = 0x0000;

231 
TDR05
 = ( 
p‹tTickTy≥
 ) ( 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 );

234 
TOM0
 &= ~0x0020;

237 
TOL0
 &= ~0x0020;

240 
TOE0
 &= ~0x0020;

243 
TMMK05
 = 0;

246 
TS0
 |= 0x0020;

247 
	}
}

	@Libraries/FreeRTOS/Source/portable/IAR/78K0R/portmacro.h

52 #i‚de‡
PORTMACRO_H


53 
	#PORTMACRO_H


	)

55 #ifde‡
__˝lu•lus


71 
	#p‹tCHAR
 

	)

72 
	#p‹tFLOAT
 

	)

73 
	#p‹tDOUBLE
 

	)

74 
	#p‹tLONG
 

	)

75 
	#p‹tSHORT
 

	)

76 
	#p‹tSTACK_TYPE
 

	)

77 
	#p‹tBASE_TYPE
 

	)

79 #i‡(
c⁄figUSE_16_BIT_TICKS
==1)

80 
	tp‹tTickTy≥
;

81 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

83 
	tp‹tTickTy≥
;

84 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

89 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__asm
 ( "DI" )

	)

90 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__asm
 ( "EI" )

	)

94 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
p‹tSHORT
 ) 0 )

	)

96 
	#p‹tENTER_CRITICAL
() \

98 vﬁ©ûê
p‹tSHORT
 
usCrôiˇlNe°ög
; \

100 
	`p‹tDISABLE_INTERRUPTS
(); \

105 
usCrôiˇlNe°ög
++; \

106 }

	)

108 
	#p‹tEXIT_CRITICAL
() \

110 vﬁ©ûê
p‹tSHORT
 
usCrôiˇlNe°ög
; \

112 if–
usCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_SECTION_NESTING
 ) \

115 
usCrôiˇlNe°ög
--; \

119 if–
usCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_SECTION_NESTING
 ) \

121 
	`p‹tENABLE_INTERRUPTS
(); \

124 }

	)

128 
vP‹tSèπ
( );

129 
	#p‹tYIELD
(Ë
	`__asm
–"BRK" )

	)

130 
	#p‹tYIELD_FROM_ISR
–
xHighîPri‹ôyTaskWokí
 ) if–xHighîPri‹ôyTaskWokí ) 
	`vTaskSwôchC⁄ãxt
()

	)

131 
	#p‹tNOP
(Ë
	`__asm
–"NOP" )

	)

135 
	#p‹tBYTE_ALIGNMENT
 2

	)

136 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

137 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

141 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

142 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

145 
__öãºu±
 
P0_i§
 ();

150 
	#OPT_BYTES_SIZE
 4

	)

151 
	#SECU_ID_SIZE
 10

	)

152 
	#WATCHDOG_DISABLED
 0x00

	)

153 
	#LVI_ENABLED
 0xFE

	)

154 
	#LVI_DISABLED
 0xFF

	)

155 
	#RESERVED_FF
 0xFF

	)

156 
	#OCD_DISABLED
 0x04

	)

157 
	#OCD_ENABLED
 0x81

	)

158 
	#OCD_ENABLED_ERASE
 0x80

	)

160 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/IAR/ARM_CM3/port.c

64 
	~"FªeRTOS.h
"

65 
	~"èsk.h
"

68 
	#p‹tNVIC_SYSTICK_CTRL
 ( ( vﬁ©ûê
p‹tLONG
 *Ë0xe000e010 )

	)

69 
	#p‹tNVIC_SYSTICK_LOAD
 ( ( vﬁ©ûê
p‹tLONG
 *Ë0xe000e014 )

	)

70 
	#p‹tNVIC_INT_CTRL
 ( ( vﬁ©ûê
p‹tLONG
 *Ë0xe000ed04 )

	)

71 
	#p‹tNVIC_SYSPRI2
 ( ( vﬁ©ûê
p‹tLONG
 *Ë0xe000ed20 )

	)

72 
	#p‹tNVIC_SYSTICK_CLK
 0x00000004

	)

73 
	#p‹tNVIC_SYSTICK_INT
 0x00000002

	)

74 
	#p‹tNVIC_SYSTICK_ENABLE
 0x00000001

	)

75 
	#p‹tNVIC_PENDSVSET
 0x10000000

	)

76 
	#p‹tNVIC_PENDSV_PRI
 ( ( ( 
p‹tLONG
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 16 )

	)

77 
	#p‹tNVIC_SYSTICK_PRI
 ( ( ( 
p‹tLONG
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 24 )

	)

80 
	#p‹tINITIAL_XPSR
 ( 0x01000000 )

	)

85 #i‚de‡
c⁄figKERNEL_INTERRUPT_PRIORITY


86 
	#c⁄figKERNEL_INTERRUPT_PRIORITY
 0

	)

91 
p‹tBASE_TYPE
 
	guxCrôiˇlNe°ög
 = 0xaaaaaaaa;

96 
¥vSëupTimîI¡îru±
( );

101 
xP‹tSysTickH™dÀr
( );

106 
vP‹tSèπFú°Task
( );

113 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

117 *
pxT›OfSèck
 = 
p‹tINITIAL_XPSR
;

118 
pxT›OfSèck
--;

119 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
;

120 
pxT›OfSèck
--;

121 *
pxT›OfSèck
 = 0;

122 
pxT›OfSèck
 -= 5;

123 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

124 
pxT›OfSèck
 -= 8;

126  
pxT›OfSèck
;

127 
	}
}

133 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

136 *(
p‹tNVIC_SYSPRI2
Ë|
p‹tNVIC_PENDSV_PRI
;

137 *(
p‹tNVIC_SYSPRI2
Ë|
p‹tNVIC_SYSTICK_PRI
;

141 
	`¥vSëupTimîI¡îru±
();

144 
uxCrôiˇlNe°ög
 = 0;

147 
	`vP‹tSèπFú°Task
();

151 
	}
}

154 
	$vP‹tEndScheduÀr
( )

158 
	}
}

161 
	$vP‹tYõldFromISR
( )

164 *(
p‹tNVIC_INT_CTRL
Ë
p‹tNVIC_PENDSVSET
;

165 
	}
}

168 
	$vP‹tE¡îCrôiˇl
( )

170 
	`p‹tDISABLE_INTERRUPTS
();

171 
uxCrôiˇlNe°ög
++;

172 
	}
}

175 
	$vP‹tExôCrôiˇl
( )

177 
uxCrôiˇlNe°ög
--;

178 if–
uxCrôiˇlNe°ög
 == 0 )

180 
	`p‹tENABLE_INTERRUPTS
();

182 
	}
}

185 
	$xP‹tSysTickH™dÀr
( )

187 
p‹tLONG
 
ulDummy
;

190 #i‡
c⁄figUSE_PREEMPTION
 == 1

191 *(
p‹tNVIC_INT_CTRL
Ë
p‹tNVIC_PENDSVSET
;

194 
ulDummy
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

196 
	`vTaskIn¸emítTick
();

198 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
ulDummy
 );

199 
	}
}

206 
	$¥vSëupTimîI¡îru±
( )

209 *(
p‹tNVIC_SYSTICK_LOAD
Ë–
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) - 1UL;

210 *(
p‹tNVIC_SYSTICK_CTRL
Ë
p‹tNVIC_SYSTICK_CLK
 | 
p‹tNVIC_SYSTICK_INT
 | 
p‹tNVIC_SYSTICK_ENABLE
;

211 
	}
}

	@Libraries/FreeRTOS/Source/portable/IAR/ARM_CM3/portmacro.h

53 #i‚de‡
PORTMACRO_H


54 
	#PORTMACRO_H


	)

56 #ifde‡
__˝lu•lus


71 
	#p‹tCHAR
 

	)

72 
	#p‹tFLOAT
 

	)

73 
	#p‹tDOUBLE
 

	)

74 
	#p‹tLONG
 

	)

75 
	#p‹tSHORT
 

	)

76 
	#p‹tSTACK_TYPE
 
p‹tLONG


	)

77 
	#p‹tBASE_TYPE
 

	)

79 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

80 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

81 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

83 
	tp‹tLONG
 
	tp‹tTickTy≥
;

84 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

89 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

90 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

91 
	#p‹tBYTE_ALIGNMENT
 8

	)

96 
vP‹tYõldFromISR
( );

98 
	#p‹tYIELD
(Ë
	`vP‹tYõldFromISR
()

	)

100 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed ) 
	`vP‹tYõldFromISR
()

	)

106 
vP‹tE¡îCrôiˇl
( );

107 
vP‹tExôCrôiˇl
( );

108 
vP‹tSëI¡îru±Mask
( );

109 
vP‹tCÀ¨I¡îru±Mask
( );

111 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`vP‹tSëI¡îru±Mask
()

	)

112 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tCÀ¨I¡îru±Mask
()

	)

113 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

114 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

115 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë0;
	`vP‹tSëI¡îru±Mask
()

	)

116 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
Ë
	`vP‹tCÀ¨I¡îru±Mask
();()
	)
x

121 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

122 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

124 
	#p‹tNOP
()

	)

126 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/IAR/ATMega323/port.c

52 
	~<°dlib.h
>

54 
	~"FªeRTOS.h
"

55 
	~"èsk.h
"

62 
	#p‹tFLAGS_INT_ENABLED
 ( ( 
p‹tSTACK_TYPE
 ) 0x80 )

	)

65 
	#p‹tCLEAR_COUNTER_ON_MATCH
 ( ( 
p‹tCHAR
 ) 0x08 )

	)

66 
	#p‹tPRESCALE_64
 ( ( 
p‹tCHAR
 ) 0x03 )

	)

67 
	#p‹tCLOCK_PRESCALER
 ( ( 
p‹tLONG
 ) 64 )

	)

68 
	#p‹tCOMPARE_MATCH_A_INTERRUPT_ENABLE
 ( ( 
p‹tCHAR
 ) 0x10 )

	)

71 
	#p‹tBYTES_USED_BY_RETURN_ADDRESS
 ( 2 )

	)

76 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
p‹tBASE_TYPE
 ) 0 )

	)

77 
p‹tBASE_TYPE
 
	guxCrôiˇlNe°ög
 = 0x50;

83 
¥vSëupTimîI¡îru±
( );

89 
vP‹tYõldFromTick
( );

90 
vP‹tSèπ
( );

97 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

99 
p‹tSHORT
 
usAddªss
;

100 
p‹tSTACK_TYPE
 *
pxT›OfH¨dw¨eSèck
;

105 *
pxT›OfSèck
 = 0x11;

106 
pxT›OfSèck
--;

107 *
pxT›OfSèck
 = 0x22;

108 
pxT›OfSèck
--;

109 *
pxT›OfSèck
 = 0x33;

110 
pxT›OfSèck
--;

114 
pxT›OfH¨dw¨eSèck
 = 
pxT›OfSèck
;

138 
usAddªss
 = ( 
p‹tSHORT
 ) 
pxCode
;

139 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
usAddªss
 & ( 
p‹tSHORT
 ) 0x00ff );

140 
pxT›OfSèck
--;

142 
usAddªss
 >>= 8;

143 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
usAddªss
 & ( 
p‹tSHORT
 ) 0x00ff );

144 
pxT›OfSèck
--;

150 
pxT›OfSèck
 -–
c⁄figCALL_STACK_SIZE
 - 2 );

158 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00;

159 
pxT›OfSèck
--;

160 *
pxT›OfSèck
 = 
p‹tFLAGS_INT_ENABLED
;

161 
pxT›OfSèck
--;

165 
pxT›OfH¨dw¨eSèck
 -
p‹tBYTES_USED_BY_RETURN_ADDRESS
;

166 
usAddªss
 = ( 
p‹tSHORT
 ) 
pxT›OfH¨dw¨eSèck
;

169 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
usAddªss
 & ( 
p‹tSHORT
 ) 0x00ff );

170 
pxT›OfSèck
--;

173 
usAddªss
 >>= 8;

174 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
usAddªss
 & ( 
p‹tSHORT
 ) 0x00ff );

175 
pxT›OfSèck
--;

181 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x01;

182 
pxT›OfSèck
--;

183 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x02;

184 
pxT›OfSèck
--;

185 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x03;

186 
pxT›OfSèck
--;

187 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x04;

188 
pxT›OfSèck
--;

189 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x05;

190 
pxT›OfSèck
--;

191 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x06;

192 
pxT›OfSèck
--;

193 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x07;

194 
pxT›OfSèck
--;

195 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x08;

196 
pxT›OfSèck
--;

197 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x09;

198 
pxT›OfSèck
--;

199 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x10;

200 
pxT›OfSèck
--;

201 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x11;

202 
pxT›OfSèck
--;

203 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x12;

204 
pxT›OfSèck
--;

205 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x13;

206 
pxT›OfSèck
--;

207 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x14;

208 
pxT›OfSèck
--;

209 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x15;

210 
pxT›OfSèck
--;

213 
usAddªss
 = ( 
p‹tSHORT
 ) 
pvP¨amëîs
;

214 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
usAddªss
 & ( 
p‹tSHORT
 ) 0x00ff );

215 
pxT›OfSèck
--;

217 
usAddªss
 >>= 8;

218 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
usAddªss
 & ( 
p‹tSHORT
 ) 0x00ff );

219 
pxT›OfSèck
--;

221 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x18;

222 
pxT›OfSèck
--;

223 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x19;

224 
pxT›OfSèck
--;

225 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x20;

226 
pxT›OfSèck
--;

227 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x21;

228 
pxT›OfSèck
--;

229 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x22;

230 
pxT›OfSèck
--;

231 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x23;

232 
pxT›OfSèck
--;

233 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x24;

234 
pxT›OfSèck
--;

235 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x25;

236 
pxT›OfSèck
--;

237 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x26;

238 
pxT›OfSèck
--;

239 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x27;

240 
pxT›OfSèck
--;

245 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x30;

246 
pxT›OfSèck
--;

247 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x031;

249 
pxT›OfSèck
--;

250 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_NESTING
;

254  
pxT›OfSèck
;

255 
	}
}

258 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

261 
	`¥vSëupTimîI¡îru±
();

266 
	`vP‹tSèπ
();

270  
pdTRUE
;

271 
	}
}

274 
	$vP‹tEndScheduÀr
( )

278 
	}
}

284 
	$¥vSëupTimîI¡îru±
( )

286 
p‹tLONG
 
ulCom∑ªM©ch
;

287 
p‹tCHAR
 
ucHighByã
, 
ucLowByã
;

292 
ulCom∑ªM©ch
 = 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
;

295 
ulCom∑ªM©ch
 /
p‹tCLOCK_PRESCALER
;

298 
ulCom∑ªM©ch
 -–
p‹tLONG
 ) 1;

302 
ucLowByã
 = ( 
p‹tCHAR
 ) ( 
ulCom∑ªM©ch
 & ( 
p‹tLONG
 ) 0xff );

303 
ulCom∑ªM©ch
 >>= 8;

304 
ucHighByã
 = ( 
p‹tCHAR
 ) ( 
ulCom∑ªM©ch
 & ( 
p‹tLONG
 ) 0xff );

305 
OCR1AH
 = 
ucHighByã
;

306 
OCR1AL
 = 
ucLowByã
;

309 
ucLowByã
 = 
p‹tCLEAR_COUNTER_ON_MATCH
 | 
p‹tPRESCALE_64
;

310 
TCCR1B
 = 
ucLowByã
;

314 
TIMSK
 |
p‹tCOMPARE_MATCH_A_INTERRUPT_ENABLE
;

315 
	}
}

318 #i‡
c⁄figUSE_PREEMPTION
 == 1

325 
__èsk
 
	$SIG_OUTPUT_COMPARE1A
( )

327 
	`vP‹tYõldFromTick
();

328 
	`asm
( "reti" );

329 
	}
}

341 
__öãºu±
 
	$SIG_OUTPUT_COMPARE1A
( )

343 
	`vTaskIn¸emítTick
();

344 
	}
}

348 
	$vP‹tE¡îCrôiˇl
( )

350 
	`p‹tDISABLE_INTERRUPTS
();

351 
uxCrôiˇlNe°ög
++;

352 
	}
}

355 
	$vP‹tExôCrôiˇl
( )

357 
uxCrôiˇlNe°ög
--;

358 if–
uxCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

360 
	`p‹tENABLE_INTERRUPTS
();

362 
	}
}

	@Libraries/FreeRTOS/Source/portable/IAR/ATMega323/portmacro.h

59 #i‚de‡
PORTMACRO_H


60 
	#PORTMACRO_H


	)

62 #ifde‡
__˝lu•lus


77 
	#p‹tCHAR
 

	)

78 
	#p‹tFLOAT
 

	)

79 
	#p‹tDOUBLE
 

	)

80 
	#p‹tLONG
 

	)

81 
	#p‹tSHORT
 

	)

82 
	#p‹tSTACK_TYPE
 
p‹tCHAR


	)

83 
	#p‹tBASE_TYPE
 
p‹tCHAR


	)

85 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

86 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

87 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

89 
	tp‹tLONG
 
	tp‹tTickTy≥
;

90 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

96 
vP‹tE¡îCrôiˇl
( );

97 
vP‹tExôCrôiˇl
( );

98 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

99 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

101 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`asm
–"˛i" )

	)

102 
	#p‹tENABLE_INTERRUPTS
(Ë
	`asm
–"£i" )

	)

106 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

107 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

108 
	#p‹tBYTE_ALIGNMENT
 1

	)

109 
	#p‹tNOP
(Ë
	`asm
–"n›" )

	)

113 
vP‹tYõld
( );

114 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

116 #ifde‡
IAR_MEGA_AVR


117 
	#outb
–
PORT
, 
VALUE
 ) PORT = 
	)
VALUE

122 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

123 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

125 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/IAR/AVR32_UC3/port.c

68 
	~"FªeRTOS.h
"

69 
	~"èsk.h
"

72 
	~<avr32/io.h
>

73 
	~<öåösics.h
>

74 
	~"gpio.h
"

76 #i‡
c⁄figDBG


77 
	~"ußπ.h
"

80 #if–
c⁄figTICK_USE_TC
==1 )

81 
	~"tc.h
"

86 
	#p‹tINITIAL_SR
 ( ( 
p‹tSTACK_TYPE
 ) 0x00400000 )

	)

87 
	#p‹tINSTRUCTION_SIZE
 ( ( 
p‹tSTACK_TYPE
 ) 0 )

	)

90 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
p‹tLONG
 ) 0 )

	)

91 vﬁ©ûê
p‹tLONG
 
	gulCrôiˇlNe°ög
 = 9999UL;

93 #if–
c⁄figTICK_USE_TC
==0 )

94 
¥vScheduÀNextTick
( );

96 
¥vCÀ¨TcI¡
( );

100 
¥vSëupTimîI¡îru±
( );

108 
	$__low_Àvñ_öô
()

110 #i‡
c⁄figHEAP_INIT


111 #¥agm®
£gmít
 = "HEAP"

112 
p‹tBASE_TYPE
 *
pxMem
;

116 
	`ENABLE_ALL_EXCEPTIONS
();

119 
	`INTC_öô_öãºu±s
();

121 #i‡
c⁄figHEAP_INIT


124  
pxMem
 = 
	`__£gmít_begö
–"HEAP" );ÖxMem < ( 
p‹tBASE_TYPE
 * ) 
	`__£gmít_íd
( "HEAP" ); )

126 *
pxMem
++ = 0xA5A5A5A5;

132 #i‡
c⁄figDBG


134 c⁄° 
gpio_m≠_t
 
DBG_USART_GPIO_MAP
 =

136 { 
c⁄figDBG_USART_RX_PIN
, 
c⁄figDBG_USART_RX_FUNCTION
 },

137 { 
c⁄figDBG_USART_TX_PIN
, 
c⁄figDBG_USART_TX_FUNCTION
 }

140 c⁄° 
ußπ_›ti⁄s_t
 
DBG_USART_OPTIONS
 =

142 .
baudøã
 = 
c⁄figDBG_USART_BAUDRATE
,

143 .
ch¨Àngth
 = 8,

144 .
∑rôyty≥
 = 
USART_NO_PARITY
,

145 .
°›bôs
 = 
USART_1_STOPBIT
,

146 .
ch™√lmode
 = 
USART_NORMAL_CHMODE


150 vﬁ©ûê
avr32_ußπ_t
 *vﬁ©ûê
°dio_ußπ_ba£
;

151 
°dio_ußπ_ba£
 = 
c⁄figDBG_USART
;

152 
	`gpio_íabÀ_moduÀ
–
DBG_USART_GPIO_MAP
,

153 –
DBG_USART_GPIO_MAP
 ) / ( DBG_USART_GPIO_MAP[0] ) );

154 
	`ußπ_öô_rs232
(
c⁄figDBG_USART
, &
DBG_USART_OPTIONS
, 
c⁄figCPU_CLOCK_HZ
);

160 
	}
}

164 *
	$pvP‹tRóŒoc
–*
pv
, 
size_t
 
xW™ãdSize
 )

166 *
pvRëu∫
;

168 
	`vTaskSu•ídAŒ
();

170 
pvRëu∫
 = 
	`ªÆloc
–
pv
, 
xW™ãdSize
 );

172 
	`xTaskResumeAŒ
();

174  
pvRëu∫
;

175 
	}
}

182 #¥agm®
shadow_ªgi°îs
 = 
fuŒ


183 
	$vTick
( )

186 
	`p‹tSAVE_CONTEXT_OS_INT
();

188 #if–
c⁄figTICK_USE_TC
==1 )

190 
	`¥vCÀ¨TcI¡
();

194 
	`¥vScheduÀNextTick
();

199 
	`p‹tENTER_CRITICAL
();

200 
	`vTaskIn¸emítTick
();

201 
	`p‹tEXIT_CRITICAL
();

204 
	`p‹tRESTORE_CONTEXT_OS_INT
();

205 
	}
}

208 #¥agm®
shadow_ªgi°îs
 = 
fuŒ


209 
	$SCALLYõld
( )

212 
	`p‹tSAVE_CONTEXT_SCALL
();

213 
	`vTaskSwôchC⁄ãxt
();

214 
	`p‹tRESTORE_CONTEXT_SCALL
();

215 
	}
}

222 #¥agm®
›timize
 = 
no_ölöe


223 
	$vP‹tE¡îCrôiˇl
( )

226 
	`p‹tDISABLE_INTERRUPTS
();

231 
ulCrôiˇlNe°ög
++;

232 
	}
}

235 #¥agm®
›timize
 = 
no_ölöe


236 
	$vP‹tExôCrôiˇl
( )

238 if(
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
)

240 
ulCrôiˇlNe°ög
--;

241 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

244 
	`p‹tENABLE_INTERRUPTS
();

247 
	}
}

256 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

262 
pxT›OfSèck
--;

263 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x08080808;

264 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x09090909;

265 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x0A0A0A0A;

266 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x0B0B0B0B;

267 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

268 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0xDEADBEEF;

269 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

270 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 
p‹tINITIAL_SR
;

271 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0xFF0000FF;

272 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x01010101;

273 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x02020202;

274 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x03030303;

275 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x04040404;

276 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x05050505;

277 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x06060606;

278 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x07070707;

279 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
p‹tNO_CRITICAL_NESTING
;

281  
pxT›OfSèck
;

282 
	}
}

285 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

289 
	`¥vSëupTimîI¡îru±
();

292 
	`p‹tRESTORE_CONTEXT
();

296 
	}
}

299 
	$vP‹tEndScheduÀr
( )

303 
	}
}

308 #if–
c⁄figTICK_USE_TC
==0 )

309 
	$¥vScheduÀFú°Tick
()

311 
lCy˛es
;

313 
lCy˛es
 = 
	`Gë_sy°em_ªgi°î
(
AVR32_COUNT
);

314 
lCy˛es
 +(
c⁄figCPU_CLOCK_HZ
/
c⁄figTICK_RATE_HZ
);

317 if(0 =
lCy˛es
)

319 
lCy˛es
++;

321 
	`Së_sy°em_ªgi°î
(
AVR32_COMPARE
, 
lCy˛es
);

322 
	}
}

324 #¥agm®
›timize
 = 
no_ölöe


325 
	$¥vScheduÀNextTick
()

327 
lCy˛es
, 
lCou¡
;

329 
lCy˛es
 = 
	`Gë_sy°em_ªgi°î
(
AVR32_COMPARE
);

330 
lCy˛es
 +(
c⁄figCPU_CLOCK_HZ
/
c⁄figTICK_RATE_HZ
);

333 if(0 =
lCy˛es
)

335 
lCy˛es
++;

337 
lCou¡
 = 
	`Gë_sy°em_ªgi°î
(
AVR32_COUNT
);

338 if–
lCy˛es
 < 
lCou¡
 )

340 
lCy˛es
 +(
c⁄figCPU_CLOCK_HZ
/
c⁄figTICK_RATE_HZ
);

342 
	`Së_sy°em_ªgi°î
(
AVR32_COMPARE
, 
lCy˛es
);

343 
	}
}

345 #¥agm®
›timize
 = 
no_ölöe


346 
	$¥vCÀ¨TcI¡
()

348 
AVR32_TC
.
ch™√l
[
c⁄figTICK_TC_CHANNEL
].
§
;

349 
	}
}

354 
	$¥vSëupTimîI¡îru±
()

356 #if–
c⁄figTICK_USE_TC
==1 )

358 vﬁ©ûê
avr32_tc_t
 *
tc
 = &
AVR32_TC
;

361 
tc_wavef‹m_›t_t
 
wavef‹m_›t
 =

363 .
ch™√l
 = 
c⁄figTICK_TC_CHANNEL
,

365 .
bswåg
 = 
TC_EVT_EFFECT_NOOP
,

366 .
bìvt
 = 
TC_EVT_EFFECT_NOOP
,

367 .
b˝c
 = 
TC_EVT_EFFECT_NOOP
,

368 .
b˝b
 = 
TC_EVT_EFFECT_NOOP
,

370 .
aswåg
 = 
TC_EVT_EFFECT_NOOP
,

371 .
´evt
 = 
TC_EVT_EFFECT_NOOP
,

372 .
a˝c
 = 
TC_EVT_EFFECT_NOOP
,

373 .
a˝a
 = 
TC_EVT_EFFECT_NOOP
,

375 .
wav£l
 = 
TC_WAVEFORM_SEL_UP_MODE_RC_TRIGGER
,

376 .
íërg
 = 
FALSE
,

377 .
ìvt
 = 0,

378 .
ìvãdg
 = 
TC_SEL_NO_EDGE
,

379 .
˝cdis
 = 
FALSE
,

380 .
˝c°›
 = 
FALSE
,

382 .
bur°
 = 
FALSE
,

383 .
˛ki
 = 
FALSE
,

384 .
tc˛ks
 = 
TC_CLOCK_SOURCE_TC2


387 
tc_öãºu±_t
 
tc_öãºu±
 =

389 .
ërgs
=0,

390 .
ldrbs
=0,

391 .
ldøs
=0,

392 .
˝cs
 =1,

393 .
˝bs
 =0,

394 .
˝as
 =0,

395 .
lovrs
=0,

396 .
covfs
=0,

402 
	`p‹tDISABLE_INTERRUPTS
();

407 #if–
c⁄figTICK_USE_TC
==1 )

409 
	`INTC_ªgi°î_öãºu±
((
__öt_h™dÀr
)&
vTick
, 
c⁄figTICK_TC_IRQ
, 
INT0
);

412 
	`tc_öô_wavef‹m
(
tc
, &
wavef‹m_›t
);

417 
	`tc_wrôe_rc
–
tc
, 
c⁄figTICK_TC_CHANNEL
, ( 
c⁄figPBA_CLOCK_HZ
 / 4Ë/ 
c⁄figTICK_RATE_HZ
 );

419 
	`tc_c⁄figuª_öãºu±s
–
tc
, 
c⁄figTICK_TC_CHANNEL
, &
tc_öãºu±
 );

422 
	`tc_°¨t
(
tc
, 
c⁄figTICK_TC_CHANNEL
);

426 
	`INTC_ªgi°î_öãºu±
((
__öt_h™dÀr
)&
vTick
, 
AVR32_CORE_COMPARE_IRQ
, 
INT0
);

427 
	`¥vScheduÀFú°Tick
();

430 
	}
}

	@Libraries/FreeRTOS/Source/portable/IAR/AVR32_UC3/portmacro.h

68 #i‚de‡
PORTMACRO_H


69 
	#PORTMACRO_H


	)

80 
	~<avr32/io.h
>

81 
	~"ötc.h
"

82 
	~"compûî.h
"

84 #ifde‡
__˝lu•lus


90 
	#p‹tCHAR
 

	)

91 
	#p‹tFLOAT
 

	)

92 
	#p‹tDOUBLE
 

	)

93 
	#p‹tLONG
 

	)

94 
	#p‹tSHORT
 

	)

95 
	#p‹tSTACK_TYPE
 
p‹tLONG


	)

96 
	#p‹tBASE_TYPE
 
p‹tLONG


	)

98 
	#TASK_DELAY_MS
(
x
Ë–(xË/
p‹tTICK_RATE_MS
 )

	)

99 
	#TASK_DELAY_S
(
x
Ë–(x)*1000 /
p‹tTICK_RATE_MS
 )

	)

100 
	#TASK_DELAY_MIN
(
x
Ë–(x)*60*1000/
p‹tTICK_RATE_MS
 )

	)

102 
	#c⁄figTICK_TC_IRQ
 
	`ATPASTE2
(
AVR32_TC_IRQ
, 
c⁄figTICK_TC_CHANNEL
)

	)

104 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

105 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

106 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

108 
	tp‹tLONG
 
	tp‹tTickTy≥
;

109 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

114 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

115 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

116 
	#p‹tBYTE_ALIGNMENT
 4

	)

117 
	#p‹tNOP
(Ë{
__asm__
 
	`__vﬁ©ûe__
 ("n›");}

	)

124 
	#DISABLE_ALL_EXCEPTIONS
(Ë
	`DißbÀ_globÆ_ex˚±i⁄
()

	)

125 
	#ENABLE_ALL_EXCEPTIONS
(Ë
	`E«bÀ_globÆ_ex˚±i⁄
()

	)

127 
	#DISABLE_ALL_INTERRUPTS
(Ë
	`DißbÀ_globÆ_öãºu±
()

	)

128 
	#ENABLE_ALL_INTERRUPTS
(Ë
	`E«bÀ_globÆ_öãºu±
()

	)

130 
	#DISABLE_INT_LEVEL
(
öt_Àv
Ë
	`DißbÀ_öãºu±_Àvñ
(öt_Àv)

	)

131 
	#ENABLE_INT_LEVEL
(
öt_Àv
Ë
	`E«bÀ_öãºu±_Àvñ
(öt_Àv)

	)

147 #i‡
c⁄figDBG


148 
	#p‹tDBG_TRACE
(...) \

150 
	`Âuts
(
__FILE__
 ":" 
	`ASTRINGZ
(
__LINE__
Ë": ", 
°dout
); \

151 
	`¥ötf
(
__VA_ARGS__
); \

152 
	`Âuts
("\r\n", 
°dout
); \

153 }

	)

155 
	#p‹tDBG_TRACE
(...)

	)

160 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`DISABLE_ALL_INTERRUPTS
()

	)

161 
	#p‹tENABLE_INTERRUPTS
(Ë
	`ENABLE_ALL_INTERRUPTS
()

	)

164 
vP‹tE¡îCrôiˇl
( );

165 
vP‹tExôCrôiˇl
( );

167 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
();

	)

168 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
();

	)

172 *
pvP‹tRóŒoc
–*
pv
, 
size_t
 
xSize
 );

181 
	#p‹tRESTORE_CONTEXT
() \

183 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

184 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

186 
__asm__
 
	`__vﬁ©ûe__
 ( \

188 "movÑ8, LWRD("
	`ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

189 "‹hÑ8, HWRD("
	`ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

195 "movÑ8, LWRD("
	`ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

196 "‹hÑ8, HWRD("
	`ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

208 "mt§ "
	`ASTRINGZ
(
AVR32_SR
)",Ñ0 \n\t"\

216 
ulCrôiˇlNe°ög
; \

217 
pxCuºítTCB
; \

218 }

	)

253 #i‡
c⁄figUSE_PREEMPTION
 == 0

258 
	#p‹tSAVE_CONTEXT_OS_INT
() \

261 
__asm__
 
	`__vﬁ©ûe__
 ("stm --sp,Ñ0-r7"); \

265 }

	)

270 
	#p‹tRESTORE_CONTEXT_OS_INT
() \

272 
__asm__
 
	`__vﬁ©ûe__
 ( \

280 }

	)

287 
	#p‹tSAVE_CONTEXT_OS_INT
() \

289 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

290 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

295 
__asm__
 
	`__vﬁ©ûe__
 ( \

300 "movÑ8, LWRD("
	`ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

301 "‹hÑ8, HWRD("
	`ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

316 "brhò LABEL_INT_SKIP_SAVE_CONTEXT_"
	`ASTRINGZ
(
__LINE__
)" \n\t"\

323 "movÑ8, LWRD("
	`ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

324 "‹hÑ8, HWRD("
	`ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

328 "LABEL_INT_SKIP_SAVE_CONTEXT_"
	`ASTRINGZ
(
__LINE__
)":" \

330 }

	)

335 
	#p‹tRESTORE_CONTEXT_OS_INT
() \

337 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

338 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

347 
__asm__
 
	`__vﬁ©ûe__
 ( \

351 "brhò LABEL_INT_SKIP_RESTORE_CONTEXT_"
	`ASTRINGZ
(
__LINE__
) \

357 
	`p‹tENTER_CRITICAL
(); \

358 
	`vTaskSwôchC⁄ãxt
(); \

359 
	`p‹tEXIT_CRITICAL
(); \

363 
__asm__
 
	`__vﬁ©ûe__
 ( \

365 "movÑ8, LWRD("
	`ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

366 "‹hÑ8, HWRD("
	`ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

370 "LABEL_INT_SKIP_RESTORE_CONTEXT_"
	`ASTRINGZ
(
__LINE__
)": \n\t"\

374 "movÑ8, LWRD("
	`ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

375 "‹hÑ8, HWRD("
	`ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

386 
ulCrôiˇlNe°ög
; \

387 
pxCuºítTCB
; \

388 }

	)

399 
	#p‹tSAVE_CONTEXT_SCALL
() \

401 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

402 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

414 
__asm__
 
	`__vﬁ©ûe__
 ( \

438 "movÑ8, LWRD("
	`ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

439 "‹hÑ8, HWRD("
	`ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

448 
	`p‹tENTER_CRITICAL
(); \

451 
__asm__
 
	`__vﬁ©ûe__
 ( \

452 "movÑ8, LWRD("
	`ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

453 "‹hÑ8, HWRD("
	`ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

457 }

	)

462 
	#p‹tRESTORE_CONTEXT_SCALL
() \

464 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

465 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

470 
__asm__
 
	`__vﬁ©ûe__
 ( \

471 "movÑ8, LWRD("
	`ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

472 "‹hÑ8, HWRD("
	`ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

478 
	`p‹tEXIT_CRITICAL
(); \

480 
__asm__
 
	`__vﬁ©ûe__
 ( \

483 "movÑ8, LWRD("
	`ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

484 "‹hÑ8, HWRD("
	`ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

509 
ulCrôiˇlNe°ög
; \

510 
pxCuºítTCB
; \

511 }

	)

518 #i‡
c⁄figUSE_PREEMPTION
 == 0

524 
	#p‹tENTER_SWITCHING_ISR
() \

527 
__asm__
 
	`__vﬁ©ûe__
 ("stm --sp,Ñ0-r7"); \

531 }

	)

536 
	#p‹tEXIT_SWITCHING_ISR
() \

538 
__asm__
 
	`__vﬁ©ûe__
 ( \

546 }

	)

554 
	#p‹tENTER_SWITCHING_ISR
() \

556 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

557 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

562 
__asm__
 
	`__vﬁ©ûe__
 ( \

567 "movÑ8, LWRD("
	`ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

568 "‹hÑ8, HWRD("
	`ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

583 "brhò LABEL_ISR_SKIP_SAVE_CONTEXT_"
	`ASTRINGZ
(
__LINE__
)" \n\t"\

586 "movÑ8, LWRD("
	`ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

587 "‹hÑ8, HWRD("
	`ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

591 "LABEL_ISR_SKIP_SAVE_CONTEXT_"
	`ASTRINGZ
(
__LINE__
)":" \

593 }

	)

599 
	#p‹tEXIT_SWITCHING_ISR
() \

601 vﬁ©ûê
p‹tLONG
 
ulCrôiˇlNe°ög
; \

602 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

604 
__asm__
 
	`__vﬁ©ûe__
 ( \

613 "brhò LABEL_ISR_SKIP_RESTORE_CONTEXT_"
	`ASTRINGZ
(
__LINE__
)" \n\t"\

619 "b∫ê LABEL_ISR_RESTORE_CONTEXT_"
	`ASTRINGZ
(
__LINE__
)":C" \

623 
	`p‹tENTER_CRITICAL
(); \

624 
	`vTaskSwôchC⁄ãxt
(); \

625 
	`p‹tEXIT_CRITICAL
(); \

627 
__asm__
 
	`__vﬁ©ûe__
 ( \

628 "LABEL_ISR_RESTORE_CONTEXT_"
	`ASTRINGZ
(
__LINE__
)": \n\t"\

635 "movÑ8, LWRD("
	`ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

636 "‹hÑ8, HWRD("
	`ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

640 "LABEL_ISR_SKIP_RESTORE_CONTEXT_"
	`ASTRINGZ
(
__LINE__
)": \n\t"\

644 "movÑ8, LWRD("
	`ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

645 "‹hÑ8, HWRD("
	`ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

656 
ulCrôiˇlNe°ög
; \

657 
pxCuºítTCB
; \

658 }

	)

663 
	#p‹tYIELD
(Ë{
__asm__
 
	`__vﬁ©ûe__
 ("sˇŒ");}

	)

666 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

667 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

669 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/IAR/AVR32_UC3/read.c

44 
	~<yfuns.h
>

45 
	~<avr32/io.h
>

46 
	~"ußπ.h
"

49 
	g_STD_BEGIN


52 #¥agm®
moduÀ_«me
 = "?__read"

55 vﬁ©ûê
avr32_ußπ_t
 *vﬁ©ûê
°dio_ußπ_ba£
;

68 
size_t
 
	$__ªad
(
h™dÀ
, *
buf„r
, 
size_t
 
size
)

70 
nCh¨s
 = 0;

74 i‡(
h™dÀ
 !
_LLIO_STDIN
)

76  
_LLIO_ERROR
;

79 ; 
size
 > 0; --size)

81 
c
 = 
	`ußπ_gëch¨
(
°dio_ußπ_ba£
);

82 i‡(
c
 < 0)

85 *
buf„r
++ = 
c
;

86 ++
nCh¨s
;

89  
nCh¨s
;

90 
	}
}

93 
	g_STD_END


	@Libraries/FreeRTOS/Source/portable/IAR/AVR32_UC3/write.c

44 
	~<yfuns.h
>

45 
	~<avr32/io.h
>

46 
	~"ußπ.h
"

49 
	g_STD_BEGIN


52 #¥agm®
moduÀ_«me
 = "?__write"

56 
__no_öô
 vﬁ©ûê
avr32_ußπ_t
 *vﬁ©ûê
	g°dio_ußπ_ba£
;

72 
size_t
 
	$__wrôe
(
h™dÀ
, c⁄° *
buf„r
, 
size_t
 
size
)

74 
size_t
 
nCh¨s
 = 0;

76 i‡(
buf„r
 == 0)

84 i‡(
h™dÀ
 !
_LLIO_STDOUT
 && h™dÀ !
_LLIO_STDERR
)

86  
_LLIO_ERROR
;

89 ; 
size
 != 0; --size)

91 i‡(
	`ußπ_putch¨
(
°dio_ußπ_ba£
, *
buf„r
++) < 0)

93  
_LLIO_ERROR
;

96 ++
nCh¨s
;

99  
nCh¨s
;

100 
	}
}

103 
	g_STD_END


	@Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h

32 #i‚de‡
AT91SAM7S64_H


33 
	#AT91SAM7S64_H


	)

35 vﬁ©ûê
	tAT91_REG
;

40 
	s_AT91S_SYSC
 {

41 
AT91_REG
 
	mSYSC_AIC_SMR
[32];

42 
AT91_REG
 
	mSYSC_AIC_SVR
[32];

43 
AT91_REG
 
	mSYSC_AIC_IVR
;

44 
AT91_REG
 
	mSYSC_AIC_FVR
;

45 
AT91_REG
 
	mSYSC_AIC_ISR
;

46 
AT91_REG
 
	mSYSC_AIC_IPR
;

47 
AT91_REG
 
	mSYSC_AIC_IMR
;

48 
AT91_REG
 
	mSYSC_AIC_CISR
;

49 
AT91_REG
 
	mRe£rved0
[2];

50 
AT91_REG
 
	mSYSC_AIC_IECR
;

51 
AT91_REG
 
	mSYSC_AIC_IDCR
;

52 
AT91_REG
 
	mSYSC_AIC_ICCR
;

53 
AT91_REG
 
	mSYSC_AIC_ISCR
;

54 
AT91_REG
 
	mSYSC_AIC_EOICR
;

55 
AT91_REG
 
	mSYSC_AIC_SPU
;

56 
AT91_REG
 
	mSYSC_AIC_DCR
;

57 
AT91_REG
 
	mRe£rved1
[1];

58 
AT91_REG
 
	mSYSC_AIC_FFER
;

59 
AT91_REG
 
	mSYSC_AIC_FFDR
;

60 
AT91_REG
 
	mSYSC_AIC_FFSR
;

61 
AT91_REG
 
	mRe£rved2
[45];

62 
AT91_REG
 
	mSYSC_DBGU_CR
;

63 
AT91_REG
 
	mSYSC_DBGU_MR
;

64 
AT91_REG
 
	mSYSC_DBGU_IER
;

65 
AT91_REG
 
	mSYSC_DBGU_IDR
;

66 
AT91_REG
 
	mSYSC_DBGU_IMR
;

67 
AT91_REG
 
	mSYSC_DBGU_CSR
;

68 
AT91_REG
 
	mSYSC_DBGU_RHR
;

69 
AT91_REG
 
	mSYSC_DBGU_THR
;

70 
AT91_REG
 
	mSYSC_DBGU_BRGR
;

71 
AT91_REG
 
	mRe£rved3
[7];

72 
AT91_REG
 
	mSYSC_DBGU_C1R
;

73 
AT91_REG
 
	mSYSC_DBGU_C2R
;

74 
AT91_REG
 
	mSYSC_DBGU_FNTR
;

75 
AT91_REG
 
	mRe£rved4
[45];

76 
AT91_REG
 
	mSYSC_DBGU_RPR
;

77 
AT91_REG
 
	mSYSC_DBGU_RCR
;

78 
AT91_REG
 
	mSYSC_DBGU_TPR
;

79 
AT91_REG
 
	mSYSC_DBGU_TCR
;

80 
AT91_REG
 
	mSYSC_DBGU_RNPR
;

81 
AT91_REG
 
	mSYSC_DBGU_RNCR
;

82 
AT91_REG
 
	mSYSC_DBGU_TNPR
;

83 
AT91_REG
 
	mSYSC_DBGU_TNCR
;

84 
AT91_REG
 
	mSYSC_DBGU_PTCR
;

85 
AT91_REG
 
	mSYSC_DBGU_PTSR
;

86 
AT91_REG
 
	mRe£rved5
[54];

87 
AT91_REG
 
	mSYSC_PIOA_PER
;

88 
AT91_REG
 
	mSYSC_PIOA_PDR
;

89 
AT91_REG
 
	mSYSC_PIOA_PSR
;

90 
AT91_REG
 
	mRe£rved6
[1];

91 
AT91_REG
 
	mSYSC_PIOA_OER
;

92 
AT91_REG
 
	mSYSC_PIOA_ODR
;

93 
AT91_REG
 
	mSYSC_PIOA_OSR
;

94 
AT91_REG
 
	mRe£rved7
[1];

95 
AT91_REG
 
	mSYSC_PIOA_IFER
;

96 
AT91_REG
 
	mSYSC_PIOA_IFDR
;

97 
AT91_REG
 
	mSYSC_PIOA_IFSR
;

98 
AT91_REG
 
	mRe£rved8
[1];

99 
AT91_REG
 
	mSYSC_PIOA_SODR
;

100 
AT91_REG
 
	mSYSC_PIOA_CODR
;

101 
AT91_REG
 
	mSYSC_PIOA_ODSR
;

102 
AT91_REG
 
	mSYSC_PIOA_PDSR
;

103 
AT91_REG
 
	mSYSC_PIOA_IER
;

104 
AT91_REG
 
	mSYSC_PIOA_IDR
;

105 
AT91_REG
 
	mSYSC_PIOA_IMR
;

106 
AT91_REG
 
	mSYSC_PIOA_ISR
;

107 
AT91_REG
 
	mSYSC_PIOA_MDER
;

108 
AT91_REG
 
	mSYSC_PIOA_MDDR
;

109 
AT91_REG
 
	mSYSC_PIOA_MDSR
;

110 
AT91_REG
 
	mRe£rved9
[1];

111 
AT91_REG
 
	mSYSC_PIOA_PPUDR
;

112 
AT91_REG
 
	mSYSC_PIOA_PPUER
;

113 
AT91_REG
 
	mSYSC_PIOA_PPUSR
;

114 
AT91_REG
 
	mRe£rved10
[1];

115 
AT91_REG
 
	mSYSC_PIOA_ASR
;

116 
AT91_REG
 
	mSYSC_PIOA_BSR
;

117 
AT91_REG
 
	mSYSC_PIOA_ABSR
;

118 
AT91_REG
 
	mRe£rved11
[9];

119 
AT91_REG
 
	mSYSC_PIOA_OWER
;

120 
AT91_REG
 
	mSYSC_PIOA_OWDR
;

121 
AT91_REG
 
	mSYSC_PIOA_OWSR
;

122 
AT91_REG
 
	mRe£rved12
[469];

123 
AT91_REG
 
	mSYSC_PMC_SCER
;

124 
AT91_REG
 
	mSYSC_PMC_SCDR
;

125 
AT91_REG
 
	mSYSC_PMC_SCSR
;

126 
AT91_REG
 
	mRe£rved13
[1];

127 
AT91_REG
 
	mSYSC_PMC_PCER
;

128 
AT91_REG
 
	mSYSC_PMC_PCDR
;

129 
AT91_REG
 
	mSYSC_PMC_PCSR
;

130 
AT91_REG
 
	mRe£rved14
[1];

131 
AT91_REG
 
	mSYSC_PMC_MOR
;

132 
AT91_REG
 
	mSYSC_PMC_MCFR
;

133 
AT91_REG
 
	mRe£rved15
[1];

134 
AT91_REG
 
	mSYSC_PMC_PLLR
;

135 
AT91_REG
 
	mSYSC_PMC_MCKR
;

136 
AT91_REG
 
	mRe£rved16
[3];

137 
AT91_REG
 
	mSYSC_PMC_PCKR
[8];

138 
AT91_REG
 
	mSYSC_PMC_IER
;

139 
AT91_REG
 
	mSYSC_PMC_IDR
;

140 
AT91_REG
 
	mSYSC_PMC_SR
;

141 
AT91_REG
 
	mSYSC_PMC_IMR
;

142 
AT91_REG
 
	mRe£rved17
[36];

143 
AT91_REG
 
	mSYSC_RSTC_RCR
;

144 
AT91_REG
 
	mSYSC_RSTC_RSR
;

145 
AT91_REG
 
	mSYSC_RSTC_RMR
;

146 
AT91_REG
 
	mRe£rved18
[5];

147 
AT91_REG
 
	mSYSC_RTTC_RTMR
;

148 
AT91_REG
 
	mSYSC_RTTC_RTAR
;

149 
AT91_REG
 
	mSYSC_RTTC_RTVR
;

150 
AT91_REG
 
	mSYSC_RTTC_RTSR
;

151 
AT91_REG
 
	mSYSC_PITC_PIMR
;

152 
AT91_REG
 
	mSYSC_PITC_PISR
;

153 
AT91_REG
 
	mSYSC_PITC_PIVR
;

154 
AT91_REG
 
	mSYSC_PITC_PIIR
;

155 
AT91_REG
 
	mSYSC_WDTC_WDCR
;

156 
AT91_REG
 
	mSYSC_WDTC_WDMR
;

157 
AT91_REG
 
	mSYSC_WDTC_WDSR
;

158 
AT91_REG
 
	mRe£rved19
[5];

159 
AT91_REG
 
	mSYSC_SYSC_VRPM
;

160 } 
	tAT91S_SYSC
, *
	tAT91PS_SYSC
;

163 
	#AT91C_SYSC_PSTDBY
 (() 0x1 << 0)

164 

	)

168 
	s_AT91S_AIC
 {

169 
AT91_REG
 
	mAIC_SMR
[32];

170 
AT91_REG
 
	mAIC_SVR
[32];

171 
AT91_REG
 
	mAIC_IVR
;

172 
AT91_REG
 
	mAIC_FVR
;

173 
AT91_REG
 
	mAIC_ISR
;

174 
AT91_REG
 
	mAIC_IPR
;

175 
AT91_REG
 
	mAIC_IMR
;

176 
AT91_REG
 
	mAIC_CISR
;

177 
AT91_REG
 
	mRe£rved0
[2];

178 
AT91_REG
 
	mAIC_IECR
;

179 
AT91_REG
 
	mAIC_IDCR
;

180 
AT91_REG
 
	mAIC_ICCR
;

181 
AT91_REG
 
	mAIC_ISCR
;

182 
AT91_REG
 
	mAIC_EOICR
;

183 
AT91_REG
 
	mAIC_SPU
;

184 
AT91_REG
 
	mAIC_DCR
;

185 
AT91_REG
 
	mRe£rved1
[1];

186 
AT91_REG
 
	mAIC_FFER
;

187 
AT91_REG
 
	mAIC_FFDR
;

188 
AT91_REG
 
	mAIC_FFSR
;

189 } 
	tAT91S_AIC
, *
	tAT91PS_AIC
;

192 
	#AT91C_AIC_PRIOR
 (() 0x7 << 0)

193 
	#AT91C_AIC_PRIOR_LOWEST
 (() 0x0)

194 
	#AT91C_AIC_PRIOR_HIGHEST
 (() 0x7)

195 
	#AT91C_AIC_SRCTYPE
 (() 0x3 << 5)

196 
	#AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE
 (() 0x0 << 5)

197 
	#AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED
 (() 0x1 << 5)

198 
	#AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL
 (() 0x2 << 5)

199 
	#AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE
 (() 0x3 << 5)

201 
	#AT91C_AIC_NFIQ
 (() 0x1 << 0)

202 
	#AT91C_AIC_NIRQ
 (() 0x1 << 1)

204 
	#AT91C_AIC_DCR_PROT
 (() 0x1 << 0)

205 
	#AT91C_AIC_DCR_GMSK
 (() 0x1 << 1)

206 

	)

210 
	s_AT91S_DBGU
 {

211 
AT91_REG
 
	mDBGU_CR
;

212 
AT91_REG
 
	mDBGU_MR
;

213 
AT91_REG
 
	mDBGU_IER
;

214 
AT91_REG
 
	mDBGU_IDR
;

215 
AT91_REG
 
	mDBGU_IMR
;

216 
AT91_REG
 
	mDBGU_CSR
;

217 
AT91_REG
 
	mDBGU_RHR
;

218 
AT91_REG
 
	mDBGU_THR
;

219 
AT91_REG
 
	mDBGU_BRGR
;

220 
AT91_REG
 
	mRe£rved0
[7];

221 
AT91_REG
 
	mDBGU_C1R
;

222 
AT91_REG
 
	mDBGU_C2R
;

223 
AT91_REG
 
	mDBGU_FNTR
;

224 
AT91_REG
 
	mRe£rved1
[45];

225 
AT91_REG
 
	mDBGU_RPR
;

226 
AT91_REG
 
	mDBGU_RCR
;

227 
AT91_REG
 
	mDBGU_TPR
;

228 
AT91_REG
 
	mDBGU_TCR
;

229 
AT91_REG
 
	mDBGU_RNPR
;

230 
AT91_REG
 
	mDBGU_RNCR
;

231 
AT91_REG
 
	mDBGU_TNPR
;

232 
AT91_REG
 
	mDBGU_TNCR
;

233 
AT91_REG
 
	mDBGU_PTCR
;

234 
AT91_REG
 
	mDBGU_PTSR
;

235 } 
	tAT91S_DBGU
, *
	tAT91PS_DBGU
;

238 
	#AT91C_US_RSTRX
 (() 0x1 << 2)

239 
	#AT91C_US_RSTTX
 (() 0x1 << 3)

240 
	#AT91C_US_RXEN
 (() 0x1 << 4)

241 
	#AT91C_US_RXDIS
 (() 0x1 << 5)

242 
	#AT91C_US_TXEN
 (() 0x1 << 6)

243 
	#AT91C_US_TXDIS
 (() 0x1 << 7)

245 
	#AT91C_US_PAR
 (() 0x7 << 9)

246 
	#AT91C_US_PAR_EVEN
 (() 0x0 << 9)

247 
	#AT91C_US_PAR_ODD
 (() 0x1 << 9)

248 
	#AT91C_US_PAR_SPACE
 (() 0x2 << 9)

249 
	#AT91C_US_PAR_MARK
 (() 0x3 << 9)

250 
	#AT91C_US_PAR_NONE
 (() 0x4 << 9)

251 
	#AT91C_US_PAR_MULTI_DROP
 (() 0x6 << 9)

252 
	#AT91C_US_CHMODE
 (() 0x3 << 14)

253 
	#AT91C_US_CHMODE_NORMAL
 (() 0x0 << 14)

254 
	#AT91C_US_CHMODE_AUTO
 (() 0x1 << 14)

255 
	#AT91C_US_CHMODE_LOCAL
 (() 0x2 << 14)

256 
	#AT91C_US_CHMODE_REMOTE
 (() 0x3 << 14)

258 
	#AT91C_US_RXRDY
 (() 0x1 << 0)

259 
	#AT91C_US_TXRDY
 (() 0x1 << 1)

260 
	#AT91C_US_ENDRX
 (() 0x1 << 3)

261 
	#AT91C_US_ENDTX
 (() 0x1 << 4)

262 
	#AT91C_US_OVRE
 (() 0x1 << 5)

263 
	#AT91C_US_FRAME
 (() 0x1 << 6)

264 
	#AT91C_US_PARE
 (() 0x1 << 7)

265 
	#AT91C_US_TXEMPTY
 (() 0x1 << 9)

266 
	#AT91C_US_TXBUFE
 (() 0x1 << 11)

267 
	#AT91C_US_RXBUFF
 (() 0x1 << 12)

268 
	#AT91C_US_COMM_TX
 (() 0x1 << 30)

269 
	#AT91C_US_COMM_RX
 (() 0x1 << 31)

274 
	#AT91C_US_FORCE_NTRST
 (() 0x1 << 0)

275 

	)

279 
	s_AT91S_PDC
 {

280 
AT91_REG
 
	mPDC_RPR
;

281 
AT91_REG
 
	mPDC_RCR
;

282 
AT91_REG
 
	mPDC_TPR
;

283 
AT91_REG
 
	mPDC_TCR
;

284 
AT91_REG
 
	mPDC_RNPR
;

285 
AT91_REG
 
	mPDC_RNCR
;

286 
AT91_REG
 
	mPDC_TNPR
;

287 
AT91_REG
 
	mPDC_TNCR
;

288 
AT91_REG
 
	mPDC_PTCR
;

289 
AT91_REG
 
	mPDC_PTSR
;

290 } 
	tAT91S_PDC
, *
	tAT91PS_PDC
;

293 
	#AT91C_PDC_RXTEN
 (() 0x1 << 0)

294 
	#AT91C_PDC_RXTDIS
 (() 0x1 << 1)

295 
	#AT91C_PDC_TXTEN
 (() 0x1 << 8)

296 
	#AT91C_PDC_TXTDIS
 (() 0x1 << 9)

298 

	)

302 
	s_AT91S_PIO
 {

303 
AT91_REG
 
	mPIO_PER
;

304 
AT91_REG
 
	mPIO_PDR
;

305 
AT91_REG
 
	mPIO_PSR
;

306 
AT91_REG
 
	mRe£rved0
[1];

307 
AT91_REG
 
	mPIO_OER
;

308 
AT91_REG
 
	mPIO_ODR
;

309 
AT91_REG
 
	mPIO_OSR
;

310 
AT91_REG
 
	mRe£rved1
[1];

311 
AT91_REG
 
	mPIO_IFER
;

312 
AT91_REG
 
	mPIO_IFDR
;

313 
AT91_REG
 
	mPIO_IFSR
;

314 
AT91_REG
 
	mRe£rved2
[1];

315 
AT91_REG
 
	mPIO_SODR
;

316 
AT91_REG
 
	mPIO_CODR
;

317 
AT91_REG
 
	mPIO_ODSR
;

318 
AT91_REG
 
	mPIO_PDSR
;

319 
AT91_REG
 
	mPIO_IER
;

320 
AT91_REG
 
	mPIO_IDR
;

321 
AT91_REG
 
	mPIO_IMR
;

322 
AT91_REG
 
	mPIO_ISR
;

323 
AT91_REG
 
	mPIO_MDER
;

324 
AT91_REG
 
	mPIO_MDDR
;

325 
AT91_REG
 
	mPIO_MDSR
;

326 
AT91_REG
 
	mRe£rved3
[1];

327 
AT91_REG
 
	mPIO_PPUDR
;

328 
AT91_REG
 
	mPIO_PPUER
;

329 
AT91_REG
 
	mPIO_PPUSR
;

330 
AT91_REG
 
	mRe£rved4
[1];

331 
AT91_REG
 
	mPIO_ASR
;

332 
AT91_REG
 
	mPIO_BSR
;

333 
AT91_REG
 
	mPIO_ABSR
;

334 
AT91_REG
 
	mRe£rved5
[9];

335 
AT91_REG
 
	mPIO_OWER
;

336 
AT91_REG
 
	mPIO_OWDR
;

337 
AT91_REG
 
	mPIO_OWSR
;

338 } 
	tAT91S_PIO
, *
	tAT91PS_PIO
;

344 
	s_AT91S_CKGR
 {

345 
AT91_REG
 
	mCKGR_MOR
;

346 
AT91_REG
 
	mCKGR_MCFR
;

347 
AT91_REG
 
	mRe£rved0
[1];

348 
AT91_REG
 
	mCKGR_PLLR
;

349 } 
	tAT91S_CKGR
, *
	tAT91PS_CKGR
;

352 
	#AT91C_CKGR_MOSCEN
 (() 0x1 << 0)

353 
	#AT91C_CKGR_OSCBYPASS
 (() 0x1 << 1)

354 
	#AT91C_CKGR_OSCOUNT
 (() 0xFF << 8)

356 
	#AT91C_CKGR_MAINF
 (() 0xFFFF << 0)

357 
	#AT91C_CKGR_MAINRDY
 (() 0x1 << 16)

359 
	#AT91C_CKGR_DIV
 (() 0xFF << 0)

360 
	#AT91C_CKGR_DIV_0
 (() 0x0)

361 
	#AT91C_CKGR_DIV_BYPASS
 (() 0x1)

362 
	#AT91C_CKGR_PLLCOUNT
 (() 0x3F << 8)

363 
	#AT91C_CKGR_OUT
 (() 0x3 << 14)

364 
	#AT91C_CKGR_OUT_0
 (() 0x0 << 14)

365 
	#AT91C_CKGR_OUT_1
 (() 0x1 << 14)

366 
	#AT91C_CKGR_OUT_2
 (() 0x2 << 14)

367 
	#AT91C_CKGR_OUT_3
 (() 0x3 << 14)

368 
	#AT91C_CKGR_MUL
 (() 0x7FF << 16)

369 
	#AT91C_CKGR_USBDIV
 (() 0x3 << 28)

370 
	#AT91C_CKGR_USBDIV_0
 (() 0x0 << 28)

371 
	#AT91C_CKGR_USBDIV_1
 (() 0x1 << 28)

372 
	#AT91C_CKGR_USBDIV_2
 (() 0x2 << 28)

373 

	)

377 
	s_AT91S_PMC
 {

378 
AT91_REG
 
	mPMC_SCER
;

379 
AT91_REG
 
	mPMC_SCDR
;

380 
AT91_REG
 
	mPMC_SCSR
;

381 
AT91_REG
 
	mRe£rved0
[1];

382 
AT91_REG
 
	mPMC_PCER
;

383 
AT91_REG
 
	mPMC_PCDR
;

384 
AT91_REG
 
	mPMC_PCSR
;

385 
AT91_REG
 
	mRe£rved1
[1];

386 
AT91_REG
 
	mPMC_MOR
;

387 
AT91_REG
 
	mPMC_MCFR
;

388 
AT91_REG
 
	mRe£rved2
[1];

389 
AT91_REG
 
	mPMC_PLLR
;

390 
AT91_REG
 
	mPMC_MCKR
;

391 
AT91_REG
 
	mRe£rved3
[3];

392 
AT91_REG
 
	mPMC_PCKR
[8];

393 
AT91_REG
 
	mPMC_IER
;

394 
AT91_REG
 
	mPMC_IDR
;

395 
AT91_REG
 
	mPMC_SR
;

396 
AT91_REG
 
	mPMC_IMR
;

397 } 
	tAT91S_PMC
, *
	tAT91PS_PMC
;

400 
	#AT91C_PMC_PCK
 (() 0x1 << 0)

401 
	#AT91C_PMC_UDP
 (() 0x1 << 7)

402 
	#AT91C_PMC_PCK0
 (() 0x1 << 8)

403 
	#AT91C_PMC_PCK1
 (() 0x1 << 9)

404 
	#AT91C_PMC_PCK2
 (() 0x1 << 10)

405 
	#AT91C_PMC_PCK3
 (() 0x1 << 11)

412 
	#AT91C_PMC_CSS
 (() 0x3 << 0)

413 
	#AT91C_PMC_CSS_SLOW_CLK
 (() 0x0)

414 
	#AT91C_PMC_CSS_MAIN_CLK
 (() 0x1)

415 
	#AT91C_PMC_CSS_PLL_CLK
 (() 0x3)

416 
	#AT91C_PMC_PRES
 (() 0x7 << 2)

417 
	#AT91C_PMC_PRES_CLK
 (() 0x0 << 2)

418 
	#AT91C_PMC_PRES_CLK_2
 (() 0x1 << 2)

419 
	#AT91C_PMC_PRES_CLK_4
 (() 0x2 << 2)

420 
	#AT91C_PMC_PRES_CLK_8
 (() 0x3 << 2)

421 
	#AT91C_PMC_PRES_CLK_16
 (() 0x4 << 2)

422 
	#AT91C_PMC_PRES_CLK_32
 (() 0x5 << 2)

423 
	#AT91C_PMC_PRES_CLK_64
 (() 0x6 << 2)

426 
	#AT91C_PMC_MOSCS
 (() 0x1 << 0)

427 
	#AT91C_PMC_LOCK
 (() 0x1 << 2)

428 
	#AT91C_PMC_MCKRDY
 (() 0x1 << 3)

429 
	#AT91C_PMC_PCK0RDY
 (() 0x1 << 8)

430 
	#AT91C_PMC_PCK1RDY
 (() 0x1 << 9)

431 
	#AT91C_PMC_PCK2RDY
 (() 0x1 << 10)

432 
	#AT91C_PMC_PCK3RDY
 (() 0x1 << 11)

436 

	)

440 
	s_AT91S_RSTC
 {

441 
AT91_REG
 
	mRSTC_RCR
;

442 
AT91_REG
 
	mRSTC_RSR
;

443 
AT91_REG
 
	mRSTC_RMR
;

444 } 
	tAT91S_RSTC
, *
	tAT91PS_RSTC
;

447 
	#AT91C_SYSC_PROCRST
 (() 0x1 << 0)

448 
	#AT91C_SYSC_ICERST
 (() 0x1 << 1)

449 
	#AT91C_SYSC_PERRST
 (() 0x1 << 2)

450 
	#AT91C_SYSC_EXTRST
 (() 0x1 << 3)

451 
	#AT91C_SYSC_KEY
 (() 0xFF << 24)

453 
	#AT91C_SYSC_URSTS
 (() 0x1 << 0)

454 
	#AT91C_SYSC_BODSTS
 (() 0x1 << 1)

455 
	#AT91C_SYSC_RSTTYP
 (() 0x7 << 8)

456 
	#AT91C_SYSC_RSTTYP_POWERUP
 (() 0x0 << 8)

457 
	#AT91C_SYSC_RSTTYP_WATCHDOG
 (() 0x2 << 8)

458 
	#AT91C_SYSC_RSTTYP_SOFTWARE
 (() 0x3 << 8)

459 
	#AT91C_SYSC_RSTTYP_USER
 (() 0x4 << 8)

460 
	#AT91C_SYSC_RSTTYP_BROWNOUT
 (() 0x5 << 8)

461 
	#AT91C_SYSC_NRSTL
 (() 0x1 << 16)

462 
	#AT91C_SYSC_SRCMP
 (() 0x1 << 17)

464 
	#AT91C_SYSC_URSTEN
 (() 0x1 << 0)

465 
	#AT91C_SYSC_URSTIEN
 (() 0x1 << 4)

466 
	#AT91C_SYSC_ERSTL
 (() 0xF << 8)

467 
	#AT91C_SYSC_BODIEN
 (() 0x1 << 16)

468 

	)

472 
	s_AT91S_RTTC
 {

473 
AT91_REG
 
	mRTTC_RTMR
;

474 
AT91_REG
 
	mRTTC_RTAR
;

475 
AT91_REG
 
	mRTTC_RTVR
;

476 
AT91_REG
 
	mRTTC_RTSR
;

477 } 
	tAT91S_RTTC
, *
	tAT91PS_RTTC
;

480 
	#AT91C_SYSC_RTPRES
 (() 0xFFFF << 0)

481 
	#AT91C_SYSC_ALMIEN
 (() 0x1 << 16)

482 
	#AT91C_SYSC_RTTINCIEN
 (() 0x1 << 17)

483 
	#AT91C_SYSC_RTTRST
 (() 0x1 << 18)

485 
	#AT91C_SYSC_ALMV
 (() 0x0 << 0)

487 
	#AT91C_SYSC_CRTV
 (() 0x0 << 0)

489 
	#AT91C_SYSC_ALMS
 (() 0x1 << 0)

490 
	#AT91C_SYSC_RTTINC
 (() 0x1 << 1)

491 

	)

495 
	s_AT91S_PITC
 {

496 
AT91_REG
 
	mPITC_PIMR
;

497 
AT91_REG
 
	mPITC_PISR
;

498 
AT91_REG
 
	mPITC_PIVR
;

499 
AT91_REG
 
	mPITC_PIIR
;

500 } 
	tAT91S_PITC
, *
	tAT91PS_PITC
;

503 
	#AT91C_SYSC_PIV
 (() 0xFFFFF << 0)

504 
	#AT91C_SYSC_PITEN
 (() 0x1 << 24)

505 
	#AT91C_SYSC_PITIEN
 (() 0x1 << 25)

507 
	#AT91C_SYSC_PITS
 (() 0x1 << 0)

509 
	#AT91C_SYSC_CPIV
 (() 0xFFFFF << 0)

510 
	#AT91C_SYSC_PICNT
 (() 0xFFF << 20)

512 

	)

516 
	s_AT91S_WDTC
 {

517 
AT91_REG
 
	mWDTC_WDCR
;

518 
AT91_REG
 
	mWDTC_WDMR
;

519 
AT91_REG
 
	mWDTC_WDSR
;

520 } 
	tAT91S_WDTC
, *
	tAT91PS_WDTC
;

523 
	#AT91C_SYSC_WDRSTT
 (() 0x1 << 0)

525 
	#AT91C_SYSC_WDV
 (() 0xFFF << 0)

526 
	#AT91C_SYSC_WDFIEN
 (() 0x1 << 12)

527 
	#AT91C_SYSC_WDRSTEN
 (() 0x1 << 13)

528 
	#AT91C_SYSC_WDRPROC
 (() 0x1 << 14)

529 
	#AT91C_SYSC_WDDIS
 (() 0x1 << 15)

530 
	#AT91C_SYSC_WDD
 (() 0xFFF << 16)

531 
	#AT91C_SYSC_WDDBGHLT
 (() 0x1 << 28)

532 
	#AT91C_SYSC_WDIDLEHLT
 (() 0x1 << 29)

534 
	#AT91C_SYSC_WDUNF
 (() 0x1 << 0)

535 
	#AT91C_SYSC_WDERR
 (() 0x1 << 1)

536 

	)

540 
	s_AT91S_MC
 {

541 
AT91_REG
 
	mMC_RCR
;

542 
AT91_REG
 
	mMC_ASR
;

543 
AT91_REG
 
	mMC_AASR
;

544 
AT91_REG
 
	mRe£rved0
[21];

545 
AT91_REG
 
	mMC_FMR
;

546 
AT91_REG
 
	mMC_FCR
;

547 
AT91_REG
 
	mMC_FSR
;

548 } 
	tAT91S_MC
, *
	tAT91PS_MC
;

551 
	#AT91C_MC_RCB
 (() 0x1 << 0)

553 
	#AT91C_MC_UNDADD
 (() 0x1 << 0)

554 
	#AT91C_MC_MISADD
 (() 0x1 << 1)

555 
	#AT91C_MC_ABTSZ
 (() 0x3 << 8)

556 
	#AT91C_MC_ABTSZ_BYTE
 (() 0x0 << 8)

557 
	#AT91C_MC_ABTSZ_HWORD
 (() 0x1 << 8)

558 
	#AT91C_MC_ABTSZ_WORD
 (() 0x2 << 8)

559 
	#AT91C_MC_ABTTYP
 (() 0x3 << 10)

560 
	#AT91C_MC_ABTTYP_DATAR
 (() 0x0 << 10)

561 
	#AT91C_MC_ABTTYP_DATAW
 (() 0x1 << 10)

562 
	#AT91C_MC_ABTTYP_FETCH
 (() 0x2 << 10)

563 
	#AT91C_MC_MST0
 (() 0x1 << 16)

564 
	#AT91C_MC_MST1
 (() 0x1 << 17)

565 
	#AT91C_MC_SVMST0
 (() 0x1 << 24)

566 
	#AT91C_MC_SVMST1
 (() 0x1 << 25)

568 
	#AT91C_MC_FRDY
 (() 0x1 << 0)

569 
	#AT91C_MC_LOCKE
 (() 0x1 << 2)

570 
	#AT91C_MC_PROGE
 (() 0x1 << 3)

571 
	#AT91C_MC_NEBP
 (() 0x1 << 7)

572 
	#AT91C_MC_FWS
 (() 0x3 << 8)

573 
	#AT91C_MC_FWS_0FWS
 (() 0x0 << 8)

574 
	#AT91C_MC_FWS_1FWS
 (() 0x1 << 8)

575 
	#AT91C_MC_FWS_2FWS
 (() 0x2 << 8)

576 
	#AT91C_MC_FWS_3FWS
 (() 0x3 << 8)

577 
	#AT91C_MC_FMCN
 (() 0xFF << 16)

579 
	#AT91C_MC_FCMD
 (() 0xF << 0)

580 
	#AT91C_MC_FCMD_START_PROG
 (() 0x1)

581 
	#AT91C_MC_FCMD_LOCK
 (() 0x2)

582 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (() 0x3)

583 
	#AT91C_MC_FCMD_UNLOCK
 (() 0x4)

584 
	#AT91C_MC_FCMD_ERASE_ALL
 (() 0x8)

585 
	#AT91C_MC_FCMD_SET_GP_NVM
 (() 0xB)

586 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (() 0xD)

587 
	#AT91C_MC_FCMD_SET_SECURITY
 (() 0xF)

588 
	#AT91C_MC_PAGEN
 (() 0x3FF << 8)

589 
	#AT91C_MC_KEY
 (() 0xFF << 24)

591 
	#AT91C_MC_SECURITY
 (() 0x1 << 4)

592 
	#AT91C_MC_GPNVM0
 (() 0x1 << 8)

593 
	#AT91C_MC_GPNVM1
 (() 0x1 << 9)

594 
	#AT91C_MC_GPNVM2
 (() 0x1 << 10)

595 
	#AT91C_MC_GPNVM3
 (() 0x1 << 11)

596 
	#AT91C_MC_GPNVM4
 (() 0x1 << 12)

597 
	#AT91C_MC_GPNVM5
 (() 0x1 << 13)

598 
	#AT91C_MC_GPNVM6
 (() 0x1 << 14)

599 
	#AT91C_MC_GPNVM7
 (() 0x1 << 15)

600 
	#AT91C_MC_LOCKS0
 (() 0x1 << 16)

601 
	#AT91C_MC_LOCKS1
 (() 0x1 << 17)

602 
	#AT91C_MC_LOCKS2
 (() 0x1 << 18)

603 
	#AT91C_MC_LOCKS3
 (() 0x1 << 19)

604 
	#AT91C_MC_LOCKS4
 (() 0x1 << 20)

605 
	#AT91C_MC_LOCKS5
 (() 0x1 << 21)

606 
	#AT91C_MC_LOCKS6
 (() 0x1 << 22)

607 
	#AT91C_MC_LOCKS7
 (() 0x1 << 23)

608 
	#AT91C_MC_LOCKS8
 (() 0x1 << 24)

609 
	#AT91C_MC_LOCKS9
 (() 0x1 << 25)

610 
	#AT91C_MC_LOCKS10
 (() 0x1 << 26)

611 
	#AT91C_MC_LOCKS11
 (() 0x1 << 27)

612 
	#AT91C_MC_LOCKS12
 (() 0x1 << 28)

613 
	#AT91C_MC_LOCKS13
 (() 0x1 << 29)

614 
	#AT91C_MC_LOCKS14
 (() 0x1 << 30)

615 
	#AT91C_MC_LOCKS15
 (() 0x1 << 31)

616 

	)

620 
	s_AT91S_SPI
 {

621 
AT91_REG
 
	mSPI_CR
;

622 
AT91_REG
 
	mSPI_MR
;

623 
AT91_REG
 
	mSPI_RDR
;

624 
AT91_REG
 
	mSPI_TDR
;

625 
AT91_REG
 
	mSPI_SR
;

626 
AT91_REG
 
	mSPI_IER
;

627 
AT91_REG
 
	mSPI_IDR
;

628 
AT91_REG
 
	mSPI_IMR
;

629 
AT91_REG
 
	mRe£rved0
[4];

630 
AT91_REG
 
	mSPI_CSR
[4];

631 
AT91_REG
 
	mRe£rved1
[48];

632 
AT91_REG
 
	mSPI_RPR
;

633 
AT91_REG
 
	mSPI_RCR
;

634 
AT91_REG
 
	mSPI_TPR
;

635 
AT91_REG
 
	mSPI_TCR
;

636 
AT91_REG
 
	mSPI_RNPR
;

637 
AT91_REG
 
	mSPI_RNCR
;

638 
AT91_REG
 
	mSPI_TNPR
;

639 
AT91_REG
 
	mSPI_TNCR
;

640 
AT91_REG
 
	mSPI_PTCR
;

641 
AT91_REG
 
	mSPI_PTSR
;

642 } 
	tAT91S_SPI
, *
	tAT91PS_SPI
;

645 
	#AT91C_SPI_SPIEN
 (() 0x1 << 0)

646 
	#AT91C_SPI_SPIDIS
 (() 0x1 << 1)

647 
	#AT91C_SPI_SWRST
 (() 0x1 << 7)

648 
	#AT91C_SPI_LASTXFER
 (() 0x1 << 24)

650 
	#AT91C_SPI_MSTR
 (() 0x1 << 0)

651 
	#AT91C_SPI_PS
 (() 0x1 << 1)

652 
	#AT91C_SPI_PS_FIXED
 (() 0x0 << 1)

653 
	#AT91C_SPI_PS_VARIABLE
 (() 0x1 << 1)

654 
	#AT91C_SPI_PCSDEC
 (() 0x1 << 2)

655 
	#AT91C_SPI_FDIV
 (() 0x1 << 3)

656 
	#AT91C_SPI_MODFDIS
 (() 0x1 << 4)

657 
	#AT91C_SPI_LLB
 (() 0x1 << 7)

658 
	#AT91C_SPI_PCS
 (() 0xF << 16)

659 
	#AT91C_SPI_DLYBCS
 (() 0xFF << 24)

661 
	#AT91C_SPI_RD
 (() 0xFFFF << 0)

662 
	#AT91C_SPI_RPCS
 (() 0xF << 16)

664 
	#AT91C_SPI_TD
 (() 0xFFFF << 0)

665 
	#AT91C_SPI_TPCS
 (() 0xF << 16)

667 
	#AT91C_SPI_RDRF
 (() 0x1 << 0)

668 
	#AT91C_SPI_TDRE
 (() 0x1 << 1)

669 
	#AT91C_SPI_MODF
 (() 0x1 << 2)

670 
	#AT91C_SPI_OVRES
 (() 0x1 << 3)

671 
	#AT91C_SPI_ENDRX
 (() 0x1 << 4)

672 
	#AT91C_SPI_ENDTX
 (() 0x1 << 5)

673 
	#AT91C_SPI_RXBUFF
 (() 0x1 << 6)

674 
	#AT91C_SPI_TXBUFE
 (() 0x1 << 7)

675 
	#AT91C_SPI_NSSR
 (() 0x1 << 8)

676 
	#AT91C_SPI_TXEMPTY
 (() 0x1 << 9)

677 
	#AT91C_SPI_SPIENS
 (() 0x1 << 16)

682 
	#AT91C_SPI_CPOL
 (() 0x1 << 0)

683 
	#AT91C_SPI_NCPHA
 (() 0x1 << 1)

684 
	#AT91C_SPI_CSAAT
 (() 0x1 << 2)

685 
	#AT91C_SPI_BITS
 (() 0xF << 4)

686 
	#AT91C_SPI_BITS_8
 (() 0x0 << 4)

687 
	#AT91C_SPI_BITS_9
 (() 0x1 << 4)

688 
	#AT91C_SPI_BITS_10
 (() 0x2 << 4)

689 
	#AT91C_SPI_BITS_11
 (() 0x3 << 4)

690 
	#AT91C_SPI_BITS_12
 (() 0x4 << 4)

691 
	#AT91C_SPI_BITS_13
 (() 0x5 << 4)

692 
	#AT91C_SPI_BITS_14
 (() 0x6 << 4)

693 
	#AT91C_SPI_BITS_15
 (() 0x7 << 4)

694 
	#AT91C_SPI_BITS_16
 (() 0x8 << 4)

695 
	#AT91C_SPI_SCBR
 (() 0xFF << 8)

696 
	#AT91C_SPI_DLYBS
 (() 0xFF << 16)

697 
	#AT91C_SPI_DLYBCT
 (() 0xFF << 24)

698 

	)

702 
	s_AT91S_ADC
 {

703 
AT91_REG
 
	mADC_CR
;

704 
AT91_REG
 
	mADC_MR
;

705 
AT91_REG
 
	mRe£rved0
[2];

706 
AT91_REG
 
	mADC_CHER
;

707 
AT91_REG
 
	mADC_CHDR
;

708 
AT91_REG
 
	mADC_CHSR
;

709 
AT91_REG
 
	mADC_SR
;

710 
AT91_REG
 
	mADC_LCDR
;

711 
AT91_REG
 
	mADC_IER
;

712 
AT91_REG
 
	mADC_IDR
;

713 
AT91_REG
 
	mADC_IMR
;

714 
AT91_REG
 
	mADC_CDR0
;

715 
AT91_REG
 
	mADC_CDR1
;

716 
AT91_REG
 
	mADC_CDR2
;

717 
AT91_REG
 
	mADC_CDR3
;

718 
AT91_REG
 
	mADC_CDR4
;

719 
AT91_REG
 
	mADC_CDR5
;

720 
AT91_REG
 
	mADC_CDR6
;

721 
AT91_REG
 
	mADC_CDR7
;

722 
AT91_REG
 
	mRe£rved1
[44];

723 
AT91_REG
 
	mADC_RPR
;

724 
AT91_REG
 
	mADC_RCR
;

725 
AT91_REG
 
	mADC_TPR
;

726 
AT91_REG
 
	mADC_TCR
;

727 
AT91_REG
 
	mADC_RNPR
;

728 
AT91_REG
 
	mADC_RNCR
;

729 
AT91_REG
 
	mADC_TNPR
;

730 
AT91_REG
 
	mADC_TNCR
;

731 
AT91_REG
 
	mADC_PTCR
;

732 
AT91_REG
 
	mADC_PTSR
;

733 } 
	tAT91S_ADC
, *
	tAT91PS_ADC
;

736 
	#AT91C_ADC_SWRST
 (() 0x1 << 0)

737 
	#AT91C_ADC_START
 (() 0x1 << 1)

739 
	#AT91C_ADC_TRGEN
 (() 0x1 << 0)

740 
	#AT91C_ADC_TRGEN_DIS
 (() 0x0)

741 
	#AT91C_ADC_TRGEN_EN
 (() 0x1)

742 
	#AT91C_ADC_TRGSEL
 (() 0x7 << 1)

743 
	#AT91C_ADC_TRGSEL_TIOA0
 (() 0x0 << 1)

744 
	#AT91C_ADC_TRGSEL_TIOA1
 (() 0x1 << 1)

745 
	#AT91C_ADC_TRGSEL_TIOA2
 (() 0x2 << 1)

746 
	#AT91C_ADC_TRGSEL_TIOA3
 (() 0x3 << 1)

747 
	#AT91C_ADC_TRGSEL_TIOA4
 (() 0x4 << 1)

748 
	#AT91C_ADC_TRGSEL_TIOA5
 (() 0x5 << 1)

749 
	#AT91C_ADC_TRGSEL_EXT
 (() 0x6 << 1)

750 
	#AT91C_ADC_LOWRES
 (() 0x1 << 4)

751 
	#AT91C_ADC_LOWRES_10_BIT
 (() 0x0 << 4)

752 
	#AT91C_ADC_LOWRES_8_BIT
 (() 0x1 << 4)

753 
	#AT91C_ADC_SLEEP
 (() 0x1 << 5)

754 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (() 0x0 << 5)

755 
	#AT91C_ADC_SLEEP_MODE
 (() 0x1 << 5)

756 
	#AT91C_ADC_PRESCAL
 (() 0x3F << 8)

757 
	#AT91C_ADC_STARTUP
 (() 0x1F << 16)

758 
	#AT91C_ADC_SHTIM
 (() 0xF << 24)

760 
	#AT91C_ADC_CH0
 (() 0x1 << 0)

761 
	#AT91C_ADC_CH1
 (() 0x1 << 1)

762 
	#AT91C_ADC_CH2
 (() 0x1 << 2)

763 
	#AT91C_ADC_CH3
 (() 0x1 << 3)

764 
	#AT91C_ADC_CH4
 (() 0x1 << 4)

765 
	#AT91C_ADC_CH5
 (() 0x1 << 5)

766 
	#AT91C_ADC_CH6
 (() 0x1 << 6)

767 
	#AT91C_ADC_CH7
 (() 0x1 << 7)

771 
	#AT91C_ADC_EOC0
 (() 0x1 << 0)

772 
	#AT91C_ADC_EOC1
 (() 0x1 << 1)

773 
	#AT91C_ADC_EOC2
 (() 0x1 << 2)

774 
	#AT91C_ADC_EOC3
 (() 0x1 << 3)

775 
	#AT91C_ADC_EOC4
 (() 0x1 << 4)

776 
	#AT91C_ADC_EOC5
 (() 0x1 << 5)

777 
	#AT91C_ADC_EOC6
 (() 0x1 << 6)

778 
	#AT91C_ADC_EOC7
 (() 0x1 << 7)

779 
	#AT91C_ADC_OVRE0
 (() 0x1 << 8)

780 
	#AT91C_ADC_OVRE1
 (() 0x1 << 9)

781 
	#AT91C_ADC_OVRE2
 (() 0x1 << 10)

782 
	#AT91C_ADC_OVRE3
 (() 0x1 << 11)

783 
	#AT91C_ADC_OVRE4
 (() 0x1 << 12)

784 
	#AT91C_ADC_OVRE5
 (() 0x1 << 13)

785 
	#AT91C_ADC_OVRE6
 (() 0x1 << 14)

786 
	#AT91C_ADC_OVRE7
 (() 0x1 << 15)

787 
	#AT91C_ADC_DRDY
 (() 0x1 << 16)

788 
	#AT91C_ADC_GOVRE
 (() 0x1 << 17)

789 
	#AT91C_ADC_ENDRX
 (() 0x1 << 18)

790 
	#AT91C_ADC_RXBUFF
 (() 0x1 << 19)

792 
	#AT91C_ADC_LDATA
 (() 0x3FF << 0)

797 
	#AT91C_ADC_DATA
 (() 0x3FF << 0)

805 

	)

809 
	s_AT91S_SSC
 {

810 
AT91_REG
 
	mSSC_CR
;

811 
AT91_REG
 
	mSSC_CMR
;

812 
AT91_REG
 
	mRe£rved0
[2];

813 
AT91_REG
 
	mSSC_RCMR
;

814 
AT91_REG
 
	mSSC_RFMR
;

815 
AT91_REG
 
	mSSC_TCMR
;

816 
AT91_REG
 
	mSSC_TFMR
;

817 
AT91_REG
 
	mSSC_RHR
;

818 
AT91_REG
 
	mSSC_THR
;

819 
AT91_REG
 
	mRe£rved1
[2];

820 
AT91_REG
 
	mSSC_RSHR
;

821 
AT91_REG
 
	mSSC_TSHR
;

822 
AT91_REG
 
	mSSC_RC0R
;

823 
AT91_REG
 
	mSSC_RC1R
;

824 
AT91_REG
 
	mSSC_SR
;

825 
AT91_REG
 
	mSSC_IER
;

826 
AT91_REG
 
	mSSC_IDR
;

827 
AT91_REG
 
	mSSC_IMR
;

828 
AT91_REG
 
	mRe£rved2
[44];

829 
AT91_REG
 
	mSSC_RPR
;

830 
AT91_REG
 
	mSSC_RCR
;

831 
AT91_REG
 
	mSSC_TPR
;

832 
AT91_REG
 
	mSSC_TCR
;

833 
AT91_REG
 
	mSSC_RNPR
;

834 
AT91_REG
 
	mSSC_RNCR
;

835 
AT91_REG
 
	mSSC_TNPR
;

836 
AT91_REG
 
	mSSC_TNCR
;

837 
AT91_REG
 
	mSSC_PTCR
;

838 
AT91_REG
 
	mSSC_PTSR
;

839 } 
	tAT91S_SSC
, *
	tAT91PS_SSC
;

842 
	#AT91C_SSC_RXEN
 (() 0x1 << 0)

843 
	#AT91C_SSC_RXDIS
 (() 0x1 << 1)

844 
	#AT91C_SSC_TXEN
 (() 0x1 << 8)

845 
	#AT91C_SSC_TXDIS
 (() 0x1 << 9)

846 
	#AT91C_SSC_SWRST
 (() 0x1 << 15)

848 
	#AT91C_SSC_CKS
 (() 0x3 << 0)

849 
	#AT91C_SSC_CKS_DIV
 (() 0x0)

850 
	#AT91C_SSC_CKS_TK
 (() 0x1)

851 
	#AT91C_SSC_CKS_RK
 (() 0x2)

852 
	#AT91C_SSC_CKO
 (() 0x7 << 2)

853 
	#AT91C_SSC_CKO_NONE
 (() 0x0 << 2)

854 
	#AT91C_SSC_CKO_CONTINOUS
 (() 0x1 << 2)

855 
	#AT91C_SSC_CKO_DATA_TX
 (() 0x2 << 2)

856 
	#AT91C_SSC_CKI
 (() 0x1 << 5)

857 
	#AT91C_SSC_CKG
 (() 0x3 << 6)

858 
	#AT91C_SSC_CKG_NONE
 (() 0x0 << 6)

859 
	#AT91C_SSC_CKG_LOW
 (() 0x1 << 6)

860 
	#AT91C_SSC_CKG_HIGH
 (() 0x2 << 6)

861 
	#AT91C_SSC_START
 (() 0xF << 8)

862 
	#AT91C_SSC_START_CONTINOUS
 (() 0x0 << 8)

863 
	#AT91C_SSC_START_TX
 (() 0x1 << 8)

864 
	#AT91C_SSC_START_LOW_RF
 (() 0x2 << 8)

865 
	#AT91C_SSC_START_HIGH_RF
 (() 0x3 << 8)

866 
	#AT91C_SSC_START_FALL_RF
 (() 0x4 << 8)

867 
	#AT91C_SSC_START_RISE_RF
 (() 0x5 << 8)

868 
	#AT91C_SSC_START_LEVEL_RF
 (() 0x6 << 8)

869 
	#AT91C_SSC_START_EDGE_RF
 (() 0x7 << 8)

870 
	#AT91C_SSC_START_0
 (() 0x8 << 8)

871 
	#AT91C_SSC_STOP
 (() 0x1 << 12)

872 
	#AT91C_SSC_STTOUT
 (() 0x1 << 15)

873 
	#AT91C_SSC_STTDLY
 (() 0xFF << 16)

874 
	#AT91C_SSC_PERIOD
 (() 0xFF << 24)

876 
	#AT91C_SSC_DATLEN
 (() 0x1F << 0)

877 
	#AT91C_SSC_LOOP
 (() 0x1 << 5)

878 
	#AT91C_SSC_MSBF
 (() 0x1 << 7)

879 
	#AT91C_SSC_DATNB
 (() 0xF << 8)

880 
	#AT91C_SSC_FSLEN
 (() 0xF << 16)

881 
	#AT91C_SSC_FSOS
 (() 0x7 << 20)

882 
	#AT91C_SSC_FSOS_NONE
 (() 0x0 << 20)

883 
	#AT91C_SSC_FSOS_NEGATIVE
 (() 0x1 << 20)

884 
	#AT91C_SSC_FSOS_POSITIVE
 (() 0x2 << 20)

885 
	#AT91C_SSC_FSOS_LOW
 (() 0x3 << 20)

886 
	#AT91C_SSC_FSOS_HIGH
 (() 0x4 << 20)

887 
	#AT91C_SSC_FSOS_TOGGLE
 (() 0x5 << 20)

888 
	#AT91C_SSC_FSEDGE
 (() 0x1 << 24)

891 
	#AT91C_SSC_DATDEF
 (() 0x1 << 5)

892 
	#AT91C_SSC_FSDEN
 (() 0x1 << 23)

894 
	#AT91C_SSC_TXRDY
 (() 0x1 << 0)

895 
	#AT91C_SSC_TXEMPTY
 (() 0x1 << 1)

896 
	#AT91C_SSC_ENDTX
 (() 0x1 << 2)

897 
	#AT91C_SSC_TXBUFE
 (() 0x1 << 3)

898 
	#AT91C_SSC_RXRDY
 (() 0x1 << 4)

899 
	#AT91C_SSC_OVRUN
 (() 0x1 << 5)

900 
	#AT91C_SSC_ENDRX
 (() 0x1 << 6)

901 
	#AT91C_SSC_RXBUFF
 (() 0x1 << 7)

902 
	#AT91C_SSC_CP0
 (() 0x1 << 8)

903 
	#AT91C_SSC_CP1
 (() 0x1 << 9)

904 
	#AT91C_SSC_TXSYN
 (() 0x1 << 10)

905 
	#AT91C_SSC_RXSYN
 (() 0x1 << 11)

906 
	#AT91C_SSC_TXENA
 (() 0x1 << 16)

907 
	#AT91C_SSC_RXENA
 (() 0x1 << 17)

911 

	)

915 
	s_AT91S_USART
 {

916 
AT91_REG
 
	mUS_CR
;

917 
AT91_REG
 
	mUS_MR
;

918 
AT91_REG
 
	mUS_IER
;

919 
AT91_REG
 
	mUS_IDR
;

920 
AT91_REG
 
	mUS_IMR
;

921 
AT91_REG
 
	mUS_CSR
;

922 
AT91_REG
 
	mUS_RHR
;

923 
AT91_REG
 
	mUS_THR
;

924 
AT91_REG
 
	mUS_BRGR
;

925 
AT91_REG
 
	mUS_RTOR
;

926 
AT91_REG
 
	mUS_TTGR
;

927 
AT91_REG
 
	mRe£rved0
[5];

928 
AT91_REG
 
	mUS_FIDI
;

929 
AT91_REG
 
	mUS_NER
;

930 
AT91_REG
 
	mUS_XXR
;

931 
AT91_REG
 
	mUS_IF
;

932 
AT91_REG
 
	mRe£rved1
[44];

933 
AT91_REG
 
	mUS_RPR
;

934 
AT91_REG
 
	mUS_RCR
;

935 
AT91_REG
 
	mUS_TPR
;

936 
AT91_REG
 
	mUS_TCR
;

937 
AT91_REG
 
	mUS_RNPR
;

938 
AT91_REG
 
	mUS_RNCR
;

939 
AT91_REG
 
	mUS_TNPR
;

940 
AT91_REG
 
	mUS_TNCR
;

941 
AT91_REG
 
	mUS_PTCR
;

942 
AT91_REG
 
	mUS_PTSR
;

943 } 
	tAT91S_USART
, *
	tAT91PS_USART
;

946 
	#AT91C_US_RSTSTA
 (() 0x1 << 8)

947 
	#AT91C_US_STTBRK
 (() 0x1 << 9)

948 
	#AT91C_US_STPBRK
 (() 0x1 << 10)

949 
	#AT91C_US_STTTO
 (() 0x1 << 11)

950 
	#AT91C_US_SENDA
 (() 0x1 << 12)

951 
	#AT91C_US_RSTIT
 (() 0x1 << 13)

952 
	#AT91C_US_RSTNACK
 (() 0x1 << 14)

953 
	#AT91C_US_RETTO
 (() 0x1 << 15)

954 
	#AT91C_US_DTREN
 (() 0x1 << 16)

955 
	#AT91C_US_DTRDIS
 (() 0x1 << 17)

956 
	#AT91C_US_RTSEN
 (() 0x1 << 18)

957 
	#AT91C_US_RTSDIS
 (() 0x1 << 19)

959 
	#AT91C_US_USMODE
 (() 0xF << 0)

960 
	#AT91C_US_USMODE_NORMAL
 (() 0x0)

961 
	#AT91C_US_USMODE_RS485
 (() 0x1)

962 
	#AT91C_US_USMODE_HWHSH
 (() 0x2)

963 
	#AT91C_US_USMODE_MODEM
 (() 0x3)

964 
	#AT91C_US_USMODE_ISO7816_0
 (() 0x4)

965 
	#AT91C_US_USMODE_ISO7816_1
 (() 0x6)

966 
	#AT91C_US_USMODE_IRDA
 (() 0x8)

967 
	#AT91C_US_USMODE_SWHSH
 (() 0xC)

968 
	#AT91C_US_CLKS
 (() 0x3 << 4)

969 
	#AT91C_US_CLKS_CLOCK
 (() 0x0 << 4)

970 
	#AT91C_US_CLKS_FDIV1
 (() 0x1 << 4)

971 
	#AT91C_US_CLKS_SLOW
 (() 0x2 << 4)

972 
	#AT91C_US_CLKS_EXT
 (() 0x3 << 4)

973 
	#AT91C_US_CHRL
 (() 0x3 << 6)

974 
	#AT91C_US_CHRL_5_BITS
 (() 0x0 << 6)

975 
	#AT91C_US_CHRL_6_BITS
 (() 0x1 << 6)

976 
	#AT91C_US_CHRL_7_BITS
 (() 0x2 << 6)

977 
	#AT91C_US_CHRL_8_BITS
 (() 0x3 << 6)

978 
	#AT91C_US_SYNC
 (() 0x1 << 8)

979 
	#AT91C_US_NBSTOP
 (() 0x3 << 12)

980 
	#AT91C_US_NBSTOP_1_BIT
 (() 0x0 << 12)

981 
	#AT91C_US_NBSTOP_15_BIT
 (() 0x1 << 12)

982 
	#AT91C_US_NBSTOP_2_BIT
 (() 0x2 << 12)

983 
	#AT91C_US_MSBF
 (() 0x1 << 16)

984 
	#AT91C_US_MODE9
 (() 0x1 << 17)

985 
	#AT91C_US_CKLO
 (() 0x1 << 18)

986 
	#AT91C_US_OVER
 (() 0x1 << 19)

987 
	#AT91C_US_INACK
 (() 0x1 << 20)

988 
	#AT91C_US_DSNACK
 (() 0x1 << 21)

989 
	#AT91C_US_MAX_ITER
 (() 0x1 << 24)

990 
	#AT91C_US_FILTER
 (() 0x1 << 28)

992 
	#AT91C_US_RXBRK
 (() 0x1 << 2)

993 
	#AT91C_US_TIMEOUT
 (() 0x1 << 8)

994 
	#AT91C_US_ITERATION
 (() 0x1 << 10)

995 
	#AT91C_US_NACK
 (() 0x1 << 13)

996 
	#AT91C_US_RIIC
 (() 0x1 << 16)

997 
	#AT91C_US_DSRIC
 (() 0x1 << 17)

998 
	#AT91C_US_DCDIC
 (() 0x1 << 18)

999 
	#AT91C_US_CTSIC
 (() 0x1 << 19)

1003 
	#AT91C_US_RI
 (() 0x1 << 20)

1004 
	#AT91C_US_DSR
 (() 0x1 << 21)

1005 
	#AT91C_US_DCD
 (() 0x1 << 22)

1006 
	#AT91C_US_CTS
 (() 0x1 << 23)

1007 

	)

1011 
	s_AT91S_TWI
 {

1012 
AT91_REG
 
	mTWI_CR
;

1013 
AT91_REG
 
	mTWI_MMR
;

1014 
AT91_REG
 
	mTWI_SMR
;

1015 
AT91_REG
 
	mTWI_IADR
;

1016 
AT91_REG
 
	mTWI_CWGR
;

1017 
AT91_REG
 
	mRe£rved0
[3];

1018 
AT91_REG
 
	mTWI_SR
;

1019 
AT91_REG
 
	mTWI_IER
;

1020 
AT91_REG
 
	mTWI_IDR
;

1021 
AT91_REG
 
	mTWI_IMR
;

1022 
AT91_REG
 
	mTWI_RHR
;

1023 
AT91_REG
 
	mTWI_THR
;

1024 } 
	tAT91S_TWI
, *
	tAT91PS_TWI
;

1027 
	#AT91C_TWI_START
 (() 0x1 << 0)

1028 
	#AT91C_TWI_STOP
 (() 0x1 << 1)

1029 
	#AT91C_TWI_MSEN
 (() 0x1 << 2)

1030 
	#AT91C_TWI_MSDIS
 (() 0x1 << 3)

1031 
	#AT91C_TWI_SVEN
 (() 0x1 << 4)

1032 
	#AT91C_TWI_SVDIS
 (() 0x1 << 5)

1033 
	#AT91C_TWI_SWRST
 (() 0x1 << 7)

1035 
	#AT91C_TWI_IADRSZ
 (() 0x3 << 8)

1036 
	#AT91C_TWI_IADRSZ_NO
 (() 0x0 << 8)

1037 
	#AT91C_TWI_IADRSZ_1_BYTE
 (() 0x1 << 8)

1038 
	#AT91C_TWI_IADRSZ_2_BYTE
 (() 0x2 << 8)

1039 
	#AT91C_TWI_IADRSZ_3_BYTE
 (() 0x3 << 8)

1040 
	#AT91C_TWI_MREAD
 (() 0x1 << 12)

1041 
	#AT91C_TWI_DADR
 (() 0x7F << 16)

1043 
	#AT91C_TWI_SADR
 (() 0x7F << 16)

1045 
	#AT91C_TWI_CLDIV
 (() 0xFF << 0)

1046 
	#AT91C_TWI_CHDIV
 (() 0xFF << 8)

1047 
	#AT91C_TWI_CKDIV
 (() 0x7 << 16)

1049 
	#AT91C_TWI_TXCOMP
 (() 0x1 << 0)

1050 
	#AT91C_TWI_RXRDY
 (() 0x1 << 1)

1051 
	#AT91C_TWI_TXRDY
 (() 0x1 << 2)

1052 
	#AT91C_TWI_SVREAD
 (() 0x1 << 3)

1053 
	#AT91C_TWI_SVACC
 (() 0x1 << 4)

1054 
	#AT91C_TWI_GCACC
 (() 0x1 << 5)

1055 
	#AT91C_TWI_OVRE
 (() 0x1 << 6)

1056 
	#AT91C_TWI_UNRE
 (() 0x1 << 7)

1057 
	#AT91C_TWI_NACK
 (() 0x1 << 8)

1058 
	#AT91C_TWI_ARBLST
 (() 0x1 << 9)

1062 

	)

1066 
	s_AT91S_TC
 {

1067 
AT91_REG
 
	mTC_CCR
;

1068 
AT91_REG
 
	mTC_CMR
;

1069 
AT91_REG
 
	mRe£rved0
[2];

1070 
AT91_REG
 
	mTC_CV
;

1071 
AT91_REG
 
	mTC_RA
;

1072 
AT91_REG
 
	mTC_RB
;

1073 
AT91_REG
 
	mTC_RC
;

1074 
AT91_REG
 
	mTC_SR
;

1075 
AT91_REG
 
	mTC_IER
;

1076 
AT91_REG
 
	mTC_IDR
;

1077 
AT91_REG
 
	mTC_IMR
;

1078 } 
	tAT91S_TC
, *
	tAT91PS_TC
;

1081 
	#AT91C_TC_CLKEN
 (() 0x1 << 0)

1082 
	#AT91C_TC_CLKDIS
 (() 0x1 << 1)

1083 
	#AT91C_TC_SWTRG
 (() 0x1 << 2)

1085 
	#AT91C_TC_CLKS
 (() 0x7 << 0)

1086 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (() 0x0)

1087 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (() 0x1)

1088 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (() 0x2)

1089 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (() 0x3)

1090 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (() 0x4)

1091 
	#AT91C_TC_CLKS_XC0
 (() 0x5)

1092 
	#AT91C_TC_CLKS_XC1
 (() 0x6)

1093 
	#AT91C_TC_CLKS_XC2
 (() 0x7)

1094 
	#AT91C_TC_CLKI
 (() 0x1 << 3)

1095 
	#AT91C_TC_BURST
 (() 0x3 << 4)

1096 
	#AT91C_TC_BURST_NONE
 (() 0x0 << 4)

1097 
	#AT91C_TC_BURST_XC0
 (() 0x1 << 4)

1098 
	#AT91C_TC_BURST_XC1
 (() 0x2 << 4)

1099 
	#AT91C_TC_BURST_XC2
 (() 0x3 << 4)

1100 
	#AT91C_TC_CPCSTOP
 (() 0x1 << 6)

1101 
	#AT91C_TC_LDBSTOP
 (() 0x1 << 6)

1102 
	#AT91C_TC_LDBDIS
 (() 0x1 << 7)

1103 
	#AT91C_TC_CPCDIS
 (() 0x1 << 7)

1104 
	#AT91C_TC_ETRGEDG
 (() 0x3 << 8)

1105 
	#AT91C_TC_ETRGEDG_NONE
 (() 0x0 << 8)

1106 
	#AT91C_TC_ETRGEDG_RISING
 (() 0x1 << 8)

1107 
	#AT91C_TC_ETRGEDG_FALLING
 (() 0x2 << 8)

1108 
	#AT91C_TC_ETRGEDG_BOTH
 (() 0x3 << 8)

1109 
	#AT91C_TC_EEVTEDG
 (() 0x3 << 8)

1110 
	#AT91C_TC_EEVTEDG_NONE
 (() 0x0 << 8)

1111 
	#AT91C_TC_EEVTEDG_RISING
 (() 0x1 << 8)

1112 
	#AT91C_TC_EEVTEDG_FALLING
 (() 0x2 << 8)

1113 
	#AT91C_TC_EEVTEDG_BOTH
 (() 0x3 << 8)

1114 
	#AT91C_TC_ABETRG
 (() 0x1 << 10)

1115 
	#AT91C_TC_EEVT
 (() 0x3 << 10)

1116 
	#AT91C_TC_EEVT_NONE
 (() 0x0 << 10)

1117 
	#AT91C_TC_EEVT_RISING
 (() 0x1 << 10)

1118 
	#AT91C_TC_EEVT_FALLING
 (() 0x2 << 10)

1119 
	#AT91C_TC_EEVT_BOTH
 (() 0x3 << 10)

1120 
	#AT91C_TC_ENETRG
 (() 0x1 << 12)

1121 
	#AT91C_TC_WAVESEL
 (() 0x3 << 13)

1122 
	#AT91C_TC_WAVESEL_UP
 (() 0x0 << 13)

1123 
	#AT91C_TC_WAVESEL_UPDOWN
 (() 0x1 << 13)

1124 
	#AT91C_TC_WAVESEL_UP_AUTO
 (() 0x2 << 13)

1125 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (() 0x3 << 13)

1126 
	#AT91C_TC_CPCTRG
 (() 0x1 << 14)

1127 
	#AT91C_TC_WAVE
 (() 0x1 << 15)

1128 
	#AT91C_TC_LDRA
 (() 0x3 << 16)

1129 
	#AT91C_TC_LDRA_NONE
 (() 0x0 << 16)

1130 
	#AT91C_TC_LDRA_RISING
 (() 0x1 << 16)

1131 
	#AT91C_TC_LDRA_FALLING
 (() 0x2 << 16)

1132 
	#AT91C_TC_LDRA_BOTH
 (() 0x3 << 16)

1133 
	#AT91C_TC_ACPA
 (() 0x3 << 16)

1134 
	#AT91C_TC_ACPA_NONE
 (() 0x0 << 16)

1135 
	#AT91C_TC_ACPA_SET
 (() 0x1 << 16)

1136 
	#AT91C_TC_ACPA_CLEAR
 (() 0x2 << 16)

1137 
	#AT91C_TC_ACPA_TOGGLE
 (() 0x3 << 16)

1138 
	#AT91C_TC_LDRB
 (() 0x3 << 18)

1139 
	#AT91C_TC_LDRB_NONE
 (() 0x0 << 18)

1140 
	#AT91C_TC_LDRB_RISING
 (() 0x1 << 18)

1141 
	#AT91C_TC_LDRB_FALLING
 (() 0x2 << 18)

1142 
	#AT91C_TC_LDRB_BOTH
 (() 0x3 << 18)

1143 
	#AT91C_TC_ACPC
 (() 0x3 << 18)

1144 
	#AT91C_TC_ACPC_NONE
 (() 0x0 << 18)

1145 
	#AT91C_TC_ACPC_SET
 (() 0x1 << 18)

1146 
	#AT91C_TC_ACPC_CLEAR
 (() 0x2 << 18)

1147 
	#AT91C_TC_ACPC_TOGGLE
 (() 0x3 << 18)

1148 
	#AT91C_TC_AEEVT
 (() 0x3 << 20)

1149 
	#AT91C_TC_AEEVT_NONE
 (() 0x0 << 20)

1150 
	#AT91C_TC_AEEVT_SET
 (() 0x1 << 20)

1151 
	#AT91C_TC_AEEVT_CLEAR
 (() 0x2 << 20)

1152 
	#AT91C_TC_AEEVT_TOGGLE
 (() 0x3 << 20)

1153 
	#AT91C_TC_ASWTRG
 (() 0x3 << 22)

1154 
	#AT91C_TC_ASWTRG_NONE
 (() 0x0 << 22)

1155 
	#AT91C_TC_ASWTRG_SET
 (() 0x1 << 22)

1156 
	#AT91C_TC_ASWTRG_CLEAR
 (() 0x2 << 22)

1157 
	#AT91C_TC_ASWTRG_TOGGLE
 (() 0x3 << 22)

1158 
	#AT91C_TC_BCPB
 (() 0x3 << 24)

1159 
	#AT91C_TC_BCPB_NONE
 (() 0x0 << 24)

1160 
	#AT91C_TC_BCPB_SET
 (() 0x1 << 24)

1161 
	#AT91C_TC_BCPB_CLEAR
 (() 0x2 << 24)

1162 
	#AT91C_TC_BCPB_TOGGLE
 (() 0x3 << 24)

1163 
	#AT91C_TC_BCPC
 (() 0x3 << 26)

1164 
	#AT91C_TC_BCPC_NONE
 (() 0x0 << 26)

1165 
	#AT91C_TC_BCPC_SET
 (() 0x1 << 26)

1166 
	#AT91C_TC_BCPC_CLEAR
 (() 0x2 << 26)

1167 
	#AT91C_TC_BCPC_TOGGLE
 (() 0x3 << 26)

1168 
	#AT91C_TC_BEEVT
 (() 0x3 << 28)

1169 
	#AT91C_TC_BEEVT_NONE
 (() 0x0 << 28)

1170 
	#AT91C_TC_BEEVT_SET
 (() 0x1 << 28)

1171 
	#AT91C_TC_BEEVT_CLEAR
 (() 0x2 << 28)

1172 
	#AT91C_TC_BEEVT_TOGGLE
 (() 0x3 << 28)

1173 
	#AT91C_TC_BSWTRG
 (() 0x3 << 30)

1174 
	#AT91C_TC_BSWTRG_NONE
 (() 0x0 << 30)

1175 
	#AT91C_TC_BSWTRG_SET
 (() 0x1 << 30)

1176 
	#AT91C_TC_BSWTRG_CLEAR
 (() 0x2 << 30)

1177 
	#AT91C_TC_BSWTRG_TOGGLE
 (() 0x3 << 30)

1179 
	#AT91C_TC_COVFS
 (() 0x1 << 0)

1180 
	#AT91C_TC_LOVRS
 (() 0x1 << 1)

1181 
	#AT91C_TC_CPAS
 (() 0x1 << 2)

1182 
	#AT91C_TC_CPBS
 (() 0x1 << 3)

1183 
	#AT91C_TC_CPCS
 (() 0x1 << 4)

1184 
	#AT91C_TC_LDRAS
 (() 0x1 << 5)

1185 
	#AT91C_TC_LDRBS
 (() 0x1 << 6)

1186 
	#AT91C_TC_ETRCS
 (() 0x1 << 7)

1187 
	#AT91C_TC_ETRGS
 (() 0x1 << 16)

1188 
	#AT91C_TC_MTIOA
 (() 0x1 << 17)

1189 
	#AT91C_TC_MTIOB
 (() 0x1 << 18)

1193 

	)

1197 
	s_AT91S_TCB
 {

1198 
AT91S_TC
 
	mTCB_TC0
;

1199 
AT91_REG
 
	mRe£rved0
[4];

1200 
AT91S_TC
 
	mTCB_TC1
;

1201 
AT91_REG
 
	mRe£rved1
[4];

1202 
AT91S_TC
 
	mTCB_TC2
;

1203 
AT91_REG
 
	mRe£rved2
[4];

1204 
AT91_REG
 
	mTCB_BCR
;

1205 
AT91_REG
 
	mTCB_BMR
;

1206 } 
	tAT91S_TCB
, *
	tAT91PS_TCB
;

1209 
	#AT91C_TCB_SYNC
 (() 0x1 << 0)

1211 
	#AT91C_TCB_TC0XC0S
 (() 0x1 << 0)

1212 
	#AT91C_TCB_TC0XC0S_TCLK0
 (() 0x0)

1213 
	#AT91C_TCB_TC0XC0S_NONE
 (() 0x1)

1214 
	#AT91C_TCB_TC0XC0S_TIOA1
 (() 0x2)

1215 
	#AT91C_TCB_TC0XC0S_TIOA2
 (() 0x3)

1216 
	#AT91C_TCB_TC1XC1S
 (() 0x1 << 2)

1217 
	#AT91C_TCB_TC1XC1S_TCLK1
 (() 0x0 << 2)

1218 
	#AT91C_TCB_TC1XC1S_NONE
 (() 0x1 << 2)

1219 
	#AT91C_TCB_TC1XC1S_TIOA0
 (() 0x2 << 2)

1220 
	#AT91C_TCB_TC1XC1S_TIOA2
 (() 0x3 << 2)

1221 
	#AT91C_TCB_TC2XC2S
 (() 0x1 << 4)

1222 
	#AT91C_TCB_TC2XC2S_TCLK2
 (() 0x0 << 4)

1223 
	#AT91C_TCB_TC2XC2S_NONE
 (() 0x1 << 4)

1224 
	#AT91C_TCB_TC2XC2S_TIOA0
 (() 0x2 << 4)

1225 
	#AT91C_TCB_TC2XC2S_TIOA2
 (() 0x3 << 4)

1226 

	)

1230 
	s_AT91S_PWMC_CH
 {

1231 
AT91_REG
 
	mPWMC_CMR
;

1232 
AT91_REG
 
	mPWMC_CDTYR
;

1233 
AT91_REG
 
	mPWMC_CPRDR
;

1234 
AT91_REG
 
	mPWMC_CCNTR
;

1235 
AT91_REG
 
	mPWMC_CUPDR
;

1236 
AT91_REG
 
	mPWMC_Re£rved
[3];

1237 } 
	tAT91S_PWMC_CH
, *
	tAT91PS_PWMC_CH
;

1240 
	#AT91C_PWMC_CPRE
 (() 0xF << 0)

1241 
	#AT91C_PWMC_CPRE_MCK
 (() 0x0)

1242 
	#AT91C_PWMC_CPRE_MCKA
 (() 0xB)

1243 
	#AT91C_PWMC_CPRE_MCKB
 (() 0xC)

1244 
	#AT91C_PWMC_CALG
 (() 0x1 << 8)

1245 
	#AT91C_PWMC_CPOL
 (() 0x1 << 9)

1246 
	#AT91C_PWMC_CPD
 (() 0x1 << 10)

1248 
	#AT91C_PWMC_CDTY
 (() 0x0 << 0)

1250 
	#AT91C_PWMC_CPRD
 (() 0x0 << 0)

1252 
	#AT91C_PWMC_CCNT
 (() 0x0 << 0)

1254 
	#AT91C_PWMC_CUPD
 (() 0x0 << 0)

1255 

	)

1259 
	s_AT91S_PWMC
 {

1260 
AT91_REG
 
	mPWMC_MR
;

1261 
AT91_REG
 
	mPWMC_ENA
;

1262 
AT91_REG
 
	mPWMC_DIS
;

1263 
AT91_REG
 
	mPWMC_SR
;

1264 
AT91_REG
 
	mPWMC_IER
;

1265 
AT91_REG
 
	mPWMC_IDR
;

1266 
AT91_REG
 
	mPWMC_IMR
;

1267 
AT91_REG
 
	mPWMC_ISR
;

1268 
AT91_REG
 
	mRe£rved0
[55];

1269 
AT91_REG
 
	mPWMC_VR
;

1270 
AT91_REG
 
	mRe£rved1
[64];

1271 
AT91S_PWMC_CH
 
	mPWMC_CH
[32];

1272 } 
	tAT91S_PWMC
, *
	tAT91PS_PWMC
;

1275 
	#AT91C_PWMC_DIVA
 (() 0xFF << 0)

1276 
	#AT91C_PWMC_PREA
 (() 0xF << 8)

1277 
	#AT91C_PWMC_PREA_MCK
 (() 0x0 << 8)

1278 
	#AT91C_PWMC_DIVB
 (() 0xFF << 16)

1279 
	#AT91C_PWMC_PREB
 (() 0xF << 24)

1280 
	#AT91C_PWMC_PREB_MCK
 (() 0x0 << 24)

1282 
	#AT91C_PWMC_CHID0
 (() 0x1 << 0)

1283 
	#AT91C_PWMC_CHID1
 (() 0x1 << 1)

1284 
	#AT91C_PWMC_CHID2
 (() 0x1 << 2)

1285 
	#AT91C_PWMC_CHID3
 (() 0x1 << 3)

1286 
	#AT91C_PWMC_CHID4
 (() 0x1 << 4)

1287 
	#AT91C_PWMC_CHID5
 (() 0x1 << 5)

1288 
	#AT91C_PWMC_CHID6
 (() 0x1 << 6)

1289 
	#AT91C_PWMC_CHID7
 (() 0x1 << 7)

1296 

	)

1300 
	s_AT91S_UDP
 {

1301 
AT91_REG
 
	mUDP_NUM
;

1302 
AT91_REG
 
	mUDP_GLBSTATE
;

1303 
AT91_REG
 
	mUDP_FADDR
;

1304 
AT91_REG
 
	mRe£rved0
[1];

1305 
AT91_REG
 
	mUDP_IER
;

1306 
AT91_REG
 
	mUDP_IDR
;

1307 
AT91_REG
 
	mUDP_IMR
;

1308 
AT91_REG
 
	mUDP_ISR
;

1309 
AT91_REG
 
	mUDP_ICR
;

1310 
AT91_REG
 
	mRe£rved1
[1];

1311 
AT91_REG
 
	mUDP_RSTEP
;

1312 
AT91_REG
 
	mRe£rved2
[1];

1313 
AT91_REG
 
	mUDP_CSR
[8];

1314 
AT91_REG
 
	mUDP_FDR
[8];

1315 } 
	tAT91S_UDP
, *
	tAT91PS_UDP
;

1318 
	#AT91C_UDP_FRM_NUM
 (() 0x7FF << 0)

1319 
	#AT91C_UDP_FRM_ERR
 (() 0x1 << 16)

1320 
	#AT91C_UDP_FRM_OK
 (() 0x1 << 17)

1322 
	#AT91C_UDP_FADDEN
 (() 0x1 << 0)

1323 
	#AT91C_UDP_CONFG
 (() 0x1 << 1)

1324 
	#AT91C_UDP_RMWUPE
 (() 0x1 << 2)

1325 
	#AT91C_UDP_RSMINPR
 (() 0x1 << 3)

1327 
	#AT91C_UDP_FADD
 (() 0xFF << 0)

1328 
	#AT91C_UDP_FEN
 (() 0x1 << 8)

1330 
	#AT91C_UDP_EPINT0
 (() 0x1 << 0)

1331 
	#AT91C_UDP_EPINT1
 (() 0x1 << 1)

1332 
	#AT91C_UDP_EPINT2
 (() 0x1 << 2)

1333 
	#AT91C_UDP_EPINT3
 (() 0x1 << 3)

1334 
	#AT91C_UDP_EPINT4
 (() 0x1 << 4)

1335 
	#AT91C_UDP_EPINT5
 (() 0x1 << 5)

1336 
	#AT91C_UDP_EPINT6
 (() 0x1 << 6)

1337 
	#AT91C_UDP_EPINT7
 (() 0x1 << 7)

1338 
	#AT91C_UDP_RXSUSP
 (() 0x1 << 8)

1339 
	#AT91C_UDP_RXRSM
 (() 0x1 << 9)

1340 
	#AT91C_UDP_EXTRSM
 (() 0x1 << 10)

1341 
	#AT91C_UDP_SOFINT
 (() 0x1 << 11)

1342 
	#AT91C_UDP_WAKEUP
 (() 0x1 << 13)

1346 
	#AT91C_UDP_ENDBUSRES
 (() 0x1 << 12)

1349 
	#AT91C_UDP_EP0
 (() 0x1 << 0)

1350 
	#AT91C_UDP_EP1
 (() 0x1 << 1)

1351 
	#AT91C_UDP_EP2
 (() 0x1 << 2)

1352 
	#AT91C_UDP_EP3
 (() 0x1 << 3)

1353 
	#AT91C_UDP_EP4
 (() 0x1 << 4)

1354 
	#AT91C_UDP_EP5
 (() 0x1 << 5)

1355 
	#AT91C_UDP_EP6
 (() 0x1 << 6)

1356 
	#AT91C_UDP_EP7
 (() 0x1 << 7)

1358 
	#AT91C_UDP_TXCOMP
 (() 0x1 << 0)

1359 
	#AT91C_UDP_RX_DATA_BK0
 (() 0x1 << 1)

1360 
	#AT91C_UDP_RXSETUP
 (() 0x1 << 2)

1361 
	#AT91C_UDP_ISOERROR
 (() 0x1 << 3)

1362 
	#AT91C_UDP_TXPKTRDY
 (() 0x1 << 4)

1363 
	#AT91C_UDP_FORCESTALL
 (() 0x1 << 5)

1364 
	#AT91C_UDP_RX_DATA_BK1
 (() 0x1 << 6)

1365 
	#AT91C_UDP_DIR
 (() 0x1 << 7)

1366 
	#AT91C_UDP_EPTYPE
 (() 0x7 << 8)

1367 
	#AT91C_UDP_EPTYPE_CTRL
 (() 0x0 << 8)

1368 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (() 0x1 << 8)

1369 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (() 0x2 << 8)

1370 
	#AT91C_UDP_EPTYPE_INT_OUT
 (() 0x3 << 8)

1371 
	#AT91C_UDP_EPTYPE_ISO_IN
 (() 0x5 << 8)

1372 
	#AT91C_UDP_EPTYPE_BULK_IN
 (() 0x6 << 8)

1373 
	#AT91C_UDP_EPTYPE_INT_IN
 (() 0x7 << 8)

1374 
	#AT91C_UDP_DTGLE
 (() 0x1 << 11)

1375 
	#AT91C_UDP_EPEDS
 (() 0x1 << 15)

1376 
	#AT91C_UDP_RXBYTECNT
 (() 0x7FF << 16)

1377 

	)

1382 
	#AT91C_SYSC_SYSC_VRPM
 ((
AT91_REG
 *) 0xFFFFFD60)

1384 
	#AT91C_AIC_ICCR
 ((
AT91_REG
 *) 0xFFFFF128)

1385 
	#AT91C_AIC_IECR
 ((
AT91_REG
 *) 0xFFFFF120)

1386 
	#AT91C_AIC_SMR
 ((
AT91_REG
 *) 0xFFFFF000)

1387 
	#AT91C_AIC_ISCR
 ((
AT91_REG
 *) 0xFFFFF12C)

1388 
	#AT91C_AIC_EOICR
 ((
AT91_REG
 *) 0xFFFFF130)

1389 
	#AT91C_AIC_DCR
 ((
AT91_REG
 *) 0xFFFFF138)

1390 
	#AT91C_AIC_FFER
 ((
AT91_REG
 *) 0xFFFFF140)

1391 
	#AT91C_AIC_SVR
 ((
AT91_REG
 *) 0xFFFFF080)

1392 
	#AT91C_AIC_SPU
 ((
AT91_REG
 *) 0xFFFFF134)

1393 
	#AT91C_AIC_FFDR
 ((
AT91_REG
 *) 0xFFFFF144)

1394 
	#AT91C_AIC_FVR
 ((
AT91_REG
 *) 0xFFFFF104)

1395 
	#AT91C_AIC_FFSR
 ((
AT91_REG
 *) 0xFFFFF148)

1396 
	#AT91C_AIC_IMR
 ((
AT91_REG
 *) 0xFFFFF110)

1397 
	#AT91C_AIC_ISR
 ((
AT91_REG
 *) 0xFFFFF108)

1398 
	#AT91C_AIC_IVR
 ((
AT91_REG
 *) 0xFFFFF100)

1399 
	#AT91C_AIC_IDCR
 ((
AT91_REG
 *) 0xFFFFF124)

1400 
	#AT91C_AIC_CISR
 ((
AT91_REG
 *) 0xFFFFF114)

1401 
	#AT91C_AIC_IPR
 ((
AT91_REG
 *) 0xFFFFF10C)

1403 
	#AT91C_DBGU_C2R
 ((
AT91_REG
 *) 0xFFFFF244)

1404 
	#AT91C_DBGU_THR
 ((
AT91_REG
 *) 0xFFFFF21C)

1405 
	#AT91C_DBGU_CSR
 ((
AT91_REG
 *) 0xFFFFF214)

1406 
	#AT91C_DBGU_IDR
 ((
AT91_REG
 *) 0xFFFFF20C)

1407 
	#AT91C_DBGU_MR
 ((
AT91_REG
 *) 0xFFFFF204)

1408 
	#AT91C_DBGU_FNTR
 ((
AT91_REG
 *) 0xFFFFF248)

1409 
	#AT91C_DBGU_C1R
 ((
AT91_REG
 *) 0xFFFFF240)

1410 
	#AT91C_DBGU_BRGR
 ((
AT91_REG
 *) 0xFFFFF220)

1411 
	#AT91C_DBGU_RHR
 ((
AT91_REG
 *) 0xFFFFF218)

1412 
	#AT91C_DBGU_IMR
 ((
AT91_REG
 *) 0xFFFFF210)

1413 
	#AT91C_DBGU_IER
 ((
AT91_REG
 *) 0xFFFFF208)

1414 
	#AT91C_DBGU_CR
 ((
AT91_REG
 *) 0xFFFFF200)

1416 
	#AT91C_DBGU_TNCR
 ((
AT91_REG
 *) 0xFFFFF31C)

1417 
	#AT91C_DBGU_RNCR
 ((
AT91_REG
 *) 0xFFFFF314)

1418 
	#AT91C_DBGU_PTCR
 ((
AT91_REG
 *) 0xFFFFF320)

1419 
	#AT91C_DBGU_PTSR
 ((
AT91_REG
 *) 0xFFFFF324)

1420 
	#AT91C_DBGU_RCR
 ((
AT91_REG
 *) 0xFFFFF304)

1421 
	#AT91C_DBGU_TCR
 ((
AT91_REG
 *) 0xFFFFF30C)

1422 
	#AT91C_DBGU_RPR
 ((
AT91_REG
 *) 0xFFFFF300)

1423 
	#AT91C_DBGU_TPR
 ((
AT91_REG
 *) 0xFFFFF308)

1424 
	#AT91C_DBGU_RNPR
 ((
AT91_REG
 *) 0xFFFFF310)

1425 
	#AT91C_DBGU_TNPR
 ((
AT91_REG
 *) 0xFFFFF318)

1427 
	#AT91C_PIOA_IMR
 ((
AT91_REG
 *) 0xFFFFF448)

1428 
	#AT91C_PIOA_IER
 ((
AT91_REG
 *) 0xFFFFF440)

1429 
	#AT91C_PIOA_OWDR
 ((
AT91_REG
 *) 0xFFFFF4A4)

1430 
	#AT91C_PIOA_ISR
 ((
AT91_REG
 *) 0xFFFFF44C)

1431 
	#AT91C_PIOA_PPUDR
 ((
AT91_REG
 *) 0xFFFFF460)

1432 
	#AT91C_PIOA_MDSR
 ((
AT91_REG
 *) 0xFFFFF458)

1433 
	#AT91C_PIOA_MDER
 ((
AT91_REG
 *) 0xFFFFF450)

1434 
	#AT91C_PIOA_PER
 ((
AT91_REG
 *) 0xFFFFF400)

1435 
	#AT91C_PIOA_PSR
 ((
AT91_REG
 *) 0xFFFFF408)

1436 
	#AT91C_PIOA_OER
 ((
AT91_REG
 *) 0xFFFFF410)

1437 
	#AT91C_PIOA_BSR
 ((
AT91_REG
 *) 0xFFFFF474)

1438 
	#AT91C_PIOA_PPUER
 ((
AT91_REG
 *) 0xFFFFF464)

1439 
	#AT91C_PIOA_MDDR
 ((
AT91_REG
 *) 0xFFFFF454)

1440 
	#AT91C_PIOA_PDR
 ((
AT91_REG
 *) 0xFFFFF404)

1441 
	#AT91C_PIOA_ODR
 ((
AT91_REG
 *) 0xFFFFF414)

1442 
	#AT91C_PIOA_IFDR
 ((
AT91_REG
 *) 0xFFFFF424)

1443 
	#AT91C_PIOA_ABSR
 ((
AT91_REG
 *) 0xFFFFF478)

1444 
	#AT91C_PIOA_ASR
 ((
AT91_REG
 *) 0xFFFFF470)

1445 
	#AT91C_PIOA_PPUSR
 ((
AT91_REG
 *) 0xFFFFF468)

1446 
	#AT91C_PIOA_ODSR
 ((
AT91_REG
 *) 0xFFFFF438)

1447 
	#AT91C_PIOA_SODR
 ((
AT91_REG
 *) 0xFFFFF430)

1448 
	#AT91C_PIOA_IFSR
 ((
AT91_REG
 *) 0xFFFFF428)

1449 
	#AT91C_PIOA_IFER
 ((
AT91_REG
 *) 0xFFFFF420)

1450 
	#AT91C_PIOA_OSR
 ((
AT91_REG
 *) 0xFFFFF418)

1451 
	#AT91C_PIOA_IDR
 ((
AT91_REG
 *) 0xFFFFF444)

1452 
	#AT91C_PIOA_PDSR
 ((
AT91_REG
 *) 0xFFFFF43C)

1453 
	#AT91C_PIOA_CODR
 ((
AT91_REG
 *) 0xFFFFF434)

1454 
	#AT91C_PIOA_OWSR
 ((
AT91_REG
 *) 0xFFFFF4A8)

1455 
	#AT91C_PIOA_OWER
 ((
AT91_REG
 *) 0xFFFFF4A0)

1457 
	#AT91C_CKGR_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1458 
	#AT91C_CKGR_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1459 
	#AT91C_CKGR_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1461 
	#AT91C_PMC_SCSR
 ((
AT91_REG
 *) 0xFFFFFC08)

1462 
	#AT91C_PMC_SCER
 ((
AT91_REG
 *) 0xFFFFFC00)

1463 
	#AT91C_PMC_IMR
 ((
AT91_REG
 *) 0xFFFFFC6C)

1464 
	#AT91C_PMC_IDR
 ((
AT91_REG
 *) 0xFFFFFC64)

1465 
	#AT91C_PMC_PCDR
 ((
AT91_REG
 *) 0xFFFFFC14)

1466 
	#AT91C_PMC_SCDR
 ((
AT91_REG
 *) 0xFFFFFC04)

1467 
	#AT91C_PMC_SR
 ((
AT91_REG
 *) 0xFFFFFC68)

1468 
	#AT91C_PMC_IER
 ((
AT91_REG
 *) 0xFFFFFC60)

1469 
	#AT91C_PMC_MCKR
 ((
AT91_REG
 *) 0xFFFFFC30)

1470 
	#AT91C_PMC_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1471 
	#AT91C_PMC_PCER
 ((
AT91_REG
 *) 0xFFFFFC10)

1472 
	#AT91C_PMC_PCSR
 ((
AT91_REG
 *) 0xFFFFFC18)

1473 
	#AT91C_PMC_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1474 
	#AT91C_PMC_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1475 
	#AT91C_PMC_PCKR
 ((
AT91_REG
 *) 0xFFFFFC40)

1477 
	#AT91C_RSTC_RSR
 ((
AT91_REG
 *) 0xFFFFFD04)

1478 
	#AT91C_RSTC_RMR
 ((
AT91_REG
 *) 0xFFFFFD08)

1479 
	#AT91C_RSTC_RCR
 ((
AT91_REG
 *) 0xFFFFFD00)

1481 
	#AT91C_RTTC_RTSR
 ((
AT91_REG
 *) 0xFFFFFD2C)

1482 
	#AT91C_RTTC_RTAR
 ((
AT91_REG
 *) 0xFFFFFD24)

1483 
	#AT91C_RTTC_RTVR
 ((
AT91_REG
 *) 0xFFFFFD28)

1484 
	#AT91C_RTTC_RTMR
 ((
AT91_REG
 *) 0xFFFFFD20)

1486 
	#AT91C_PITC_PIIR
 ((
AT91_REG
 *) 0xFFFFFD3C)

1487 
	#AT91C_PITC_PISR
 ((
AT91_REG
 *) 0xFFFFFD34)

1488 
	#AT91C_PITC_PIVR
 ((
AT91_REG
 *) 0xFFFFFD38)

1489 
	#AT91C_PITC_PIMR
 ((
AT91_REG
 *) 0xFFFFFD30)

1491 
	#AT91C_WDTC_WDMR
 ((
AT91_REG
 *) 0xFFFFFD44)

1492 
	#AT91C_WDTC_WDSR
 ((
AT91_REG
 *) 0xFFFFFD48)

1493 
	#AT91C_WDTC_WDCR
 ((
AT91_REG
 *) 0xFFFFFD40)

1495 
	#AT91C_MC_FCR
 ((
AT91_REG
 *) 0xFFFFFF64)

1496 
	#AT91C_MC_ASR
 ((
AT91_REG
 *) 0xFFFFFF04)

1497 
	#AT91C_MC_FSR
 ((
AT91_REG
 *) 0xFFFFFF68)

1498 
	#AT91C_MC_FMR
 ((
AT91_REG
 *) 0xFFFFFF60)

1499 
	#AT91C_MC_AASR
 ((
AT91_REG
 *) 0xFFFFFF08)

1500 
	#AT91C_MC_RCR
 ((
AT91_REG
 *) 0xFFFFFF00)

1502 
	#AT91C_SPI_PTCR
 ((
AT91_REG
 *) 0xFFFE0120)

1503 
	#AT91C_SPI_TNPR
 ((
AT91_REG
 *) 0xFFFE0118)

1504 
	#AT91C_SPI_RNPR
 ((
AT91_REG
 *) 0xFFFE0110)

1505 
	#AT91C_SPI_TPR
 ((
AT91_REG
 *) 0xFFFE0108)

1506 
	#AT91C_SPI_RPR
 ((
AT91_REG
 *) 0xFFFE0100)

1507 
	#AT91C_SPI_PTSR
 ((
AT91_REG
 *) 0xFFFE0124)

1508 
	#AT91C_SPI_TNCR
 ((
AT91_REG
 *) 0xFFFE011C)

1509 
	#AT91C_SPI_RNCR
 ((
AT91_REG
 *) 0xFFFE0114)

1510 
	#AT91C_SPI_TCR
 ((
AT91_REG
 *) 0xFFFE010C)

1511 
	#AT91C_SPI_RCR
 ((
AT91_REG
 *) 0xFFFE0104)

1513 
	#AT91C_SPI_CSR
 ((
AT91_REG
 *) 0xFFFE0030)

1514 
	#AT91C_SPI_IDR
 ((
AT91_REG
 *) 0xFFFE0018)

1515 
	#AT91C_SPI_SR
 ((
AT91_REG
 *) 0xFFFE0010)

1516 
	#AT91C_SPI_RDR
 ((
AT91_REG
 *) 0xFFFE0008)

1517 
	#AT91C_SPI_CR
 ((
AT91_REG
 *) 0xFFFE0000)

1518 
	#AT91C_SPI_IMR
 ((
AT91_REG
 *) 0xFFFE001C)

1519 
	#AT91C_SPI_IER
 ((
AT91_REG
 *) 0xFFFE0014)

1520 
	#AT91C_SPI_TDR
 ((
AT91_REG
 *) 0xFFFE000C)

1521 
	#AT91C_SPI_MR
 ((
AT91_REG
 *) 0xFFFE0004)

1523 
	#AT91C_ADC_PTCR
 ((
AT91_REG
 *) 0xFFFD8120)

1524 
	#AT91C_ADC_TNPR
 ((
AT91_REG
 *) 0xFFFD8118)

1525 
	#AT91C_ADC_RNPR
 ((
AT91_REG
 *) 0xFFFD8110)

1526 
	#AT91C_ADC_TPR
 ((
AT91_REG
 *) 0xFFFD8108)

1527 
	#AT91C_ADC_RPR
 ((
AT91_REG
 *) 0xFFFD8100)

1528 
	#AT91C_ADC_PTSR
 ((
AT91_REG
 *) 0xFFFD8124)

1529 
	#AT91C_ADC_TNCR
 ((
AT91_REG
 *) 0xFFFD811C)

1530 
	#AT91C_ADC_RNCR
 ((
AT91_REG
 *) 0xFFFD8114)

1531 
	#AT91C_ADC_TCR
 ((
AT91_REG
 *) 0xFFFD810C)

1532 
	#AT91C_ADC_RCR
 ((
AT91_REG
 *) 0xFFFD8104)

1534 
	#AT91C_ADC_IMR
 ((
AT91_REG
 *) 0xFFFD802C)

1535 
	#AT91C_ADC_CDR4
 ((
AT91_REG
 *) 0xFFFD8040)

1536 
	#AT91C_ADC_CDR2
 ((
AT91_REG
 *) 0xFFFD8038)

1537 
	#AT91C_ADC_CDR0
 ((
AT91_REG
 *) 0xFFFD8030)

1538 
	#AT91C_ADC_CDR7
 ((
AT91_REG
 *) 0xFFFD804C)

1539 
	#AT91C_ADC_CDR1
 ((
AT91_REG
 *) 0xFFFD8034)

1540 
	#AT91C_ADC_CDR3
 ((
AT91_REG
 *) 0xFFFD803C)

1541 
	#AT91C_ADC_CDR5
 ((
AT91_REG
 *) 0xFFFD8044)

1542 
	#AT91C_ADC_MR
 ((
AT91_REG
 *) 0xFFFD8004)

1543 
	#AT91C_ADC_CDR6
 ((
AT91_REG
 *) 0xFFFD8048)

1544 
	#AT91C_ADC_CR
 ((
AT91_REG
 *) 0xFFFD8000)

1545 
	#AT91C_ADC_CHER
 ((
AT91_REG
 *) 0xFFFD8010)

1546 
	#AT91C_ADC_CHSR
 ((
AT91_REG
 *) 0xFFFD8018)

1547 
	#AT91C_ADC_IER
 ((
AT91_REG
 *) 0xFFFD8024)

1548 
	#AT91C_ADC_SR
 ((
AT91_REG
 *) 0xFFFD801C)

1549 
	#AT91C_ADC_CHDR
 ((
AT91_REG
 *) 0xFFFD8014)

1550 
	#AT91C_ADC_IDR
 ((
AT91_REG
 *) 0xFFFD8028)

1551 
	#AT91C_ADC_LCDR
 ((
AT91_REG
 *) 0xFFFD8020)

1553 
	#AT91C_SSC_PTCR
 ((
AT91_REG
 *) 0xFFFD4120)

1554 
	#AT91C_SSC_TNPR
 ((
AT91_REG
 *) 0xFFFD4118)

1555 
	#AT91C_SSC_RNPR
 ((
AT91_REG
 *) 0xFFFD4110)

1556 
	#AT91C_SSC_TPR
 ((
AT91_REG
 *) 0xFFFD4108)

1557 
	#AT91C_SSC_RPR
 ((
AT91_REG
 *) 0xFFFD4100)

1558 
	#AT91C_SSC_PTSR
 ((
AT91_REG
 *) 0xFFFD4124)

1559 
	#AT91C_SSC_TNCR
 ((
AT91_REG
 *) 0xFFFD411C)

1560 
	#AT91C_SSC_RNCR
 ((
AT91_REG
 *) 0xFFFD4114)

1561 
	#AT91C_SSC_TCR
 ((
AT91_REG
 *) 0xFFFD410C)

1562 
	#AT91C_SSC_RCR
 ((
AT91_REG
 *) 0xFFFD4104)

1564 
	#AT91C_SSC_RFMR
 ((
AT91_REG
 *) 0xFFFD4014)

1565 
	#AT91C_SSC_CMR
 ((
AT91_REG
 *) 0xFFFD4004)

1566 
	#AT91C_SSC_IDR
 ((
AT91_REG
 *) 0xFFFD4048)

1567 
	#AT91C_SSC_SR
 ((
AT91_REG
 *) 0xFFFD4040)

1568 
	#AT91C_SSC_RC0R
 ((
AT91_REG
 *) 0xFFFD4038)

1569 
	#AT91C_SSC_RSHR
 ((
AT91_REG
 *) 0xFFFD4030)

1570 
	#AT91C_SSC_RHR
 ((
AT91_REG
 *) 0xFFFD4020)

1571 
	#AT91C_SSC_TCMR
 ((
AT91_REG
 *) 0xFFFD4018)

1572 
	#AT91C_SSC_RCMR
 ((
AT91_REG
 *) 0xFFFD4010)

1573 
	#AT91C_SSC_CR
 ((
AT91_REG
 *) 0xFFFD4000)

1574 
	#AT91C_SSC_IMR
 ((
AT91_REG
 *) 0xFFFD404C)

1575 
	#AT91C_SSC_IER
 ((
AT91_REG
 *) 0xFFFD4044)

1576 
	#AT91C_SSC_RC1R
 ((
AT91_REG
 *) 0xFFFD403C)

1577 
	#AT91C_SSC_TSHR
 ((
AT91_REG
 *) 0xFFFD4034)

1578 
	#AT91C_SSC_THR
 ((
AT91_REG
 *) 0xFFFD4024)

1579 
	#AT91C_SSC_TFMR
 ((
AT91_REG
 *) 0xFFFD401C)

1581 
	#AT91C_US1_PTSR
 ((
AT91_REG
 *) 0xFFFC4124)

1582 
	#AT91C_US1_TNCR
 ((
AT91_REG
 *) 0xFFFC411C)

1583 
	#AT91C_US1_RNCR
 ((
AT91_REG
 *) 0xFFFC4114)

1584 
	#AT91C_US1_TCR
 ((
AT91_REG
 *) 0xFFFC410C)

1585 
	#AT91C_US1_RCR
 ((
AT91_REG
 *) 0xFFFC4104)

1586 
	#AT91C_US1_PTCR
 ((
AT91_REG
 *) 0xFFFC4120)

1587 
	#AT91C_US1_TNPR
 ((
AT91_REG
 *) 0xFFFC4118)

1588 
	#AT91C_US1_RNPR
 ((
AT91_REG
 *) 0xFFFC4110)

1589 
	#AT91C_US1_TPR
 ((
AT91_REG
 *) 0xFFFC4108)

1590 
	#AT91C_US1_RPR
 ((
AT91_REG
 *) 0xFFFC4100)

1592 
	#AT91C_US1_XXR
 ((
AT91_REG
 *) 0xFFFC4048)

1593 
	#AT91C_US1_RHR
 ((
AT91_REG
 *) 0xFFFC4018)

1594 
	#AT91C_US1_IMR
 ((
AT91_REG
 *) 0xFFFC4010)

1595 
	#AT91C_US1_IER
 ((
AT91_REG
 *) 0xFFFC4008)

1596 
	#AT91C_US1_CR
 ((
AT91_REG
 *) 0xFFFC4000)

1597 
	#AT91C_US1_RTOR
 ((
AT91_REG
 *) 0xFFFC4024)

1598 
	#AT91C_US1_THR
 ((
AT91_REG
 *) 0xFFFC401C)

1599 
	#AT91C_US1_CSR
 ((
AT91_REG
 *) 0xFFFC4014)

1600 
	#AT91C_US1_IDR
 ((
AT91_REG
 *) 0xFFFC400C)

1601 
	#AT91C_US1_FIDI
 ((
AT91_REG
 *) 0xFFFC4040)

1602 
	#AT91C_US1_BRGR
 ((
AT91_REG
 *) 0xFFFC4020)

1603 
	#AT91C_US1_TTGR
 ((
AT91_REG
 *) 0xFFFC4028)

1604 
	#AT91C_US1_IF
 ((
AT91_REG
 *) 0xFFFC404C)

1605 
	#AT91C_US1_NER
 ((
AT91_REG
 *) 0xFFFC4044)

1606 
	#AT91C_US1_MR
 ((
AT91_REG
 *) 0xFFFC4004)

1608 
	#AT91C_US0_PTCR
 ((
AT91_REG
 *) 0xFFFC0120)

1609 
	#AT91C_US0_TNPR
 ((
AT91_REG
 *) 0xFFFC0118)

1610 
	#AT91C_US0_RNPR
 ((
AT91_REG
 *) 0xFFFC0110)

1611 
	#AT91C_US0_TPR
 ((
AT91_REG
 *) 0xFFFC0108)

1612 
	#AT91C_US0_RPR
 ((
AT91_REG
 *) 0xFFFC0100)

1613 
	#AT91C_US0_PTSR
 ((
AT91_REG
 *) 0xFFFC0124)

1614 
	#AT91C_US0_TNCR
 ((
AT91_REG
 *) 0xFFFC011C)

1615 
	#AT91C_US0_RNCR
 ((
AT91_REG
 *) 0xFFFC0114)

1616 
	#AT91C_US0_TCR
 ((
AT91_REG
 *) 0xFFFC010C)

1617 
	#AT91C_US0_RCR
 ((
AT91_REG
 *) 0xFFFC0104)

1619 
	#AT91C_US0_TTGR
 ((
AT91_REG
 *) 0xFFFC0028)

1620 
	#AT91C_US0_BRGR
 ((
AT91_REG
 *) 0xFFFC0020)

1621 
	#AT91C_US0_RHR
 ((
AT91_REG
 *) 0xFFFC0018)

1622 
	#AT91C_US0_IMR
 ((
AT91_REG
 *) 0xFFFC0010)

1623 
	#AT91C_US0_NER
 ((
AT91_REG
 *) 0xFFFC0044)

1624 
	#AT91C_US0_RTOR
 ((
AT91_REG
 *) 0xFFFC0024)

1625 
	#AT91C_US0_XXR
 ((
AT91_REG
 *) 0xFFFC0048)

1626 
	#AT91C_US0_FIDI
 ((
AT91_REG
 *) 0xFFFC0040)

1627 
	#AT91C_US0_CR
 ((
AT91_REG
 *) 0xFFFC0000)

1628 
	#AT91C_US0_IER
 ((
AT91_REG
 *) 0xFFFC0008)

1629 
	#AT91C_US0_IF
 ((
AT91_REG
 *) 0xFFFC004C)

1630 
	#AT91C_US0_MR
 ((
AT91_REG
 *) 0xFFFC0004)

1631 
	#AT91C_US0_IDR
 ((
AT91_REG
 *) 0xFFFC000C)

1632 
	#AT91C_US0_CSR
 ((
AT91_REG
 *) 0xFFFC0014)

1633 
	#AT91C_US0_THR
 ((
AT91_REG
 *) 0xFFFC001C)

1635 
	#AT91C_TWI_RHR
 ((
AT91_REG
 *) 0xFFFB8030)

1636 
	#AT91C_TWI_IDR
 ((
AT91_REG
 *) 0xFFFB8028)

1637 
	#AT91C_TWI_SR
 ((
AT91_REG
 *) 0xFFFB8020)

1638 
	#AT91C_TWI_CWGR
 ((
AT91_REG
 *) 0xFFFB8010)

1639 
	#AT91C_TWI_SMR
 ((
AT91_REG
 *) 0xFFFB8008)

1640 
	#AT91C_TWI_CR
 ((
AT91_REG
 *) 0xFFFB8000)

1641 
	#AT91C_TWI_THR
 ((
AT91_REG
 *) 0xFFFB8034)

1642 
	#AT91C_TWI_IMR
 ((
AT91_REG
 *) 0xFFFB802C)

1643 
	#AT91C_TWI_IER
 ((
AT91_REG
 *) 0xFFFB8024)

1644 
	#AT91C_TWI_IADR
 ((
AT91_REG
 *) 0xFFFB800C)

1645 
	#AT91C_TWI_MMR
 ((
AT91_REG
 *) 0xFFFB8004)

1647 
	#AT91C_TC2_IMR
 ((
AT91_REG
 *) 0xFFFA00AC)

1648 
	#AT91C_TC2_IER
 ((
AT91_REG
 *) 0xFFFA00A4)

1649 
	#AT91C_TC2_RC
 ((
AT91_REG
 *) 0xFFFA009C)

1650 
	#AT91C_TC2_RA
 ((
AT91_REG
 *) 0xFFFA0094)

1651 
	#AT91C_TC2_CMR
 ((
AT91_REG
 *) 0xFFFA0084)

1652 
	#AT91C_TC2_IDR
 ((
AT91_REG
 *) 0xFFFA00A8)

1653 
	#AT91C_TC2_SR
 ((
AT91_REG
 *) 0xFFFA00A0)

1654 
	#AT91C_TC2_RB
 ((
AT91_REG
 *) 0xFFFA0098)

1655 
	#AT91C_TC2_CV
 ((
AT91_REG
 *) 0xFFFA0090)

1656 
	#AT91C_TC2_CCR
 ((
AT91_REG
 *) 0xFFFA0080)

1658 
	#AT91C_TC1_IMR
 ((
AT91_REG
 *) 0xFFFA006C)

1659 
	#AT91C_TC1_IER
 ((
AT91_REG
 *) 0xFFFA0064)

1660 
	#AT91C_TC1_RC
 ((
AT91_REG
 *) 0xFFFA005C)

1661 
	#AT91C_TC1_RA
 ((
AT91_REG
 *) 0xFFFA0054)

1662 
	#AT91C_TC1_CMR
 ((
AT91_REG
 *) 0xFFFA0044)

1663 
	#AT91C_TC1_IDR
 ((
AT91_REG
 *) 0xFFFA0068)

1664 
	#AT91C_TC1_SR
 ((
AT91_REG
 *) 0xFFFA0060)

1665 
	#AT91C_TC1_RB
 ((
AT91_REG
 *) 0xFFFA0058)

1666 
	#AT91C_TC1_CV
 ((
AT91_REG
 *) 0xFFFA0050)

1667 
	#AT91C_TC1_CCR
 ((
AT91_REG
 *) 0xFFFA0040)

1669 
	#AT91C_TC0_IMR
 ((
AT91_REG
 *) 0xFFFA002C)

1670 
	#AT91C_TC0_IER
 ((
AT91_REG
 *) 0xFFFA0024)

1671 
	#AT91C_TC0_RC
 ((
AT91_REG
 *) 0xFFFA001C)

1672 
	#AT91C_TC0_RA
 ((
AT91_REG
 *) 0xFFFA0014)

1673 
	#AT91C_TC0_CMR
 ((
AT91_REG
 *) 0xFFFA0004)

1674 
	#AT91C_TC0_IDR
 ((
AT91_REG
 *) 0xFFFA0028)

1675 
	#AT91C_TC0_SR
 ((
AT91_REG
 *) 0xFFFA0020)

1676 
	#AT91C_TC0_RB
 ((
AT91_REG
 *) 0xFFFA0018)

1677 
	#AT91C_TC0_CV
 ((
AT91_REG
 *) 0xFFFA0010)

1678 
	#AT91C_TC0_CCR
 ((
AT91_REG
 *) 0xFFFA0000)

1680 
	#AT91C_TCB_BMR
 ((
AT91_REG
 *) 0xFFFA00C4)

1681 
	#AT91C_TCB_BCR
 ((
AT91_REG
 *) 0xFFFA00C0)

1683 
	#AT91C_CH3_CUPDR
 ((
AT91_REG
 *) 0xFFFCC270)

1684 
	#AT91C_CH3_CPRDR
 ((
AT91_REG
 *) 0xFFFCC268)

1685 
	#AT91C_CH3_CMR
 ((
AT91_REG
 *) 0xFFFCC260)

1686 
	#AT91C_CH3_Re£rved
 ((
AT91_REG
 *) 0xFFFCC274)

1687 
	#AT91C_CH3_CCNTR
 ((
AT91_REG
 *) 0xFFFCC26C)

1688 
	#AT91C_CH3_CDTYR
 ((
AT91_REG
 *) 0xFFFCC264)

1690 
	#AT91C_CH2_CUPDR
 ((
AT91_REG
 *) 0xFFFCC250)

1691 
	#AT91C_CH2_CPRDR
 ((
AT91_REG
 *) 0xFFFCC248)

1692 
	#AT91C_CH2_CMR
 ((
AT91_REG
 *) 0xFFFCC240)

1693 
	#AT91C_CH2_Re£rved
 ((
AT91_REG
 *) 0xFFFCC254)

1694 
	#AT91C_CH2_CCNTR
 ((
AT91_REG
 *) 0xFFFCC24C)

1695 
	#AT91C_CH2_CDTYR
 ((
AT91_REG
 *) 0xFFFCC244)

1697 
	#AT91C_CH1_CUPDR
 ((
AT91_REG
 *) 0xFFFCC230)

1698 
	#AT91C_CH1_CPRDR
 ((
AT91_REG
 *) 0xFFFCC228)

1699 
	#AT91C_CH1_CMR
 ((
AT91_REG
 *) 0xFFFCC220)

1700 
	#AT91C_CH1_Re£rved
 ((
AT91_REG
 *) 0xFFFCC234)

1701 
	#AT91C_CH1_CCNTR
 ((
AT91_REG
 *) 0xFFFCC22C)

1702 
	#AT91C_CH1_CDTYR
 ((
AT91_REG
 *) 0xFFFCC224)

1704 
	#AT91C_CH0_CUPDR
 ((
AT91_REG
 *) 0xFFFCC210)

1705 
	#AT91C_CH0_CPRDR
 ((
AT91_REG
 *) 0xFFFCC208)

1706 
	#AT91C_CH0_CMR
 ((
AT91_REG
 *) 0xFFFCC200)

1707 
	#AT91C_CH0_Re£rved
 ((
AT91_REG
 *) 0xFFFCC214)

1708 
	#AT91C_CH0_CCNTR
 ((
AT91_REG
 *) 0xFFFCC20C)

1709 
	#AT91C_CH0_CDTYR
 ((
AT91_REG
 *) 0xFFFCC204)

1711 
	#AT91C_PWMC_VR
 ((
AT91_REG
 *) 0xFFFCC0FC)

1712 
	#AT91C_PWMC_ISR
 ((
AT91_REG
 *) 0xFFFCC01C)

1713 
	#AT91C_PWMC_IDR
 ((
AT91_REG
 *) 0xFFFCC014)

1714 
	#AT91C_PWMC_SR
 ((
AT91_REG
 *) 0xFFFCC00C)

1715 
	#AT91C_PWMC_ENA
 ((
AT91_REG
 *) 0xFFFCC004)

1716 
	#AT91C_PWMC_IMR
 ((
AT91_REG
 *) 0xFFFCC018)

1717 
	#AT91C_PWMC_MR
 ((
AT91_REG
 *) 0xFFFCC000)

1718 
	#AT91C_PWMC_DIS
 ((
AT91_REG
 *) 0xFFFCC008)

1719 
	#AT91C_PWMC_IER
 ((
AT91_REG
 *) 0xFFFCC010)

1721 
	#AT91C_UDP_ISR
 ((
AT91_REG
 *) 0xFFFB001C)

1722 
	#AT91C_UDP_IDR
 ((
AT91_REG
 *) 0xFFFB0014)

1723 
	#AT91C_UDP_GLBSTATE
 ((
AT91_REG
 *) 0xFFFB0004)

1724 
	#AT91C_UDP_FDR
 ((
AT91_REG
 *) 0xFFFB0050)

1725 
	#AT91C_UDP_CSR
 ((
AT91_REG
 *) 0xFFFB0030)

1726 
	#AT91C_UDP_RSTEP
 ((
AT91_REG
 *) 0xFFFB0028)

1727 
	#AT91C_UDP_ICR
 ((
AT91_REG
 *) 0xFFFB0020)

1728 
	#AT91C_UDP_IMR
 ((
AT91_REG
 *) 0xFFFB0018)

1729 
	#AT91C_UDP_IER
 ((
AT91_REG
 *) 0xFFFB0010)

1730 
	#AT91C_UDP_FADDR
 ((
AT91_REG
 *) 0xFFFB0008)

1731 
	#AT91C_UDP_NUM
 ((
AT91_REG
 *) 0xFFFB0000)

1732 

	)

1736 
	#AT91C_PIO_PA0
 (() 1 << 0)

1737 
	#AT91C_PA0_PWM0
 ((Ë
AT91C_PIO_PA0
)

1738 
	#AT91C_PA0_TIOA0
 ((Ë
AT91C_PIO_PA0
)

1739 
	#AT91C_PIO_PA1
 (() 1 << 1)

1740 
	#AT91C_PA1_PWM1
 ((Ë
AT91C_PIO_PA1
)

1741 
	#AT91C_PA1_TIOB0
 ((Ë
AT91C_PIO_PA1
)

1742 
	#AT91C_PIO_PA10
 (() 1 << 10)

1743 
	#AT91C_PA10_DTXD
 ((Ë
AT91C_PIO_PA10
)

1744 
	#AT91C_PA10_NPCS2
 ((Ë
AT91C_PIO_PA10
)

1745 
	#AT91C_PIO_PA11
 (() 1 << 11)

1746 
	#AT91C_PA11_NPCS0
 ((Ë
AT91C_PIO_PA11
)

1747 
	#AT91C_PA11_PWM0
 ((Ë
AT91C_PIO_PA11
)

1748 
	#AT91C_PIO_PA12
 (() 1 << 12)

1749 
	#AT91C_PA12_MISO
 ((Ë
AT91C_PIO_PA12
)

1750 
	#AT91C_PA12_PWM1
 ((Ë
AT91C_PIO_PA12
)

1751 
	#AT91C_PIO_PA13
 (() 1 << 13)

1752 
	#AT91C_PA13_MOSI
 ((Ë
AT91C_PIO_PA13
)

1753 
	#AT91C_PA13_PWM2
 ((Ë
AT91C_PIO_PA13
)

1754 
	#AT91C_PIO_PA14
 (() 1 << 14)

1755 
	#AT91C_PA14_SPCK
 ((Ë
AT91C_PIO_PA14
)

1756 
	#AT91C_PA14_PWM3
 ((Ë
AT91C_PIO_PA14
)

1757 
	#AT91C_PIO_PA15
 (() 1 << 15)

1758 
	#AT91C_PA15_TF
 ((Ë
AT91C_PIO_PA15
)

1759 
	#AT91C_PA15_TIOA1
 ((Ë
AT91C_PIO_PA15
)

1760 
	#AT91C_PIO_PA16
 (() 1 << 16)

1761 
	#AT91C_PA16_TK
 ((Ë
AT91C_PIO_PA16
)

1762 
	#AT91C_PA16_TIOB1
 ((Ë
AT91C_PIO_PA16
)

1763 
	#AT91C_PIO_PA17
 (() 1 << 17)

1764 
	#AT91C_PA17_TD
 ((Ë
AT91C_PIO_PA17
)

1765 
	#AT91C_PA17_PCK1
 ((Ë
AT91C_PIO_PA17
)

1766 
	#AT91C_PIO_PA18
 (() 1 << 18)

1767 
	#AT91C_PA18_RD
 ((Ë
AT91C_PIO_PA18
)

1768 
	#AT91C_PA18_PCK2
 ((Ë
AT91C_PIO_PA18
)

1769 
	#AT91C_PIO_PA19
 (() 1 << 19)

1770 
	#AT91C_PA19_RK
 ((Ë
AT91C_PIO_PA19
)

1771 
	#AT91C_PA19_FIQ
 ((Ë
AT91C_PIO_PA19
)

1772 
	#AT91C_PIO_PA2
 (() 1 << 2)

1773 
	#AT91C_PA2_PWM2
 ((Ë
AT91C_PIO_PA2
)

1774 
	#AT91C_PA2_SCK0
 ((Ë
AT91C_PIO_PA2
)

1775 
	#AT91C_PIO_PA20
 (() 1 << 20)

1776 
	#AT91C_PA20_RF
 ((Ë
AT91C_PIO_PA20
)

1777 
	#AT91C_PA20_IRQ0
 ((Ë
AT91C_PIO_PA20
)

1778 
	#AT91C_PIO_PA21
 (() 1 << 21)

1779 
	#AT91C_PA21_RXD1
 ((Ë
AT91C_PIO_PA21
)

1780 
	#AT91C_PA21_PCK1
 ((Ë
AT91C_PIO_PA21
)

1781 
	#AT91C_PIO_PA22
 (() 1 << 22)

1782 
	#AT91C_PA22_TXD1
 ((Ë
AT91C_PIO_PA22
)

1783 
	#AT91C_PA22_NPCS3
 ((Ë
AT91C_PIO_PA22
)

1784 
	#AT91C_PIO_PA23
 (() 1 << 23)

1785 
	#AT91C_PA23_SCK1
 ((Ë
AT91C_PIO_PA23
)

1786 
	#AT91C_PA23_PWM0
 ((Ë
AT91C_PIO_PA23
)

1787 
	#AT91C_PIO_PA24
 (() 1 << 24)

1788 
	#AT91C_PA24_RTS1
 ((Ë
AT91C_PIO_PA24
)

1789 
	#AT91C_PA24_PWM1
 ((Ë
AT91C_PIO_PA24
)

1790 
	#AT91C_PIO_PA25
 (() 1 << 25)

1791 
	#AT91C_PA25_CTS1
 ((Ë
AT91C_PIO_PA25
)

1792 
	#AT91C_PA25_PWM2
 ((Ë
AT91C_PIO_PA25
)

1793 
	#AT91C_PIO_PA26
 (() 1 << 26)

1794 
	#AT91C_PA26_DCD1
 ((Ë
AT91C_PIO_PA26
)

1795 
	#AT91C_PA26_TIOA2
 ((Ë
AT91C_PIO_PA26
)

1796 
	#AT91C_PIO_PA27
 (() 1 << 27)

1797 
	#AT91C_PA27_DTR1
 ((Ë
AT91C_PIO_PA27
)

1798 
	#AT91C_PA27_TIOB2
 ((Ë
AT91C_PIO_PA27
)

1799 
	#AT91C_PIO_PA28
 (() 1 << 28)

1800 
	#AT91C_PA28_DSR1
 ((Ë
AT91C_PIO_PA28
)

1801 
	#AT91C_PA28_TCLK1
 ((Ë
AT91C_PIO_PA28
)

1802 
	#AT91C_PIO_PA29
 (() 1 << 29)

1803 
	#AT91C_PA29_RI1
 ((Ë
AT91C_PIO_PA29
)

1804 
	#AT91C_PA29_TCLK2
 ((Ë
AT91C_PIO_PA29
)

1805 
	#AT91C_PIO_PA3
 (() 1 << 3)

1806 
	#AT91C_PA3_TWD
 ((Ë
AT91C_PIO_PA3
)

1807 
	#AT91C_PA3_NPCS3
 ((Ë
AT91C_PIO_PA3
)

1808 
	#AT91C_PIO_PA30
 (() 1 << 30)

1809 
	#AT91C_PA30_IRQ1
 ((Ë
AT91C_PIO_PA30
)

1810 
	#AT91C_PA30_NPCS2
 ((Ë
AT91C_PIO_PA30
)

1811 
	#AT91C_PIO_PA31
 (() 1 << 31)

1812 
	#AT91C_PA31_NPCS1
 ((Ë
AT91C_PIO_PA31
)

1813 
	#AT91C_PA31_PCK2
 ((Ë
AT91C_PIO_PA31
)

1814 
	#AT91C_PIO_PA4
 (() 1 << 4)

1815 
	#AT91C_PA4_TWCK
 ((Ë
AT91C_PIO_PA4
)

1816 
	#AT91C_PA4_TCLK0
 ((Ë
AT91C_PIO_PA4
)

1817 
	#AT91C_PIO_PA5
 (() 1 << 5)

1818 
	#AT91C_PA5_RXD0
 ((Ë
AT91C_PIO_PA5
)

1819 
	#AT91C_PA5_NPCS3
 ((Ë
AT91C_PIO_PA5
)

1820 
	#AT91C_PIO_PA6
 (() 1 << 6)

1821 
	#AT91C_PA6_TXD0
 ((Ë
AT91C_PIO_PA6
)

1822 
	#AT91C_PA6_PCK0
 ((Ë
AT91C_PIO_PA6
)

1823 
	#AT91C_PIO_PA7
 (() 1 << 7)

1824 
	#AT91C_PA7_RTS0
 ((Ë
AT91C_PIO_PA7
)

1825 
	#AT91C_PA7_PWM3
 ((Ë
AT91C_PIO_PA7
)

1826 
	#AT91C_PIO_PA8
 (() 1 << 8)

1827 
	#AT91C_PA8_CTS0
 ((Ë
AT91C_PIO_PA8
)

1828 
	#AT91C_PA8_ADTRG
 ((Ë
AT91C_PIO_PA8
)

1829 
	#AT91C_PIO_PA9
 (() 1 << 9)

1830 
	#AT91C_PA9_DRXD
 ((Ë
AT91C_PIO_PA9
)

1831 
	#AT91C_PA9_NPCS1
 ((Ë
AT91C_PIO_PA9
)

1832 

	)

1836 
	#AT91C_ID_FIQ
 (() 0)

1837 
	#AT91C_ID_SYS
 (() 1)

1838 
	#AT91C_ID_PIOA
 (() 2)

1839 
	#AT91C_ID_3_Re£rved
 (() 3)

1840 
	#AT91C_ID_ADC
 (() 4)

1841 
	#AT91C_ID_SPI
 (() 5)

1842 
	#AT91C_ID_US0
 (() 6)

1843 
	#AT91C_ID_US1
 (() 7)

1844 
	#AT91C_ID_SSC
 (() 8)

1845 
	#AT91C_ID_TWI
 (() 9)

1846 
	#AT91C_ID_PWMC
 (() 10)

1847 
	#AT91C_ID_UDP
 (() 11)

1848 
	#AT91C_ID_TC0
 (() 12)

1849 
	#AT91C_ID_TC1
 (() 13)

1850 
	#AT91C_ID_TC2
 (() 14)

1851 
	#AT91C_ID_15_Re£rved
 (() 15)

1852 
	#AT91C_ID_16_Re£rved
 (() 16)

1853 
	#AT91C_ID_17_Re£rved
 (() 17)

1854 
	#AT91C_ID_18_Re£rved
 (() 18)

1855 
	#AT91C_ID_19_Re£rved
 (() 19)

1856 
	#AT91C_ID_20_Re£rved
 (() 20)

1857 
	#AT91C_ID_21_Re£rved
 (() 21)

1858 
	#AT91C_ID_22_Re£rved
 (() 22)

1859 
	#AT91C_ID_23_Re£rved
 (() 23)

1860 
	#AT91C_ID_24_Re£rved
 (() 24)

1861 
	#AT91C_ID_25_Re£rved
 (() 25)

1862 
	#AT91C_ID_26_Re£rved
 (() 26)

1863 
	#AT91C_ID_27_Re£rved
 (() 27)

1864 
	#AT91C_ID_28_Re£rved
 (() 28)

1865 
	#AT91C_ID_29_Re£rved
 (() 29)

1866 
	#AT91C_ID_IRQ0
 (() 30)

1867 
	#AT91C_ID_IRQ1
 (() 31)

1868 

	)

1872 
	#AT91C_BASE_SYSC
 ((
AT91PS_SYSC
) 0xFFFFF000)

1873 
	#AT91C_BASE_AIC
 ((
AT91PS_AIC
) 0xFFFFF000)

1874 
	#AT91C_BASE_DBGU
 ((
AT91PS_DBGU
) 0xFFFFF200)

1875 
	#AT91C_BASE_PDC_DBGU
 ((
AT91PS_PDC
) 0xFFFFF300)

1876 
	#AT91C_BASE_PIOA
 ((
AT91PS_PIO
) 0xFFFFF400)

1877 
	#AT91C_BASE_CKGR
 ((
AT91PS_CKGR
) 0xFFFFFC20)

1878 
	#AT91C_BASE_PMC
 ((
AT91PS_PMC
) 0xFFFFFC00)

1879 
	#AT91C_BASE_RSTC
 ((
AT91PS_RSTC
) 0xFFFFFD00)

1880 
	#AT91C_BASE_RTTC
 ((
AT91PS_RTTC
) 0xFFFFFD20)

1881 
	#AT91C_BASE_PITC
 ((
AT91PS_PITC
) 0xFFFFFD30)

1882 
	#AT91C_BASE_WDTC
 ((
AT91PS_WDTC
) 0xFFFFFD40)

1883 
	#AT91C_BASE_MC
 ((
AT91PS_MC
) 0xFFFFFF00)

1884 
	#AT91C_BASE_PDC_SPI
 ((
AT91PS_PDC
) 0xFFFE0100)

1885 
	#AT91C_BASE_SPI
 ((
AT91PS_SPI
) 0xFFFE0000)

1886 
	#AT91C_BASE_PDC_ADC
 ((
AT91PS_PDC
) 0xFFFD8100)

1887 
	#AT91C_BASE_ADC
 ((
AT91PS_ADC
) 0xFFFD8000)

1888 
	#AT91C_BASE_PDC_SSC
 ((
AT91PS_PDC
) 0xFFFD4100)

1889 
	#AT91C_BASE_SSC
 ((
AT91PS_SSC
) 0xFFFD4000)

1890 
	#AT91C_BASE_PDC_US1
 ((
AT91PS_PDC
) 0xFFFC4100)

1891 
	#AT91C_BASE_US1
 ((
AT91PS_USART
) 0xFFFC4000)

1892 
	#AT91C_BASE_PDC_US0
 ((
AT91PS_PDC
) 0xFFFC0100)

1893 
	#AT91C_BASE_US0
 ((
AT91PS_USART
) 0xFFFC0000)

1894 
	#AT91C_BASE_TWI
 ((
AT91PS_TWI
) 0xFFFB8000)

1895 
	#AT91C_BASE_TC2
 ((
AT91PS_TC
) 0xFFFA0080)

1896 
	#AT91C_BASE_TC1
 ((
AT91PS_TC
) 0xFFFA0040)

1897 
	#AT91C_BASE_TC0
 ((
AT91PS_TC
) 0xFFFA0000)

1898 
	#AT91C_BASE_TCB
 ((
AT91PS_TCB
) 0xFFFA0000)

1899 
	#AT91C_BASE_PWMC_CH3
 ((
AT91PS_PWMC_CH
) 0xFFFCC260)

1900 
	#AT91C_BASE_PWMC_CH2
 ((
AT91PS_PWMC_CH
) 0xFFFCC240)

1901 
	#AT91C_BASE_PWMC_CH1
 ((
AT91PS_PWMC_CH
) 0xFFFCC220)

1902 
	#AT91C_BASE_PWMC_CH0
 ((
AT91PS_PWMC_CH
) 0xFFFCC200)

1903 
	#AT91C_BASE_PWMC
 ((
AT91PS_PWMC
) 0xFFFCC000)

1904 
	#AT91C_BASE_UDP
 ((
AT91PS_UDP
) 0xFFFB0000)

1905 

	)

1909 
	#AT91C_ISRAM
 ((*) 0x00200000)

1910 
	#AT91C_ISRAM_SIZE
 (() 0x00004000)

1911 
	#AT91C_IFLASH
 ((*) 0x00100000)

1912 
	#AT91C_IFLASH_SIZE
 (() 0x00010000)

1913 

	)

	@Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h

38 
	#SYSC_AIC_SMR
 ( 0)

39 
	#SYSC_AIC_SVR
 (128)

40 
	#SYSC_AIC_IVR
 (256)

41 
	#SYSC_AIC_FVR
 (260)

42 
	#SYSC_AIC_ISR
 (264)

43 
	#SYSC_AIC_IPR
 (268)

44 
	#SYSC_AIC_IMR
 (272)

45 
	#SYSC_AIC_CISR
 (276)

46 
	#SYSC_AIC_IECR
 (288)

47 
	#SYSC_AIC_IDCR
 (292)

48 
	#SYSC_AIC_ICCR
 (296)

49 
	#SYSC_AIC_ISCR
 (300)

50 
	#SYSC_AIC_EOICR
 (304)

51 
	#SYSC_AIC_SPU
 (308)

52 
	#SYSC_AIC_DCR
 (312)

53 
	#SYSC_AIC_FFER
 (320)

54 
	#SYSC_AIC_FFDR
 (324)

55 
	#SYSC_AIC_FFSR
 (328)

56 
	#SYSC_DBGU_CR
 (512)

57 
	#SYSC_DBGU_MR
 (516)

58 
	#SYSC_DBGU_IER
 (520)

59 
	#SYSC_DBGU_IDR
 (524)

60 
	#SYSC_DBGU_IMR
 (528)

61 
	#SYSC_DBGU_CSR
 (532)

62 
	#SYSC_DBGU_RHR
 (536)

63 
	#SYSC_DBGU_THR
 (540)

64 
	#SYSC_DBGU_BRGR
 (544)

65 
	#SYSC_DBGU_C1R
 (576)

66 
	#SYSC_DBGU_C2R
 (580)

67 
	#SYSC_DBGU_FNTR
 (584)

68 
	#SYSC_DBGU_RPR
 (768)

69 
	#SYSC_DBGU_RCR
 (772)

70 
	#SYSC_DBGU_TPR
 (776)

71 
	#SYSC_DBGU_TCR
 (780)

72 
	#SYSC_DBGU_RNPR
 (784)

73 
	#SYSC_DBGU_RNCR
 (788)

74 
	#SYSC_DBGU_TNPR
 (792)

75 
	#SYSC_DBGU_TNCR
 (796)

76 
	#SYSC_DBGU_PTCR
 (800)

77 
	#SYSC_DBGU_PTSR
 (804)

78 
	#SYSC_PIOA_PER
 (1024)

79 
	#SYSC_PIOA_PDR
 (1028)

80 
	#SYSC_PIOA_PSR
 (1032)

81 
	#SYSC_PIOA_OER
 (1040)

82 
	#SYSC_PIOA_ODR
 (1044)

83 
	#SYSC_PIOA_OSR
 (1048)

84 
	#SYSC_PIOA_IFER
 (1056)

85 
	#SYSC_PIOA_IFDR
 (1060)

86 
	#SYSC_PIOA_IFSR
 (1064)

87 
	#SYSC_PIOA_SODR
 (1072)

88 
	#SYSC_PIOA_CODR
 (1076)

89 
	#SYSC_PIOA_ODSR
 (1080)

90 
	#SYSC_PIOA_PDSR
 (1084)

91 
	#SYSC_PIOA_IER
 (1088)

92 
	#SYSC_PIOA_IDR
 (1092)

93 
	#SYSC_PIOA_IMR
 (1096)

94 
	#SYSC_PIOA_ISR
 (1100)

95 
	#SYSC_PIOA_MDER
 (1104)

96 
	#SYSC_PIOA_MDDR
 (1108)

97 
	#SYSC_PIOA_MDSR
 (1112)

98 
	#SYSC_PIOA_PPUDR
 (1120)

99 
	#SYSC_PIOA_PPUER
 (1124)

100 
	#SYSC_PIOA_PPUSR
 (1128)

101 
	#SYSC_PIOA_ASR
 (1136)

102 
	#SYSC_PIOA_BSR
 (1140)

103 
	#SYSC_PIOA_ABSR
 (1144)

104 
	#SYSC_PIOA_OWER
 (1184)

105 
	#SYSC_PIOA_OWDR
 (1188)

106 
	#SYSC_PIOA_OWSR
 (1192)

107 
	#SYSC_PMC_SCER
 (3072)

108 
	#SYSC_PMC_SCDR
 (3076)

109 
	#SYSC_PMC_SCSR
 (3080)

110 
	#SYSC_PMC_PCER
 (3088)

111 
	#SYSC_PMC_PCDR
 (3092)

112 
	#SYSC_PMC_PCSR
 (3096)

113 
	#SYSC_PMC_MOR
 (3104)

114 
	#SYSC_PMC_MCFR
 (3108)

115 
	#SYSC_PMC_PLLR
 (3116)

116 
	#SYSC_PMC_MCKR
 (3120)

117 
	#SYSC_PMC_PCKR
 (3136)

118 
	#SYSC_PMC_IER
 (3168)

119 
	#SYSC_PMC_IDR
 (3172)

120 
	#SYSC_PMC_SR
 (3176)

121 
	#SYSC_PMC_IMR
 (3180)

122 
	#SYSC_RSTC_RCR
 (3328)

123 
	#SYSC_RSTC_RSR
 (3332)

124 
	#SYSC_RSTC_RMR
 (3336)

125 
	#SYSC_RTTC_RTMR
 (3360)

126 
	#SYSC_RTTC_RTAR
 (3364)

127 
	#SYSC_RTTC_RTVR
 (3368)

128 
	#SYSC_RTTC_RTSR
 (3372)

129 
	#SYSC_PITC_PIMR
 (3376)

130 
	#SYSC_PITC_PISR
 (3380)

131 
	#SYSC_PITC_PIVR
 (3384)

132 
	#SYSC_PITC_PIIR
 (3388)

133 
	#SYSC_WDTC_WDCR
 (3392)

134 
	#SYSC_WDTC_WDMR
 (3396)

135 
	#SYSC_WDTC_WDSR
 (3400)

136 
	#SYSC_SYSC_VRPM
 (3424)

138 
	#AT91C_SYSC_PSTDBY
 (0x1 << 0)

139 

	)

144 
	#AIC_SMR
 ( 0)

145 
	#AIC_SVR
 (128)

146 
	#AIC_IVR
 (256)

147 
	#AIC_FVR
 (260)

148 
	#AIC_ISR
 (264)

149 
	#AIC_IPR
 (268)

150 
	#AIC_IMR
 (272)

151 
	#AIC_CISR
 (276)

152 
	#AIC_IECR
 (288)

153 
	#AIC_IDCR
 (292)

154 
	#AIC_ICCR
 (296)

155 
	#AIC_ISCR
 (300)

156 
	#AIC_EOICR
 (304)

157 
	#AIC_SPU
 (308)

158 
	#AIC_DCR
 (312)

159 
	#AIC_FFER
 (320)

160 
	#AIC_FFDR
 (324)

161 
	#AIC_FFSR
 (328)

163 
	#AT91C_AIC_PRIOR
 (0x7 << 0)

164 
	#AT91C_AIC_PRIOR_LOWEST
 (0x0)

165 
	#AT91C_AIC_PRIOR_HIGHEST
 (0x7)

166 
	#AT91C_AIC_SRCTYPE
 (0x3 << 5)

167 
	#AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE
 (0x0 << 5)

168 
	#AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED
 (0x1 << 5)

169 
	#AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL
 (0x2 << 5)

170 
	#AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE
 (0x3 << 5)

172 
	#AT91C_AIC_NFIQ
 (0x1 << 0)

173 
	#AT91C_AIC_NIRQ
 (0x1 << 1)

175 
	#AT91C_AIC_DCR_PROT
 (0x1 << 0)

176 
	#AT91C_AIC_DCR_GMSK
 (0x1 << 1)

177 

	)

182 
	#DBGU_CR
 ( 0)

183 
	#DBGU_MR
 ( 4)

184 
	#DBGU_IER
 ( 8)

185 
	#DBGU_IDR
 (12)

186 
	#DBGU_IMR
 (16)

187 
	#DBGU_CSR
 (20)

188 
	#DBGU_RHR
 (24)

189 
	#DBGU_THR
 (28)

190 
	#DBGU_BRGR
 (32)

191 
	#DBGU_C1R
 (64)

192 
	#DBGU_C2R
 (68)

193 
	#DBGU_FNTR
 (72)

194 
	#DBGU_RPR
 (256)

195 
	#DBGU_RCR
 (260)

196 
	#DBGU_TPR
 (264)

197 
	#DBGU_TCR
 (268)

198 
	#DBGU_RNPR
 (272)

199 
	#DBGU_RNCR
 (276)

200 
	#DBGU_TNPR
 (280)

201 
	#DBGU_TNCR
 (284)

202 
	#DBGU_PTCR
 (288)

203 
	#DBGU_PTSR
 (292)

205 
	#AT91C_US_RSTRX
 (0x1 << 2)

206 
	#AT91C_US_RSTTX
 (0x1 << 3)

207 
	#AT91C_US_RXEN
 (0x1 << 4)

208 
	#AT91C_US_RXDIS
 (0x1 << 5)

209 
	#AT91C_US_TXEN
 (0x1 << 6)

210 
	#AT91C_US_TXDIS
 (0x1 << 7)

212 
	#AT91C_US_PAR
 (0x7 << 9)

213 
	#AT91C_US_PAR_EVEN
 (0x0 << 9)

214 
	#AT91C_US_PAR_ODD
 (0x1 << 9)

215 
	#AT91C_US_PAR_SPACE
 (0x2 << 9)

216 
	#AT91C_US_PAR_MARK
 (0x3 << 9)

217 
	#AT91C_US_PAR_NONE
 (0x4 << 9)

218 
	#AT91C_US_PAR_MULTI_DROP
 (0x6 << 9)

219 
	#AT91C_US_CHMODE
 (0x3 << 14)

220 
	#AT91C_US_CHMODE_NORMAL
 (0x0 << 14)

221 
	#AT91C_US_CHMODE_AUTO
 (0x1 << 14)

222 
	#AT91C_US_CHMODE_LOCAL
 (0x2 << 14)

223 
	#AT91C_US_CHMODE_REMOTE
 (0x3 << 14)

225 
	#AT91C_US_RXRDY
 (0x1 << 0)

226 
	#AT91C_US_TXRDY
 (0x1 << 1)

227 
	#AT91C_US_ENDRX
 (0x1 << 3)

228 
	#AT91C_US_ENDTX
 (0x1 << 4)

229 
	#AT91C_US_OVRE
 (0x1 << 5)

230 
	#AT91C_US_FRAME
 (0x1 << 6)

231 
	#AT91C_US_PARE
 (0x1 << 7)

232 
	#AT91C_US_TXEMPTY
 (0x1 << 9)

233 
	#AT91C_US_TXBUFE
 (0x1 << 11)

234 
	#AT91C_US_RXBUFF
 (0x1 << 12)

235 
	#AT91C_US_COMM_TX
 (0x1 << 30)

236 
	#AT91C_US_COMM_RX
 (0x1 << 31)

241 
	#AT91C_US_FORCE_NTRST
 (0x1 << 0)

242 

	)

247 
	#PDC_RPR
 ( 0)

248 
	#PDC_RCR
 ( 4)

249 
	#PDC_TPR
 ( 8)

250 
	#PDC_TCR
 (12)

251 
	#PDC_RNPR
 (16)

252 
	#PDC_RNCR
 (20)

253 
	#PDC_TNPR
 (24)

254 
	#PDC_TNCR
 (28)

255 
	#PDC_PTCR
 (32)

256 
	#PDC_PTSR
 (36)

258 
	#AT91C_PDC_RXTEN
 (0x1 << 0)

259 
	#AT91C_PDC_RXTDIS
 (0x1 << 1)

260 
	#AT91C_PDC_TXTEN
 (0x1 << 8)

261 
	#AT91C_PDC_TXTDIS
 (0x1 << 9)

263 

	)

268 
	#PIO_PER
 ( 0)

269 
	#PIO_PDR
 ( 4)

270 
	#PIO_PSR
 ( 8)

271 
	#PIO_OER
 (16)

272 
	#PIO_ODR
 (20)

273 
	#PIO_OSR
 (24)

274 
	#PIO_IFER
 (32)

275 
	#PIO_IFDR
 (36)

276 
	#PIO_IFSR
 (40)

277 
	#PIO_SODR
 (48)

278 
	#PIO_CODR
 (52)

279 
	#PIO_ODSR
 (56)

280 
	#PIO_PDSR
 (60)

281 
	#PIO_IER
 (64)

282 
	#PIO_IDR
 (68)

283 
	#PIO_IMR
 (72)

284 
	#PIO_ISR
 (76)

285 
	#PIO_MDER
 (80)

286 
	#PIO_MDDR
 (84)

287 
	#PIO_MDSR
 (88)

288 
	#PIO_PPUDR
 (96)

289 
	#PIO_PPUER
 (100)

290 
	#PIO_PPUSR
 (104)

291 
	#PIO_ASR
 (112)

292 
	#PIO_BSR
 (116)

293 
	#PIO_ABSR
 (120)

294 
	#PIO_OWER
 (160)

295 
	#PIO_OWDR
 (164)

296 
	#PIO_OWSR
 (168)

297 

	)

302 
	#CKGR_MOR
 ( 0)

303 
	#CKGR_MCFR
 ( 4)

304 
	#CKGR_PLLR
 (12)

306 
	#AT91C_CKGR_MOSCEN
 (0x1 << 0)

307 
	#AT91C_CKGR_OSCBYPASS
 (0x1 << 1)

308 
	#AT91C_CKGR_OSCOUNT
 (0xFF << 8)

310 
	#AT91C_CKGR_MAINF
 (0xFFFF << 0)

311 
	#AT91C_CKGR_MAINRDY
 (0x1 << 16)

313 
	#AT91C_CKGR_DIV
 (0xFF << 0)

314 
	#AT91C_CKGR_DIV_0
 (0x0)

315 
	#AT91C_CKGR_DIV_BYPASS
 (0x1)

316 
	#AT91C_CKGR_PLLCOUNT
 (0x3F << 8)

317 
	#AT91C_CKGR_OUT
 (0x3 << 14)

318 
	#AT91C_CKGR_OUT_0
 (0x0 << 14)

319 
	#AT91C_CKGR_OUT_1
 (0x1 << 14)

320 
	#AT91C_CKGR_OUT_2
 (0x2 << 14)

321 
	#AT91C_CKGR_OUT_3
 (0x3 << 14)

322 
	#AT91C_CKGR_MUL
 (0x7FF << 16)

323 
	#AT91C_CKGR_USBDIV
 (0x3 << 28)

324 
	#AT91C_CKGR_USBDIV_0
 (0x0 << 28)

325 
	#AT91C_CKGR_USBDIV_1
 (0x1 << 28)

326 
	#AT91C_CKGR_USBDIV_2
 (0x2 << 28)

327 

	)

332 
	#PMC_SCER
 ( 0)

333 
	#PMC_SCDR
 ( 4)

334 
	#PMC_SCSR
 ( 8)

335 
	#PMC_PCER
 (16)

336 
	#PMC_PCDR
 (20)

337 
	#PMC_PCSR
 (24)

338 
	#PMC_MOR
 (32)

339 
	#PMC_MCFR
 (36)

340 
	#PMC_PLLR
 (44)

341 
	#PMC_MCKR
 (48)

342 
	#PMC_PCKR
 (64)

343 
	#PMC_IER
 (96)

344 
	#PMC_IDR
 (100)

345 
	#PMC_SR
 (104)

346 
	#PMC_IMR
 (108)

348 
	#AT91C_PMC_PCK
 (0x1 << 0)

349 
	#AT91C_PMC_UDP
 (0x1 << 7)

350 
	#AT91C_PMC_PCK0
 (0x1 << 8)

351 
	#AT91C_PMC_PCK1
 (0x1 << 9)

352 
	#AT91C_PMC_PCK2
 (0x1 << 10)

353 
	#AT91C_PMC_PCK3
 (0x1 << 11)

360 
	#AT91C_PMC_CSS
 (0x3 << 0)

361 
	#AT91C_PMC_CSS_SLOW_CLK
 (0x0)

362 
	#AT91C_PMC_CSS_MAIN_CLK
 (0x1)

363 
	#AT91C_PMC_CSS_PLL_CLK
 (0x3)

364 
	#AT91C_PMC_PRES
 (0x7 << 2)

365 
	#AT91C_PMC_PRES_CLK
 (0x0 << 2)

366 
	#AT91C_PMC_PRES_CLK_2
 (0x1 << 2)

367 
	#AT91C_PMC_PRES_CLK_4
 (0x2 << 2)

368 
	#AT91C_PMC_PRES_CLK_8
 (0x3 << 2)

369 
	#AT91C_PMC_PRES_CLK_16
 (0x4 << 2)

370 
	#AT91C_PMC_PRES_CLK_32
 (0x5 << 2)

371 
	#AT91C_PMC_PRES_CLK_64
 (0x6 << 2)

374 
	#AT91C_PMC_MOSCS
 (0x1 << 0)

375 
	#AT91C_PMC_LOCK
 (0x1 << 2)

376 
	#AT91C_PMC_MCKRDY
 (0x1 << 3)

377 
	#AT91C_PMC_PCK0RDY
 (0x1 << 8)

378 
	#AT91C_PMC_PCK1RDY
 (0x1 << 9)

379 
	#AT91C_PMC_PCK2RDY
 (0x1 << 10)

380 
	#AT91C_PMC_PCK3RDY
 (0x1 << 11)

384 

	)

389 
	#RSTC_RCR
 ( 0)

390 
	#RSTC_RSR
 ( 4)

391 
	#RSTC_RMR
 ( 8)

393 
	#AT91C_SYSC_PROCRST
 (0x1 << 0)

394 
	#AT91C_SYSC_ICERST
 (0x1 << 1)

395 
	#AT91C_SYSC_PERRST
 (0x1 << 2)

396 
	#AT91C_SYSC_EXTRST
 (0x1 << 3)

397 
	#AT91C_SYSC_KEY
 (0xFF << 24)

399 
	#AT91C_SYSC_URSTS
 (0x1 << 0)

400 
	#AT91C_SYSC_BODSTS
 (0x1 << 1)

401 
	#AT91C_SYSC_RSTTYP
 (0x7 << 8)

402 
	#AT91C_SYSC_RSTTYP_POWERUP
 (0x0 << 8)

403 
	#AT91C_SYSC_RSTTYP_WATCHDOG
 (0x2 << 8)

404 
	#AT91C_SYSC_RSTTYP_SOFTWARE
 (0x3 << 8)

405 
	#AT91C_SYSC_RSTTYP_USER
 (0x4 << 8)

406 
	#AT91C_SYSC_RSTTYP_BROWNOUT
 (0x5 << 8)

407 
	#AT91C_SYSC_NRSTL
 (0x1 << 16)

408 
	#AT91C_SYSC_SRCMP
 (0x1 << 17)

410 
	#AT91C_SYSC_URSTEN
 (0x1 << 0)

411 
	#AT91C_SYSC_URSTIEN
 (0x1 << 4)

412 
	#AT91C_SYSC_ERSTL
 (0xF << 8)

413 
	#AT91C_SYSC_BODIEN
 (0x1 << 16)

414 

	)

419 
	#RTTC_RTMR
 ( 0)

420 
	#RTTC_RTAR
 ( 4)

421 
	#RTTC_RTVR
 ( 8)

422 
	#RTTC_RTSR
 (12)

424 
	#AT91C_SYSC_RTPRES
 (0xFFFF << 0)

425 
	#AT91C_SYSC_ALMIEN
 (0x1 << 16)

426 
	#AT91C_SYSC_RTTINCIEN
 (0x1 << 17)

427 
	#AT91C_SYSC_RTTRST
 (0x1 << 18)

429 
	#AT91C_SYSC_ALMV
 (0x0 << 0)

431 
	#AT91C_SYSC_CRTV
 (0x0 << 0)

433 
	#AT91C_SYSC_ALMS
 (0x1 << 0)

434 
	#AT91C_SYSC_RTTINC
 (0x1 << 1)

435 

	)

440 
	#PITC_PIMR
 ( 0)

441 
	#PITC_PISR
 ( 4)

442 
	#PITC_PIVR
 ( 8)

443 
	#PITC_PIIR
 (12)

445 
	#AT91C_SYSC_PIV
 (0xFFFFF << 0)

446 
	#AT91C_SYSC_PITEN
 (0x1 << 24)

447 
	#AT91C_SYSC_PITIEN
 (0x1 << 25)

449 
	#AT91C_SYSC_PITS
 (0x1 << 0)

451 
	#AT91C_SYSC_CPIV
 (0xFFFFF << 0)

452 
	#AT91C_SYSC_PICNT
 (0xFFF << 20)

454 

	)

459 
	#WDTC_WDCR
 ( 0)

460 
	#WDTC_WDMR
 ( 4)

461 
	#WDTC_WDSR
 ( 8)

463 
	#AT91C_SYSC_WDRSTT
 (0x1 << 0)

465 
	#AT91C_SYSC_WDV
 (0xFFF << 0)

466 
	#AT91C_SYSC_WDFIEN
 (0x1 << 12)

467 
	#AT91C_SYSC_WDRSTEN
 (0x1 << 13)

468 
	#AT91C_SYSC_WDRPROC
 (0x1 << 14)

469 
	#AT91C_SYSC_WDDIS
 (0x1 << 15)

470 
	#AT91C_SYSC_WDD
 (0xFFF << 16)

471 
	#AT91C_SYSC_WDDBGHLT
 (0x1 << 28)

472 
	#AT91C_SYSC_WDIDLEHLT
 (0x1 << 29)

474 
	#AT91C_SYSC_WDUNF
 (0x1 << 0)

475 
	#AT91C_SYSC_WDERR
 (0x1 << 1)

476 

	)

481 
	#MC_RCR
 ( 0)

482 
	#MC_ASR
 ( 4)

483 
	#MC_AASR
 ( 8)

484 
	#MC_FMR
 (96)

485 
	#MC_FCR
 (100)

486 
	#MC_FSR
 (104)

488 
	#AT91C_MC_RCB
 (0x1 << 0)

490 
	#AT91C_MC_UNDADD
 (0x1 << 0)

491 
	#AT91C_MC_MISADD
 (0x1 << 1)

492 
	#AT91C_MC_ABTSZ
 (0x3 << 8)

493 
	#AT91C_MC_ABTSZ_BYTE
 (0x0 << 8)

494 
	#AT91C_MC_ABTSZ_HWORD
 (0x1 << 8)

495 
	#AT91C_MC_ABTSZ_WORD
 (0x2 << 8)

496 
	#AT91C_MC_ABTTYP
 (0x3 << 10)

497 
	#AT91C_MC_ABTTYP_DATAR
 (0x0 << 10)

498 
	#AT91C_MC_ABTTYP_DATAW
 (0x1 << 10)

499 
	#AT91C_MC_ABTTYP_FETCH
 (0x2 << 10)

500 
	#AT91C_MC_MST0
 (0x1 << 16)

501 
	#AT91C_MC_MST1
 (0x1 << 17)

502 
	#AT91C_MC_SVMST0
 (0x1 << 24)

503 
	#AT91C_MC_SVMST1
 (0x1 << 25)

505 
	#AT91C_MC_FRDY
 (0x1 << 0)

506 
	#AT91C_MC_LOCKE
 (0x1 << 2)

507 
	#AT91C_MC_PROGE
 (0x1 << 3)

508 
	#AT91C_MC_NEBP
 (0x1 << 7)

509 
	#AT91C_MC_FWS
 (0x3 << 8)

510 
	#AT91C_MC_FWS_0FWS
 (0x0 << 8)

511 
	#AT91C_MC_FWS_1FWS
 (0x1 << 8)

512 
	#AT91C_MC_FWS_2FWS
 (0x2 << 8)

513 
	#AT91C_MC_FWS_3FWS
 (0x3 << 8)

514 
	#AT91C_MC_FMCN
 (0xFF << 16)

516 
	#AT91C_MC_FCMD
 (0xF << 0)

517 
	#AT91C_MC_FCMD_START_PROG
 (0x1)

518 
	#AT91C_MC_FCMD_LOCK
 (0x2)

519 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (0x3)

520 
	#AT91C_MC_FCMD_UNLOCK
 (0x4)

521 
	#AT91C_MC_FCMD_ERASE_ALL
 (0x8)

522 
	#AT91C_MC_FCMD_SET_GP_NVM
 (0xB)

523 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (0xD)

524 
	#AT91C_MC_FCMD_SET_SECURITY
 (0xF)

525 
	#AT91C_MC_PAGEN
 (0x3FF << 8)

526 
	#AT91C_MC_KEY
 (0xFF << 24)

528 
	#AT91C_MC_SECURITY
 (0x1 << 4)

529 
	#AT91C_MC_GPNVM0
 (0x1 << 8)

530 
	#AT91C_MC_GPNVM1
 (0x1 << 9)

531 
	#AT91C_MC_GPNVM2
 (0x1 << 10)

532 
	#AT91C_MC_GPNVM3
 (0x1 << 11)

533 
	#AT91C_MC_GPNVM4
 (0x1 << 12)

534 
	#AT91C_MC_GPNVM5
 (0x1 << 13)

535 
	#AT91C_MC_GPNVM6
 (0x1 << 14)

536 
	#AT91C_MC_GPNVM7
 (0x1 << 15)

537 
	#AT91C_MC_LOCKS0
 (0x1 << 16)

538 
	#AT91C_MC_LOCKS1
 (0x1 << 17)

539 
	#AT91C_MC_LOCKS2
 (0x1 << 18)

540 
	#AT91C_MC_LOCKS3
 (0x1 << 19)

541 
	#AT91C_MC_LOCKS4
 (0x1 << 20)

542 
	#AT91C_MC_LOCKS5
 (0x1 << 21)

543 
	#AT91C_MC_LOCKS6
 (0x1 << 22)

544 
	#AT91C_MC_LOCKS7
 (0x1 << 23)

545 
	#AT91C_MC_LOCKS8
 (0x1 << 24)

546 
	#AT91C_MC_LOCKS9
 (0x1 << 25)

547 
	#AT91C_MC_LOCKS10
 (0x1 << 26)

548 
	#AT91C_MC_LOCKS11
 (0x1 << 27)

549 
	#AT91C_MC_LOCKS12
 (0x1 << 28)

550 
	#AT91C_MC_LOCKS13
 (0x1 << 29)

551 
	#AT91C_MC_LOCKS14
 (0x1 << 30)

552 
	#AT91C_MC_LOCKS15
 (0x1 << 31)

553 

	)

558 
	#SPI_CR
 ( 0)

559 
	#SPI_MR
 ( 4)

560 
	#SPI_RDR
 ( 8)

561 
	#SPI_TDR
 (12)

562 
	#SPI_SR
 (16)

563 
	#SPI_IER
 (20)

564 
	#SPI_IDR
 (24)

565 
	#SPI_IMR
 (28)

566 
	#SPI_CSR
 (48)

567 
	#SPI_RPR
 (256)

568 
	#SPI_RCR
 (260)

569 
	#SPI_TPR
 (264)

570 
	#SPI_TCR
 (268)

571 
	#SPI_RNPR
 (272)

572 
	#SPI_RNCR
 (276)

573 
	#SPI_TNPR
 (280)

574 
	#SPI_TNCR
 (284)

575 
	#SPI_PTCR
 (288)

576 
	#SPI_PTSR
 (292)

578 
	#AT91C_SPI_SPIEN
 (0x1 << 0)

579 
	#AT91C_SPI_SPIDIS
 (0x1 << 1)

580 
	#AT91C_SPI_SWRST
 (0x1 << 7)

581 
	#AT91C_SPI_LASTXFER
 (0x1 << 24)

583 
	#AT91C_SPI_MSTR
 (0x1 << 0)

584 
	#AT91C_SPI_PS
 (0x1 << 1)

585 
	#AT91C_SPI_PS_FIXED
 (0x0 << 1)

586 
	#AT91C_SPI_PS_VARIABLE
 (0x1 << 1)

587 
	#AT91C_SPI_PCSDEC
 (0x1 << 2)

588 
	#AT91C_SPI_FDIV
 (0x1 << 3)

589 
	#AT91C_SPI_MODFDIS
 (0x1 << 4)

590 
	#AT91C_SPI_LLB
 (0x1 << 7)

591 
	#AT91C_SPI_PCS
 (0xF << 16)

592 
	#AT91C_SPI_DLYBCS
 (0xFF << 24)

594 
	#AT91C_SPI_RD
 (0xFFFF << 0)

595 
	#AT91C_SPI_RPCS
 (0xF << 16)

597 
	#AT91C_SPI_TD
 (0xFFFF << 0)

598 
	#AT91C_SPI_TPCS
 (0xF << 16)

600 
	#AT91C_SPI_RDRF
 (0x1 << 0)

601 
	#AT91C_SPI_TDRE
 (0x1 << 1)

602 
	#AT91C_SPI_MODF
 (0x1 << 2)

603 
	#AT91C_SPI_OVRES
 (0x1 << 3)

604 
	#AT91C_SPI_ENDRX
 (0x1 << 4)

605 
	#AT91C_SPI_ENDTX
 (0x1 << 5)

606 
	#AT91C_SPI_RXBUFF
 (0x1 << 6)

607 
	#AT91C_SPI_TXBUFE
 (0x1 << 7)

608 
	#AT91C_SPI_NSSR
 (0x1 << 8)

609 
	#AT91C_SPI_TXEMPTY
 (0x1 << 9)

610 
	#AT91C_SPI_SPIENS
 (0x1 << 16)

615 
	#AT91C_SPI_CPOL
 (0x1 << 0)

616 
	#AT91C_SPI_NCPHA
 (0x1 << 1)

617 
	#AT91C_SPI_CSAAT
 (0x1 << 2)

618 
	#AT91C_SPI_BITS
 (0xF << 4)

619 
	#AT91C_SPI_BITS_8
 (0x0 << 4)

620 
	#AT91C_SPI_BITS_9
 (0x1 << 4)

621 
	#AT91C_SPI_BITS_10
 (0x2 << 4)

622 
	#AT91C_SPI_BITS_11
 (0x3 << 4)

623 
	#AT91C_SPI_BITS_12
 (0x4 << 4)

624 
	#AT91C_SPI_BITS_13
 (0x5 << 4)

625 
	#AT91C_SPI_BITS_14
 (0x6 << 4)

626 
	#AT91C_SPI_BITS_15
 (0x7 << 4)

627 
	#AT91C_SPI_BITS_16
 (0x8 << 4)

628 
	#AT91C_SPI_SCBR
 (0xFF << 8)

629 
	#AT91C_SPI_DLYBS
 (0xFF << 16)

630 
	#AT91C_SPI_DLYBCT
 (0xFF << 24)

631 

	)

636 
	#ADC_CR
 ( 0)

637 
	#ADC_MR
 ( 4)

638 
	#ADC_CHER
 (16)

639 
	#ADC_CHDR
 (20)

640 
	#ADC_CHSR
 (24)

641 
	#ADC_SR
 (28)

642 
	#ADC_LCDR
 (32)

643 
	#ADC_IER
 (36)

644 
	#ADC_IDR
 (40)

645 
	#ADC_IMR
 (44)

646 
	#ADC_CDR0
 (48)

647 
	#ADC_CDR1
 (52)

648 
	#ADC_CDR2
 (56)

649 
	#ADC_CDR3
 (60)

650 
	#ADC_CDR4
 (64)

651 
	#ADC_CDR5
 (68)

652 
	#ADC_CDR6
 (72)

653 
	#ADC_CDR7
 (76)

654 
	#ADC_RPR
 (256)

655 
	#ADC_RCR
 (260)

656 
	#ADC_TPR
 (264)

657 
	#ADC_TCR
 (268)

658 
	#ADC_RNPR
 (272)

659 
	#ADC_RNCR
 (276)

660 
	#ADC_TNPR
 (280)

661 
	#ADC_TNCR
 (284)

662 
	#ADC_PTCR
 (288)

663 
	#ADC_PTSR
 (292)

665 
	#AT91C_ADC_SWRST
 (0x1 << 0)

666 
	#AT91C_ADC_START
 (0x1 << 1)

668 
	#AT91C_ADC_TRGEN
 (0x1 << 0)

669 
	#AT91C_ADC_TRGEN_DIS
 (0x0)

670 
	#AT91C_ADC_TRGEN_EN
 (0x1)

671 
	#AT91C_ADC_TRGSEL
 (0x7 << 1)

672 
	#AT91C_ADC_TRGSEL_TIOA0
 (0x0 << 1)

673 
	#AT91C_ADC_TRGSEL_TIOA1
 (0x1 << 1)

674 
	#AT91C_ADC_TRGSEL_TIOA2
 (0x2 << 1)

675 
	#AT91C_ADC_TRGSEL_TIOA3
 (0x3 << 1)

676 
	#AT91C_ADC_TRGSEL_TIOA4
 (0x4 << 1)

677 
	#AT91C_ADC_TRGSEL_TIOA5
 (0x5 << 1)

678 
	#AT91C_ADC_TRGSEL_EXT
 (0x6 << 1)

679 
	#AT91C_ADC_LOWRES
 (0x1 << 4)

680 
	#AT91C_ADC_LOWRES_10_BIT
 (0x0 << 4)

681 
	#AT91C_ADC_LOWRES_8_BIT
 (0x1 << 4)

682 
	#AT91C_ADC_SLEEP
 (0x1 << 5)

683 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (0x0 << 5)

684 
	#AT91C_ADC_SLEEP_MODE
 (0x1 << 5)

685 
	#AT91C_ADC_PRESCAL
 (0x3F << 8)

686 
	#AT91C_ADC_STARTUP
 (0x1F << 16)

687 
	#AT91C_ADC_SHTIM
 (0xF << 24)

689 
	#AT91C_ADC_CH0
 (0x1 << 0)

690 
	#AT91C_ADC_CH1
 (0x1 << 1)

691 
	#AT91C_ADC_CH2
 (0x1 << 2)

692 
	#AT91C_ADC_CH3
 (0x1 << 3)

693 
	#AT91C_ADC_CH4
 (0x1 << 4)

694 
	#AT91C_ADC_CH5
 (0x1 << 5)

695 
	#AT91C_ADC_CH6
 (0x1 << 6)

696 
	#AT91C_ADC_CH7
 (0x1 << 7)

700 
	#AT91C_ADC_EOC0
 (0x1 << 0)

701 
	#AT91C_ADC_EOC1
 (0x1 << 1)

702 
	#AT91C_ADC_EOC2
 (0x1 << 2)

703 
	#AT91C_ADC_EOC3
 (0x1 << 3)

704 
	#AT91C_ADC_EOC4
 (0x1 << 4)

705 
	#AT91C_ADC_EOC5
 (0x1 << 5)

706 
	#AT91C_ADC_EOC6
 (0x1 << 6)

707 
	#AT91C_ADC_EOC7
 (0x1 << 7)

708 
	#AT91C_ADC_OVRE0
 (0x1 << 8)

709 
	#AT91C_ADC_OVRE1
 (0x1 << 9)

710 
	#AT91C_ADC_OVRE2
 (0x1 << 10)

711 
	#AT91C_ADC_OVRE3
 (0x1 << 11)

712 
	#AT91C_ADC_OVRE4
 (0x1 << 12)

713 
	#AT91C_ADC_OVRE5
 (0x1 << 13)

714 
	#AT91C_ADC_OVRE6
 (0x1 << 14)

715 
	#AT91C_ADC_OVRE7
 (0x1 << 15)

716 
	#AT91C_ADC_DRDY
 (0x1 << 16)

717 
	#AT91C_ADC_GOVRE
 (0x1 << 17)

718 
	#AT91C_ADC_ENDRX
 (0x1 << 18)

719 
	#AT91C_ADC_RXBUFF
 (0x1 << 19)

721 
	#AT91C_ADC_LDATA
 (0x3FF << 0)

726 
	#AT91C_ADC_DATA
 (0x3FF << 0)

734 

	)

739 
	#SSC_CR
 ( 0)

740 
	#SSC_CMR
 ( 4)

741 
	#SSC_RCMR
 (16)

742 
	#SSC_RFMR
 (20)

743 
	#SSC_TCMR
 (24)

744 
	#SSC_TFMR
 (28)

745 
	#SSC_RHR
 (32)

746 
	#SSC_THR
 (36)

747 
	#SSC_RSHR
 (48)

748 
	#SSC_TSHR
 (52)

749 
	#SSC_RC0R
 (56)

750 
	#SSC_RC1R
 (60)

751 
	#SSC_SR
 (64)

752 
	#SSC_IER
 (68)

753 
	#SSC_IDR
 (72)

754 
	#SSC_IMR
 (76)

755 
	#SSC_RPR
 (256)

756 
	#SSC_RCR
 (260)

757 
	#SSC_TPR
 (264)

758 
	#SSC_TCR
 (268)

759 
	#SSC_RNPR
 (272)

760 
	#SSC_RNCR
 (276)

761 
	#SSC_TNPR
 (280)

762 
	#SSC_TNCR
 (284)

763 
	#SSC_PTCR
 (288)

764 
	#SSC_PTSR
 (292)

766 
	#AT91C_SSC_RXEN
 (0x1 << 0)

767 
	#AT91C_SSC_RXDIS
 (0x1 << 1)

768 
	#AT91C_SSC_TXEN
 (0x1 << 8)

769 
	#AT91C_SSC_TXDIS
 (0x1 << 9)

770 
	#AT91C_SSC_SWRST
 (0x1 << 15)

772 
	#AT91C_SSC_CKS
 (0x3 << 0)

773 
	#AT91C_SSC_CKS_DIV
 (0x0)

774 
	#AT91C_SSC_CKS_TK
 (0x1)

775 
	#AT91C_SSC_CKS_RK
 (0x2)

776 
	#AT91C_SSC_CKO
 (0x7 << 2)

777 
	#AT91C_SSC_CKO_NONE
 (0x0 << 2)

778 
	#AT91C_SSC_CKO_CONTINOUS
 (0x1 << 2)

779 
	#AT91C_SSC_CKO_DATA_TX
 (0x2 << 2)

780 
	#AT91C_SSC_CKI
 (0x1 << 5)

781 
	#AT91C_SSC_CKG
 (0x3 << 6)

782 
	#AT91C_SSC_CKG_NONE
 (0x0 << 6)

783 
	#AT91C_SSC_CKG_LOW
 (0x1 << 6)

784 
	#AT91C_SSC_CKG_HIGH
 (0x2 << 6)

785 
	#AT91C_SSC_START
 (0xF << 8)

786 
	#AT91C_SSC_START_CONTINOUS
 (0x0 << 8)

787 
	#AT91C_SSC_START_TX
 (0x1 << 8)

788 
	#AT91C_SSC_START_LOW_RF
 (0x2 << 8)

789 
	#AT91C_SSC_START_HIGH_RF
 (0x3 << 8)

790 
	#AT91C_SSC_START_FALL_RF
 (0x4 << 8)

791 
	#AT91C_SSC_START_RISE_RF
 (0x5 << 8)

792 
	#AT91C_SSC_START_LEVEL_RF
 (0x6 << 8)

793 
	#AT91C_SSC_START_EDGE_RF
 (0x7 << 8)

794 
	#AT91C_SSC_START_0
 (0x8 << 8)

795 
	#AT91C_SSC_STOP
 (0x1 << 12)

796 
	#AT91C_SSC_STTOUT
 (0x1 << 15)

797 
	#AT91C_SSC_STTDLY
 (0xFF << 16)

798 
	#AT91C_SSC_PERIOD
 (0xFF << 24)

800 
	#AT91C_SSC_DATLEN
 (0x1F << 0)

801 
	#AT91C_SSC_LOOP
 (0x1 << 5)

802 
	#AT91C_SSC_MSBF
 (0x1 << 7)

803 
	#AT91C_SSC_DATNB
 (0xF << 8)

804 
	#AT91C_SSC_FSLEN
 (0xF << 16)

805 
	#AT91C_SSC_FSOS
 (0x7 << 20)

806 
	#AT91C_SSC_FSOS_NONE
 (0x0 << 20)

807 
	#AT91C_SSC_FSOS_NEGATIVE
 (0x1 << 20)

808 
	#AT91C_SSC_FSOS_POSITIVE
 (0x2 << 20)

809 
	#AT91C_SSC_FSOS_LOW
 (0x3 << 20)

810 
	#AT91C_SSC_FSOS_HIGH
 (0x4 << 20)

811 
	#AT91C_SSC_FSOS_TOGGLE
 (0x5 << 20)

812 
	#AT91C_SSC_FSEDGE
 (0x1 << 24)

815 
	#AT91C_SSC_DATDEF
 (0x1 << 5)

816 
	#AT91C_SSC_FSDEN
 (0x1 << 23)

818 
	#AT91C_SSC_TXRDY
 (0x1 << 0)

819 
	#AT91C_SSC_TXEMPTY
 (0x1 << 1)

820 
	#AT91C_SSC_ENDTX
 (0x1 << 2)

821 
	#AT91C_SSC_TXBUFE
 (0x1 << 3)

822 
	#AT91C_SSC_RXRDY
 (0x1 << 4)

823 
	#AT91C_SSC_OVRUN
 (0x1 << 5)

824 
	#AT91C_SSC_ENDRX
 (0x1 << 6)

825 
	#AT91C_SSC_RXBUFF
 (0x1 << 7)

826 
	#AT91C_SSC_CP0
 (0x1 << 8)

827 
	#AT91C_SSC_CP1
 (0x1 << 9)

828 
	#AT91C_SSC_TXSYN
 (0x1 << 10)

829 
	#AT91C_SSC_RXSYN
 (0x1 << 11)

830 
	#AT91C_SSC_TXENA
 (0x1 << 16)

831 
	#AT91C_SSC_RXENA
 (0x1 << 17)

835 

	)

840 
	#US_CR
 ( 0)

841 
	#US_MR
 ( 4)

842 
	#US_IER
 ( 8)

843 
	#US_IDR
 (12)

844 
	#US_IMR
 (16)

845 
	#US_CSR
 (20)

846 
	#US_RHR
 (24)

847 
	#US_THR
 (28)

848 
	#US_BRGR
 (32)

849 
	#US_RTOR
 (36)

850 
	#US_TTGR
 (40)

851 
	#US_FIDI
 (64)

852 
	#US_NER
 (68)

853 
	#US_XXR
 (72)

854 
	#US_IF
 (76)

855 
	#US_RPR
 (256)

856 
	#US_RCR
 (260)

857 
	#US_TPR
 (264)

858 
	#US_TCR
 (268)

859 
	#US_RNPR
 (272)

860 
	#US_RNCR
 (276)

861 
	#US_TNPR
 (280)

862 
	#US_TNCR
 (284)

863 
	#US_PTCR
 (288)

864 
	#US_PTSR
 (292)

866 
	#AT91C_US_RSTSTA
 (0x1 << 8)

867 
	#AT91C_US_STTBRK
 (0x1 << 9)

868 
	#AT91C_US_STPBRK
 (0x1 << 10)

869 
	#AT91C_US_STTTO
 (0x1 << 11)

870 
	#AT91C_US_SENDA
 (0x1 << 12)

871 
	#AT91C_US_RSTIT
 (0x1 << 13)

872 
	#AT91C_US_RSTNACK
 (0x1 << 14)

873 
	#AT91C_US_RETTO
 (0x1 << 15)

874 
	#AT91C_US_DTREN
 (0x1 << 16)

875 
	#AT91C_US_DTRDIS
 (0x1 << 17)

876 
	#AT91C_US_RTSEN
 (0x1 << 18)

877 
	#AT91C_US_RTSDIS
 (0x1 << 19)

879 
	#AT91C_US_USMODE
 (0xF << 0)

880 
	#AT91C_US_USMODE_NORMAL
 (0x0)

881 
	#AT91C_US_USMODE_RS485
 (0x1)

882 
	#AT91C_US_USMODE_HWHSH
 (0x2)

883 
	#AT91C_US_USMODE_MODEM
 (0x3)

884 
	#AT91C_US_USMODE_ISO7816_0
 (0x4)

885 
	#AT91C_US_USMODE_ISO7816_1
 (0x6)

886 
	#AT91C_US_USMODE_IRDA
 (0x8)

887 
	#AT91C_US_USMODE_SWHSH
 (0xC)

888 
	#AT91C_US_CLKS
 (0x3 << 4)

889 
	#AT91C_US_CLKS_CLOCK
 (0x0 << 4)

890 
	#AT91C_US_CLKS_FDIV1
 (0x1 << 4)

891 
	#AT91C_US_CLKS_SLOW
 (0x2 << 4)

892 
	#AT91C_US_CLKS_EXT
 (0x3 << 4)

893 
	#AT91C_US_CHRL
 (0x3 << 6)

894 
	#AT91C_US_CHRL_5_BITS
 (0x0 << 6)

895 
	#AT91C_US_CHRL_6_BITS
 (0x1 << 6)

896 
	#AT91C_US_CHRL_7_BITS
 (0x2 << 6)

897 
	#AT91C_US_CHRL_8_BITS
 (0x3 << 6)

898 
	#AT91C_US_SYNC
 (0x1 << 8)

899 
	#AT91C_US_NBSTOP
 (0x3 << 12)

900 
	#AT91C_US_NBSTOP_1_BIT
 (0x0 << 12)

901 
	#AT91C_US_NBSTOP_15_BIT
 (0x1 << 12)

902 
	#AT91C_US_NBSTOP_2_BIT
 (0x2 << 12)

903 
	#AT91C_US_MSBF
 (0x1 << 16)

904 
	#AT91C_US_MODE9
 (0x1 << 17)

905 
	#AT91C_US_CKLO
 (0x1 << 18)

906 
	#AT91C_US_OVER
 (0x1 << 19)

907 
	#AT91C_US_INACK
 (0x1 << 20)

908 
	#AT91C_US_DSNACK
 (0x1 << 21)

909 
	#AT91C_US_MAX_ITER
 (0x1 << 24)

910 
	#AT91C_US_FILTER
 (0x1 << 28)

912 
	#AT91C_US_RXBRK
 (0x1 << 2)

913 
	#AT91C_US_TIMEOUT
 (0x1 << 8)

914 
	#AT91C_US_ITERATION
 (0x1 << 10)

915 
	#AT91C_US_NACK
 (0x1 << 13)

916 
	#AT91C_US_RIIC
 (0x1 << 16)

917 
	#AT91C_US_DSRIC
 (0x1 << 17)

918 
	#AT91C_US_DCDIC
 (0x1 << 18)

919 
	#AT91C_US_CTSIC
 (0x1 << 19)

923 
	#AT91C_US_RI
 (0x1 << 20)

924 
	#AT91C_US_DSR
 (0x1 << 21)

925 
	#AT91C_US_DCD
 (0x1 << 22)

926 
	#AT91C_US_CTS
 (0x1 << 23)

927 

	)

932 
	#TWI_CR
 ( 0)

933 
	#TWI_MMR
 ( 4)

934 
	#TWI_SMR
 ( 8)

935 
	#TWI_IADR
 (12)

936 
	#TWI_CWGR
 (16)

937 
	#TWI_SR
 (32)

938 
	#TWI_IER
 (36)

939 
	#TWI_IDR
 (40)

940 
	#TWI_IMR
 (44)

941 
	#TWI_RHR
 (48)

942 
	#TWI_THR
 (52)

944 
	#AT91C_TWI_START
 (0x1 << 0)

945 
	#AT91C_TWI_STOP
 (0x1 << 1)

946 
	#AT91C_TWI_MSEN
 (0x1 << 2)

947 
	#AT91C_TWI_MSDIS
 (0x1 << 3)

948 
	#AT91C_TWI_SVEN
 (0x1 << 4)

949 
	#AT91C_TWI_SVDIS
 (0x1 << 5)

950 
	#AT91C_TWI_SWRST
 (0x1 << 7)

952 
	#AT91C_TWI_IADRSZ
 (0x3 << 8)

953 
	#AT91C_TWI_IADRSZ_NO
 (0x0 << 8)

954 
	#AT91C_TWI_IADRSZ_1_BYTE
 (0x1 << 8)

955 
	#AT91C_TWI_IADRSZ_2_BYTE
 (0x2 << 8)

956 
	#AT91C_TWI_IADRSZ_3_BYTE
 (0x3 << 8)

957 
	#AT91C_TWI_MREAD
 (0x1 << 12)

958 
	#AT91C_TWI_DADR
 (0x7F << 16)

960 
	#AT91C_TWI_SADR
 (0x7F << 16)

962 
	#AT91C_TWI_CLDIV
 (0xFF << 0)

963 
	#AT91C_TWI_CHDIV
 (0xFF << 8)

964 
	#AT91C_TWI_CKDIV
 (0x7 << 16)

966 
	#AT91C_TWI_TXCOMP
 (0x1 << 0)

967 
	#AT91C_TWI_RXRDY
 (0x1 << 1)

968 
	#AT91C_TWI_TXRDY
 (0x1 << 2)

969 
	#AT91C_TWI_SVREAD
 (0x1 << 3)

970 
	#AT91C_TWI_SVACC
 (0x1 << 4)

971 
	#AT91C_TWI_GCACC
 (0x1 << 5)

972 
	#AT91C_TWI_OVRE
 (0x1 << 6)

973 
	#AT91C_TWI_UNRE
 (0x1 << 7)

974 
	#AT91C_TWI_NACK
 (0x1 << 8)

975 
	#AT91C_TWI_ARBLST
 (0x1 << 9)

979 

	)

984 
	#TC_CCR
 ( 0)

985 
	#TC_CMR
 ( 4)

986 
	#TC_CV
 (16)

987 
	#TC_RA
 (20)

988 
	#TC_RB
 (24)

989 
	#TC_RC
 (28)

990 
	#TC_SR
 (32)

991 
	#TC_IER
 (36)

992 
	#TC_IDR
 (40)

993 
	#TC_IMR
 (44)

995 
	#AT91C_TC_CLKEN
 (0x1 << 0)

996 
	#AT91C_TC_CLKDIS
 (0x1 << 1)

997 
	#AT91C_TC_SWTRG
 (0x1 << 2)

999 
	#AT91C_TC_CLKS
 (0x7 << 0)

1000 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (0x0)

1001 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (0x1)

1002 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (0x2)

1003 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (0x3)

1004 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (0x4)

1005 
	#AT91C_TC_CLKS_XC0
 (0x5)

1006 
	#AT91C_TC_CLKS_XC1
 (0x6)

1007 
	#AT91C_TC_CLKS_XC2
 (0x7)

1008 
	#AT91C_TC_CLKI
 (0x1 << 3)

1009 
	#AT91C_TC_BURST
 (0x3 << 4)

1010 
	#AT91C_TC_BURST_NONE
 (0x0 << 4)

1011 
	#AT91C_TC_BURST_XC0
 (0x1 << 4)

1012 
	#AT91C_TC_BURST_XC1
 (0x2 << 4)

1013 
	#AT91C_TC_BURST_XC2
 (0x3 << 4)

1014 
	#AT91C_TC_CPCSTOP
 (0x1 << 6)

1015 
	#AT91C_TC_LDBSTOP
 (0x1 << 6)

1016 
	#AT91C_TC_LDBDIS
 (0x1 << 7)

1017 
	#AT91C_TC_CPCDIS
 (0x1 << 7)

1018 
	#AT91C_TC_ETRGEDG
 (0x3 << 8)

1019 
	#AT91C_TC_ETRGEDG_NONE
 (0x0 << 8)

1020 
	#AT91C_TC_ETRGEDG_RISING
 (0x1 << 8)

1021 
	#AT91C_TC_ETRGEDG_FALLING
 (0x2 << 8)

1022 
	#AT91C_TC_ETRGEDG_BOTH
 (0x3 << 8)

1023 
	#AT91C_TC_EEVTEDG
 (0x3 << 8)

1024 
	#AT91C_TC_EEVTEDG_NONE
 (0x0 << 8)

1025 
	#AT91C_TC_EEVTEDG_RISING
 (0x1 << 8)

1026 
	#AT91C_TC_EEVTEDG_FALLING
 (0x2 << 8)

1027 
	#AT91C_TC_EEVTEDG_BOTH
 (0x3 << 8)

1028 
	#AT91C_TC_ABETRG
 (0x1 << 10)

1029 
	#AT91C_TC_EEVT
 (0x3 << 10)

1030 
	#AT91C_TC_EEVT_NONE
 (0x0 << 10)

1031 
	#AT91C_TC_EEVT_RISING
 (0x1 << 10)

1032 
	#AT91C_TC_EEVT_FALLING
 (0x2 << 10)

1033 
	#AT91C_TC_EEVT_BOTH
 (0x3 << 10)

1034 
	#AT91C_TC_ENETRG
 (0x1 << 12)

1035 
	#AT91C_TC_WAVESEL
 (0x3 << 13)

1036 
	#AT91C_TC_WAVESEL_UP
 (0x0 << 13)

1037 
	#AT91C_TC_WAVESEL_UPDOWN
 (0x1 << 13)

1038 
	#AT91C_TC_WAVESEL_UP_AUTO
 (0x2 << 13)

1039 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (0x3 << 13)

1040 
	#AT91C_TC_CPCTRG
 (0x1 << 14)

1041 
	#AT91C_TC_WAVE
 (0x1 << 15)

1042 
	#AT91C_TC_LDRA
 (0x3 << 16)

1043 
	#AT91C_TC_LDRA_NONE
 (0x0 << 16)

1044 
	#AT91C_TC_LDRA_RISING
 (0x1 << 16)

1045 
	#AT91C_TC_LDRA_FALLING
 (0x2 << 16)

1046 
	#AT91C_TC_LDRA_BOTH
 (0x3 << 16)

1047 
	#AT91C_TC_ACPA
 (0x3 << 16)

1048 
	#AT91C_TC_ACPA_NONE
 (0x0 << 16)

1049 
	#AT91C_TC_ACPA_SET
 (0x1 << 16)

1050 
	#AT91C_TC_ACPA_CLEAR
 (0x2 << 16)

1051 
	#AT91C_TC_ACPA_TOGGLE
 (0x3 << 16)

1052 
	#AT91C_TC_LDRB
 (0x3 << 18)

1053 
	#AT91C_TC_LDRB_NONE
 (0x0 << 18)

1054 
	#AT91C_TC_LDRB_RISING
 (0x1 << 18)

1055 
	#AT91C_TC_LDRB_FALLING
 (0x2 << 18)

1056 
	#AT91C_TC_LDRB_BOTH
 (0x3 << 18)

1057 
	#AT91C_TC_ACPC
 (0x3 << 18)

1058 
	#AT91C_TC_ACPC_NONE
 (0x0 << 18)

1059 
	#AT91C_TC_ACPC_SET
 (0x1 << 18)

1060 
	#AT91C_TC_ACPC_CLEAR
 (0x2 << 18)

1061 
	#AT91C_TC_ACPC_TOGGLE
 (0x3 << 18)

1062 
	#AT91C_TC_AEEVT
 (0x3 << 20)

1063 
	#AT91C_TC_AEEVT_NONE
 (0x0 << 20)

1064 
	#AT91C_TC_AEEVT_SET
 (0x1 << 20)

1065 
	#AT91C_TC_AEEVT_CLEAR
 (0x2 << 20)

1066 
	#AT91C_TC_AEEVT_TOGGLE
 (0x3 << 20)

1067 
	#AT91C_TC_ASWTRG
 (0x3 << 22)

1068 
	#AT91C_TC_ASWTRG_NONE
 (0x0 << 22)

1069 
	#AT91C_TC_ASWTRG_SET
 (0x1 << 22)

1070 
	#AT91C_TC_ASWTRG_CLEAR
 (0x2 << 22)

1071 
	#AT91C_TC_ASWTRG_TOGGLE
 (0x3 << 22)

1072 
	#AT91C_TC_BCPB
 (0x3 << 24)

1073 
	#AT91C_TC_BCPB_NONE
 (0x0 << 24)

1074 
	#AT91C_TC_BCPB_SET
 (0x1 << 24)

1075 
	#AT91C_TC_BCPB_CLEAR
 (0x2 << 24)

1076 
	#AT91C_TC_BCPB_TOGGLE
 (0x3 << 24)

1077 
	#AT91C_TC_BCPC
 (0x3 << 26)

1078 
	#AT91C_TC_BCPC_NONE
 (0x0 << 26)

1079 
	#AT91C_TC_BCPC_SET
 (0x1 << 26)

1080 
	#AT91C_TC_BCPC_CLEAR
 (0x2 << 26)

1081 
	#AT91C_TC_BCPC_TOGGLE
 (0x3 << 26)

1082 
	#AT91C_TC_BEEVT
 (0x3 << 28)

1083 
	#AT91C_TC_BEEVT_NONE
 (0x0 << 28)

1084 
	#AT91C_TC_BEEVT_SET
 (0x1 << 28)

1085 
	#AT91C_TC_BEEVT_CLEAR
 (0x2 << 28)

1086 
	#AT91C_TC_BEEVT_TOGGLE
 (0x3 << 28)

1087 
	#AT91C_TC_BSWTRG
 (0x3 << 30)

1088 
	#AT91C_TC_BSWTRG_NONE
 (0x0 << 30)

1089 
	#AT91C_TC_BSWTRG_SET
 (0x1 << 30)

1090 
	#AT91C_TC_BSWTRG_CLEAR
 (0x2 << 30)

1091 
	#AT91C_TC_BSWTRG_TOGGLE
 (0x3 << 30)

1093 
	#AT91C_TC_COVFS
 (0x1 << 0)

1094 
	#AT91C_TC_LOVRS
 (0x1 << 1)

1095 
	#AT91C_TC_CPAS
 (0x1 << 2)

1096 
	#AT91C_TC_CPBS
 (0x1 << 3)

1097 
	#AT91C_TC_CPCS
 (0x1 << 4)

1098 
	#AT91C_TC_LDRAS
 (0x1 << 5)

1099 
	#AT91C_TC_LDRBS
 (0x1 << 6)

1100 
	#AT91C_TC_ETRCS
 (0x1 << 7)

1101 
	#AT91C_TC_ETRGS
 (0x1 << 16)

1102 
	#AT91C_TC_MTIOA
 (0x1 << 17)

1103 
	#AT91C_TC_MTIOB
 (0x1 << 18)

1107 

	)

1112 
	#TCB_TC0
 ( 0)

1113 
	#TCB_TC1
 (64)

1114 
	#TCB_TC2
 (128)

1115 
	#TCB_BCR
 (192)

1116 
	#TCB_BMR
 (196)

1118 
	#AT91C_TCB_SYNC
 (0x1 << 0)

1120 
	#AT91C_TCB_TC0XC0S
 (0x1 << 0)

1121 
	#AT91C_TCB_TC0XC0S_TCLK0
 (0x0)

1122 
	#AT91C_TCB_TC0XC0S_NONE
 (0x1)

1123 
	#AT91C_TCB_TC0XC0S_TIOA1
 (0x2)

1124 
	#AT91C_TCB_TC0XC0S_TIOA2
 (0x3)

1125 
	#AT91C_TCB_TC1XC1S
 (0x1 << 2)

1126 
	#AT91C_TCB_TC1XC1S_TCLK1
 (0x0 << 2)

1127 
	#AT91C_TCB_TC1XC1S_NONE
 (0x1 << 2)

1128 
	#AT91C_TCB_TC1XC1S_TIOA0
 (0x2 << 2)

1129 
	#AT91C_TCB_TC1XC1S_TIOA2
 (0x3 << 2)

1130 
	#AT91C_TCB_TC2XC2S
 (0x1 << 4)

1131 
	#AT91C_TCB_TC2XC2S_TCLK2
 (0x0 << 4)

1132 
	#AT91C_TCB_TC2XC2S_NONE
 (0x1 << 4)

1133 
	#AT91C_TCB_TC2XC2S_TIOA0
 (0x2 << 4)

1134 
	#AT91C_TCB_TC2XC2S_TIOA2
 (0x3 << 4)

1135 

	)

1140 
	#PWMC_CMR
 ( 0)

1141 
	#PWMC_CDTYR
 ( 4)

1142 
	#PWMC_CPRDR
 ( 8)

1143 
	#PWMC_CCNTR
 (12)

1144 
	#PWMC_CUPDR
 (16)

1145 
	#PWMC_Re£rved
 (20)

1147 
	#AT91C_PWMC_CPRE
 (0xF << 0)

1148 
	#AT91C_PWMC_CPRE_MCK
 (0x0)

1149 
	#AT91C_PWMC_CPRE_MCKA
 (0xB)

1150 
	#AT91C_PWMC_CPRE_MCKB
 (0xC)

1151 
	#AT91C_PWMC_CALG
 (0x1 << 8)

1152 
	#AT91C_PWMC_CPOL
 (0x1 << 9)

1153 
	#AT91C_PWMC_CPD
 (0x1 << 10)

1155 
	#AT91C_PWMC_CDTY
 (0x0 << 0)

1157 
	#AT91C_PWMC_CPRD
 (0x0 << 0)

1159 
	#AT91C_PWMC_CCNT
 (0x0 << 0)

1161 
	#AT91C_PWMC_CUPD
 (0x0 << 0)

1162 

	)

1167 
	#PWMC_MR
 ( 0)

1168 
	#PWMC_ENA
 ( 4)

1169 
	#PWMC_DIS
 ( 8)

1170 
	#PWMC_SR
 (12)

1171 
	#PWMC_IER
 (16)

1172 
	#PWMC_IDR
 (20)

1173 
	#PWMC_IMR
 (24)

1174 
	#PWMC_ISR
 (28)

1175 
	#PWMC_VR
 (252)

1176 
	#PWMC_CH
 (512)

1178 
	#AT91C_PWMC_DIVA
 (0xFF << 0)

1179 
	#AT91C_PWMC_PREA
 (0xF << 8)

1180 
	#AT91C_PWMC_PREA_MCK
 (0x0 << 8)

1181 
	#AT91C_PWMC_DIVB
 (0xFF << 16)

1182 
	#AT91C_PWMC_PREB
 (0xF << 24)

1183 
	#AT91C_PWMC_PREB_MCK
 (0x0 << 24)

1185 
	#AT91C_PWMC_CHID0
 (0x1 << 0)

1186 
	#AT91C_PWMC_CHID1
 (0x1 << 1)

1187 
	#AT91C_PWMC_CHID2
 (0x1 << 2)

1188 
	#AT91C_PWMC_CHID3
 (0x1 << 3)

1189 
	#AT91C_PWMC_CHID4
 (0x1 << 4)

1190 
	#AT91C_PWMC_CHID5
 (0x1 << 5)

1191 
	#AT91C_PWMC_CHID6
 (0x1 << 6)

1192 
	#AT91C_PWMC_CHID7
 (0x1 << 7)

1199 

	)

1204 
	#UDP_NUM
 ( 0)

1205 
	#UDP_GLBSTATE
 ( 4)

1206 
	#UDP_FADDR
 ( 8)

1207 
	#UDP_IER
 (16)

1208 
	#UDP_IDR
 (20)

1209 
	#UDP_IMR
 (24)

1210 
	#UDP_ISR
 (28)

1211 
	#UDP_ICR
 (32)

1212 
	#UDP_RSTEP
 (40)

1213 
	#UDP_CSR
 (48)

1214 
	#UDP_FDR
 (80)

1216 
	#AT91C_UDP_FRM_NUM
 (0x7FF << 0)

1217 
	#AT91C_UDP_FRM_ERR
 (0x1 << 16)

1218 
	#AT91C_UDP_FRM_OK
 (0x1 << 17)

1220 
	#AT91C_UDP_FADDEN
 (0x1 << 0)

1221 
	#AT91C_UDP_CONFG
 (0x1 << 1)

1222 
	#AT91C_UDP_RMWUPE
 (0x1 << 2)

1223 
	#AT91C_UDP_RSMINPR
 (0x1 << 3)

1225 
	#AT91C_UDP_FADD
 (0xFF << 0)

1226 
	#AT91C_UDP_FEN
 (0x1 << 8)

1228 
	#AT91C_UDP_EPINT0
 (0x1 << 0)

1229 
	#AT91C_UDP_EPINT1
 (0x1 << 1)

1230 
	#AT91C_UDP_EPINT2
 (0x1 << 2)

1231 
	#AT91C_UDP_EPINT3
 (0x1 << 3)

1232 
	#AT91C_UDP_EPINT4
 (0x1 << 4)

1233 
	#AT91C_UDP_EPINT5
 (0x1 << 5)

1234 
	#AT91C_UDP_EPINT6
 (0x1 << 6)

1235 
	#AT91C_UDP_EPINT7
 (0x1 << 7)

1236 
	#AT91C_UDP_RXSUSP
 (0x1 << 8)

1237 
	#AT91C_UDP_RXRSM
 (0x1 << 9)

1238 
	#AT91C_UDP_EXTRSM
 (0x1 << 10)

1239 
	#AT91C_UDP_SOFINT
 (0x1 << 11)

1240 
	#AT91C_UDP_WAKEUP
 (0x1 << 13)

1244 
	#AT91C_UDP_ENDBUSRES
 (0x1 << 12)

1247 
	#AT91C_UDP_EP0
 (0x1 << 0)

1248 
	#AT91C_UDP_EP1
 (0x1 << 1)

1249 
	#AT91C_UDP_EP2
 (0x1 << 2)

1250 
	#AT91C_UDP_EP3
 (0x1 << 3)

1251 
	#AT91C_UDP_EP4
 (0x1 << 4)

1252 
	#AT91C_UDP_EP5
 (0x1 << 5)

1253 
	#AT91C_UDP_EP6
 (0x1 << 6)

1254 
	#AT91C_UDP_EP7
 (0x1 << 7)

1256 
	#AT91C_UDP_TXCOMP
 (0x1 << 0)

1257 
	#AT91C_UDP_RX_DATA_BK0
 (0x1 << 1)

1258 
	#AT91C_UDP_RXSETUP
 (0x1 << 2)

1259 
	#AT91C_UDP_ISOERROR
 (0x1 << 3)

1260 
	#AT91C_UDP_TXPKTRDY
 (0x1 << 4)

1261 
	#AT91C_UDP_FORCESTALL
 (0x1 << 5)

1262 
	#AT91C_UDP_RX_DATA_BK1
 (0x1 << 6)

1263 
	#AT91C_UDP_DIR
 (0x1 << 7)

1264 
	#AT91C_UDP_EPTYPE
 (0x7 << 8)

1265 
	#AT91C_UDP_EPTYPE_CTRL
 (0x0 << 8)

1266 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (0x1 << 8)

1267 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (0x2 << 8)

1268 
	#AT91C_UDP_EPTYPE_INT_OUT
 (0x3 << 8)

1269 
	#AT91C_UDP_EPTYPE_ISO_IN
 (0x5 << 8)

1270 
	#AT91C_UDP_EPTYPE_BULK_IN
 (0x6 << 8)

1271 
	#AT91C_UDP_EPTYPE_INT_IN
 (0x7 << 8)

1272 
	#AT91C_UDP_DTGLE
 (0x1 << 11)

1273 
	#AT91C_UDP_EPEDS
 (0x1 << 15)

1274 
	#AT91C_UDP_RXBYTECNT
 (0x7FF << 16)

1275 

	)

1280 
	#AT91C_SYSC_SYSC_VRPM
 (0xFFFFFD60)

1282 
	#AT91C_AIC_ICCR
 (0xFFFFF128)

1283 
	#AT91C_AIC_IECR
 (0xFFFFF120)

1284 
	#AT91C_AIC_SMR
 (0xFFFFF000)

1285 
	#AT91C_AIC_ISCR
 (0xFFFFF12C)

1286 
	#AT91C_AIC_EOICR
 (0xFFFFF130)

1287 
	#AT91C_AIC_DCR
 (0xFFFFF138)

1288 
	#AT91C_AIC_FFER
 (0xFFFFF140)

1289 
	#AT91C_AIC_SVR
 (0xFFFFF080)

1290 
	#AT91C_AIC_SPU
 (0xFFFFF134)

1291 
	#AT91C_AIC_FFDR
 (0xFFFFF144)

1292 
	#AT91C_AIC_FVR
 (0xFFFFF104)

1293 
	#AT91C_AIC_FFSR
 (0xFFFFF148)

1294 
	#AT91C_AIC_IMR
 (0xFFFFF110)

1295 
	#AT91C_AIC_ISR
 (0xFFFFF108)

1296 
	#AT91C_AIC_IVR
 (0xFFFFF100)

1297 
	#AT91C_AIC_IDCR
 (0xFFFFF124)

1298 
	#AT91C_AIC_CISR
 (0xFFFFF114)

1299 
	#AT91C_AIC_IPR
 (0xFFFFF10C)

1301 
	#AT91C_DBGU_C2R
 (0xFFFFF244)

1302 
	#AT91C_DBGU_THR
 (0xFFFFF21C)

1303 
	#AT91C_DBGU_CSR
 (0xFFFFF214)

1304 
	#AT91C_DBGU_IDR
 (0xFFFFF20C)

1305 
	#AT91C_DBGU_MR
 (0xFFFFF204)

1306 
	#AT91C_DBGU_FNTR
 (0xFFFFF248)

1307 
	#AT91C_DBGU_C1R
 (0xFFFFF240)

1308 
	#AT91C_DBGU_BRGR
 (0xFFFFF220)

1309 
	#AT91C_DBGU_RHR
 (0xFFFFF218)

1310 
	#AT91C_DBGU_IMR
 (0xFFFFF210)

1311 
	#AT91C_DBGU_IER
 (0xFFFFF208)

1312 
	#AT91C_DBGU_CR
 (0xFFFFF200)

1314 
	#AT91C_DBGU_TNCR
 (0xFFFFF31C)

1315 
	#AT91C_DBGU_RNCR
 (0xFFFFF314)

1316 
	#AT91C_DBGU_PTCR
 (0xFFFFF320)

1317 
	#AT91C_DBGU_PTSR
 (0xFFFFF324)

1318 
	#AT91C_DBGU_RCR
 (0xFFFFF304)

1319 
	#AT91C_DBGU_TCR
 (0xFFFFF30C)

1320 
	#AT91C_DBGU_RPR
 (0xFFFFF300)

1321 
	#AT91C_DBGU_TPR
 (0xFFFFF308)

1322 
	#AT91C_DBGU_RNPR
 (0xFFFFF310)

1323 
	#AT91C_DBGU_TNPR
 (0xFFFFF318)

1325 
	#AT91C_PIOA_IMR
 (0xFFFFF448)

1326 
	#AT91C_PIOA_IER
 (0xFFFFF440)

1327 
	#AT91C_PIOA_OWDR
 (0xFFFFF4A4)

1328 
	#AT91C_PIOA_ISR
 (0xFFFFF44C)

1329 
	#AT91C_PIOA_PPUDR
 (0xFFFFF460)

1330 
	#AT91C_PIOA_MDSR
 (0xFFFFF458)

1331 
	#AT91C_PIOA_MDER
 (0xFFFFF450)

1332 
	#AT91C_PIOA_PER
 (0xFFFFF400)

1333 
	#AT91C_PIOA_PSR
 (0xFFFFF408)

1334 
	#AT91C_PIOA_OER
 (0xFFFFF410)

1335 
	#AT91C_PIOA_BSR
 (0xFFFFF474)

1336 
	#AT91C_PIOA_PPUER
 (0xFFFFF464)

1337 
	#AT91C_PIOA_MDDR
 (0xFFFFF454)

1338 
	#AT91C_PIOA_PDR
 (0xFFFFF404)

1339 
	#AT91C_PIOA_ODR
 (0xFFFFF414)

1340 
	#AT91C_PIOA_IFDR
 (0xFFFFF424)

1341 
	#AT91C_PIOA_ABSR
 (0xFFFFF478)

1342 
	#AT91C_PIOA_ASR
 (0xFFFFF470)

1343 
	#AT91C_PIOA_PPUSR
 (0xFFFFF468)

1344 
	#AT91C_PIOA_ODSR
 (0xFFFFF438)

1345 
	#AT91C_PIOA_SODR
 (0xFFFFF430)

1346 
	#AT91C_PIOA_IFSR
 (0xFFFFF428)

1347 
	#AT91C_PIOA_IFER
 (0xFFFFF420)

1348 
	#AT91C_PIOA_OSR
 (0xFFFFF418)

1349 
	#AT91C_PIOA_IDR
 (0xFFFFF444)

1350 
	#AT91C_PIOA_PDSR
 (0xFFFFF43C)

1351 
	#AT91C_PIOA_CODR
 (0xFFFFF434)

1352 
	#AT91C_PIOA_OWSR
 (0xFFFFF4A8)

1353 
	#AT91C_PIOA_OWER
 (0xFFFFF4A0)

1355 
	#AT91C_CKGR_PLLR
 (0xFFFFFC2C)

1356 
	#AT91C_CKGR_MCFR
 (0xFFFFFC24)

1357 
	#AT91C_CKGR_MOR
 (0xFFFFFC20)

1359 
	#AT91C_PMC_SCSR
 (0xFFFFFC08)

1360 
	#AT91C_PMC_SCER
 (0xFFFFFC00)

1361 
	#AT91C_PMC_IMR
 (0xFFFFFC6C)

1362 
	#AT91C_PMC_IDR
 (0xFFFFFC64)

1363 
	#AT91C_PMC_PCDR
 (0xFFFFFC14)

1364 
	#AT91C_PMC_SCDR
 (0xFFFFFC04)

1365 
	#AT91C_PMC_SR
 (0xFFFFFC68)

1366 
	#AT91C_PMC_IER
 (0xFFFFFC60)

1367 
	#AT91C_PMC_MCKR
 (0xFFFFFC30)

1368 
	#AT91C_PMC_MOR
 (0xFFFFFC20)

1369 
	#AT91C_PMC_PCER
 (0xFFFFFC10)

1370 
	#AT91C_PMC_PCSR
 (0xFFFFFC18)

1371 
	#AT91C_PMC_PLLR
 (0xFFFFFC2C)

1372 
	#AT91C_PMC_MCFR
 (0xFFFFFC24)

1373 
	#AT91C_PMC_PCKR
 (0xFFFFFC40)

1375 
	#AT91C_RSTC_RSR
 (0xFFFFFD04)

1376 
	#AT91C_RSTC_RMR
 (0xFFFFFD08)

1377 
	#AT91C_RSTC_RCR
 (0xFFFFFD00)

1379 
	#AT91C_RTTC_RTSR
 (0xFFFFFD2C)

1380 
	#AT91C_RTTC_RTAR
 (0xFFFFFD24)

1381 
	#AT91C_RTTC_RTVR
 (0xFFFFFD28)

1382 
	#AT91C_RTTC_RTMR
 (0xFFFFFD20)

1384 
	#AT91C_PITC_PIIR
 (0xFFFFFD3C)

1385 
	#AT91C_PITC_PISR
 (0xFFFFFD34)

1386 
	#AT91C_PITC_PIVR
 (0xFFFFFD38)

1387 
	#AT91C_PITC_PIMR
 (0xFFFFFD30)

1389 
	#AT91C_WDTC_WDMR
 (0xFFFFFD44)

1390 
	#AT91C_WDTC_WDSR
 (0xFFFFFD48)

1391 
	#AT91C_WDTC_WDCR
 (0xFFFFFD40)

1393 
	#AT91C_MC_FCR
 (0xFFFFFF64)

1394 
	#AT91C_MC_ASR
 (0xFFFFFF04)

1395 
	#AT91C_MC_FSR
 (0xFFFFFF68)

1396 
	#AT91C_MC_FMR
 (0xFFFFFF60)

1397 
	#AT91C_MC_AASR
 (0xFFFFFF08)

1398 
	#AT91C_MC_RCR
 (0xFFFFFF00)

1400 
	#AT91C_SPI_PTCR
 (0xFFFE0120)

1401 
	#AT91C_SPI_TNPR
 (0xFFFE0118)

1402 
	#AT91C_SPI_RNPR
 (0xFFFE0110)

1403 
	#AT91C_SPI_TPR
 (0xFFFE0108)

1404 
	#AT91C_SPI_RPR
 (0xFFFE0100)

1405 
	#AT91C_SPI_PTSR
 (0xFFFE0124)

1406 
	#AT91C_SPI_TNCR
 (0xFFFE011C)

1407 
	#AT91C_SPI_RNCR
 (0xFFFE0114)

1408 
	#AT91C_SPI_TCR
 (0xFFFE010C)

1409 
	#AT91C_SPI_RCR
 (0xFFFE0104)

1411 
	#AT91C_SPI_CSR
 (0xFFFE0030)

1412 
	#AT91C_SPI_IDR
 (0xFFFE0018)

1413 
	#AT91C_SPI_SR
 (0xFFFE0010)

1414 
	#AT91C_SPI_RDR
 (0xFFFE0008)

1415 
	#AT91C_SPI_CR
 (0xFFFE0000)

1416 
	#AT91C_SPI_IMR
 (0xFFFE001C)

1417 
	#AT91C_SPI_IER
 (0xFFFE0014)

1418 
	#AT91C_SPI_TDR
 (0xFFFE000C)

1419 
	#AT91C_SPI_MR
 (0xFFFE0004)

1421 
	#AT91C_ADC_PTCR
 (0xFFFD8120)

1422 
	#AT91C_ADC_TNPR
 (0xFFFD8118)

1423 
	#AT91C_ADC_RNPR
 (0xFFFD8110)

1424 
	#AT91C_ADC_TPR
 (0xFFFD8108)

1425 
	#AT91C_ADC_RPR
 (0xFFFD8100)

1426 
	#AT91C_ADC_PTSR
 (0xFFFD8124)

1427 
	#AT91C_ADC_TNCR
 (0xFFFD811C)

1428 
	#AT91C_ADC_RNCR
 (0xFFFD8114)

1429 
	#AT91C_ADC_TCR
 (0xFFFD810C)

1430 
	#AT91C_ADC_RCR
 (0xFFFD8104)

1432 
	#AT91C_ADC_IMR
 (0xFFFD802C)

1433 
	#AT91C_ADC_CDR4
 (0xFFFD8040)

1434 
	#AT91C_ADC_CDR2
 (0xFFFD8038)

1435 
	#AT91C_ADC_CDR0
 (0xFFFD8030)

1436 
	#AT91C_ADC_CDR7
 (0xFFFD804C)

1437 
	#AT91C_ADC_CDR1
 (0xFFFD8034)

1438 
	#AT91C_ADC_CDR3
 (0xFFFD803C)

1439 
	#AT91C_ADC_CDR5
 (0xFFFD8044)

1440 
	#AT91C_ADC_MR
 (0xFFFD8004)

1441 
	#AT91C_ADC_CDR6
 (0xFFFD8048)

1442 
	#AT91C_ADC_CR
 (0xFFFD8000)

1443 
	#AT91C_ADC_CHER
 (0xFFFD8010)

1444 
	#AT91C_ADC_CHSR
 (0xFFFD8018)

1445 
	#AT91C_ADC_IER
 (0xFFFD8024)

1446 
	#AT91C_ADC_SR
 (0xFFFD801C)

1447 
	#AT91C_ADC_CHDR
 (0xFFFD8014)

1448 
	#AT91C_ADC_IDR
 (0xFFFD8028)

1449 
	#AT91C_ADC_LCDR
 (0xFFFD8020)

1451 
	#AT91C_SSC_PTCR
 (0xFFFD4120)

1452 
	#AT91C_SSC_TNPR
 (0xFFFD4118)

1453 
	#AT91C_SSC_RNPR
 (0xFFFD4110)

1454 
	#AT91C_SSC_TPR
 (0xFFFD4108)

1455 
	#AT91C_SSC_RPR
 (0xFFFD4100)

1456 
	#AT91C_SSC_PTSR
 (0xFFFD4124)

1457 
	#AT91C_SSC_TNCR
 (0xFFFD411C)

1458 
	#AT91C_SSC_RNCR
 (0xFFFD4114)

1459 
	#AT91C_SSC_TCR
 (0xFFFD410C)

1460 
	#AT91C_SSC_RCR
 (0xFFFD4104)

1462 
	#AT91C_SSC_RFMR
 (0xFFFD4014)

1463 
	#AT91C_SSC_CMR
 (0xFFFD4004)

1464 
	#AT91C_SSC_IDR
 (0xFFFD4048)

1465 
	#AT91C_SSC_SR
 (0xFFFD4040)

1466 
	#AT91C_SSC_RC0R
 (0xFFFD4038)

1467 
	#AT91C_SSC_RSHR
 (0xFFFD4030)

1468 
	#AT91C_SSC_RHR
 (0xFFFD4020)

1469 
	#AT91C_SSC_TCMR
 (0xFFFD4018)

1470 
	#AT91C_SSC_RCMR
 (0xFFFD4010)

1471 
	#AT91C_SSC_CR
 (0xFFFD4000)

1472 
	#AT91C_SSC_IMR
 (0xFFFD404C)

1473 
	#AT91C_SSC_IER
 (0xFFFD4044)

1474 
	#AT91C_SSC_RC1R
 (0xFFFD403C)

1475 
	#AT91C_SSC_TSHR
 (0xFFFD4034)

1476 
	#AT91C_SSC_THR
 (0xFFFD4024)

1477 
	#AT91C_SSC_TFMR
 (0xFFFD401C)

1479 
	#AT91C_US1_PTSR
 (0xFFFC4124)

1480 
	#AT91C_US1_TNCR
 (0xFFFC411C)

1481 
	#AT91C_US1_RNCR
 (0xFFFC4114)

1482 
	#AT91C_US1_TCR
 (0xFFFC410C)

1483 
	#AT91C_US1_RCR
 (0xFFFC4104)

1484 
	#AT91C_US1_PTCR
 (0xFFFC4120)

1485 
	#AT91C_US1_TNPR
 (0xFFFC4118)

1486 
	#AT91C_US1_RNPR
 (0xFFFC4110)

1487 
	#AT91C_US1_TPR
 (0xFFFC4108)

1488 
	#AT91C_US1_RPR
 (0xFFFC4100)

1490 
	#AT91C_US1_XXR
 (0xFFFC4048)

1491 
	#AT91C_US1_RHR
 (0xFFFC4018)

1492 
	#AT91C_US1_IMR
 (0xFFFC4010)

1493 
	#AT91C_US1_IER
 (0xFFFC4008)

1494 
	#AT91C_US1_CR
 (0xFFFC4000)

1495 
	#AT91C_US1_RTOR
 (0xFFFC4024)

1496 
	#AT91C_US1_THR
 (0xFFFC401C)

1497 
	#AT91C_US1_CSR
 (0xFFFC4014)

1498 
	#AT91C_US1_IDR
 (0xFFFC400C)

1499 
	#AT91C_US1_FIDI
 (0xFFFC4040)

1500 
	#AT91C_US1_BRGR
 (0xFFFC4020)

1501 
	#AT91C_US1_TTGR
 (0xFFFC4028)

1502 
	#AT91C_US1_IF
 (0xFFFC404C)

1503 
	#AT91C_US1_NER
 (0xFFFC4044)

1504 
	#AT91C_US1_MR
 (0xFFFC4004)

1506 
	#AT91C_US0_PTCR
 (0xFFFC0120)

1507 
	#AT91C_US0_TNPR
 (0xFFFC0118)

1508 
	#AT91C_US0_RNPR
 (0xFFFC0110)

1509 
	#AT91C_US0_TPR
 (0xFFFC0108)

1510 
	#AT91C_US0_RPR
 (0xFFFC0100)

1511 
	#AT91C_US0_PTSR
 (0xFFFC0124)

1512 
	#AT91C_US0_TNCR
 (0xFFFC011C)

1513 
	#AT91C_US0_RNCR
 (0xFFFC0114)

1514 
	#AT91C_US0_TCR
 (0xFFFC010C)

1515 
	#AT91C_US0_RCR
 (0xFFFC0104)

1517 
	#AT91C_US0_TTGR
 (0xFFFC0028)

1518 
	#AT91C_US0_BRGR
 (0xFFFC0020)

1519 
	#AT91C_US0_RHR
 (0xFFFC0018)

1520 
	#AT91C_US0_IMR
 (0xFFFC0010)

1521 
	#AT91C_US0_NER
 (0xFFFC0044)

1522 
	#AT91C_US0_RTOR
 (0xFFFC0024)

1523 
	#AT91C_US0_XXR
 (0xFFFC0048)

1524 
	#AT91C_US0_FIDI
 (0xFFFC0040)

1525 
	#AT91C_US0_CR
 (0xFFFC0000)

1526 
	#AT91C_US0_IER
 (0xFFFC0008)

1527 
	#AT91C_US0_IF
 (0xFFFC004C)

1528 
	#AT91C_US0_MR
 (0xFFFC0004)

1529 
	#AT91C_US0_IDR
 (0xFFFC000C)

1530 
	#AT91C_US0_CSR
 (0xFFFC0014)

1531 
	#AT91C_US0_THR
 (0xFFFC001C)

1533 
	#AT91C_TWI_RHR
 (0xFFFB8030)

1534 
	#AT91C_TWI_IDR
 (0xFFFB8028)

1535 
	#AT91C_TWI_SR
 (0xFFFB8020)

1536 
	#AT91C_TWI_CWGR
 (0xFFFB8010)

1537 
	#AT91C_TWI_SMR
 (0xFFFB8008)

1538 
	#AT91C_TWI_CR
 (0xFFFB8000)

1539 
	#AT91C_TWI_THR
 (0xFFFB8034)

1540 
	#AT91C_TWI_IMR
 (0xFFFB802C)

1541 
	#AT91C_TWI_IER
 (0xFFFB8024)

1542 
	#AT91C_TWI_IADR
 (0xFFFB800C)

1543 
	#AT91C_TWI_MMR
 (0xFFFB8004)

1545 
	#AT91C_TC2_IMR
 (0xFFFA00AC)

1546 
	#AT91C_TC2_IER
 (0xFFFA00A4)

1547 
	#AT91C_TC2_RC
 (0xFFFA009C)

1548 
	#AT91C_TC2_RA
 (0xFFFA0094)

1549 
	#AT91C_TC2_CMR
 (0xFFFA0084)

1550 
	#AT91C_TC2_IDR
 (0xFFFA00A8)

1551 
	#AT91C_TC2_SR
 (0xFFFA00A0)

1552 
	#AT91C_TC2_RB
 (0xFFFA0098)

1553 
	#AT91C_TC2_CV
 (0xFFFA0090)

1554 
	#AT91C_TC2_CCR
 (0xFFFA0080)

1556 
	#AT91C_TC1_IMR
 (0xFFFA006C)

1557 
	#AT91C_TC1_IER
 (0xFFFA0064)

1558 
	#AT91C_TC1_RC
 (0xFFFA005C)

1559 
	#AT91C_TC1_RA
 (0xFFFA0054)

1560 
	#AT91C_TC1_CMR
 (0xFFFA0044)

1561 
	#AT91C_TC1_IDR
 (0xFFFA0068)

1562 
	#AT91C_TC1_SR
 (0xFFFA0060)

1563 
	#AT91C_TC1_RB
 (0xFFFA0058)

1564 
	#AT91C_TC1_CV
 (0xFFFA0050)

1565 
	#AT91C_TC1_CCR
 (0xFFFA0040)

1567 
	#AT91C_TC0_IMR
 (0xFFFA002C)

1568 
	#AT91C_TC0_IER
 (0xFFFA0024)

1569 
	#AT91C_TC0_RC
 (0xFFFA001C)

1570 
	#AT91C_TC0_RA
 (0xFFFA0014)

1571 
	#AT91C_TC0_CMR
 (0xFFFA0004)

1572 
	#AT91C_TC0_IDR
 (0xFFFA0028)

1573 
	#AT91C_TC0_SR
 (0xFFFA0020)

1574 
	#AT91C_TC0_RB
 (0xFFFA0018)

1575 
	#AT91C_TC0_CV
 (0xFFFA0010)

1576 
	#AT91C_TC0_CCR
 (0xFFFA0000)

1578 
	#AT91C_TCB_BMR
 (0xFFFA00C4)

1579 
	#AT91C_TCB_BCR
 (0xFFFA00C0)

1581 
	#AT91C_CH3_CUPDR
 (0xFFFCC270)

1582 
	#AT91C_CH3_CPRDR
 (0xFFFCC268)

1583 
	#AT91C_CH3_CMR
 (0xFFFCC260)

1584 
	#AT91C_CH3_Re£rved
 (0xFFFCC274)

1585 
	#AT91C_CH3_CCNTR
 (0xFFFCC26C)

1586 
	#AT91C_CH3_CDTYR
 (0xFFFCC264)

1588 
	#AT91C_CH2_CUPDR
 (0xFFFCC250)

1589 
	#AT91C_CH2_CPRDR
 (0xFFFCC248)

1590 
	#AT91C_CH2_CMR
 (0xFFFCC240)

1591 
	#AT91C_CH2_Re£rved
 (0xFFFCC254)

1592 
	#AT91C_CH2_CCNTR
 (0xFFFCC24C)

1593 
	#AT91C_CH2_CDTYR
 (0xFFFCC244)

1595 
	#AT91C_CH1_CUPDR
 (0xFFFCC230)

1596 
	#AT91C_CH1_CPRDR
 (0xFFFCC228)

1597 
	#AT91C_CH1_CMR
 (0xFFFCC220)

1598 
	#AT91C_CH1_Re£rved
 (0xFFFCC234)

1599 
	#AT91C_CH1_CCNTR
 (0xFFFCC22C)

1600 
	#AT91C_CH1_CDTYR
 (0xFFFCC224)

1602 
	#AT91C_CH0_CUPDR
 (0xFFFCC210)

1603 
	#AT91C_CH0_CPRDR
 (0xFFFCC208)

1604 
	#AT91C_CH0_CMR
 (0xFFFCC200)

1605 
	#AT91C_CH0_Re£rved
 (0xFFFCC214)

1606 
	#AT91C_CH0_CCNTR
 (0xFFFCC20C)

1607 
	#AT91C_CH0_CDTYR
 (0xFFFCC204)

1609 
	#AT91C_PWMC_VR
 (0xFFFCC0FC)

1610 
	#AT91C_PWMC_ISR
 (0xFFFCC01C)

1611 
	#AT91C_PWMC_IDR
 (0xFFFCC014)

1612 
	#AT91C_PWMC_SR
 (0xFFFCC00C)

1613 
	#AT91C_PWMC_ENA
 (0xFFFCC004)

1614 
	#AT91C_PWMC_IMR
 (0xFFFCC018)

1615 
	#AT91C_PWMC_MR
 (0xFFFCC000)

1616 
	#AT91C_PWMC_DIS
 (0xFFFCC008)

1617 
	#AT91C_PWMC_IER
 (0xFFFCC010)

1619 
	#AT91C_UDP_ISR
 (0xFFFB001C)

1620 
	#AT91C_UDP_IDR
 (0xFFFB0014)

1621 
	#AT91C_UDP_GLBSTATE
 (0xFFFB0004)

1622 
	#AT91C_UDP_FDR
 (0xFFFB0050)

1623 
	#AT91C_UDP_CSR
 (0xFFFB0030)

1624 
	#AT91C_UDP_RSTEP
 (0xFFFB0028)

1625 
	#AT91C_UDP_ICR
 (0xFFFB0020)

1626 
	#AT91C_UDP_IMR
 (0xFFFB0018)

1627 
	#AT91C_UDP_IER
 (0xFFFB0010)

1628 
	#AT91C_UDP_FADDR
 (0xFFFB0008)

1629 
	#AT91C_UDP_NUM
 (0xFFFB0000)

1630 

	)

1634 
	#AT91C_PIO_PA0
 (1 << 0)

1635 
	#AT91C_PA0_PWM0
 (
AT91C_PIO_PA0
)

1636 
	#AT91C_PA0_TIOA0
 (
AT91C_PIO_PA0
)

1637 
	#AT91C_PIO_PA1
 (1 << 1)

1638 
	#AT91C_PA1_PWM1
 (
AT91C_PIO_PA1
)

1639 
	#AT91C_PA1_TIOB0
 (
AT91C_PIO_PA1
)

1640 
	#AT91C_PIO_PA10
 (1 << 10)

1641 
	#AT91C_PA10_DTXD
 (
AT91C_PIO_PA10
)

1642 
	#AT91C_PA10_NPCS2
 (
AT91C_PIO_PA10
)

1643 
	#AT91C_PIO_PA11
 (1 << 11)

1644 
	#AT91C_PA11_NPCS0
 (
AT91C_PIO_PA11
)

1645 
	#AT91C_PA11_PWM0
 (
AT91C_PIO_PA11
)

1646 
	#AT91C_PIO_PA12
 (1 << 12)

1647 
	#AT91C_PA12_MISO
 (
AT91C_PIO_PA12
)

1648 
	#AT91C_PA12_PWM1
 (
AT91C_PIO_PA12
)

1649 
	#AT91C_PIO_PA13
 (1 << 13)

1650 
	#AT91C_PA13_MOSI
 (
AT91C_PIO_PA13
)

1651 
	#AT91C_PA13_PWM2
 (
AT91C_PIO_PA13
)

1652 
	#AT91C_PIO_PA14
 (1 << 14)

1653 
	#AT91C_PA14_SPCK
 (
AT91C_PIO_PA14
)

1654 
	#AT91C_PA14_PWM3
 (
AT91C_PIO_PA14
)

1655 
	#AT91C_PIO_PA15
 (1 << 15)

1656 
	#AT91C_PA15_TF
 (
AT91C_PIO_PA15
)

1657 
	#AT91C_PA15_TIOA1
 (
AT91C_PIO_PA15
)

1658 
	#AT91C_PIO_PA16
 (1 << 16)

1659 
	#AT91C_PA16_TK
 (
AT91C_PIO_PA16
)

1660 
	#AT91C_PA16_TIOB1
 (
AT91C_PIO_PA16
)

1661 
	#AT91C_PIO_PA17
 (1 << 17)

1662 
	#AT91C_PA17_TD
 (
AT91C_PIO_PA17
)

1663 
	#AT91C_PA17_PCK1
 (
AT91C_PIO_PA17
)

1664 
	#AT91C_PIO_PA18
 (1 << 18)

1665 
	#AT91C_PA18_RD
 (
AT91C_PIO_PA18
)

1666 
	#AT91C_PA18_PCK2
 (
AT91C_PIO_PA18
)

1667 
	#AT91C_PIO_PA19
 (1 << 19)

1668 
	#AT91C_PA19_RK
 (
AT91C_PIO_PA19
)

1669 
	#AT91C_PA19_FIQ
 (
AT91C_PIO_PA19
)

1670 
	#AT91C_PIO_PA2
 (1 << 2)

1671 
	#AT91C_PA2_PWM2
 (
AT91C_PIO_PA2
)

1672 
	#AT91C_PA2_SCK0
 (
AT91C_PIO_PA2
)

1673 
	#AT91C_PIO_PA20
 (1 << 20)

1674 
	#AT91C_PA20_RF
 (
AT91C_PIO_PA20
)

1675 
	#AT91C_PA20_IRQ0
 (
AT91C_PIO_PA20
)

1676 
	#AT91C_PIO_PA21
 (1 << 21)

1677 
	#AT91C_PA21_RXD1
 (
AT91C_PIO_PA21
)

1678 
	#AT91C_PA21_PCK1
 (
AT91C_PIO_PA21
)

1679 
	#AT91C_PIO_PA22
 (1 << 22)

1680 
	#AT91C_PA22_TXD1
 (
AT91C_PIO_PA22
)

1681 
	#AT91C_PA22_NPCS3
 (
AT91C_PIO_PA22
)

1682 
	#AT91C_PIO_PA23
 (1 << 23)

1683 
	#AT91C_PA23_SCK1
 (
AT91C_PIO_PA23
)

1684 
	#AT91C_PA23_PWM0
 (
AT91C_PIO_PA23
)

1685 
	#AT91C_PIO_PA24
 (1 << 24)

1686 
	#AT91C_PA24_RTS1
 (
AT91C_PIO_PA24
)

1687 
	#AT91C_PA24_PWM1
 (
AT91C_PIO_PA24
)

1688 
	#AT91C_PIO_PA25
 (1 << 25)

1689 
	#AT91C_PA25_CTS1
 (
AT91C_PIO_PA25
)

1690 
	#AT91C_PA25_PWM2
 (
AT91C_PIO_PA25
)

1691 
	#AT91C_PIO_PA26
 (1 << 26)

1692 
	#AT91C_PA26_DCD1
 (
AT91C_PIO_PA26
)

1693 
	#AT91C_PA26_TIOA2
 (
AT91C_PIO_PA26
)

1694 
	#AT91C_PIO_PA27
 (1 << 27)

1695 
	#AT91C_PA27_DTR1
 (
AT91C_PIO_PA27
)

1696 
	#AT91C_PA27_TIOB2
 (
AT91C_PIO_PA27
)

1697 
	#AT91C_PIO_PA28
 (1 << 28)

1698 
	#AT91C_PA28_DSR1
 (
AT91C_PIO_PA28
)

1699 
	#AT91C_PA28_TCLK1
 (
AT91C_PIO_PA28
)

1700 
	#AT91C_PIO_PA29
 (1 << 29)

1701 
	#AT91C_PA29_RI1
 (
AT91C_PIO_PA29
)

1702 
	#AT91C_PA29_TCLK2
 (
AT91C_PIO_PA29
)

1703 
	#AT91C_PIO_PA3
 (1 << 3)

1704 
	#AT91C_PA3_TWD
 (
AT91C_PIO_PA3
)

1705 
	#AT91C_PA3_NPCS3
 (
AT91C_PIO_PA3
)

1706 
	#AT91C_PIO_PA30
 (1 << 30)

1707 
	#AT91C_PA30_IRQ1
 (
AT91C_PIO_PA30
)

1708 
	#AT91C_PA30_NPCS2
 (
AT91C_PIO_PA30
)

1709 
	#AT91C_PIO_PA31
 (1 << 31)

1710 
	#AT91C_PA31_NPCS1
 (
AT91C_PIO_PA31
)

1711 
	#AT91C_PA31_PCK2
 (
AT91C_PIO_PA31
)

1712 
	#AT91C_PIO_PA4
 (1 << 4)

1713 
	#AT91C_PA4_TWCK
 (
AT91C_PIO_PA4
)

1714 
	#AT91C_PA4_TCLK0
 (
AT91C_PIO_PA4
)

1715 
	#AT91C_PIO_PA5
 (1 << 5)

1716 
	#AT91C_PA5_RXD0
 (
AT91C_PIO_PA5
)

1717 
	#AT91C_PA5_NPCS3
 (
AT91C_PIO_PA5
)

1718 
	#AT91C_PIO_PA6
 (1 << 6)

1719 
	#AT91C_PA6_TXD0
 (
AT91C_PIO_PA6
)

1720 
	#AT91C_PA6_PCK0
 (
AT91C_PIO_PA6
)

1721 
	#AT91C_PIO_PA7
 (1 << 7)

1722 
	#AT91C_PA7_RTS0
 (
AT91C_PIO_PA7
)

1723 
	#AT91C_PA7_PWM3
 (
AT91C_PIO_PA7
)

1724 
	#AT91C_PIO_PA8
 (1 << 8)

1725 
	#AT91C_PA8_CTS0
 (
AT91C_PIO_PA8
)

1726 
	#AT91C_PA8_ADTRG
 (
AT91C_PIO_PA8
)

1727 
	#AT91C_PIO_PA9
 (1 << 9)

1728 
	#AT91C_PA9_DRXD
 (
AT91C_PIO_PA9
)

1729 
	#AT91C_PA9_NPCS1
 (
AT91C_PIO_PA9
)

1730 

	)

1734 
	#AT91C_ID_FIQ
 ( 0)

1735 
	#AT91C_ID_SYS
 ( 1)

1736 
	#AT91C_ID_PIOA
 ( 2)

1737 
	#AT91C_ID_3_Re£rved
 ( 3)

1738 
	#AT91C_ID_ADC
 ( 4)

1739 
	#AT91C_ID_SPI
 ( 5)

1740 
	#AT91C_ID_US0
 ( 6)

1741 
	#AT91C_ID_US1
 ( 7)

1742 
	#AT91C_ID_SSC
 ( 8)

1743 
	#AT91C_ID_TWI
 ( 9)

1744 
	#AT91C_ID_PWMC
 (10)

1745 
	#AT91C_ID_UDP
 (11)

1746 
	#AT91C_ID_TC0
 (12)

1747 
	#AT91C_ID_TC1
 (13)

1748 
	#AT91C_ID_TC2
 (14)

1749 
	#AT91C_ID_15_Re£rved
 (15)

1750 
	#AT91C_ID_16_Re£rved
 (16)

1751 
	#AT91C_ID_17_Re£rved
 (17)

1752 
	#AT91C_ID_18_Re£rved
 (18)

1753 
	#AT91C_ID_19_Re£rved
 (19)

1754 
	#AT91C_ID_20_Re£rved
 (20)

1755 
	#AT91C_ID_21_Re£rved
 (21)

1756 
	#AT91C_ID_22_Re£rved
 (22)

1757 
	#AT91C_ID_23_Re£rved
 (23)

1758 
	#AT91C_ID_24_Re£rved
 (24)

1759 
	#AT91C_ID_25_Re£rved
 (25)

1760 
	#AT91C_ID_26_Re£rved
 (26)

1761 
	#AT91C_ID_27_Re£rved
 (27)

1762 
	#AT91C_ID_28_Re£rved
 (28)

1763 
	#AT91C_ID_29_Re£rved
 (29)

1764 
	#AT91C_ID_IRQ0
 (30)

1765 
	#AT91C_ID_IRQ1
 (31)

1766 

	)

1770 
	#AT91C_BASE_SYSC
 (0xFFFFF000)

1771 
	#AT91C_BASE_AIC
 (0xFFFFF000)

1772 
	#AT91C_BASE_DBGU
 (0xFFFFF200)

1773 
	#AT91C_BASE_PDC_DBGU
 (0xFFFFF300)

1774 
	#AT91C_BASE_PIOA
 (0xFFFFF400)

1775 
	#AT91C_BASE_CKGR
 (0xFFFFFC20)

1776 
	#AT91C_BASE_PMC
 (0xFFFFFC00)

1777 
	#AT91C_BASE_RSTC
 (0xFFFFFD00)

1778 
	#AT91C_BASE_RTTC
 (0xFFFFFD20)

1779 
	#AT91C_BASE_PITC
 (0xFFFFFD30)

1780 
	#AT91C_BASE_WDTC
 (0xFFFFFD40)

1781 
	#AT91C_BASE_MC
 (0xFFFFFF00)

1782 
	#AT91C_BASE_PDC_SPI
 (0xFFFE0100)

1783 
	#AT91C_BASE_SPI
 (0xFFFE0000)

1784 
	#AT91C_BASE_PDC_ADC
 (0xFFFD8100)

1785 
	#AT91C_BASE_ADC
 (0xFFFD8000)

1786 
	#AT91C_BASE_PDC_SSC
 (0xFFFD4100)

1787 
	#AT91C_BASE_SSC
 (0xFFFD4000)

1788 
	#AT91C_BASE_PDC_US1
 (0xFFFC4100)

1789 
	#AT91C_BASE_US1
 (0xFFFC4000)

1790 
	#AT91C_BASE_PDC_US0
 (0xFFFC0100)

1791 
	#AT91C_BASE_US0
 (0xFFFC0000)

1792 
	#AT91C_BASE_TWI
 (0xFFFB8000)

1793 
	#AT91C_BASE_TC2
 (0xFFFA0080)

1794 
	#AT91C_BASE_TC1
 (0xFFFA0040)

1795 
	#AT91C_BASE_TC0
 (0xFFFA0000)

1796 
	#AT91C_BASE_TCB
 (0xFFFA0000)

1797 
	#AT91C_BASE_PWMC_CH3
 (0xFFFCC260)

1798 
	#AT91C_BASE_PWMC_CH2
 (0xFFFCC240)

1799 
	#AT91C_BASE_PWMC_CH1
 (0xFFFCC220)

1800 
	#AT91C_BASE_PWMC_CH0
 (0xFFFCC200)

1801 
	#AT91C_BASE_PWMC
 (0xFFFCC000)

1802 
	#AT91C_BASE_UDP
 (0xFFFB0000)

1803 

	)

1807 
	#AT91C_ISRAM
 (0x00200000)

1808 
	#AT91C_ISRAM_SIZE
 (0x00004000)

1809 
	#AT91C_IFLASH
 (0x00100000)

1810 
	#AT91C_IFLASH_SIZE
 (0x00010000)

1811 

	)

	@Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h

46 #i‚de‡
AT91SAM7X128_H


47 
	#AT91SAM7X128_H


	)

49 vﬁ©ûê
	tAT91_REG
;

54 
	s_AT91S_SYS
 {

55 
AT91_REG
 
	mAIC_SMR
[32];

56 
AT91_REG
 
	mAIC_SVR
[32];

57 
AT91_REG
 
	mAIC_IVR
;

58 
AT91_REG
 
	mAIC_FVR
;

59 
AT91_REG
 
	mAIC_ISR
;

60 
AT91_REG
 
	mAIC_IPR
;

61 
AT91_REG
 
	mAIC_IMR
;

62 
AT91_REG
 
	mAIC_CISR
;

63 
AT91_REG
 
	mRe£rved0
[2];

64 
AT91_REG
 
	mAIC_IECR
;

65 
AT91_REG
 
	mAIC_IDCR
;

66 
AT91_REG
 
	mAIC_ICCR
;

67 
AT91_REG
 
	mAIC_ISCR
;

68 
AT91_REG
 
	mAIC_EOICR
;

69 
AT91_REG
 
	mAIC_SPU
;

70 
AT91_REG
 
	mAIC_DCR
;

71 
AT91_REG
 
	mRe£rved1
[1];

72 
AT91_REG
 
	mAIC_FFER
;

73 
AT91_REG
 
	mAIC_FFDR
;

74 
AT91_REG
 
	mAIC_FFSR
;

75 
AT91_REG
 
	mRe£rved2
[45];

76 
AT91_REG
 
	mDBGU_CR
;

77 
AT91_REG
 
	mDBGU_MR
;

78 
AT91_REG
 
	mDBGU_IER
;

79 
AT91_REG
 
	mDBGU_IDR
;

80 
AT91_REG
 
	mDBGU_IMR
;

81 
AT91_REG
 
	mDBGU_CSR
;

82 
AT91_REG
 
	mDBGU_RHR
;

83 
AT91_REG
 
	mDBGU_THR
;

84 
AT91_REG
 
	mDBGU_BRGR
;

85 
AT91_REG
 
	mRe£rved3
[7];

86 
AT91_REG
 
	mDBGU_CIDR
;

87 
AT91_REG
 
	mDBGU_EXID
;

88 
AT91_REG
 
	mDBGU_FNTR
;

89 
AT91_REG
 
	mRe£rved4
[45];

90 
AT91_REG
 
	mDBGU_RPR
;

91 
AT91_REG
 
	mDBGU_RCR
;

92 
AT91_REG
 
	mDBGU_TPR
;

93 
AT91_REG
 
	mDBGU_TCR
;

94 
AT91_REG
 
	mDBGU_RNPR
;

95 
AT91_REG
 
	mDBGU_RNCR
;

96 
AT91_REG
 
	mDBGU_TNPR
;

97 
AT91_REG
 
	mDBGU_TNCR
;

98 
AT91_REG
 
	mDBGU_PTCR
;

99 
AT91_REG
 
	mDBGU_PTSR
;

100 
AT91_REG
 
	mRe£rved5
[54];

101 
AT91_REG
 
	mPIOA_PER
;

102 
AT91_REG
 
	mPIOA_PDR
;

103 
AT91_REG
 
	mPIOA_PSR
;

104 
AT91_REG
 
	mRe£rved6
[1];

105 
AT91_REG
 
	mPIOA_OER
;

106 
AT91_REG
 
	mPIOA_ODR
;

107 
AT91_REG
 
	mPIOA_OSR
;

108 
AT91_REG
 
	mRe£rved7
[1];

109 
AT91_REG
 
	mPIOA_IFER
;

110 
AT91_REG
 
	mPIOA_IFDR
;

111 
AT91_REG
 
	mPIOA_IFSR
;

112 
AT91_REG
 
	mRe£rved8
[1];

113 
AT91_REG
 
	mPIOA_SODR
;

114 
AT91_REG
 
	mPIOA_CODR
;

115 
AT91_REG
 
	mPIOA_ODSR
;

116 
AT91_REG
 
	mPIOA_PDSR
;

117 
AT91_REG
 
	mPIOA_IER
;

118 
AT91_REG
 
	mPIOA_IDR
;

119 
AT91_REG
 
	mPIOA_IMR
;

120 
AT91_REG
 
	mPIOA_ISR
;

121 
AT91_REG
 
	mPIOA_MDER
;

122 
AT91_REG
 
	mPIOA_MDDR
;

123 
AT91_REG
 
	mPIOA_MDSR
;

124 
AT91_REG
 
	mRe£rved9
[1];

125 
AT91_REG
 
	mPIOA_PPUDR
;

126 
AT91_REG
 
	mPIOA_PPUER
;

127 
AT91_REG
 
	mPIOA_PPUSR
;

128 
AT91_REG
 
	mRe£rved10
[1];

129 
AT91_REG
 
	mPIOA_ASR
;

130 
AT91_REG
 
	mPIOA_BSR
;

131 
AT91_REG
 
	mPIOA_ABSR
;

132 
AT91_REG
 
	mRe£rved11
[9];

133 
AT91_REG
 
	mPIOA_OWER
;

134 
AT91_REG
 
	mPIOA_OWDR
;

135 
AT91_REG
 
	mPIOA_OWSR
;

136 
AT91_REG
 
	mRe£rved12
[85];

137 
AT91_REG
 
	mPIOB_PER
;

138 
AT91_REG
 
	mPIOB_PDR
;

139 
AT91_REG
 
	mPIOB_PSR
;

140 
AT91_REG
 
	mRe£rved13
[1];

141 
AT91_REG
 
	mPIOB_OER
;

142 
AT91_REG
 
	mPIOB_ODR
;

143 
AT91_REG
 
	mPIOB_OSR
;

144 
AT91_REG
 
	mRe£rved14
[1];

145 
AT91_REG
 
	mPIOB_IFER
;

146 
AT91_REG
 
	mPIOB_IFDR
;

147 
AT91_REG
 
	mPIOB_IFSR
;

148 
AT91_REG
 
	mRe£rved15
[1];

149 
AT91_REG
 
	mPIOB_SODR
;

150 
AT91_REG
 
	mPIOB_CODR
;

151 
AT91_REG
 
	mPIOB_ODSR
;

152 
AT91_REG
 
	mPIOB_PDSR
;

153 
AT91_REG
 
	mPIOB_IER
;

154 
AT91_REG
 
	mPIOB_IDR
;

155 
AT91_REG
 
	mPIOB_IMR
;

156 
AT91_REG
 
	mPIOB_ISR
;

157 
AT91_REG
 
	mPIOB_MDER
;

158 
AT91_REG
 
	mPIOB_MDDR
;

159 
AT91_REG
 
	mPIOB_MDSR
;

160 
AT91_REG
 
	mRe£rved16
[1];

161 
AT91_REG
 
	mPIOB_PPUDR
;

162 
AT91_REG
 
	mPIOB_PPUER
;

163 
AT91_REG
 
	mPIOB_PPUSR
;

164 
AT91_REG
 
	mRe£rved17
[1];

165 
AT91_REG
 
	mPIOB_ASR
;

166 
AT91_REG
 
	mPIOB_BSR
;

167 
AT91_REG
 
	mPIOB_ABSR
;

168 
AT91_REG
 
	mRe£rved18
[9];

169 
AT91_REG
 
	mPIOB_OWER
;

170 
AT91_REG
 
	mPIOB_OWDR
;

171 
AT91_REG
 
	mPIOB_OWSR
;

172 
AT91_REG
 
	mRe£rved19
[341];

173 
AT91_REG
 
	mPMC_SCER
;

174 
AT91_REG
 
	mPMC_SCDR
;

175 
AT91_REG
 
	mPMC_SCSR
;

176 
AT91_REG
 
	mRe£rved20
[1];

177 
AT91_REG
 
	mPMC_PCER
;

178 
AT91_REG
 
	mPMC_PCDR
;

179 
AT91_REG
 
	mPMC_PCSR
;

180 
AT91_REG
 
	mRe£rved21
[1];

181 
AT91_REG
 
	mPMC_MOR
;

182 
AT91_REG
 
	mPMC_MCFR
;

183 
AT91_REG
 
	mRe£rved22
[1];

184 
AT91_REG
 
	mPMC_PLLR
;

185 
AT91_REG
 
	mPMC_MCKR
;

186 
AT91_REG
 
	mRe£rved23
[3];

187 
AT91_REG
 
	mPMC_PCKR
[4];

188 
AT91_REG
 
	mRe£rved24
[4];

189 
AT91_REG
 
	mPMC_IER
;

190 
AT91_REG
 
	mPMC_IDR
;

191 
AT91_REG
 
	mPMC_SR
;

192 
AT91_REG
 
	mPMC_IMR
;

193 
AT91_REG
 
	mRe£rved25
[36];

194 
AT91_REG
 
	mRSTC_RCR
;

195 
AT91_REG
 
	mRSTC_RSR
;

196 
AT91_REG
 
	mRSTC_RMR
;

197 
AT91_REG
 
	mRe£rved26
[5];

198 
AT91_REG
 
	mRTTC_RTMR
;

199 
AT91_REG
 
	mRTTC_RTAR
;

200 
AT91_REG
 
	mRTTC_RTVR
;

201 
AT91_REG
 
	mRTTC_RTSR
;

202 
AT91_REG
 
	mPITC_PIMR
;

203 
AT91_REG
 
	mPITC_PISR
;

204 
AT91_REG
 
	mPITC_PIVR
;

205 
AT91_REG
 
	mPITC_PIIR
;

206 
AT91_REG
 
	mWDTC_WDCR
;

207 
AT91_REG
 
	mWDTC_WDMR
;

208 
AT91_REG
 
	mWDTC_WDSR
;

209 
AT91_REG
 
	mRe£rved27
[5];

210 
AT91_REG
 
	mVREG_MR
;

211 } 
	tAT91S_SYS
, *
	tAT91PS_SYS
;

217 
	s_AT91S_AIC
 {

218 
AT91_REG
 
	mAIC_SMR
[32];

219 
AT91_REG
 
	mAIC_SVR
[32];

220 
AT91_REG
 
	mAIC_IVR
;

221 
AT91_REG
 
	mAIC_FVR
;

222 
AT91_REG
 
	mAIC_ISR
;

223 
AT91_REG
 
	mAIC_IPR
;

224 
AT91_REG
 
	mAIC_IMR
;

225 
AT91_REG
 
	mAIC_CISR
;

226 
AT91_REG
 
	mRe£rved0
[2];

227 
AT91_REG
 
	mAIC_IECR
;

228 
AT91_REG
 
	mAIC_IDCR
;

229 
AT91_REG
 
	mAIC_ICCR
;

230 
AT91_REG
 
	mAIC_ISCR
;

231 
AT91_REG
 
	mAIC_EOICR
;

232 
AT91_REG
 
	mAIC_SPU
;

233 
AT91_REG
 
	mAIC_DCR
;

234 
AT91_REG
 
	mRe£rved1
[1];

235 
AT91_REG
 
	mAIC_FFER
;

236 
AT91_REG
 
	mAIC_FFDR
;

237 
AT91_REG
 
	mAIC_FFSR
;

238 } 
	tAT91S_AIC
, *
	tAT91PS_AIC
;

241 
	#AT91C_AIC_PRIOR
 (() 0x7 << 0)

242 
	#AT91C_AIC_PRIOR_LOWEST
 (() 0x0)

243 
	#AT91C_AIC_PRIOR_HIGHEST
 (() 0x7)

244 
	#AT91C_AIC_SRCTYPE
 (() 0x3 << 5)

245 
	#AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL
 (() 0x0 << 5)

246 
	#AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL
 (() 0x0 << 5)

247 
	#AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE
 (() 0x1 << 5)

248 
	#AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE
 (() 0x1 << 5)

249 
	#AT91C_AIC_SRCTYPE_HIGH_LEVEL
 (() 0x2 << 5)

250 
	#AT91C_AIC_SRCTYPE_POSITIVE_EDGE
 (() 0x3 << 5)

252 
	#AT91C_AIC_NFIQ
 (() 0x1 << 0)

253 
	#AT91C_AIC_NIRQ
 (() 0x1 << 1)

255 
	#AT91C_AIC_DCR_PROT
 (() 0x1 << 0)

256 
	#AT91C_AIC_DCR_GMSK
 (() 0x1 << 1)

257 

	)

261 
	s_AT91S_PDC
 {

262 
AT91_REG
 
	mPDC_RPR
;

263 
AT91_REG
 
	mPDC_RCR
;

264 
AT91_REG
 
	mPDC_TPR
;

265 
AT91_REG
 
	mPDC_TCR
;

266 
AT91_REG
 
	mPDC_RNPR
;

267 
AT91_REG
 
	mPDC_RNCR
;

268 
AT91_REG
 
	mPDC_TNPR
;

269 
AT91_REG
 
	mPDC_TNCR
;

270 
AT91_REG
 
	mPDC_PTCR
;

271 
AT91_REG
 
	mPDC_PTSR
;

272 } 
	tAT91S_PDC
, *
	tAT91PS_PDC
;

275 
	#AT91C_PDC_RXTEN
 (() 0x1 << 0)

276 
	#AT91C_PDC_RXTDIS
 (() 0x1 << 1)

277 
	#AT91C_PDC_TXTEN
 (() 0x1 << 8)

278 
	#AT91C_PDC_TXTDIS
 (() 0x1 << 9)

280 

	)

284 
	s_AT91S_DBGU
 {

285 
AT91_REG
 
	mDBGU_CR
;

286 
AT91_REG
 
	mDBGU_MR
;

287 
AT91_REG
 
	mDBGU_IER
;

288 
AT91_REG
 
	mDBGU_IDR
;

289 
AT91_REG
 
	mDBGU_IMR
;

290 
AT91_REG
 
	mDBGU_CSR
;

291 
AT91_REG
 
	mDBGU_RHR
;

292 
AT91_REG
 
	mDBGU_THR
;

293 
AT91_REG
 
	mDBGU_BRGR
;

294 
AT91_REG
 
	mRe£rved0
[7];

295 
AT91_REG
 
	mDBGU_CIDR
;

296 
AT91_REG
 
	mDBGU_EXID
;

297 
AT91_REG
 
	mDBGU_FNTR
;

298 
AT91_REG
 
	mRe£rved1
[45];

299 
AT91_REG
 
	mDBGU_RPR
;

300 
AT91_REG
 
	mDBGU_RCR
;

301 
AT91_REG
 
	mDBGU_TPR
;

302 
AT91_REG
 
	mDBGU_TCR
;

303 
AT91_REG
 
	mDBGU_RNPR
;

304 
AT91_REG
 
	mDBGU_RNCR
;

305 
AT91_REG
 
	mDBGU_TNPR
;

306 
AT91_REG
 
	mDBGU_TNCR
;

307 
AT91_REG
 
	mDBGU_PTCR
;

308 
AT91_REG
 
	mDBGU_PTSR
;

309 } 
	tAT91S_DBGU
, *
	tAT91PS_DBGU
;

312 
	#AT91C_US_RSTRX
 (() 0x1 << 2)

313 
	#AT91C_US_RSTTX
 (() 0x1 << 3)

314 
	#AT91C_US_RXEN
 (() 0x1 << 4)

315 
	#AT91C_US_RXDIS
 (() 0x1 << 5)

316 
	#AT91C_US_TXEN
 (() 0x1 << 6)

317 
	#AT91C_US_TXDIS
 (() 0x1 << 7)

318 
	#AT91C_US_RSTSTA
 (() 0x1 << 8)

320 
	#AT91C_US_PAR
 (() 0x7 << 9)

321 
	#AT91C_US_PAR_EVEN
 (() 0x0 << 9)

322 
	#AT91C_US_PAR_ODD
 (() 0x1 << 9)

323 
	#AT91C_US_PAR_SPACE
 (() 0x2 << 9)

324 
	#AT91C_US_PAR_MARK
 (() 0x3 << 9)

325 
	#AT91C_US_PAR_NONE
 (() 0x4 << 9)

326 
	#AT91C_US_PAR_MULTI_DROP
 (() 0x6 << 9)

327 
	#AT91C_US_CHMODE
 (() 0x3 << 14)

328 
	#AT91C_US_CHMODE_NORMAL
 (() 0x0 << 14)

329 
	#AT91C_US_CHMODE_AUTO
 (() 0x1 << 14)

330 
	#AT91C_US_CHMODE_LOCAL
 (() 0x2 << 14)

331 
	#AT91C_US_CHMODE_REMOTE
 (() 0x3 << 14)

333 
	#AT91C_US_RXRDY
 (() 0x1 << 0)

334 
	#AT91C_US_TXRDY
 (() 0x1 << 1)

335 
	#AT91C_US_ENDRX
 (() 0x1 << 3)

336 
	#AT91C_US_ENDTX
 (() 0x1 << 4)

337 
	#AT91C_US_OVRE
 (() 0x1 << 5)

338 
	#AT91C_US_FRAME
 (() 0x1 << 6)

339 
	#AT91C_US_PARE
 (() 0x1 << 7)

340 
	#AT91C_US_TXEMPTY
 (() 0x1 << 9)

341 
	#AT91C_US_TXBUFE
 (() 0x1 << 11)

342 
	#AT91C_US_RXBUFF
 (() 0x1 << 12)

343 
	#AT91C_US_COMM_TX
 (() 0x1 << 30)

344 
	#AT91C_US_COMM_RX
 (() 0x1 << 31)

349 
	#AT91C_US_FORCE_NTRST
 (() 0x1 << 0)

350 

	)

354 
	s_AT91S_PIO
 {

355 
AT91_REG
 
	mPIO_PER
;

356 
AT91_REG
 
	mPIO_PDR
;

357 
AT91_REG
 
	mPIO_PSR
;

358 
AT91_REG
 
	mRe£rved0
[1];

359 
AT91_REG
 
	mPIO_OER
;

360 
AT91_REG
 
	mPIO_ODR
;

361 
AT91_REG
 
	mPIO_OSR
;

362 
AT91_REG
 
	mRe£rved1
[1];

363 
AT91_REG
 
	mPIO_IFER
;

364 
AT91_REG
 
	mPIO_IFDR
;

365 
AT91_REG
 
	mPIO_IFSR
;

366 
AT91_REG
 
	mRe£rved2
[1];

367 
AT91_REG
 
	mPIO_SODR
;

368 
AT91_REG
 
	mPIO_CODR
;

369 
AT91_REG
 
	mPIO_ODSR
;

370 
AT91_REG
 
	mPIO_PDSR
;

371 
AT91_REG
 
	mPIO_IER
;

372 
AT91_REG
 
	mPIO_IDR
;

373 
AT91_REG
 
	mPIO_IMR
;

374 
AT91_REG
 
	mPIO_ISR
;

375 
AT91_REG
 
	mPIO_MDER
;

376 
AT91_REG
 
	mPIO_MDDR
;

377 
AT91_REG
 
	mPIO_MDSR
;

378 
AT91_REG
 
	mRe£rved3
[1];

379 
AT91_REG
 
	mPIO_PPUDR
;

380 
AT91_REG
 
	mPIO_PPUER
;

381 
AT91_REG
 
	mPIO_PPUSR
;

382 
AT91_REG
 
	mRe£rved4
[1];

383 
AT91_REG
 
	mPIO_ASR
;

384 
AT91_REG
 
	mPIO_BSR
;

385 
AT91_REG
 
	mPIO_ABSR
;

386 
AT91_REG
 
	mRe£rved5
[9];

387 
AT91_REG
 
	mPIO_OWER
;

388 
AT91_REG
 
	mPIO_OWDR
;

389 
AT91_REG
 
	mPIO_OWSR
;

390 } 
	tAT91S_PIO
, *
	tAT91PS_PIO
;

396 
	s_AT91S_CKGR
 {

397 
AT91_REG
 
	mCKGR_MOR
;

398 
AT91_REG
 
	mCKGR_MCFR
;

399 
AT91_REG
 
	mRe£rved0
[1];

400 
AT91_REG
 
	mCKGR_PLLR
;

401 } 
	tAT91S_CKGR
, *
	tAT91PS_CKGR
;

404 
	#AT91C_CKGR_MOSCEN
 (() 0x1 << 0)

405 
	#AT91C_CKGR_OSCBYPASS
 (() 0x1 << 1)

406 
	#AT91C_CKGR_OSCOUNT
 (() 0xFF << 8)

408 
	#AT91C_CKGR_MAINF
 (() 0xFFFF << 0)

409 
	#AT91C_CKGR_MAINRDY
 (() 0x1 << 16)

411 
	#AT91C_CKGR_DIV
 (() 0xFF << 0)

412 
	#AT91C_CKGR_DIV_0
 (() 0x0)

413 
	#AT91C_CKGR_DIV_BYPASS
 (() 0x1)

414 
	#AT91C_CKGR_PLLCOUNT
 (() 0x3F << 8)

415 
	#AT91C_CKGR_OUT
 (() 0x3 << 14)

416 
	#AT91C_CKGR_OUT_0
 (() 0x0 << 14)

417 
	#AT91C_CKGR_OUT_1
 (() 0x1 << 14)

418 
	#AT91C_CKGR_OUT_2
 (() 0x2 << 14)

419 
	#AT91C_CKGR_OUT_3
 (() 0x3 << 14)

420 
	#AT91C_CKGR_MUL
 (() 0x7FF << 16)

421 
	#AT91C_CKGR_USBDIV
 (() 0x3 << 28)

422 
	#AT91C_CKGR_USBDIV_0
 (() 0x0 << 28)

423 
	#AT91C_CKGR_USBDIV_1
 (() 0x1 << 28)

424 
	#AT91C_CKGR_USBDIV_2
 (() 0x2 << 28)

425 

	)

429 
	s_AT91S_PMC
 {

430 
AT91_REG
 
	mPMC_SCER
;

431 
AT91_REG
 
	mPMC_SCDR
;

432 
AT91_REG
 
	mPMC_SCSR
;

433 
AT91_REG
 
	mRe£rved0
[1];

434 
AT91_REG
 
	mPMC_PCER
;

435 
AT91_REG
 
	mPMC_PCDR
;

436 
AT91_REG
 
	mPMC_PCSR
;

437 
AT91_REG
 
	mRe£rved1
[1];

438 
AT91_REG
 
	mPMC_MOR
;

439 
AT91_REG
 
	mPMC_MCFR
;

440 
AT91_REG
 
	mRe£rved2
[1];

441 
AT91_REG
 
	mPMC_PLLR
;

442 
AT91_REG
 
	mPMC_MCKR
;

443 
AT91_REG
 
	mRe£rved3
[3];

444 
AT91_REG
 
	mPMC_PCKR
[4];

445 
AT91_REG
 
	mRe£rved4
[4];

446 
AT91_REG
 
	mPMC_IER
;

447 
AT91_REG
 
	mPMC_IDR
;

448 
AT91_REG
 
	mPMC_SR
;

449 
AT91_REG
 
	mPMC_IMR
;

450 } 
	tAT91S_PMC
, *
	tAT91PS_PMC
;

453 
	#AT91C_PMC_PCK
 (() 0x1 << 0)

454 
	#AT91C_PMC_UDP
 (() 0x1 << 7)

455 
	#AT91C_PMC_PCK0
 (() 0x1 << 8)

456 
	#AT91C_PMC_PCK1
 (() 0x1 << 9)

457 
	#AT91C_PMC_PCK2
 (() 0x1 << 10)

458 
	#AT91C_PMC_PCK3
 (() 0x1 << 11)

465 
	#AT91C_PMC_CSS
 (() 0x3 << 0)

466 
	#AT91C_PMC_CSS_SLOW_CLK
 (() 0x0)

467 
	#AT91C_PMC_CSS_MAIN_CLK
 (() 0x1)

468 
	#AT91C_PMC_CSS_PLL_CLK
 (() 0x3)

469 
	#AT91C_PMC_PRES
 (() 0x7 << 2)

470 
	#AT91C_PMC_PRES_CLK
 (() 0x0 << 2)

471 
	#AT91C_PMC_PRES_CLK_2
 (() 0x1 << 2)

472 
	#AT91C_PMC_PRES_CLK_4
 (() 0x2 << 2)

473 
	#AT91C_PMC_PRES_CLK_8
 (() 0x3 << 2)

474 
	#AT91C_PMC_PRES_CLK_16
 (() 0x4 << 2)

475 
	#AT91C_PMC_PRES_CLK_32
 (() 0x5 << 2)

476 
	#AT91C_PMC_PRES_CLK_64
 (() 0x6 << 2)

479 
	#AT91C_PMC_MOSCS
 (() 0x1 << 0)

480 
	#AT91C_PMC_LOCK
 (() 0x1 << 2)

481 
	#AT91C_PMC_MCKRDY
 (() 0x1 << 3)

482 
	#AT91C_PMC_PCK0RDY
 (() 0x1 << 8)

483 
	#AT91C_PMC_PCK1RDY
 (() 0x1 << 9)

484 
	#AT91C_PMC_PCK2RDY
 (() 0x1 << 10)

485 
	#AT91C_PMC_PCK3RDY
 (() 0x1 << 11)

489 

	)

493 
	s_AT91S_RSTC
 {

494 
AT91_REG
 
	mRSTC_RCR
;

495 
AT91_REG
 
	mRSTC_RSR
;

496 
AT91_REG
 
	mRSTC_RMR
;

497 } 
	tAT91S_RSTC
, *
	tAT91PS_RSTC
;

500 
	#AT91C_RSTC_PROCRST
 (() 0x1 << 0)

501 
	#AT91C_RSTC_PERRST
 (() 0x1 << 2)

502 
	#AT91C_RSTC_EXTRST
 (() 0x1 << 3)

503 
	#AT91C_RSTC_KEY
 (() 0xFF << 24)

505 
	#AT91C_RSTC_URSTS
 (() 0x1 << 0)

506 
	#AT91C_RSTC_BODSTS
 (() 0x1 << 1)

507 
	#AT91C_RSTC_RSTTYP
 (() 0x7 << 8)

508 
	#AT91C_RSTC_RSTTYP_POWERUP
 (() 0x0 << 8)

509 
	#AT91C_RSTC_RSTTYP_WAKEUP
 (() 0x1 << 8)

510 
	#AT91C_RSTC_RSTTYP_WATCHDOG
 (() 0x2 << 8)

511 
	#AT91C_RSTC_RSTTYP_SOFTWARE
 (() 0x3 << 8)

512 
	#AT91C_RSTC_RSTTYP_USER
 (() 0x4 << 8)

513 
	#AT91C_RSTC_RSTTYP_BROWNOUT
 (() 0x5 << 8)

514 
	#AT91C_RSTC_NRSTL
 (() 0x1 << 16)

515 
	#AT91C_RSTC_SRCMP
 (() 0x1 << 17)

517 
	#AT91C_RSTC_URSTEN
 (() 0x1 << 0)

518 
	#AT91C_RSTC_URSTIEN
 (() 0x1 << 4)

519 
	#AT91C_RSTC_ERSTL
 (() 0xF << 8)

520 
	#AT91C_RSTC_BODIEN
 (() 0x1 << 16)

521 

	)

525 
	s_AT91S_RTTC
 {

526 
AT91_REG
 
	mRTTC_RTMR
;

527 
AT91_REG
 
	mRTTC_RTAR
;

528 
AT91_REG
 
	mRTTC_RTVR
;

529 
AT91_REG
 
	mRTTC_RTSR
;

530 } 
	tAT91S_RTTC
, *
	tAT91PS_RTTC
;

533 
	#AT91C_RTTC_RTPRES
 (() 0xFFFF << 0)

534 
	#AT91C_RTTC_ALMIEN
 (() 0x1 << 16)

535 
	#AT91C_RTTC_RTTINCIEN
 (() 0x1 << 17)

536 
	#AT91C_RTTC_RTTRST
 (() 0x1 << 18)

538 
	#AT91C_RTTC_ALMV
 (() 0x0 << 0)

540 
	#AT91C_RTTC_CRTV
 (() 0x0 << 0)

542 
	#AT91C_RTTC_ALMS
 (() 0x1 << 0)

543 
	#AT91C_RTTC_RTTINC
 (() 0x1 << 1)

544 

	)

548 
	s_AT91S_PITC
 {

549 
AT91_REG
 
	mPITC_PIMR
;

550 
AT91_REG
 
	mPITC_PISR
;

551 
AT91_REG
 
	mPITC_PIVR
;

552 
AT91_REG
 
	mPITC_PIIR
;

553 } 
	tAT91S_PITC
, *
	tAT91PS_PITC
;

556 
	#AT91C_PITC_PIV
 (() 0xFFFFF << 0)

557 
	#AT91C_PITC_PITEN
 (() 0x1 << 24)

558 
	#AT91C_PITC_PITIEN
 (() 0x1 << 25)

560 
	#AT91C_PITC_PITS
 (() 0x1 << 0)

562 
	#AT91C_PITC_CPIV
 (() 0xFFFFF << 0)

563 
	#AT91C_PITC_PICNT
 (() 0xFFF << 20)

565 

	)

569 
	s_AT91S_WDTC
 {

570 
AT91_REG
 
	mWDTC_WDCR
;

571 
AT91_REG
 
	mWDTC_WDMR
;

572 
AT91_REG
 
	mWDTC_WDSR
;

573 } 
	tAT91S_WDTC
, *
	tAT91PS_WDTC
;

576 
	#AT91C_WDTC_WDRSTT
 (() 0x1 << 0)

577 
	#AT91C_WDTC_KEY
 (() 0xFF << 24)

579 
	#AT91C_WDTC_WDV
 (() 0xFFF << 0)

580 
	#AT91C_WDTC_WDFIEN
 (() 0x1 << 12)

581 
	#AT91C_WDTC_WDRSTEN
 (() 0x1 << 13)

582 
	#AT91C_WDTC_WDRPROC
 (() 0x1 << 14)

583 
	#AT91C_WDTC_WDDIS
 (() 0x1 << 15)

584 
	#AT91C_WDTC_WDD
 (() 0xFFF << 16)

585 
	#AT91C_WDTC_WDDBGHLT
 (() 0x1 << 28)

586 
	#AT91C_WDTC_WDIDLEHLT
 (() 0x1 << 29)

588 
	#AT91C_WDTC_WDUNF
 (() 0x1 << 0)

589 
	#AT91C_WDTC_WDERR
 (() 0x1 << 1)

590 

	)

594 
	s_AT91S_VREG
 {

595 
AT91_REG
 
	mVREG_MR
;

596 } 
	tAT91S_VREG
, *
	tAT91PS_VREG
;

599 
	#AT91C_VREG_PSTDBY
 (() 0x1 << 0)

600 

	)

604 
	s_AT91S_MC
 {

605 
AT91_REG
 
	mMC_RCR
;

606 
AT91_REG
 
	mMC_ASR
;

607 
AT91_REG
 
	mMC_AASR
;

608 
AT91_REG
 
	mRe£rved0
[21];

609 
AT91_REG
 
	mMC_FMR
;

610 
AT91_REG
 
	mMC_FCR
;

611 
AT91_REG
 
	mMC_FSR
;

612 } 
	tAT91S_MC
, *
	tAT91PS_MC
;

615 
	#AT91C_MC_RCB
 (() 0x1 << 0)

617 
	#AT91C_MC_UNDADD
 (() 0x1 << 0)

618 
	#AT91C_MC_MISADD
 (() 0x1 << 1)

619 
	#AT91C_MC_ABTSZ
 (() 0x3 << 8)

620 
	#AT91C_MC_ABTSZ_BYTE
 (() 0x0 << 8)

621 
	#AT91C_MC_ABTSZ_HWORD
 (() 0x1 << 8)

622 
	#AT91C_MC_ABTSZ_WORD
 (() 0x2 << 8)

623 
	#AT91C_MC_ABTTYP
 (() 0x3 << 10)

624 
	#AT91C_MC_ABTTYP_DATAR
 (() 0x0 << 10)

625 
	#AT91C_MC_ABTTYP_DATAW
 (() 0x1 << 10)

626 
	#AT91C_MC_ABTTYP_FETCH
 (() 0x2 << 10)

627 
	#AT91C_MC_MST0
 (() 0x1 << 16)

628 
	#AT91C_MC_MST1
 (() 0x1 << 17)

629 
	#AT91C_MC_SVMST0
 (() 0x1 << 24)

630 
	#AT91C_MC_SVMST1
 (() 0x1 << 25)

632 
	#AT91C_MC_FRDY
 (() 0x1 << 0)

633 
	#AT91C_MC_LOCKE
 (() 0x1 << 2)

634 
	#AT91C_MC_PROGE
 (() 0x1 << 3)

635 
	#AT91C_MC_NEBP
 (() 0x1 << 7)

636 
	#AT91C_MC_FWS
 (() 0x3 << 8)

637 
	#AT91C_MC_FWS_0FWS
 (() 0x0 << 8)

638 
	#AT91C_MC_FWS_1FWS
 (() 0x1 << 8)

639 
	#AT91C_MC_FWS_2FWS
 (() 0x2 << 8)

640 
	#AT91C_MC_FWS_3FWS
 (() 0x3 << 8)

641 
	#AT91C_MC_FMCN
 (() 0xFF << 16)

643 
	#AT91C_MC_FCMD
 (() 0xF << 0)

644 
	#AT91C_MC_FCMD_START_PROG
 (() 0x1)

645 
	#AT91C_MC_FCMD_LOCK
 (() 0x2)

646 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (() 0x3)

647 
	#AT91C_MC_FCMD_UNLOCK
 (() 0x4)

648 
	#AT91C_MC_FCMD_ERASE_ALL
 (() 0x8)

649 
	#AT91C_MC_FCMD_SET_GP_NVM
 (() 0xB)

650 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (() 0xD)

651 
	#AT91C_MC_FCMD_SET_SECURITY
 (() 0xF)

652 
	#AT91C_MC_PAGEN
 (() 0x3FF << 8)

653 
	#AT91C_MC_KEY
 (() 0xFF << 24)

655 
	#AT91C_MC_SECURITY
 (() 0x1 << 4)

656 
	#AT91C_MC_GPNVM0
 (() 0x1 << 8)

657 
	#AT91C_MC_GPNVM1
 (() 0x1 << 9)

658 
	#AT91C_MC_GPNVM2
 (() 0x1 << 10)

659 
	#AT91C_MC_GPNVM3
 (() 0x1 << 11)

660 
	#AT91C_MC_GPNVM4
 (() 0x1 << 12)

661 
	#AT91C_MC_GPNVM5
 (() 0x1 << 13)

662 
	#AT91C_MC_GPNVM6
 (() 0x1 << 14)

663 
	#AT91C_MC_GPNVM7
 (() 0x1 << 15)

664 
	#AT91C_MC_LOCKS0
 (() 0x1 << 16)

665 
	#AT91C_MC_LOCKS1
 (() 0x1 << 17)

666 
	#AT91C_MC_LOCKS2
 (() 0x1 << 18)

667 
	#AT91C_MC_LOCKS3
 (() 0x1 << 19)

668 
	#AT91C_MC_LOCKS4
 (() 0x1 << 20)

669 
	#AT91C_MC_LOCKS5
 (() 0x1 << 21)

670 
	#AT91C_MC_LOCKS6
 (() 0x1 << 22)

671 
	#AT91C_MC_LOCKS7
 (() 0x1 << 23)

672 
	#AT91C_MC_LOCKS8
 (() 0x1 << 24)

673 
	#AT91C_MC_LOCKS9
 (() 0x1 << 25)

674 
	#AT91C_MC_LOCKS10
 (() 0x1 << 26)

675 
	#AT91C_MC_LOCKS11
 (() 0x1 << 27)

676 
	#AT91C_MC_LOCKS12
 (() 0x1 << 28)

677 
	#AT91C_MC_LOCKS13
 (() 0x1 << 29)

678 
	#AT91C_MC_LOCKS14
 (() 0x1 << 30)

679 
	#AT91C_MC_LOCKS15
 (() 0x1 << 31)

680 

	)

684 
	s_AT91S_SPI
 {

685 
AT91_REG
 
	mSPI_CR
;

686 
AT91_REG
 
	mSPI_MR
;

687 
AT91_REG
 
	mSPI_RDR
;

688 
AT91_REG
 
	mSPI_TDR
;

689 
AT91_REG
 
	mSPI_SR
;

690 
AT91_REG
 
	mSPI_IER
;

691 
AT91_REG
 
	mSPI_IDR
;

692 
AT91_REG
 
	mSPI_IMR
;

693 
AT91_REG
 
	mRe£rved0
[4];

694 
AT91_REG
 
	mSPI_CSR
[4];

695 
AT91_REG
 
	mRe£rved1
[48];

696 
AT91_REG
 
	mSPI_RPR
;

697 
AT91_REG
 
	mSPI_RCR
;

698 
AT91_REG
 
	mSPI_TPR
;

699 
AT91_REG
 
	mSPI_TCR
;

700 
AT91_REG
 
	mSPI_RNPR
;

701 
AT91_REG
 
	mSPI_RNCR
;

702 
AT91_REG
 
	mSPI_TNPR
;

703 
AT91_REG
 
	mSPI_TNCR
;

704 
AT91_REG
 
	mSPI_PTCR
;

705 
AT91_REG
 
	mSPI_PTSR
;

706 } 
	tAT91S_SPI
, *
	tAT91PS_SPI
;

709 
	#AT91C_SPI_SPIEN
 (() 0x1 << 0)

710 
	#AT91C_SPI_SPIDIS
 (() 0x1 << 1)

711 
	#AT91C_SPI_SWRST
 (() 0x1 << 7)

712 
	#AT91C_SPI_LASTXFER
 (() 0x1 << 24)

714 
	#AT91C_SPI_MSTR
 (() 0x1 << 0)

715 
	#AT91C_SPI_PS
 (() 0x1 << 1)

716 
	#AT91C_SPI_PS_FIXED
 (() 0x0 << 1)

717 
	#AT91C_SPI_PS_VARIABLE
 (() 0x1 << 1)

718 
	#AT91C_SPI_PCSDEC
 (() 0x1 << 2)

719 
	#AT91C_SPI_FDIV
 (() 0x1 << 3)

720 
	#AT91C_SPI_MODFDIS
 (() 0x1 << 4)

721 
	#AT91C_SPI_LLB
 (() 0x1 << 7)

722 
	#AT91C_SPI_PCS
 (() 0xF << 16)

723 
	#AT91C_SPI_DLYBCS
 (() 0xFF << 24)

725 
	#AT91C_SPI_RD
 (() 0xFFFF << 0)

726 
	#AT91C_SPI_RPCS
 (() 0xF << 16)

728 
	#AT91C_SPI_TD
 (() 0xFFFF << 0)

729 
	#AT91C_SPI_TPCS
 (() 0xF << 16)

731 
	#AT91C_SPI_RDRF
 (() 0x1 << 0)

732 
	#AT91C_SPI_TDRE
 (() 0x1 << 1)

733 
	#AT91C_SPI_MODF
 (() 0x1 << 2)

734 
	#AT91C_SPI_OVRES
 (() 0x1 << 3)

735 
	#AT91C_SPI_ENDRX
 (() 0x1 << 4)

736 
	#AT91C_SPI_ENDTX
 (() 0x1 << 5)

737 
	#AT91C_SPI_RXBUFF
 (() 0x1 << 6)

738 
	#AT91C_SPI_TXBUFE
 (() 0x1 << 7)

739 
	#AT91C_SPI_NSSR
 (() 0x1 << 8)

740 
	#AT91C_SPI_TXEMPTY
 (() 0x1 << 9)

741 
	#AT91C_SPI_SPIENS
 (() 0x1 << 16)

746 
	#AT91C_SPI_CPOL
 (() 0x1 << 0)

747 
	#AT91C_SPI_NCPHA
 (() 0x1 << 1)

748 
	#AT91C_SPI_CSAAT
 (() 0x1 << 3)

749 
	#AT91C_SPI_BITS
 (() 0xF << 4)

750 
	#AT91C_SPI_BITS_8
 (() 0x0 << 4)

751 
	#AT91C_SPI_BITS_9
 (() 0x1 << 4)

752 
	#AT91C_SPI_BITS_10
 (() 0x2 << 4)

753 
	#AT91C_SPI_BITS_11
 (() 0x3 << 4)

754 
	#AT91C_SPI_BITS_12
 (() 0x4 << 4)

755 
	#AT91C_SPI_BITS_13
 (() 0x5 << 4)

756 
	#AT91C_SPI_BITS_14
 (() 0x6 << 4)

757 
	#AT91C_SPI_BITS_15
 (() 0x7 << 4)

758 
	#AT91C_SPI_BITS_16
 (() 0x8 << 4)

759 
	#AT91C_SPI_SCBR
 (() 0xFF << 8)

760 
	#AT91C_SPI_DLYBS
 (() 0xFF << 16)

761 
	#AT91C_SPI_DLYBCT
 (() 0xFF << 24)

762 

	)

766 
	s_AT91S_USART
 {

767 
AT91_REG
 
	mUS_CR
;

768 
AT91_REG
 
	mUS_MR
;

769 
AT91_REG
 
	mUS_IER
;

770 
AT91_REG
 
	mUS_IDR
;

771 
AT91_REG
 
	mUS_IMR
;

772 
AT91_REG
 
	mUS_CSR
;

773 
AT91_REG
 
	mUS_RHR
;

774 
AT91_REG
 
	mUS_THR
;

775 
AT91_REG
 
	mUS_BRGR
;

776 
AT91_REG
 
	mUS_RTOR
;

777 
AT91_REG
 
	mUS_TTGR
;

778 
AT91_REG
 
	mRe£rved0
[5];

779 
AT91_REG
 
	mUS_FIDI
;

780 
AT91_REG
 
	mUS_NER
;

781 
AT91_REG
 
	mRe£rved1
[1];

782 
AT91_REG
 
	mUS_IF
;

783 
AT91_REG
 
	mRe£rved2
[44];

784 
AT91_REG
 
	mUS_RPR
;

785 
AT91_REG
 
	mUS_RCR
;

786 
AT91_REG
 
	mUS_TPR
;

787 
AT91_REG
 
	mUS_TCR
;

788 
AT91_REG
 
	mUS_RNPR
;

789 
AT91_REG
 
	mUS_RNCR
;

790 
AT91_REG
 
	mUS_TNPR
;

791 
AT91_REG
 
	mUS_TNCR
;

792 
AT91_REG
 
	mUS_PTCR
;

793 
AT91_REG
 
	mUS_PTSR
;

794 } 
	tAT91S_USART
, *
	tAT91PS_USART
;

797 
	#AT91C_US_STTBRK
 (() 0x1 << 9)

798 
	#AT91C_US_STPBRK
 (() 0x1 << 10)

799 
	#AT91C_US_STTTO
 (() 0x1 << 11)

800 
	#AT91C_US_SENDA
 (() 0x1 << 12)

801 
	#AT91C_US_RSTIT
 (() 0x1 << 13)

802 
	#AT91C_US_RSTNACK
 (() 0x1 << 14)

803 
	#AT91C_US_RETTO
 (() 0x1 << 15)

804 
	#AT91C_US_DTREN
 (() 0x1 << 16)

805 
	#AT91C_US_DTRDIS
 (() 0x1 << 17)

806 
	#AT91C_US_RTSEN
 (() 0x1 << 18)

807 
	#AT91C_US_RTSDIS
 (() 0x1 << 19)

809 
	#AT91C_US_USMODE
 (() 0xF << 0)

810 
	#AT91C_US_USMODE_NORMAL
 (() 0x0)

811 
	#AT91C_US_USMODE_RS485
 (() 0x1)

812 
	#AT91C_US_USMODE_HWHSH
 (() 0x2)

813 
	#AT91C_US_USMODE_MODEM
 (() 0x3)

814 
	#AT91C_US_USMODE_ISO7816_0
 (() 0x4)

815 
	#AT91C_US_USMODE_ISO7816_1
 (() 0x6)

816 
	#AT91C_US_USMODE_IRDA
 (() 0x8)

817 
	#AT91C_US_USMODE_SWHSH
 (() 0xC)

818 
	#AT91C_US_CLKS
 (() 0x3 << 4)

819 
	#AT91C_US_CLKS_CLOCK
 (() 0x0 << 4)

820 
	#AT91C_US_CLKS_FDIV1
 (() 0x1 << 4)

821 
	#AT91C_US_CLKS_SLOW
 (() 0x2 << 4)

822 
	#AT91C_US_CLKS_EXT
 (() 0x3 << 4)

823 
	#AT91C_US_CHRL
 (() 0x3 << 6)

824 
	#AT91C_US_CHRL_5_BITS
 (() 0x0 << 6)

825 
	#AT91C_US_CHRL_6_BITS
 (() 0x1 << 6)

826 
	#AT91C_US_CHRL_7_BITS
 (() 0x2 << 6)

827 
	#AT91C_US_CHRL_8_BITS
 (() 0x3 << 6)

828 
	#AT91C_US_SYNC
 (() 0x1 << 8)

829 
	#AT91C_US_NBSTOP
 (() 0x3 << 12)

830 
	#AT91C_US_NBSTOP_1_BIT
 (() 0x0 << 12)

831 
	#AT91C_US_NBSTOP_15_BIT
 (() 0x1 << 12)

832 
	#AT91C_US_NBSTOP_2_BIT
 (() 0x2 << 12)

833 
	#AT91C_US_MSBF
 (() 0x1 << 16)

834 
	#AT91C_US_MODE9
 (() 0x1 << 17)

835 
	#AT91C_US_CKLO
 (() 0x1 << 18)

836 
	#AT91C_US_OVER
 (() 0x1 << 19)

837 
	#AT91C_US_INACK
 (() 0x1 << 20)

838 
	#AT91C_US_DSNACK
 (() 0x1 << 21)

839 
	#AT91C_US_MAX_ITER
 (() 0x1 << 24)

840 
	#AT91C_US_FILTER
 (() 0x1 << 28)

842 
	#AT91C_US_RXBRK
 (() 0x1 << 2)

843 
	#AT91C_US_TIMEOUT
 (() 0x1 << 8)

844 
	#AT91C_US_ITERATION
 (() 0x1 << 10)

845 
	#AT91C_US_NACK
 (() 0x1 << 13)

846 
	#AT91C_US_RIIC
 (() 0x1 << 16)

847 
	#AT91C_US_DSRIC
 (() 0x1 << 17)

848 
	#AT91C_US_DCDIC
 (() 0x1 << 18)

849 
	#AT91C_US_CTSIC
 (() 0x1 << 19)

853 
	#AT91C_US_RI
 (() 0x1 << 20)

854 
	#AT91C_US_DSR
 (() 0x1 << 21)

855 
	#AT91C_US_DCD
 (() 0x1 << 22)

856 
	#AT91C_US_CTS
 (() 0x1 << 23)

857 

	)

861 
	s_AT91S_SSC
 {

862 
AT91_REG
 
	mSSC_CR
;

863 
AT91_REG
 
	mSSC_CMR
;

864 
AT91_REG
 
	mRe£rved0
[2];

865 
AT91_REG
 
	mSSC_RCMR
;

866 
AT91_REG
 
	mSSC_RFMR
;

867 
AT91_REG
 
	mSSC_TCMR
;

868 
AT91_REG
 
	mSSC_TFMR
;

869 
AT91_REG
 
	mSSC_RHR
;

870 
AT91_REG
 
	mSSC_THR
;

871 
AT91_REG
 
	mRe£rved1
[2];

872 
AT91_REG
 
	mSSC_RSHR
;

873 
AT91_REG
 
	mSSC_TSHR
;

874 
AT91_REG
 
	mRe£rved2
[2];

875 
AT91_REG
 
	mSSC_SR
;

876 
AT91_REG
 
	mSSC_IER
;

877 
AT91_REG
 
	mSSC_IDR
;

878 
AT91_REG
 
	mSSC_IMR
;

879 
AT91_REG
 
	mRe£rved3
[44];

880 
AT91_REG
 
	mSSC_RPR
;

881 
AT91_REG
 
	mSSC_RCR
;

882 
AT91_REG
 
	mSSC_TPR
;

883 
AT91_REG
 
	mSSC_TCR
;

884 
AT91_REG
 
	mSSC_RNPR
;

885 
AT91_REG
 
	mSSC_RNCR
;

886 
AT91_REG
 
	mSSC_TNPR
;

887 
AT91_REG
 
	mSSC_TNCR
;

888 
AT91_REG
 
	mSSC_PTCR
;

889 
AT91_REG
 
	mSSC_PTSR
;

890 } 
	tAT91S_SSC
, *
	tAT91PS_SSC
;

893 
	#AT91C_SSC_RXEN
 (() 0x1 << 0)

894 
	#AT91C_SSC_RXDIS
 (() 0x1 << 1)

895 
	#AT91C_SSC_TXEN
 (() 0x1 << 8)

896 
	#AT91C_SSC_TXDIS
 (() 0x1 << 9)

897 
	#AT91C_SSC_SWRST
 (() 0x1 << 15)

899 
	#AT91C_SSC_CKS
 (() 0x3 << 0)

900 
	#AT91C_SSC_CKS_DIV
 (() 0x0)

901 
	#AT91C_SSC_CKS_TK
 (() 0x1)

902 
	#AT91C_SSC_CKS_RK
 (() 0x2)

903 
	#AT91C_SSC_CKO
 (() 0x7 << 2)

904 
	#AT91C_SSC_CKO_NONE
 (() 0x0 << 2)

905 
	#AT91C_SSC_CKO_CONTINOUS
 (() 0x1 << 2)

906 
	#AT91C_SSC_CKO_DATA_TX
 (() 0x2 << 2)

907 
	#AT91C_SSC_CKI
 (() 0x1 << 5)

908 
	#AT91C_SSC_START
 (() 0xF << 8)

909 
	#AT91C_SSC_START_CONTINOUS
 (() 0x0 << 8)

910 
	#AT91C_SSC_START_TX
 (() 0x1 << 8)

911 
	#AT91C_SSC_START_LOW_RF
 (() 0x2 << 8)

912 
	#AT91C_SSC_START_HIGH_RF
 (() 0x3 << 8)

913 
	#AT91C_SSC_START_FALL_RF
 (() 0x4 << 8)

914 
	#AT91C_SSC_START_RISE_RF
 (() 0x5 << 8)

915 
	#AT91C_SSC_START_LEVEL_RF
 (() 0x6 << 8)

916 
	#AT91C_SSC_START_EDGE_RF
 (() 0x7 << 8)

917 
	#AT91C_SSC_START_0
 (() 0x8 << 8)

918 
	#AT91C_SSC_STTDLY
 (() 0xFF << 16)

919 
	#AT91C_SSC_PERIOD
 (() 0xFF << 24)

921 
	#AT91C_SSC_DATLEN
 (() 0x1F << 0)

922 
	#AT91C_SSC_LOOP
 (() 0x1 << 5)

923 
	#AT91C_SSC_MSBF
 (() 0x1 << 7)

924 
	#AT91C_SSC_DATNB
 (() 0xF << 8)

925 
	#AT91C_SSC_FSLEN
 (() 0xF << 16)

926 
	#AT91C_SSC_FSOS
 (() 0x7 << 20)

927 
	#AT91C_SSC_FSOS_NONE
 (() 0x0 << 20)

928 
	#AT91C_SSC_FSOS_NEGATIVE
 (() 0x1 << 20)

929 
	#AT91C_SSC_FSOS_POSITIVE
 (() 0x2 << 20)

930 
	#AT91C_SSC_FSOS_LOW
 (() 0x3 << 20)

931 
	#AT91C_SSC_FSOS_HIGH
 (() 0x4 << 20)

932 
	#AT91C_SSC_FSOS_TOGGLE
 (() 0x5 << 20)

933 
	#AT91C_SSC_FSEDGE
 (() 0x1 << 24)

936 
	#AT91C_SSC_DATDEF
 (() 0x1 << 5)

937 
	#AT91C_SSC_FSDEN
 (() 0x1 << 23)

939 
	#AT91C_SSC_TXRDY
 (() 0x1 << 0)

940 
	#AT91C_SSC_TXEMPTY
 (() 0x1 << 1)

941 
	#AT91C_SSC_ENDTX
 (() 0x1 << 2)

942 
	#AT91C_SSC_TXBUFE
 (() 0x1 << 3)

943 
	#AT91C_SSC_RXRDY
 (() 0x1 << 4)

944 
	#AT91C_SSC_OVRUN
 (() 0x1 << 5)

945 
	#AT91C_SSC_ENDRX
 (() 0x1 << 6)

946 
	#AT91C_SSC_RXBUFF
 (() 0x1 << 7)

947 
	#AT91C_SSC_TXSYN
 (() 0x1 << 10)

948 
	#AT91C_SSC_RXSYN
 (() 0x1 << 11)

949 
	#AT91C_SSC_TXENA
 (() 0x1 << 16)

950 
	#AT91C_SSC_RXENA
 (() 0x1 << 17)

954 

	)

958 
	s_AT91S_TWI
 {

959 
AT91_REG
 
	mTWI_CR
;

960 
AT91_REG
 
	mTWI_MMR
;

961 
AT91_REG
 
	mRe£rved0
[1];

962 
AT91_REG
 
	mTWI_IADR
;

963 
AT91_REG
 
	mTWI_CWGR
;

964 
AT91_REG
 
	mRe£rved1
[3];

965 
AT91_REG
 
	mTWI_SR
;

966 
AT91_REG
 
	mTWI_IER
;

967 
AT91_REG
 
	mTWI_IDR
;

968 
AT91_REG
 
	mTWI_IMR
;

969 
AT91_REG
 
	mTWI_RHR
;

970 
AT91_REG
 
	mTWI_THR
;

971 } 
	tAT91S_TWI
, *
	tAT91PS_TWI
;

974 
	#AT91C_TWI_START
 (() 0x1 << 0)

975 
	#AT91C_TWI_STOP
 (() 0x1 << 1)

976 
	#AT91C_TWI_MSEN
 (() 0x1 << 2)

977 
	#AT91C_TWI_MSDIS
 (() 0x1 << 3)

978 
	#AT91C_TWI_SWRST
 (() 0x1 << 7)

980 
	#AT91C_TWI_IADRSZ
 (() 0x3 << 8)

981 
	#AT91C_TWI_IADRSZ_NO
 (() 0x0 << 8)

982 
	#AT91C_TWI_IADRSZ_1_BYTE
 (() 0x1 << 8)

983 
	#AT91C_TWI_IADRSZ_2_BYTE
 (() 0x2 << 8)

984 
	#AT91C_TWI_IADRSZ_3_BYTE
 (() 0x3 << 8)

985 
	#AT91C_TWI_MREAD
 (() 0x1 << 12)

986 
	#AT91C_TWI_DADR
 (() 0x7F << 16)

988 
	#AT91C_TWI_CLDIV
 (() 0xFF << 0)

989 
	#AT91C_TWI_CHDIV
 (() 0xFF << 8)

990 
	#AT91C_TWI_CKDIV
 (() 0x7 << 16)

992 
	#AT91C_TWI_TXCOMP
 (() 0x1 << 0)

993 
	#AT91C_TWI_RXRDY
 (() 0x1 << 1)

994 
	#AT91C_TWI_TXRDY
 (() 0x1 << 2)

995 
	#AT91C_TWI_OVRE
 (() 0x1 << 6)

996 
	#AT91C_TWI_UNRE
 (() 0x1 << 7)

997 
	#AT91C_TWI_NACK
 (() 0x1 << 8)

1001 

	)

1005 
	s_AT91S_PWMC_CH
 {

1006 
AT91_REG
 
	mPWMC_CMR
;

1007 
AT91_REG
 
	mPWMC_CDTYR
;

1008 
AT91_REG
 
	mPWMC_CPRDR
;

1009 
AT91_REG
 
	mPWMC_CCNTR
;

1010 
AT91_REG
 
	mPWMC_CUPDR
;

1011 
AT91_REG
 
	mPWMC_Re£rved
[3];

1012 } 
	tAT91S_PWMC_CH
, *
	tAT91PS_PWMC_CH
;

1015 
	#AT91C_PWMC_CPRE
 (() 0xF << 0)

1016 
	#AT91C_PWMC_CPRE_MCK
 (() 0x0)

1017 
	#AT91C_PWMC_CPRE_MCKA
 (() 0xB)

1018 
	#AT91C_PWMC_CPRE_MCKB
 (() 0xC)

1019 
	#AT91C_PWMC_CALG
 (() 0x1 << 8)

1020 
	#AT91C_PWMC_CPOL
 (() 0x1 << 9)

1021 
	#AT91C_PWMC_CPD
 (() 0x1 << 10)

1023 
	#AT91C_PWMC_CDTY
 (() 0x0 << 0)

1025 
	#AT91C_PWMC_CPRD
 (() 0x0 << 0)

1027 
	#AT91C_PWMC_CCNT
 (() 0x0 << 0)

1029 
	#AT91C_PWMC_CUPD
 (() 0x0 << 0)

1030 

	)

1034 
	s_AT91S_PWMC
 {

1035 
AT91_REG
 
	mPWMC_MR
;

1036 
AT91_REG
 
	mPWMC_ENA
;

1037 
AT91_REG
 
	mPWMC_DIS
;

1038 
AT91_REG
 
	mPWMC_SR
;

1039 
AT91_REG
 
	mPWMC_IER
;

1040 
AT91_REG
 
	mPWMC_IDR
;

1041 
AT91_REG
 
	mPWMC_IMR
;

1042 
AT91_REG
 
	mPWMC_ISR
;

1043 
AT91_REG
 
	mRe£rved0
[55];

1044 
AT91_REG
 
	mPWMC_VR
;

1045 
AT91_REG
 
	mRe£rved1
[64];

1046 
AT91S_PWMC_CH
 
	mPWMC_CH
[4];

1047 } 
	tAT91S_PWMC
, *
	tAT91PS_PWMC
;

1050 
	#AT91C_PWMC_DIVA
 (() 0xFF << 0)

1051 
	#AT91C_PWMC_PREA
 (() 0xF << 8)

1052 
	#AT91C_PWMC_PREA_MCK
 (() 0x0 << 8)

1053 
	#AT91C_PWMC_DIVB
 (() 0xFF << 16)

1054 
	#AT91C_PWMC_PREB
 (() 0xF << 24)

1055 
	#AT91C_PWMC_PREB_MCK
 (() 0x0 << 24)

1057 
	#AT91C_PWMC_CHID0
 (() 0x1 << 0)

1058 
	#AT91C_PWMC_CHID1
 (() 0x1 << 1)

1059 
	#AT91C_PWMC_CHID2
 (() 0x1 << 2)

1060 
	#AT91C_PWMC_CHID3
 (() 0x1 << 3)

1067 

	)

1071 
	s_AT91S_UDP
 {

1072 
AT91_REG
 
	mUDP_NUM
;

1073 
AT91_REG
 
	mUDP_GLBSTATE
;

1074 
AT91_REG
 
	mUDP_FADDR
;

1075 
AT91_REG
 
	mRe£rved0
[1];

1076 
AT91_REG
 
	mUDP_IER
;

1077 
AT91_REG
 
	mUDP_IDR
;

1078 
AT91_REG
 
	mUDP_IMR
;

1079 
AT91_REG
 
	mUDP_ISR
;

1080 
AT91_REG
 
	mUDP_ICR
;

1081 
AT91_REG
 
	mRe£rved1
[1];

1082 
AT91_REG
 
	mUDP_RSTEP
;

1083 
AT91_REG
 
	mRe£rved2
[1];

1084 
AT91_REG
 
	mUDP_CSR
[6];

1085 
AT91_REG
 
	mRe£rved3
[2];

1086 
AT91_REG
 
	mUDP_FDR
[6];

1087 
AT91_REG
 
	mRe£rved4
[3];

1088 
AT91_REG
 
	mUDP_TXVC
;

1089 } 
	tAT91S_UDP
, *
	tAT91PS_UDP
;

1092 
	#AT91C_UDP_FRM_NUM
 (() 0x7FF << 0)

1093 
	#AT91C_UDP_FRM_ERR
 (() 0x1 << 16)

1094 
	#AT91C_UDP_FRM_OK
 (() 0x1 << 17)

1096 
	#AT91C_UDP_FADDEN
 (() 0x1 << 0)

1097 
	#AT91C_UDP_CONFG
 (() 0x1 << 1)

1098 
	#AT91C_UDP_ESR
 (() 0x1 << 2)

1099 
	#AT91C_UDP_RSMINPR
 (() 0x1 << 3)

1100 
	#AT91C_UDP_RMWUPE
 (() 0x1 << 4)

1102 
	#AT91C_UDP_FADD
 (() 0xFF << 0)

1103 
	#AT91C_UDP_FEN
 (() 0x1 << 8)

1105 
	#AT91C_UDP_EPINT0
 (() 0x1 << 0)

1106 
	#AT91C_UDP_EPINT1
 (() 0x1 << 1)

1107 
	#AT91C_UDP_EPINT2
 (() 0x1 << 2)

1108 
	#AT91C_UDP_EPINT3
 (() 0x1 << 3)

1109 
	#AT91C_UDP_EPINT4
 (() 0x1 << 4)

1110 
	#AT91C_UDP_EPINT5
 (() 0x1 << 5)

1111 
	#AT91C_UDP_RXSUSP
 (() 0x1 << 8)

1112 
	#AT91C_UDP_RXRSM
 (() 0x1 << 9)

1113 
	#AT91C_UDP_EXTRSM
 (() 0x1 << 10)

1114 
	#AT91C_UDP_SOFINT
 (() 0x1 << 11)

1115 
	#AT91C_UDP_WAKEUP
 (() 0x1 << 13)

1119 
	#AT91C_UDP_ENDBUSRES
 (() 0x1 << 12)

1122 
	#AT91C_UDP_EP0
 (() 0x1 << 0)

1123 
	#AT91C_UDP_EP1
 (() 0x1 << 1)

1124 
	#AT91C_UDP_EP2
 (() 0x1 << 2)

1125 
	#AT91C_UDP_EP3
 (() 0x1 << 3)

1126 
	#AT91C_UDP_EP4
 (() 0x1 << 4)

1127 
	#AT91C_UDP_EP5
 (() 0x1 << 5)

1129 
	#AT91C_UDP_TXCOMP
 (() 0x1 << 0)

1130 
	#AT91C_UDP_RX_DATA_BK0
 (() 0x1 << 1)

1131 
	#AT91C_UDP_RXSETUP
 (() 0x1 << 2)

1132 
	#AT91C_UDP_ISOERROR
 (() 0x1 << 3)

1133 
	#AT91C_UDP_TXPKTRDY
 (() 0x1 << 4)

1134 
	#AT91C_UDP_FORCESTALL
 (() 0x1 << 5)

1135 
	#AT91C_UDP_RX_DATA_BK1
 (() 0x1 << 6)

1136 
	#AT91C_UDP_DIR
 (() 0x1 << 7)

1137 
	#AT91C_UDP_EPTYPE
 (() 0x7 << 8)

1138 
	#AT91C_UDP_EPTYPE_CTRL
 (() 0x0 << 8)

1139 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (() 0x1 << 8)

1140 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (() 0x2 << 8)

1141 
	#AT91C_UDP_EPTYPE_INT_OUT
 (() 0x3 << 8)

1142 
	#AT91C_UDP_EPTYPE_ISO_IN
 (() 0x5 << 8)

1143 
	#AT91C_UDP_EPTYPE_BULK_IN
 (() 0x6 << 8)

1144 
	#AT91C_UDP_EPTYPE_INT_IN
 (() 0x7 << 8)

1145 
	#AT91C_UDP_DTGLE
 (() 0x1 << 11)

1146 
	#AT91C_UDP_EPEDS
 (() 0x1 << 15)

1147 
	#AT91C_UDP_RXBYTECNT
 (() 0x7FF << 16)

1149 
	#AT91C_UDP_TXVDIS
 (() 0x1 << 8)

1150 
	#AT91C_UDP_PUON
 (() 0x1 << 9)

1151 

	)

1155 
	s_AT91S_TC
 {

1156 
AT91_REG
 
	mTC_CCR
;

1157 
AT91_REG
 
	mTC_CMR
;

1158 
AT91_REG
 
	mRe£rved0
[2];

1159 
AT91_REG
 
	mTC_CV
;

1160 
AT91_REG
 
	mTC_RA
;

1161 
AT91_REG
 
	mTC_RB
;

1162 
AT91_REG
 
	mTC_RC
;

1163 
AT91_REG
 
	mTC_SR
;

1164 
AT91_REG
 
	mTC_IER
;

1165 
AT91_REG
 
	mTC_IDR
;

1166 
AT91_REG
 
	mTC_IMR
;

1167 } 
	tAT91S_TC
, *
	tAT91PS_TC
;

1170 
	#AT91C_TC_CLKEN
 (() 0x1 << 0)

1171 
	#AT91C_TC_CLKDIS
 (() 0x1 << 1)

1172 
	#AT91C_TC_SWTRG
 (() 0x1 << 2)

1174 
	#AT91C_TC_CLKS
 (() 0x7 << 0)

1175 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (() 0x0)

1176 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (() 0x1)

1177 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (() 0x2)

1178 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (() 0x3)

1179 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (() 0x4)

1180 
	#AT91C_TC_CLKS_XC0
 (() 0x5)

1181 
	#AT91C_TC_CLKS_XC1
 (() 0x6)

1182 
	#AT91C_TC_CLKS_XC2
 (() 0x7)

1183 
	#AT91C_TC_CLKI
 (() 0x1 << 3)

1184 
	#AT91C_TC_BURST
 (() 0x3 << 4)

1185 
	#AT91C_TC_BURST_NONE
 (() 0x0 << 4)

1186 
	#AT91C_TC_BURST_XC0
 (() 0x1 << 4)

1187 
	#AT91C_TC_BURST_XC1
 (() 0x2 << 4)

1188 
	#AT91C_TC_BURST_XC2
 (() 0x3 << 4)

1189 
	#AT91C_TC_CPCSTOP
 (() 0x1 << 6)

1190 
	#AT91C_TC_LDBSTOP
 (() 0x1 << 6)

1191 
	#AT91C_TC_CPCDIS
 (() 0x1 << 7)

1192 
	#AT91C_TC_LDBDIS
 (() 0x1 << 7)

1193 
	#AT91C_TC_ETRGEDG
 (() 0x3 << 8)

1194 
	#AT91C_TC_ETRGEDG_NONE
 (() 0x0 << 8)

1195 
	#AT91C_TC_ETRGEDG_RISING
 (() 0x1 << 8)

1196 
	#AT91C_TC_ETRGEDG_FALLING
 (() 0x2 << 8)

1197 
	#AT91C_TC_ETRGEDG_BOTH
 (() 0x3 << 8)

1198 
	#AT91C_TC_EEVTEDG
 (() 0x3 << 8)

1199 
	#AT91C_TC_EEVTEDG_NONE
 (() 0x0 << 8)

1200 
	#AT91C_TC_EEVTEDG_RISING
 (() 0x1 << 8)

1201 
	#AT91C_TC_EEVTEDG_FALLING
 (() 0x2 << 8)

1202 
	#AT91C_TC_EEVTEDG_BOTH
 (() 0x3 << 8)

1203 
	#AT91C_TC_EEVT
 (() 0x3 << 10)

1204 
	#AT91C_TC_EEVT_TIOB
 (() 0x0 << 10)

1205 
	#AT91C_TC_EEVT_XC0
 (() 0x1 << 10)

1206 
	#AT91C_TC_EEVT_XC1
 (() 0x2 << 10)

1207 
	#AT91C_TC_EEVT_XC2
 (() 0x3 << 10)

1208 
	#AT91C_TC_ABETRG
 (() 0x1 << 10)

1209 
	#AT91C_TC_ENETRG
 (() 0x1 << 12)

1210 
	#AT91C_TC_WAVESEL
 (() 0x3 << 13)

1211 
	#AT91C_TC_WAVESEL_UP
 (() 0x0 << 13)

1212 
	#AT91C_TC_WAVESEL_UPDOWN
 (() 0x1 << 13)

1213 
	#AT91C_TC_WAVESEL_UP_AUTO
 (() 0x2 << 13)

1214 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (() 0x3 << 13)

1215 
	#AT91C_TC_CPCTRG
 (() 0x1 << 14)

1216 
	#AT91C_TC_WAVE
 (() 0x1 << 15)

1217 
	#AT91C_TC_ACPA
 (() 0x3 << 16)

1218 
	#AT91C_TC_ACPA_NONE
 (() 0x0 << 16)

1219 
	#AT91C_TC_ACPA_SET
 (() 0x1 << 16)

1220 
	#AT91C_TC_ACPA_CLEAR
 (() 0x2 << 16)

1221 
	#AT91C_TC_ACPA_TOGGLE
 (() 0x3 << 16)

1222 
	#AT91C_TC_LDRA
 (() 0x3 << 16)

1223 
	#AT91C_TC_LDRA_NONE
 (() 0x0 << 16)

1224 
	#AT91C_TC_LDRA_RISING
 (() 0x1 << 16)

1225 
	#AT91C_TC_LDRA_FALLING
 (() 0x2 << 16)

1226 
	#AT91C_TC_LDRA_BOTH
 (() 0x3 << 16)

1227 
	#AT91C_TC_ACPC
 (() 0x3 << 18)

1228 
	#AT91C_TC_ACPC_NONE
 (() 0x0 << 18)

1229 
	#AT91C_TC_ACPC_SET
 (() 0x1 << 18)

1230 
	#AT91C_TC_ACPC_CLEAR
 (() 0x2 << 18)

1231 
	#AT91C_TC_ACPC_TOGGLE
 (() 0x3 << 18)

1232 
	#AT91C_TC_LDRB
 (() 0x3 << 18)

1233 
	#AT91C_TC_LDRB_NONE
 (() 0x0 << 18)

1234 
	#AT91C_TC_LDRB_RISING
 (() 0x1 << 18)

1235 
	#AT91C_TC_LDRB_FALLING
 (() 0x2 << 18)

1236 
	#AT91C_TC_LDRB_BOTH
 (() 0x3 << 18)

1237 
	#AT91C_TC_AEEVT
 (() 0x3 << 20)

1238 
	#AT91C_TC_AEEVT_NONE
 (() 0x0 << 20)

1239 
	#AT91C_TC_AEEVT_SET
 (() 0x1 << 20)

1240 
	#AT91C_TC_AEEVT_CLEAR
 (() 0x2 << 20)

1241 
	#AT91C_TC_AEEVT_TOGGLE
 (() 0x3 << 20)

1242 
	#AT91C_TC_ASWTRG
 (() 0x3 << 22)

1243 
	#AT91C_TC_ASWTRG_NONE
 (() 0x0 << 22)

1244 
	#AT91C_TC_ASWTRG_SET
 (() 0x1 << 22)

1245 
	#AT91C_TC_ASWTRG_CLEAR
 (() 0x2 << 22)

1246 
	#AT91C_TC_ASWTRG_TOGGLE
 (() 0x3 << 22)

1247 
	#AT91C_TC_BCPB
 (() 0x3 << 24)

1248 
	#AT91C_TC_BCPB_NONE
 (() 0x0 << 24)

1249 
	#AT91C_TC_BCPB_SET
 (() 0x1 << 24)

1250 
	#AT91C_TC_BCPB_CLEAR
 (() 0x2 << 24)

1251 
	#AT91C_TC_BCPB_TOGGLE
 (() 0x3 << 24)

1252 
	#AT91C_TC_BCPC
 (() 0x3 << 26)

1253 
	#AT91C_TC_BCPC_NONE
 (() 0x0 << 26)

1254 
	#AT91C_TC_BCPC_SET
 (() 0x1 << 26)

1255 
	#AT91C_TC_BCPC_CLEAR
 (() 0x2 << 26)

1256 
	#AT91C_TC_BCPC_TOGGLE
 (() 0x3 << 26)

1257 
	#AT91C_TC_BEEVT
 (() 0x3 << 28)

1258 
	#AT91C_TC_BEEVT_NONE
 (() 0x0 << 28)

1259 
	#AT91C_TC_BEEVT_SET
 (() 0x1 << 28)

1260 
	#AT91C_TC_BEEVT_CLEAR
 (() 0x2 << 28)

1261 
	#AT91C_TC_BEEVT_TOGGLE
 (() 0x3 << 28)

1262 
	#AT91C_TC_BSWTRG
 (() 0x3 << 30)

1263 
	#AT91C_TC_BSWTRG_NONE
 (() 0x0 << 30)

1264 
	#AT91C_TC_BSWTRG_SET
 (() 0x1 << 30)

1265 
	#AT91C_TC_BSWTRG_CLEAR
 (() 0x2 << 30)

1266 
	#AT91C_TC_BSWTRG_TOGGLE
 (() 0x3 << 30)

1268 
	#AT91C_TC_COVFS
 (() 0x1 << 0)

1269 
	#AT91C_TC_LOVRS
 (() 0x1 << 1)

1270 
	#AT91C_TC_CPAS
 (() 0x1 << 2)

1271 
	#AT91C_TC_CPBS
 (() 0x1 << 3)

1272 
	#AT91C_TC_CPCS
 (() 0x1 << 4)

1273 
	#AT91C_TC_LDRAS
 (() 0x1 << 5)

1274 
	#AT91C_TC_LDRBS
 (() 0x1 << 6)

1275 
	#AT91C_TC_ETRGS
 (() 0x1 << 7)

1276 
	#AT91C_TC_CLKSTA
 (() 0x1 << 16)

1277 
	#AT91C_TC_MTIOA
 (() 0x1 << 17)

1278 
	#AT91C_TC_MTIOB
 (() 0x1 << 18)

1282 

	)

1286 
	s_AT91S_TCB
 {

1287 
AT91S_TC
 
	mTCB_TC0
;

1288 
AT91_REG
 
	mRe£rved0
[4];

1289 
AT91S_TC
 
	mTCB_TC1
;

1290 
AT91_REG
 
	mRe£rved1
[4];

1291 
AT91S_TC
 
	mTCB_TC2
;

1292 
AT91_REG
 
	mRe£rved2
[4];

1293 
AT91_REG
 
	mTCB_BCR
;

1294 
AT91_REG
 
	mTCB_BMR
;

1295 } 
	tAT91S_TCB
, *
	tAT91PS_TCB
;

1298 
	#AT91C_TCB_SYNC
 (() 0x1 << 0)

1300 
	#AT91C_TCB_TC0XC0S
 (() 0x3 << 0)

1301 
	#AT91C_TCB_TC0XC0S_TCLK0
 (() 0x0)

1302 
	#AT91C_TCB_TC0XC0S_NONE
 (() 0x1)

1303 
	#AT91C_TCB_TC0XC0S_TIOA1
 (() 0x2)

1304 
	#AT91C_TCB_TC0XC0S_TIOA2
 (() 0x3)

1305 
	#AT91C_TCB_TC1XC1S
 (() 0x3 << 2)

1306 
	#AT91C_TCB_TC1XC1S_TCLK1
 (() 0x0 << 2)

1307 
	#AT91C_TCB_TC1XC1S_NONE
 (() 0x1 << 2)

1308 
	#AT91C_TCB_TC1XC1S_TIOA0
 (() 0x2 << 2)

1309 
	#AT91C_TCB_TC1XC1S_TIOA2
 (() 0x3 << 2)

1310 
	#AT91C_TCB_TC2XC2S
 (() 0x3 << 4)

1311 
	#AT91C_TCB_TC2XC2S_TCLK2
 (() 0x0 << 4)

1312 
	#AT91C_TCB_TC2XC2S_NONE
 (() 0x1 << 4)

1313 
	#AT91C_TCB_TC2XC2S_TIOA0
 (() 0x2 << 4)

1314 
	#AT91C_TCB_TC2XC2S_TIOA1
 (() 0x3 << 4)

1315 

	)

1319 
	s_AT91S_CAN_MB
 {

1320 
AT91_REG
 
	mCAN_MB_MMR
;

1321 
AT91_REG
 
	mCAN_MB_MAM
;

1322 
AT91_REG
 
	mCAN_MB_MID
;

1323 
AT91_REG
 
	mCAN_MB_MFID
;

1324 
AT91_REG
 
	mCAN_MB_MSR
;

1325 
AT91_REG
 
	mCAN_MB_MDL
;

1326 
AT91_REG
 
	mCAN_MB_MDH
;

1327 
AT91_REG
 
	mCAN_MB_MCR
;

1328 } 
	tAT91S_CAN_MB
, *
	tAT91PS_CAN_MB
;

1331 
	#AT91C_CAN_MTIMEMARK
 (() 0xFFFF << 0)

1332 
	#AT91C_CAN_PRIOR
 (() 0xF << 16)

1333 
	#AT91C_CAN_MOT
 (() 0x7 << 24)

1334 
	#AT91C_CAN_MOT_DIS
 (() 0x0 << 24)

1335 
	#AT91C_CAN_MOT_RX
 (() 0x1 << 24)

1336 
	#AT91C_CAN_MOT_RXOVERWRITE
 (() 0x2 << 24)

1337 
	#AT91C_CAN_MOT_TX
 (() 0x3 << 24)

1338 
	#AT91C_CAN_MOT_CONSUMER
 (() 0x4 << 24)

1339 
	#AT91C_CAN_MOT_PRODUCER
 (() 0x5 << 24)

1341 
	#AT91C_CAN_MIDvB
 (() 0x3FFFF << 0)

1342 
	#AT91C_CAN_MIDvA
 (() 0x7FF << 18)

1343 
	#AT91C_CAN_MIDE
 (() 0x1 << 29)

1347 
	#AT91C_CAN_MTIMESTAMP
 (() 0xFFFF << 0)

1348 
	#AT91C_CAN_MDLC
 (() 0xF << 16)

1349 
	#AT91C_CAN_MRTR
 (() 0x1 << 20)

1350 
	#AT91C_CAN_MABT
 (() 0x1 << 22)

1351 
	#AT91C_CAN_MRDY
 (() 0x1 << 23)

1352 
	#AT91C_CAN_MMI
 (() 0x1 << 24)

1356 
	#AT91C_CAN_MACR
 (() 0x1 << 22)

1357 
	#AT91C_CAN_MTCR
 (() 0x1 << 23)

1358 

	)

1362 
	s_AT91S_CAN
 {

1363 
AT91_REG
 
	mCAN_MR
;

1364 
AT91_REG
 
	mCAN_IER
;

1365 
AT91_REG
 
	mCAN_IDR
;

1366 
AT91_REG
 
	mCAN_IMR
;

1367 
AT91_REG
 
	mCAN_SR
;

1368 
AT91_REG
 
	mCAN_BR
;

1369 
AT91_REG
 
	mCAN_TIM
;

1370 
AT91_REG
 
	mCAN_TIMESTP
;

1371 
AT91_REG
 
	mCAN_ECR
;

1372 
AT91_REG
 
	mCAN_TCR
;

1373 
AT91_REG
 
	mCAN_ACR
;

1374 
AT91_REG
 
	mRe£rved0
[52];

1375 
AT91_REG
 
	mCAN_VR
;

1376 
AT91_REG
 
	mRe£rved1
[64];

1377 
AT91S_CAN_MB
 
	mCAN_MB0
;

1378 
AT91S_CAN_MB
 
	mCAN_MB1
;

1379 
AT91S_CAN_MB
 
	mCAN_MB2
;

1380 
AT91S_CAN_MB
 
	mCAN_MB3
;

1381 
AT91S_CAN_MB
 
	mCAN_MB4
;

1382 
AT91S_CAN_MB
 
	mCAN_MB5
;

1383 
AT91S_CAN_MB
 
	mCAN_MB6
;

1384 
AT91S_CAN_MB
 
	mCAN_MB7
;

1385 
AT91S_CAN_MB
 
	mCAN_MB8
;

1386 
AT91S_CAN_MB
 
	mCAN_MB9
;

1387 
AT91S_CAN_MB
 
	mCAN_MB10
;

1388 
AT91S_CAN_MB
 
	mCAN_MB11
;

1389 
AT91S_CAN_MB
 
	mCAN_MB12
;

1390 
AT91S_CAN_MB
 
	mCAN_MB13
;

1391 
AT91S_CAN_MB
 
	mCAN_MB14
;

1392 
AT91S_CAN_MB
 
	mCAN_MB15
;

1393 } 
	tAT91S_CAN
, *
	tAT91PS_CAN
;

1396 
	#AT91C_CAN_CANEN
 (() 0x1 << 0)

1397 
	#AT91C_CAN_LPM
 (() 0x1 << 1)

1398 
	#AT91C_CAN_ABM
 (() 0x1 << 2)

1399 
	#AT91C_CAN_OVL
 (() 0x1 << 3)

1400 
	#AT91C_CAN_TEOF
 (() 0x1 << 4)

1401 
	#AT91C_CAN_TTM
 (() 0x1 << 5)

1402 
	#AT91C_CAN_TIMFRZ
 (() 0x1 << 6)

1403 
	#AT91C_CAN_DRPT
 (() 0x1 << 7)

1405 
	#AT91C_CAN_MB0
 (() 0x1 << 0)

1406 
	#AT91C_CAN_MB1
 (() 0x1 << 1)

1407 
	#AT91C_CAN_MB2
 (() 0x1 << 2)

1408 
	#AT91C_CAN_MB3
 (() 0x1 << 3)

1409 
	#AT91C_CAN_MB4
 (() 0x1 << 4)

1410 
	#AT91C_CAN_MB5
 (() 0x1 << 5)

1411 
	#AT91C_CAN_MB6
 (() 0x1 << 6)

1412 
	#AT91C_CAN_MB7
 (() 0x1 << 7)

1413 
	#AT91C_CAN_MB8
 (() 0x1 << 8)

1414 
	#AT91C_CAN_MB9
 (() 0x1 << 9)

1415 
	#AT91C_CAN_MB10
 (() 0x1 << 10)

1416 
	#AT91C_CAN_MB11
 (() 0x1 << 11)

1417 
	#AT91C_CAN_MB12
 (() 0x1 << 12)

1418 
	#AT91C_CAN_MB13
 (() 0x1 << 13)

1419 
	#AT91C_CAN_MB14
 (() 0x1 << 14)

1420 
	#AT91C_CAN_MB15
 (() 0x1 << 15)

1421 
	#AT91C_CAN_ERRA
 (() 0x1 << 16)

1422 
	#AT91C_CAN_WARN
 (() 0x1 << 17)

1423 
	#AT91C_CAN_ERRP
 (() 0x1 << 18)

1424 
	#AT91C_CAN_BOFF
 (() 0x1 << 19)

1425 
	#AT91C_CAN_SLEEP
 (() 0x1 << 20)

1426 
	#AT91C_CAN_WAKEUP
 (() 0x1 << 21)

1427 
	#AT91C_CAN_TOVF
 (() 0x1 << 22)

1428 
	#AT91C_CAN_TSTP
 (() 0x1 << 23)

1429 
	#AT91C_CAN_CERR
 (() 0x1 << 24)

1430 
	#AT91C_CAN_SERR
 (() 0x1 << 25)

1431 
	#AT91C_CAN_AERR
 (() 0x1 << 26)

1432 
	#AT91C_CAN_FERR
 (() 0x1 << 27)

1433 
	#AT91C_CAN_BERR
 (() 0x1 << 28)

1437 
	#AT91C_CAN_RBSY
 (() 0x1 << 29)

1438 
	#AT91C_CAN_TBSY
 (() 0x1 << 30)

1439 
	#AT91C_CAN_OVLY
 (() 0x1 << 31)

1441 
	#AT91C_CAN_PHASE2
 (() 0x7 << 0)

1442 
	#AT91C_CAN_PHASE1
 (() 0x7 << 4)

1443 
	#AT91C_CAN_PROPAG
 (() 0x7 << 8)

1444 
	#AT91C_CAN_SYNC
 (() 0x3 << 12)

1445 
	#AT91C_CAN_BRP
 (() 0x7F << 16)

1446 
	#AT91C_CAN_SMP
 (() 0x1 << 24)

1448 
	#AT91C_CAN_TIMER
 (() 0xFFFF << 0)

1451 
	#AT91C_CAN_REC
 (() 0xFF << 0)

1452 
	#AT91C_CAN_TEC
 (() 0xFF << 16)

1454 
	#AT91C_CAN_TIMRST
 (() 0x1 << 31)

1456 

	)

1460 
	s_AT91S_EMAC
 {

1461 
AT91_REG
 
	mEMAC_NCR
;

1462 
AT91_REG
 
	mEMAC_NCFGR
;

1463 
AT91_REG
 
	mEMAC_NSR
;

1464 
AT91_REG
 
	mRe£rved0
[2];

1465 
AT91_REG
 
	mEMAC_TSR
;

1466 
AT91_REG
 
	mEMAC_RBQP
;

1467 
AT91_REG
 
	mEMAC_TBQP
;

1468 
AT91_REG
 
	mEMAC_RSR
;

1469 
AT91_REG
 
	mEMAC_ISR
;

1470 
AT91_REG
 
	mEMAC_IER
;

1471 
AT91_REG
 
	mEMAC_IDR
;

1472 
AT91_REG
 
	mEMAC_IMR
;

1473 
AT91_REG
 
	mEMAC_MAN
;

1474 
AT91_REG
 
	mEMAC_PTR
;

1475 
AT91_REG
 
	mEMAC_PFR
;

1476 
AT91_REG
 
	mEMAC_FTO
;

1477 
AT91_REG
 
	mEMAC_SCF
;

1478 
AT91_REG
 
	mEMAC_MCF
;

1479 
AT91_REG
 
	mEMAC_FRO
;

1480 
AT91_REG
 
	mEMAC_FCSE
;

1481 
AT91_REG
 
	mEMAC_ALE
;

1482 
AT91_REG
 
	mEMAC_DTF
;

1483 
AT91_REG
 
	mEMAC_LCOL
;

1484 
AT91_REG
 
	mEMAC_ECOL
;

1485 
AT91_REG
 
	mEMAC_TUND
;

1486 
AT91_REG
 
	mEMAC_CSE
;

1487 
AT91_REG
 
	mEMAC_RRE
;

1488 
AT91_REG
 
	mEMAC_ROV
;

1489 
AT91_REG
 
	mEMAC_RSE
;

1490 
AT91_REG
 
	mEMAC_ELE
;

1491 
AT91_REG
 
	mEMAC_RJA
;

1492 
AT91_REG
 
	mEMAC_USF
;

1493 
AT91_REG
 
	mEMAC_STE
;

1494 
AT91_REG
 
	mEMAC_RLE
;

1495 
AT91_REG
 
	mEMAC_TPF
;

1496 
AT91_REG
 
	mEMAC_HRB
;

1497 
AT91_REG
 
	mEMAC_HRT
;

1498 
AT91_REG
 
	mEMAC_SA1L
;

1499 
AT91_REG
 
	mEMAC_SA1H
;

1500 
AT91_REG
 
	mEMAC_SA2L
;

1501 
AT91_REG
 
	mEMAC_SA2H
;

1502 
AT91_REG
 
	mEMAC_SA3L
;

1503 
AT91_REG
 
	mEMAC_SA3H
;

1504 
AT91_REG
 
	mEMAC_SA4L
;

1505 
AT91_REG
 
	mEMAC_SA4H
;

1506 
AT91_REG
 
	mEMAC_TID
;

1507 
AT91_REG
 
	mEMAC_TPQ
;

1508 
AT91_REG
 
	mEMAC_USRIO
;

1509 
AT91_REG
 
	mEMAC_WOL
;

1510 
AT91_REG
 
	mRe£rved1
[13];

1511 
AT91_REG
 
	mEMAC_REV
;

1512 } 
	tAT91S_EMAC
, *
	tAT91PS_EMAC
;

1515 
	#AT91C_EMAC_LB
 (() 0x1 << 0)

1516 
	#AT91C_EMAC_LLB
 (() 0x1 << 1)

1517 
	#AT91C_EMAC_RE
 (() 0x1 << 2)

1518 
	#AT91C_EMAC_TE
 (() 0x1 << 3)

1519 
	#AT91C_EMAC_MPE
 (() 0x1 << 4)

1520 
	#AT91C_EMAC_CLRSTAT
 (() 0x1 << 5)

1521 
	#AT91C_EMAC_INCSTAT
 (() 0x1 << 6)

1522 
	#AT91C_EMAC_WESTAT
 (() 0x1 << 7)

1523 
	#AT91C_EMAC_BP
 (() 0x1 << 8)

1524 
	#AT91C_EMAC_TSTART
 (() 0x1 << 9)

1525 
	#AT91C_EMAC_THALT
 (() 0x1 << 10)

1526 
	#AT91C_EMAC_TPFR
 (() 0x1 << 11)

1527 
	#AT91C_EMAC_TZQ
 (() 0x1 << 12)

1529 
	#AT91C_EMAC_SPD
 (() 0x1 << 0)

1530 
	#AT91C_EMAC_FD
 (() 0x1 << 1)

1531 
	#AT91C_EMAC_JFRAME
 (() 0x1 << 3)

1532 
	#AT91C_EMAC_CAF
 (() 0x1 << 4)

1533 
	#AT91C_EMAC_NBC
 (() 0x1 << 5)

1534 
	#AT91C_EMAC_MTI
 (() 0x1 << 6)

1535 
	#AT91C_EMAC_UNI
 (() 0x1 << 7)

1536 
	#AT91C_EMAC_BIG
 (() 0x1 << 8)

1537 
	#AT91C_EMAC_EAE
 (() 0x1 << 9)

1538 
	#AT91C_EMAC_CLK
 (() 0x3 << 10)

1539 
	#AT91C_EMAC_CLK_HCLK_8
 (() 0x0 << 10)

1540 
	#AT91C_EMAC_CLK_HCLK_16
 (() 0x1 << 10)

1541 
	#AT91C_EMAC_CLK_HCLK_32
 (() 0x2 << 10)

1542 
	#AT91C_EMAC_CLK_HCLK_64
 (() 0x3 << 10)

1543 
	#AT91C_EMAC_RTY
 (() 0x1 << 12)

1544 
	#AT91C_EMAC_PAE
 (() 0x1 << 13)

1545 
	#AT91C_EMAC_RBOF
 (() 0x3 << 14)

1546 
	#AT91C_EMAC_RBOF_OFFSET_0
 (() 0x0 << 14)

1547 
	#AT91C_EMAC_RBOF_OFFSET_1
 (() 0x1 << 14)

1548 
	#AT91C_EMAC_RBOF_OFFSET_2
 (() 0x2 << 14)

1549 
	#AT91C_EMAC_RBOF_OFFSET_3
 (() 0x3 << 14)

1550 
	#AT91C_EMAC_RLCE
 (() 0x1 << 16)

1551 
	#AT91C_EMAC_DRFCS
 (() 0x1 << 17)

1552 
	#AT91C_EMAC_EFRHD
 (() 0x1 << 18)

1553 
	#AT91C_EMAC_IRXFCS
 (() 0x1 << 19)

1555 
	#AT91C_EMAC_LINKR
 (() 0x1 << 0)

1556 
	#AT91C_EMAC_MDIO
 (() 0x1 << 1)

1557 
	#AT91C_EMAC_IDLE
 (() 0x1 << 2)

1559 
	#AT91C_EMAC_UBR
 (() 0x1 << 0)

1560 
	#AT91C_EMAC_COL
 (() 0x1 << 1)

1561 
	#AT91C_EMAC_RLES
 (() 0x1 << 2)

1562 
	#AT91C_EMAC_TGO
 (() 0x1 << 3)

1563 
	#AT91C_EMAC_BEX
 (() 0x1 << 4)

1564 
	#AT91C_EMAC_COMP
 (() 0x1 << 5)

1565 
	#AT91C_EMAC_UND
 (() 0x1 << 6)

1567 
	#AT91C_EMAC_BNA
 (() 0x1 << 0)

1568 
	#AT91C_EMAC_REC
 (() 0x1 << 1)

1569 
	#AT91C_EMAC_OVR
 (() 0x1 << 2)

1571 
	#AT91C_EMAC_MFD
 (() 0x1 << 0)

1572 
	#AT91C_EMAC_RCOMP
 (() 0x1 << 1)

1573 
	#AT91C_EMAC_RXUBR
 (() 0x1 << 2)

1574 
	#AT91C_EMAC_TXUBR
 (() 0x1 << 3)

1575 
	#AT91C_EMAC_TUNDR
 (() 0x1 << 4)

1576 
	#AT91C_EMAC_RLEX
 (() 0x1 << 5)

1577 
	#AT91C_EMAC_TXERR
 (() 0x1 << 6)

1578 
	#AT91C_EMAC_TCOMP
 (() 0x1 << 7)

1579 
	#AT91C_EMAC_LINK
 (() 0x1 << 9)

1580 
	#AT91C_EMAC_ROVR
 (() 0x1 << 10)

1581 
	#AT91C_EMAC_HRESP
 (() 0x1 << 11)

1582 
	#AT91C_EMAC_PFRE
 (() 0x1 << 12)

1583 
	#AT91C_EMAC_PTZ
 (() 0x1 << 13)

1588 
	#AT91C_EMAC_DATA
 (() 0xFFFF << 0)

1589 
	#AT91C_EMAC_CODE
 (() 0x3 << 16)

1590 
	#AT91C_EMAC_REGA
 (() 0x1F << 18)

1591 
	#AT91C_EMAC_PHYA
 (() 0x1F << 23)

1592 
	#AT91C_EMAC_RW
 (() 0x3 << 28)

1593 
	#AT91C_EMAC_SOF
 (() 0x3 << 30)

1595 
	#AT91C_EMAC_RMII
 (() 0x1 << 0)

1597 
	#AT91C_EMAC_IP
 (() 0xFFFF << 0)

1598 
	#AT91C_EMAC_MAG
 (() 0x1 << 16)

1599 
	#AT91C_EMAC_ARP
 (() 0x1 << 17)

1600 
	#AT91C_EMAC_SA1
 (() 0x1 << 18)

1602 
	#AT91C_EMAC_REVREF
 (() 0xFFFF << 0)

1603 
	#AT91C_EMAC_PARTREF
 (() 0xFFFF << 16)

1604 

	)

1608 
	s_AT91S_ADC
 {

1609 
AT91_REG
 
	mADC_CR
;

1610 
AT91_REG
 
	mADC_MR
;

1611 
AT91_REG
 
	mRe£rved0
[2];

1612 
AT91_REG
 
	mADC_CHER
;

1613 
AT91_REG
 
	mADC_CHDR
;

1614 
AT91_REG
 
	mADC_CHSR
;

1615 
AT91_REG
 
	mADC_SR
;

1616 
AT91_REG
 
	mADC_LCDR
;

1617 
AT91_REG
 
	mADC_IER
;

1618 
AT91_REG
 
	mADC_IDR
;

1619 
AT91_REG
 
	mADC_IMR
;

1620 
AT91_REG
 
	mADC_CDR0
;

1621 
AT91_REG
 
	mADC_CDR1
;

1622 
AT91_REG
 
	mADC_CDR2
;

1623 
AT91_REG
 
	mADC_CDR3
;

1624 
AT91_REG
 
	mADC_CDR4
;

1625 
AT91_REG
 
	mADC_CDR5
;

1626 
AT91_REG
 
	mADC_CDR6
;

1627 
AT91_REG
 
	mADC_CDR7
;

1628 
AT91_REG
 
	mRe£rved1
[44];

1629 
AT91_REG
 
	mADC_RPR
;

1630 
AT91_REG
 
	mADC_RCR
;

1631 
AT91_REG
 
	mADC_TPR
;

1632 
AT91_REG
 
	mADC_TCR
;

1633 
AT91_REG
 
	mADC_RNPR
;

1634 
AT91_REG
 
	mADC_RNCR
;

1635 
AT91_REG
 
	mADC_TNPR
;

1636 
AT91_REG
 
	mADC_TNCR
;

1637 
AT91_REG
 
	mADC_PTCR
;

1638 
AT91_REG
 
	mADC_PTSR
;

1639 } 
	tAT91S_ADC
, *
	tAT91PS_ADC
;

1642 
	#AT91C_ADC_SWRST
 (() 0x1 << 0)

1643 
	#AT91C_ADC_START
 (() 0x1 << 1)

1645 
	#AT91C_ADC_TRGEN
 (() 0x1 << 0)

1646 
	#AT91C_ADC_TRGEN_DIS
 (() 0x0)

1647 
	#AT91C_ADC_TRGEN_EN
 (() 0x1)

1648 
	#AT91C_ADC_TRGSEL
 (() 0x7 << 1)

1649 
	#AT91C_ADC_TRGSEL_TIOA0
 (() 0x0 << 1)

1650 
	#AT91C_ADC_TRGSEL_TIOA1
 (() 0x1 << 1)

1651 
	#AT91C_ADC_TRGSEL_TIOA2
 (() 0x2 << 1)

1652 
	#AT91C_ADC_TRGSEL_TIOA3
 (() 0x3 << 1)

1653 
	#AT91C_ADC_TRGSEL_TIOA4
 (() 0x4 << 1)

1654 
	#AT91C_ADC_TRGSEL_TIOA5
 (() 0x5 << 1)

1655 
	#AT91C_ADC_TRGSEL_EXT
 (() 0x6 << 1)

1656 
	#AT91C_ADC_LOWRES
 (() 0x1 << 4)

1657 
	#AT91C_ADC_LOWRES_10_BIT
 (() 0x0 << 4)

1658 
	#AT91C_ADC_LOWRES_8_BIT
 (() 0x1 << 4)

1659 
	#AT91C_ADC_SLEEP
 (() 0x1 << 5)

1660 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (() 0x0 << 5)

1661 
	#AT91C_ADC_SLEEP_MODE
 (() 0x1 << 5)

1662 
	#AT91C_ADC_PRESCAL
 (() 0x3F << 8)

1663 
	#AT91C_ADC_STARTUP
 (() 0x1F << 16)

1664 
	#AT91C_ADC_SHTIM
 (() 0xF << 24)

1666 
	#AT91C_ADC_CH0
 (() 0x1 << 0)

1667 
	#AT91C_ADC_CH1
 (() 0x1 << 1)

1668 
	#AT91C_ADC_CH2
 (() 0x1 << 2)

1669 
	#AT91C_ADC_CH3
 (() 0x1 << 3)

1670 
	#AT91C_ADC_CH4
 (() 0x1 << 4)

1671 
	#AT91C_ADC_CH5
 (() 0x1 << 5)

1672 
	#AT91C_ADC_CH6
 (() 0x1 << 6)

1673 
	#AT91C_ADC_CH7
 (() 0x1 << 7)

1677 
	#AT91C_ADC_EOC0
 (() 0x1 << 0)

1678 
	#AT91C_ADC_EOC1
 (() 0x1 << 1)

1679 
	#AT91C_ADC_EOC2
 (() 0x1 << 2)

1680 
	#AT91C_ADC_EOC3
 (() 0x1 << 3)

1681 
	#AT91C_ADC_EOC4
 (() 0x1 << 4)

1682 
	#AT91C_ADC_EOC5
 (() 0x1 << 5)

1683 
	#AT91C_ADC_EOC6
 (() 0x1 << 6)

1684 
	#AT91C_ADC_EOC7
 (() 0x1 << 7)

1685 
	#AT91C_ADC_OVRE0
 (() 0x1 << 8)

1686 
	#AT91C_ADC_OVRE1
 (() 0x1 << 9)

1687 
	#AT91C_ADC_OVRE2
 (() 0x1 << 10)

1688 
	#AT91C_ADC_OVRE3
 (() 0x1 << 11)

1689 
	#AT91C_ADC_OVRE4
 (() 0x1 << 12)

1690 
	#AT91C_ADC_OVRE5
 (() 0x1 << 13)

1691 
	#AT91C_ADC_OVRE6
 (() 0x1 << 14)

1692 
	#AT91C_ADC_OVRE7
 (() 0x1 << 15)

1693 
	#AT91C_ADC_DRDY
 (() 0x1 << 16)

1694 
	#AT91C_ADC_GOVRE
 (() 0x1 << 17)

1695 
	#AT91C_ADC_ENDRX
 (() 0x1 << 18)

1696 
	#AT91C_ADC_RXBUFF
 (() 0x1 << 19)

1698 
	#AT91C_ADC_LDATA
 (() 0x3FF << 0)

1703 
	#AT91C_ADC_DATA
 (() 0x3FF << 0)

1711 

	)

1715 
	s_AT91S_AES
 {

1716 
AT91_REG
 
	mAES_CR
;

1717 
AT91_REG
 
	mAES_MR
;

1718 
AT91_REG
 
	mRe£rved0
[2];

1719 
AT91_REG
 
	mAES_IER
;

1720 
AT91_REG
 
	mAES_IDR
;

1721 
AT91_REG
 
	mAES_IMR
;

1722 
AT91_REG
 
	mAES_ISR
;

1723 
AT91_REG
 
	mAES_KEYWxR
[4];

1724 
AT91_REG
 
	mRe£rved1
[4];

1725 
AT91_REG
 
	mAES_IDATAxR
[4];

1726 
AT91_REG
 
	mAES_ODATAxR
[4];

1727 
AT91_REG
 
	mAES_IVxR
[4];

1728 
AT91_REG
 
	mRe£rved2
[35];

1729 
AT91_REG
 
	mAES_VR
;

1730 
AT91_REG
 
	mAES_RPR
;

1731 
AT91_REG
 
	mAES_RCR
;

1732 
AT91_REG
 
	mAES_TPR
;

1733 
AT91_REG
 
	mAES_TCR
;

1734 
AT91_REG
 
	mAES_RNPR
;

1735 
AT91_REG
 
	mAES_RNCR
;

1736 
AT91_REG
 
	mAES_TNPR
;

1737 
AT91_REG
 
	mAES_TNCR
;

1738 
AT91_REG
 
	mAES_PTCR
;

1739 
AT91_REG
 
	mAES_PTSR
;

1740 } 
	tAT91S_AES
, *
	tAT91PS_AES
;

1743 
	#AT91C_AES_START
 (() 0x1 << 0)

1744 
	#AT91C_AES_SWRST
 (() 0x1 << 8)

1745 
	#AT91C_AES_LOADSEED
 (() 0x1 << 16)

1747 
	#AT91C_AES_CIPHER
 (() 0x1 << 0)

1748 
	#AT91C_AES_PROCDLY
 (() 0xF << 4)

1749 
	#AT91C_AES_SMOD
 (() 0x3 << 8)

1750 
	#AT91C_AES_SMOD_MANUAL
 (() 0x0 << 8)

1751 
	#AT91C_AES_SMOD_AUTO
 (() 0x1 << 8)

1752 
	#AT91C_AES_SMOD_PDC
 (() 0x2 << 8)

1753 
	#AT91C_AES_OPMOD
 (() 0x7 << 12)

1754 
	#AT91C_AES_OPMOD_ECB
 (() 0x0 << 12)

1755 
	#AT91C_AES_OPMOD_CBC
 (() 0x1 << 12)

1756 
	#AT91C_AES_OPMOD_OFB
 (() 0x2 << 12)

1757 
	#AT91C_AES_OPMOD_CFB
 (() 0x3 << 12)

1758 
	#AT91C_AES_OPMOD_CTR
 (() 0x4 << 12)

1759 
	#AT91C_AES_LOD
 (() 0x1 << 15)

1760 
	#AT91C_AES_CFBS
 (() 0x7 << 16)

1761 
	#AT91C_AES_CFBS_128_BIT
 (() 0x0 << 16)

1762 
	#AT91C_AES_CFBS_64_BIT
 (() 0x1 << 16)

1763 
	#AT91C_AES_CFBS_32_BIT
 (() 0x2 << 16)

1764 
	#AT91C_AES_CFBS_16_BIT
 (() 0x3 << 16)

1765 
	#AT91C_AES_CFBS_8_BIT
 (() 0x4 << 16)

1766 
	#AT91C_AES_CKEY
 (() 0xF << 20)

1767 
	#AT91C_AES_CTYPE
 (() 0x1F << 24)

1768 
	#AT91C_AES_CTYPE_TYPE1_EN
 (() 0x1 << 24)

1769 
	#AT91C_AES_CTYPE_TYPE2_EN
 (() 0x2 << 24)

1770 
	#AT91C_AES_CTYPE_TYPE3_EN
 (() 0x4 << 24)

1771 
	#AT91C_AES_CTYPE_TYPE4_EN
 (() 0x8 << 24)

1772 
	#AT91C_AES_CTYPE_TYPE5_EN
 (() 0x10 << 24)

1774 
	#AT91C_AES_DATRDY
 (() 0x1 << 0)

1775 
	#AT91C_AES_ENDRX
 (() 0x1 << 1)

1776 
	#AT91C_AES_ENDTX
 (() 0x1 << 2)

1777 
	#AT91C_AES_RXBUFF
 (() 0x1 << 3)

1778 
	#AT91C_AES_TXBUFE
 (() 0x1 << 4)

1779 
	#AT91C_AES_URAD
 (() 0x1 << 8)

1783 
	#AT91C_AES_URAT
 (() 0x7 << 12)

1784 
	#AT91C_AES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1785 
	#AT91C_AES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1786 
	#AT91C_AES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1787 
	#AT91C_AES_URAT_OUT_DAT_READ_SUBKEY
 (() 0x3 << 12)

1788 
	#AT91C_AES_URAT_MODEREG_WRITE_SUBKEY
 (() 0x4 << 12)

1789 
	#AT91C_AES_URAT_WO_REG_READ
 (() 0x5 << 12)

1790 

	)

1794 
	s_AT91S_TDES
 {

1795 
AT91_REG
 
	mTDES_CR
;

1796 
AT91_REG
 
	mTDES_MR
;

1797 
AT91_REG
 
	mRe£rved0
[2];

1798 
AT91_REG
 
	mTDES_IER
;

1799 
AT91_REG
 
	mTDES_IDR
;

1800 
AT91_REG
 
	mTDES_IMR
;

1801 
AT91_REG
 
	mTDES_ISR
;

1802 
AT91_REG
 
	mTDES_KEY1WxR
[2];

1803 
AT91_REG
 
	mTDES_KEY2WxR
[2];

1804 
AT91_REG
 
	mTDES_KEY3WxR
[2];

1805 
AT91_REG
 
	mRe£rved1
[2];

1806 
AT91_REG
 
	mTDES_IDATAxR
[2];

1807 
AT91_REG
 
	mRe£rved2
[2];

1808 
AT91_REG
 
	mTDES_ODATAxR
[2];

1809 
AT91_REG
 
	mRe£rved3
[2];

1810 
AT91_REG
 
	mTDES_IVxR
[2];

1811 
AT91_REG
 
	mRe£rved4
[37];

1812 
AT91_REG
 
	mTDES_VR
;

1813 
AT91_REG
 
	mTDES_RPR
;

1814 
AT91_REG
 
	mTDES_RCR
;

1815 
AT91_REG
 
	mTDES_TPR
;

1816 
AT91_REG
 
	mTDES_TCR
;

1817 
AT91_REG
 
	mTDES_RNPR
;

1818 
AT91_REG
 
	mTDES_RNCR
;

1819 
AT91_REG
 
	mTDES_TNPR
;

1820 
AT91_REG
 
	mTDES_TNCR
;

1821 
AT91_REG
 
	mTDES_PTCR
;

1822 
AT91_REG
 
	mTDES_PTSR
;

1823 } 
	tAT91S_TDES
, *
	tAT91PS_TDES
;

1826 
	#AT91C_TDES_START
 (() 0x1 << 0)

1827 
	#AT91C_TDES_SWRST
 (() 0x1 << 8)

1829 
	#AT91C_TDES_CIPHER
 (() 0x1 << 0)

1830 
	#AT91C_TDES_TDESMOD
 (() 0x1 << 1)

1831 
	#AT91C_TDES_KEYMOD
 (() 0x1 << 4)

1832 
	#AT91C_TDES_SMOD
 (() 0x3 << 8)

1833 
	#AT91C_TDES_SMOD_MANUAL
 (() 0x0 << 8)

1834 
	#AT91C_TDES_SMOD_AUTO
 (() 0x1 << 8)

1835 
	#AT91C_TDES_SMOD_PDC
 (() 0x2 << 8)

1836 
	#AT91C_TDES_OPMOD
 (() 0x3 << 12)

1837 
	#AT91C_TDES_OPMOD_ECB
 (() 0x0 << 12)

1838 
	#AT91C_TDES_OPMOD_CBC
 (() 0x1 << 12)

1839 
	#AT91C_TDES_OPMOD_OFB
 (() 0x2 << 12)

1840 
	#AT91C_TDES_OPMOD_CFB
 (() 0x3 << 12)

1841 
	#AT91C_TDES_LOD
 (() 0x1 << 15)

1842 
	#AT91C_TDES_CFBS
 (() 0x3 << 16)

1843 
	#AT91C_TDES_CFBS_64_BIT
 (() 0x0 << 16)

1844 
	#AT91C_TDES_CFBS_32_BIT
 (() 0x1 << 16)

1845 
	#AT91C_TDES_CFBS_16_BIT
 (() 0x2 << 16)

1846 
	#AT91C_TDES_CFBS_8_BIT
 (() 0x3 << 16)

1848 
	#AT91C_TDES_DATRDY
 (() 0x1 << 0)

1849 
	#AT91C_TDES_ENDRX
 (() 0x1 << 1)

1850 
	#AT91C_TDES_ENDTX
 (() 0x1 << 2)

1851 
	#AT91C_TDES_RXBUFF
 (() 0x1 << 3)

1852 
	#AT91C_TDES_TXBUFE
 (() 0x1 << 4)

1853 
	#AT91C_TDES_URAD
 (() 0x1 << 8)

1857 
	#AT91C_TDES_URAT
 (() 0x3 << 12)

1858 
	#AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1859 
	#AT91C_TDES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1860 
	#AT91C_TDES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1861 
	#AT91C_TDES_URAT_WO_REG_READ
 (() 0x3 << 12)

1862 

	)

1868 
	#AT91C_AIC_IVR
 ((
AT91_REG
 *) 0xFFFFF100)

1869 
	#AT91C_AIC_SMR
 ((
AT91_REG
 *) 0xFFFFF000)

1870 
	#AT91C_AIC_FVR
 ((
AT91_REG
 *) 0xFFFFF104)

1871 
	#AT91C_AIC_DCR
 ((
AT91_REG
 *) 0xFFFFF138)

1872 
	#AT91C_AIC_EOICR
 ((
AT91_REG
 *) 0xFFFFF130)

1873 
	#AT91C_AIC_SVR
 ((
AT91_REG
 *) 0xFFFFF080)

1874 
	#AT91C_AIC_FFSR
 ((
AT91_REG
 *) 0xFFFFF148)

1875 
	#AT91C_AIC_ICCR
 ((
AT91_REG
 *) 0xFFFFF128)

1876 
	#AT91C_AIC_ISR
 ((
AT91_REG
 *) 0xFFFFF108)

1877 
	#AT91C_AIC_IMR
 ((
AT91_REG
 *) 0xFFFFF110)

1878 
	#AT91C_AIC_IPR
 ((
AT91_REG
 *) 0xFFFFF10C)

1879 
	#AT91C_AIC_FFER
 ((
AT91_REG
 *) 0xFFFFF140)

1880 
	#AT91C_AIC_IECR
 ((
AT91_REG
 *) 0xFFFFF120)

1881 
	#AT91C_AIC_ISCR
 ((
AT91_REG
 *) 0xFFFFF12C)

1882 
	#AT91C_AIC_FFDR
 ((
AT91_REG
 *) 0xFFFFF144)

1883 
	#AT91C_AIC_CISR
 ((
AT91_REG
 *) 0xFFFFF114)

1884 
	#AT91C_AIC_IDCR
 ((
AT91_REG
 *) 0xFFFFF124)

1885 
	#AT91C_AIC_SPU
 ((
AT91_REG
 *) 0xFFFFF134)

1887 
	#AT91C_DBGU_TCR
 ((
AT91_REG
 *) 0xFFFFF30C)

1888 
	#AT91C_DBGU_RNPR
 ((
AT91_REG
 *) 0xFFFFF310)

1889 
	#AT91C_DBGU_TNPR
 ((
AT91_REG
 *) 0xFFFFF318)

1890 
	#AT91C_DBGU_TPR
 ((
AT91_REG
 *) 0xFFFFF308)

1891 
	#AT91C_DBGU_RPR
 ((
AT91_REG
 *) 0xFFFFF300)

1892 
	#AT91C_DBGU_RCR
 ((
AT91_REG
 *) 0xFFFFF304)

1893 
	#AT91C_DBGU_RNCR
 ((
AT91_REG
 *) 0xFFFFF314)

1894 
	#AT91C_DBGU_PTCR
 ((
AT91_REG
 *) 0xFFFFF320)

1895 
	#AT91C_DBGU_PTSR
 ((
AT91_REG
 *) 0xFFFFF324)

1896 
	#AT91C_DBGU_TNCR
 ((
AT91_REG
 *) 0xFFFFF31C)

1898 
	#AT91C_DBGU_EXID
 ((
AT91_REG
 *) 0xFFFFF244)

1899 
	#AT91C_DBGU_BRGR
 ((
AT91_REG
 *) 0xFFFFF220)

1900 
	#AT91C_DBGU_IDR
 ((
AT91_REG
 *) 0xFFFFF20C)

1901 
	#AT91C_DBGU_CSR
 ((
AT91_REG
 *) 0xFFFFF214)

1902 
	#AT91C_DBGU_CIDR
 ((
AT91_REG
 *) 0xFFFFF240)

1903 
	#AT91C_DBGU_MR
 ((
AT91_REG
 *) 0xFFFFF204)

1904 
	#AT91C_DBGU_IMR
 ((
AT91_REG
 *) 0xFFFFF210)

1905 
	#AT91C_DBGU_CR
 ((
AT91_REG
 *) 0xFFFFF200)

1906 
	#AT91C_DBGU_FNTR
 ((
AT91_REG
 *) 0xFFFFF248)

1907 
	#AT91C_DBGU_THR
 ((
AT91_REG
 *) 0xFFFFF21C)

1908 
	#AT91C_DBGU_RHR
 ((
AT91_REG
 *) 0xFFFFF218)

1909 
	#AT91C_DBGU_IER
 ((
AT91_REG
 *) 0xFFFFF208)

1911 
	#AT91C_PIOA_ODR
 ((
AT91_REG
 *) 0xFFFFF414)

1912 
	#AT91C_PIOA_SODR
 ((
AT91_REG
 *) 0xFFFFF430)

1913 
	#AT91C_PIOA_ISR
 ((
AT91_REG
 *) 0xFFFFF44C)

1914 
	#AT91C_PIOA_ABSR
 ((
AT91_REG
 *) 0xFFFFF478)

1915 
	#AT91C_PIOA_IER
 ((
AT91_REG
 *) 0xFFFFF440)

1916 
	#AT91C_PIOA_PPUDR
 ((
AT91_REG
 *) 0xFFFFF460)

1917 
	#AT91C_PIOA_IMR
 ((
AT91_REG
 *) 0xFFFFF448)

1918 
	#AT91C_PIOA_PER
 ((
AT91_REG
 *) 0xFFFFF400)

1919 
	#AT91C_PIOA_IFDR
 ((
AT91_REG
 *) 0xFFFFF424)

1920 
	#AT91C_PIOA_OWDR
 ((
AT91_REG
 *) 0xFFFFF4A4)

1921 
	#AT91C_PIOA_MDSR
 ((
AT91_REG
 *) 0xFFFFF458)

1922 
	#AT91C_PIOA_IDR
 ((
AT91_REG
 *) 0xFFFFF444)

1923 
	#AT91C_PIOA_ODSR
 ((
AT91_REG
 *) 0xFFFFF438)

1924 
	#AT91C_PIOA_PPUSR
 ((
AT91_REG
 *) 0xFFFFF468)

1925 
	#AT91C_PIOA_OWSR
 ((
AT91_REG
 *) 0xFFFFF4A8)

1926 
	#AT91C_PIOA_BSR
 ((
AT91_REG
 *) 0xFFFFF474)

1927 
	#AT91C_PIOA_OWER
 ((
AT91_REG
 *) 0xFFFFF4A0)

1928 
	#AT91C_PIOA_IFER
 ((
AT91_REG
 *) 0xFFFFF420)

1929 
	#AT91C_PIOA_PDSR
 ((
AT91_REG
 *) 0xFFFFF43C)

1930 
	#AT91C_PIOA_PPUER
 ((
AT91_REG
 *) 0xFFFFF464)

1931 
	#AT91C_PIOA_OSR
 ((
AT91_REG
 *) 0xFFFFF418)

1932 
	#AT91C_PIOA_ASR
 ((
AT91_REG
 *) 0xFFFFF470)

1933 
	#AT91C_PIOA_MDDR
 ((
AT91_REG
 *) 0xFFFFF454)

1934 
	#AT91C_PIOA_CODR
 ((
AT91_REG
 *) 0xFFFFF434)

1935 
	#AT91C_PIOA_MDER
 ((
AT91_REG
 *) 0xFFFFF450)

1936 
	#AT91C_PIOA_PDR
 ((
AT91_REG
 *) 0xFFFFF404)

1937 
	#AT91C_PIOA_IFSR
 ((
AT91_REG
 *) 0xFFFFF428)

1938 
	#AT91C_PIOA_OER
 ((
AT91_REG
 *) 0xFFFFF410)

1939 
	#AT91C_PIOA_PSR
 ((
AT91_REG
 *) 0xFFFFF408)

1941 
	#AT91C_PIOB_OWDR
 ((
AT91_REG
 *) 0xFFFFF6A4)

1942 
	#AT91C_PIOB_MDER
 ((
AT91_REG
 *) 0xFFFFF650)

1943 
	#AT91C_PIOB_PPUSR
 ((
AT91_REG
 *) 0xFFFFF668)

1944 
	#AT91C_PIOB_IMR
 ((
AT91_REG
 *) 0xFFFFF648)

1945 
	#AT91C_PIOB_ASR
 ((
AT91_REG
 *) 0xFFFFF670)

1946 
	#AT91C_PIOB_PPUDR
 ((
AT91_REG
 *) 0xFFFFF660)

1947 
	#AT91C_PIOB_PSR
 ((
AT91_REG
 *) 0xFFFFF608)

1948 
	#AT91C_PIOB_IER
 ((
AT91_REG
 *) 0xFFFFF640)

1949 
	#AT91C_PIOB_CODR
 ((
AT91_REG
 *) 0xFFFFF634)

1950 
	#AT91C_PIOB_OWER
 ((
AT91_REG
 *) 0xFFFFF6A0)

1951 
	#AT91C_PIOB_ABSR
 ((
AT91_REG
 *) 0xFFFFF678)

1952 
	#AT91C_PIOB_IFDR
 ((
AT91_REG
 *) 0xFFFFF624)

1953 
	#AT91C_PIOB_PDSR
 ((
AT91_REG
 *) 0xFFFFF63C)

1954 
	#AT91C_PIOB_IDR
 ((
AT91_REG
 *) 0xFFFFF644)

1955 
	#AT91C_PIOB_OWSR
 ((
AT91_REG
 *) 0xFFFFF6A8)

1956 
	#AT91C_PIOB_PDR
 ((
AT91_REG
 *) 0xFFFFF604)

1957 
	#AT91C_PIOB_ODR
 ((
AT91_REG
 *) 0xFFFFF614)

1958 
	#AT91C_PIOB_IFSR
 ((
AT91_REG
 *) 0xFFFFF628)

1959 
	#AT91C_PIOB_PPUER
 ((
AT91_REG
 *) 0xFFFFF664)

1960 
	#AT91C_PIOB_SODR
 ((
AT91_REG
 *) 0xFFFFF630)

1961 
	#AT91C_PIOB_ISR
 ((
AT91_REG
 *) 0xFFFFF64C)

1962 
	#AT91C_PIOB_ODSR
 ((
AT91_REG
 *) 0xFFFFF638)

1963 
	#AT91C_PIOB_OSR
 ((
AT91_REG
 *) 0xFFFFF618)

1964 
	#AT91C_PIOB_MDSR
 ((
AT91_REG
 *) 0xFFFFF658)

1965 
	#AT91C_PIOB_IFER
 ((
AT91_REG
 *) 0xFFFFF620)

1966 
	#AT91C_PIOB_BSR
 ((
AT91_REG
 *) 0xFFFFF674)

1967 
	#AT91C_PIOB_MDDR
 ((
AT91_REG
 *) 0xFFFFF654)

1968 
	#AT91C_PIOB_OER
 ((
AT91_REG
 *) 0xFFFFF610)

1969 
	#AT91C_PIOB_PER
 ((
AT91_REG
 *) 0xFFFFF600)

1971 
	#AT91C_CKGR_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1972 
	#AT91C_CKGR_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1973 
	#AT91C_CKGR_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1975 
	#AT91C_PMC_IDR
 ((
AT91_REG
 *) 0xFFFFFC64)

1976 
	#AT91C_PMC_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1977 
	#AT91C_PMC_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1978 
	#AT91C_PMC_PCER
 ((
AT91_REG
 *) 0xFFFFFC10)

1979 
	#AT91C_PMC_PCKR
 ((
AT91_REG
 *) 0xFFFFFC40)

1980 
	#AT91C_PMC_MCKR
 ((
AT91_REG
 *) 0xFFFFFC30)

1981 
	#AT91C_PMC_SCDR
 ((
AT91_REG
 *) 0xFFFFFC04)

1982 
	#AT91C_PMC_PCDR
 ((
AT91_REG
 *) 0xFFFFFC14)

1983 
	#AT91C_PMC_SCSR
 ((
AT91_REG
 *) 0xFFFFFC08)

1984 
	#AT91C_PMC_PCSR
 ((
AT91_REG
 *) 0xFFFFFC18)

1985 
	#AT91C_PMC_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1986 
	#AT91C_PMC_SCER
 ((
AT91_REG
 *) 0xFFFFFC00)

1987 
	#AT91C_PMC_IMR
 ((
AT91_REG
 *) 0xFFFFFC6C)

1988 
	#AT91C_PMC_IER
 ((
AT91_REG
 *) 0xFFFFFC60)

1989 
	#AT91C_PMC_SR
 ((
AT91_REG
 *) 0xFFFFFC68)

1991 
	#AT91C_RSTC_RCR
 ((
AT91_REG
 *) 0xFFFFFD00)

1992 
	#AT91C_RSTC_RMR
 ((
AT91_REG
 *) 0xFFFFFD08)

1993 
	#AT91C_RSTC_RSR
 ((
AT91_REG
 *) 0xFFFFFD04)

1995 
	#AT91C_RTTC_RTSR
 ((
AT91_REG
 *) 0xFFFFFD2C)

1996 
	#AT91C_RTTC_RTMR
 ((
AT91_REG
 *) 0xFFFFFD20)

1997 
	#AT91C_RTTC_RTVR
 ((
AT91_REG
 *) 0xFFFFFD28)

1998 
	#AT91C_RTTC_RTAR
 ((
AT91_REG
 *) 0xFFFFFD24)

2000 
	#AT91C_PITC_PIVR
 ((
AT91_REG
 *) 0xFFFFFD38)

2001 
	#AT91C_PITC_PISR
 ((
AT91_REG
 *) 0xFFFFFD34)

2002 
	#AT91C_PITC_PIIR
 ((
AT91_REG
 *) 0xFFFFFD3C)

2003 
	#AT91C_PITC_PIMR
 ((
AT91_REG
 *) 0xFFFFFD30)

2005 
	#AT91C_WDTC_WDCR
 ((
AT91_REG
 *) 0xFFFFFD40)

2006 
	#AT91C_WDTC_WDSR
 ((
AT91_REG
 *) 0xFFFFFD48)

2007 
	#AT91C_WDTC_WDMR
 ((
AT91_REG
 *) 0xFFFFFD44)

2009 
	#AT91C_VREG_MR
 ((
AT91_REG
 *) 0xFFFFFD60)

2011 
	#AT91C_MC_ASR
 ((
AT91_REG
 *) 0xFFFFFF04)

2012 
	#AT91C_MC_RCR
 ((
AT91_REG
 *) 0xFFFFFF00)

2013 
	#AT91C_MC_FCR
 ((
AT91_REG
 *) 0xFFFFFF64)

2014 
	#AT91C_MC_AASR
 ((
AT91_REG
 *) 0xFFFFFF08)

2015 
	#AT91C_MC_FSR
 ((
AT91_REG
 *) 0xFFFFFF68)

2016 
	#AT91C_MC_FMR
 ((
AT91_REG
 *) 0xFFFFFF60)

2018 
	#AT91C_SPI1_PTCR
 ((
AT91_REG
 *) 0xFFFE4120)

2019 
	#AT91C_SPI1_RPR
 ((
AT91_REG
 *) 0xFFFE4100)

2020 
	#AT91C_SPI1_TNCR
 ((
AT91_REG
 *) 0xFFFE411C)

2021 
	#AT91C_SPI1_TPR
 ((
AT91_REG
 *) 0xFFFE4108)

2022 
	#AT91C_SPI1_TNPR
 ((
AT91_REG
 *) 0xFFFE4118)

2023 
	#AT91C_SPI1_TCR
 ((
AT91_REG
 *) 0xFFFE410C)

2024 
	#AT91C_SPI1_RCR
 ((
AT91_REG
 *) 0xFFFE4104)

2025 
	#AT91C_SPI1_RNPR
 ((
AT91_REG
 *) 0xFFFE4110)

2026 
	#AT91C_SPI1_RNCR
 ((
AT91_REG
 *) 0xFFFE4114)

2027 
	#AT91C_SPI1_PTSR
 ((
AT91_REG
 *) 0xFFFE4124)

2029 
	#AT91C_SPI1_IMR
 ((
AT91_REG
 *) 0xFFFE401C)

2030 
	#AT91C_SPI1_IER
 ((
AT91_REG
 *) 0xFFFE4014)

2031 
	#AT91C_SPI1_MR
 ((
AT91_REG
 *) 0xFFFE4004)

2032 
	#AT91C_SPI1_RDR
 ((
AT91_REG
 *) 0xFFFE4008)

2033 
	#AT91C_SPI1_IDR
 ((
AT91_REG
 *) 0xFFFE4018)

2034 
	#AT91C_SPI1_SR
 ((
AT91_REG
 *) 0xFFFE4010)

2035 
	#AT91C_SPI1_TDR
 ((
AT91_REG
 *) 0xFFFE400C)

2036 
	#AT91C_SPI1_CR
 ((
AT91_REG
 *) 0xFFFE4000)

2037 
	#AT91C_SPI1_CSR
 ((
AT91_REG
 *) 0xFFFE4030)

2039 
	#AT91C_SPI0_PTCR
 ((
AT91_REG
 *) 0xFFFE0120)

2040 
	#AT91C_SPI0_TPR
 ((
AT91_REG
 *) 0xFFFE0108)

2041 
	#AT91C_SPI0_TCR
 ((
AT91_REG
 *) 0xFFFE010C)

2042 
	#AT91C_SPI0_RCR
 ((
AT91_REG
 *) 0xFFFE0104)

2043 
	#AT91C_SPI0_PTSR
 ((
AT91_REG
 *) 0xFFFE0124)

2044 
	#AT91C_SPI0_RNPR
 ((
AT91_REG
 *) 0xFFFE0110)

2045 
	#AT91C_SPI0_RPR
 ((
AT91_REG
 *) 0xFFFE0100)

2046 
	#AT91C_SPI0_TNCR
 ((
AT91_REG
 *) 0xFFFE011C)

2047 
	#AT91C_SPI0_RNCR
 ((
AT91_REG
 *) 0xFFFE0114)

2048 
	#AT91C_SPI0_TNPR
 ((
AT91_REG
 *) 0xFFFE0118)

2050 
	#AT91C_SPI0_IER
 ((
AT91_REG
 *) 0xFFFE0014)

2051 
	#AT91C_SPI0_SR
 ((
AT91_REG
 *) 0xFFFE0010)

2052 
	#AT91C_SPI0_IDR
 ((
AT91_REG
 *) 0xFFFE0018)

2053 
	#AT91C_SPI0_CR
 ((
AT91_REG
 *) 0xFFFE0000)

2054 
	#AT91C_SPI0_MR
 ((
AT91_REG
 *) 0xFFFE0004)

2055 
	#AT91C_SPI0_IMR
 ((
AT91_REG
 *) 0xFFFE001C)

2056 
	#AT91C_SPI0_TDR
 ((
AT91_REG
 *) 0xFFFE000C)

2057 
	#AT91C_SPI0_RDR
 ((
AT91_REG
 *) 0xFFFE0008)

2058 
	#AT91C_SPI0_CSR
 ((
AT91_REG
 *) 0xFFFE0030)

2060 
	#AT91C_US1_RNCR
 ((
AT91_REG
 *) 0xFFFC4114)

2061 
	#AT91C_US1_PTCR
 ((
AT91_REG
 *) 0xFFFC4120)

2062 
	#AT91C_US1_TCR
 ((
AT91_REG
 *) 0xFFFC410C)

2063 
	#AT91C_US1_PTSR
 ((
AT91_REG
 *) 0xFFFC4124)

2064 
	#AT91C_US1_TNPR
 ((
AT91_REG
 *) 0xFFFC4118)

2065 
	#AT91C_US1_RCR
 ((
AT91_REG
 *) 0xFFFC4104)

2066 
	#AT91C_US1_RNPR
 ((
AT91_REG
 *) 0xFFFC4110)

2067 
	#AT91C_US1_RPR
 ((
AT91_REG
 *) 0xFFFC4100)

2068 
	#AT91C_US1_TNCR
 ((
AT91_REG
 *) 0xFFFC411C)

2069 
	#AT91C_US1_TPR
 ((
AT91_REG
 *) 0xFFFC4108)

2071 
	#AT91C_US1_IF
 ((
AT91_REG
 *) 0xFFFC404C)

2072 
	#AT91C_US1_NER
 ((
AT91_REG
 *) 0xFFFC4044)

2073 
	#AT91C_US1_RTOR
 ((
AT91_REG
 *) 0xFFFC4024)

2074 
	#AT91C_US1_CSR
 ((
AT91_REG
 *) 0xFFFC4014)

2075 
	#AT91C_US1_IDR
 ((
AT91_REG
 *) 0xFFFC400C)

2076 
	#AT91C_US1_IER
 ((
AT91_REG
 *) 0xFFFC4008)

2077 
	#AT91C_US1_THR
 ((
AT91_REG
 *) 0xFFFC401C)

2078 
	#AT91C_US1_TTGR
 ((
AT91_REG
 *) 0xFFFC4028)

2079 
	#AT91C_US1_RHR
 ((
AT91_REG
 *) 0xFFFC4018)

2080 
	#AT91C_US1_BRGR
 ((
AT91_REG
 *) 0xFFFC4020)

2081 
	#AT91C_US1_IMR
 ((
AT91_REG
 *) 0xFFFC4010)

2082 
	#AT91C_US1_FIDI
 ((
AT91_REG
 *) 0xFFFC4040)

2083 
	#AT91C_US1_CR
 ((
AT91_REG
 *) 0xFFFC4000)

2084 
	#AT91C_US1_MR
 ((
AT91_REG
 *) 0xFFFC4004)

2086 
	#AT91C_US0_TNPR
 ((
AT91_REG
 *) 0xFFFC0118)

2087 
	#AT91C_US0_RNPR
 ((
AT91_REG
 *) 0xFFFC0110)

2088 
	#AT91C_US0_TCR
 ((
AT91_REG
 *) 0xFFFC010C)

2089 
	#AT91C_US0_PTCR
 ((
AT91_REG
 *) 0xFFFC0120)

2090 
	#AT91C_US0_PTSR
 ((
AT91_REG
 *) 0xFFFC0124)

2091 
	#AT91C_US0_TNCR
 ((
AT91_REG
 *) 0xFFFC011C)

2092 
	#AT91C_US0_TPR
 ((
AT91_REG
 *) 0xFFFC0108)

2093 
	#AT91C_US0_RCR
 ((
AT91_REG
 *) 0xFFFC0104)

2094 
	#AT91C_US0_RPR
 ((
AT91_REG
 *) 0xFFFC0100)

2095 
	#AT91C_US0_RNCR
 ((
AT91_REG
 *) 0xFFFC0114)

2097 
	#AT91C_US0_BRGR
 ((
AT91_REG
 *) 0xFFFC0020)

2098 
	#AT91C_US0_NER
 ((
AT91_REG
 *) 0xFFFC0044)

2099 
	#AT91C_US0_CR
 ((
AT91_REG
 *) 0xFFFC0000)

2100 
	#AT91C_US0_IMR
 ((
AT91_REG
 *) 0xFFFC0010)

2101 
	#AT91C_US0_FIDI
 ((
AT91_REG
 *) 0xFFFC0040)

2102 
	#AT91C_US0_TTGR
 ((
AT91_REG
 *) 0xFFFC0028)

2103 
	#AT91C_US0_MR
 ((
AT91_REG
 *) 0xFFFC0004)

2104 
	#AT91C_US0_RTOR
 ((
AT91_REG
 *) 0xFFFC0024)

2105 
	#AT91C_US0_CSR
 ((
AT91_REG
 *) 0xFFFC0014)

2106 
	#AT91C_US0_RHR
 ((
AT91_REG
 *) 0xFFFC0018)

2107 
	#AT91C_US0_IDR
 ((
AT91_REG
 *) 0xFFFC000C)

2108 
	#AT91C_US0_THR
 ((
AT91_REG
 *) 0xFFFC001C)

2109 
	#AT91C_US0_IF
 ((
AT91_REG
 *) 0xFFFC004C)

2110 
	#AT91C_US0_IER
 ((
AT91_REG
 *) 0xFFFC0008)

2112 
	#AT91C_SSC_TNCR
 ((
AT91_REG
 *) 0xFFFD411C)

2113 
	#AT91C_SSC_RPR
 ((
AT91_REG
 *) 0xFFFD4100)

2114 
	#AT91C_SSC_RNCR
 ((
AT91_REG
 *) 0xFFFD4114)

2115 
	#AT91C_SSC_TPR
 ((
AT91_REG
 *) 0xFFFD4108)

2116 
	#AT91C_SSC_PTCR
 ((
AT91_REG
 *) 0xFFFD4120)

2117 
	#AT91C_SSC_TCR
 ((
AT91_REG
 *) 0xFFFD410C)

2118 
	#AT91C_SSC_RCR
 ((
AT91_REG
 *) 0xFFFD4104)

2119 
	#AT91C_SSC_RNPR
 ((
AT91_REG
 *) 0xFFFD4110)

2120 
	#AT91C_SSC_TNPR
 ((
AT91_REG
 *) 0xFFFD4118)

2121 
	#AT91C_SSC_PTSR
 ((
AT91_REG
 *) 0xFFFD4124)

2123 
	#AT91C_SSC_RHR
 ((
AT91_REG
 *) 0xFFFD4020)

2124 
	#AT91C_SSC_RSHR
 ((
AT91_REG
 *) 0xFFFD4030)

2125 
	#AT91C_SSC_TFMR
 ((
AT91_REG
 *) 0xFFFD401C)

2126 
	#AT91C_SSC_IDR
 ((
AT91_REG
 *) 0xFFFD4048)

2127 
	#AT91C_SSC_THR
 ((
AT91_REG
 *) 0xFFFD4024)

2128 
	#AT91C_SSC_RCMR
 ((
AT91_REG
 *) 0xFFFD4010)

2129 
	#AT91C_SSC_IER
 ((
AT91_REG
 *) 0xFFFD4044)

2130 
	#AT91C_SSC_TSHR
 ((
AT91_REG
 *) 0xFFFD4034)

2131 
	#AT91C_SSC_SR
 ((
AT91_REG
 *) 0xFFFD4040)

2132 
	#AT91C_SSC_CMR
 ((
AT91_REG
 *) 0xFFFD4004)

2133 
	#AT91C_SSC_TCMR
 ((
AT91_REG
 *) 0xFFFD4018)

2134 
	#AT91C_SSC_CR
 ((
AT91_REG
 *) 0xFFFD4000)

2135 
	#AT91C_SSC_IMR
 ((
AT91_REG
 *) 0xFFFD404C)

2136 
	#AT91C_SSC_RFMR
 ((
AT91_REG
 *) 0xFFFD4014)

2138 
	#AT91C_TWI_IER
 ((
AT91_REG
 *) 0xFFFB8024)

2139 
	#AT91C_TWI_CR
 ((
AT91_REG
 *) 0xFFFB8000)

2140 
	#AT91C_TWI_SR
 ((
AT91_REG
 *) 0xFFFB8020)

2141 
	#AT91C_TWI_IMR
 ((
AT91_REG
 *) 0xFFFB802C)

2142 
	#AT91C_TWI_THR
 ((
AT91_REG
 *) 0xFFFB8034)

2143 
	#AT91C_TWI_IDR
 ((
AT91_REG
 *) 0xFFFB8028)

2144 
	#AT91C_TWI_IADR
 ((
AT91_REG
 *) 0xFFFB800C)

2145 
	#AT91C_TWI_MMR
 ((
AT91_REG
 *) 0xFFFB8004)

2146 
	#AT91C_TWI_CWGR
 ((
AT91_REG
 *) 0xFFFB8010)

2147 
	#AT91C_TWI_RHR
 ((
AT91_REG
 *) 0xFFFB8030)

2149 
	#AT91C_PWMC_CH3_CUPDR
 ((
AT91_REG
 *) 0xFFFCC270)

2150 
	#AT91C_PWMC_CH3_Re£rved
 ((
AT91_REG
 *) 0xFFFCC274)

2151 
	#AT91C_PWMC_CH3_CPRDR
 ((
AT91_REG
 *) 0xFFFCC268)

2152 
	#AT91C_PWMC_CH3_CDTYR
 ((
AT91_REG
 *) 0xFFFCC264)

2153 
	#AT91C_PWMC_CH3_CCNTR
 ((
AT91_REG
 *) 0xFFFCC26C)

2154 
	#AT91C_PWMC_CH3_CMR
 ((
AT91_REG
 *) 0xFFFCC260)

2156 
	#AT91C_PWMC_CH2_Re£rved
 ((
AT91_REG
 *) 0xFFFCC254)

2157 
	#AT91C_PWMC_CH2_CMR
 ((
AT91_REG
 *) 0xFFFCC240)

2158 
	#AT91C_PWMC_CH2_CCNTR
 ((
AT91_REG
 *) 0xFFFCC24C)

2159 
	#AT91C_PWMC_CH2_CPRDR
 ((
AT91_REG
 *) 0xFFFCC248)

2160 
	#AT91C_PWMC_CH2_CUPDR
 ((
AT91_REG
 *) 0xFFFCC250)

2161 
	#AT91C_PWMC_CH2_CDTYR
 ((
AT91_REG
 *) 0xFFFCC244)

2163 
	#AT91C_PWMC_CH1_Re£rved
 ((
AT91_REG
 *) 0xFFFCC234)

2164 
	#AT91C_PWMC_CH1_CUPDR
 ((
AT91_REG
 *) 0xFFFCC230)

2165 
	#AT91C_PWMC_CH1_CPRDR
 ((
AT91_REG
 *) 0xFFFCC228)

2166 
	#AT91C_PWMC_CH1_CCNTR
 ((
AT91_REG
 *) 0xFFFCC22C)

2167 
	#AT91C_PWMC_CH1_CDTYR
 ((
AT91_REG
 *) 0xFFFCC224)

2168 
	#AT91C_PWMC_CH1_CMR
 ((
AT91_REG
 *) 0xFFFCC220)

2170 
	#AT91C_PWMC_CH0_Re£rved
 ((
AT91_REG
 *) 0xFFFCC214)

2171 
	#AT91C_PWMC_CH0_CPRDR
 ((
AT91_REG
 *) 0xFFFCC208)

2172 
	#AT91C_PWMC_CH0_CDTYR
 ((
AT91_REG
 *) 0xFFFCC204)

2173 
	#AT91C_PWMC_CH0_CMR
 ((
AT91_REG
 *) 0xFFFCC200)

2174 
	#AT91C_PWMC_CH0_CUPDR
 ((
AT91_REG
 *) 0xFFFCC210)

2175 
	#AT91C_PWMC_CH0_CCNTR
 ((
AT91_REG
 *) 0xFFFCC20C)

2177 
	#AT91C_PWMC_IDR
 ((
AT91_REG
 *) 0xFFFCC014)

2178 
	#AT91C_PWMC_DIS
 ((
AT91_REG
 *) 0xFFFCC008)

2179 
	#AT91C_PWMC_IER
 ((
AT91_REG
 *) 0xFFFCC010)

2180 
	#AT91C_PWMC_VR
 ((
AT91_REG
 *) 0xFFFCC0FC)

2181 
	#AT91C_PWMC_ISR
 ((
AT91_REG
 *) 0xFFFCC01C)

2182 
	#AT91C_PWMC_SR
 ((
AT91_REG
 *) 0xFFFCC00C)

2183 
	#AT91C_PWMC_IMR
 ((
AT91_REG
 *) 0xFFFCC018)

2184 
	#AT91C_PWMC_MR
 ((
AT91_REG
 *) 0xFFFCC000)

2185 
	#AT91C_PWMC_ENA
 ((
AT91_REG
 *) 0xFFFCC004)

2187 
	#AT91C_UDP_IMR
 ((
AT91_REG
 *) 0xFFFB0018)

2188 
	#AT91C_UDP_FADDR
 ((
AT91_REG
 *) 0xFFFB0008)

2189 
	#AT91C_UDP_NUM
 ((
AT91_REG
 *) 0xFFFB0000)

2190 
	#AT91C_UDP_FDR
 ((
AT91_REG
 *) 0xFFFB0050)

2191 
	#AT91C_UDP_ISR
 ((
AT91_REG
 *) 0xFFFB001C)

2192 
	#AT91C_UDP_CSR
 ((
AT91_REG
 *) 0xFFFB0030)

2193 
	#AT91C_UDP_IDR
 ((
AT91_REG
 *) 0xFFFB0014)

2194 
	#AT91C_UDP_ICR
 ((
AT91_REG
 *) 0xFFFB0020)

2195 
	#AT91C_UDP_RSTEP
 ((
AT91_REG
 *) 0xFFFB0028)

2196 
	#AT91C_UDP_TXVC
 ((
AT91_REG
 *) 0xFFFB0074)

2197 
	#AT91C_UDP_GLBSTATE
 ((
AT91_REG
 *) 0xFFFB0004)

2198 
	#AT91C_UDP_IER
 ((
AT91_REG
 *) 0xFFFB0010)

2200 
	#AT91C_TC0_SR
 ((
AT91_REG
 *) 0xFFFA0020)

2201 
	#AT91C_TC0_RC
 ((
AT91_REG
 *) 0xFFFA001C)

2202 
	#AT91C_TC0_RB
 ((
AT91_REG
 *) 0xFFFA0018)

2203 
	#AT91C_TC0_CCR
 ((
AT91_REG
 *) 0xFFFA0000)

2204 
	#AT91C_TC0_CMR
 ((
AT91_REG
 *) 0xFFFA0004)

2205 
	#AT91C_TC0_IER
 ((
AT91_REG
 *) 0xFFFA0024)

2206 
	#AT91C_TC0_RA
 ((
AT91_REG
 *) 0xFFFA0014)

2207 
	#AT91C_TC0_IDR
 ((
AT91_REG
 *) 0xFFFA0028)

2208 
	#AT91C_TC0_CV
 ((
AT91_REG
 *) 0xFFFA0010)

2209 
	#AT91C_TC0_IMR
 ((
AT91_REG
 *) 0xFFFA002C)

2211 
	#AT91C_TC1_RB
 ((
AT91_REG
 *) 0xFFFA0058)

2212 
	#AT91C_TC1_CCR
 ((
AT91_REG
 *) 0xFFFA0040)

2213 
	#AT91C_TC1_IER
 ((
AT91_REG
 *) 0xFFFA0064)

2214 
	#AT91C_TC1_IDR
 ((
AT91_REG
 *) 0xFFFA0068)

2215 
	#AT91C_TC1_SR
 ((
AT91_REG
 *) 0xFFFA0060)

2216 
	#AT91C_TC1_CMR
 ((
AT91_REG
 *) 0xFFFA0044)

2217 
	#AT91C_TC1_RA
 ((
AT91_REG
 *) 0xFFFA0054)

2218 
	#AT91C_TC1_RC
 ((
AT91_REG
 *) 0xFFFA005C)

2219 
	#AT91C_TC1_IMR
 ((
AT91_REG
 *) 0xFFFA006C)

2220 
	#AT91C_TC1_CV
 ((
AT91_REG
 *) 0xFFFA0050)

2222 
	#AT91C_TC2_CMR
 ((
AT91_REG
 *) 0xFFFA0084)

2223 
	#AT91C_TC2_CCR
 ((
AT91_REG
 *) 0xFFFA0080)

2224 
	#AT91C_TC2_CV
 ((
AT91_REG
 *) 0xFFFA0090)

2225 
	#AT91C_TC2_RA
 ((
AT91_REG
 *) 0xFFFA0094)

2226 
	#AT91C_TC2_RB
 ((
AT91_REG
 *) 0xFFFA0098)

2227 
	#AT91C_TC2_IDR
 ((
AT91_REG
 *) 0xFFFA00A8)

2228 
	#AT91C_TC2_IMR
 ((
AT91_REG
 *) 0xFFFA00AC)

2229 
	#AT91C_TC2_RC
 ((
AT91_REG
 *) 0xFFFA009C)

2230 
	#AT91C_TC2_IER
 ((
AT91_REG
 *) 0xFFFA00A4)

2231 
	#AT91C_TC2_SR
 ((
AT91_REG
 *) 0xFFFA00A0)

2233 
	#AT91C_TCB_BMR
 ((
AT91_REG
 *) 0xFFFA00C4)

2234 
	#AT91C_TCB_BCR
 ((
AT91_REG
 *) 0xFFFA00C0)

2236 
	#AT91C_CAN_MB0_MDL
 ((
AT91_REG
 *) 0xFFFD0214)

2237 
	#AT91C_CAN_MB0_MAM
 ((
AT91_REG
 *) 0xFFFD0204)

2238 
	#AT91C_CAN_MB0_MCR
 ((
AT91_REG
 *) 0xFFFD021C)

2239 
	#AT91C_CAN_MB0_MID
 ((
AT91_REG
 *) 0xFFFD0208)

2240 
	#AT91C_CAN_MB0_MSR
 ((
AT91_REG
 *) 0xFFFD0210)

2241 
	#AT91C_CAN_MB0_MFID
 ((
AT91_REG
 *) 0xFFFD020C)

2242 
	#AT91C_CAN_MB0_MDH
 ((
AT91_REG
 *) 0xFFFD0218)

2243 
	#AT91C_CAN_MB0_MMR
 ((
AT91_REG
 *) 0xFFFD0200)

2245 
	#AT91C_CAN_MB1_MDL
 ((
AT91_REG
 *) 0xFFFD0234)

2246 
	#AT91C_CAN_MB1_MID
 ((
AT91_REG
 *) 0xFFFD0228)

2247 
	#AT91C_CAN_MB1_MMR
 ((
AT91_REG
 *) 0xFFFD0220)

2248 
	#AT91C_CAN_MB1_MSR
 ((
AT91_REG
 *) 0xFFFD0230)

2249 
	#AT91C_CAN_MB1_MAM
 ((
AT91_REG
 *) 0xFFFD0224)

2250 
	#AT91C_CAN_MB1_MDH
 ((
AT91_REG
 *) 0xFFFD0238)

2251 
	#AT91C_CAN_MB1_MCR
 ((
AT91_REG
 *) 0xFFFD023C)

2252 
	#AT91C_CAN_MB1_MFID
 ((
AT91_REG
 *) 0xFFFD022C)

2254 
	#AT91C_CAN_MB2_MCR
 ((
AT91_REG
 *) 0xFFFD025C)

2255 
	#AT91C_CAN_MB2_MDH
 ((
AT91_REG
 *) 0xFFFD0258)

2256 
	#AT91C_CAN_MB2_MID
 ((
AT91_REG
 *) 0xFFFD0248)

2257 
	#AT91C_CAN_MB2_MDL
 ((
AT91_REG
 *) 0xFFFD0254)

2258 
	#AT91C_CAN_MB2_MMR
 ((
AT91_REG
 *) 0xFFFD0240)

2259 
	#AT91C_CAN_MB2_MAM
 ((
AT91_REG
 *) 0xFFFD0244)

2260 
	#AT91C_CAN_MB2_MFID
 ((
AT91_REG
 *) 0xFFFD024C)

2261 
	#AT91C_CAN_MB2_MSR
 ((
AT91_REG
 *) 0xFFFD0250)

2263 
	#AT91C_CAN_MB3_MFID
 ((
AT91_REG
 *) 0xFFFD026C)

2264 
	#AT91C_CAN_MB3_MAM
 ((
AT91_REG
 *) 0xFFFD0264)

2265 
	#AT91C_CAN_MB3_MID
 ((
AT91_REG
 *) 0xFFFD0268)

2266 
	#AT91C_CAN_MB3_MCR
 ((
AT91_REG
 *) 0xFFFD027C)

2267 
	#AT91C_CAN_MB3_MMR
 ((
AT91_REG
 *) 0xFFFD0260)

2268 
	#AT91C_CAN_MB3_MSR
 ((
AT91_REG
 *) 0xFFFD0270)

2269 
	#AT91C_CAN_MB3_MDL
 ((
AT91_REG
 *) 0xFFFD0274)

2270 
	#AT91C_CAN_MB3_MDH
 ((
AT91_REG
 *) 0xFFFD0278)

2272 
	#AT91C_CAN_MB4_MID
 ((
AT91_REG
 *) 0xFFFD0288)

2273 
	#AT91C_CAN_MB4_MMR
 ((
AT91_REG
 *) 0xFFFD0280)

2274 
	#AT91C_CAN_MB4_MDH
 ((
AT91_REG
 *) 0xFFFD0298)

2275 
	#AT91C_CAN_MB4_MFID
 ((
AT91_REG
 *) 0xFFFD028C)

2276 
	#AT91C_CAN_MB4_MSR
 ((
AT91_REG
 *) 0xFFFD0290)

2277 
	#AT91C_CAN_MB4_MCR
 ((
AT91_REG
 *) 0xFFFD029C)

2278 
	#AT91C_CAN_MB4_MDL
 ((
AT91_REG
 *) 0xFFFD0294)

2279 
	#AT91C_CAN_MB4_MAM
 ((
AT91_REG
 *) 0xFFFD0284)

2281 
	#AT91C_CAN_MB5_MSR
 ((
AT91_REG
 *) 0xFFFD02B0)

2282 
	#AT91C_CAN_MB5_MCR
 ((
AT91_REG
 *) 0xFFFD02BC)

2283 
	#AT91C_CAN_MB5_MFID
 ((
AT91_REG
 *) 0xFFFD02AC)

2284 
	#AT91C_CAN_MB5_MDH
 ((
AT91_REG
 *) 0xFFFD02B8)

2285 
	#AT91C_CAN_MB5_MID
 ((
AT91_REG
 *) 0xFFFD02A8)

2286 
	#AT91C_CAN_MB5_MMR
 ((
AT91_REG
 *) 0xFFFD02A0)

2287 
	#AT91C_CAN_MB5_MDL
 ((
AT91_REG
 *) 0xFFFD02B4)

2288 
	#AT91C_CAN_MB5_MAM
 ((
AT91_REG
 *) 0xFFFD02A4)

2290 
	#AT91C_CAN_MB6_MFID
 ((
AT91_REG
 *) 0xFFFD02CC)

2291 
	#AT91C_CAN_MB6_MID
 ((
AT91_REG
 *) 0xFFFD02C8)

2292 
	#AT91C_CAN_MB6_MAM
 ((
AT91_REG
 *) 0xFFFD02C4)

2293 
	#AT91C_CAN_MB6_MSR
 ((
AT91_REG
 *) 0xFFFD02D0)

2294 
	#AT91C_CAN_MB6_MDL
 ((
AT91_REG
 *) 0xFFFD02D4)

2295 
	#AT91C_CAN_MB6_MCR
 ((
AT91_REG
 *) 0xFFFD02DC)

2296 
	#AT91C_CAN_MB6_MDH
 ((
AT91_REG
 *) 0xFFFD02D8)

2297 
	#AT91C_CAN_MB6_MMR
 ((
AT91_REG
 *) 0xFFFD02C0)

2299 
	#AT91C_CAN_MB7_MCR
 ((
AT91_REG
 *) 0xFFFD02FC)

2300 
	#AT91C_CAN_MB7_MDH
 ((
AT91_REG
 *) 0xFFFD02F8)

2301 
	#AT91C_CAN_MB7_MFID
 ((
AT91_REG
 *) 0xFFFD02EC)

2302 
	#AT91C_CAN_MB7_MDL
 ((
AT91_REG
 *) 0xFFFD02F4)

2303 
	#AT91C_CAN_MB7_MID
 ((
AT91_REG
 *) 0xFFFD02E8)

2304 
	#AT91C_CAN_MB7_MMR
 ((
AT91_REG
 *) 0xFFFD02E0)

2305 
	#AT91C_CAN_MB7_MAM
 ((
AT91_REG
 *) 0xFFFD02E4)

2306 
	#AT91C_CAN_MB7_MSR
 ((
AT91_REG
 *) 0xFFFD02F0)

2308 
	#AT91C_CAN_TCR
 ((
AT91_REG
 *) 0xFFFD0024)

2309 
	#AT91C_CAN_IMR
 ((
AT91_REG
 *) 0xFFFD000C)

2310 
	#AT91C_CAN_IER
 ((
AT91_REG
 *) 0xFFFD0004)

2311 
	#AT91C_CAN_ECR
 ((
AT91_REG
 *) 0xFFFD0020)

2312 
	#AT91C_CAN_TIMESTP
 ((
AT91_REG
 *) 0xFFFD001C)

2313 
	#AT91C_CAN_MR
 ((
AT91_REG
 *) 0xFFFD0000)

2314 
	#AT91C_CAN_IDR
 ((
AT91_REG
 *) 0xFFFD0008)

2315 
	#AT91C_CAN_ACR
 ((
AT91_REG
 *) 0xFFFD0028)

2316 
	#AT91C_CAN_TIM
 ((
AT91_REG
 *) 0xFFFD0018)

2317 
	#AT91C_CAN_SR
 ((
AT91_REG
 *) 0xFFFD0010)

2318 
	#AT91C_CAN_BR
 ((
AT91_REG
 *) 0xFFFD0014)

2319 
	#AT91C_CAN_VR
 ((
AT91_REG
 *) 0xFFFD00FC)

2321 
	#AT91C_EMAC_ISR
 ((
AT91_REG
 *) 0xFFFDC024)

2322 
	#AT91C_EMAC_SA4H
 ((
AT91_REG
 *) 0xFFFDC0B4)

2323 
	#AT91C_EMAC_SA1L
 ((
AT91_REG
 *) 0xFFFDC098)

2324 
	#AT91C_EMAC_ELE
 ((
AT91_REG
 *) 0xFFFDC078)

2325 
	#AT91C_EMAC_LCOL
 ((
AT91_REG
 *) 0xFFFDC05C)

2326 
	#AT91C_EMAC_RLE
 ((
AT91_REG
 *) 0xFFFDC088)

2327 
	#AT91C_EMAC_WOL
 ((
AT91_REG
 *) 0xFFFDC0C4)

2328 
	#AT91C_EMAC_DTF
 ((
AT91_REG
 *) 0xFFFDC058)

2329 
	#AT91C_EMAC_TUND
 ((
AT91_REG
 *) 0xFFFDC064)

2330 
	#AT91C_EMAC_NCR
 ((
AT91_REG
 *) 0xFFFDC000)

2331 
	#AT91C_EMAC_SA4L
 ((
AT91_REG
 *) 0xFFFDC0B0)

2332 
	#AT91C_EMAC_RSR
 ((
AT91_REG
 *) 0xFFFDC020)

2333 
	#AT91C_EMAC_SA3L
 ((
AT91_REG
 *) 0xFFFDC0A8)

2334 
	#AT91C_EMAC_TSR
 ((
AT91_REG
 *) 0xFFFDC014)

2335 
	#AT91C_EMAC_IDR
 ((
AT91_REG
 *) 0xFFFDC02C)

2336 
	#AT91C_EMAC_RSE
 ((
AT91_REG
 *) 0xFFFDC074)

2337 
	#AT91C_EMAC_ECOL
 ((
AT91_REG
 *) 0xFFFDC060)

2338 
	#AT91C_EMAC_TID
 ((
AT91_REG
 *) 0xFFFDC0B8)

2339 
	#AT91C_EMAC_HRB
 ((
AT91_REG
 *) 0xFFFDC090)

2340 
	#AT91C_EMAC_TBQP
 ((
AT91_REG
 *) 0xFFFDC01C)

2341 
	#AT91C_EMAC_USRIO
 ((
AT91_REG
 *) 0xFFFDC0C0)

2342 
	#AT91C_EMAC_PTR
 ((
AT91_REG
 *) 0xFFFDC038)

2343 
	#AT91C_EMAC_SA2H
 ((
AT91_REG
 *) 0xFFFDC0A4)

2344 
	#AT91C_EMAC_ROV
 ((
AT91_REG
 *) 0xFFFDC070)

2345 
	#AT91C_EMAC_ALE
 ((
AT91_REG
 *) 0xFFFDC054)

2346 
	#AT91C_EMAC_RJA
 ((
AT91_REG
 *) 0xFFFDC07C)

2347 
	#AT91C_EMAC_RBQP
 ((
AT91_REG
 *) 0xFFFDC018)

2348 
	#AT91C_EMAC_TPF
 ((
AT91_REG
 *) 0xFFFDC08C)

2349 
	#AT91C_EMAC_NCFGR
 ((
AT91_REG
 *) 0xFFFDC004)

2350 
	#AT91C_EMAC_HRT
 ((
AT91_REG
 *) 0xFFFDC094)

2351 
	#AT91C_EMAC_USF
 ((
AT91_REG
 *) 0xFFFDC080)

2352 
	#AT91C_EMAC_FCSE
 ((
AT91_REG
 *) 0xFFFDC050)

2353 
	#AT91C_EMAC_TPQ
 ((
AT91_REG
 *) 0xFFFDC0BC)

2354 
	#AT91C_EMAC_MAN
 ((
AT91_REG
 *) 0xFFFDC034)

2355 
	#AT91C_EMAC_FTO
 ((
AT91_REG
 *) 0xFFFDC040)

2356 
	#AT91C_EMAC_REV
 ((
AT91_REG
 *) 0xFFFDC0FC)

2357 
	#AT91C_EMAC_IMR
 ((
AT91_REG
 *) 0xFFFDC030)

2358 
	#AT91C_EMAC_SCF
 ((
AT91_REG
 *) 0xFFFDC044)

2359 
	#AT91C_EMAC_PFR
 ((
AT91_REG
 *) 0xFFFDC03C)

2360 
	#AT91C_EMAC_MCF
 ((
AT91_REG
 *) 0xFFFDC048)

2361 
	#AT91C_EMAC_NSR
 ((
AT91_REG
 *) 0xFFFDC008)

2362 
	#AT91C_EMAC_SA2L
 ((
AT91_REG
 *) 0xFFFDC0A0)

2363 
	#AT91C_EMAC_FRO
 ((
AT91_REG
 *) 0xFFFDC04C)

2364 
	#AT91C_EMAC_IER
 ((
AT91_REG
 *) 0xFFFDC028)

2365 
	#AT91C_EMAC_SA1H
 ((
AT91_REG
 *) 0xFFFDC09C)

2366 
	#AT91C_EMAC_CSE
 ((
AT91_REG
 *) 0xFFFDC068)

2367 
	#AT91C_EMAC_SA3H
 ((
AT91_REG
 *) 0xFFFDC0AC)

2368 
	#AT91C_EMAC_RRE
 ((
AT91_REG
 *) 0xFFFDC06C)

2369 
	#AT91C_EMAC_STE
 ((
AT91_REG
 *) 0xFFFDC084)

2371 
	#AT91C_ADC_PTSR
 ((
AT91_REG
 *) 0xFFFD8124)

2372 
	#AT91C_ADC_PTCR
 ((
AT91_REG
 *) 0xFFFD8120)

2373 
	#AT91C_ADC_TNPR
 ((
AT91_REG
 *) 0xFFFD8118)

2374 
	#AT91C_ADC_TNCR
 ((
AT91_REG
 *) 0xFFFD811C)

2375 
	#AT91C_ADC_RNPR
 ((
AT91_REG
 *) 0xFFFD8110)

2376 
	#AT91C_ADC_RNCR
 ((
AT91_REG
 *) 0xFFFD8114)

2377 
	#AT91C_ADC_RPR
 ((
AT91_REG
 *) 0xFFFD8100)

2378 
	#AT91C_ADC_TCR
 ((
AT91_REG
 *) 0xFFFD810C)

2379 
	#AT91C_ADC_TPR
 ((
AT91_REG
 *) 0xFFFD8108)

2380 
	#AT91C_ADC_RCR
 ((
AT91_REG
 *) 0xFFFD8104)

2382 
	#AT91C_ADC_CDR2
 ((
AT91_REG
 *) 0xFFFD8038)

2383 
	#AT91C_ADC_CDR3
 ((
AT91_REG
 *) 0xFFFD803C)

2384 
	#AT91C_ADC_CDR0
 ((
AT91_REG
 *) 0xFFFD8030)

2385 
	#AT91C_ADC_CDR5
 ((
AT91_REG
 *) 0xFFFD8044)

2386 
	#AT91C_ADC_CHDR
 ((
AT91_REG
 *) 0xFFFD8014)

2387 
	#AT91C_ADC_SR
 ((
AT91_REG
 *) 0xFFFD801C)

2388 
	#AT91C_ADC_CDR4
 ((
AT91_REG
 *) 0xFFFD8040)

2389 
	#AT91C_ADC_CDR1
 ((
AT91_REG
 *) 0xFFFD8034)

2390 
	#AT91C_ADC_LCDR
 ((
AT91_REG
 *) 0xFFFD8020)

2391 
	#AT91C_ADC_IDR
 ((
AT91_REG
 *) 0xFFFD8028)

2392 
	#AT91C_ADC_CR
 ((
AT91_REG
 *) 0xFFFD8000)

2393 
	#AT91C_ADC_CDR7
 ((
AT91_REG
 *) 0xFFFD804C)

2394 
	#AT91C_ADC_CDR6
 ((
AT91_REG
 *) 0xFFFD8048)

2395 
	#AT91C_ADC_IER
 ((
AT91_REG
 *) 0xFFFD8024)

2396 
	#AT91C_ADC_CHER
 ((
AT91_REG
 *) 0xFFFD8010)

2397 
	#AT91C_ADC_CHSR
 ((
AT91_REG
 *) 0xFFFD8018)

2398 
	#AT91C_ADC_MR
 ((
AT91_REG
 *) 0xFFFD8004)

2399 
	#AT91C_ADC_IMR
 ((
AT91_REG
 *) 0xFFFD802C)

2401 
	#AT91C_AES_TPR
 ((
AT91_REG
 *) 0xFFFA4108)

2402 
	#AT91C_AES_PTCR
 ((
AT91_REG
 *) 0xFFFA4120)

2403 
	#AT91C_AES_RNPR
 ((
AT91_REG
 *) 0xFFFA4110)

2404 
	#AT91C_AES_TNCR
 ((
AT91_REG
 *) 0xFFFA411C)

2405 
	#AT91C_AES_TCR
 ((
AT91_REG
 *) 0xFFFA410C)

2406 
	#AT91C_AES_RCR
 ((
AT91_REG
 *) 0xFFFA4104)

2407 
	#AT91C_AES_RNCR
 ((
AT91_REG
 *) 0xFFFA4114)

2408 
	#AT91C_AES_TNPR
 ((
AT91_REG
 *) 0xFFFA4118)

2409 
	#AT91C_AES_RPR
 ((
AT91_REG
 *) 0xFFFA4100)

2410 
	#AT91C_AES_PTSR
 ((
AT91_REG
 *) 0xFFFA4124)

2412 
	#AT91C_AES_IVxR
 ((
AT91_REG
 *) 0xFFFA4060)

2413 
	#AT91C_AES_MR
 ((
AT91_REG
 *) 0xFFFA4004)

2414 
	#AT91C_AES_VR
 ((
AT91_REG
 *) 0xFFFA40FC)

2415 
	#AT91C_AES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA4050)

2416 
	#AT91C_AES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA4040)

2417 
	#AT91C_AES_CR
 ((
AT91_REG
 *) 0xFFFA4000)

2418 
	#AT91C_AES_IDR
 ((
AT91_REG
 *) 0xFFFA4014)

2419 
	#AT91C_AES_IMR
 ((
AT91_REG
 *) 0xFFFA4018)

2420 
	#AT91C_AES_IER
 ((
AT91_REG
 *) 0xFFFA4010)

2421 
	#AT91C_AES_KEYWxR
 ((
AT91_REG
 *) 0xFFFA4020)

2422 
	#AT91C_AES_ISR
 ((
AT91_REG
 *) 0xFFFA401C)

2424 
	#AT91C_TDES_RNCR
 ((
AT91_REG
 *) 0xFFFA8114)

2425 
	#AT91C_TDES_TCR
 ((
AT91_REG
 *) 0xFFFA810C)

2426 
	#AT91C_TDES_RCR
 ((
AT91_REG
 *) 0xFFFA8104)

2427 
	#AT91C_TDES_TNPR
 ((
AT91_REG
 *) 0xFFFA8118)

2428 
	#AT91C_TDES_RNPR
 ((
AT91_REG
 *) 0xFFFA8110)

2429 
	#AT91C_TDES_RPR
 ((
AT91_REG
 *) 0xFFFA8100)

2430 
	#AT91C_TDES_TNCR
 ((
AT91_REG
 *) 0xFFFA811C)

2431 
	#AT91C_TDES_TPR
 ((
AT91_REG
 *) 0xFFFA8108)

2432 
	#AT91C_TDES_PTSR
 ((
AT91_REG
 *) 0xFFFA8124)

2433 
	#AT91C_TDES_PTCR
 ((
AT91_REG
 *) 0xFFFA8120)

2435 
	#AT91C_TDES_KEY2WxR
 ((
AT91_REG
 *) 0xFFFA8028)

2436 
	#AT91C_TDES_KEY3WxR
 ((
AT91_REG
 *) 0xFFFA8030)

2437 
	#AT91C_TDES_IDR
 ((
AT91_REG
 *) 0xFFFA8014)

2438 
	#AT91C_TDES_VR
 ((
AT91_REG
 *) 0xFFFA80FC)

2439 
	#AT91C_TDES_IVxR
 ((
AT91_REG
 *) 0xFFFA8060)

2440 
	#AT91C_TDES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA8050)

2441 
	#AT91C_TDES_IMR
 ((
AT91_REG
 *) 0xFFFA8018)

2442 
	#AT91C_TDES_MR
 ((
AT91_REG
 *) 0xFFFA8004)

2443 
	#AT91C_TDES_CR
 ((
AT91_REG
 *) 0xFFFA8000)

2444 
	#AT91C_TDES_IER
 ((
AT91_REG
 *) 0xFFFA8010)

2445 
	#AT91C_TDES_ISR
 ((
AT91_REG
 *) 0xFFFA801C)

2446 
	#AT91C_TDES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA8040)

2447 
	#AT91C_TDES_KEY1WxR
 ((
AT91_REG
 *) 0xFFFA8020)

2448 

	)

2452 
	#AT91C_PIO_PA0
 (() 1 << 0)

2453 
	#AT91C_PA0_RXD0
 ((Ë
AT91C_PIO_PA0
)

2454 
	#AT91C_PIO_PA1
 (() 1 << 1)

2455 
	#AT91C_PA1_TXD0
 ((Ë
AT91C_PIO_PA1
)

2456 
	#AT91C_PIO_PA10
 (() 1 << 10)

2457 
	#AT91C_PA10_TWD
 ((Ë
AT91C_PIO_PA10
)

2458 
	#AT91C_PIO_PA11
 (() 1 << 11)

2459 
	#AT91C_PA11_TWCK
 ((Ë
AT91C_PIO_PA11
)

2460 
	#AT91C_PIO_PA12
 (() 1 << 12)

2461 
	#AT91C_PA12_NPCS00
 ((Ë
AT91C_PIO_PA12
)

2462 
	#AT91C_PIO_PA13
 (() 1 << 13)

2463 
	#AT91C_PA13_NPCS01
 ((Ë
AT91C_PIO_PA13
)

2464 
	#AT91C_PA13_PCK1
 ((Ë
AT91C_PIO_PA13
)

2465 
	#AT91C_PIO_PA14
 (() 1 << 14)

2466 
	#AT91C_PA14_NPCS02
 ((Ë
AT91C_PIO_PA14
)

2467 
	#AT91C_PA14_IRQ1
 ((Ë
AT91C_PIO_PA14
)

2468 
	#AT91C_PIO_PA15
 (() 1 << 15)

2469 
	#AT91C_PA15_NPCS03
 ((Ë
AT91C_PIO_PA15
)

2470 
	#AT91C_PA15_TCLK2
 ((Ë
AT91C_PIO_PA15
)

2471 
	#AT91C_PIO_PA16
 (() 1 << 16)

2472 
	#AT91C_PA16_MISO0
 ((Ë
AT91C_PIO_PA16
)

2473 
	#AT91C_PIO_PA17
 (() 1 << 17)

2474 
	#AT91C_PA17_MOSI0
 ((Ë
AT91C_PIO_PA17
)

2475 
	#AT91C_PIO_PA18
 (() 1 << 18)

2476 
	#AT91C_PA18_SPCK0
 ((Ë
AT91C_PIO_PA18
)

2477 
	#AT91C_PIO_PA19
 (() 1 << 19)

2478 
	#AT91C_PA19_CANRX
 ((Ë
AT91C_PIO_PA19
)

2479 
	#AT91C_PIO_PA2
 (() 1 << 2)

2480 
	#AT91C_PA2_SCK0
 ((Ë
AT91C_PIO_PA2
)

2481 
	#AT91C_PA2_NPCS11
 ((Ë
AT91C_PIO_PA2
)

2482 
	#AT91C_PIO_PA20
 (() 1 << 20)

2483 
	#AT91C_PA20_CANTX
 ((Ë
AT91C_PIO_PA20
)

2484 
	#AT91C_PIO_PA21
 (() 1 << 21)

2485 
	#AT91C_PA21_TF
 ((Ë
AT91C_PIO_PA21
)

2486 
	#AT91C_PA21_NPCS10
 ((Ë
AT91C_PIO_PA21
)

2487 
	#AT91C_PIO_PA22
 (() 1 << 22)

2488 
	#AT91C_PA22_TK
 ((Ë
AT91C_PIO_PA22
)

2489 
	#AT91C_PA22_SPCK1
 ((Ë
AT91C_PIO_PA22
)

2490 
	#AT91C_PIO_PA23
 (() 1 << 23)

2491 
	#AT91C_PA23_TD
 ((Ë
AT91C_PIO_PA23
)

2492 
	#AT91C_PA23_MOSI1
 ((Ë
AT91C_PIO_PA23
)

2493 
	#AT91C_PIO_PA24
 (() 1 << 24)

2494 
	#AT91C_PA24_RD
 ((Ë
AT91C_PIO_PA24
)

2495 
	#AT91C_PA24_MISO1
 ((Ë
AT91C_PIO_PA24
)

2496 
	#AT91C_PIO_PA25
 (() 1 << 25)

2497 
	#AT91C_PA25_RK
 ((Ë
AT91C_PIO_PA25
)

2498 
	#AT91C_PA25_NPCS11
 ((Ë
AT91C_PIO_PA25
)

2499 
	#AT91C_PIO_PA26
 (() 1 << 26)

2500 
	#AT91C_PA26_RF
 ((Ë
AT91C_PIO_PA26
)

2501 
	#AT91C_PA26_NPCS12
 ((Ë
AT91C_PIO_PA26
)

2502 
	#AT91C_PIO_PA27
 (() 1 << 27)

2503 
	#AT91C_PA27_DRXD
 ((Ë
AT91C_PIO_PA27
)

2504 
	#AT91C_PA27_PCK3
 ((Ë
AT91C_PIO_PA27
)

2505 
	#AT91C_PIO_PA28
 (() 1 << 28)

2506 
	#AT91C_PA28_DTXD
 ((Ë
AT91C_PIO_PA28
)

2507 
	#AT91C_PIO_PA29
 (() 1 << 29)

2508 
	#AT91C_PA29_FIQ
 ((Ë
AT91C_PIO_PA29
)

2509 
	#AT91C_PA29_NPCS13
 ((Ë
AT91C_PIO_PA29
)

2510 
	#AT91C_PIO_PA3
 (() 1 << 3)

2511 
	#AT91C_PA3_RTS0
 ((Ë
AT91C_PIO_PA3
)

2512 
	#AT91C_PA3_NPCS12
 ((Ë
AT91C_PIO_PA3
)

2513 
	#AT91C_PIO_PA30
 (() 1 << 30)

2514 
	#AT91C_PA30_IRQ0
 ((Ë
AT91C_PIO_PA30
)

2515 
	#AT91C_PA30_PCK2
 ((Ë
AT91C_PIO_PA30
)

2516 
	#AT91C_PIO_PA4
 (() 1 << 4)

2517 
	#AT91C_PA4_CTS0
 ((Ë
AT91C_PIO_PA4
)

2518 
	#AT91C_PA4_NPCS13
 ((Ë
AT91C_PIO_PA4
)

2519 
	#AT91C_PIO_PA5
 (() 1 << 5)

2520 
	#AT91C_PA5_RXD1
 ((Ë
AT91C_PIO_PA5
)

2521 
	#AT91C_PIO_PA6
 (() 1 << 6)

2522 
	#AT91C_PA6_TXD1
 ((Ë
AT91C_PIO_PA6
)

2523 
	#AT91C_PIO_PA7
 (() 1 << 7)

2524 
	#AT91C_PA7_SCK1
 ((Ë
AT91C_PIO_PA7
)

2525 
	#AT91C_PA7_NPCS01
 ((Ë
AT91C_PIO_PA7
)

2526 
	#AT91C_PIO_PA8
 (() 1 << 8)

2527 
	#AT91C_PA8_RTS1
 ((Ë
AT91C_PIO_PA8
)

2528 
	#AT91C_PA8_NPCS02
 ((Ë
AT91C_PIO_PA8
)

2529 
	#AT91C_PIO_PA9
 (() 1 << 9)

2530 
	#AT91C_PA9_CTS1
 ((Ë
AT91C_PIO_PA9
)

2531 
	#AT91C_PA9_NPCS03
 ((Ë
AT91C_PIO_PA9
)

2532 
	#AT91C_PIO_PB0
 (() 1 << 0)

2533 
	#AT91C_PB0_ETXCK_EREFCK
 ((Ë
AT91C_PIO_PB0
)

2534 
	#AT91C_PB0_PCK0
 ((Ë
AT91C_PIO_PB0
)

2535 
	#AT91C_PIO_PB1
 (() 1 << 1)

2536 
	#AT91C_PB1_ETXEN
 ((Ë
AT91C_PIO_PB1
)

2537 
	#AT91C_PIO_PB10
 (() 1 << 10)

2538 
	#AT91C_PB10_ETX2
 ((Ë
AT91C_PIO_PB10
)

2539 
	#AT91C_PB10_NPCS11
 ((Ë
AT91C_PIO_PB10
)

2540 
	#AT91C_PIO_PB11
 (() 1 << 11)

2541 
	#AT91C_PB11_ETX3
 ((Ë
AT91C_PIO_PB11
)

2542 
	#AT91C_PB11_NPCS12
 ((Ë
AT91C_PIO_PB11
)

2543 
	#AT91C_PIO_PB12
 (() 1 << 12)

2544 
	#AT91C_PB12_ETXER
 ((Ë
AT91C_PIO_PB12
)

2545 
	#AT91C_PB12_TCLK0
 ((Ë
AT91C_PIO_PB12
)

2546 
	#AT91C_PIO_PB13
 (() 1 << 13)

2547 
	#AT91C_PB13_ERX2
 ((Ë
AT91C_PIO_PB13
)

2548 
	#AT91C_PB13_NPCS01
 ((Ë
AT91C_PIO_PB13
)

2549 
	#AT91C_PIO_PB14
 (() 1 << 14)

2550 
	#AT91C_PB14_ERX3
 ((Ë
AT91C_PIO_PB14
)

2551 
	#AT91C_PB14_NPCS02
 ((Ë
AT91C_PIO_PB14
)

2552 
	#AT91C_PIO_PB15
 (() 1 << 15)

2553 
	#AT91C_PB15_ERXDV
 ((Ë
AT91C_PIO_PB15
)

2554 
	#AT91C_PIO_PB16
 (() 1 << 16)

2555 
	#AT91C_PB16_ECOL
 ((Ë
AT91C_PIO_PB16
)

2556 
	#AT91C_PB16_NPCS13
 ((Ë
AT91C_PIO_PB16
)

2557 
	#AT91C_PIO_PB17
 (() 1 << 17)

2558 
	#AT91C_PB17_ERXCK
 ((Ë
AT91C_PIO_PB17
)

2559 
	#AT91C_PB17_NPCS03
 ((Ë
AT91C_PIO_PB17
)

2560 
	#AT91C_PIO_PB18
 (() 1 << 18)

2561 
	#AT91C_PB18_EF100
 ((Ë
AT91C_PIO_PB18
)

2562 
	#AT91C_PB18_ADTRG
 ((Ë
AT91C_PIO_PB18
)

2563 
	#AT91C_PIO_PB19
 (() 1 << 19)

2564 
	#AT91C_PB19_PWM0
 ((Ë
AT91C_PIO_PB19
)

2565 
	#AT91C_PB19_TCLK1
 ((Ë
AT91C_PIO_PB19
)

2566 
	#AT91C_PIO_PB2
 (() 1 << 2)

2567 
	#AT91C_PB2_ETX0
 ((Ë
AT91C_PIO_PB2
)

2568 
	#AT91C_PIO_PB20
 (() 1 << 20)

2569 
	#AT91C_PB20_PWM1
 ((Ë
AT91C_PIO_PB20
)

2570 
	#AT91C_PB20_PCK0
 ((Ë
AT91C_PIO_PB20
)

2571 
	#AT91C_PIO_PB21
 (() 1 << 21)

2572 
	#AT91C_PB21_PWM2
 ((Ë
AT91C_PIO_PB21
)

2573 
	#AT91C_PB21_PCK1
 ((Ë
AT91C_PIO_PB21
)

2574 
	#AT91C_PIO_PB22
 (() 1 << 22)

2575 
	#AT91C_PB22_PWM3
 ((Ë
AT91C_PIO_PB22
)

2576 
	#AT91C_PB22_PCK2
 ((Ë
AT91C_PIO_PB22
)

2577 
	#AT91C_PIO_PB23
 (() 1 << 23)

2578 
	#AT91C_PB23_TIOA0
 ((Ë
AT91C_PIO_PB23
)

2579 
	#AT91C_PB23_DCD1
 ((Ë
AT91C_PIO_PB23
)

2580 
	#AT91C_PIO_PB24
 (() 1 << 24)

2581 
	#AT91C_PB24_TIOB0
 ((Ë
AT91C_PIO_PB24
)

2582 
	#AT91C_PB24_DSR1
 ((Ë
AT91C_PIO_PB24
)

2583 
	#AT91C_PIO_PB25
 (() 1 << 25)

2584 
	#AT91C_PB25_TIOA1
 ((Ë
AT91C_PIO_PB25
)

2585 
	#AT91C_PB25_DTR1
 ((Ë
AT91C_PIO_PB25
)

2586 
	#AT91C_PIO_PB26
 (() 1 << 26)

2587 
	#AT91C_PB26_TIOB1
 ((Ë
AT91C_PIO_PB26
)

2588 
	#AT91C_PB26_RI1
 ((Ë
AT91C_PIO_PB26
)

2589 
	#AT91C_PIO_PB27
 (() 1 << 27)

2590 
	#AT91C_PB27_TIOA2
 ((Ë
AT91C_PIO_PB27
)

2591 
	#AT91C_PB27_PWM0
 ((Ë
AT91C_PIO_PB27
)

2592 
	#AT91C_PIO_PB28
 (() 1 << 28)

2593 
	#AT91C_PB28_TIOB2
 ((Ë
AT91C_PIO_PB28
)

2594 
	#AT91C_PB28_PWM1
 ((Ë
AT91C_PIO_PB28
)

2595 
	#AT91C_PIO_PB29
 (() 1 << 29)

2596 
	#AT91C_PB29_PCK1
 ((Ë
AT91C_PIO_PB29
)

2597 
	#AT91C_PB29_PWM2
 ((Ë
AT91C_PIO_PB29
)

2598 
	#AT91C_PIO_PB3
 (() 1 << 3)

2599 
	#AT91C_PB3_ETX1
 ((Ë
AT91C_PIO_PB3
)

2600 
	#AT91C_PIO_PB30
 (() 1 << 30)

2601 
	#AT91C_PB30_PCK2
 ((Ë
AT91C_PIO_PB30
)

2602 
	#AT91C_PB30_PWM3
 ((Ë
AT91C_PIO_PB30
)

2603 
	#AT91C_PIO_PB4
 (() 1 << 4)

2604 
	#AT91C_PB4_ECRS_ECRSDV
 ((Ë
AT91C_PIO_PB4
)

2605 
	#AT91C_PIO_PB5
 (() 1 << 5)

2606 
	#AT91C_PB5_ERX0
 ((Ë
AT91C_PIO_PB5
)

2607 
	#AT91C_PIO_PB6
 (() 1 << 6)

2608 
	#AT91C_PB6_ERX1
 ((Ë
AT91C_PIO_PB6
)

2609 
	#AT91C_PIO_PB7
 (() 1 << 7)

2610 
	#AT91C_PB7_ERXER
 ((Ë
AT91C_PIO_PB7
)

2611 
	#AT91C_PIO_PB8
 (() 1 << 8)

2612 
	#AT91C_PB8_EMDC
 ((Ë
AT91C_PIO_PB8
)

2613 
	#AT91C_PIO_PB9
 (() 1 << 9)

2614 
	#AT91C_PB9_EMDIO
 ((Ë
AT91C_PIO_PB9
)

2615 

	)

2619 
	#AT91C_ID_FIQ
 (() 0)

2620 
	#AT91C_ID_SYS
 (() 1)

2621 
	#AT91C_ID_PIOA
 (() 2)

2622 
	#AT91C_ID_PIOB
 (() 3)

2623 
	#AT91C_ID_SPI0
 (() 4)

2624 
	#AT91C_ID_SPI1
 (() 5)

2625 
	#AT91C_ID_US0
 (() 6)

2626 
	#AT91C_ID_US1
 (() 7)

2627 
	#AT91C_ID_SSC
 (() 8)

2628 
	#AT91C_ID_TWI
 (() 9)

2629 
	#AT91C_ID_PWMC
 (() 10)

2630 
	#AT91C_ID_UDP
 (() 11)

2631 
	#AT91C_ID_TC0
 (() 12)

2632 
	#AT91C_ID_TC1
 (() 13)

2633 
	#AT91C_ID_TC2
 (() 14)

2634 
	#AT91C_ID_CAN
 (() 15)

2635 
	#AT91C_ID_EMAC
 (() 16)

2636 
	#AT91C_ID_ADC
 (() 17)

2637 
	#AT91C_ID_AES
 (() 18)

2638 
	#AT91C_ID_TDES
 (() 19)

2639 
	#AT91C_ID_20_Re£rved
 (() 20)

2640 
	#AT91C_ID_21_Re£rved
 (() 21)

2641 
	#AT91C_ID_22_Re£rved
 (() 22)

2642 
	#AT91C_ID_23_Re£rved
 (() 23)

2643 
	#AT91C_ID_24_Re£rved
 (() 24)

2644 
	#AT91C_ID_25_Re£rved
 (() 25)

2645 
	#AT91C_ID_26_Re£rved
 (() 26)

2646 
	#AT91C_ID_27_Re£rved
 (() 27)

2647 
	#AT91C_ID_28_Re£rved
 (() 28)

2648 
	#AT91C_ID_29_Re£rved
 (() 29)

2649 
	#AT91C_ID_IRQ0
 (() 30)

2650 
	#AT91C_ID_IRQ1
 (() 31)

2651 

	)

2655 
	#AT91C_BASE_SYS
 ((
AT91PS_SYS
) 0xFFFFF000)

2656 
	#AT91C_BASE_AIC
 ((
AT91PS_AIC
) 0xFFFFF000)

2657 
	#AT91C_BASE_PDC_DBGU
 ((
AT91PS_PDC
) 0xFFFFF300)

2658 
	#AT91C_BASE_DBGU
 ((
AT91PS_DBGU
) 0xFFFFF200)

2659 
	#AT91C_BASE_PIOA
 ((
AT91PS_PIO
) 0xFFFFF400)

2660 
	#AT91C_BASE_PIOB
 ((
AT91PS_PIO
) 0xFFFFF600)

2661 
	#AT91C_BASE_CKGR
 ((
AT91PS_CKGR
) 0xFFFFFC20)

2662 
	#AT91C_BASE_PMC
 ((
AT91PS_PMC
) 0xFFFFFC00)

2663 
	#AT91C_BASE_RSTC
 ((
AT91PS_RSTC
) 0xFFFFFD00)

2664 
	#AT91C_BASE_RTTC
 ((
AT91PS_RTTC
) 0xFFFFFD20)

2665 
	#AT91C_BASE_PITC
 ((
AT91PS_PITC
) 0xFFFFFD30)

2666 
	#AT91C_BASE_WDTC
 ((
AT91PS_WDTC
) 0xFFFFFD40)

2667 
	#AT91C_BASE_VREG
 ((
AT91PS_VREG
) 0xFFFFFD60)

2668 
	#AT91C_BASE_MC
 ((
AT91PS_MC
) 0xFFFFFF00)

2669 
	#AT91C_BASE_PDC_SPI1
 ((
AT91PS_PDC
) 0xFFFE4100)

2670 
	#AT91C_BASE_SPI1
 ((
AT91PS_SPI
) 0xFFFE4000)

2671 
	#AT91C_BASE_PDC_SPI0
 ((
AT91PS_PDC
) 0xFFFE0100)

2672 
	#AT91C_BASE_SPI0
 ((
AT91PS_SPI
) 0xFFFE0000)

2673 
	#AT91C_BASE_PDC_US1
 ((
AT91PS_PDC
) 0xFFFC4100)

2674 
	#AT91C_BASE_US1
 ((
AT91PS_USART
) 0xFFFC4000)

2675 
	#AT91C_BASE_PDC_US0
 ((
AT91PS_PDC
) 0xFFFC0100)

2676 
	#AT91C_BASE_US0
 ((
AT91PS_USART
) 0xFFFC0000)

2677 
	#AT91C_BASE_PDC_SSC
 ((
AT91PS_PDC
) 0xFFFD4100)

2678 
	#AT91C_BASE_SSC
 ((
AT91PS_SSC
) 0xFFFD4000)

2679 
	#AT91C_BASE_TWI
 ((
AT91PS_TWI
) 0xFFFB8000)

2680 
	#AT91C_BASE_PWMC_CH3
 ((
AT91PS_PWMC_CH
) 0xFFFCC260)

2681 
	#AT91C_BASE_PWMC_CH2
 ((
AT91PS_PWMC_CH
) 0xFFFCC240)

2682 
	#AT91C_BASE_PWMC_CH1
 ((
AT91PS_PWMC_CH
) 0xFFFCC220)

2683 
	#AT91C_BASE_PWMC_CH0
 ((
AT91PS_PWMC_CH
) 0xFFFCC200)

2684 
	#AT91C_BASE_PWMC
 ((
AT91PS_PWMC
) 0xFFFCC000)

2685 
	#AT91C_BASE_UDP
 ((
AT91PS_UDP
) 0xFFFB0000)

2686 
	#AT91C_BASE_TC0
 ((
AT91PS_TC
) 0xFFFA0000)

2687 
	#AT91C_BASE_TC1
 ((
AT91PS_TC
) 0xFFFA0040)

2688 
	#AT91C_BASE_TC2
 ((
AT91PS_TC
) 0xFFFA0080)

2689 
	#AT91C_BASE_TCB
 ((
AT91PS_TCB
) 0xFFFA0000)

2690 
	#AT91C_BASE_CAN_MB0
 ((
AT91PS_CAN_MB
) 0xFFFD0200)

2691 
	#AT91C_BASE_CAN_MB1
 ((
AT91PS_CAN_MB
) 0xFFFD0220)

2692 
	#AT91C_BASE_CAN_MB2
 ((
AT91PS_CAN_MB
) 0xFFFD0240)

2693 
	#AT91C_BASE_CAN_MB3
 ((
AT91PS_CAN_MB
) 0xFFFD0260)

2694 
	#AT91C_BASE_CAN_MB4
 ((
AT91PS_CAN_MB
) 0xFFFD0280)

2695 
	#AT91C_BASE_CAN_MB5
 ((
AT91PS_CAN_MB
) 0xFFFD02A0)

2696 
	#AT91C_BASE_CAN_MB6
 ((
AT91PS_CAN_MB
) 0xFFFD02C0)

2697 
	#AT91C_BASE_CAN_MB7
 ((
AT91PS_CAN_MB
) 0xFFFD02E0)

2698 
	#AT91C_BASE_CAN
 ((
AT91PS_CAN
) 0xFFFD0000)

2699 
	#AT91C_BASE_EMAC
 ((
AT91PS_EMAC
) 0xFFFDC000)

2700 
	#AT91C_BASE_PDC_ADC
 ((
AT91PS_PDC
) 0xFFFD8100)

2701 
	#AT91C_BASE_ADC
 ((
AT91PS_ADC
) 0xFFFD8000)

2702 
	#AT91C_BASE_PDC_AES
 ((
AT91PS_PDC
) 0xFFFA4100)

2703 
	#AT91C_BASE_AES
 ((
AT91PS_AES
) 0xFFFA4000)

2704 
	#AT91C_BASE_PDC_TDES
 ((
AT91PS_PDC
) 0xFFFA8100)

2705 
	#AT91C_BASE_TDES
 ((
AT91PS_TDES
) 0xFFFA8000)

2706 

	)

2710 
	#AT91C_ISRAM
 ((*) 0x00200000)

2711 
	#AT91C_ISRAM_SIZE
 (() 0x00008000)

2712 
	#AT91C_IFLASH
 ((*) 0x00100000)

2713 
	#AT91C_IFLASH_SIZE
 (() 0x00020000)

2714 

	)

	@Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h

56 
	#AIC_SMR
 ( 0)

57 
	#AIC_SVR
 (128)

58 
	#AIC_IVR
 (256)

59 
	#AIC_FVR
 (260)

60 
	#AIC_ISR
 (264)

61 
	#AIC_IPR
 (268)

62 
	#AIC_IMR
 (272)

63 
	#AIC_CISR
 (276)

64 
	#AIC_IECR
 (288)

65 
	#AIC_IDCR
 (292)

66 
	#AIC_ICCR
 (296)

67 
	#AIC_ISCR
 (300)

68 
	#AIC_EOICR
 (304)

69 
	#AIC_SPU
 (308)

70 
	#AIC_DCR
 (312)

71 
	#AIC_FFER
 (320)

72 
	#AIC_FFDR
 (324)

73 
	#AIC_FFSR
 (328)

75 
	#AT91C_AIC_PRIOR
 (0x7 << 0)

76 
	#AT91C_AIC_PRIOR_LOWEST
 (0x0)

77 
	#AT91C_AIC_PRIOR_HIGHEST
 (0x7)

78 
	#AT91C_AIC_SRCTYPE
 (0x3 << 5)

79 
	#AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL
 (0x0 << 5)

80 
	#AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL
 (0x0 << 5)

81 
	#AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE
 (0x1 << 5)

82 
	#AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE
 (0x1 << 5)

83 
	#AT91C_AIC_SRCTYPE_HIGH_LEVEL
 (0x2 << 5)

84 
	#AT91C_AIC_SRCTYPE_POSITIVE_EDGE
 (0x3 << 5)

86 
	#AT91C_AIC_NFIQ
 (0x1 << 0)

87 
	#AT91C_AIC_NIRQ
 (0x1 << 1)

89 
	#AT91C_AIC_DCR_PROT
 (0x1 << 0)

90 
	#AT91C_AIC_DCR_GMSK
 (0x1 << 1)

91 

	)

96 
	#PDC_RPR
 ( 0)

97 
	#PDC_RCR
 ( 4)

98 
	#PDC_TPR
 ( 8)

99 
	#PDC_TCR
 (12)

100 
	#PDC_RNPR
 (16)

101 
	#PDC_RNCR
 (20)

102 
	#PDC_TNPR
 (24)

103 
	#PDC_TNCR
 (28)

104 
	#PDC_PTCR
 (32)

105 
	#PDC_PTSR
 (36)

107 
	#AT91C_PDC_RXTEN
 (0x1 << 0)

108 
	#AT91C_PDC_RXTDIS
 (0x1 << 1)

109 
	#AT91C_PDC_TXTEN
 (0x1 << 8)

110 
	#AT91C_PDC_TXTDIS
 (0x1 << 9)

112 

	)

117 
	#DBGU_CR
 ( 0)

118 
	#DBGU_MR
 ( 4)

119 
	#DBGU_IER
 ( 8)

120 
	#DBGU_IDR
 (12)

121 
	#DBGU_IMR
 (16)

122 
	#DBGU_CSR
 (20)

123 
	#DBGU_RHR
 (24)

124 
	#DBGU_THR
 (28)

125 
	#DBGU_BRGR
 (32)

126 
	#DBGU_CIDR
 (64)

127 
	#DBGU_EXID
 (68)

128 
	#DBGU_FNTR
 (72)

129 
	#DBGU_RPR
 (256)

130 
	#DBGU_RCR
 (260)

131 
	#DBGU_TPR
 (264)

132 
	#DBGU_TCR
 (268)

133 
	#DBGU_RNPR
 (272)

134 
	#DBGU_RNCR
 (276)

135 
	#DBGU_TNPR
 (280)

136 
	#DBGU_TNCR
 (284)

137 
	#DBGU_PTCR
 (288)

138 
	#DBGU_PTSR
 (292)

140 
	#AT91C_US_RSTRX
 (0x1 << 2)

141 
	#AT91C_US_RSTTX
 (0x1 << 3)

142 
	#AT91C_US_RXEN
 (0x1 << 4)

143 
	#AT91C_US_RXDIS
 (0x1 << 5)

144 
	#AT91C_US_TXEN
 (0x1 << 6)

145 
	#AT91C_US_TXDIS
 (0x1 << 7)

146 
	#AT91C_US_RSTSTA
 (0x1 << 8)

148 
	#AT91C_US_PAR
 (0x7 << 9)

149 
	#AT91C_US_PAR_EVEN
 (0x0 << 9)

150 
	#AT91C_US_PAR_ODD
 (0x1 << 9)

151 
	#AT91C_US_PAR_SPACE
 (0x2 << 9)

152 
	#AT91C_US_PAR_MARK
 (0x3 << 9)

153 
	#AT91C_US_PAR_NONE
 (0x4 << 9)

154 
	#AT91C_US_PAR_MULTI_DROP
 (0x6 << 9)

155 
	#AT91C_US_CHMODE
 (0x3 << 14)

156 
	#AT91C_US_CHMODE_NORMAL
 (0x0 << 14)

157 
	#AT91C_US_CHMODE_AUTO
 (0x1 << 14)

158 
	#AT91C_US_CHMODE_LOCAL
 (0x2 << 14)

159 
	#AT91C_US_CHMODE_REMOTE
 (0x3 << 14)

161 
	#AT91C_US_RXRDY
 (0x1 << 0)

162 
	#AT91C_US_TXRDY
 (0x1 << 1)

163 
	#AT91C_US_ENDRX
 (0x1 << 3)

164 
	#AT91C_US_ENDTX
 (0x1 << 4)

165 
	#AT91C_US_OVRE
 (0x1 << 5)

166 
	#AT91C_US_FRAME
 (0x1 << 6)

167 
	#AT91C_US_PARE
 (0x1 << 7)

168 
	#AT91C_US_TXEMPTY
 (0x1 << 9)

169 
	#AT91C_US_TXBUFE
 (0x1 << 11)

170 
	#AT91C_US_RXBUFF
 (0x1 << 12)

171 
	#AT91C_US_COMM_TX
 (0x1 << 30)

172 
	#AT91C_US_COMM_RX
 (0x1 << 31)

177 
	#AT91C_US_FORCE_NTRST
 (0x1 << 0)

178 

	)

183 
	#PIO_PER
 ( 0)

184 
	#PIO_PDR
 ( 4)

185 
	#PIO_PSR
 ( 8)

186 
	#PIO_OER
 (16)

187 
	#PIO_ODR
 (20)

188 
	#PIO_OSR
 (24)

189 
	#PIO_IFER
 (32)

190 
	#PIO_IFDR
 (36)

191 
	#PIO_IFSR
 (40)

192 
	#PIO_SODR
 (48)

193 
	#PIO_CODR
 (52)

194 
	#PIO_ODSR
 (56)

195 
	#PIO_PDSR
 (60)

196 
	#PIO_IER
 (64)

197 
	#PIO_IDR
 (68)

198 
	#PIO_IMR
 (72)

199 
	#PIO_ISR
 (76)

200 
	#PIO_MDER
 (80)

201 
	#PIO_MDDR
 (84)

202 
	#PIO_MDSR
 (88)

203 
	#PIO_PPUDR
 (96)

204 
	#PIO_PPUER
 (100)

205 
	#PIO_PPUSR
 (104)

206 
	#PIO_ASR
 (112)

207 
	#PIO_BSR
 (116)

208 
	#PIO_ABSR
 (120)

209 
	#PIO_OWER
 (160)

210 
	#PIO_OWDR
 (164)

211 
	#PIO_OWSR
 (168)

212 

	)

217 
	#CKGR_MOR
 ( 0)

218 
	#CKGR_MCFR
 ( 4)

219 
	#CKGR_PLLR
 (12)

221 
	#AT91C_CKGR_MOSCEN
 (0x1 << 0)

222 
	#AT91C_CKGR_OSCBYPASS
 (0x1 << 1)

223 
	#AT91C_CKGR_OSCOUNT
 (0xFF << 8)

225 
	#AT91C_CKGR_MAINF
 (0xFFFF << 0)

226 
	#AT91C_CKGR_MAINRDY
 (0x1 << 16)

228 
	#AT91C_CKGR_DIV
 (0xFF << 0)

229 
	#AT91C_CKGR_DIV_0
 (0x0)

230 
	#AT91C_CKGR_DIV_BYPASS
 (0x1)

231 
	#AT91C_CKGR_PLLCOUNT
 (0x3F << 8)

232 
	#AT91C_CKGR_OUT
 (0x3 << 14)

233 
	#AT91C_CKGR_OUT_0
 (0x0 << 14)

234 
	#AT91C_CKGR_OUT_1
 (0x1 << 14)

235 
	#AT91C_CKGR_OUT_2
 (0x2 << 14)

236 
	#AT91C_CKGR_OUT_3
 (0x3 << 14)

237 
	#AT91C_CKGR_MUL
 (0x7FF << 16)

238 
	#AT91C_CKGR_USBDIV
 (0x3 << 28)

239 
	#AT91C_CKGR_USBDIV_0
 (0x0 << 28)

240 
	#AT91C_CKGR_USBDIV_1
 (0x1 << 28)

241 
	#AT91C_CKGR_USBDIV_2
 (0x2 << 28)

242 

	)

247 
	#PMC_SCER
 ( 0)

248 
	#PMC_SCDR
 ( 4)

249 
	#PMC_SCSR
 ( 8)

250 
	#PMC_PCER
 (16)

251 
	#PMC_PCDR
 (20)

252 
	#PMC_PCSR
 (24)

253 
	#PMC_MOR
 (32)

254 
	#PMC_MCFR
 (36)

255 
	#PMC_PLLR
 (44)

256 
	#PMC_MCKR
 (48)

257 
	#PMC_PCKR
 (64)

258 
	#PMC_IER
 (96)

259 
	#PMC_IDR
 (100)

260 
	#PMC_SR
 (104)

261 
	#PMC_IMR
 (108)

263 
	#AT91C_PMC_PCK
 (0x1 << 0)

264 
	#AT91C_PMC_UDP
 (0x1 << 7)

265 
	#AT91C_PMC_PCK0
 (0x1 << 8)

266 
	#AT91C_PMC_PCK1
 (0x1 << 9)

267 
	#AT91C_PMC_PCK2
 (0x1 << 10)

268 
	#AT91C_PMC_PCK3
 (0x1 << 11)

275 
	#AT91C_PMC_CSS
 (0x3 << 0)

276 
	#AT91C_PMC_CSS_SLOW_CLK
 (0x0)

277 
	#AT91C_PMC_CSS_MAIN_CLK
 (0x1)

278 
	#AT91C_PMC_CSS_PLL_CLK
 (0x3)

279 
	#AT91C_PMC_PRES
 (0x7 << 2)

280 
	#AT91C_PMC_PRES_CLK
 (0x0 << 2)

281 
	#AT91C_PMC_PRES_CLK_2
 (0x1 << 2)

282 
	#AT91C_PMC_PRES_CLK_4
 (0x2 << 2)

283 
	#AT91C_PMC_PRES_CLK_8
 (0x3 << 2)

284 
	#AT91C_PMC_PRES_CLK_16
 (0x4 << 2)

285 
	#AT91C_PMC_PRES_CLK_32
 (0x5 << 2)

286 
	#AT91C_PMC_PRES_CLK_64
 (0x6 << 2)

289 
	#AT91C_PMC_MOSCS
 (0x1 << 0)

290 
	#AT91C_PMC_LOCK
 (0x1 << 2)

291 
	#AT91C_PMC_MCKRDY
 (0x1 << 3)

292 
	#AT91C_PMC_PCK0RDY
 (0x1 << 8)

293 
	#AT91C_PMC_PCK1RDY
 (0x1 << 9)

294 
	#AT91C_PMC_PCK2RDY
 (0x1 << 10)

295 
	#AT91C_PMC_PCK3RDY
 (0x1 << 11)

299 

	)

304 
	#RSTC_RCR
 ( 0)

305 
	#RSTC_RSR
 ( 4)

306 
	#RSTC_RMR
 ( 8)

308 
	#AT91C_RSTC_PROCRST
 (0x1 << 0)

309 
	#AT91C_RSTC_PERRST
 (0x1 << 2)

310 
	#AT91C_RSTC_EXTRST
 (0x1 << 3)

311 
	#AT91C_RSTC_KEY
 (0xFF << 24)

313 
	#AT91C_RSTC_URSTS
 (0x1 << 0)

314 
	#AT91C_RSTC_BODSTS
 (0x1 << 1)

315 
	#AT91C_RSTC_RSTTYP
 (0x7 << 8)

316 
	#AT91C_RSTC_RSTTYP_POWERUP
 (0x0 << 8)

317 
	#AT91C_RSTC_RSTTYP_WAKEUP
 (0x1 << 8)

318 
	#AT91C_RSTC_RSTTYP_WATCHDOG
 (0x2 << 8)

319 
	#AT91C_RSTC_RSTTYP_SOFTWARE
 (0x3 << 8)

320 
	#AT91C_RSTC_RSTTYP_USER
 (0x4 << 8)

321 
	#AT91C_RSTC_RSTTYP_BROWNOUT
 (0x5 << 8)

322 
	#AT91C_RSTC_NRSTL
 (0x1 << 16)

323 
	#AT91C_RSTC_SRCMP
 (0x1 << 17)

325 
	#AT91C_RSTC_URSTEN
 (0x1 << 0)

326 
	#AT91C_RSTC_URSTIEN
 (0x1 << 4)

327 
	#AT91C_RSTC_ERSTL
 (0xF << 8)

328 
	#AT91C_RSTC_BODIEN
 (0x1 << 16)

329 

	)

334 
	#RTTC_RTMR
 ( 0)

335 
	#RTTC_RTAR
 ( 4)

336 
	#RTTC_RTVR
 ( 8)

337 
	#RTTC_RTSR
 (12)

339 
	#AT91C_RTTC_RTPRES
 (0xFFFF << 0)

340 
	#AT91C_RTTC_ALMIEN
 (0x1 << 16)

341 
	#AT91C_RTTC_RTTINCIEN
 (0x1 << 17)

342 
	#AT91C_RTTC_RTTRST
 (0x1 << 18)

344 
	#AT91C_RTTC_ALMV
 (0x0 << 0)

346 
	#AT91C_RTTC_CRTV
 (0x0 << 0)

348 
	#AT91C_RTTC_ALMS
 (0x1 << 0)

349 
	#AT91C_RTTC_RTTINC
 (0x1 << 1)

350 

	)

355 
	#PITC_PIMR
 ( 0)

356 
	#PITC_PISR
 ( 4)

357 
	#PITC_PIVR
 ( 8)

358 
	#PITC_PIIR
 (12)

360 
	#AT91C_PITC_PIV
 (0xFFFFF << 0)

361 
	#AT91C_PITC_PITEN
 (0x1 << 24)

362 
	#AT91C_PITC_PITIEN
 (0x1 << 25)

364 
	#AT91C_PITC_PITS
 (0x1 << 0)

366 
	#AT91C_PITC_CPIV
 (0xFFFFF << 0)

367 
	#AT91C_PITC_PICNT
 (0xFFF << 20)

369 

	)

374 
	#WDTC_WDCR
 ( 0)

375 
	#WDTC_WDMR
 ( 4)

376 
	#WDTC_WDSR
 ( 8)

378 
	#AT91C_WDTC_WDRSTT
 (0x1 << 0)

379 
	#AT91C_WDTC_KEY
 (0xFF << 24)

381 
	#AT91C_WDTC_WDV
 (0xFFF << 0)

382 
	#AT91C_WDTC_WDFIEN
 (0x1 << 12)

383 
	#AT91C_WDTC_WDRSTEN
 (0x1 << 13)

384 
	#AT91C_WDTC_WDRPROC
 (0x1 << 14)

385 
	#AT91C_WDTC_WDDIS
 (0x1 << 15)

386 
	#AT91C_WDTC_WDD
 (0xFFF << 16)

387 
	#AT91C_WDTC_WDDBGHLT
 (0x1 << 28)

388 
	#AT91C_WDTC_WDIDLEHLT
 (0x1 << 29)

390 
	#AT91C_WDTC_WDUNF
 (0x1 << 0)

391 
	#AT91C_WDTC_WDERR
 (0x1 << 1)

392 

	)

397 
	#VREG_MR
 ( 0)

399 
	#AT91C_VREG_PSTDBY
 (0x1 << 0)

400 

	)

405 
	#MC_RCR
 ( 0)

406 
	#MC_ASR
 ( 4)

407 
	#MC_AASR
 ( 8)

408 
	#MC_FMR
 (96)

409 
	#MC_FCR
 (100)

410 
	#MC_FSR
 (104)

412 
	#AT91C_MC_RCB
 (0x1 << 0)

414 
	#AT91C_MC_UNDADD
 (0x1 << 0)

415 
	#AT91C_MC_MISADD
 (0x1 << 1)

416 
	#AT91C_MC_ABTSZ
 (0x3 << 8)

417 
	#AT91C_MC_ABTSZ_BYTE
 (0x0 << 8)

418 
	#AT91C_MC_ABTSZ_HWORD
 (0x1 << 8)

419 
	#AT91C_MC_ABTSZ_WORD
 (0x2 << 8)

420 
	#AT91C_MC_ABTTYP
 (0x3 << 10)

421 
	#AT91C_MC_ABTTYP_DATAR
 (0x0 << 10)

422 
	#AT91C_MC_ABTTYP_DATAW
 (0x1 << 10)

423 
	#AT91C_MC_ABTTYP_FETCH
 (0x2 << 10)

424 
	#AT91C_MC_MST0
 (0x1 << 16)

425 
	#AT91C_MC_MST1
 (0x1 << 17)

426 
	#AT91C_MC_SVMST0
 (0x1 << 24)

427 
	#AT91C_MC_SVMST1
 (0x1 << 25)

429 
	#AT91C_MC_FRDY
 (0x1 << 0)

430 
	#AT91C_MC_LOCKE
 (0x1 << 2)

431 
	#AT91C_MC_PROGE
 (0x1 << 3)

432 
	#AT91C_MC_NEBP
 (0x1 << 7)

433 
	#AT91C_MC_FWS
 (0x3 << 8)

434 
	#AT91C_MC_FWS_0FWS
 (0x0 << 8)

435 
	#AT91C_MC_FWS_1FWS
 (0x1 << 8)

436 
	#AT91C_MC_FWS_2FWS
 (0x2 << 8)

437 
	#AT91C_MC_FWS_3FWS
 (0x3 << 8)

438 
	#AT91C_MC_FMCN
 (0xFF << 16)

440 
	#AT91C_MC_FCMD
 (0xF << 0)

441 
	#AT91C_MC_FCMD_START_PROG
 (0x1)

442 
	#AT91C_MC_FCMD_LOCK
 (0x2)

443 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (0x3)

444 
	#AT91C_MC_FCMD_UNLOCK
 (0x4)

445 
	#AT91C_MC_FCMD_ERASE_ALL
 (0x8)

446 
	#AT91C_MC_FCMD_SET_GP_NVM
 (0xB)

447 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (0xD)

448 
	#AT91C_MC_FCMD_SET_SECURITY
 (0xF)

449 
	#AT91C_MC_PAGEN
 (0x3FF << 8)

450 
	#AT91C_MC_KEY
 (0xFF << 24)

452 
	#AT91C_MC_SECURITY
 (0x1 << 4)

453 
	#AT91C_MC_GPNVM0
 (0x1 << 8)

454 
	#AT91C_MC_GPNVM1
 (0x1 << 9)

455 
	#AT91C_MC_GPNVM2
 (0x1 << 10)

456 
	#AT91C_MC_GPNVM3
 (0x1 << 11)

457 
	#AT91C_MC_GPNVM4
 (0x1 << 12)

458 
	#AT91C_MC_GPNVM5
 (0x1 << 13)

459 
	#AT91C_MC_GPNVM6
 (0x1 << 14)

460 
	#AT91C_MC_GPNVM7
 (0x1 << 15)

461 
	#AT91C_MC_LOCKS0
 (0x1 << 16)

462 
	#AT91C_MC_LOCKS1
 (0x1 << 17)

463 
	#AT91C_MC_LOCKS2
 (0x1 << 18)

464 
	#AT91C_MC_LOCKS3
 (0x1 << 19)

465 
	#AT91C_MC_LOCKS4
 (0x1 << 20)

466 
	#AT91C_MC_LOCKS5
 (0x1 << 21)

467 
	#AT91C_MC_LOCKS6
 (0x1 << 22)

468 
	#AT91C_MC_LOCKS7
 (0x1 << 23)

469 
	#AT91C_MC_LOCKS8
 (0x1 << 24)

470 
	#AT91C_MC_LOCKS9
 (0x1 << 25)

471 
	#AT91C_MC_LOCKS10
 (0x1 << 26)

472 
	#AT91C_MC_LOCKS11
 (0x1 << 27)

473 
	#AT91C_MC_LOCKS12
 (0x1 << 28)

474 
	#AT91C_MC_LOCKS13
 (0x1 << 29)

475 
	#AT91C_MC_LOCKS14
 (0x1 << 30)

476 
	#AT91C_MC_LOCKS15
 (0x1 << 31)

477 

	)

482 
	#SPI_CR
 ( 0)

483 
	#SPI_MR
 ( 4)

484 
	#SPI_RDR
 ( 8)

485 
	#SPI_TDR
 (12)

486 
	#SPI_SR
 (16)

487 
	#SPI_IER
 (20)

488 
	#SPI_IDR
 (24)

489 
	#SPI_IMR
 (28)

490 
	#SPI_CSR
 (48)

491 
	#SPI_RPR
 (256)

492 
	#SPI_RCR
 (260)

493 
	#SPI_TPR
 (264)

494 
	#SPI_TCR
 (268)

495 
	#SPI_RNPR
 (272)

496 
	#SPI_RNCR
 (276)

497 
	#SPI_TNPR
 (280)

498 
	#SPI_TNCR
 (284)

499 
	#SPI_PTCR
 (288)

500 
	#SPI_PTSR
 (292)

502 
	#AT91C_SPI_SPIEN
 (0x1 << 0)

503 
	#AT91C_SPI_SPIDIS
 (0x1 << 1)

504 
	#AT91C_SPI_SWRST
 (0x1 << 7)

505 
	#AT91C_SPI_LASTXFER
 (0x1 << 24)

507 
	#AT91C_SPI_MSTR
 (0x1 << 0)

508 
	#AT91C_SPI_PS
 (0x1 << 1)

509 
	#AT91C_SPI_PS_FIXED
 (0x0 << 1)

510 
	#AT91C_SPI_PS_VARIABLE
 (0x1 << 1)

511 
	#AT91C_SPI_PCSDEC
 (0x1 << 2)

512 
	#AT91C_SPI_FDIV
 (0x1 << 3)

513 
	#AT91C_SPI_MODFDIS
 (0x1 << 4)

514 
	#AT91C_SPI_LLB
 (0x1 << 7)

515 
	#AT91C_SPI_PCS
 (0xF << 16)

516 
	#AT91C_SPI_DLYBCS
 (0xFF << 24)

518 
	#AT91C_SPI_RD
 (0xFFFF << 0)

519 
	#AT91C_SPI_RPCS
 (0xF << 16)

521 
	#AT91C_SPI_TD
 (0xFFFF << 0)

522 
	#AT91C_SPI_TPCS
 (0xF << 16)

524 
	#AT91C_SPI_RDRF
 (0x1 << 0)

525 
	#AT91C_SPI_TDRE
 (0x1 << 1)

526 
	#AT91C_SPI_MODF
 (0x1 << 2)

527 
	#AT91C_SPI_OVRES
 (0x1 << 3)

528 
	#AT91C_SPI_ENDRX
 (0x1 << 4)

529 
	#AT91C_SPI_ENDTX
 (0x1 << 5)

530 
	#AT91C_SPI_RXBUFF
 (0x1 << 6)

531 
	#AT91C_SPI_TXBUFE
 (0x1 << 7)

532 
	#AT91C_SPI_NSSR
 (0x1 << 8)

533 
	#AT91C_SPI_TXEMPTY
 (0x1 << 9)

534 
	#AT91C_SPI_SPIENS
 (0x1 << 16)

539 
	#AT91C_SPI_CPOL
 (0x1 << 0)

540 
	#AT91C_SPI_NCPHA
 (0x1 << 1)

541 
	#AT91C_SPI_CSAAT
 (0x1 << 3)

542 
	#AT91C_SPI_BITS
 (0xF << 4)

543 
	#AT91C_SPI_BITS_8
 (0x0 << 4)

544 
	#AT91C_SPI_BITS_9
 (0x1 << 4)

545 
	#AT91C_SPI_BITS_10
 (0x2 << 4)

546 
	#AT91C_SPI_BITS_11
 (0x3 << 4)

547 
	#AT91C_SPI_BITS_12
 (0x4 << 4)

548 
	#AT91C_SPI_BITS_13
 (0x5 << 4)

549 
	#AT91C_SPI_BITS_14
 (0x6 << 4)

550 
	#AT91C_SPI_BITS_15
 (0x7 << 4)

551 
	#AT91C_SPI_BITS_16
 (0x8 << 4)

552 
	#AT91C_SPI_SCBR
 (0xFF << 8)

553 
	#AT91C_SPI_DLYBS
 (0xFF << 16)

554 
	#AT91C_SPI_DLYBCT
 (0xFF << 24)

555 

	)

560 
	#US_CR
 ( 0)

561 
	#US_MR
 ( 4)

562 
	#US_IER
 ( 8)

563 
	#US_IDR
 (12)

564 
	#US_IMR
 (16)

565 
	#US_CSR
 (20)

566 
	#US_RHR
 (24)

567 
	#US_THR
 (28)

568 
	#US_BRGR
 (32)

569 
	#US_RTOR
 (36)

570 
	#US_TTGR
 (40)

571 
	#US_FIDI
 (64)

572 
	#US_NER
 (68)

573 
	#US_IF
 (76)

574 
	#US_RPR
 (256)

575 
	#US_RCR
 (260)

576 
	#US_TPR
 (264)

577 
	#US_TCR
 (268)

578 
	#US_RNPR
 (272)

579 
	#US_RNCR
 (276)

580 
	#US_TNPR
 (280)

581 
	#US_TNCR
 (284)

582 
	#US_PTCR
 (288)

583 
	#US_PTSR
 (292)

585 
	#AT91C_US_STTBRK
 (0x1 << 9)

586 
	#AT91C_US_STPBRK
 (0x1 << 10)

587 
	#AT91C_US_STTTO
 (0x1 << 11)

588 
	#AT91C_US_SENDA
 (0x1 << 12)

589 
	#AT91C_US_RSTIT
 (0x1 << 13)

590 
	#AT91C_US_RSTNACK
 (0x1 << 14)

591 
	#AT91C_US_RETTO
 (0x1 << 15)

592 
	#AT91C_US_DTREN
 (0x1 << 16)

593 
	#AT91C_US_DTRDIS
 (0x1 << 17)

594 
	#AT91C_US_RTSEN
 (0x1 << 18)

595 
	#AT91C_US_RTSDIS
 (0x1 << 19)

597 
	#AT91C_US_USMODE
 (0xF << 0)

598 
	#AT91C_US_USMODE_NORMAL
 (0x0)

599 
	#AT91C_US_USMODE_RS485
 (0x1)

600 
	#AT91C_US_USMODE_HWHSH
 (0x2)

601 
	#AT91C_US_USMODE_MODEM
 (0x3)

602 
	#AT91C_US_USMODE_ISO7816_0
 (0x4)

603 
	#AT91C_US_USMODE_ISO7816_1
 (0x6)

604 
	#AT91C_US_USMODE_IRDA
 (0x8)

605 
	#AT91C_US_USMODE_SWHSH
 (0xC)

606 
	#AT91C_US_CLKS
 (0x3 << 4)

607 
	#AT91C_US_CLKS_CLOCK
 (0x0 << 4)

608 
	#AT91C_US_CLKS_FDIV1
 (0x1 << 4)

609 
	#AT91C_US_CLKS_SLOW
 (0x2 << 4)

610 
	#AT91C_US_CLKS_EXT
 (0x3 << 4)

611 
	#AT91C_US_CHRL
 (0x3 << 6)

612 
	#AT91C_US_CHRL_5_BITS
 (0x0 << 6)

613 
	#AT91C_US_CHRL_6_BITS
 (0x1 << 6)

614 
	#AT91C_US_CHRL_7_BITS
 (0x2 << 6)

615 
	#AT91C_US_CHRL_8_BITS
 (0x3 << 6)

616 
	#AT91C_US_SYNC
 (0x1 << 8)

617 
	#AT91C_US_NBSTOP
 (0x3 << 12)

618 
	#AT91C_US_NBSTOP_1_BIT
 (0x0 << 12)

619 
	#AT91C_US_NBSTOP_15_BIT
 (0x1 << 12)

620 
	#AT91C_US_NBSTOP_2_BIT
 (0x2 << 12)

621 
	#AT91C_US_MSBF
 (0x1 << 16)

622 
	#AT91C_US_MODE9
 (0x1 << 17)

623 
	#AT91C_US_CKLO
 (0x1 << 18)

624 
	#AT91C_US_OVER
 (0x1 << 19)

625 
	#AT91C_US_INACK
 (0x1 << 20)

626 
	#AT91C_US_DSNACK
 (0x1 << 21)

627 
	#AT91C_US_MAX_ITER
 (0x1 << 24)

628 
	#AT91C_US_FILTER
 (0x1 << 28)

630 
	#AT91C_US_RXBRK
 (0x1 << 2)

631 
	#AT91C_US_TIMEOUT
 (0x1 << 8)

632 
	#AT91C_US_ITERATION
 (0x1 << 10)

633 
	#AT91C_US_NACK
 (0x1 << 13)

634 
	#AT91C_US_RIIC
 (0x1 << 16)

635 
	#AT91C_US_DSRIC
 (0x1 << 17)

636 
	#AT91C_US_DCDIC
 (0x1 << 18)

637 
	#AT91C_US_CTSIC
 (0x1 << 19)

641 
	#AT91C_US_RI
 (0x1 << 20)

642 
	#AT91C_US_DSR
 (0x1 << 21)

643 
	#AT91C_US_DCD
 (0x1 << 22)

644 
	#AT91C_US_CTS
 (0x1 << 23)

645 

	)

650 
	#SSC_CR
 ( 0)

651 
	#SSC_CMR
 ( 4)

652 
	#SSC_RCMR
 (16)

653 
	#SSC_RFMR
 (20)

654 
	#SSC_TCMR
 (24)

655 
	#SSC_TFMR
 (28)

656 
	#SSC_RHR
 (32)

657 
	#SSC_THR
 (36)

658 
	#SSC_RSHR
 (48)

659 
	#SSC_TSHR
 (52)

660 
	#SSC_SR
 (64)

661 
	#SSC_IER
 (68)

662 
	#SSC_IDR
 (72)

663 
	#SSC_IMR
 (76)

664 
	#SSC_RPR
 (256)

665 
	#SSC_RCR
 (260)

666 
	#SSC_TPR
 (264)

667 
	#SSC_TCR
 (268)

668 
	#SSC_RNPR
 (272)

669 
	#SSC_RNCR
 (276)

670 
	#SSC_TNPR
 (280)

671 
	#SSC_TNCR
 (284)

672 
	#SSC_PTCR
 (288)

673 
	#SSC_PTSR
 (292)

675 
	#AT91C_SSC_RXEN
 (0x1 << 0)

676 
	#AT91C_SSC_RXDIS
 (0x1 << 1)

677 
	#AT91C_SSC_TXEN
 (0x1 << 8)

678 
	#AT91C_SSC_TXDIS
 (0x1 << 9)

679 
	#AT91C_SSC_SWRST
 (0x1 << 15)

681 
	#AT91C_SSC_CKS
 (0x3 << 0)

682 
	#AT91C_SSC_CKS_DIV
 (0x0)

683 
	#AT91C_SSC_CKS_TK
 (0x1)

684 
	#AT91C_SSC_CKS_RK
 (0x2)

685 
	#AT91C_SSC_CKO
 (0x7 << 2)

686 
	#AT91C_SSC_CKO_NONE
 (0x0 << 2)

687 
	#AT91C_SSC_CKO_CONTINOUS
 (0x1 << 2)

688 
	#AT91C_SSC_CKO_DATA_TX
 (0x2 << 2)

689 
	#AT91C_SSC_CKI
 (0x1 << 5)

690 
	#AT91C_SSC_START
 (0xF << 8)

691 
	#AT91C_SSC_START_CONTINOUS
 (0x0 << 8)

692 
	#AT91C_SSC_START_TX
 (0x1 << 8)

693 
	#AT91C_SSC_START_LOW_RF
 (0x2 << 8)

694 
	#AT91C_SSC_START_HIGH_RF
 (0x3 << 8)

695 
	#AT91C_SSC_START_FALL_RF
 (0x4 << 8)

696 
	#AT91C_SSC_START_RISE_RF
 (0x5 << 8)

697 
	#AT91C_SSC_START_LEVEL_RF
 (0x6 << 8)

698 
	#AT91C_SSC_START_EDGE_RF
 (0x7 << 8)

699 
	#AT91C_SSC_START_0
 (0x8 << 8)

700 
	#AT91C_SSC_STTDLY
 (0xFF << 16)

701 
	#AT91C_SSC_PERIOD
 (0xFF << 24)

703 
	#AT91C_SSC_DATLEN
 (0x1F << 0)

704 
	#AT91C_SSC_LOOP
 (0x1 << 5)

705 
	#AT91C_SSC_MSBF
 (0x1 << 7)

706 
	#AT91C_SSC_DATNB
 (0xF << 8)

707 
	#AT91C_SSC_FSLEN
 (0xF << 16)

708 
	#AT91C_SSC_FSOS
 (0x7 << 20)

709 
	#AT91C_SSC_FSOS_NONE
 (0x0 << 20)

710 
	#AT91C_SSC_FSOS_NEGATIVE
 (0x1 << 20)

711 
	#AT91C_SSC_FSOS_POSITIVE
 (0x2 << 20)

712 
	#AT91C_SSC_FSOS_LOW
 (0x3 << 20)

713 
	#AT91C_SSC_FSOS_HIGH
 (0x4 << 20)

714 
	#AT91C_SSC_FSOS_TOGGLE
 (0x5 << 20)

715 
	#AT91C_SSC_FSEDGE
 (0x1 << 24)

718 
	#AT91C_SSC_DATDEF
 (0x1 << 5)

719 
	#AT91C_SSC_FSDEN
 (0x1 << 23)

721 
	#AT91C_SSC_TXRDY
 (0x1 << 0)

722 
	#AT91C_SSC_TXEMPTY
 (0x1 << 1)

723 
	#AT91C_SSC_ENDTX
 (0x1 << 2)

724 
	#AT91C_SSC_TXBUFE
 (0x1 << 3)

725 
	#AT91C_SSC_RXRDY
 (0x1 << 4)

726 
	#AT91C_SSC_OVRUN
 (0x1 << 5)

727 
	#AT91C_SSC_ENDRX
 (0x1 << 6)

728 
	#AT91C_SSC_RXBUFF
 (0x1 << 7)

729 
	#AT91C_SSC_TXSYN
 (0x1 << 10)

730 
	#AT91C_SSC_RXSYN
 (0x1 << 11)

731 
	#AT91C_SSC_TXENA
 (0x1 << 16)

732 
	#AT91C_SSC_RXENA
 (0x1 << 17)

736 

	)

741 
	#TWI_CR
 ( 0)

742 
	#TWI_MMR
 ( 4)

743 
	#TWI_IADR
 (12)

744 
	#TWI_CWGR
 (16)

745 
	#TWI_SR
 (32)

746 
	#TWI_IER
 (36)

747 
	#TWI_IDR
 (40)

748 
	#TWI_IMR
 (44)

749 
	#TWI_RHR
 (48)

750 
	#TWI_THR
 (52)

752 
	#AT91C_TWI_START
 (0x1 << 0)

753 
	#AT91C_TWI_STOP
 (0x1 << 1)

754 
	#AT91C_TWI_MSEN
 (0x1 << 2)

755 
	#AT91C_TWI_MSDIS
 (0x1 << 3)

756 
	#AT91C_TWI_SWRST
 (0x1 << 7)

758 
	#AT91C_TWI_IADRSZ
 (0x3 << 8)

759 
	#AT91C_TWI_IADRSZ_NO
 (0x0 << 8)

760 
	#AT91C_TWI_IADRSZ_1_BYTE
 (0x1 << 8)

761 
	#AT91C_TWI_IADRSZ_2_BYTE
 (0x2 << 8)

762 
	#AT91C_TWI_IADRSZ_3_BYTE
 (0x3 << 8)

763 
	#AT91C_TWI_MREAD
 (0x1 << 12)

764 
	#AT91C_TWI_DADR
 (0x7F << 16)

766 
	#AT91C_TWI_CLDIV
 (0xFF << 0)

767 
	#AT91C_TWI_CHDIV
 (0xFF << 8)

768 
	#AT91C_TWI_CKDIV
 (0x7 << 16)

770 
	#AT91C_TWI_TXCOMP
 (0x1 << 0)

771 
	#AT91C_TWI_RXRDY
 (0x1 << 1)

772 
	#AT91C_TWI_TXRDY
 (0x1 << 2)

773 
	#AT91C_TWI_OVRE
 (0x1 << 6)

774 
	#AT91C_TWI_UNRE
 (0x1 << 7)

775 
	#AT91C_TWI_NACK
 (0x1 << 8)

779 

	)

784 
	#PWMC_CMR
 ( 0)

785 
	#PWMC_CDTYR
 ( 4)

786 
	#PWMC_CPRDR
 ( 8)

787 
	#PWMC_CCNTR
 (12)

788 
	#PWMC_CUPDR
 (16)

789 
	#PWMC_Re£rved
 (20)

791 
	#AT91C_PWMC_CPRE
 (0xF << 0)

792 
	#AT91C_PWMC_CPRE_MCK
 (0x0)

793 
	#AT91C_PWMC_CPRE_MCKA
 (0xB)

794 
	#AT91C_PWMC_CPRE_MCKB
 (0xC)

795 
	#AT91C_PWMC_CALG
 (0x1 << 8)

796 
	#AT91C_PWMC_CPOL
 (0x1 << 9)

797 
	#AT91C_PWMC_CPD
 (0x1 << 10)

799 
	#AT91C_PWMC_CDTY
 (0x0 << 0)

801 
	#AT91C_PWMC_CPRD
 (0x0 << 0)

803 
	#AT91C_PWMC_CCNT
 (0x0 << 0)

805 
	#AT91C_PWMC_CUPD
 (0x0 << 0)

806 

	)

811 
	#PWMC_MR
 ( 0)

812 
	#PWMC_ENA
 ( 4)

813 
	#PWMC_DIS
 ( 8)

814 
	#PWMC_SR
 (12)

815 
	#PWMC_IER
 (16)

816 
	#PWMC_IDR
 (20)

817 
	#PWMC_IMR
 (24)

818 
	#PWMC_ISR
 (28)

819 
	#PWMC_VR
 (252)

820 
	#PWMC_CH
 (512)

822 
	#AT91C_PWMC_DIVA
 (0xFF << 0)

823 
	#AT91C_PWMC_PREA
 (0xF << 8)

824 
	#AT91C_PWMC_PREA_MCK
 (0x0 << 8)

825 
	#AT91C_PWMC_DIVB
 (0xFF << 16)

826 
	#AT91C_PWMC_PREB
 (0xF << 24)

827 
	#AT91C_PWMC_PREB_MCK
 (0x0 << 24)

829 
	#AT91C_PWMC_CHID0
 (0x1 << 0)

830 
	#AT91C_PWMC_CHID1
 (0x1 << 1)

831 
	#AT91C_PWMC_CHID2
 (0x1 << 2)

832 
	#AT91C_PWMC_CHID3
 (0x1 << 3)

839 

	)

844 
	#UDP_NUM
 ( 0)

845 
	#UDP_GLBSTATE
 ( 4)

846 
	#UDP_FADDR
 ( 8)

847 
	#UDP_IER
 (16)

848 
	#UDP_IDR
 (20)

849 
	#UDP_IMR
 (24)

850 
	#UDP_ISR
 (28)

851 
	#UDP_ICR
 (32)

852 
	#UDP_RSTEP
 (40)

853 
	#UDP_CSR
 (48)

854 
	#UDP_FDR
 (80)

855 
	#UDP_TXVC
 (116)

857 
	#AT91C_UDP_FRM_NUM
 (0x7FF << 0)

858 
	#AT91C_UDP_FRM_ERR
 (0x1 << 16)

859 
	#AT91C_UDP_FRM_OK
 (0x1 << 17)

861 
	#AT91C_UDP_FADDEN
 (0x1 << 0)

862 
	#AT91C_UDP_CONFG
 (0x1 << 1)

863 
	#AT91C_UDP_ESR
 (0x1 << 2)

864 
	#AT91C_UDP_RSMINPR
 (0x1 << 3)

865 
	#AT91C_UDP_RMWUPE
 (0x1 << 4)

867 
	#AT91C_UDP_FADD
 (0xFF << 0)

868 
	#AT91C_UDP_FEN
 (0x1 << 8)

870 
	#AT91C_UDP_EPINT0
 (0x1 << 0)

871 
	#AT91C_UDP_EPINT1
 (0x1 << 1)

872 
	#AT91C_UDP_EPINT2
 (0x1 << 2)

873 
	#AT91C_UDP_EPINT3
 (0x1 << 3)

874 
	#AT91C_UDP_EPINT4
 (0x1 << 4)

875 
	#AT91C_UDP_EPINT5
 (0x1 << 5)

876 
	#AT91C_UDP_RXSUSP
 (0x1 << 8)

877 
	#AT91C_UDP_RXRSM
 (0x1 << 9)

878 
	#AT91C_UDP_EXTRSM
 (0x1 << 10)

879 
	#AT91C_UDP_SOFINT
 (0x1 << 11)

880 
	#AT91C_UDP_WAKEUP
 (0x1 << 13)

884 
	#AT91C_UDP_ENDBUSRES
 (0x1 << 12)

887 
	#AT91C_UDP_EP0
 (0x1 << 0)

888 
	#AT91C_UDP_EP1
 (0x1 << 1)

889 
	#AT91C_UDP_EP2
 (0x1 << 2)

890 
	#AT91C_UDP_EP3
 (0x1 << 3)

891 
	#AT91C_UDP_EP4
 (0x1 << 4)

892 
	#AT91C_UDP_EP5
 (0x1 << 5)

894 
	#AT91C_UDP_TXCOMP
 (0x1 << 0)

895 
	#AT91C_UDP_RX_DATA_BK0
 (0x1 << 1)

896 
	#AT91C_UDP_RXSETUP
 (0x1 << 2)

897 
	#AT91C_UDP_ISOERROR
 (0x1 << 3)

898 
	#AT91C_UDP_TXPKTRDY
 (0x1 << 4)

899 
	#AT91C_UDP_FORCESTALL
 (0x1 << 5)

900 
	#AT91C_UDP_RX_DATA_BK1
 (0x1 << 6)

901 
	#AT91C_UDP_DIR
 (0x1 << 7)

902 
	#AT91C_UDP_EPTYPE
 (0x7 << 8)

903 
	#AT91C_UDP_EPTYPE_CTRL
 (0x0 << 8)

904 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (0x1 << 8)

905 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (0x2 << 8)

906 
	#AT91C_UDP_EPTYPE_INT_OUT
 (0x3 << 8)

907 
	#AT91C_UDP_EPTYPE_ISO_IN
 (0x5 << 8)

908 
	#AT91C_UDP_EPTYPE_BULK_IN
 (0x6 << 8)

909 
	#AT91C_UDP_EPTYPE_INT_IN
 (0x7 << 8)

910 
	#AT91C_UDP_DTGLE
 (0x1 << 11)

911 
	#AT91C_UDP_EPEDS
 (0x1 << 15)

912 
	#AT91C_UDP_RXBYTECNT
 (0x7FF << 16)

914 
	#AT91C_UDP_TXVDIS
 (0x1 << 8)

915 
	#AT91C_UDP_PUON
 (0x1 << 9)

916 

	)

921 
	#TC_CCR
 ( 0)

922 
	#TC_CMR
 ( 4)

923 
	#TC_CV
 (16)

924 
	#TC_RA
 (20)

925 
	#TC_RB
 (24)

926 
	#TC_RC
 (28)

927 
	#TC_SR
 (32)

928 
	#TC_IER
 (36)

929 
	#TC_IDR
 (40)

930 
	#TC_IMR
 (44)

932 
	#AT91C_TC_CLKEN
 (0x1 << 0)

933 
	#AT91C_TC_CLKDIS
 (0x1 << 1)

934 
	#AT91C_TC_SWTRG
 (0x1 << 2)

936 
	#AT91C_TC_CLKS
 (0x7 << 0)

937 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (0x0)

938 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (0x1)

939 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (0x2)

940 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (0x3)

941 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (0x4)

942 
	#AT91C_TC_CLKS_XC0
 (0x5)

943 
	#AT91C_TC_CLKS_XC1
 (0x6)

944 
	#AT91C_TC_CLKS_XC2
 (0x7)

945 
	#AT91C_TC_CLKI
 (0x1 << 3)

946 
	#AT91C_TC_BURST
 (0x3 << 4)

947 
	#AT91C_TC_BURST_NONE
 (0x0 << 4)

948 
	#AT91C_TC_BURST_XC0
 (0x1 << 4)

949 
	#AT91C_TC_BURST_XC1
 (0x2 << 4)

950 
	#AT91C_TC_BURST_XC2
 (0x3 << 4)

951 
	#AT91C_TC_CPCSTOP
 (0x1 << 6)

952 
	#AT91C_TC_LDBSTOP
 (0x1 << 6)

953 
	#AT91C_TC_CPCDIS
 (0x1 << 7)

954 
	#AT91C_TC_LDBDIS
 (0x1 << 7)

955 
	#AT91C_TC_ETRGEDG
 (0x3 << 8)

956 
	#AT91C_TC_ETRGEDG_NONE
 (0x0 << 8)

957 
	#AT91C_TC_ETRGEDG_RISING
 (0x1 << 8)

958 
	#AT91C_TC_ETRGEDG_FALLING
 (0x2 << 8)

959 
	#AT91C_TC_ETRGEDG_BOTH
 (0x3 << 8)

960 
	#AT91C_TC_EEVTEDG
 (0x3 << 8)

961 
	#AT91C_TC_EEVTEDG_NONE
 (0x0 << 8)

962 
	#AT91C_TC_EEVTEDG_RISING
 (0x1 << 8)

963 
	#AT91C_TC_EEVTEDG_FALLING
 (0x2 << 8)

964 
	#AT91C_TC_EEVTEDG_BOTH
 (0x3 << 8)

965 
	#AT91C_TC_EEVT
 (0x3 << 10)

966 
	#AT91C_TC_EEVT_TIOB
 (0x0 << 10)

967 
	#AT91C_TC_EEVT_XC0
 (0x1 << 10)

968 
	#AT91C_TC_EEVT_XC1
 (0x2 << 10)

969 
	#AT91C_TC_EEVT_XC2
 (0x3 << 10)

970 
	#AT91C_TC_ABETRG
 (0x1 << 10)

971 
	#AT91C_TC_ENETRG
 (0x1 << 12)

972 
	#AT91C_TC_WAVESEL
 (0x3 << 13)

973 
	#AT91C_TC_WAVESEL_UP
 (0x0 << 13)

974 
	#AT91C_TC_WAVESEL_UPDOWN
 (0x1 << 13)

975 
	#AT91C_TC_WAVESEL_UP_AUTO
 (0x2 << 13)

976 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (0x3 << 13)

977 
	#AT91C_TC_CPCTRG
 (0x1 << 14)

978 
	#AT91C_TC_WAVE
 (0x1 << 15)

979 
	#AT91C_TC_ACPA
 (0x3 << 16)

980 
	#AT91C_TC_ACPA_NONE
 (0x0 << 16)

981 
	#AT91C_TC_ACPA_SET
 (0x1 << 16)

982 
	#AT91C_TC_ACPA_CLEAR
 (0x2 << 16)

983 
	#AT91C_TC_ACPA_TOGGLE
 (0x3 << 16)

984 
	#AT91C_TC_LDRA
 (0x3 << 16)

985 
	#AT91C_TC_LDRA_NONE
 (0x0 << 16)

986 
	#AT91C_TC_LDRA_RISING
 (0x1 << 16)

987 
	#AT91C_TC_LDRA_FALLING
 (0x2 << 16)

988 
	#AT91C_TC_LDRA_BOTH
 (0x3 << 16)

989 
	#AT91C_TC_ACPC
 (0x3 << 18)

990 
	#AT91C_TC_ACPC_NONE
 (0x0 << 18)

991 
	#AT91C_TC_ACPC_SET
 (0x1 << 18)

992 
	#AT91C_TC_ACPC_CLEAR
 (0x2 << 18)

993 
	#AT91C_TC_ACPC_TOGGLE
 (0x3 << 18)

994 
	#AT91C_TC_LDRB
 (0x3 << 18)

995 
	#AT91C_TC_LDRB_NONE
 (0x0 << 18)

996 
	#AT91C_TC_LDRB_RISING
 (0x1 << 18)

997 
	#AT91C_TC_LDRB_FALLING
 (0x2 << 18)

998 
	#AT91C_TC_LDRB_BOTH
 (0x3 << 18)

999 
	#AT91C_TC_AEEVT
 (0x3 << 20)

1000 
	#AT91C_TC_AEEVT_NONE
 (0x0 << 20)

1001 
	#AT91C_TC_AEEVT_SET
 (0x1 << 20)

1002 
	#AT91C_TC_AEEVT_CLEAR
 (0x2 << 20)

1003 
	#AT91C_TC_AEEVT_TOGGLE
 (0x3 << 20)

1004 
	#AT91C_TC_ASWTRG
 (0x3 << 22)

1005 
	#AT91C_TC_ASWTRG_NONE
 (0x0 << 22)

1006 
	#AT91C_TC_ASWTRG_SET
 (0x1 << 22)

1007 
	#AT91C_TC_ASWTRG_CLEAR
 (0x2 << 22)

1008 
	#AT91C_TC_ASWTRG_TOGGLE
 (0x3 << 22)

1009 
	#AT91C_TC_BCPB
 (0x3 << 24)

1010 
	#AT91C_TC_BCPB_NONE
 (0x0 << 24)

1011 
	#AT91C_TC_BCPB_SET
 (0x1 << 24)

1012 
	#AT91C_TC_BCPB_CLEAR
 (0x2 << 24)

1013 
	#AT91C_TC_BCPB_TOGGLE
 (0x3 << 24)

1014 
	#AT91C_TC_BCPC
 (0x3 << 26)

1015 
	#AT91C_TC_BCPC_NONE
 (0x0 << 26)

1016 
	#AT91C_TC_BCPC_SET
 (0x1 << 26)

1017 
	#AT91C_TC_BCPC_CLEAR
 (0x2 << 26)

1018 
	#AT91C_TC_BCPC_TOGGLE
 (0x3 << 26)

1019 
	#AT91C_TC_BEEVT
 (0x3 << 28)

1020 
	#AT91C_TC_BEEVT_NONE
 (0x0 << 28)

1021 
	#AT91C_TC_BEEVT_SET
 (0x1 << 28)

1022 
	#AT91C_TC_BEEVT_CLEAR
 (0x2 << 28)

1023 
	#AT91C_TC_BEEVT_TOGGLE
 (0x3 << 28)

1024 
	#AT91C_TC_BSWTRG
 (0x3 << 30)

1025 
	#AT91C_TC_BSWTRG_NONE
 (0x0 << 30)

1026 
	#AT91C_TC_BSWTRG_SET
 (0x1 << 30)

1027 
	#AT91C_TC_BSWTRG_CLEAR
 (0x2 << 30)

1028 
	#AT91C_TC_BSWTRG_TOGGLE
 (0x3 << 30)

1030 
	#AT91C_TC_COVFS
 (0x1 << 0)

1031 
	#AT91C_TC_LOVRS
 (0x1 << 1)

1032 
	#AT91C_TC_CPAS
 (0x1 << 2)

1033 
	#AT91C_TC_CPBS
 (0x1 << 3)

1034 
	#AT91C_TC_CPCS
 (0x1 << 4)

1035 
	#AT91C_TC_LDRAS
 (0x1 << 5)

1036 
	#AT91C_TC_LDRBS
 (0x1 << 6)

1037 
	#AT91C_TC_ETRGS
 (0x1 << 7)

1038 
	#AT91C_TC_CLKSTA
 (0x1 << 16)

1039 
	#AT91C_TC_MTIOA
 (0x1 << 17)

1040 
	#AT91C_TC_MTIOB
 (0x1 << 18)

1044 

	)

1049 
	#TCB_TC0
 ( 0)

1050 
	#TCB_TC1
 (64)

1051 
	#TCB_TC2
 (128)

1052 
	#TCB_BCR
 (192)

1053 
	#TCB_BMR
 (196)

1055 
	#AT91C_TCB_SYNC
 (0x1 << 0)

1057 
	#AT91C_TCB_TC0XC0S
 (0x3 << 0)

1058 
	#AT91C_TCB_TC0XC0S_TCLK0
 (0x0)

1059 
	#AT91C_TCB_TC0XC0S_NONE
 (0x1)

1060 
	#AT91C_TCB_TC0XC0S_TIOA1
 (0x2)

1061 
	#AT91C_TCB_TC0XC0S_TIOA2
 (0x3)

1062 
	#AT91C_TCB_TC1XC1S
 (0x3 << 2)

1063 
	#AT91C_TCB_TC1XC1S_TCLK1
 (0x0 << 2)

1064 
	#AT91C_TCB_TC1XC1S_NONE
 (0x1 << 2)

1065 
	#AT91C_TCB_TC1XC1S_TIOA0
 (0x2 << 2)

1066 
	#AT91C_TCB_TC1XC1S_TIOA2
 (0x3 << 2)

1067 
	#AT91C_TCB_TC2XC2S
 (0x3 << 4)

1068 
	#AT91C_TCB_TC2XC2S_TCLK2
 (0x0 << 4)

1069 
	#AT91C_TCB_TC2XC2S_NONE
 (0x1 << 4)

1070 
	#AT91C_TCB_TC2XC2S_TIOA0
 (0x2 << 4)

1071 
	#AT91C_TCB_TC2XC2S_TIOA1
 (0x3 << 4)

1072 

	)

1077 
	#CAN_MB_MMR
 ( 0)

1078 
	#CAN_MB_MAM
 ( 4)

1079 
	#CAN_MB_MID
 ( 8)

1080 
	#CAN_MB_MFID
 (12)

1081 
	#CAN_MB_MSR
 (16)

1082 
	#CAN_MB_MDL
 (20)

1083 
	#CAN_MB_MDH
 (24)

1084 
	#CAN_MB_MCR
 (28)

1086 
	#AT91C_CAN_MTIMEMARK
 (0xFFFF << 0)

1087 
	#AT91C_CAN_PRIOR
 (0xF << 16)

1088 
	#AT91C_CAN_MOT
 (0x7 << 24)

1089 
	#AT91C_CAN_MOT_DIS
 (0x0 << 24)

1090 
	#AT91C_CAN_MOT_RX
 (0x1 << 24)

1091 
	#AT91C_CAN_MOT_RXOVERWRITE
 (0x2 << 24)

1092 
	#AT91C_CAN_MOT_TX
 (0x3 << 24)

1093 
	#AT91C_CAN_MOT_CONSUMER
 (0x4 << 24)

1094 
	#AT91C_CAN_MOT_PRODUCER
 (0x5 << 24)

1096 
	#AT91C_CAN_MIDvB
 (0x3FFFF << 0)

1097 
	#AT91C_CAN_MIDvA
 (0x7FF << 18)

1098 
	#AT91C_CAN_MIDE
 (0x1 << 29)

1102 
	#AT91C_CAN_MTIMESTAMP
 (0xFFFF << 0)

1103 
	#AT91C_CAN_MDLC
 (0xF << 16)

1104 
	#AT91C_CAN_MRTR
 (0x1 << 20)

1105 
	#AT91C_CAN_MABT
 (0x1 << 22)

1106 
	#AT91C_CAN_MRDY
 (0x1 << 23)

1107 
	#AT91C_CAN_MMI
 (0x1 << 24)

1111 
	#AT91C_CAN_MACR
 (0x1 << 22)

1112 
	#AT91C_CAN_MTCR
 (0x1 << 23)

1113 

	)

1118 
	#CAN_MR
 ( 0)

1119 
	#CAN_IER
 ( 4)

1120 
	#CAN_IDR
 ( 8)

1121 
	#CAN_IMR
 (12)

1122 
	#CAN_SR
 (16)

1123 
	#CAN_BR
 (20)

1124 
	#CAN_TIM
 (24)

1125 
	#CAN_TIMESTP
 (28)

1126 
	#CAN_ECR
 (32)

1127 
	#CAN_TCR
 (36)

1128 
	#CAN_ACR
 (40)

1129 
	#CAN_VR
 (252)

1130 
	#CAN_MB0
 (512)

1131 
	#CAN_MB1
 (544)

1132 
	#CAN_MB2
 (576)

1133 
	#CAN_MB3
 (608)

1134 
	#CAN_MB4
 (640)

1135 
	#CAN_MB5
 (672)

1136 
	#CAN_MB6
 (704)

1137 
	#CAN_MB7
 (736)

1138 
	#CAN_MB8
 (768)

1139 
	#CAN_MB9
 (800)

1140 
	#CAN_MB10
 (832)

1141 
	#CAN_MB11
 (864)

1142 
	#CAN_MB12
 (896)

1143 
	#CAN_MB13
 (928)

1144 
	#CAN_MB14
 (960)

1145 
	#CAN_MB15
 (992)

1147 
	#AT91C_CAN_CANEN
 (0x1 << 0)

1148 
	#AT91C_CAN_LPM
 (0x1 << 1)

1149 
	#AT91C_CAN_ABM
 (0x1 << 2)

1150 
	#AT91C_CAN_OVL
 (0x1 << 3)

1151 
	#AT91C_CAN_TEOF
 (0x1 << 4)

1152 
	#AT91C_CAN_TTM
 (0x1 << 5)

1153 
	#AT91C_CAN_TIMFRZ
 (0x1 << 6)

1154 
	#AT91C_CAN_DRPT
 (0x1 << 7)

1156 
	#AT91C_CAN_MB0
 (0x1 << 0)

1157 
	#AT91C_CAN_MB1
 (0x1 << 1)

1158 
	#AT91C_CAN_MB2
 (0x1 << 2)

1159 
	#AT91C_CAN_MB3
 (0x1 << 3)

1160 
	#AT91C_CAN_MB4
 (0x1 << 4)

1161 
	#AT91C_CAN_MB5
 (0x1 << 5)

1162 
	#AT91C_CAN_MB6
 (0x1 << 6)

1163 
	#AT91C_CAN_MB7
 (0x1 << 7)

1164 
	#AT91C_CAN_MB8
 (0x1 << 8)

1165 
	#AT91C_CAN_MB9
 (0x1 << 9)

1166 
	#AT91C_CAN_MB10
 (0x1 << 10)

1167 
	#AT91C_CAN_MB11
 (0x1 << 11)

1168 
	#AT91C_CAN_MB12
 (0x1 << 12)

1169 
	#AT91C_CAN_MB13
 (0x1 << 13)

1170 
	#AT91C_CAN_MB14
 (0x1 << 14)

1171 
	#AT91C_CAN_MB15
 (0x1 << 15)

1172 
	#AT91C_CAN_ERRA
 (0x1 << 16)

1173 
	#AT91C_CAN_WARN
 (0x1 << 17)

1174 
	#AT91C_CAN_ERRP
 (0x1 << 18)

1175 
	#AT91C_CAN_BOFF
 (0x1 << 19)

1176 
	#AT91C_CAN_SLEEP
 (0x1 << 20)

1177 
	#AT91C_CAN_WAKEUP
 (0x1 << 21)

1178 
	#AT91C_CAN_TOVF
 (0x1 << 22)

1179 
	#AT91C_CAN_TSTP
 (0x1 << 23)

1180 
	#AT91C_CAN_CERR
 (0x1 << 24)

1181 
	#AT91C_CAN_SERR
 (0x1 << 25)

1182 
	#AT91C_CAN_AERR
 (0x1 << 26)

1183 
	#AT91C_CAN_FERR
 (0x1 << 27)

1184 
	#AT91C_CAN_BERR
 (0x1 << 28)

1188 
	#AT91C_CAN_RBSY
 (0x1 << 29)

1189 
	#AT91C_CAN_TBSY
 (0x1 << 30)

1190 
	#AT91C_CAN_OVLY
 (0x1 << 31)

1192 
	#AT91C_CAN_PHASE2
 (0x7 << 0)

1193 
	#AT91C_CAN_PHASE1
 (0x7 << 4)

1194 
	#AT91C_CAN_PROPAG
 (0x7 << 8)

1195 
	#AT91C_CAN_SYNC
 (0x3 << 12)

1196 
	#AT91C_CAN_BRP
 (0x7F << 16)

1197 
	#AT91C_CAN_SMP
 (0x1 << 24)

1199 
	#AT91C_CAN_TIMER
 (0xFFFF << 0)

1202 
	#AT91C_CAN_REC
 (0xFF << 0)

1203 
	#AT91C_CAN_TEC
 (0xFF << 16)

1205 
	#AT91C_CAN_TIMRST
 (0x1 << 31)

1207 

	)

1212 
	#EMAC_NCR
 ( 0)

1213 
	#EMAC_NCFGR
 ( 4)

1214 
	#EMAC_NSR
 ( 8)

1215 
	#EMAC_TSR
 (20)

1216 
	#EMAC_RBQP
 (24)

1217 
	#EMAC_TBQP
 (28)

1218 
	#EMAC_RSR
 (32)

1219 
	#EMAC_ISR
 (36)

1220 
	#EMAC_IER
 (40)

1221 
	#EMAC_IDR
 (44)

1222 
	#EMAC_IMR
 (48)

1223 
	#EMAC_MAN
 (52)

1224 
	#EMAC_PTR
 (56)

1225 
	#EMAC_PFR
 (60)

1226 
	#EMAC_FTO
 (64)

1227 
	#EMAC_SCF
 (68)

1228 
	#EMAC_MCF
 (72)

1229 
	#EMAC_FRO
 (76)

1230 
	#EMAC_FCSE
 (80)

1231 
	#EMAC_ALE
 (84)

1232 
	#EMAC_DTF
 (88)

1233 
	#EMAC_LCOL
 (92)

1234 
	#EMAC_ECOL
 (96)

1235 
	#EMAC_TUND
 (100)

1236 
	#EMAC_CSE
 (104)

1237 
	#EMAC_RRE
 (108)

1238 
	#EMAC_ROV
 (112)

1239 
	#EMAC_RSE
 (116)

1240 
	#EMAC_ELE
 (120)

1241 
	#EMAC_RJA
 (124)

1242 
	#EMAC_USF
 (128)

1243 
	#EMAC_STE
 (132)

1244 
	#EMAC_RLE
 (136)

1245 
	#EMAC_TPF
 (140)

1246 
	#EMAC_HRB
 (144)

1247 
	#EMAC_HRT
 (148)

1248 
	#EMAC_SA1L
 (152)

1249 
	#EMAC_SA1H
 (156)

1250 
	#EMAC_SA2L
 (160)

1251 
	#EMAC_SA2H
 (164)

1252 
	#EMAC_SA3L
 (168)

1253 
	#EMAC_SA3H
 (172)

1254 
	#EMAC_SA4L
 (176)

1255 
	#EMAC_SA4H
 (180)

1256 
	#EMAC_TID
 (184)

1257 
	#EMAC_TPQ
 (188)

1258 
	#EMAC_USRIO
 (192)

1259 
	#EMAC_WOL
 (196)

1260 
	#EMAC_REV
 (252)

1262 
	#AT91C_EMAC_LB
 (0x1 << 0)

1263 
	#AT91C_EMAC_LLB
 (0x1 << 1)

1264 
	#AT91C_EMAC_RE
 (0x1 << 2)

1265 
	#AT91C_EMAC_TE
 (0x1 << 3)

1266 
	#AT91C_EMAC_MPE
 (0x1 << 4)

1267 
	#AT91C_EMAC_CLRSTAT
 (0x1 << 5)

1268 
	#AT91C_EMAC_INCSTAT
 (0x1 << 6)

1269 
	#AT91C_EMAC_WESTAT
 (0x1 << 7)

1270 
	#AT91C_EMAC_BP
 (0x1 << 8)

1271 
	#AT91C_EMAC_TSTART
 (0x1 << 9)

1272 
	#AT91C_EMAC_THALT
 (0x1 << 10)

1273 
	#AT91C_EMAC_TPFR
 (0x1 << 11)

1274 
	#AT91C_EMAC_TZQ
 (0x1 << 12)

1276 
	#AT91C_EMAC_SPD
 (0x1 << 0)

1277 
	#AT91C_EMAC_FD
 (0x1 << 1)

1278 
	#AT91C_EMAC_JFRAME
 (0x1 << 3)

1279 
	#AT91C_EMAC_CAF
 (0x1 << 4)

1280 
	#AT91C_EMAC_NBC
 (0x1 << 5)

1281 
	#AT91C_EMAC_MTI
 (0x1 << 6)

1282 
	#AT91C_EMAC_UNI
 (0x1 << 7)

1283 
	#AT91C_EMAC_BIG
 (0x1 << 8)

1284 
	#AT91C_EMAC_EAE
 (0x1 << 9)

1285 
	#AT91C_EMAC_CLK
 (0x3 << 10)

1286 
	#AT91C_EMAC_CLK_HCLK_8
 (0x0 << 10)

1287 
	#AT91C_EMAC_CLK_HCLK_16
 (0x1 << 10)

1288 
	#AT91C_EMAC_CLK_HCLK_32
 (0x2 << 10)

1289 
	#AT91C_EMAC_CLK_HCLK_64
 (0x3 << 10)

1290 
	#AT91C_EMAC_RTY
 (0x1 << 12)

1291 
	#AT91C_EMAC_PAE
 (0x1 << 13)

1292 
	#AT91C_EMAC_RBOF
 (0x3 << 14)

1293 
	#AT91C_EMAC_RBOF_OFFSET_0
 (0x0 << 14)

1294 
	#AT91C_EMAC_RBOF_OFFSET_1
 (0x1 << 14)

1295 
	#AT91C_EMAC_RBOF_OFFSET_2
 (0x2 << 14)

1296 
	#AT91C_EMAC_RBOF_OFFSET_3
 (0x3 << 14)

1297 
	#AT91C_EMAC_RLCE
 (0x1 << 16)

1298 
	#AT91C_EMAC_DRFCS
 (0x1 << 17)

1299 
	#AT91C_EMAC_EFRHD
 (0x1 << 18)

1300 
	#AT91C_EMAC_IRXFCS
 (0x1 << 19)

1302 
	#AT91C_EMAC_LINKR
 (0x1 << 0)

1303 
	#AT91C_EMAC_MDIO
 (0x1 << 1)

1304 
	#AT91C_EMAC_IDLE
 (0x1 << 2)

1306 
	#AT91C_EMAC_UBR
 (0x1 << 0)

1307 
	#AT91C_EMAC_COL
 (0x1 << 1)

1308 
	#AT91C_EMAC_RLES
 (0x1 << 2)

1309 
	#AT91C_EMAC_TGO
 (0x1 << 3)

1310 
	#AT91C_EMAC_BEX
 (0x1 << 4)

1311 
	#AT91C_EMAC_COMP
 (0x1 << 5)

1312 
	#AT91C_EMAC_UND
 (0x1 << 6)

1314 
	#AT91C_EMAC_BNA
 (0x1 << 0)

1315 
	#AT91C_EMAC_REC
 (0x1 << 1)

1316 
	#AT91C_EMAC_OVR
 (0x1 << 2)

1318 
	#AT91C_EMAC_MFD
 (0x1 << 0)

1319 
	#AT91C_EMAC_RCOMP
 (0x1 << 1)

1320 
	#AT91C_EMAC_RXUBR
 (0x1 << 2)

1321 
	#AT91C_EMAC_TXUBR
 (0x1 << 3)

1322 
	#AT91C_EMAC_TUNDR
 (0x1 << 4)

1323 
	#AT91C_EMAC_RLEX
 (0x1 << 5)

1324 
	#AT91C_EMAC_TXERR
 (0x1 << 6)

1325 
	#AT91C_EMAC_TCOMP
 (0x1 << 7)

1326 
	#AT91C_EMAC_LINK
 (0x1 << 9)

1327 
	#AT91C_EMAC_ROVR
 (0x1 << 10)

1328 
	#AT91C_EMAC_HRESP
 (0x1 << 11)

1329 
	#AT91C_EMAC_PFRE
 (0x1 << 12)

1330 
	#AT91C_EMAC_PTZ
 (0x1 << 13)

1335 
	#AT91C_EMAC_DATA
 (0xFFFF << 0)

1336 
	#AT91C_EMAC_CODE
 (0x3 << 16)

1337 
	#AT91C_EMAC_REGA
 (0x1F << 18)

1338 
	#AT91C_EMAC_PHYA
 (0x1F << 23)

1339 
	#AT91C_EMAC_RW
 (0x3 << 28)

1340 
	#AT91C_EMAC_SOF
 (0x3 << 30)

1342 
	#AT91C_EMAC_RMII
 (0x1 << 0)

1344 
	#AT91C_EMAC_IP
 (0xFFFF << 0)

1345 
	#AT91C_EMAC_MAG
 (0x1 << 16)

1346 
	#AT91C_EMAC_ARP
 (0x1 << 17)

1347 
	#AT91C_EMAC_SA1
 (0x1 << 18)

1349 
	#AT91C_EMAC_REVREF
 (0xFFFF << 0)

1350 
	#AT91C_EMAC_PARTREF
 (0xFFFF << 16)

1351 

	)

1356 
	#ADC_CR
 ( 0)

1357 
	#ADC_MR
 ( 4)

1358 
	#ADC_CHER
 (16)

1359 
	#ADC_CHDR
 (20)

1360 
	#ADC_CHSR
 (24)

1361 
	#ADC_SR
 (28)

1362 
	#ADC_LCDR
 (32)

1363 
	#ADC_IER
 (36)

1364 
	#ADC_IDR
 (40)

1365 
	#ADC_IMR
 (44)

1366 
	#ADC_CDR0
 (48)

1367 
	#ADC_CDR1
 (52)

1368 
	#ADC_CDR2
 (56)

1369 
	#ADC_CDR3
 (60)

1370 
	#ADC_CDR4
 (64)

1371 
	#ADC_CDR5
 (68)

1372 
	#ADC_CDR6
 (72)

1373 
	#ADC_CDR7
 (76)

1374 
	#ADC_RPR
 (256)

1375 
	#ADC_RCR
 (260)

1376 
	#ADC_TPR
 (264)

1377 
	#ADC_TCR
 (268)

1378 
	#ADC_RNPR
 (272)

1379 
	#ADC_RNCR
 (276)

1380 
	#ADC_TNPR
 (280)

1381 
	#ADC_TNCR
 (284)

1382 
	#ADC_PTCR
 (288)

1383 
	#ADC_PTSR
 (292)

1385 
	#AT91C_ADC_SWRST
 (0x1 << 0)

1386 
	#AT91C_ADC_START
 (0x1 << 1)

1388 
	#AT91C_ADC_TRGEN
 (0x1 << 0)

1389 
	#AT91C_ADC_TRGEN_DIS
 (0x0)

1390 
	#AT91C_ADC_TRGEN_EN
 (0x1)

1391 
	#AT91C_ADC_TRGSEL
 (0x7 << 1)

1392 
	#AT91C_ADC_TRGSEL_TIOA0
 (0x0 << 1)

1393 
	#AT91C_ADC_TRGSEL_TIOA1
 (0x1 << 1)

1394 
	#AT91C_ADC_TRGSEL_TIOA2
 (0x2 << 1)

1395 
	#AT91C_ADC_TRGSEL_TIOA3
 (0x3 << 1)

1396 
	#AT91C_ADC_TRGSEL_TIOA4
 (0x4 << 1)

1397 
	#AT91C_ADC_TRGSEL_TIOA5
 (0x5 << 1)

1398 
	#AT91C_ADC_TRGSEL_EXT
 (0x6 << 1)

1399 
	#AT91C_ADC_LOWRES
 (0x1 << 4)

1400 
	#AT91C_ADC_LOWRES_10_BIT
 (0x0 << 4)

1401 
	#AT91C_ADC_LOWRES_8_BIT
 (0x1 << 4)

1402 
	#AT91C_ADC_SLEEP
 (0x1 << 5)

1403 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (0x0 << 5)

1404 
	#AT91C_ADC_SLEEP_MODE
 (0x1 << 5)

1405 
	#AT91C_ADC_PRESCAL
 (0x3F << 8)

1406 
	#AT91C_ADC_STARTUP
 (0x1F << 16)

1407 
	#AT91C_ADC_SHTIM
 (0xF << 24)

1409 
	#AT91C_ADC_CH0
 (0x1 << 0)

1410 
	#AT91C_ADC_CH1
 (0x1 << 1)

1411 
	#AT91C_ADC_CH2
 (0x1 << 2)

1412 
	#AT91C_ADC_CH3
 (0x1 << 3)

1413 
	#AT91C_ADC_CH4
 (0x1 << 4)

1414 
	#AT91C_ADC_CH5
 (0x1 << 5)

1415 
	#AT91C_ADC_CH6
 (0x1 << 6)

1416 
	#AT91C_ADC_CH7
 (0x1 << 7)

1420 
	#AT91C_ADC_EOC0
 (0x1 << 0)

1421 
	#AT91C_ADC_EOC1
 (0x1 << 1)

1422 
	#AT91C_ADC_EOC2
 (0x1 << 2)

1423 
	#AT91C_ADC_EOC3
 (0x1 << 3)

1424 
	#AT91C_ADC_EOC4
 (0x1 << 4)

1425 
	#AT91C_ADC_EOC5
 (0x1 << 5)

1426 
	#AT91C_ADC_EOC6
 (0x1 << 6)

1427 
	#AT91C_ADC_EOC7
 (0x1 << 7)

1428 
	#AT91C_ADC_OVRE0
 (0x1 << 8)

1429 
	#AT91C_ADC_OVRE1
 (0x1 << 9)

1430 
	#AT91C_ADC_OVRE2
 (0x1 << 10)

1431 
	#AT91C_ADC_OVRE3
 (0x1 << 11)

1432 
	#AT91C_ADC_OVRE4
 (0x1 << 12)

1433 
	#AT91C_ADC_OVRE5
 (0x1 << 13)

1434 
	#AT91C_ADC_OVRE6
 (0x1 << 14)

1435 
	#AT91C_ADC_OVRE7
 (0x1 << 15)

1436 
	#AT91C_ADC_DRDY
 (0x1 << 16)

1437 
	#AT91C_ADC_GOVRE
 (0x1 << 17)

1438 
	#AT91C_ADC_ENDRX
 (0x1 << 18)

1439 
	#AT91C_ADC_RXBUFF
 (0x1 << 19)

1441 
	#AT91C_ADC_LDATA
 (0x3FF << 0)

1446 
	#AT91C_ADC_DATA
 (0x3FF << 0)

1454 

	)

1459 
	#AES_CR
 ( 0)

1460 
	#AES_MR
 ( 4)

1461 
	#AES_IER
 (16)

1462 
	#AES_IDR
 (20)

1463 
	#AES_IMR
 (24)

1464 
	#AES_ISR
 (28)

1465 
	#AES_KEYWxR
 (32)

1466 
	#AES_IDATAxR
 (64)

1467 
	#AES_ODATAxR
 (80)

1468 
	#AES_IVxR
 (96)

1469 
	#AES_VR
 (252)

1470 
	#AES_RPR
 (256)

1471 
	#AES_RCR
 (260)

1472 
	#AES_TPR
 (264)

1473 
	#AES_TCR
 (268)

1474 
	#AES_RNPR
 (272)

1475 
	#AES_RNCR
 (276)

1476 
	#AES_TNPR
 (280)

1477 
	#AES_TNCR
 (284)

1478 
	#AES_PTCR
 (288)

1479 
	#AES_PTSR
 (292)

1481 
	#AT91C_AES_START
 (0x1 << 0)

1482 
	#AT91C_AES_SWRST
 (0x1 << 8)

1483 
	#AT91C_AES_LOADSEED
 (0x1 << 16)

1485 
	#AT91C_AES_CIPHER
 (0x1 << 0)

1486 
	#AT91C_AES_PROCDLY
 (0xF << 4)

1487 
	#AT91C_AES_SMOD
 (0x3 << 8)

1488 
	#AT91C_AES_SMOD_MANUAL
 (0x0 << 8)

1489 
	#AT91C_AES_SMOD_AUTO
 (0x1 << 8)

1490 
	#AT91C_AES_SMOD_PDC
 (0x2 << 8)

1491 
	#AT91C_AES_OPMOD
 (0x7 << 12)

1492 
	#AT91C_AES_OPMOD_ECB
 (0x0 << 12)

1493 
	#AT91C_AES_OPMOD_CBC
 (0x1 << 12)

1494 
	#AT91C_AES_OPMOD_OFB
 (0x2 << 12)

1495 
	#AT91C_AES_OPMOD_CFB
 (0x3 << 12)

1496 
	#AT91C_AES_OPMOD_CTR
 (0x4 << 12)

1497 
	#AT91C_AES_LOD
 (0x1 << 15)

1498 
	#AT91C_AES_CFBS
 (0x7 << 16)

1499 
	#AT91C_AES_CFBS_128_BIT
 (0x0 << 16)

1500 
	#AT91C_AES_CFBS_64_BIT
 (0x1 << 16)

1501 
	#AT91C_AES_CFBS_32_BIT
 (0x2 << 16)

1502 
	#AT91C_AES_CFBS_16_BIT
 (0x3 << 16)

1503 
	#AT91C_AES_CFBS_8_BIT
 (0x4 << 16)

1504 
	#AT91C_AES_CKEY
 (0xF << 20)

1505 
	#AT91C_AES_CTYPE
 (0x1F << 24)

1506 
	#AT91C_AES_CTYPE_TYPE1_EN
 (0x1 << 24)

1507 
	#AT91C_AES_CTYPE_TYPE2_EN
 (0x2 << 24)

1508 
	#AT91C_AES_CTYPE_TYPE3_EN
 (0x4 << 24)

1509 
	#AT91C_AES_CTYPE_TYPE4_EN
 (0x8 << 24)

1510 
	#AT91C_AES_CTYPE_TYPE5_EN
 (0x10 << 24)

1512 
	#AT91C_AES_DATRDY
 (0x1 << 0)

1513 
	#AT91C_AES_ENDRX
 (0x1 << 1)

1514 
	#AT91C_AES_ENDTX
 (0x1 << 2)

1515 
	#AT91C_AES_RXBUFF
 (0x1 << 3)

1516 
	#AT91C_AES_TXBUFE
 (0x1 << 4)

1517 
	#AT91C_AES_URAD
 (0x1 << 8)

1521 
	#AT91C_AES_URAT
 (0x7 << 12)

1522 
	#AT91C_AES_URAT_IN_DAT_WRITE_DATPROC
 (0x0 << 12)

1523 
	#AT91C_AES_URAT_OUT_DAT_READ_DATPROC
 (0x1 << 12)

1524 
	#AT91C_AES_URAT_MODEREG_WRITE_DATPROC
 (0x2 << 12)

1525 
	#AT91C_AES_URAT_OUT_DAT_READ_SUBKEY
 (0x3 << 12)

1526 
	#AT91C_AES_URAT_MODEREG_WRITE_SUBKEY
 (0x4 << 12)

1527 
	#AT91C_AES_URAT_WO_REG_READ
 (0x5 << 12)

1528 

	)

1533 
	#TDES_CR
 ( 0)

1534 
	#TDES_MR
 ( 4)

1535 
	#TDES_IER
 (16)

1536 
	#TDES_IDR
 (20)

1537 
	#TDES_IMR
 (24)

1538 
	#TDES_ISR
 (28)

1539 
	#TDES_KEY1WxR
 (32)

1540 
	#TDES_KEY2WxR
 (40)

1541 
	#TDES_KEY3WxR
 (48)

1542 
	#TDES_IDATAxR
 (64)

1543 
	#TDES_ODATAxR
 (80)

1544 
	#TDES_IVxR
 (96)

1545 
	#TDES_VR
 (252)

1546 
	#TDES_RPR
 (256)

1547 
	#TDES_RCR
 (260)

1548 
	#TDES_TPR
 (264)

1549 
	#TDES_TCR
 (268)

1550 
	#TDES_RNPR
 (272)

1551 
	#TDES_RNCR
 (276)

1552 
	#TDES_TNPR
 (280)

1553 
	#TDES_TNCR
 (284)

1554 
	#TDES_PTCR
 (288)

1555 
	#TDES_PTSR
 (292)

1557 
	#AT91C_TDES_START
 (0x1 << 0)

1558 
	#AT91C_TDES_SWRST
 (0x1 << 8)

1560 
	#AT91C_TDES_CIPHER
 (0x1 << 0)

1561 
	#AT91C_TDES_TDESMOD
 (0x1 << 1)

1562 
	#AT91C_TDES_KEYMOD
 (0x1 << 4)

1563 
	#AT91C_TDES_SMOD
 (0x3 << 8)

1564 
	#AT91C_TDES_SMOD_MANUAL
 (0x0 << 8)

1565 
	#AT91C_TDES_SMOD_AUTO
 (0x1 << 8)

1566 
	#AT91C_TDES_SMOD_PDC
 (0x2 << 8)

1567 
	#AT91C_TDES_OPMOD
 (0x3 << 12)

1568 
	#AT91C_TDES_OPMOD_ECB
 (0x0 << 12)

1569 
	#AT91C_TDES_OPMOD_CBC
 (0x1 << 12)

1570 
	#AT91C_TDES_OPMOD_OFB
 (0x2 << 12)

1571 
	#AT91C_TDES_OPMOD_CFB
 (0x3 << 12)

1572 
	#AT91C_TDES_LOD
 (0x1 << 15)

1573 
	#AT91C_TDES_CFBS
 (0x3 << 16)

1574 
	#AT91C_TDES_CFBS_64_BIT
 (0x0 << 16)

1575 
	#AT91C_TDES_CFBS_32_BIT
 (0x1 << 16)

1576 
	#AT91C_TDES_CFBS_16_BIT
 (0x2 << 16)

1577 
	#AT91C_TDES_CFBS_8_BIT
 (0x3 << 16)

1579 
	#AT91C_TDES_DATRDY
 (0x1 << 0)

1580 
	#AT91C_TDES_ENDRX
 (0x1 << 1)

1581 
	#AT91C_TDES_ENDTX
 (0x1 << 2)

1582 
	#AT91C_TDES_RXBUFF
 (0x1 << 3)

1583 
	#AT91C_TDES_TXBUFE
 (0x1 << 4)

1584 
	#AT91C_TDES_URAD
 (0x1 << 8)

1588 
	#AT91C_TDES_URAT
 (0x3 << 12)

1589 
	#AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC
 (0x0 << 12)

1590 
	#AT91C_TDES_URAT_OUT_DAT_READ_DATPROC
 (0x1 << 12)

1591 
	#AT91C_TDES_URAT_MODEREG_WRITE_DATPROC
 (0x2 << 12)

1592 
	#AT91C_TDES_URAT_WO_REG_READ
 (0x3 << 12)

1593 

	)

1599 
	#AT91C_AIC_IVR
 (0xFFFFF100)

1600 
	#AT91C_AIC_SMR
 (0xFFFFF000)

1601 
	#AT91C_AIC_FVR
 (0xFFFFF104)

1602 
	#AT91C_AIC_DCR
 (0xFFFFF138)

1603 
	#AT91C_AIC_EOICR
 (0xFFFFF130)

1604 
	#AT91C_AIC_SVR
 (0xFFFFF080)

1605 
	#AT91C_AIC_FFSR
 (0xFFFFF148)

1606 
	#AT91C_AIC_ICCR
 (0xFFFFF128)

1607 
	#AT91C_AIC_ISR
 (0xFFFFF108)

1608 
	#AT91C_AIC_IMR
 (0xFFFFF110)

1609 
	#AT91C_AIC_IPR
 (0xFFFFF10C)

1610 
	#AT91C_AIC_FFER
 (0xFFFFF140)

1611 
	#AT91C_AIC_IECR
 (0xFFFFF120)

1612 
	#AT91C_AIC_ISCR
 (0xFFFFF12C)

1613 
	#AT91C_AIC_FFDR
 (0xFFFFF144)

1614 
	#AT91C_AIC_CISR
 (0xFFFFF114)

1615 
	#AT91C_AIC_IDCR
 (0xFFFFF124)

1616 
	#AT91C_AIC_SPU
 (0xFFFFF134)

1618 
	#AT91C_DBGU_TCR
 (0xFFFFF30C)

1619 
	#AT91C_DBGU_RNPR
 (0xFFFFF310)

1620 
	#AT91C_DBGU_TNPR
 (0xFFFFF318)

1621 
	#AT91C_DBGU_TPR
 (0xFFFFF308)

1622 
	#AT91C_DBGU_RPR
 (0xFFFFF300)

1623 
	#AT91C_DBGU_RCR
 (0xFFFFF304)

1624 
	#AT91C_DBGU_RNCR
 (0xFFFFF314)

1625 
	#AT91C_DBGU_PTCR
 (0xFFFFF320)

1626 
	#AT91C_DBGU_PTSR
 (0xFFFFF324)

1627 
	#AT91C_DBGU_TNCR
 (0xFFFFF31C)

1629 
	#AT91C_DBGU_EXID
 (0xFFFFF244)

1630 
	#AT91C_DBGU_BRGR
 (0xFFFFF220)

1631 
	#AT91C_DBGU_IDR
 (0xFFFFF20C)

1632 
	#AT91C_DBGU_CSR
 (0xFFFFF214)

1633 
	#AT91C_DBGU_CIDR
 (0xFFFFF240)

1634 
	#AT91C_DBGU_MR
 (0xFFFFF204)

1635 
	#AT91C_DBGU_IMR
 (0xFFFFF210)

1636 
	#AT91C_DBGU_CR
 (0xFFFFF200)

1637 
	#AT91C_DBGU_FNTR
 (0xFFFFF248)

1638 
	#AT91C_DBGU_THR
 (0xFFFFF21C)

1639 
	#AT91C_DBGU_RHR
 (0xFFFFF218)

1640 
	#AT91C_DBGU_IER
 (0xFFFFF208)

1642 
	#AT91C_PIOA_ODR
 (0xFFFFF414)

1643 
	#AT91C_PIOA_SODR
 (0xFFFFF430)

1644 
	#AT91C_PIOA_ISR
 (0xFFFFF44C)

1645 
	#AT91C_PIOA_ABSR
 (0xFFFFF478)

1646 
	#AT91C_PIOA_IER
 (0xFFFFF440)

1647 
	#AT91C_PIOA_PPUDR
 (0xFFFFF460)

1648 
	#AT91C_PIOA_IMR
 (0xFFFFF448)

1649 
	#AT91C_PIOA_PER
 (0xFFFFF400)

1650 
	#AT91C_PIOA_IFDR
 (0xFFFFF424)

1651 
	#AT91C_PIOA_OWDR
 (0xFFFFF4A4)

1652 
	#AT91C_PIOA_MDSR
 (0xFFFFF458)

1653 
	#AT91C_PIOA_IDR
 (0xFFFFF444)

1654 
	#AT91C_PIOA_ODSR
 (0xFFFFF438)

1655 
	#AT91C_PIOA_PPUSR
 (0xFFFFF468)

1656 
	#AT91C_PIOA_OWSR
 (0xFFFFF4A8)

1657 
	#AT91C_PIOA_BSR
 (0xFFFFF474)

1658 
	#AT91C_PIOA_OWER
 (0xFFFFF4A0)

1659 
	#AT91C_PIOA_IFER
 (0xFFFFF420)

1660 
	#AT91C_PIOA_PDSR
 (0xFFFFF43C)

1661 
	#AT91C_PIOA_PPUER
 (0xFFFFF464)

1662 
	#AT91C_PIOA_OSR
 (0xFFFFF418)

1663 
	#AT91C_PIOA_ASR
 (0xFFFFF470)

1664 
	#AT91C_PIOA_MDDR
 (0xFFFFF454)

1665 
	#AT91C_PIOA_CODR
 (0xFFFFF434)

1666 
	#AT91C_PIOA_MDER
 (0xFFFFF450)

1667 
	#AT91C_PIOA_PDR
 (0xFFFFF404)

1668 
	#AT91C_PIOA_IFSR
 (0xFFFFF428)

1669 
	#AT91C_PIOA_OER
 (0xFFFFF410)

1670 
	#AT91C_PIOA_PSR
 (0xFFFFF408)

1672 
	#AT91C_PIOB_OWDR
 (0xFFFFF6A4)

1673 
	#AT91C_PIOB_MDER
 (0xFFFFF650)

1674 
	#AT91C_PIOB_PPUSR
 (0xFFFFF668)

1675 
	#AT91C_PIOB_IMR
 (0xFFFFF648)

1676 
	#AT91C_PIOB_ASR
 (0xFFFFF670)

1677 
	#AT91C_PIOB_PPUDR
 (0xFFFFF660)

1678 
	#AT91C_PIOB_PSR
 (0xFFFFF608)

1679 
	#AT91C_PIOB_IER
 (0xFFFFF640)

1680 
	#AT91C_PIOB_CODR
 (0xFFFFF634)

1681 
	#AT91C_PIOB_OWER
 (0xFFFFF6A0)

1682 
	#AT91C_PIOB_ABSR
 (0xFFFFF678)

1683 
	#AT91C_PIOB_IFDR
 (0xFFFFF624)

1684 
	#AT91C_PIOB_PDSR
 (0xFFFFF63C)

1685 
	#AT91C_PIOB_IDR
 (0xFFFFF644)

1686 
	#AT91C_PIOB_OWSR
 (0xFFFFF6A8)

1687 
	#AT91C_PIOB_PDR
 (0xFFFFF604)

1688 
	#AT91C_PIOB_ODR
 (0xFFFFF614)

1689 
	#AT91C_PIOB_IFSR
 (0xFFFFF628)

1690 
	#AT91C_PIOB_PPUER
 (0xFFFFF664)

1691 
	#AT91C_PIOB_SODR
 (0xFFFFF630)

1692 
	#AT91C_PIOB_ISR
 (0xFFFFF64C)

1693 
	#AT91C_PIOB_ODSR
 (0xFFFFF638)

1694 
	#AT91C_PIOB_OSR
 (0xFFFFF618)

1695 
	#AT91C_PIOB_MDSR
 (0xFFFFF658)

1696 
	#AT91C_PIOB_IFER
 (0xFFFFF620)

1697 
	#AT91C_PIOB_BSR
 (0xFFFFF674)

1698 
	#AT91C_PIOB_MDDR
 (0xFFFFF654)

1699 
	#AT91C_PIOB_OER
 (0xFFFFF610)

1700 
	#AT91C_PIOB_PER
 (0xFFFFF600)

1702 
	#AT91C_CKGR_MOR
 (0xFFFFFC20)

1703 
	#AT91C_CKGR_PLLR
 (0xFFFFFC2C)

1704 
	#AT91C_CKGR_MCFR
 (0xFFFFFC24)

1706 
	#AT91C_PMC_IDR
 (0xFFFFFC64)

1707 
	#AT91C_PMC_MOR
 (0xFFFFFC20)

1708 
	#AT91C_PMC_PLLR
 (0xFFFFFC2C)

1709 
	#AT91C_PMC_PCER
 (0xFFFFFC10)

1710 
	#AT91C_PMC_PCKR
 (0xFFFFFC40)

1711 
	#AT91C_PMC_MCKR
 (0xFFFFFC30)

1712 
	#AT91C_PMC_SCDR
 (0xFFFFFC04)

1713 
	#AT91C_PMC_PCDR
 (0xFFFFFC14)

1714 
	#AT91C_PMC_SCSR
 (0xFFFFFC08)

1715 
	#AT91C_PMC_PCSR
 (0xFFFFFC18)

1716 
	#AT91C_PMC_MCFR
 (0xFFFFFC24)

1717 
	#AT91C_PMC_SCER
 (0xFFFFFC00)

1718 
	#AT91C_PMC_IMR
 (0xFFFFFC6C)

1719 
	#AT91C_PMC_IER
 (0xFFFFFC60)

1720 
	#AT91C_PMC_SR
 (0xFFFFFC68)

1722 
	#AT91C_RSTC_RCR
 (0xFFFFFD00)

1723 
	#AT91C_RSTC_RMR
 (0xFFFFFD08)

1724 
	#AT91C_RSTC_RSR
 (0xFFFFFD04)

1726 
	#AT91C_RTTC_RTSR
 (0xFFFFFD2C)

1727 
	#AT91C_RTTC_RTMR
 (0xFFFFFD20)

1728 
	#AT91C_RTTC_RTVR
 (0xFFFFFD28)

1729 
	#AT91C_RTTC_RTAR
 (0xFFFFFD24)

1731 
	#AT91C_PITC_PIVR
 (0xFFFFFD38)

1732 
	#AT91C_PITC_PISR
 (0xFFFFFD34)

1733 
	#AT91C_PITC_PIIR
 (0xFFFFFD3C)

1734 
	#AT91C_PITC_PIMR
 (0xFFFFFD30)

1736 
	#AT91C_WDTC_WDCR
 (0xFFFFFD40)

1737 
	#AT91C_WDTC_WDSR
 (0xFFFFFD48)

1738 
	#AT91C_WDTC_WDMR
 (0xFFFFFD44)

1740 
	#AT91C_VREG_MR
 (0xFFFFFD60)

1742 
	#AT91C_MC_ASR
 (0xFFFFFF04)

1743 
	#AT91C_MC_RCR
 (0xFFFFFF00)

1744 
	#AT91C_MC_FCR
 (0xFFFFFF64)

1745 
	#AT91C_MC_AASR
 (0xFFFFFF08)

1746 
	#AT91C_MC_FSR
 (0xFFFFFF68)

1747 
	#AT91C_MC_FMR
 (0xFFFFFF60)

1749 
	#AT91C_SPI1_PTCR
 (0xFFFE4120)

1750 
	#AT91C_SPI1_RPR
 (0xFFFE4100)

1751 
	#AT91C_SPI1_TNCR
 (0xFFFE411C)

1752 
	#AT91C_SPI1_TPR
 (0xFFFE4108)

1753 
	#AT91C_SPI1_TNPR
 (0xFFFE4118)

1754 
	#AT91C_SPI1_TCR
 (0xFFFE410C)

1755 
	#AT91C_SPI1_RCR
 (0xFFFE4104)

1756 
	#AT91C_SPI1_RNPR
 (0xFFFE4110)

1757 
	#AT91C_SPI1_RNCR
 (0xFFFE4114)

1758 
	#AT91C_SPI1_PTSR
 (0xFFFE4124)

1760 
	#AT91C_SPI1_IMR
 (0xFFFE401C)

1761 
	#AT91C_SPI1_IER
 (0xFFFE4014)

1762 
	#AT91C_SPI1_MR
 (0xFFFE4004)

1763 
	#AT91C_SPI1_RDR
 (0xFFFE4008)

1764 
	#AT91C_SPI1_IDR
 (0xFFFE4018)

1765 
	#AT91C_SPI1_SR
 (0xFFFE4010)

1766 
	#AT91C_SPI1_TDR
 (0xFFFE400C)

1767 
	#AT91C_SPI1_CR
 (0xFFFE4000)

1768 
	#AT91C_SPI1_CSR
 (0xFFFE4030)

1770 
	#AT91C_SPI0_PTCR
 (0xFFFE0120)

1771 
	#AT91C_SPI0_TPR
 (0xFFFE0108)

1772 
	#AT91C_SPI0_TCR
 (0xFFFE010C)

1773 
	#AT91C_SPI0_RCR
 (0xFFFE0104)

1774 
	#AT91C_SPI0_PTSR
 (0xFFFE0124)

1775 
	#AT91C_SPI0_RNPR
 (0xFFFE0110)

1776 
	#AT91C_SPI0_RPR
 (0xFFFE0100)

1777 
	#AT91C_SPI0_TNCR
 (0xFFFE011C)

1778 
	#AT91C_SPI0_RNCR
 (0xFFFE0114)

1779 
	#AT91C_SPI0_TNPR
 (0xFFFE0118)

1781 
	#AT91C_SPI0_IER
 (0xFFFE0014)

1782 
	#AT91C_SPI0_SR
 (0xFFFE0010)

1783 
	#AT91C_SPI0_IDR
 (0xFFFE0018)

1784 
	#AT91C_SPI0_CR
 (0xFFFE0000)

1785 
	#AT91C_SPI0_MR
 (0xFFFE0004)

1786 
	#AT91C_SPI0_IMR
 (0xFFFE001C)

1787 
	#AT91C_SPI0_TDR
 (0xFFFE000C)

1788 
	#AT91C_SPI0_RDR
 (0xFFFE0008)

1789 
	#AT91C_SPI0_CSR
 (0xFFFE0030)

1791 
	#AT91C_US1_RNCR
 (0xFFFC4114)

1792 
	#AT91C_US1_PTCR
 (0xFFFC4120)

1793 
	#AT91C_US1_TCR
 (0xFFFC410C)

1794 
	#AT91C_US1_PTSR
 (0xFFFC4124)

1795 
	#AT91C_US1_TNPR
 (0xFFFC4118)

1796 
	#AT91C_US1_RCR
 (0xFFFC4104)

1797 
	#AT91C_US1_RNPR
 (0xFFFC4110)

1798 
	#AT91C_US1_RPR
 (0xFFFC4100)

1799 
	#AT91C_US1_TNCR
 (0xFFFC411C)

1800 
	#AT91C_US1_TPR
 (0xFFFC4108)

1802 
	#AT91C_US1_IF
 (0xFFFC404C)

1803 
	#AT91C_US1_NER
 (0xFFFC4044)

1804 
	#AT91C_US1_RTOR
 (0xFFFC4024)

1805 
	#AT91C_US1_CSR
 (0xFFFC4014)

1806 
	#AT91C_US1_IDR
 (0xFFFC400C)

1807 
	#AT91C_US1_IER
 (0xFFFC4008)

1808 
	#AT91C_US1_THR
 (0xFFFC401C)

1809 
	#AT91C_US1_TTGR
 (0xFFFC4028)

1810 
	#AT91C_US1_RHR
 (0xFFFC4018)

1811 
	#AT91C_US1_BRGR
 (0xFFFC4020)

1812 
	#AT91C_US1_IMR
 (0xFFFC4010)

1813 
	#AT91C_US1_FIDI
 (0xFFFC4040)

1814 
	#AT91C_US1_CR
 (0xFFFC4000)

1815 
	#AT91C_US1_MR
 (0xFFFC4004)

1817 
	#AT91C_US0_TNPR
 (0xFFFC0118)

1818 
	#AT91C_US0_RNPR
 (0xFFFC0110)

1819 
	#AT91C_US0_TCR
 (0xFFFC010C)

1820 
	#AT91C_US0_PTCR
 (0xFFFC0120)

1821 
	#AT91C_US0_PTSR
 (0xFFFC0124)

1822 
	#AT91C_US0_TNCR
 (0xFFFC011C)

1823 
	#AT91C_US0_TPR
 (0xFFFC0108)

1824 
	#AT91C_US0_RCR
 (0xFFFC0104)

1825 
	#AT91C_US0_RPR
 (0xFFFC0100)

1826 
	#AT91C_US0_RNCR
 (0xFFFC0114)

1828 
	#AT91C_US0_BRGR
 (0xFFFC0020)

1829 
	#AT91C_US0_NER
 (0xFFFC0044)

1830 
	#AT91C_US0_CR
 (0xFFFC0000)

1831 
	#AT91C_US0_IMR
 (0xFFFC0010)

1832 
	#AT91C_US0_FIDI
 (0xFFFC0040)

1833 
	#AT91C_US0_TTGR
 (0xFFFC0028)

1834 
	#AT91C_US0_MR
 (0xFFFC0004)

1835 
	#AT91C_US0_RTOR
 (0xFFFC0024)

1836 
	#AT91C_US0_CSR
 (0xFFFC0014)

1837 
	#AT91C_US0_RHR
 (0xFFFC0018)

1838 
	#AT91C_US0_IDR
 (0xFFFC000C)

1839 
	#AT91C_US0_THR
 (0xFFFC001C)

1840 
	#AT91C_US0_IF
 (0xFFFC004C)

1841 
	#AT91C_US0_IER
 (0xFFFC0008)

1843 
	#AT91C_SSC_TNCR
 (0xFFFD411C)

1844 
	#AT91C_SSC_RPR
 (0xFFFD4100)

1845 
	#AT91C_SSC_RNCR
 (0xFFFD4114)

1846 
	#AT91C_SSC_TPR
 (0xFFFD4108)

1847 
	#AT91C_SSC_PTCR
 (0xFFFD4120)

1848 
	#AT91C_SSC_TCR
 (0xFFFD410C)

1849 
	#AT91C_SSC_RCR
 (0xFFFD4104)

1850 
	#AT91C_SSC_RNPR
 (0xFFFD4110)

1851 
	#AT91C_SSC_TNPR
 (0xFFFD4118)

1852 
	#AT91C_SSC_PTSR
 (0xFFFD4124)

1854 
	#AT91C_SSC_RHR
 (0xFFFD4020)

1855 
	#AT91C_SSC_RSHR
 (0xFFFD4030)

1856 
	#AT91C_SSC_TFMR
 (0xFFFD401C)

1857 
	#AT91C_SSC_IDR
 (0xFFFD4048)

1858 
	#AT91C_SSC_THR
 (0xFFFD4024)

1859 
	#AT91C_SSC_RCMR
 (0xFFFD4010)

1860 
	#AT91C_SSC_IER
 (0xFFFD4044)

1861 
	#AT91C_SSC_TSHR
 (0xFFFD4034)

1862 
	#AT91C_SSC_SR
 (0xFFFD4040)

1863 
	#AT91C_SSC_CMR
 (0xFFFD4004)

1864 
	#AT91C_SSC_TCMR
 (0xFFFD4018)

1865 
	#AT91C_SSC_CR
 (0xFFFD4000)

1866 
	#AT91C_SSC_IMR
 (0xFFFD404C)

1867 
	#AT91C_SSC_RFMR
 (0xFFFD4014)

1869 
	#AT91C_TWI_IER
 (0xFFFB8024)

1870 
	#AT91C_TWI_CR
 (0xFFFB8000)

1871 
	#AT91C_TWI_SR
 (0xFFFB8020)

1872 
	#AT91C_TWI_IMR
 (0xFFFB802C)

1873 
	#AT91C_TWI_THR
 (0xFFFB8034)

1874 
	#AT91C_TWI_IDR
 (0xFFFB8028)

1875 
	#AT91C_TWI_IADR
 (0xFFFB800C)

1876 
	#AT91C_TWI_MMR
 (0xFFFB8004)

1877 
	#AT91C_TWI_CWGR
 (0xFFFB8010)

1878 
	#AT91C_TWI_RHR
 (0xFFFB8030)

1880 
	#AT91C_PWMC_CH3_CUPDR
 (0xFFFCC270)

1881 
	#AT91C_PWMC_CH3_Re£rved
 (0xFFFCC274)

1882 
	#AT91C_PWMC_CH3_CPRDR
 (0xFFFCC268)

1883 
	#AT91C_PWMC_CH3_CDTYR
 (0xFFFCC264)

1884 
	#AT91C_PWMC_CH3_CCNTR
 (0xFFFCC26C)

1885 
	#AT91C_PWMC_CH3_CMR
 (0xFFFCC260)

1887 
	#AT91C_PWMC_CH2_Re£rved
 (0xFFFCC254)

1888 
	#AT91C_PWMC_CH2_CMR
 (0xFFFCC240)

1889 
	#AT91C_PWMC_CH2_CCNTR
 (0xFFFCC24C)

1890 
	#AT91C_PWMC_CH2_CPRDR
 (0xFFFCC248)

1891 
	#AT91C_PWMC_CH2_CUPDR
 (0xFFFCC250)

1892 
	#AT91C_PWMC_CH2_CDTYR
 (0xFFFCC244)

1894 
	#AT91C_PWMC_CH1_Re£rved
 (0xFFFCC234)

1895 
	#AT91C_PWMC_CH1_CUPDR
 (0xFFFCC230)

1896 
	#AT91C_PWMC_CH1_CPRDR
 (0xFFFCC228)

1897 
	#AT91C_PWMC_CH1_CCNTR
 (0xFFFCC22C)

1898 
	#AT91C_PWMC_CH1_CDTYR
 (0xFFFCC224)

1899 
	#AT91C_PWMC_CH1_CMR
 (0xFFFCC220)

1901 
	#AT91C_PWMC_CH0_Re£rved
 (0xFFFCC214)

1902 
	#AT91C_PWMC_CH0_CPRDR
 (0xFFFCC208)

1903 
	#AT91C_PWMC_CH0_CDTYR
 (0xFFFCC204)

1904 
	#AT91C_PWMC_CH0_CMR
 (0xFFFCC200)

1905 
	#AT91C_PWMC_CH0_CUPDR
 (0xFFFCC210)

1906 
	#AT91C_PWMC_CH0_CCNTR
 (0xFFFCC20C)

1908 
	#AT91C_PWMC_IDR
 (0xFFFCC014)

1909 
	#AT91C_PWMC_DIS
 (0xFFFCC008)

1910 
	#AT91C_PWMC_IER
 (0xFFFCC010)

1911 
	#AT91C_PWMC_VR
 (0xFFFCC0FC)

1912 
	#AT91C_PWMC_ISR
 (0xFFFCC01C)

1913 
	#AT91C_PWMC_SR
 (0xFFFCC00C)

1914 
	#AT91C_PWMC_IMR
 (0xFFFCC018)

1915 
	#AT91C_PWMC_MR
 (0xFFFCC000)

1916 
	#AT91C_PWMC_ENA
 (0xFFFCC004)

1918 
	#AT91C_UDP_IMR
 (0xFFFB0018)

1919 
	#AT91C_UDP_FADDR
 (0xFFFB0008)

1920 
	#AT91C_UDP_NUM
 (0xFFFB0000)

1921 
	#AT91C_UDP_FDR
 (0xFFFB0050)

1922 
	#AT91C_UDP_ISR
 (0xFFFB001C)

1923 
	#AT91C_UDP_CSR
 (0xFFFB0030)

1924 
	#AT91C_UDP_IDR
 (0xFFFB0014)

1925 
	#AT91C_UDP_ICR
 (0xFFFB0020)

1926 
	#AT91C_UDP_RSTEP
 (0xFFFB0028)

1927 
	#AT91C_UDP_TXVC
 (0xFFFB0074)

1928 
	#AT91C_UDP_GLBSTATE
 (0xFFFB0004)

1929 
	#AT91C_UDP_IER
 (0xFFFB0010)

1931 
	#AT91C_TC0_SR
 (0xFFFA0020)

1932 
	#AT91C_TC0_RC
 (0xFFFA001C)

1933 
	#AT91C_TC0_RB
 (0xFFFA0018)

1934 
	#AT91C_TC0_CCR
 (0xFFFA0000)

1935 
	#AT91C_TC0_CMR
 (0xFFFA0004)

1936 
	#AT91C_TC0_IER
 (0xFFFA0024)

1937 
	#AT91C_TC0_RA
 (0xFFFA0014)

1938 
	#AT91C_TC0_IDR
 (0xFFFA0028)

1939 
	#AT91C_TC0_CV
 (0xFFFA0010)

1940 
	#AT91C_TC0_IMR
 (0xFFFA002C)

1942 
	#AT91C_TC1_RB
 (0xFFFA0058)

1943 
	#AT91C_TC1_CCR
 (0xFFFA0040)

1944 
	#AT91C_TC1_IER
 (0xFFFA0064)

1945 
	#AT91C_TC1_IDR
 (0xFFFA0068)

1946 
	#AT91C_TC1_SR
 (0xFFFA0060)

1947 
	#AT91C_TC1_CMR
 (0xFFFA0044)

1948 
	#AT91C_TC1_RA
 (0xFFFA0054)

1949 
	#AT91C_TC1_RC
 (0xFFFA005C)

1950 
	#AT91C_TC1_IMR
 (0xFFFA006C)

1951 
	#AT91C_TC1_CV
 (0xFFFA0050)

1953 
	#AT91C_TC2_CMR
 (0xFFFA0084)

1954 
	#AT91C_TC2_CCR
 (0xFFFA0080)

1955 
	#AT91C_TC2_CV
 (0xFFFA0090)

1956 
	#AT91C_TC2_RA
 (0xFFFA0094)

1957 
	#AT91C_TC2_RB
 (0xFFFA0098)

1958 
	#AT91C_TC2_IDR
 (0xFFFA00A8)

1959 
	#AT91C_TC2_IMR
 (0xFFFA00AC)

1960 
	#AT91C_TC2_RC
 (0xFFFA009C)

1961 
	#AT91C_TC2_IER
 (0xFFFA00A4)

1962 
	#AT91C_TC2_SR
 (0xFFFA00A0)

1964 
	#AT91C_TCB_BMR
 (0xFFFA00C4)

1965 
	#AT91C_TCB_BCR
 (0xFFFA00C0)

1967 
	#AT91C_CAN_MB0_MDL
 (0xFFFD0214)

1968 
	#AT91C_CAN_MB0_MAM
 (0xFFFD0204)

1969 
	#AT91C_CAN_MB0_MCR
 (0xFFFD021C)

1970 
	#AT91C_CAN_MB0_MID
 (0xFFFD0208)

1971 
	#AT91C_CAN_MB0_MSR
 (0xFFFD0210)

1972 
	#AT91C_CAN_MB0_MFID
 (0xFFFD020C)

1973 
	#AT91C_CAN_MB0_MDH
 (0xFFFD0218)

1974 
	#AT91C_CAN_MB0_MMR
 (0xFFFD0200)

1976 
	#AT91C_CAN_MB1_MDL
 (0xFFFD0234)

1977 
	#AT91C_CAN_MB1_MID
 (0xFFFD0228)

1978 
	#AT91C_CAN_MB1_MMR
 (0xFFFD0220)

1979 
	#AT91C_CAN_MB1_MSR
 (0xFFFD0230)

1980 
	#AT91C_CAN_MB1_MAM
 (0xFFFD0224)

1981 
	#AT91C_CAN_MB1_MDH
 (0xFFFD0238)

1982 
	#AT91C_CAN_MB1_MCR
 (0xFFFD023C)

1983 
	#AT91C_CAN_MB1_MFID
 (0xFFFD022C)

1985 
	#AT91C_CAN_MB2_MCR
 (0xFFFD025C)

1986 
	#AT91C_CAN_MB2_MDH
 (0xFFFD0258)

1987 
	#AT91C_CAN_MB2_MID
 (0xFFFD0248)

1988 
	#AT91C_CAN_MB2_MDL
 (0xFFFD0254)

1989 
	#AT91C_CAN_MB2_MMR
 (0xFFFD0240)

1990 
	#AT91C_CAN_MB2_MAM
 (0xFFFD0244)

1991 
	#AT91C_CAN_MB2_MFID
 (0xFFFD024C)

1992 
	#AT91C_CAN_MB2_MSR
 (0xFFFD0250)

1994 
	#AT91C_CAN_MB3_MFID
 (0xFFFD026C)

1995 
	#AT91C_CAN_MB3_MAM
 (0xFFFD0264)

1996 
	#AT91C_CAN_MB3_MID
 (0xFFFD0268)

1997 
	#AT91C_CAN_MB3_MCR
 (0xFFFD027C)

1998 
	#AT91C_CAN_MB3_MMR
 (0xFFFD0260)

1999 
	#AT91C_CAN_MB3_MSR
 (0xFFFD0270)

2000 
	#AT91C_CAN_MB3_MDL
 (0xFFFD0274)

2001 
	#AT91C_CAN_MB3_MDH
 (0xFFFD0278)

2003 
	#AT91C_CAN_MB4_MID
 (0xFFFD0288)

2004 
	#AT91C_CAN_MB4_MMR
 (0xFFFD0280)

2005 
	#AT91C_CAN_MB4_MDH
 (0xFFFD0298)

2006 
	#AT91C_CAN_MB4_MFID
 (0xFFFD028C)

2007 
	#AT91C_CAN_MB4_MSR
 (0xFFFD0290)

2008 
	#AT91C_CAN_MB4_MCR
 (0xFFFD029C)

2009 
	#AT91C_CAN_MB4_MDL
 (0xFFFD0294)

2010 
	#AT91C_CAN_MB4_MAM
 (0xFFFD0284)

2012 
	#AT91C_CAN_MB5_MSR
 (0xFFFD02B0)

2013 
	#AT91C_CAN_MB5_MCR
 (0xFFFD02BC)

2014 
	#AT91C_CAN_MB5_MFID
 (0xFFFD02AC)

2015 
	#AT91C_CAN_MB5_MDH
 (0xFFFD02B8)

2016 
	#AT91C_CAN_MB5_MID
 (0xFFFD02A8)

2017 
	#AT91C_CAN_MB5_MMR
 (0xFFFD02A0)

2018 
	#AT91C_CAN_MB5_MDL
 (0xFFFD02B4)

2019 
	#AT91C_CAN_MB5_MAM
 (0xFFFD02A4)

2021 
	#AT91C_CAN_MB6_MFID
 (0xFFFD02CC)

2022 
	#AT91C_CAN_MB6_MID
 (0xFFFD02C8)

2023 
	#AT91C_CAN_MB6_MAM
 (0xFFFD02C4)

2024 
	#AT91C_CAN_MB6_MSR
 (0xFFFD02D0)

2025 
	#AT91C_CAN_MB6_MDL
 (0xFFFD02D4)

2026 
	#AT91C_CAN_MB6_MCR
 (0xFFFD02DC)

2027 
	#AT91C_CAN_MB6_MDH
 (0xFFFD02D8)

2028 
	#AT91C_CAN_MB6_MMR
 (0xFFFD02C0)

2030 
	#AT91C_CAN_MB7_MCR
 (0xFFFD02FC)

2031 
	#AT91C_CAN_MB7_MDH
 (0xFFFD02F8)

2032 
	#AT91C_CAN_MB7_MFID
 (0xFFFD02EC)

2033 
	#AT91C_CAN_MB7_MDL
 (0xFFFD02F4)

2034 
	#AT91C_CAN_MB7_MID
 (0xFFFD02E8)

2035 
	#AT91C_CAN_MB7_MMR
 (0xFFFD02E0)

2036 
	#AT91C_CAN_MB7_MAM
 (0xFFFD02E4)

2037 
	#AT91C_CAN_MB7_MSR
 (0xFFFD02F0)

2039 
	#AT91C_CAN_TCR
 (0xFFFD0024)

2040 
	#AT91C_CAN_IMR
 (0xFFFD000C)

2041 
	#AT91C_CAN_IER
 (0xFFFD0004)

2042 
	#AT91C_CAN_ECR
 (0xFFFD0020)

2043 
	#AT91C_CAN_TIMESTP
 (0xFFFD001C)

2044 
	#AT91C_CAN_MR
 (0xFFFD0000)

2045 
	#AT91C_CAN_IDR
 (0xFFFD0008)

2046 
	#AT91C_CAN_ACR
 (0xFFFD0028)

2047 
	#AT91C_CAN_TIM
 (0xFFFD0018)

2048 
	#AT91C_CAN_SR
 (0xFFFD0010)

2049 
	#AT91C_CAN_BR
 (0xFFFD0014)

2050 
	#AT91C_CAN_VR
 (0xFFFD00FC)

2052 
	#AT91C_EMAC_ISR
 (0xFFFDC024)

2053 
	#AT91C_EMAC_SA4H
 (0xFFFDC0B4)

2054 
	#AT91C_EMAC_SA1L
 (0xFFFDC098)

2055 
	#AT91C_EMAC_ELE
 (0xFFFDC078)

2056 
	#AT91C_EMAC_LCOL
 (0xFFFDC05C)

2057 
	#AT91C_EMAC_RLE
 (0xFFFDC088)

2058 
	#AT91C_EMAC_WOL
 (0xFFFDC0C4)

2059 
	#AT91C_EMAC_DTF
 (0xFFFDC058)

2060 
	#AT91C_EMAC_TUND
 (0xFFFDC064)

2061 
	#AT91C_EMAC_NCR
 (0xFFFDC000)

2062 
	#AT91C_EMAC_SA4L
 (0xFFFDC0B0)

2063 
	#AT91C_EMAC_RSR
 (0xFFFDC020)

2064 
	#AT91C_EMAC_SA3L
 (0xFFFDC0A8)

2065 
	#AT91C_EMAC_TSR
 (0xFFFDC014)

2066 
	#AT91C_EMAC_IDR
 (0xFFFDC02C)

2067 
	#AT91C_EMAC_RSE
 (0xFFFDC074)

2068 
	#AT91C_EMAC_ECOL
 (0xFFFDC060)

2069 
	#AT91C_EMAC_TID
 (0xFFFDC0B8)

2070 
	#AT91C_EMAC_HRB
 (0xFFFDC090)

2071 
	#AT91C_EMAC_TBQP
 (0xFFFDC01C)

2072 
	#AT91C_EMAC_USRIO
 (0xFFFDC0C0)

2073 
	#AT91C_EMAC_PTR
 (0xFFFDC038)

2074 
	#AT91C_EMAC_SA2H
 (0xFFFDC0A4)

2075 
	#AT91C_EMAC_ROV
 (0xFFFDC070)

2076 
	#AT91C_EMAC_ALE
 (0xFFFDC054)

2077 
	#AT91C_EMAC_RJA
 (0xFFFDC07C)

2078 
	#AT91C_EMAC_RBQP
 (0xFFFDC018)

2079 
	#AT91C_EMAC_TPF
 (0xFFFDC08C)

2080 
	#AT91C_EMAC_NCFGR
 (0xFFFDC004)

2081 
	#AT91C_EMAC_HRT
 (0xFFFDC094)

2082 
	#AT91C_EMAC_USF
 (0xFFFDC080)

2083 
	#AT91C_EMAC_FCSE
 (0xFFFDC050)

2084 
	#AT91C_EMAC_TPQ
 (0xFFFDC0BC)

2085 
	#AT91C_EMAC_MAN
 (0xFFFDC034)

2086 
	#AT91C_EMAC_FTO
 (0xFFFDC040)

2087 
	#AT91C_EMAC_REV
 (0xFFFDC0FC)

2088 
	#AT91C_EMAC_IMR
 (0xFFFDC030)

2089 
	#AT91C_EMAC_SCF
 (0xFFFDC044)

2090 
	#AT91C_EMAC_PFR
 (0xFFFDC03C)

2091 
	#AT91C_EMAC_MCF
 (0xFFFDC048)

2092 
	#AT91C_EMAC_NSR
 (0xFFFDC008)

2093 
	#AT91C_EMAC_SA2L
 (0xFFFDC0A0)

2094 
	#AT91C_EMAC_FRO
 (0xFFFDC04C)

2095 
	#AT91C_EMAC_IER
 (0xFFFDC028)

2096 
	#AT91C_EMAC_SA1H
 (0xFFFDC09C)

2097 
	#AT91C_EMAC_CSE
 (0xFFFDC068)

2098 
	#AT91C_EMAC_SA3H
 (0xFFFDC0AC)

2099 
	#AT91C_EMAC_RRE
 (0xFFFDC06C)

2100 
	#AT91C_EMAC_STE
 (0xFFFDC084)

2102 
	#AT91C_ADC_PTSR
 (0xFFFD8124)

2103 
	#AT91C_ADC_PTCR
 (0xFFFD8120)

2104 
	#AT91C_ADC_TNPR
 (0xFFFD8118)

2105 
	#AT91C_ADC_TNCR
 (0xFFFD811C)

2106 
	#AT91C_ADC_RNPR
 (0xFFFD8110)

2107 
	#AT91C_ADC_RNCR
 (0xFFFD8114)

2108 
	#AT91C_ADC_RPR
 (0xFFFD8100)

2109 
	#AT91C_ADC_TCR
 (0xFFFD810C)

2110 
	#AT91C_ADC_TPR
 (0xFFFD8108)

2111 
	#AT91C_ADC_RCR
 (0xFFFD8104)

2113 
	#AT91C_ADC_CDR2
 (0xFFFD8038)

2114 
	#AT91C_ADC_CDR3
 (0xFFFD803C)

2115 
	#AT91C_ADC_CDR0
 (0xFFFD8030)

2116 
	#AT91C_ADC_CDR5
 (0xFFFD8044)

2117 
	#AT91C_ADC_CHDR
 (0xFFFD8014)

2118 
	#AT91C_ADC_SR
 (0xFFFD801C)

2119 
	#AT91C_ADC_CDR4
 (0xFFFD8040)

2120 
	#AT91C_ADC_CDR1
 (0xFFFD8034)

2121 
	#AT91C_ADC_LCDR
 (0xFFFD8020)

2122 
	#AT91C_ADC_IDR
 (0xFFFD8028)

2123 
	#AT91C_ADC_CR
 (0xFFFD8000)

2124 
	#AT91C_ADC_CDR7
 (0xFFFD804C)

2125 
	#AT91C_ADC_CDR6
 (0xFFFD8048)

2126 
	#AT91C_ADC_IER
 (0xFFFD8024)

2127 
	#AT91C_ADC_CHER
 (0xFFFD8010)

2128 
	#AT91C_ADC_CHSR
 (0xFFFD8018)

2129 
	#AT91C_ADC_MR
 (0xFFFD8004)

2130 
	#AT91C_ADC_IMR
 (0xFFFD802C)

2132 
	#AT91C_AES_TPR
 (0xFFFA4108)

2133 
	#AT91C_AES_PTCR
 (0xFFFA4120)

2134 
	#AT91C_AES_RNPR
 (0xFFFA4110)

2135 
	#AT91C_AES_TNCR
 (0xFFFA411C)

2136 
	#AT91C_AES_TCR
 (0xFFFA410C)

2137 
	#AT91C_AES_RCR
 (0xFFFA4104)

2138 
	#AT91C_AES_RNCR
 (0xFFFA4114)

2139 
	#AT91C_AES_TNPR
 (0xFFFA4118)

2140 
	#AT91C_AES_RPR
 (0xFFFA4100)

2141 
	#AT91C_AES_PTSR
 (0xFFFA4124)

2143 
	#AT91C_AES_IVxR
 (0xFFFA4060)

2144 
	#AT91C_AES_MR
 (0xFFFA4004)

2145 
	#AT91C_AES_VR
 (0xFFFA40FC)

2146 
	#AT91C_AES_ODATAxR
 (0xFFFA4050)

2147 
	#AT91C_AES_IDATAxR
 (0xFFFA4040)

2148 
	#AT91C_AES_CR
 (0xFFFA4000)

2149 
	#AT91C_AES_IDR
 (0xFFFA4014)

2150 
	#AT91C_AES_IMR
 (0xFFFA4018)

2151 
	#AT91C_AES_IER
 (0xFFFA4010)

2152 
	#AT91C_AES_KEYWxR
 (0xFFFA4020)

2153 
	#AT91C_AES_ISR
 (0xFFFA401C)

2155 
	#AT91C_TDES_RNCR
 (0xFFFA8114)

2156 
	#AT91C_TDES_TCR
 (0xFFFA810C)

2157 
	#AT91C_TDES_RCR
 (0xFFFA8104)

2158 
	#AT91C_TDES_TNPR
 (0xFFFA8118)

2159 
	#AT91C_TDES_RNPR
 (0xFFFA8110)

2160 
	#AT91C_TDES_RPR
 (0xFFFA8100)

2161 
	#AT91C_TDES_TNCR
 (0xFFFA811C)

2162 
	#AT91C_TDES_TPR
 (0xFFFA8108)

2163 
	#AT91C_TDES_PTSR
 (0xFFFA8124)

2164 
	#AT91C_TDES_PTCR
 (0xFFFA8120)

2166 
	#AT91C_TDES_KEY2WxR
 (0xFFFA8028)

2167 
	#AT91C_TDES_KEY3WxR
 (0xFFFA8030)

2168 
	#AT91C_TDES_IDR
 (0xFFFA8014)

2169 
	#AT91C_TDES_VR
 (0xFFFA80FC)

2170 
	#AT91C_TDES_IVxR
 (0xFFFA8060)

2171 
	#AT91C_TDES_ODATAxR
 (0xFFFA8050)

2172 
	#AT91C_TDES_IMR
 (0xFFFA8018)

2173 
	#AT91C_TDES_MR
 (0xFFFA8004)

2174 
	#AT91C_TDES_CR
 (0xFFFA8000)

2175 
	#AT91C_TDES_IER
 (0xFFFA8010)

2176 
	#AT91C_TDES_ISR
 (0xFFFA801C)

2177 
	#AT91C_TDES_IDATAxR
 (0xFFFA8040)

2178 
	#AT91C_TDES_KEY1WxR
 (0xFFFA8020)

2179 

	)

2183 
	#AT91C_PIO_PA0
 (1 << 0)

2184 
	#AT91C_PA0_RXD0
 (
AT91C_PIO_PA0
)

2185 
	#AT91C_PIO_PA1
 (1 << 1)

2186 
	#AT91C_PA1_TXD0
 (
AT91C_PIO_PA1
)

2187 
	#AT91C_PIO_PA10
 (1 << 10)

2188 
	#AT91C_PA10_TWD
 (
AT91C_PIO_PA10
)

2189 
	#AT91C_PIO_PA11
 (1 << 11)

2190 
	#AT91C_PA11_TWCK
 (
AT91C_PIO_PA11
)

2191 
	#AT91C_PIO_PA12
 (1 << 12)

2192 
	#AT91C_PA12_NPCS00
 (
AT91C_PIO_PA12
)

2193 
	#AT91C_PIO_PA13
 (1 << 13)

2194 
	#AT91C_PA13_NPCS01
 (
AT91C_PIO_PA13
)

2195 
	#AT91C_PA13_PCK1
 (
AT91C_PIO_PA13
)

2196 
	#AT91C_PIO_PA14
 (1 << 14)

2197 
	#AT91C_PA14_NPCS02
 (
AT91C_PIO_PA14
)

2198 
	#AT91C_PA14_IRQ1
 (
AT91C_PIO_PA14
)

2199 
	#AT91C_PIO_PA15
 (1 << 15)

2200 
	#AT91C_PA15_NPCS03
 (
AT91C_PIO_PA15
)

2201 
	#AT91C_PA15_TCLK2
 (
AT91C_PIO_PA15
)

2202 
	#AT91C_PIO_PA16
 (1 << 16)

2203 
	#AT91C_PA16_MISO0
 (
AT91C_PIO_PA16
)

2204 
	#AT91C_PIO_PA17
 (1 << 17)

2205 
	#AT91C_PA17_MOSI0
 (
AT91C_PIO_PA17
)

2206 
	#AT91C_PIO_PA18
 (1 << 18)

2207 
	#AT91C_PA18_SPCK0
 (
AT91C_PIO_PA18
)

2208 
	#AT91C_PIO_PA19
 (1 << 19)

2209 
	#AT91C_PA19_CANRX
 (
AT91C_PIO_PA19
)

2210 
	#AT91C_PIO_PA2
 (1 << 2)

2211 
	#AT91C_PA2_SCK0
 (
AT91C_PIO_PA2
)

2212 
	#AT91C_PA2_NPCS11
 (
AT91C_PIO_PA2
)

2213 
	#AT91C_PIO_PA20
 (1 << 20)

2214 
	#AT91C_PA20_CANTX
 (
AT91C_PIO_PA20
)

2215 
	#AT91C_PIO_PA21
 (1 << 21)

2216 
	#AT91C_PA21_TF
 (
AT91C_PIO_PA21
)

2217 
	#AT91C_PA21_NPCS10
 (
AT91C_PIO_PA21
)

2218 
	#AT91C_PIO_PA22
 (1 << 22)

2219 
	#AT91C_PA22_TK
 (
AT91C_PIO_PA22
)

2220 
	#AT91C_PA22_SPCK1
 (
AT91C_PIO_PA22
)

2221 
	#AT91C_PIO_PA23
 (1 << 23)

2222 
	#AT91C_PA23_TD
 (
AT91C_PIO_PA23
)

2223 
	#AT91C_PA23_MOSI1
 (
AT91C_PIO_PA23
)

2224 
	#AT91C_PIO_PA24
 (1 << 24)

2225 
	#AT91C_PA24_RD
 (
AT91C_PIO_PA24
)

2226 
	#AT91C_PA24_MISO1
 (
AT91C_PIO_PA24
)

2227 
	#AT91C_PIO_PA25
 (1 << 25)

2228 
	#AT91C_PA25_RK
 (
AT91C_PIO_PA25
)

2229 
	#AT91C_PA25_NPCS11
 (
AT91C_PIO_PA25
)

2230 
	#AT91C_PIO_PA26
 (1 << 26)

2231 
	#AT91C_PA26_RF
 (
AT91C_PIO_PA26
)

2232 
	#AT91C_PA26_NPCS12
 (
AT91C_PIO_PA26
)

2233 
	#AT91C_PIO_PA27
 (1 << 27)

2234 
	#AT91C_PA27_DRXD
 (
AT91C_PIO_PA27
)

2235 
	#AT91C_PA27_PCK3
 (
AT91C_PIO_PA27
)

2236 
	#AT91C_PIO_PA28
 (1 << 28)

2237 
	#AT91C_PA28_DTXD
 (
AT91C_PIO_PA28
)

2238 
	#AT91C_PIO_PA29
 (1 << 29)

2239 
	#AT91C_PA29_FIQ
 (
AT91C_PIO_PA29
)

2240 
	#AT91C_PA29_NPCS13
 (
AT91C_PIO_PA29
)

2241 
	#AT91C_PIO_PA3
 (1 << 3)

2242 
	#AT91C_PA3_RTS0
 (
AT91C_PIO_PA3
)

2243 
	#AT91C_PA3_NPCS12
 (
AT91C_PIO_PA3
)

2244 
	#AT91C_PIO_PA30
 (1 << 30)

2245 
	#AT91C_PA30_IRQ0
 (
AT91C_PIO_PA30
)

2246 
	#AT91C_PA30_PCK2
 (
AT91C_PIO_PA30
)

2247 
	#AT91C_PIO_PA4
 (1 << 4)

2248 
	#AT91C_PA4_CTS0
 (
AT91C_PIO_PA4
)

2249 
	#AT91C_PA4_NPCS13
 (
AT91C_PIO_PA4
)

2250 
	#AT91C_PIO_PA5
 (1 << 5)

2251 
	#AT91C_PA5_RXD1
 (
AT91C_PIO_PA5
)

2252 
	#AT91C_PIO_PA6
 (1 << 6)

2253 
	#AT91C_PA6_TXD1
 (
AT91C_PIO_PA6
)

2254 
	#AT91C_PIO_PA7
 (1 << 7)

2255 
	#AT91C_PA7_SCK1
 (
AT91C_PIO_PA7
)

2256 
	#AT91C_PA7_NPCS01
 (
AT91C_PIO_PA7
)

2257 
	#AT91C_PIO_PA8
 (1 << 8)

2258 
	#AT91C_PA8_RTS1
 (
AT91C_PIO_PA8
)

2259 
	#AT91C_PA8_NPCS02
 (
AT91C_PIO_PA8
)

2260 
	#AT91C_PIO_PA9
 (1 << 9)

2261 
	#AT91C_PA9_CTS1
 (
AT91C_PIO_PA9
)

2262 
	#AT91C_PA9_NPCS03
 (
AT91C_PIO_PA9
)

2263 
	#AT91C_PIO_PB0
 (1 << 0)

2264 
	#AT91C_PB0_ETXCK_EREFCK
 (
AT91C_PIO_PB0
)

2265 
	#AT91C_PB0_PCK0
 (
AT91C_PIO_PB0
)

2266 
	#AT91C_PIO_PB1
 (1 << 1)

2267 
	#AT91C_PB1_ETXEN
 (
AT91C_PIO_PB1
)

2268 
	#AT91C_PIO_PB10
 (1 << 10)

2269 
	#AT91C_PB10_ETX2
 (
AT91C_PIO_PB10
)

2270 
	#AT91C_PB10_NPCS11
 (
AT91C_PIO_PB10
)

2271 
	#AT91C_PIO_PB11
 (1 << 11)

2272 
	#AT91C_PB11_ETX3
 (
AT91C_PIO_PB11
)

2273 
	#AT91C_PB11_NPCS12
 (
AT91C_PIO_PB11
)

2274 
	#AT91C_PIO_PB12
 (1 << 12)

2275 
	#AT91C_PB12_ETXER
 (
AT91C_PIO_PB12
)

2276 
	#AT91C_PB12_TCLK0
 (
AT91C_PIO_PB12
)

2277 
	#AT91C_PIO_PB13
 (1 << 13)

2278 
	#AT91C_PB13_ERX2
 (
AT91C_PIO_PB13
)

2279 
	#AT91C_PB13_NPCS01
 (
AT91C_PIO_PB13
)

2280 
	#AT91C_PIO_PB14
 (1 << 14)

2281 
	#AT91C_PB14_ERX3
 (
AT91C_PIO_PB14
)

2282 
	#AT91C_PB14_NPCS02
 (
AT91C_PIO_PB14
)

2283 
	#AT91C_PIO_PB15
 (1 << 15)

2284 
	#AT91C_PB15_ERXDV
 (
AT91C_PIO_PB15
)

2285 
	#AT91C_PIO_PB16
 (1 << 16)

2286 
	#AT91C_PB16_ECOL
 (
AT91C_PIO_PB16
)

2287 
	#AT91C_PB16_NPCS13
 (
AT91C_PIO_PB16
)

2288 
	#AT91C_PIO_PB17
 (1 << 17)

2289 
	#AT91C_PB17_ERXCK
 (
AT91C_PIO_PB17
)

2290 
	#AT91C_PB17_NPCS03
 (
AT91C_PIO_PB17
)

2291 
	#AT91C_PIO_PB18
 (1 << 18)

2292 
	#AT91C_PB18_EF100
 (
AT91C_PIO_PB18
)

2293 
	#AT91C_PB18_ADTRG
 (
AT91C_PIO_PB18
)

2294 
	#AT91C_PIO_PB19
 (1 << 19)

2295 
	#AT91C_PB19_PWM0
 (
AT91C_PIO_PB19
)

2296 
	#AT91C_PB19_TCLK1
 (
AT91C_PIO_PB19
)

2297 
	#AT91C_PIO_PB2
 (1 << 2)

2298 
	#AT91C_PB2_ETX0
 (
AT91C_PIO_PB2
)

2299 
	#AT91C_PIO_PB20
 (1 << 20)

2300 
	#AT91C_PB20_PWM1
 (
AT91C_PIO_PB20
)

2301 
	#AT91C_PB20_PCK0
 (
AT91C_PIO_PB20
)

2302 
	#AT91C_PIO_PB21
 (1 << 21)

2303 
	#AT91C_PB21_PWM2
 (
AT91C_PIO_PB21
)

2304 
	#AT91C_PB21_PCK1
 (
AT91C_PIO_PB21
)

2305 
	#AT91C_PIO_PB22
 (1 << 22)

2306 
	#AT91C_PB22_PWM3
 (
AT91C_PIO_PB22
)

2307 
	#AT91C_PB22_PCK2
 (
AT91C_PIO_PB22
)

2308 
	#AT91C_PIO_PB23
 (1 << 23)

2309 
	#AT91C_PB23_TIOA0
 (
AT91C_PIO_PB23
)

2310 
	#AT91C_PB23_DCD1
 (
AT91C_PIO_PB23
)

2311 
	#AT91C_PIO_PB24
 (1 << 24)

2312 
	#AT91C_PB24_TIOB0
 (
AT91C_PIO_PB24
)

2313 
	#AT91C_PB24_DSR1
 (
AT91C_PIO_PB24
)

2314 
	#AT91C_PIO_PB25
 (1 << 25)

2315 
	#AT91C_PB25_TIOA1
 (
AT91C_PIO_PB25
)

2316 
	#AT91C_PB25_DTR1
 (
AT91C_PIO_PB25
)

2317 
	#AT91C_PIO_PB26
 (1 << 26)

2318 
	#AT91C_PB26_TIOB1
 (
AT91C_PIO_PB26
)

2319 
	#AT91C_PB26_RI1
 (
AT91C_PIO_PB26
)

2320 
	#AT91C_PIO_PB27
 (1 << 27)

2321 
	#AT91C_PB27_TIOA2
 (
AT91C_PIO_PB27
)

2322 
	#AT91C_PB27_PWM0
 (
AT91C_PIO_PB27
)

2323 
	#AT91C_PIO_PB28
 (1 << 28)

2324 
	#AT91C_PB28_TIOB2
 (
AT91C_PIO_PB28
)

2325 
	#AT91C_PB28_PWM1
 (
AT91C_PIO_PB28
)

2326 
	#AT91C_PIO_PB29
 (1 << 29)

2327 
	#AT91C_PB29_PCK1
 (
AT91C_PIO_PB29
)

2328 
	#AT91C_PB29_PWM2
 (
AT91C_PIO_PB29
)

2329 
	#AT91C_PIO_PB3
 (1 << 3)

2330 
	#AT91C_PB3_ETX1
 (
AT91C_PIO_PB3
)

2331 
	#AT91C_PIO_PB30
 (1 << 30)

2332 
	#AT91C_PB30_PCK2
 (
AT91C_PIO_PB30
)

2333 
	#AT91C_PB30_PWM3
 (
AT91C_PIO_PB30
)

2334 
	#AT91C_PIO_PB4
 (1 << 4)

2335 
	#AT91C_PB4_ECRS_ECRSDV
 (
AT91C_PIO_PB4
)

2336 
	#AT91C_PIO_PB5
 (1 << 5)

2337 
	#AT91C_PB5_ERX0
 (
AT91C_PIO_PB5
)

2338 
	#AT91C_PIO_PB6
 (1 << 6)

2339 
	#AT91C_PB6_ERX1
 (
AT91C_PIO_PB6
)

2340 
	#AT91C_PIO_PB7
 (1 << 7)

2341 
	#AT91C_PB7_ERXER
 (
AT91C_PIO_PB7
)

2342 
	#AT91C_PIO_PB8
 (1 << 8)

2343 
	#AT91C_PB8_EMDC
 (
AT91C_PIO_PB8
)

2344 
	#AT91C_PIO_PB9
 (1 << 9)

2345 
	#AT91C_PB9_EMDIO
 (
AT91C_PIO_PB9
)

2346 

	)

2350 
	#AT91C_ID_FIQ
 ( 0)

2351 
	#AT91C_ID_SYS
 ( 1)

2352 
	#AT91C_ID_PIOA
 ( 2)

2353 
	#AT91C_ID_PIOB
 ( 3)

2354 
	#AT91C_ID_SPI0
 ( 4)

2355 
	#AT91C_ID_SPI1
 ( 5)

2356 
	#AT91C_ID_US0
 ( 6)

2357 
	#AT91C_ID_US1
 ( 7)

2358 
	#AT91C_ID_SSC
 ( 8)

2359 
	#AT91C_ID_TWI
 ( 9)

2360 
	#AT91C_ID_PWMC
 (10)

2361 
	#AT91C_ID_UDP
 (11)

2362 
	#AT91C_ID_TC0
 (12)

2363 
	#AT91C_ID_TC1
 (13)

2364 
	#AT91C_ID_TC2
 (14)

2365 
	#AT91C_ID_CAN
 (15)

2366 
	#AT91C_ID_EMAC
 (16)

2367 
	#AT91C_ID_ADC
 (17)

2368 
	#AT91C_ID_AES
 (18)

2369 
	#AT91C_ID_TDES
 (19)

2370 
	#AT91C_ID_20_Re£rved
 (20)

2371 
	#AT91C_ID_21_Re£rved
 (21)

2372 
	#AT91C_ID_22_Re£rved
 (22)

2373 
	#AT91C_ID_23_Re£rved
 (23)

2374 
	#AT91C_ID_24_Re£rved
 (24)

2375 
	#AT91C_ID_25_Re£rved
 (25)

2376 
	#AT91C_ID_26_Re£rved
 (26)

2377 
	#AT91C_ID_27_Re£rved
 (27)

2378 
	#AT91C_ID_28_Re£rved
 (28)

2379 
	#AT91C_ID_29_Re£rved
 (29)

2380 
	#AT91C_ID_IRQ0
 (30)

2381 
	#AT91C_ID_IRQ1
 (31)

2382 

	)

2386 
	#AT91C_BASE_SYS
 (0xFFFFF000)

2387 
	#AT91C_BASE_AIC
 (0xFFFFF000)

2388 
	#AT91C_BASE_PDC_DBGU
 (0xFFFFF300)

2389 
	#AT91C_BASE_DBGU
 (0xFFFFF200)

2390 
	#AT91C_BASE_PIOA
 (0xFFFFF400)

2391 
	#AT91C_BASE_PIOB
 (0xFFFFF600)

2392 
	#AT91C_BASE_CKGR
 (0xFFFFFC20)

2393 
	#AT91C_BASE_PMC
 (0xFFFFFC00)

2394 
	#AT91C_BASE_RSTC
 (0xFFFFFD00)

2395 
	#AT91C_BASE_RTTC
 (0xFFFFFD20)

2396 
	#AT91C_BASE_PITC
 (0xFFFFFD30)

2397 
	#AT91C_BASE_WDTC
 (0xFFFFFD40)

2398 
	#AT91C_BASE_VREG
 (0xFFFFFD60)

2399 
	#AT91C_BASE_MC
 (0xFFFFFF00)

2400 
	#AT91C_BASE_PDC_SPI1
 (0xFFFE4100)

2401 
	#AT91C_BASE_SPI1
 (0xFFFE4000)

2402 
	#AT91C_BASE_PDC_SPI0
 (0xFFFE0100)

2403 
	#AT91C_BASE_SPI0
 (0xFFFE0000)

2404 
	#AT91C_BASE_PDC_US1
 (0xFFFC4100)

2405 
	#AT91C_BASE_US1
 (0xFFFC4000)

2406 
	#AT91C_BASE_PDC_US0
 (0xFFFC0100)

2407 
	#AT91C_BASE_US0
 (0xFFFC0000)

2408 
	#AT91C_BASE_PDC_SSC
 (0xFFFD4100)

2409 
	#AT91C_BASE_SSC
 (0xFFFD4000)

2410 
	#AT91C_BASE_TWI
 (0xFFFB8000)

2411 
	#AT91C_BASE_PWMC_CH3
 (0xFFFCC260)

2412 
	#AT91C_BASE_PWMC_CH2
 (0xFFFCC240)

2413 
	#AT91C_BASE_PWMC_CH1
 (0xFFFCC220)

2414 
	#AT91C_BASE_PWMC_CH0
 (0xFFFCC200)

2415 
	#AT91C_BASE_PWMC
 (0xFFFCC000)

2416 
	#AT91C_BASE_UDP
 (0xFFFB0000)

2417 
	#AT91C_BASE_TC0
 (0xFFFA0000)

2418 
	#AT91C_BASE_TC1
 (0xFFFA0040)

2419 
	#AT91C_BASE_TC2
 (0xFFFA0080)

2420 
	#AT91C_BASE_TCB
 (0xFFFA0000)

2421 
	#AT91C_BASE_CAN_MB0
 (0xFFFD0200)

2422 
	#AT91C_BASE_CAN_MB1
 (0xFFFD0220)

2423 
	#AT91C_BASE_CAN_MB2
 (0xFFFD0240)

2424 
	#AT91C_BASE_CAN_MB3
 (0xFFFD0260)

2425 
	#AT91C_BASE_CAN_MB4
 (0xFFFD0280)

2426 
	#AT91C_BASE_CAN_MB5
 (0xFFFD02A0)

2427 
	#AT91C_BASE_CAN_MB6
 (0xFFFD02C0)

2428 
	#AT91C_BASE_CAN_MB7
 (0xFFFD02E0)

2429 
	#AT91C_BASE_CAN
 (0xFFFD0000)

2430 
	#AT91C_BASE_EMAC
 (0xFFFDC000)

2431 
	#AT91C_BASE_PDC_ADC
 (0xFFFD8100)

2432 
	#AT91C_BASE_ADC
 (0xFFFD8000)

2433 
	#AT91C_BASE_PDC_AES
 (0xFFFA4100)

2434 
	#AT91C_BASE_AES
 (0xFFFA4000)

2435 
	#AT91C_BASE_PDC_TDES
 (0xFFFA8100)

2436 
	#AT91C_BASE_TDES
 (0xFFFA8000)

2437 

	)

2441 
	#AT91C_ISRAM
 (0x00200000)

2442 
	#AT91C_ISRAM_SIZE
 (0x00008000)

2443 
	#AT91C_IFLASH
 (0x00100000)

2444 
	#AT91C_IFLASH_SIZE
 (0x00020000)

2445 

	)

	@Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h

46 #i‚de‡
AT91SAM7X256_H


47 
	#AT91SAM7X256_H


	)

49 vﬁ©ûê
	tAT91_REG
;

54 
	s_AT91S_SYS
 {

55 
AT91_REG
 
	mAIC_SMR
[32];

56 
AT91_REG
 
	mAIC_SVR
[32];

57 
AT91_REG
 
	mAIC_IVR
;

58 
AT91_REG
 
	mAIC_FVR
;

59 
AT91_REG
 
	mAIC_ISR
;

60 
AT91_REG
 
	mAIC_IPR
;

61 
AT91_REG
 
	mAIC_IMR
;

62 
AT91_REG
 
	mAIC_CISR
;

63 
AT91_REG
 
	mRe£rved0
[2];

64 
AT91_REG
 
	mAIC_IECR
;

65 
AT91_REG
 
	mAIC_IDCR
;

66 
AT91_REG
 
	mAIC_ICCR
;

67 
AT91_REG
 
	mAIC_ISCR
;

68 
AT91_REG
 
	mAIC_EOICR
;

69 
AT91_REG
 
	mAIC_SPU
;

70 
AT91_REG
 
	mAIC_DCR
;

71 
AT91_REG
 
	mRe£rved1
[1];

72 
AT91_REG
 
	mAIC_FFER
;

73 
AT91_REG
 
	mAIC_FFDR
;

74 
AT91_REG
 
	mAIC_FFSR
;

75 
AT91_REG
 
	mRe£rved2
[45];

76 
AT91_REG
 
	mDBGU_CR
;

77 
AT91_REG
 
	mDBGU_MR
;

78 
AT91_REG
 
	mDBGU_IER
;

79 
AT91_REG
 
	mDBGU_IDR
;

80 
AT91_REG
 
	mDBGU_IMR
;

81 
AT91_REG
 
	mDBGU_CSR
;

82 
AT91_REG
 
	mDBGU_RHR
;

83 
AT91_REG
 
	mDBGU_THR
;

84 
AT91_REG
 
	mDBGU_BRGR
;

85 
AT91_REG
 
	mRe£rved3
[7];

86 
AT91_REG
 
	mDBGU_CIDR
;

87 
AT91_REG
 
	mDBGU_EXID
;

88 
AT91_REG
 
	mDBGU_FNTR
;

89 
AT91_REG
 
	mRe£rved4
[45];

90 
AT91_REG
 
	mDBGU_RPR
;

91 
AT91_REG
 
	mDBGU_RCR
;

92 
AT91_REG
 
	mDBGU_TPR
;

93 
AT91_REG
 
	mDBGU_TCR
;

94 
AT91_REG
 
	mDBGU_RNPR
;

95 
AT91_REG
 
	mDBGU_RNCR
;

96 
AT91_REG
 
	mDBGU_TNPR
;

97 
AT91_REG
 
	mDBGU_TNCR
;

98 
AT91_REG
 
	mDBGU_PTCR
;

99 
AT91_REG
 
	mDBGU_PTSR
;

100 
AT91_REG
 
	mRe£rved5
[54];

101 
AT91_REG
 
	mPIOA_PER
;

102 
AT91_REG
 
	mPIOA_PDR
;

103 
AT91_REG
 
	mPIOA_PSR
;

104 
AT91_REG
 
	mRe£rved6
[1];

105 
AT91_REG
 
	mPIOA_OER
;

106 
AT91_REG
 
	mPIOA_ODR
;

107 
AT91_REG
 
	mPIOA_OSR
;

108 
AT91_REG
 
	mRe£rved7
[1];

109 
AT91_REG
 
	mPIOA_IFER
;

110 
AT91_REG
 
	mPIOA_IFDR
;

111 
AT91_REG
 
	mPIOA_IFSR
;

112 
AT91_REG
 
	mRe£rved8
[1];

113 
AT91_REG
 
	mPIOA_SODR
;

114 
AT91_REG
 
	mPIOA_CODR
;

115 
AT91_REG
 
	mPIOA_ODSR
;

116 
AT91_REG
 
	mPIOA_PDSR
;

117 
AT91_REG
 
	mPIOA_IER
;

118 
AT91_REG
 
	mPIOA_IDR
;

119 
AT91_REG
 
	mPIOA_IMR
;

120 
AT91_REG
 
	mPIOA_ISR
;

121 
AT91_REG
 
	mPIOA_MDER
;

122 
AT91_REG
 
	mPIOA_MDDR
;

123 
AT91_REG
 
	mPIOA_MDSR
;

124 
AT91_REG
 
	mRe£rved9
[1];

125 
AT91_REG
 
	mPIOA_PPUDR
;

126 
AT91_REG
 
	mPIOA_PPUER
;

127 
AT91_REG
 
	mPIOA_PPUSR
;

128 
AT91_REG
 
	mRe£rved10
[1];

129 
AT91_REG
 
	mPIOA_ASR
;

130 
AT91_REG
 
	mPIOA_BSR
;

131 
AT91_REG
 
	mPIOA_ABSR
;

132 
AT91_REG
 
	mRe£rved11
[9];

133 
AT91_REG
 
	mPIOA_OWER
;

134 
AT91_REG
 
	mPIOA_OWDR
;

135 
AT91_REG
 
	mPIOA_OWSR
;

136 
AT91_REG
 
	mRe£rved12
[85];

137 
AT91_REG
 
	mPIOB_PER
;

138 
AT91_REG
 
	mPIOB_PDR
;

139 
AT91_REG
 
	mPIOB_PSR
;

140 
AT91_REG
 
	mRe£rved13
[1];

141 
AT91_REG
 
	mPIOB_OER
;

142 
AT91_REG
 
	mPIOB_ODR
;

143 
AT91_REG
 
	mPIOB_OSR
;

144 
AT91_REG
 
	mRe£rved14
[1];

145 
AT91_REG
 
	mPIOB_IFER
;

146 
AT91_REG
 
	mPIOB_IFDR
;

147 
AT91_REG
 
	mPIOB_IFSR
;

148 
AT91_REG
 
	mRe£rved15
[1];

149 
AT91_REG
 
	mPIOB_SODR
;

150 
AT91_REG
 
	mPIOB_CODR
;

151 
AT91_REG
 
	mPIOB_ODSR
;

152 
AT91_REG
 
	mPIOB_PDSR
;

153 
AT91_REG
 
	mPIOB_IER
;

154 
AT91_REG
 
	mPIOB_IDR
;

155 
AT91_REG
 
	mPIOB_IMR
;

156 
AT91_REG
 
	mPIOB_ISR
;

157 
AT91_REG
 
	mPIOB_MDER
;

158 
AT91_REG
 
	mPIOB_MDDR
;

159 
AT91_REG
 
	mPIOB_MDSR
;

160 
AT91_REG
 
	mRe£rved16
[1];

161 
AT91_REG
 
	mPIOB_PPUDR
;

162 
AT91_REG
 
	mPIOB_PPUER
;

163 
AT91_REG
 
	mPIOB_PPUSR
;

164 
AT91_REG
 
	mRe£rved17
[1];

165 
AT91_REG
 
	mPIOB_ASR
;

166 
AT91_REG
 
	mPIOB_BSR
;

167 
AT91_REG
 
	mPIOB_ABSR
;

168 
AT91_REG
 
	mRe£rved18
[9];

169 
AT91_REG
 
	mPIOB_OWER
;

170 
AT91_REG
 
	mPIOB_OWDR
;

171 
AT91_REG
 
	mPIOB_OWSR
;

172 
AT91_REG
 
	mRe£rved19
[341];

173 
AT91_REG
 
	mPMC_SCER
;

174 
AT91_REG
 
	mPMC_SCDR
;

175 
AT91_REG
 
	mPMC_SCSR
;

176 
AT91_REG
 
	mRe£rved20
[1];

177 
AT91_REG
 
	mPMC_PCER
;

178 
AT91_REG
 
	mPMC_PCDR
;

179 
AT91_REG
 
	mPMC_PCSR
;

180 
AT91_REG
 
	mRe£rved21
[1];

181 
AT91_REG
 
	mPMC_MOR
;

182 
AT91_REG
 
	mPMC_MCFR
;

183 
AT91_REG
 
	mRe£rved22
[1];

184 
AT91_REG
 
	mPMC_PLLR
;

185 
AT91_REG
 
	mPMC_MCKR
;

186 
AT91_REG
 
	mRe£rved23
[3];

187 
AT91_REG
 
	mPMC_PCKR
[4];

188 
AT91_REG
 
	mRe£rved24
[4];

189 
AT91_REG
 
	mPMC_IER
;

190 
AT91_REG
 
	mPMC_IDR
;

191 
AT91_REG
 
	mPMC_SR
;

192 
AT91_REG
 
	mPMC_IMR
;

193 
AT91_REG
 
	mRe£rved25
[36];

194 
AT91_REG
 
	mRSTC_RCR
;

195 
AT91_REG
 
	mRSTC_RSR
;

196 
AT91_REG
 
	mRSTC_RMR
;

197 
AT91_REG
 
	mRe£rved26
[5];

198 
AT91_REG
 
	mRTTC_RTMR
;

199 
AT91_REG
 
	mRTTC_RTAR
;

200 
AT91_REG
 
	mRTTC_RTVR
;

201 
AT91_REG
 
	mRTTC_RTSR
;

202 
AT91_REG
 
	mPITC_PIMR
;

203 
AT91_REG
 
	mPITC_PISR
;

204 
AT91_REG
 
	mPITC_PIVR
;

205 
AT91_REG
 
	mPITC_PIIR
;

206 
AT91_REG
 
	mWDTC_WDCR
;

207 
AT91_REG
 
	mWDTC_WDMR
;

208 
AT91_REG
 
	mWDTC_WDSR
;

209 
AT91_REG
 
	mRe£rved27
[5];

210 
AT91_REG
 
	mVREG_MR
;

211 } 
	tAT91S_SYS
, *
	tAT91PS_SYS
;

217 
	s_AT91S_AIC
 {

218 
AT91_REG
 
	mAIC_SMR
[32];

219 
AT91_REG
 
	mAIC_SVR
[32];

220 
AT91_REG
 
	mAIC_IVR
;

221 
AT91_REG
 
	mAIC_FVR
;

222 
AT91_REG
 
	mAIC_ISR
;

223 
AT91_REG
 
	mAIC_IPR
;

224 
AT91_REG
 
	mAIC_IMR
;

225 
AT91_REG
 
	mAIC_CISR
;

226 
AT91_REG
 
	mRe£rved0
[2];

227 
AT91_REG
 
	mAIC_IECR
;

228 
AT91_REG
 
	mAIC_IDCR
;

229 
AT91_REG
 
	mAIC_ICCR
;

230 
AT91_REG
 
	mAIC_ISCR
;

231 
AT91_REG
 
	mAIC_EOICR
;

232 
AT91_REG
 
	mAIC_SPU
;

233 
AT91_REG
 
	mAIC_DCR
;

234 
AT91_REG
 
	mRe£rved1
[1];

235 
AT91_REG
 
	mAIC_FFER
;

236 
AT91_REG
 
	mAIC_FFDR
;

237 
AT91_REG
 
	mAIC_FFSR
;

238 } 
	tAT91S_AIC
, *
	tAT91PS_AIC
;

241 
	#AT91C_AIC_PRIOR
 (() 0x7 << 0)

242 
	#AT91C_AIC_PRIOR_LOWEST
 (() 0x0)

243 
	#AT91C_AIC_PRIOR_HIGHEST
 (() 0x7)

244 
	#AT91C_AIC_SRCTYPE
 (() 0x3 << 5)

245 
	#AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL
 (() 0x0 << 5)

246 
	#AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL
 (() 0x0 << 5)

247 
	#AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE
 (() 0x1 << 5)

248 
	#AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE
 (() 0x1 << 5)

249 
	#AT91C_AIC_SRCTYPE_HIGH_LEVEL
 (() 0x2 << 5)

250 
	#AT91C_AIC_SRCTYPE_POSITIVE_EDGE
 (() 0x3 << 5)

252 
	#AT91C_AIC_NFIQ
 (() 0x1 << 0)

253 
	#AT91C_AIC_NIRQ
 (() 0x1 << 1)

255 
	#AT91C_AIC_DCR_PROT
 (() 0x1 << 0)

256 
	#AT91C_AIC_DCR_GMSK
 (() 0x1 << 1)

257 

	)

261 
	s_AT91S_PDC
 {

262 
AT91_REG
 
	mPDC_RPR
;

263 
AT91_REG
 
	mPDC_RCR
;

264 
AT91_REG
 
	mPDC_TPR
;

265 
AT91_REG
 
	mPDC_TCR
;

266 
AT91_REG
 
	mPDC_RNPR
;

267 
AT91_REG
 
	mPDC_RNCR
;

268 
AT91_REG
 
	mPDC_TNPR
;

269 
AT91_REG
 
	mPDC_TNCR
;

270 
AT91_REG
 
	mPDC_PTCR
;

271 
AT91_REG
 
	mPDC_PTSR
;

272 } 
	tAT91S_PDC
, *
	tAT91PS_PDC
;

275 
	#AT91C_PDC_RXTEN
 (() 0x1 << 0)

276 
	#AT91C_PDC_RXTDIS
 (() 0x1 << 1)

277 
	#AT91C_PDC_TXTEN
 (() 0x1 << 8)

278 
	#AT91C_PDC_TXTDIS
 (() 0x1 << 9)

280 

	)

284 
	s_AT91S_DBGU
 {

285 
AT91_REG
 
	mDBGU_CR
;

286 
AT91_REG
 
	mDBGU_MR
;

287 
AT91_REG
 
	mDBGU_IER
;

288 
AT91_REG
 
	mDBGU_IDR
;

289 
AT91_REG
 
	mDBGU_IMR
;

290 
AT91_REG
 
	mDBGU_CSR
;

291 
AT91_REG
 
	mDBGU_RHR
;

292 
AT91_REG
 
	mDBGU_THR
;

293 
AT91_REG
 
	mDBGU_BRGR
;

294 
AT91_REG
 
	mRe£rved0
[7];

295 
AT91_REG
 
	mDBGU_CIDR
;

296 
AT91_REG
 
	mDBGU_EXID
;

297 
AT91_REG
 
	mDBGU_FNTR
;

298 
AT91_REG
 
	mRe£rved1
[45];

299 
AT91_REG
 
	mDBGU_RPR
;

300 
AT91_REG
 
	mDBGU_RCR
;

301 
AT91_REG
 
	mDBGU_TPR
;

302 
AT91_REG
 
	mDBGU_TCR
;

303 
AT91_REG
 
	mDBGU_RNPR
;

304 
AT91_REG
 
	mDBGU_RNCR
;

305 
AT91_REG
 
	mDBGU_TNPR
;

306 
AT91_REG
 
	mDBGU_TNCR
;

307 
AT91_REG
 
	mDBGU_PTCR
;

308 
AT91_REG
 
	mDBGU_PTSR
;

309 } 
	tAT91S_DBGU
, *
	tAT91PS_DBGU
;

312 
	#AT91C_US_RSTRX
 (() 0x1 << 2)

313 
	#AT91C_US_RSTTX
 (() 0x1 << 3)

314 
	#AT91C_US_RXEN
 (() 0x1 << 4)

315 
	#AT91C_US_RXDIS
 (() 0x1 << 5)

316 
	#AT91C_US_TXEN
 (() 0x1 << 6)

317 
	#AT91C_US_TXDIS
 (() 0x1 << 7)

318 
	#AT91C_US_RSTSTA
 (() 0x1 << 8)

320 
	#AT91C_US_PAR
 (() 0x7 << 9)

321 
	#AT91C_US_PAR_EVEN
 (() 0x0 << 9)

322 
	#AT91C_US_PAR_ODD
 (() 0x1 << 9)

323 
	#AT91C_US_PAR_SPACE
 (() 0x2 << 9)

324 
	#AT91C_US_PAR_MARK
 (() 0x3 << 9)

325 
	#AT91C_US_PAR_NONE
 (() 0x4 << 9)

326 
	#AT91C_US_PAR_MULTI_DROP
 (() 0x6 << 9)

327 
	#AT91C_US_CHMODE
 (() 0x3 << 14)

328 
	#AT91C_US_CHMODE_NORMAL
 (() 0x0 << 14)

329 
	#AT91C_US_CHMODE_AUTO
 (() 0x1 << 14)

330 
	#AT91C_US_CHMODE_LOCAL
 (() 0x2 << 14)

331 
	#AT91C_US_CHMODE_REMOTE
 (() 0x3 << 14)

333 
	#AT91C_US_RXRDY
 (() 0x1 << 0)

334 
	#AT91C_US_TXRDY
 (() 0x1 << 1)

335 
	#AT91C_US_ENDRX
 (() 0x1 << 3)

336 
	#AT91C_US_ENDTX
 (() 0x1 << 4)

337 
	#AT91C_US_OVRE
 (() 0x1 << 5)

338 
	#AT91C_US_FRAME
 (() 0x1 << 6)

339 
	#AT91C_US_PARE
 (() 0x1 << 7)

340 
	#AT91C_US_TXEMPTY
 (() 0x1 << 9)

341 
	#AT91C_US_TXBUFE
 (() 0x1 << 11)

342 
	#AT91C_US_RXBUFF
 (() 0x1 << 12)

343 
	#AT91C_US_COMM_TX
 (() 0x1 << 30)

344 
	#AT91C_US_COMM_RX
 (() 0x1 << 31)

349 
	#AT91C_US_FORCE_NTRST
 (() 0x1 << 0)

350 

	)

354 
	s_AT91S_PIO
 {

355 
AT91_REG
 
	mPIO_PER
;

356 
AT91_REG
 
	mPIO_PDR
;

357 
AT91_REG
 
	mPIO_PSR
;

358 
AT91_REG
 
	mRe£rved0
[1];

359 
AT91_REG
 
	mPIO_OER
;

360 
AT91_REG
 
	mPIO_ODR
;

361 
AT91_REG
 
	mPIO_OSR
;

362 
AT91_REG
 
	mRe£rved1
[1];

363 
AT91_REG
 
	mPIO_IFER
;

364 
AT91_REG
 
	mPIO_IFDR
;

365 
AT91_REG
 
	mPIO_IFSR
;

366 
AT91_REG
 
	mRe£rved2
[1];

367 
AT91_REG
 
	mPIO_SODR
;

368 
AT91_REG
 
	mPIO_CODR
;

369 
AT91_REG
 
	mPIO_ODSR
;

370 
AT91_REG
 
	mPIO_PDSR
;

371 
AT91_REG
 
	mPIO_IER
;

372 
AT91_REG
 
	mPIO_IDR
;

373 
AT91_REG
 
	mPIO_IMR
;

374 
AT91_REG
 
	mPIO_ISR
;

375 
AT91_REG
 
	mPIO_MDER
;

376 
AT91_REG
 
	mPIO_MDDR
;

377 
AT91_REG
 
	mPIO_MDSR
;

378 
AT91_REG
 
	mRe£rved3
[1];

379 
AT91_REG
 
	mPIO_PPUDR
;

380 
AT91_REG
 
	mPIO_PPUER
;

381 
AT91_REG
 
	mPIO_PPUSR
;

382 
AT91_REG
 
	mRe£rved4
[1];

383 
AT91_REG
 
	mPIO_ASR
;

384 
AT91_REG
 
	mPIO_BSR
;

385 
AT91_REG
 
	mPIO_ABSR
;

386 
AT91_REG
 
	mRe£rved5
[9];

387 
AT91_REG
 
	mPIO_OWER
;

388 
AT91_REG
 
	mPIO_OWDR
;

389 
AT91_REG
 
	mPIO_OWSR
;

390 } 
	tAT91S_PIO
, *
	tAT91PS_PIO
;

396 
	s_AT91S_CKGR
 {

397 
AT91_REG
 
	mCKGR_MOR
;

398 
AT91_REG
 
	mCKGR_MCFR
;

399 
AT91_REG
 
	mRe£rved0
[1];

400 
AT91_REG
 
	mCKGR_PLLR
;

401 } 
	tAT91S_CKGR
, *
	tAT91PS_CKGR
;

404 
	#AT91C_CKGR_MOSCEN
 (() 0x1 << 0)

405 
	#AT91C_CKGR_OSCBYPASS
 (() 0x1 << 1)

406 
	#AT91C_CKGR_OSCOUNT
 (() 0xFF << 8)

408 
	#AT91C_CKGR_MAINF
 (() 0xFFFF << 0)

409 
	#AT91C_CKGR_MAINRDY
 (() 0x1 << 16)

411 
	#AT91C_CKGR_DIV
 (() 0xFF << 0)

412 
	#AT91C_CKGR_DIV_0
 (() 0x0)

413 
	#AT91C_CKGR_DIV_BYPASS
 (() 0x1)

414 
	#AT91C_CKGR_PLLCOUNT
 (() 0x3F << 8)

415 
	#AT91C_CKGR_OUT
 (() 0x3 << 14)

416 
	#AT91C_CKGR_OUT_0
 (() 0x0 << 14)

417 
	#AT91C_CKGR_OUT_1
 (() 0x1 << 14)

418 
	#AT91C_CKGR_OUT_2
 (() 0x2 << 14)

419 
	#AT91C_CKGR_OUT_3
 (() 0x3 << 14)

420 
	#AT91C_CKGR_MUL
 (() 0x7FF << 16)

421 
	#AT91C_CKGR_USBDIV
 (() 0x3 << 28)

422 
	#AT91C_CKGR_USBDIV_0
 (() 0x0 << 28)

423 
	#AT91C_CKGR_USBDIV_1
 (() 0x1 << 28)

424 
	#AT91C_CKGR_USBDIV_2
 (() 0x2 << 28)

425 

	)

429 
	s_AT91S_PMC
 {

430 
AT91_REG
 
	mPMC_SCER
;

431 
AT91_REG
 
	mPMC_SCDR
;

432 
AT91_REG
 
	mPMC_SCSR
;

433 
AT91_REG
 
	mRe£rved0
[1];

434 
AT91_REG
 
	mPMC_PCER
;

435 
AT91_REG
 
	mPMC_PCDR
;

436 
AT91_REG
 
	mPMC_PCSR
;

437 
AT91_REG
 
	mRe£rved1
[1];

438 
AT91_REG
 
	mPMC_MOR
;

439 
AT91_REG
 
	mPMC_MCFR
;

440 
AT91_REG
 
	mRe£rved2
[1];

441 
AT91_REG
 
	mPMC_PLLR
;

442 
AT91_REG
 
	mPMC_MCKR
;

443 
AT91_REG
 
	mRe£rved3
[3];

444 
AT91_REG
 
	mPMC_PCKR
[4];

445 
AT91_REG
 
	mRe£rved4
[4];

446 
AT91_REG
 
	mPMC_IER
;

447 
AT91_REG
 
	mPMC_IDR
;

448 
AT91_REG
 
	mPMC_SR
;

449 
AT91_REG
 
	mPMC_IMR
;

450 } 
	tAT91S_PMC
, *
	tAT91PS_PMC
;

453 
	#AT91C_PMC_PCK
 (() 0x1 << 0)

454 
	#AT91C_PMC_UDP
 (() 0x1 << 7)

455 
	#AT91C_PMC_PCK0
 (() 0x1 << 8)

456 
	#AT91C_PMC_PCK1
 (() 0x1 << 9)

457 
	#AT91C_PMC_PCK2
 (() 0x1 << 10)

458 
	#AT91C_PMC_PCK3
 (() 0x1 << 11)

465 
	#AT91C_PMC_CSS
 (() 0x3 << 0)

466 
	#AT91C_PMC_CSS_SLOW_CLK
 (() 0x0)

467 
	#AT91C_PMC_CSS_MAIN_CLK
 (() 0x1)

468 
	#AT91C_PMC_CSS_PLL_CLK
 (() 0x3)

469 
	#AT91C_PMC_PRES
 (() 0x7 << 2)

470 
	#AT91C_PMC_PRES_CLK
 (() 0x0 << 2)

471 
	#AT91C_PMC_PRES_CLK_2
 (() 0x1 << 2)

472 
	#AT91C_PMC_PRES_CLK_4
 (() 0x2 << 2)

473 
	#AT91C_PMC_PRES_CLK_8
 (() 0x3 << 2)

474 
	#AT91C_PMC_PRES_CLK_16
 (() 0x4 << 2)

475 
	#AT91C_PMC_PRES_CLK_32
 (() 0x5 << 2)

476 
	#AT91C_PMC_PRES_CLK_64
 (() 0x6 << 2)

479 
	#AT91C_PMC_MOSCS
 (() 0x1 << 0)

480 
	#AT91C_PMC_LOCK
 (() 0x1 << 2)

481 
	#AT91C_PMC_MCKRDY
 (() 0x1 << 3)

482 
	#AT91C_PMC_PCK0RDY
 (() 0x1 << 8)

483 
	#AT91C_PMC_PCK1RDY
 (() 0x1 << 9)

484 
	#AT91C_PMC_PCK2RDY
 (() 0x1 << 10)

485 
	#AT91C_PMC_PCK3RDY
 (() 0x1 << 11)

489 

	)

493 
	s_AT91S_RSTC
 {

494 
AT91_REG
 
	mRSTC_RCR
;

495 
AT91_REG
 
	mRSTC_RSR
;

496 
AT91_REG
 
	mRSTC_RMR
;

497 } 
	tAT91S_RSTC
, *
	tAT91PS_RSTC
;

500 
	#AT91C_RSTC_PROCRST
 (() 0x1 << 0)

501 
	#AT91C_RSTC_PERRST
 (() 0x1 << 2)

502 
	#AT91C_RSTC_EXTRST
 (() 0x1 << 3)

503 
	#AT91C_RSTC_KEY
 (() 0xFF << 24)

505 
	#AT91C_RSTC_URSTS
 (() 0x1 << 0)

506 
	#AT91C_RSTC_BODSTS
 (() 0x1 << 1)

507 
	#AT91C_RSTC_RSTTYP
 (() 0x7 << 8)

508 
	#AT91C_RSTC_RSTTYP_POWERUP
 (() 0x0 << 8)

509 
	#AT91C_RSTC_RSTTYP_WAKEUP
 (() 0x1 << 8)

510 
	#AT91C_RSTC_RSTTYP_WATCHDOG
 (() 0x2 << 8)

511 
	#AT91C_RSTC_RSTTYP_SOFTWARE
 (() 0x3 << 8)

512 
	#AT91C_RSTC_RSTTYP_USER
 (() 0x4 << 8)

513 
	#AT91C_RSTC_RSTTYP_BROWNOUT
 (() 0x5 << 8)

514 
	#AT91C_RSTC_NRSTL
 (() 0x1 << 16)

515 
	#AT91C_RSTC_SRCMP
 (() 0x1 << 17)

517 
	#AT91C_RSTC_URSTEN
 (() 0x1 << 0)

518 
	#AT91C_RSTC_URSTIEN
 (() 0x1 << 4)

519 
	#AT91C_RSTC_ERSTL
 (() 0xF << 8)

520 
	#AT91C_RSTC_BODIEN
 (() 0x1 << 16)

521 

	)

525 
	s_AT91S_RTTC
 {

526 
AT91_REG
 
	mRTTC_RTMR
;

527 
AT91_REG
 
	mRTTC_RTAR
;

528 
AT91_REG
 
	mRTTC_RTVR
;

529 
AT91_REG
 
	mRTTC_RTSR
;

530 } 
	tAT91S_RTTC
, *
	tAT91PS_RTTC
;

533 
	#AT91C_RTTC_RTPRES
 (() 0xFFFF << 0)

534 
	#AT91C_RTTC_ALMIEN
 (() 0x1 << 16)

535 
	#AT91C_RTTC_RTTINCIEN
 (() 0x1 << 17)

536 
	#AT91C_RTTC_RTTRST
 (() 0x1 << 18)

538 
	#AT91C_RTTC_ALMV
 (() 0x0 << 0)

540 
	#AT91C_RTTC_CRTV
 (() 0x0 << 0)

542 
	#AT91C_RTTC_ALMS
 (() 0x1 << 0)

543 
	#AT91C_RTTC_RTTINC
 (() 0x1 << 1)

544 

	)

548 
	s_AT91S_PITC
 {

549 
AT91_REG
 
	mPITC_PIMR
;

550 
AT91_REG
 
	mPITC_PISR
;

551 
AT91_REG
 
	mPITC_PIVR
;

552 
AT91_REG
 
	mPITC_PIIR
;

553 } 
	tAT91S_PITC
, *
	tAT91PS_PITC
;

556 
	#AT91C_PITC_PIV
 (() 0xFFFFF << 0)

557 
	#AT91C_PITC_PITEN
 (() 0x1 << 24)

558 
	#AT91C_PITC_PITIEN
 (() 0x1 << 25)

560 
	#AT91C_PITC_PITS
 (() 0x1 << 0)

562 
	#AT91C_PITC_CPIV
 (() 0xFFFFF << 0)

563 
	#AT91C_PITC_PICNT
 (() 0xFFF << 20)

565 

	)

569 
	s_AT91S_WDTC
 {

570 
AT91_REG
 
	mWDTC_WDCR
;

571 
AT91_REG
 
	mWDTC_WDMR
;

572 
AT91_REG
 
	mWDTC_WDSR
;

573 } 
	tAT91S_WDTC
, *
	tAT91PS_WDTC
;

576 
	#AT91C_WDTC_WDRSTT
 (() 0x1 << 0)

577 
	#AT91C_WDTC_KEY
 (() 0xFF << 24)

579 
	#AT91C_WDTC_WDV
 (() 0xFFF << 0)

580 
	#AT91C_WDTC_WDFIEN
 (() 0x1 << 12)

581 
	#AT91C_WDTC_WDRSTEN
 (() 0x1 << 13)

582 
	#AT91C_WDTC_WDRPROC
 (() 0x1 << 14)

583 
	#AT91C_WDTC_WDDIS
 (() 0x1 << 15)

584 
	#AT91C_WDTC_WDD
 (() 0xFFF << 16)

585 
	#AT91C_WDTC_WDDBGHLT
 (() 0x1 << 28)

586 
	#AT91C_WDTC_WDIDLEHLT
 (() 0x1 << 29)

588 
	#AT91C_WDTC_WDUNF
 (() 0x1 << 0)

589 
	#AT91C_WDTC_WDERR
 (() 0x1 << 1)

590 

	)

594 
	s_AT91S_VREG
 {

595 
AT91_REG
 
	mVREG_MR
;

596 } 
	tAT91S_VREG
, *
	tAT91PS_VREG
;

599 
	#AT91C_VREG_PSTDBY
 (() 0x1 << 0)

600 

	)

604 
	s_AT91S_MC
 {

605 
AT91_REG
 
	mMC_RCR
;

606 
AT91_REG
 
	mMC_ASR
;

607 
AT91_REG
 
	mMC_AASR
;

608 
AT91_REG
 
	mRe£rved0
[21];

609 
AT91_REG
 
	mMC_FMR
;

610 
AT91_REG
 
	mMC_FCR
;

611 
AT91_REG
 
	mMC_FSR
;

612 } 
	tAT91S_MC
, *
	tAT91PS_MC
;

615 
	#AT91C_MC_RCB
 (() 0x1 << 0)

617 
	#AT91C_MC_UNDADD
 (() 0x1 << 0)

618 
	#AT91C_MC_MISADD
 (() 0x1 << 1)

619 
	#AT91C_MC_ABTSZ
 (() 0x3 << 8)

620 
	#AT91C_MC_ABTSZ_BYTE
 (() 0x0 << 8)

621 
	#AT91C_MC_ABTSZ_HWORD
 (() 0x1 << 8)

622 
	#AT91C_MC_ABTSZ_WORD
 (() 0x2 << 8)

623 
	#AT91C_MC_ABTTYP
 (() 0x3 << 10)

624 
	#AT91C_MC_ABTTYP_DATAR
 (() 0x0 << 10)

625 
	#AT91C_MC_ABTTYP_DATAW
 (() 0x1 << 10)

626 
	#AT91C_MC_ABTTYP_FETCH
 (() 0x2 << 10)

627 
	#AT91C_MC_MST0
 (() 0x1 << 16)

628 
	#AT91C_MC_MST1
 (() 0x1 << 17)

629 
	#AT91C_MC_SVMST0
 (() 0x1 << 24)

630 
	#AT91C_MC_SVMST1
 (() 0x1 << 25)

632 
	#AT91C_MC_FRDY
 (() 0x1 << 0)

633 
	#AT91C_MC_LOCKE
 (() 0x1 << 2)

634 
	#AT91C_MC_PROGE
 (() 0x1 << 3)

635 
	#AT91C_MC_NEBP
 (() 0x1 << 7)

636 
	#AT91C_MC_FWS
 (() 0x3 << 8)

637 
	#AT91C_MC_FWS_0FWS
 (() 0x0 << 8)

638 
	#AT91C_MC_FWS_1FWS
 (() 0x1 << 8)

639 
	#AT91C_MC_FWS_2FWS
 (() 0x2 << 8)

640 
	#AT91C_MC_FWS_3FWS
 (() 0x3 << 8)

641 
	#AT91C_MC_FMCN
 (() 0xFF << 16)

643 
	#AT91C_MC_FCMD
 (() 0xF << 0)

644 
	#AT91C_MC_FCMD_START_PROG
 (() 0x1)

645 
	#AT91C_MC_FCMD_LOCK
 (() 0x2)

646 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (() 0x3)

647 
	#AT91C_MC_FCMD_UNLOCK
 (() 0x4)

648 
	#AT91C_MC_FCMD_ERASE_ALL
 (() 0x8)

649 
	#AT91C_MC_FCMD_SET_GP_NVM
 (() 0xB)

650 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (() 0xD)

651 
	#AT91C_MC_FCMD_SET_SECURITY
 (() 0xF)

652 
	#AT91C_MC_PAGEN
 (() 0x3FF << 8)

653 
	#AT91C_MC_KEY
 (() 0xFF << 24)

655 
	#AT91C_MC_SECURITY
 (() 0x1 << 4)

656 
	#AT91C_MC_GPNVM0
 (() 0x1 << 8)

657 
	#AT91C_MC_GPNVM1
 (() 0x1 << 9)

658 
	#AT91C_MC_GPNVM2
 (() 0x1 << 10)

659 
	#AT91C_MC_GPNVM3
 (() 0x1 << 11)

660 
	#AT91C_MC_GPNVM4
 (() 0x1 << 12)

661 
	#AT91C_MC_GPNVM5
 (() 0x1 << 13)

662 
	#AT91C_MC_GPNVM6
 (() 0x1 << 14)

663 
	#AT91C_MC_GPNVM7
 (() 0x1 << 15)

664 
	#AT91C_MC_LOCKS0
 (() 0x1 << 16)

665 
	#AT91C_MC_LOCKS1
 (() 0x1 << 17)

666 
	#AT91C_MC_LOCKS2
 (() 0x1 << 18)

667 
	#AT91C_MC_LOCKS3
 (() 0x1 << 19)

668 
	#AT91C_MC_LOCKS4
 (() 0x1 << 20)

669 
	#AT91C_MC_LOCKS5
 (() 0x1 << 21)

670 
	#AT91C_MC_LOCKS6
 (() 0x1 << 22)

671 
	#AT91C_MC_LOCKS7
 (() 0x1 << 23)

672 
	#AT91C_MC_LOCKS8
 (() 0x1 << 24)

673 
	#AT91C_MC_LOCKS9
 (() 0x1 << 25)

674 
	#AT91C_MC_LOCKS10
 (() 0x1 << 26)

675 
	#AT91C_MC_LOCKS11
 (() 0x1 << 27)

676 
	#AT91C_MC_LOCKS12
 (() 0x1 << 28)

677 
	#AT91C_MC_LOCKS13
 (() 0x1 << 29)

678 
	#AT91C_MC_LOCKS14
 (() 0x1 << 30)

679 
	#AT91C_MC_LOCKS15
 (() 0x1 << 31)

680 

	)

684 
	s_AT91S_SPI
 {

685 
AT91_REG
 
	mSPI_CR
;

686 
AT91_REG
 
	mSPI_MR
;

687 
AT91_REG
 
	mSPI_RDR
;

688 
AT91_REG
 
	mSPI_TDR
;

689 
AT91_REG
 
	mSPI_SR
;

690 
AT91_REG
 
	mSPI_IER
;

691 
AT91_REG
 
	mSPI_IDR
;

692 
AT91_REG
 
	mSPI_IMR
;

693 
AT91_REG
 
	mRe£rved0
[4];

694 
AT91_REG
 
	mSPI_CSR
[4];

695 
AT91_REG
 
	mRe£rved1
[48];

696 
AT91_REG
 
	mSPI_RPR
;

697 
AT91_REG
 
	mSPI_RCR
;

698 
AT91_REG
 
	mSPI_TPR
;

699 
AT91_REG
 
	mSPI_TCR
;

700 
AT91_REG
 
	mSPI_RNPR
;

701 
AT91_REG
 
	mSPI_RNCR
;

702 
AT91_REG
 
	mSPI_TNPR
;

703 
AT91_REG
 
	mSPI_TNCR
;

704 
AT91_REG
 
	mSPI_PTCR
;

705 
AT91_REG
 
	mSPI_PTSR
;

706 } 
	tAT91S_SPI
, *
	tAT91PS_SPI
;

709 
	#AT91C_SPI_SPIEN
 (() 0x1 << 0)

710 
	#AT91C_SPI_SPIDIS
 (() 0x1 << 1)

711 
	#AT91C_SPI_SWRST
 (() 0x1 << 7)

712 
	#AT91C_SPI_LASTXFER
 (() 0x1 << 24)

714 
	#AT91C_SPI_MSTR
 (() 0x1 << 0)

715 
	#AT91C_SPI_PS
 (() 0x1 << 1)

716 
	#AT91C_SPI_PS_FIXED
 (() 0x0 << 1)

717 
	#AT91C_SPI_PS_VARIABLE
 (() 0x1 << 1)

718 
	#AT91C_SPI_PCSDEC
 (() 0x1 << 2)

719 
	#AT91C_SPI_FDIV
 (() 0x1 << 3)

720 
	#AT91C_SPI_MODFDIS
 (() 0x1 << 4)

721 
	#AT91C_SPI_LLB
 (() 0x1 << 7)

722 
	#AT91C_SPI_PCS
 (() 0xF << 16)

723 
	#AT91C_SPI_DLYBCS
 (() 0xFF << 24)

725 
	#AT91C_SPI_RD
 (() 0xFFFF << 0)

726 
	#AT91C_SPI_RPCS
 (() 0xF << 16)

728 
	#AT91C_SPI_TD
 (() 0xFFFF << 0)

729 
	#AT91C_SPI_TPCS
 (() 0xF << 16)

731 
	#AT91C_SPI_RDRF
 (() 0x1 << 0)

732 
	#AT91C_SPI_TDRE
 (() 0x1 << 1)

733 
	#AT91C_SPI_MODF
 (() 0x1 << 2)

734 
	#AT91C_SPI_OVRES
 (() 0x1 << 3)

735 
	#AT91C_SPI_ENDRX
 (() 0x1 << 4)

736 
	#AT91C_SPI_ENDTX
 (() 0x1 << 5)

737 
	#AT91C_SPI_RXBUFF
 (() 0x1 << 6)

738 
	#AT91C_SPI_TXBUFE
 (() 0x1 << 7)

739 
	#AT91C_SPI_NSSR
 (() 0x1 << 8)

740 
	#AT91C_SPI_TXEMPTY
 (() 0x1 << 9)

741 
	#AT91C_SPI_SPIENS
 (() 0x1 << 16)

746 
	#AT91C_SPI_CPOL
 (() 0x1 << 0)

747 
	#AT91C_SPI_NCPHA
 (() 0x1 << 1)

748 
	#AT91C_SPI_CSAAT
 (() 0x1 << 3)

749 
	#AT91C_SPI_BITS
 (() 0xF << 4)

750 
	#AT91C_SPI_BITS_8
 (() 0x0 << 4)

751 
	#AT91C_SPI_BITS_9
 (() 0x1 << 4)

752 
	#AT91C_SPI_BITS_10
 (() 0x2 << 4)

753 
	#AT91C_SPI_BITS_11
 (() 0x3 << 4)

754 
	#AT91C_SPI_BITS_12
 (() 0x4 << 4)

755 
	#AT91C_SPI_BITS_13
 (() 0x5 << 4)

756 
	#AT91C_SPI_BITS_14
 (() 0x6 << 4)

757 
	#AT91C_SPI_BITS_15
 (() 0x7 << 4)

758 
	#AT91C_SPI_BITS_16
 (() 0x8 << 4)

759 
	#AT91C_SPI_SCBR
 (() 0xFF << 8)

760 
	#AT91C_SPI_DLYBS
 (() 0xFF << 16)

761 
	#AT91C_SPI_DLYBCT
 (() 0xFF << 24)

762 

	)

766 
	s_AT91S_USART
 {

767 
AT91_REG
 
	mUS_CR
;

768 
AT91_REG
 
	mUS_MR
;

769 
AT91_REG
 
	mUS_IER
;

770 
AT91_REG
 
	mUS_IDR
;

771 
AT91_REG
 
	mUS_IMR
;

772 
AT91_REG
 
	mUS_CSR
;

773 
AT91_REG
 
	mUS_RHR
;

774 
AT91_REG
 
	mUS_THR
;

775 
AT91_REG
 
	mUS_BRGR
;

776 
AT91_REG
 
	mUS_RTOR
;

777 
AT91_REG
 
	mUS_TTGR
;

778 
AT91_REG
 
	mRe£rved0
[5];

779 
AT91_REG
 
	mUS_FIDI
;

780 
AT91_REG
 
	mUS_NER
;

781 
AT91_REG
 
	mRe£rved1
[1];

782 
AT91_REG
 
	mUS_IF
;

783 
AT91_REG
 
	mRe£rved2
[44];

784 
AT91_REG
 
	mUS_RPR
;

785 
AT91_REG
 
	mUS_RCR
;

786 
AT91_REG
 
	mUS_TPR
;

787 
AT91_REG
 
	mUS_TCR
;

788 
AT91_REG
 
	mUS_RNPR
;

789 
AT91_REG
 
	mUS_RNCR
;

790 
AT91_REG
 
	mUS_TNPR
;

791 
AT91_REG
 
	mUS_TNCR
;

792 
AT91_REG
 
	mUS_PTCR
;

793 
AT91_REG
 
	mUS_PTSR
;

794 } 
	tAT91S_USART
, *
	tAT91PS_USART
;

797 
	#AT91C_US_STTBRK
 (() 0x1 << 9)

798 
	#AT91C_US_STPBRK
 (() 0x1 << 10)

799 
	#AT91C_US_STTTO
 (() 0x1 << 11)

800 
	#AT91C_US_SENDA
 (() 0x1 << 12)

801 
	#AT91C_US_RSTIT
 (() 0x1 << 13)

802 
	#AT91C_US_RSTNACK
 (() 0x1 << 14)

803 
	#AT91C_US_RETTO
 (() 0x1 << 15)

804 
	#AT91C_US_DTREN
 (() 0x1 << 16)

805 
	#AT91C_US_DTRDIS
 (() 0x1 << 17)

806 
	#AT91C_US_RTSEN
 (() 0x1 << 18)

807 
	#AT91C_US_RTSDIS
 (() 0x1 << 19)

809 
	#AT91C_US_USMODE
 (() 0xF << 0)

810 
	#AT91C_US_USMODE_NORMAL
 (() 0x0)

811 
	#AT91C_US_USMODE_RS485
 (() 0x1)

812 
	#AT91C_US_USMODE_HWHSH
 (() 0x2)

813 
	#AT91C_US_USMODE_MODEM
 (() 0x3)

814 
	#AT91C_US_USMODE_ISO7816_0
 (() 0x4)

815 
	#AT91C_US_USMODE_ISO7816_1
 (() 0x6)

816 
	#AT91C_US_USMODE_IRDA
 (() 0x8)

817 
	#AT91C_US_USMODE_SWHSH
 (() 0xC)

818 
	#AT91C_US_CLKS
 (() 0x3 << 4)

819 
	#AT91C_US_CLKS_CLOCK
 (() 0x0 << 4)

820 
	#AT91C_US_CLKS_FDIV1
 (() 0x1 << 4)

821 
	#AT91C_US_CLKS_SLOW
 (() 0x2 << 4)

822 
	#AT91C_US_CLKS_EXT
 (() 0x3 << 4)

823 
	#AT91C_US_CHRL
 (() 0x3 << 6)

824 
	#AT91C_US_CHRL_5_BITS
 (() 0x0 << 6)

825 
	#AT91C_US_CHRL_6_BITS
 (() 0x1 << 6)

826 
	#AT91C_US_CHRL_7_BITS
 (() 0x2 << 6)

827 
	#AT91C_US_CHRL_8_BITS
 (() 0x3 << 6)

828 
	#AT91C_US_SYNC
 (() 0x1 << 8)

829 
	#AT91C_US_NBSTOP
 (() 0x3 << 12)

830 
	#AT91C_US_NBSTOP_1_BIT
 (() 0x0 << 12)

831 
	#AT91C_US_NBSTOP_15_BIT
 (() 0x1 << 12)

832 
	#AT91C_US_NBSTOP_2_BIT
 (() 0x2 << 12)

833 
	#AT91C_US_MSBF
 (() 0x1 << 16)

834 
	#AT91C_US_MODE9
 (() 0x1 << 17)

835 
	#AT91C_US_CKLO
 (() 0x1 << 18)

836 
	#AT91C_US_OVER
 (() 0x1 << 19)

837 
	#AT91C_US_INACK
 (() 0x1 << 20)

838 
	#AT91C_US_DSNACK
 (() 0x1 << 21)

839 
	#AT91C_US_MAX_ITER
 (() 0x1 << 24)

840 
	#AT91C_US_FILTER
 (() 0x1 << 28)

842 
	#AT91C_US_RXBRK
 (() 0x1 << 2)

843 
	#AT91C_US_TIMEOUT
 (() 0x1 << 8)

844 
	#AT91C_US_ITERATION
 (() 0x1 << 10)

845 
	#AT91C_US_NACK
 (() 0x1 << 13)

846 
	#AT91C_US_RIIC
 (() 0x1 << 16)

847 
	#AT91C_US_DSRIC
 (() 0x1 << 17)

848 
	#AT91C_US_DCDIC
 (() 0x1 << 18)

849 
	#AT91C_US_CTSIC
 (() 0x1 << 19)

853 
	#AT91C_US_RI
 (() 0x1 << 20)

854 
	#AT91C_US_DSR
 (() 0x1 << 21)

855 
	#AT91C_US_DCD
 (() 0x1 << 22)

856 
	#AT91C_US_CTS
 (() 0x1 << 23)

857 

	)

861 
	s_AT91S_SSC
 {

862 
AT91_REG
 
	mSSC_CR
;

863 
AT91_REG
 
	mSSC_CMR
;

864 
AT91_REG
 
	mRe£rved0
[2];

865 
AT91_REG
 
	mSSC_RCMR
;

866 
AT91_REG
 
	mSSC_RFMR
;

867 
AT91_REG
 
	mSSC_TCMR
;

868 
AT91_REG
 
	mSSC_TFMR
;

869 
AT91_REG
 
	mSSC_RHR
;

870 
AT91_REG
 
	mSSC_THR
;

871 
AT91_REG
 
	mRe£rved1
[2];

872 
AT91_REG
 
	mSSC_RSHR
;

873 
AT91_REG
 
	mSSC_TSHR
;

874 
AT91_REG
 
	mRe£rved2
[2];

875 
AT91_REG
 
	mSSC_SR
;

876 
AT91_REG
 
	mSSC_IER
;

877 
AT91_REG
 
	mSSC_IDR
;

878 
AT91_REG
 
	mSSC_IMR
;

879 
AT91_REG
 
	mRe£rved3
[44];

880 
AT91_REG
 
	mSSC_RPR
;

881 
AT91_REG
 
	mSSC_RCR
;

882 
AT91_REG
 
	mSSC_TPR
;

883 
AT91_REG
 
	mSSC_TCR
;

884 
AT91_REG
 
	mSSC_RNPR
;

885 
AT91_REG
 
	mSSC_RNCR
;

886 
AT91_REG
 
	mSSC_TNPR
;

887 
AT91_REG
 
	mSSC_TNCR
;

888 
AT91_REG
 
	mSSC_PTCR
;

889 
AT91_REG
 
	mSSC_PTSR
;

890 } 
	tAT91S_SSC
, *
	tAT91PS_SSC
;

893 
	#AT91C_SSC_RXEN
 (() 0x1 << 0)

894 
	#AT91C_SSC_RXDIS
 (() 0x1 << 1)

895 
	#AT91C_SSC_TXEN
 (() 0x1 << 8)

896 
	#AT91C_SSC_TXDIS
 (() 0x1 << 9)

897 
	#AT91C_SSC_SWRST
 (() 0x1 << 15)

899 
	#AT91C_SSC_CKS
 (() 0x3 << 0)

900 
	#AT91C_SSC_CKS_DIV
 (() 0x0)

901 
	#AT91C_SSC_CKS_TK
 (() 0x1)

902 
	#AT91C_SSC_CKS_RK
 (() 0x2)

903 
	#AT91C_SSC_CKO
 (() 0x7 << 2)

904 
	#AT91C_SSC_CKO_NONE
 (() 0x0 << 2)

905 
	#AT91C_SSC_CKO_CONTINOUS
 (() 0x1 << 2)

906 
	#AT91C_SSC_CKO_DATA_TX
 (() 0x2 << 2)

907 
	#AT91C_SSC_CKI
 (() 0x1 << 5)

908 
	#AT91C_SSC_START
 (() 0xF << 8)

909 
	#AT91C_SSC_START_CONTINOUS
 (() 0x0 << 8)

910 
	#AT91C_SSC_START_TX
 (() 0x1 << 8)

911 
	#AT91C_SSC_START_LOW_RF
 (() 0x2 << 8)

912 
	#AT91C_SSC_START_HIGH_RF
 (() 0x3 << 8)

913 
	#AT91C_SSC_START_FALL_RF
 (() 0x4 << 8)

914 
	#AT91C_SSC_START_RISE_RF
 (() 0x5 << 8)

915 
	#AT91C_SSC_START_LEVEL_RF
 (() 0x6 << 8)

916 
	#AT91C_SSC_START_EDGE_RF
 (() 0x7 << 8)

917 
	#AT91C_SSC_START_0
 (() 0x8 << 8)

918 
	#AT91C_SSC_STTDLY
 (() 0xFF << 16)

919 
	#AT91C_SSC_PERIOD
 (() 0xFF << 24)

921 
	#AT91C_SSC_DATLEN
 (() 0x1F << 0)

922 
	#AT91C_SSC_LOOP
 (() 0x1 << 5)

923 
	#AT91C_SSC_MSBF
 (() 0x1 << 7)

924 
	#AT91C_SSC_DATNB
 (() 0xF << 8)

925 
	#AT91C_SSC_FSLEN
 (() 0xF << 16)

926 
	#AT91C_SSC_FSOS
 (() 0x7 << 20)

927 
	#AT91C_SSC_FSOS_NONE
 (() 0x0 << 20)

928 
	#AT91C_SSC_FSOS_NEGATIVE
 (() 0x1 << 20)

929 
	#AT91C_SSC_FSOS_POSITIVE
 (() 0x2 << 20)

930 
	#AT91C_SSC_FSOS_LOW
 (() 0x3 << 20)

931 
	#AT91C_SSC_FSOS_HIGH
 (() 0x4 << 20)

932 
	#AT91C_SSC_FSOS_TOGGLE
 (() 0x5 << 20)

933 
	#AT91C_SSC_FSEDGE
 (() 0x1 << 24)

936 
	#AT91C_SSC_DATDEF
 (() 0x1 << 5)

937 
	#AT91C_SSC_FSDEN
 (() 0x1 << 23)

939 
	#AT91C_SSC_TXRDY
 (() 0x1 << 0)

940 
	#AT91C_SSC_TXEMPTY
 (() 0x1 << 1)

941 
	#AT91C_SSC_ENDTX
 (() 0x1 << 2)

942 
	#AT91C_SSC_TXBUFE
 (() 0x1 << 3)

943 
	#AT91C_SSC_RXRDY
 (() 0x1 << 4)

944 
	#AT91C_SSC_OVRUN
 (() 0x1 << 5)

945 
	#AT91C_SSC_ENDRX
 (() 0x1 << 6)

946 
	#AT91C_SSC_RXBUFF
 (() 0x1 << 7)

947 
	#AT91C_SSC_TXSYN
 (() 0x1 << 10)

948 
	#AT91C_SSC_RXSYN
 (() 0x1 << 11)

949 
	#AT91C_SSC_TXENA
 (() 0x1 << 16)

950 
	#AT91C_SSC_RXENA
 (() 0x1 << 17)

954 

	)

958 
	s_AT91S_TWI
 {

959 
AT91_REG
 
	mTWI_CR
;

960 
AT91_REG
 
	mTWI_MMR
;

961 
AT91_REG
 
	mRe£rved0
[1];

962 
AT91_REG
 
	mTWI_IADR
;

963 
AT91_REG
 
	mTWI_CWGR
;

964 
AT91_REG
 
	mRe£rved1
[3];

965 
AT91_REG
 
	mTWI_SR
;

966 
AT91_REG
 
	mTWI_IER
;

967 
AT91_REG
 
	mTWI_IDR
;

968 
AT91_REG
 
	mTWI_IMR
;

969 
AT91_REG
 
	mTWI_RHR
;

970 
AT91_REG
 
	mTWI_THR
;

971 } 
	tAT91S_TWI
, *
	tAT91PS_TWI
;

974 
	#AT91C_TWI_START
 (() 0x1 << 0)

975 
	#AT91C_TWI_STOP
 (() 0x1 << 1)

976 
	#AT91C_TWI_MSEN
 (() 0x1 << 2)

977 
	#AT91C_TWI_MSDIS
 (() 0x1 << 3)

978 
	#AT91C_TWI_SWRST
 (() 0x1 << 7)

980 
	#AT91C_TWI_IADRSZ
 (() 0x3 << 8)

981 
	#AT91C_TWI_IADRSZ_NO
 (() 0x0 << 8)

982 
	#AT91C_TWI_IADRSZ_1_BYTE
 (() 0x1 << 8)

983 
	#AT91C_TWI_IADRSZ_2_BYTE
 (() 0x2 << 8)

984 
	#AT91C_TWI_IADRSZ_3_BYTE
 (() 0x3 << 8)

985 
	#AT91C_TWI_MREAD
 (() 0x1 << 12)

986 
	#AT91C_TWI_DADR
 (() 0x7F << 16)

988 
	#AT91C_TWI_CLDIV
 (() 0xFF << 0)

989 
	#AT91C_TWI_CHDIV
 (() 0xFF << 8)

990 
	#AT91C_TWI_CKDIV
 (() 0x7 << 16)

992 
	#AT91C_TWI_TXCOMP
 (() 0x1 << 0)

993 
	#AT91C_TWI_RXRDY
 (() 0x1 << 1)

994 
	#AT91C_TWI_TXRDY
 (() 0x1 << 2)

995 
	#AT91C_TWI_OVRE
 (() 0x1 << 6)

996 
	#AT91C_TWI_UNRE
 (() 0x1 << 7)

997 
	#AT91C_TWI_NACK
 (() 0x1 << 8)

1001 

	)

1005 
	s_AT91S_PWMC_CH
 {

1006 
AT91_REG
 
	mPWMC_CMR
;

1007 
AT91_REG
 
	mPWMC_CDTYR
;

1008 
AT91_REG
 
	mPWMC_CPRDR
;

1009 
AT91_REG
 
	mPWMC_CCNTR
;

1010 
AT91_REG
 
	mPWMC_CUPDR
;

1011 
AT91_REG
 
	mPWMC_Re£rved
[3];

1012 } 
	tAT91S_PWMC_CH
, *
	tAT91PS_PWMC_CH
;

1015 
	#AT91C_PWMC_CPRE
 (() 0xF << 0)

1016 
	#AT91C_PWMC_CPRE_MCK
 (() 0x0)

1017 
	#AT91C_PWMC_CPRE_MCKA
 (() 0xB)

1018 
	#AT91C_PWMC_CPRE_MCKB
 (() 0xC)

1019 
	#AT91C_PWMC_CALG
 (() 0x1 << 8)

1020 
	#AT91C_PWMC_CPOL
 (() 0x1 << 9)

1021 
	#AT91C_PWMC_CPD
 (() 0x1 << 10)

1023 
	#AT91C_PWMC_CDTY
 (() 0x0 << 0)

1025 
	#AT91C_PWMC_CPRD
 (() 0x0 << 0)

1027 
	#AT91C_PWMC_CCNT
 (() 0x0 << 0)

1029 
	#AT91C_PWMC_CUPD
 (() 0x0 << 0)

1030 

	)

1034 
	s_AT91S_PWMC
 {

1035 
AT91_REG
 
	mPWMC_MR
;

1036 
AT91_REG
 
	mPWMC_ENA
;

1037 
AT91_REG
 
	mPWMC_DIS
;

1038 
AT91_REG
 
	mPWMC_SR
;

1039 
AT91_REG
 
	mPWMC_IER
;

1040 
AT91_REG
 
	mPWMC_IDR
;

1041 
AT91_REG
 
	mPWMC_IMR
;

1042 
AT91_REG
 
	mPWMC_ISR
;

1043 
AT91_REG
 
	mRe£rved0
[55];

1044 
AT91_REG
 
	mPWMC_VR
;

1045 
AT91_REG
 
	mRe£rved1
[64];

1046 
AT91S_PWMC_CH
 
	mPWMC_CH
[4];

1047 } 
	tAT91S_PWMC
, *
	tAT91PS_PWMC
;

1050 
	#AT91C_PWMC_DIVA
 (() 0xFF << 0)

1051 
	#AT91C_PWMC_PREA
 (() 0xF << 8)

1052 
	#AT91C_PWMC_PREA_MCK
 (() 0x0 << 8)

1053 
	#AT91C_PWMC_DIVB
 (() 0xFF << 16)

1054 
	#AT91C_PWMC_PREB
 (() 0xF << 24)

1055 
	#AT91C_PWMC_PREB_MCK
 (() 0x0 << 24)

1057 
	#AT91C_PWMC_CHID0
 (() 0x1 << 0)

1058 
	#AT91C_PWMC_CHID1
 (() 0x1 << 1)

1059 
	#AT91C_PWMC_CHID2
 (() 0x1 << 2)

1060 
	#AT91C_PWMC_CHID3
 (() 0x1 << 3)

1067 

	)

1071 
	s_AT91S_UDP
 {

1072 
AT91_REG
 
	mUDP_NUM
;

1073 
AT91_REG
 
	mUDP_GLBSTATE
;

1074 
AT91_REG
 
	mUDP_FADDR
;

1075 
AT91_REG
 
	mRe£rved0
[1];

1076 
AT91_REG
 
	mUDP_IER
;

1077 
AT91_REG
 
	mUDP_IDR
;

1078 
AT91_REG
 
	mUDP_IMR
;

1079 
AT91_REG
 
	mUDP_ISR
;

1080 
AT91_REG
 
	mUDP_ICR
;

1081 
AT91_REG
 
	mRe£rved1
[1];

1082 
AT91_REG
 
	mUDP_RSTEP
;

1083 
AT91_REG
 
	mRe£rved2
[1];

1084 
AT91_REG
 
	mUDP_CSR
[6];

1085 
AT91_REG
 
	mRe£rved3
[2];

1086 
AT91_REG
 
	mUDP_FDR
[6];

1087 
AT91_REG
 
	mRe£rved4
[3];

1088 
AT91_REG
 
	mUDP_TXVC
;

1089 } 
	tAT91S_UDP
, *
	tAT91PS_UDP
;

1092 
	#AT91C_UDP_FRM_NUM
 (() 0x7FF << 0)

1093 
	#AT91C_UDP_FRM_ERR
 (() 0x1 << 16)

1094 
	#AT91C_UDP_FRM_OK
 (() 0x1 << 17)

1096 
	#AT91C_UDP_FADDEN
 (() 0x1 << 0)

1097 
	#AT91C_UDP_CONFG
 (() 0x1 << 1)

1098 
	#AT91C_UDP_ESR
 (() 0x1 << 2)

1099 
	#AT91C_UDP_RSMINPR
 (() 0x1 << 3)

1100 
	#AT91C_UDP_RMWUPE
 (() 0x1 << 4)

1102 
	#AT91C_UDP_FADD
 (() 0xFF << 0)

1103 
	#AT91C_UDP_FEN
 (() 0x1 << 8)

1105 
	#AT91C_UDP_EPINT0
 (() 0x1 << 0)

1106 
	#AT91C_UDP_EPINT1
 (() 0x1 << 1)

1107 
	#AT91C_UDP_EPINT2
 (() 0x1 << 2)

1108 
	#AT91C_UDP_EPINT3
 (() 0x1 << 3)

1109 
	#AT91C_UDP_EPINT4
 (() 0x1 << 4)

1110 
	#AT91C_UDP_EPINT5
 (() 0x1 << 5)

1111 
	#AT91C_UDP_RXSUSP
 (() 0x1 << 8)

1112 
	#AT91C_UDP_RXRSM
 (() 0x1 << 9)

1113 
	#AT91C_UDP_EXTRSM
 (() 0x1 << 10)

1114 
	#AT91C_UDP_SOFINT
 (() 0x1 << 11)

1115 
	#AT91C_UDP_WAKEUP
 (() 0x1 << 13)

1119 
	#AT91C_UDP_ENDBUSRES
 (() 0x1 << 12)

1122 
	#AT91C_UDP_EP0
 (() 0x1 << 0)

1123 
	#AT91C_UDP_EP1
 (() 0x1 << 1)

1124 
	#AT91C_UDP_EP2
 (() 0x1 << 2)

1125 
	#AT91C_UDP_EP3
 (() 0x1 << 3)

1126 
	#AT91C_UDP_EP4
 (() 0x1 << 4)

1127 
	#AT91C_UDP_EP5
 (() 0x1 << 5)

1129 
	#AT91C_UDP_TXCOMP
 (() 0x1 << 0)

1130 
	#AT91C_UDP_RX_DATA_BK0
 (() 0x1 << 1)

1131 
	#AT91C_UDP_RXSETUP
 (() 0x1 << 2)

1132 
	#AT91C_UDP_ISOERROR
 (() 0x1 << 3)

1133 
	#AT91C_UDP_TXPKTRDY
 (() 0x1 << 4)

1134 
	#AT91C_UDP_FORCESTALL
 (() 0x1 << 5)

1135 
	#AT91C_UDP_RX_DATA_BK1
 (() 0x1 << 6)

1136 
	#AT91C_UDP_DIR
 (() 0x1 << 7)

1137 
	#AT91C_UDP_EPTYPE
 (() 0x7 << 8)

1138 
	#AT91C_UDP_EPTYPE_CTRL
 (() 0x0 << 8)

1139 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (() 0x1 << 8)

1140 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (() 0x2 << 8)

1141 
	#AT91C_UDP_EPTYPE_INT_OUT
 (() 0x3 << 8)

1142 
	#AT91C_UDP_EPTYPE_ISO_IN
 (() 0x5 << 8)

1143 
	#AT91C_UDP_EPTYPE_BULK_IN
 (() 0x6 << 8)

1144 
	#AT91C_UDP_EPTYPE_INT_IN
 (() 0x7 << 8)

1145 
	#AT91C_UDP_DTGLE
 (() 0x1 << 11)

1146 
	#AT91C_UDP_EPEDS
 (() 0x1 << 15)

1147 
	#AT91C_UDP_RXBYTECNT
 (() 0x7FF << 16)

1149 
	#AT91C_UDP_TXVDIS
 (() 0x1 << 8)

1150 
	#AT91C_UDP_PUON
 (() 0x1 << 9)

1151 

	)

1155 
	s_AT91S_TC
 {

1156 
AT91_REG
 
	mTC_CCR
;

1157 
AT91_REG
 
	mTC_CMR
;

1158 
AT91_REG
 
	mRe£rved0
[2];

1159 
AT91_REG
 
	mTC_CV
;

1160 
AT91_REG
 
	mTC_RA
;

1161 
AT91_REG
 
	mTC_RB
;

1162 
AT91_REG
 
	mTC_RC
;

1163 
AT91_REG
 
	mTC_SR
;

1164 
AT91_REG
 
	mTC_IER
;

1165 
AT91_REG
 
	mTC_IDR
;

1166 
AT91_REG
 
	mTC_IMR
;

1167 } 
	tAT91S_TC
, *
	tAT91PS_TC
;

1170 
	#AT91C_TC_CLKEN
 (() 0x1 << 0)

1171 
	#AT91C_TC_CLKDIS
 (() 0x1 << 1)

1172 
	#AT91C_TC_SWTRG
 (() 0x1 << 2)

1174 
	#AT91C_TC_CLKS
 (() 0x7 << 0)

1175 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (() 0x0)

1176 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (() 0x1)

1177 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (() 0x2)

1178 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (() 0x3)

1179 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (() 0x4)

1180 
	#AT91C_TC_CLKS_XC0
 (() 0x5)

1181 
	#AT91C_TC_CLKS_XC1
 (() 0x6)

1182 
	#AT91C_TC_CLKS_XC2
 (() 0x7)

1183 
	#AT91C_TC_CLKI
 (() 0x1 << 3)

1184 
	#AT91C_TC_BURST
 (() 0x3 << 4)

1185 
	#AT91C_TC_BURST_NONE
 (() 0x0 << 4)

1186 
	#AT91C_TC_BURST_XC0
 (() 0x1 << 4)

1187 
	#AT91C_TC_BURST_XC1
 (() 0x2 << 4)

1188 
	#AT91C_TC_BURST_XC2
 (() 0x3 << 4)

1189 
	#AT91C_TC_CPCSTOP
 (() 0x1 << 6)

1190 
	#AT91C_TC_LDBSTOP
 (() 0x1 << 6)

1191 
	#AT91C_TC_CPCDIS
 (() 0x1 << 7)

1192 
	#AT91C_TC_LDBDIS
 (() 0x1 << 7)

1193 
	#AT91C_TC_ETRGEDG
 (() 0x3 << 8)

1194 
	#AT91C_TC_ETRGEDG_NONE
 (() 0x0 << 8)

1195 
	#AT91C_TC_ETRGEDG_RISING
 (() 0x1 << 8)

1196 
	#AT91C_TC_ETRGEDG_FALLING
 (() 0x2 << 8)

1197 
	#AT91C_TC_ETRGEDG_BOTH
 (() 0x3 << 8)

1198 
	#AT91C_TC_EEVTEDG
 (() 0x3 << 8)

1199 
	#AT91C_TC_EEVTEDG_NONE
 (() 0x0 << 8)

1200 
	#AT91C_TC_EEVTEDG_RISING
 (() 0x1 << 8)

1201 
	#AT91C_TC_EEVTEDG_FALLING
 (() 0x2 << 8)

1202 
	#AT91C_TC_EEVTEDG_BOTH
 (() 0x3 << 8)

1203 
	#AT91C_TC_EEVT
 (() 0x3 << 10)

1204 
	#AT91C_TC_EEVT_TIOB
 (() 0x0 << 10)

1205 
	#AT91C_TC_EEVT_XC0
 (() 0x1 << 10)

1206 
	#AT91C_TC_EEVT_XC1
 (() 0x2 << 10)

1207 
	#AT91C_TC_EEVT_XC2
 (() 0x3 << 10)

1208 
	#AT91C_TC_ABETRG
 (() 0x1 << 10)

1209 
	#AT91C_TC_ENETRG
 (() 0x1 << 12)

1210 
	#AT91C_TC_WAVESEL
 (() 0x3 << 13)

1211 
	#AT91C_TC_WAVESEL_UP
 (() 0x0 << 13)

1212 
	#AT91C_TC_WAVESEL_UPDOWN
 (() 0x1 << 13)

1213 
	#AT91C_TC_WAVESEL_UP_AUTO
 (() 0x2 << 13)

1214 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (() 0x3 << 13)

1215 
	#AT91C_TC_CPCTRG
 (() 0x1 << 14)

1216 
	#AT91C_TC_WAVE
 (() 0x1 << 15)

1217 
	#AT91C_TC_ACPA
 (() 0x3 << 16)

1218 
	#AT91C_TC_ACPA_NONE
 (() 0x0 << 16)

1219 
	#AT91C_TC_ACPA_SET
 (() 0x1 << 16)

1220 
	#AT91C_TC_ACPA_CLEAR
 (() 0x2 << 16)

1221 
	#AT91C_TC_ACPA_TOGGLE
 (() 0x3 << 16)

1222 
	#AT91C_TC_LDRA
 (() 0x3 << 16)

1223 
	#AT91C_TC_LDRA_NONE
 (() 0x0 << 16)

1224 
	#AT91C_TC_LDRA_RISING
 (() 0x1 << 16)

1225 
	#AT91C_TC_LDRA_FALLING
 (() 0x2 << 16)

1226 
	#AT91C_TC_LDRA_BOTH
 (() 0x3 << 16)

1227 
	#AT91C_TC_ACPC
 (() 0x3 << 18)

1228 
	#AT91C_TC_ACPC_NONE
 (() 0x0 << 18)

1229 
	#AT91C_TC_ACPC_SET
 (() 0x1 << 18)

1230 
	#AT91C_TC_ACPC_CLEAR
 (() 0x2 << 18)

1231 
	#AT91C_TC_ACPC_TOGGLE
 (() 0x3 << 18)

1232 
	#AT91C_TC_LDRB
 (() 0x3 << 18)

1233 
	#AT91C_TC_LDRB_NONE
 (() 0x0 << 18)

1234 
	#AT91C_TC_LDRB_RISING
 (() 0x1 << 18)

1235 
	#AT91C_TC_LDRB_FALLING
 (() 0x2 << 18)

1236 
	#AT91C_TC_LDRB_BOTH
 (() 0x3 << 18)

1237 
	#AT91C_TC_AEEVT
 (() 0x3 << 20)

1238 
	#AT91C_TC_AEEVT_NONE
 (() 0x0 << 20)

1239 
	#AT91C_TC_AEEVT_SET
 (() 0x1 << 20)

1240 
	#AT91C_TC_AEEVT_CLEAR
 (() 0x2 << 20)

1241 
	#AT91C_TC_AEEVT_TOGGLE
 (() 0x3 << 20)

1242 
	#AT91C_TC_ASWTRG
 (() 0x3 << 22)

1243 
	#AT91C_TC_ASWTRG_NONE
 (() 0x0 << 22)

1244 
	#AT91C_TC_ASWTRG_SET
 (() 0x1 << 22)

1245 
	#AT91C_TC_ASWTRG_CLEAR
 (() 0x2 << 22)

1246 
	#AT91C_TC_ASWTRG_TOGGLE
 (() 0x3 << 22)

1247 
	#AT91C_TC_BCPB
 (() 0x3 << 24)

1248 
	#AT91C_TC_BCPB_NONE
 (() 0x0 << 24)

1249 
	#AT91C_TC_BCPB_SET
 (() 0x1 << 24)

1250 
	#AT91C_TC_BCPB_CLEAR
 (() 0x2 << 24)

1251 
	#AT91C_TC_BCPB_TOGGLE
 (() 0x3 << 24)

1252 
	#AT91C_TC_BCPC
 (() 0x3 << 26)

1253 
	#AT91C_TC_BCPC_NONE
 (() 0x0 << 26)

1254 
	#AT91C_TC_BCPC_SET
 (() 0x1 << 26)

1255 
	#AT91C_TC_BCPC_CLEAR
 (() 0x2 << 26)

1256 
	#AT91C_TC_BCPC_TOGGLE
 (() 0x3 << 26)

1257 
	#AT91C_TC_BEEVT
 (() 0x3 << 28)

1258 
	#AT91C_TC_BEEVT_NONE
 (() 0x0 << 28)

1259 
	#AT91C_TC_BEEVT_SET
 (() 0x1 << 28)

1260 
	#AT91C_TC_BEEVT_CLEAR
 (() 0x2 << 28)

1261 
	#AT91C_TC_BEEVT_TOGGLE
 (() 0x3 << 28)

1262 
	#AT91C_TC_BSWTRG
 (() 0x3 << 30)

1263 
	#AT91C_TC_BSWTRG_NONE
 (() 0x0 << 30)

1264 
	#AT91C_TC_BSWTRG_SET
 (() 0x1 << 30)

1265 
	#AT91C_TC_BSWTRG_CLEAR
 (() 0x2 << 30)

1266 
	#AT91C_TC_BSWTRG_TOGGLE
 (() 0x3 << 30)

1268 
	#AT91C_TC_COVFS
 (() 0x1 << 0)

1269 
	#AT91C_TC_LOVRS
 (() 0x1 << 1)

1270 
	#AT91C_TC_CPAS
 (() 0x1 << 2)

1271 
	#AT91C_TC_CPBS
 (() 0x1 << 3)

1272 
	#AT91C_TC_CPCS
 (() 0x1 << 4)

1273 
	#AT91C_TC_LDRAS
 (() 0x1 << 5)

1274 
	#AT91C_TC_LDRBS
 (() 0x1 << 6)

1275 
	#AT91C_TC_ETRGS
 (() 0x1 << 7)

1276 
	#AT91C_TC_CLKSTA
 (() 0x1 << 16)

1277 
	#AT91C_TC_MTIOA
 (() 0x1 << 17)

1278 
	#AT91C_TC_MTIOB
 (() 0x1 << 18)

1282 

	)

1286 
	s_AT91S_TCB
 {

1287 
AT91S_TC
 
	mTCB_TC0
;

1288 
AT91_REG
 
	mRe£rved0
[4];

1289 
AT91S_TC
 
	mTCB_TC1
;

1290 
AT91_REG
 
	mRe£rved1
[4];

1291 
AT91S_TC
 
	mTCB_TC2
;

1292 
AT91_REG
 
	mRe£rved2
[4];

1293 
AT91_REG
 
	mTCB_BCR
;

1294 
AT91_REG
 
	mTCB_BMR
;

1295 } 
	tAT91S_TCB
, *
	tAT91PS_TCB
;

1298 
	#AT91C_TCB_SYNC
 (() 0x1 << 0)

1300 
	#AT91C_TCB_TC0XC0S
 (() 0x3 << 0)

1301 
	#AT91C_TCB_TC0XC0S_TCLK0
 (() 0x0)

1302 
	#AT91C_TCB_TC0XC0S_NONE
 (() 0x1)

1303 
	#AT91C_TCB_TC0XC0S_TIOA1
 (() 0x2)

1304 
	#AT91C_TCB_TC0XC0S_TIOA2
 (() 0x3)

1305 
	#AT91C_TCB_TC1XC1S
 (() 0x3 << 2)

1306 
	#AT91C_TCB_TC1XC1S_TCLK1
 (() 0x0 << 2)

1307 
	#AT91C_TCB_TC1XC1S_NONE
 (() 0x1 << 2)

1308 
	#AT91C_TCB_TC1XC1S_TIOA0
 (() 0x2 << 2)

1309 
	#AT91C_TCB_TC1XC1S_TIOA2
 (() 0x3 << 2)

1310 
	#AT91C_TCB_TC2XC2S
 (() 0x3 << 4)

1311 
	#AT91C_TCB_TC2XC2S_TCLK2
 (() 0x0 << 4)

1312 
	#AT91C_TCB_TC2XC2S_NONE
 (() 0x1 << 4)

1313 
	#AT91C_TCB_TC2XC2S_TIOA0
 (() 0x2 << 4)

1314 
	#AT91C_TCB_TC2XC2S_TIOA1
 (() 0x3 << 4)

1315 

	)

1319 
	s_AT91S_CAN_MB
 {

1320 
AT91_REG
 
	mCAN_MB_MMR
;

1321 
AT91_REG
 
	mCAN_MB_MAM
;

1322 
AT91_REG
 
	mCAN_MB_MID
;

1323 
AT91_REG
 
	mCAN_MB_MFID
;

1324 
AT91_REG
 
	mCAN_MB_MSR
;

1325 
AT91_REG
 
	mCAN_MB_MDL
;

1326 
AT91_REG
 
	mCAN_MB_MDH
;

1327 
AT91_REG
 
	mCAN_MB_MCR
;

1328 } 
	tAT91S_CAN_MB
, *
	tAT91PS_CAN_MB
;

1331 
	#AT91C_CAN_MTIMEMARK
 (() 0xFFFF << 0)

1332 
	#AT91C_CAN_PRIOR
 (() 0xF << 16)

1333 
	#AT91C_CAN_MOT
 (() 0x7 << 24)

1334 
	#AT91C_CAN_MOT_DIS
 (() 0x0 << 24)

1335 
	#AT91C_CAN_MOT_RX
 (() 0x1 << 24)

1336 
	#AT91C_CAN_MOT_RXOVERWRITE
 (() 0x2 << 24)

1337 
	#AT91C_CAN_MOT_TX
 (() 0x3 << 24)

1338 
	#AT91C_CAN_MOT_CONSUMER
 (() 0x4 << 24)

1339 
	#AT91C_CAN_MOT_PRODUCER
 (() 0x5 << 24)

1341 
	#AT91C_CAN_MIDvB
 (() 0x3FFFF << 0)

1342 
	#AT91C_CAN_MIDvA
 (() 0x7FF << 18)

1343 
	#AT91C_CAN_MIDE
 (() 0x1 << 29)

1347 
	#AT91C_CAN_MTIMESTAMP
 (() 0xFFFF << 0)

1348 
	#AT91C_CAN_MDLC
 (() 0xF << 16)

1349 
	#AT91C_CAN_MRTR
 (() 0x1 << 20)

1350 
	#AT91C_CAN_MABT
 (() 0x1 << 22)

1351 
	#AT91C_CAN_MRDY
 (() 0x1 << 23)

1352 
	#AT91C_CAN_MMI
 (() 0x1 << 24)

1356 
	#AT91C_CAN_MACR
 (() 0x1 << 22)

1357 
	#AT91C_CAN_MTCR
 (() 0x1 << 23)

1358 

	)

1362 
	s_AT91S_CAN
 {

1363 
AT91_REG
 
	mCAN_MR
;

1364 
AT91_REG
 
	mCAN_IER
;

1365 
AT91_REG
 
	mCAN_IDR
;

1366 
AT91_REG
 
	mCAN_IMR
;

1367 
AT91_REG
 
	mCAN_SR
;

1368 
AT91_REG
 
	mCAN_BR
;

1369 
AT91_REG
 
	mCAN_TIM
;

1370 
AT91_REG
 
	mCAN_TIMESTP
;

1371 
AT91_REG
 
	mCAN_ECR
;

1372 
AT91_REG
 
	mCAN_TCR
;

1373 
AT91_REG
 
	mCAN_ACR
;

1374 
AT91_REG
 
	mRe£rved0
[52];

1375 
AT91_REG
 
	mCAN_VR
;

1376 
AT91_REG
 
	mRe£rved1
[64];

1377 
AT91S_CAN_MB
 
	mCAN_MB0
;

1378 
AT91S_CAN_MB
 
	mCAN_MB1
;

1379 
AT91S_CAN_MB
 
	mCAN_MB2
;

1380 
AT91S_CAN_MB
 
	mCAN_MB3
;

1381 
AT91S_CAN_MB
 
	mCAN_MB4
;

1382 
AT91S_CAN_MB
 
	mCAN_MB5
;

1383 
AT91S_CAN_MB
 
	mCAN_MB6
;

1384 
AT91S_CAN_MB
 
	mCAN_MB7
;

1385 
AT91S_CAN_MB
 
	mCAN_MB8
;

1386 
AT91S_CAN_MB
 
	mCAN_MB9
;

1387 
AT91S_CAN_MB
 
	mCAN_MB10
;

1388 
AT91S_CAN_MB
 
	mCAN_MB11
;

1389 
AT91S_CAN_MB
 
	mCAN_MB12
;

1390 
AT91S_CAN_MB
 
	mCAN_MB13
;

1391 
AT91S_CAN_MB
 
	mCAN_MB14
;

1392 
AT91S_CAN_MB
 
	mCAN_MB15
;

1393 } 
	tAT91S_CAN
, *
	tAT91PS_CAN
;

1396 
	#AT91C_CAN_CANEN
 (() 0x1 << 0)

1397 
	#AT91C_CAN_LPM
 (() 0x1 << 1)

1398 
	#AT91C_CAN_ABM
 (() 0x1 << 2)

1399 
	#AT91C_CAN_OVL
 (() 0x1 << 3)

1400 
	#AT91C_CAN_TEOF
 (() 0x1 << 4)

1401 
	#AT91C_CAN_TTM
 (() 0x1 << 5)

1402 
	#AT91C_CAN_TIMFRZ
 (() 0x1 << 6)

1403 
	#AT91C_CAN_DRPT
 (() 0x1 << 7)

1405 
	#AT91C_CAN_MB0
 (() 0x1 << 0)

1406 
	#AT91C_CAN_MB1
 (() 0x1 << 1)

1407 
	#AT91C_CAN_MB2
 (() 0x1 << 2)

1408 
	#AT91C_CAN_MB3
 (() 0x1 << 3)

1409 
	#AT91C_CAN_MB4
 (() 0x1 << 4)

1410 
	#AT91C_CAN_MB5
 (() 0x1 << 5)

1411 
	#AT91C_CAN_MB6
 (() 0x1 << 6)

1412 
	#AT91C_CAN_MB7
 (() 0x1 << 7)

1413 
	#AT91C_CAN_MB8
 (() 0x1 << 8)

1414 
	#AT91C_CAN_MB9
 (() 0x1 << 9)

1415 
	#AT91C_CAN_MB10
 (() 0x1 << 10)

1416 
	#AT91C_CAN_MB11
 (() 0x1 << 11)

1417 
	#AT91C_CAN_MB12
 (() 0x1 << 12)

1418 
	#AT91C_CAN_MB13
 (() 0x1 << 13)

1419 
	#AT91C_CAN_MB14
 (() 0x1 << 14)

1420 
	#AT91C_CAN_MB15
 (() 0x1 << 15)

1421 
	#AT91C_CAN_ERRA
 (() 0x1 << 16)

1422 
	#AT91C_CAN_WARN
 (() 0x1 << 17)

1423 
	#AT91C_CAN_ERRP
 (() 0x1 << 18)

1424 
	#AT91C_CAN_BOFF
 (() 0x1 << 19)

1425 
	#AT91C_CAN_SLEEP
 (() 0x1 << 20)

1426 
	#AT91C_CAN_WAKEUP
 (() 0x1 << 21)

1427 
	#AT91C_CAN_TOVF
 (() 0x1 << 22)

1428 
	#AT91C_CAN_TSTP
 (() 0x1 << 23)

1429 
	#AT91C_CAN_CERR
 (() 0x1 << 24)

1430 
	#AT91C_CAN_SERR
 (() 0x1 << 25)

1431 
	#AT91C_CAN_AERR
 (() 0x1 << 26)

1432 
	#AT91C_CAN_FERR
 (() 0x1 << 27)

1433 
	#AT91C_CAN_BERR
 (() 0x1 << 28)

1437 
	#AT91C_CAN_RBSY
 (() 0x1 << 29)

1438 
	#AT91C_CAN_TBSY
 (() 0x1 << 30)

1439 
	#AT91C_CAN_OVLY
 (() 0x1 << 31)

1441 
	#AT91C_CAN_PHASE2
 (() 0x7 << 0)

1442 
	#AT91C_CAN_PHASE1
 (() 0x7 << 4)

1443 
	#AT91C_CAN_PROPAG
 (() 0x7 << 8)

1444 
	#AT91C_CAN_SYNC
 (() 0x3 << 12)

1445 
	#AT91C_CAN_BRP
 (() 0x7F << 16)

1446 
	#AT91C_CAN_SMP
 (() 0x1 << 24)

1448 
	#AT91C_CAN_TIMER
 (() 0xFFFF << 0)

1451 
	#AT91C_CAN_REC
 (() 0xFF << 0)

1452 
	#AT91C_CAN_TEC
 (() 0xFF << 16)

1454 
	#AT91C_CAN_TIMRST
 (() 0x1 << 31)

1456 

	)

1460 
	s_AT91S_EMAC
 {

1461 
AT91_REG
 
	mEMAC_NCR
;

1462 
AT91_REG
 
	mEMAC_NCFGR
;

1463 
AT91_REG
 
	mEMAC_NSR
;

1464 
AT91_REG
 
	mRe£rved0
[2];

1465 
AT91_REG
 
	mEMAC_TSR
;

1466 
AT91_REG
 
	mEMAC_RBQP
;

1467 
AT91_REG
 
	mEMAC_TBQP
;

1468 
AT91_REG
 
	mEMAC_RSR
;

1469 
AT91_REG
 
	mEMAC_ISR
;

1470 
AT91_REG
 
	mEMAC_IER
;

1471 
AT91_REG
 
	mEMAC_IDR
;

1472 
AT91_REG
 
	mEMAC_IMR
;

1473 
AT91_REG
 
	mEMAC_MAN
;

1474 
AT91_REG
 
	mEMAC_PTR
;

1475 
AT91_REG
 
	mEMAC_PFR
;

1476 
AT91_REG
 
	mEMAC_FTO
;

1477 
AT91_REG
 
	mEMAC_SCF
;

1478 
AT91_REG
 
	mEMAC_MCF
;

1479 
AT91_REG
 
	mEMAC_FRO
;

1480 
AT91_REG
 
	mEMAC_FCSE
;

1481 
AT91_REG
 
	mEMAC_ALE
;

1482 
AT91_REG
 
	mEMAC_DTF
;

1483 
AT91_REG
 
	mEMAC_LCOL
;

1484 
AT91_REG
 
	mEMAC_ECOL
;

1485 
AT91_REG
 
	mEMAC_TUND
;

1486 
AT91_REG
 
	mEMAC_CSE
;

1487 
AT91_REG
 
	mEMAC_RRE
;

1488 
AT91_REG
 
	mEMAC_ROV
;

1489 
AT91_REG
 
	mEMAC_RSE
;

1490 
AT91_REG
 
	mEMAC_ELE
;

1491 
AT91_REG
 
	mEMAC_RJA
;

1492 
AT91_REG
 
	mEMAC_USF
;

1493 
AT91_REG
 
	mEMAC_STE
;

1494 
AT91_REG
 
	mEMAC_RLE
;

1495 
AT91_REG
 
	mEMAC_TPF
;

1496 
AT91_REG
 
	mEMAC_HRB
;

1497 
AT91_REG
 
	mEMAC_HRT
;

1498 
AT91_REG
 
	mEMAC_SA1L
;

1499 
AT91_REG
 
	mEMAC_SA1H
;

1500 
AT91_REG
 
	mEMAC_SA2L
;

1501 
AT91_REG
 
	mEMAC_SA2H
;

1502 
AT91_REG
 
	mEMAC_SA3L
;

1503 
AT91_REG
 
	mEMAC_SA3H
;

1504 
AT91_REG
 
	mEMAC_SA4L
;

1505 
AT91_REG
 
	mEMAC_SA4H
;

1506 
AT91_REG
 
	mEMAC_TID
;

1507 
AT91_REG
 
	mEMAC_TPQ
;

1508 
AT91_REG
 
	mEMAC_USRIO
;

1509 
AT91_REG
 
	mEMAC_WOL
;

1510 
AT91_REG
 
	mRe£rved1
[13];

1511 
AT91_REG
 
	mEMAC_REV
;

1512 } 
	tAT91S_EMAC
, *
	tAT91PS_EMAC
;

1515 
	#AT91C_EMAC_LB
 (() 0x1 << 0)

1516 
	#AT91C_EMAC_LLB
 (() 0x1 << 1)

1517 
	#AT91C_EMAC_RE
 (() 0x1 << 2)

1518 
	#AT91C_EMAC_TE
 (() 0x1 << 3)

1519 
	#AT91C_EMAC_MPE
 (() 0x1 << 4)

1520 
	#AT91C_EMAC_CLRSTAT
 (() 0x1 << 5)

1521 
	#AT91C_EMAC_INCSTAT
 (() 0x1 << 6)

1522 
	#AT91C_EMAC_WESTAT
 (() 0x1 << 7)

1523 
	#AT91C_EMAC_BP
 (() 0x1 << 8)

1524 
	#AT91C_EMAC_TSTART
 (() 0x1 << 9)

1525 
	#AT91C_EMAC_THALT
 (() 0x1 << 10)

1526 
	#AT91C_EMAC_TPFR
 (() 0x1 << 11)

1527 
	#AT91C_EMAC_TZQ
 (() 0x1 << 12)

1529 
	#AT91C_EMAC_SPD
 (() 0x1 << 0)

1530 
	#AT91C_EMAC_FD
 (() 0x1 << 1)

1531 
	#AT91C_EMAC_JFRAME
 (() 0x1 << 3)

1532 
	#AT91C_EMAC_CAF
 (() 0x1 << 4)

1533 
	#AT91C_EMAC_NBC
 (() 0x1 << 5)

1534 
	#AT91C_EMAC_MTI
 (() 0x1 << 6)

1535 
	#AT91C_EMAC_UNI
 (() 0x1 << 7)

1536 
	#AT91C_EMAC_BIG
 (() 0x1 << 8)

1537 
	#AT91C_EMAC_EAE
 (() 0x1 << 9)

1538 
	#AT91C_EMAC_CLK
 (() 0x3 << 10)

1539 
	#AT91C_EMAC_CLK_HCLK_8
 (() 0x0 << 10)

1540 
	#AT91C_EMAC_CLK_HCLK_16
 (() 0x1 << 10)

1541 
	#AT91C_EMAC_CLK_HCLK_32
 (() 0x2 << 10)

1542 
	#AT91C_EMAC_CLK_HCLK_64
 (() 0x3 << 10)

1543 
	#AT91C_EMAC_RTY
 (() 0x1 << 12)

1544 
	#AT91C_EMAC_PAE
 (() 0x1 << 13)

1545 
	#AT91C_EMAC_RBOF
 (() 0x3 << 14)

1546 
	#AT91C_EMAC_RBOF_OFFSET_0
 (() 0x0 << 14)

1547 
	#AT91C_EMAC_RBOF_OFFSET_1
 (() 0x1 << 14)

1548 
	#AT91C_EMAC_RBOF_OFFSET_2
 (() 0x2 << 14)

1549 
	#AT91C_EMAC_RBOF_OFFSET_3
 (() 0x3 << 14)

1550 
	#AT91C_EMAC_RLCE
 (() 0x1 << 16)

1551 
	#AT91C_EMAC_DRFCS
 (() 0x1 << 17)

1552 
	#AT91C_EMAC_EFRHD
 (() 0x1 << 18)

1553 
	#AT91C_EMAC_IRXFCS
 (() 0x1 << 19)

1555 
	#AT91C_EMAC_LINKR
 (() 0x1 << 0)

1556 
	#AT91C_EMAC_MDIO
 (() 0x1 << 1)

1557 
	#AT91C_EMAC_IDLE
 (() 0x1 << 2)

1559 
	#AT91C_EMAC_UBR
 (() 0x1 << 0)

1560 
	#AT91C_EMAC_COL
 (() 0x1 << 1)

1561 
	#AT91C_EMAC_RLES
 (() 0x1 << 2)

1562 
	#AT91C_EMAC_TGO
 (() 0x1 << 3)

1563 
	#AT91C_EMAC_BEX
 (() 0x1 << 4)

1564 
	#AT91C_EMAC_COMP
 (() 0x1 << 5)

1565 
	#AT91C_EMAC_UND
 (() 0x1 << 6)

1567 
	#AT91C_EMAC_BNA
 (() 0x1 << 0)

1568 
	#AT91C_EMAC_REC
 (() 0x1 << 1)

1569 
	#AT91C_EMAC_OVR
 (() 0x1 << 2)

1571 
	#AT91C_EMAC_MFD
 (() 0x1 << 0)

1572 
	#AT91C_EMAC_RCOMP
 (() 0x1 << 1)

1573 
	#AT91C_EMAC_RXUBR
 (() 0x1 << 2)

1574 
	#AT91C_EMAC_TXUBR
 (() 0x1 << 3)

1575 
	#AT91C_EMAC_TUNDR
 (() 0x1 << 4)

1576 
	#AT91C_EMAC_RLEX
 (() 0x1 << 5)

1577 
	#AT91C_EMAC_TXERR
 (() 0x1 << 6)

1578 
	#AT91C_EMAC_TCOMP
 (() 0x1 << 7)

1579 
	#AT91C_EMAC_LINK
 (() 0x1 << 9)

1580 
	#AT91C_EMAC_ROVR
 (() 0x1 << 10)

1581 
	#AT91C_EMAC_HRESP
 (() 0x1 << 11)

1582 
	#AT91C_EMAC_PFRE
 (() 0x1 << 12)

1583 
	#AT91C_EMAC_PTZ
 (() 0x1 << 13)

1588 
	#AT91C_EMAC_DATA
 (() 0xFFFF << 0)

1589 
	#AT91C_EMAC_CODE
 (() 0x3 << 16)

1590 
	#AT91C_EMAC_REGA
 (() 0x1F << 18)

1591 
	#AT91C_EMAC_PHYA
 (() 0x1F << 23)

1592 
	#AT91C_EMAC_RW
 (() 0x3 << 28)

1593 
	#AT91C_EMAC_SOF
 (() 0x3 << 30)

1595 
	#AT91C_EMAC_RMII
 (() 0x1 << 0)

1597 
	#AT91C_EMAC_IP
 (() 0xFFFF << 0)

1598 
	#AT91C_EMAC_MAG
 (() 0x1 << 16)

1599 
	#AT91C_EMAC_ARP
 (() 0x1 << 17)

1600 
	#AT91C_EMAC_SA1
 (() 0x1 << 18)

1602 
	#AT91C_EMAC_REVREF
 (() 0xFFFF << 0)

1603 
	#AT91C_EMAC_PARTREF
 (() 0xFFFF << 16)

1604 

	)

1608 
	s_AT91S_ADC
 {

1609 
AT91_REG
 
	mADC_CR
;

1610 
AT91_REG
 
	mADC_MR
;

1611 
AT91_REG
 
	mRe£rved0
[2];

1612 
AT91_REG
 
	mADC_CHER
;

1613 
AT91_REG
 
	mADC_CHDR
;

1614 
AT91_REG
 
	mADC_CHSR
;

1615 
AT91_REG
 
	mADC_SR
;

1616 
AT91_REG
 
	mADC_LCDR
;

1617 
AT91_REG
 
	mADC_IER
;

1618 
AT91_REG
 
	mADC_IDR
;

1619 
AT91_REG
 
	mADC_IMR
;

1620 
AT91_REG
 
	mADC_CDR0
;

1621 
AT91_REG
 
	mADC_CDR1
;

1622 
AT91_REG
 
	mADC_CDR2
;

1623 
AT91_REG
 
	mADC_CDR3
;

1624 
AT91_REG
 
	mADC_CDR4
;

1625 
AT91_REG
 
	mADC_CDR5
;

1626 
AT91_REG
 
	mADC_CDR6
;

1627 
AT91_REG
 
	mADC_CDR7
;

1628 
AT91_REG
 
	mRe£rved1
[44];

1629 
AT91_REG
 
	mADC_RPR
;

1630 
AT91_REG
 
	mADC_RCR
;

1631 
AT91_REG
 
	mADC_TPR
;

1632 
AT91_REG
 
	mADC_TCR
;

1633 
AT91_REG
 
	mADC_RNPR
;

1634 
AT91_REG
 
	mADC_RNCR
;

1635 
AT91_REG
 
	mADC_TNPR
;

1636 
AT91_REG
 
	mADC_TNCR
;

1637 
AT91_REG
 
	mADC_PTCR
;

1638 
AT91_REG
 
	mADC_PTSR
;

1639 } 
	tAT91S_ADC
, *
	tAT91PS_ADC
;

1642 
	#AT91C_ADC_SWRST
 (() 0x1 << 0)

1643 
	#AT91C_ADC_START
 (() 0x1 << 1)

1645 
	#AT91C_ADC_TRGEN
 (() 0x1 << 0)

1646 
	#AT91C_ADC_TRGEN_DIS
 (() 0x0)

1647 
	#AT91C_ADC_TRGEN_EN
 (() 0x1)

1648 
	#AT91C_ADC_TRGSEL
 (() 0x7 << 1)

1649 
	#AT91C_ADC_TRGSEL_TIOA0
 (() 0x0 << 1)

1650 
	#AT91C_ADC_TRGSEL_TIOA1
 (() 0x1 << 1)

1651 
	#AT91C_ADC_TRGSEL_TIOA2
 (() 0x2 << 1)

1652 
	#AT91C_ADC_TRGSEL_TIOA3
 (() 0x3 << 1)

1653 
	#AT91C_ADC_TRGSEL_TIOA4
 (() 0x4 << 1)

1654 
	#AT91C_ADC_TRGSEL_TIOA5
 (() 0x5 << 1)

1655 
	#AT91C_ADC_TRGSEL_EXT
 (() 0x6 << 1)

1656 
	#AT91C_ADC_LOWRES
 (() 0x1 << 4)

1657 
	#AT91C_ADC_LOWRES_10_BIT
 (() 0x0 << 4)

1658 
	#AT91C_ADC_LOWRES_8_BIT
 (() 0x1 << 4)

1659 
	#AT91C_ADC_SLEEP
 (() 0x1 << 5)

1660 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (() 0x0 << 5)

1661 
	#AT91C_ADC_SLEEP_MODE
 (() 0x1 << 5)

1662 
	#AT91C_ADC_PRESCAL
 (() 0x3F << 8)

1663 
	#AT91C_ADC_STARTUP
 (() 0x1F << 16)

1664 
	#AT91C_ADC_SHTIM
 (() 0xF << 24)

1666 
	#AT91C_ADC_CH0
 (() 0x1 << 0)

1667 
	#AT91C_ADC_CH1
 (() 0x1 << 1)

1668 
	#AT91C_ADC_CH2
 (() 0x1 << 2)

1669 
	#AT91C_ADC_CH3
 (() 0x1 << 3)

1670 
	#AT91C_ADC_CH4
 (() 0x1 << 4)

1671 
	#AT91C_ADC_CH5
 (() 0x1 << 5)

1672 
	#AT91C_ADC_CH6
 (() 0x1 << 6)

1673 
	#AT91C_ADC_CH7
 (() 0x1 << 7)

1677 
	#AT91C_ADC_EOC0
 (() 0x1 << 0)

1678 
	#AT91C_ADC_EOC1
 (() 0x1 << 1)

1679 
	#AT91C_ADC_EOC2
 (() 0x1 << 2)

1680 
	#AT91C_ADC_EOC3
 (() 0x1 << 3)

1681 
	#AT91C_ADC_EOC4
 (() 0x1 << 4)

1682 
	#AT91C_ADC_EOC5
 (() 0x1 << 5)

1683 
	#AT91C_ADC_EOC6
 (() 0x1 << 6)

1684 
	#AT91C_ADC_EOC7
 (() 0x1 << 7)

1685 
	#AT91C_ADC_OVRE0
 (() 0x1 << 8)

1686 
	#AT91C_ADC_OVRE1
 (() 0x1 << 9)

1687 
	#AT91C_ADC_OVRE2
 (() 0x1 << 10)

1688 
	#AT91C_ADC_OVRE3
 (() 0x1 << 11)

1689 
	#AT91C_ADC_OVRE4
 (() 0x1 << 12)

1690 
	#AT91C_ADC_OVRE5
 (() 0x1 << 13)

1691 
	#AT91C_ADC_OVRE6
 (() 0x1 << 14)

1692 
	#AT91C_ADC_OVRE7
 (() 0x1 << 15)

1693 
	#AT91C_ADC_DRDY
 (() 0x1 << 16)

1694 
	#AT91C_ADC_GOVRE
 (() 0x1 << 17)

1695 
	#AT91C_ADC_ENDRX
 (() 0x1 << 18)

1696 
	#AT91C_ADC_RXBUFF
 (() 0x1 << 19)

1698 
	#AT91C_ADC_LDATA
 (() 0x3FF << 0)

1703 
	#AT91C_ADC_DATA
 (() 0x3FF << 0)

1711 

	)

1715 
	s_AT91S_AES
 {

1716 
AT91_REG
 
	mAES_CR
;

1717 
AT91_REG
 
	mAES_MR
;

1718 
AT91_REG
 
	mRe£rved0
[2];

1719 
AT91_REG
 
	mAES_IER
;

1720 
AT91_REG
 
	mAES_IDR
;

1721 
AT91_REG
 
	mAES_IMR
;

1722 
AT91_REG
 
	mAES_ISR
;

1723 
AT91_REG
 
	mAES_KEYWxR
[4];

1724 
AT91_REG
 
	mRe£rved1
[4];

1725 
AT91_REG
 
	mAES_IDATAxR
[4];

1726 
AT91_REG
 
	mAES_ODATAxR
[4];

1727 
AT91_REG
 
	mAES_IVxR
[4];

1728 
AT91_REG
 
	mRe£rved2
[35];

1729 
AT91_REG
 
	mAES_VR
;

1730 
AT91_REG
 
	mAES_RPR
;

1731 
AT91_REG
 
	mAES_RCR
;

1732 
AT91_REG
 
	mAES_TPR
;

1733 
AT91_REG
 
	mAES_TCR
;

1734 
AT91_REG
 
	mAES_RNPR
;

1735 
AT91_REG
 
	mAES_RNCR
;

1736 
AT91_REG
 
	mAES_TNPR
;

1737 
AT91_REG
 
	mAES_TNCR
;

1738 
AT91_REG
 
	mAES_PTCR
;

1739 
AT91_REG
 
	mAES_PTSR
;

1740 } 
	tAT91S_AES
, *
	tAT91PS_AES
;

1743 
	#AT91C_AES_START
 (() 0x1 << 0)

1744 
	#AT91C_AES_SWRST
 (() 0x1 << 8)

1745 
	#AT91C_AES_LOADSEED
 (() 0x1 << 16)

1747 
	#AT91C_AES_CIPHER
 (() 0x1 << 0)

1748 
	#AT91C_AES_PROCDLY
 (() 0xF << 4)

1749 
	#AT91C_AES_SMOD
 (() 0x3 << 8)

1750 
	#AT91C_AES_SMOD_MANUAL
 (() 0x0 << 8)

1751 
	#AT91C_AES_SMOD_AUTO
 (() 0x1 << 8)

1752 
	#AT91C_AES_SMOD_PDC
 (() 0x2 << 8)

1753 
	#AT91C_AES_OPMOD
 (() 0x7 << 12)

1754 
	#AT91C_AES_OPMOD_ECB
 (() 0x0 << 12)

1755 
	#AT91C_AES_OPMOD_CBC
 (() 0x1 << 12)

1756 
	#AT91C_AES_OPMOD_OFB
 (() 0x2 << 12)

1757 
	#AT91C_AES_OPMOD_CFB
 (() 0x3 << 12)

1758 
	#AT91C_AES_OPMOD_CTR
 (() 0x4 << 12)

1759 
	#AT91C_AES_LOD
 (() 0x1 << 15)

1760 
	#AT91C_AES_CFBS
 (() 0x7 << 16)

1761 
	#AT91C_AES_CFBS_128_BIT
 (() 0x0 << 16)

1762 
	#AT91C_AES_CFBS_64_BIT
 (() 0x1 << 16)

1763 
	#AT91C_AES_CFBS_32_BIT
 (() 0x2 << 16)

1764 
	#AT91C_AES_CFBS_16_BIT
 (() 0x3 << 16)

1765 
	#AT91C_AES_CFBS_8_BIT
 (() 0x4 << 16)

1766 
	#AT91C_AES_CKEY
 (() 0xF << 20)

1767 
	#AT91C_AES_CTYPE
 (() 0x1F << 24)

1768 
	#AT91C_AES_CTYPE_TYPE1_EN
 (() 0x1 << 24)

1769 
	#AT91C_AES_CTYPE_TYPE2_EN
 (() 0x2 << 24)

1770 
	#AT91C_AES_CTYPE_TYPE3_EN
 (() 0x4 << 24)

1771 
	#AT91C_AES_CTYPE_TYPE4_EN
 (() 0x8 << 24)

1772 
	#AT91C_AES_CTYPE_TYPE5_EN
 (() 0x10 << 24)

1774 
	#AT91C_AES_DATRDY
 (() 0x1 << 0)

1775 
	#AT91C_AES_ENDRX
 (() 0x1 << 1)

1776 
	#AT91C_AES_ENDTX
 (() 0x1 << 2)

1777 
	#AT91C_AES_RXBUFF
 (() 0x1 << 3)

1778 
	#AT91C_AES_TXBUFE
 (() 0x1 << 4)

1779 
	#AT91C_AES_URAD
 (() 0x1 << 8)

1783 
	#AT91C_AES_URAT
 (() 0x7 << 12)

1784 
	#AT91C_AES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1785 
	#AT91C_AES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1786 
	#AT91C_AES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1787 
	#AT91C_AES_URAT_OUT_DAT_READ_SUBKEY
 (() 0x3 << 12)

1788 
	#AT91C_AES_URAT_MODEREG_WRITE_SUBKEY
 (() 0x4 << 12)

1789 
	#AT91C_AES_URAT_WO_REG_READ
 (() 0x5 << 12)

1790 

	)

1794 
	s_AT91S_TDES
 {

1795 
AT91_REG
 
	mTDES_CR
;

1796 
AT91_REG
 
	mTDES_MR
;

1797 
AT91_REG
 
	mRe£rved0
[2];

1798 
AT91_REG
 
	mTDES_IER
;

1799 
AT91_REG
 
	mTDES_IDR
;

1800 
AT91_REG
 
	mTDES_IMR
;

1801 
AT91_REG
 
	mTDES_ISR
;

1802 
AT91_REG
 
	mTDES_KEY1WxR
[2];

1803 
AT91_REG
 
	mTDES_KEY2WxR
[2];

1804 
AT91_REG
 
	mTDES_KEY3WxR
[2];

1805 
AT91_REG
 
	mRe£rved1
[2];

1806 
AT91_REG
 
	mTDES_IDATAxR
[2];

1807 
AT91_REG
 
	mRe£rved2
[2];

1808 
AT91_REG
 
	mTDES_ODATAxR
[2];

1809 
AT91_REG
 
	mRe£rved3
[2];

1810 
AT91_REG
 
	mTDES_IVxR
[2];

1811 
AT91_REG
 
	mRe£rved4
[37];

1812 
AT91_REG
 
	mTDES_VR
;

1813 
AT91_REG
 
	mTDES_RPR
;

1814 
AT91_REG
 
	mTDES_RCR
;

1815 
AT91_REG
 
	mTDES_TPR
;

1816 
AT91_REG
 
	mTDES_TCR
;

1817 
AT91_REG
 
	mTDES_RNPR
;

1818 
AT91_REG
 
	mTDES_RNCR
;

1819 
AT91_REG
 
	mTDES_TNPR
;

1820 
AT91_REG
 
	mTDES_TNCR
;

1821 
AT91_REG
 
	mTDES_PTCR
;

1822 
AT91_REG
 
	mTDES_PTSR
;

1823 } 
	tAT91S_TDES
, *
	tAT91PS_TDES
;

1826 
	#AT91C_TDES_START
 (() 0x1 << 0)

1827 
	#AT91C_TDES_SWRST
 (() 0x1 << 8)

1829 
	#AT91C_TDES_CIPHER
 (() 0x1 << 0)

1830 
	#AT91C_TDES_TDESMOD
 (() 0x1 << 1)

1831 
	#AT91C_TDES_KEYMOD
 (() 0x1 << 4)

1832 
	#AT91C_TDES_SMOD
 (() 0x3 << 8)

1833 
	#AT91C_TDES_SMOD_MANUAL
 (() 0x0 << 8)

1834 
	#AT91C_TDES_SMOD_AUTO
 (() 0x1 << 8)

1835 
	#AT91C_TDES_SMOD_PDC
 (() 0x2 << 8)

1836 
	#AT91C_TDES_OPMOD
 (() 0x3 << 12)

1837 
	#AT91C_TDES_OPMOD_ECB
 (() 0x0 << 12)

1838 
	#AT91C_TDES_OPMOD_CBC
 (() 0x1 << 12)

1839 
	#AT91C_TDES_OPMOD_OFB
 (() 0x2 << 12)

1840 
	#AT91C_TDES_OPMOD_CFB
 (() 0x3 << 12)

1841 
	#AT91C_TDES_LOD
 (() 0x1 << 15)

1842 
	#AT91C_TDES_CFBS
 (() 0x3 << 16)

1843 
	#AT91C_TDES_CFBS_64_BIT
 (() 0x0 << 16)

1844 
	#AT91C_TDES_CFBS_32_BIT
 (() 0x1 << 16)

1845 
	#AT91C_TDES_CFBS_16_BIT
 (() 0x2 << 16)

1846 
	#AT91C_TDES_CFBS_8_BIT
 (() 0x3 << 16)

1848 
	#AT91C_TDES_DATRDY
 (() 0x1 << 0)

1849 
	#AT91C_TDES_ENDRX
 (() 0x1 << 1)

1850 
	#AT91C_TDES_ENDTX
 (() 0x1 << 2)

1851 
	#AT91C_TDES_RXBUFF
 (() 0x1 << 3)

1852 
	#AT91C_TDES_TXBUFE
 (() 0x1 << 4)

1853 
	#AT91C_TDES_URAD
 (() 0x1 << 8)

1857 
	#AT91C_TDES_URAT
 (() 0x3 << 12)

1858 
	#AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1859 
	#AT91C_TDES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1860 
	#AT91C_TDES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1861 
	#AT91C_TDES_URAT_WO_REG_READ
 (() 0x3 << 12)

1862 

	)

1868 
	#AT91C_AIC_IVR
 ((
AT91_REG
 *) 0xFFFFF100)

1869 
	#AT91C_AIC_SMR
 ((
AT91_REG
 *) 0xFFFFF000)

1870 
	#AT91C_AIC_FVR
 ((
AT91_REG
 *) 0xFFFFF104)

1871 
	#AT91C_AIC_DCR
 ((
AT91_REG
 *) 0xFFFFF138)

1872 
	#AT91C_AIC_EOICR
 ((
AT91_REG
 *) 0xFFFFF130)

1873 
	#AT91C_AIC_SVR
 ((
AT91_REG
 *) 0xFFFFF080)

1874 
	#AT91C_AIC_FFSR
 ((
AT91_REG
 *) 0xFFFFF148)

1875 
	#AT91C_AIC_ICCR
 ((
AT91_REG
 *) 0xFFFFF128)

1876 
	#AT91C_AIC_ISR
 ((
AT91_REG
 *) 0xFFFFF108)

1877 
	#AT91C_AIC_IMR
 ((
AT91_REG
 *) 0xFFFFF110)

1878 
	#AT91C_AIC_IPR
 ((
AT91_REG
 *) 0xFFFFF10C)

1879 
	#AT91C_AIC_FFER
 ((
AT91_REG
 *) 0xFFFFF140)

1880 
	#AT91C_AIC_IECR
 ((
AT91_REG
 *) 0xFFFFF120)

1881 
	#AT91C_AIC_ISCR
 ((
AT91_REG
 *) 0xFFFFF12C)

1882 
	#AT91C_AIC_FFDR
 ((
AT91_REG
 *) 0xFFFFF144)

1883 
	#AT91C_AIC_CISR
 ((
AT91_REG
 *) 0xFFFFF114)

1884 
	#AT91C_AIC_IDCR
 ((
AT91_REG
 *) 0xFFFFF124)

1885 
	#AT91C_AIC_SPU
 ((
AT91_REG
 *) 0xFFFFF134)

1887 
	#AT91C_DBGU_TCR
 ((
AT91_REG
 *) 0xFFFFF30C)

1888 
	#AT91C_DBGU_RNPR
 ((
AT91_REG
 *) 0xFFFFF310)

1889 
	#AT91C_DBGU_TNPR
 ((
AT91_REG
 *) 0xFFFFF318)

1890 
	#AT91C_DBGU_TPR
 ((
AT91_REG
 *) 0xFFFFF308)

1891 
	#AT91C_DBGU_RPR
 ((
AT91_REG
 *) 0xFFFFF300)

1892 
	#AT91C_DBGU_RCR
 ((
AT91_REG
 *) 0xFFFFF304)

1893 
	#AT91C_DBGU_RNCR
 ((
AT91_REG
 *) 0xFFFFF314)

1894 
	#AT91C_DBGU_PTCR
 ((
AT91_REG
 *) 0xFFFFF320)

1895 
	#AT91C_DBGU_PTSR
 ((
AT91_REG
 *) 0xFFFFF324)

1896 
	#AT91C_DBGU_TNCR
 ((
AT91_REG
 *) 0xFFFFF31C)

1898 
	#AT91C_DBGU_EXID
 ((
AT91_REG
 *) 0xFFFFF244)

1899 
	#AT91C_DBGU_BRGR
 ((
AT91_REG
 *) 0xFFFFF220)

1900 
	#AT91C_DBGU_IDR
 ((
AT91_REG
 *) 0xFFFFF20C)

1901 
	#AT91C_DBGU_CSR
 ((
AT91_REG
 *) 0xFFFFF214)

1902 
	#AT91C_DBGU_CIDR
 ((
AT91_REG
 *) 0xFFFFF240)

1903 
	#AT91C_DBGU_MR
 ((
AT91_REG
 *) 0xFFFFF204)

1904 
	#AT91C_DBGU_IMR
 ((
AT91_REG
 *) 0xFFFFF210)

1905 
	#AT91C_DBGU_CR
 ((
AT91_REG
 *) 0xFFFFF200)

1906 
	#AT91C_DBGU_FNTR
 ((
AT91_REG
 *) 0xFFFFF248)

1907 
	#AT91C_DBGU_THR
 ((
AT91_REG
 *) 0xFFFFF21C)

1908 
	#AT91C_DBGU_RHR
 ((
AT91_REG
 *) 0xFFFFF218)

1909 
	#AT91C_DBGU_IER
 ((
AT91_REG
 *) 0xFFFFF208)

1911 
	#AT91C_PIOA_ODR
 ((
AT91_REG
 *) 0xFFFFF414)

1912 
	#AT91C_PIOA_SODR
 ((
AT91_REG
 *) 0xFFFFF430)

1913 
	#AT91C_PIOA_ISR
 ((
AT91_REG
 *) 0xFFFFF44C)

1914 
	#AT91C_PIOA_ABSR
 ((
AT91_REG
 *) 0xFFFFF478)

1915 
	#AT91C_PIOA_IER
 ((
AT91_REG
 *) 0xFFFFF440)

1916 
	#AT91C_PIOA_PPUDR
 ((
AT91_REG
 *) 0xFFFFF460)

1917 
	#AT91C_PIOA_IMR
 ((
AT91_REG
 *) 0xFFFFF448)

1918 
	#AT91C_PIOA_PER
 ((
AT91_REG
 *) 0xFFFFF400)

1919 
	#AT91C_PIOA_IFDR
 ((
AT91_REG
 *) 0xFFFFF424)

1920 
	#AT91C_PIOA_OWDR
 ((
AT91_REG
 *) 0xFFFFF4A4)

1921 
	#AT91C_PIOA_MDSR
 ((
AT91_REG
 *) 0xFFFFF458)

1922 
	#AT91C_PIOA_IDR
 ((
AT91_REG
 *) 0xFFFFF444)

1923 
	#AT91C_PIOA_ODSR
 ((
AT91_REG
 *) 0xFFFFF438)

1924 
	#AT91C_PIOA_PPUSR
 ((
AT91_REG
 *) 0xFFFFF468)

1925 
	#AT91C_PIOA_OWSR
 ((
AT91_REG
 *) 0xFFFFF4A8)

1926 
	#AT91C_PIOA_BSR
 ((
AT91_REG
 *) 0xFFFFF474)

1927 
	#AT91C_PIOA_OWER
 ((
AT91_REG
 *) 0xFFFFF4A0)

1928 
	#AT91C_PIOA_IFER
 ((
AT91_REG
 *) 0xFFFFF420)

1929 
	#AT91C_PIOA_PDSR
 ((
AT91_REG
 *) 0xFFFFF43C)

1930 
	#AT91C_PIOA_PPUER
 ((
AT91_REG
 *) 0xFFFFF464)

1931 
	#AT91C_PIOA_OSR
 ((
AT91_REG
 *) 0xFFFFF418)

1932 
	#AT91C_PIOA_ASR
 ((
AT91_REG
 *) 0xFFFFF470)

1933 
	#AT91C_PIOA_MDDR
 ((
AT91_REG
 *) 0xFFFFF454)

1934 
	#AT91C_PIOA_CODR
 ((
AT91_REG
 *) 0xFFFFF434)

1935 
	#AT91C_PIOA_MDER
 ((
AT91_REG
 *) 0xFFFFF450)

1936 
	#AT91C_PIOA_PDR
 ((
AT91_REG
 *) 0xFFFFF404)

1937 
	#AT91C_PIOA_IFSR
 ((
AT91_REG
 *) 0xFFFFF428)

1938 
	#AT91C_PIOA_OER
 ((
AT91_REG
 *) 0xFFFFF410)

1939 
	#AT91C_PIOA_PSR
 ((
AT91_REG
 *) 0xFFFFF408)

1941 
	#AT91C_PIOB_OWDR
 ((
AT91_REG
 *) 0xFFFFF6A4)

1942 
	#AT91C_PIOB_MDER
 ((
AT91_REG
 *) 0xFFFFF650)

1943 
	#AT91C_PIOB_PPUSR
 ((
AT91_REG
 *) 0xFFFFF668)

1944 
	#AT91C_PIOB_IMR
 ((
AT91_REG
 *) 0xFFFFF648)

1945 
	#AT91C_PIOB_ASR
 ((
AT91_REG
 *) 0xFFFFF670)

1946 
	#AT91C_PIOB_PPUDR
 ((
AT91_REG
 *) 0xFFFFF660)

1947 
	#AT91C_PIOB_PSR
 ((
AT91_REG
 *) 0xFFFFF608)

1948 
	#AT91C_PIOB_IER
 ((
AT91_REG
 *) 0xFFFFF640)

1949 
	#AT91C_PIOB_CODR
 ((
AT91_REG
 *) 0xFFFFF634)

1950 
	#AT91C_PIOB_OWER
 ((
AT91_REG
 *) 0xFFFFF6A0)

1951 
	#AT91C_PIOB_ABSR
 ((
AT91_REG
 *) 0xFFFFF678)

1952 
	#AT91C_PIOB_IFDR
 ((
AT91_REG
 *) 0xFFFFF624)

1953 
	#AT91C_PIOB_PDSR
 ((
AT91_REG
 *) 0xFFFFF63C)

1954 
	#AT91C_PIOB_IDR
 ((
AT91_REG
 *) 0xFFFFF644)

1955 
	#AT91C_PIOB_OWSR
 ((
AT91_REG
 *) 0xFFFFF6A8)

1956 
	#AT91C_PIOB_PDR
 ((
AT91_REG
 *) 0xFFFFF604)

1957 
	#AT91C_PIOB_ODR
 ((
AT91_REG
 *) 0xFFFFF614)

1958 
	#AT91C_PIOB_IFSR
 ((
AT91_REG
 *) 0xFFFFF628)

1959 
	#AT91C_PIOB_PPUER
 ((
AT91_REG
 *) 0xFFFFF664)

1960 
	#AT91C_PIOB_SODR
 ((
AT91_REG
 *) 0xFFFFF630)

1961 
	#AT91C_PIOB_ISR
 ((
AT91_REG
 *) 0xFFFFF64C)

1962 
	#AT91C_PIOB_ODSR
 ((
AT91_REG
 *) 0xFFFFF638)

1963 
	#AT91C_PIOB_OSR
 ((
AT91_REG
 *) 0xFFFFF618)

1964 
	#AT91C_PIOB_MDSR
 ((
AT91_REG
 *) 0xFFFFF658)

1965 
	#AT91C_PIOB_IFER
 ((
AT91_REG
 *) 0xFFFFF620)

1966 
	#AT91C_PIOB_BSR
 ((
AT91_REG
 *) 0xFFFFF674)

1967 
	#AT91C_PIOB_MDDR
 ((
AT91_REG
 *) 0xFFFFF654)

1968 
	#AT91C_PIOB_OER
 ((
AT91_REG
 *) 0xFFFFF610)

1969 
	#AT91C_PIOB_PER
 ((
AT91_REG
 *) 0xFFFFF600)

1971 
	#AT91C_CKGR_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1972 
	#AT91C_CKGR_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1973 
	#AT91C_CKGR_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1975 
	#AT91C_PMC_IDR
 ((
AT91_REG
 *) 0xFFFFFC64)

1976 
	#AT91C_PMC_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1977 
	#AT91C_PMC_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1978 
	#AT91C_PMC_PCER
 ((
AT91_REG
 *) 0xFFFFFC10)

1979 
	#AT91C_PMC_PCKR
 ((
AT91_REG
 *) 0xFFFFFC40)

1980 
	#AT91C_PMC_MCKR
 ((
AT91_REG
 *) 0xFFFFFC30)

1981 
	#AT91C_PMC_SCDR
 ((
AT91_REG
 *) 0xFFFFFC04)

1982 
	#AT91C_PMC_PCDR
 ((
AT91_REG
 *) 0xFFFFFC14)

1983 
	#AT91C_PMC_SCSR
 ((
AT91_REG
 *) 0xFFFFFC08)

1984 
	#AT91C_PMC_PCSR
 ((
AT91_REG
 *) 0xFFFFFC18)

1985 
	#AT91C_PMC_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1986 
	#AT91C_PMC_SCER
 ((
AT91_REG
 *) 0xFFFFFC00)

1987 
	#AT91C_PMC_IMR
 ((
AT91_REG
 *) 0xFFFFFC6C)

1988 
	#AT91C_PMC_IER
 ((
AT91_REG
 *) 0xFFFFFC60)

1989 
	#AT91C_PMC_SR
 ((
AT91_REG
 *) 0xFFFFFC68)

1991 
	#AT91C_RSTC_RCR
 ((
AT91_REG
 *) 0xFFFFFD00)

1992 
	#AT91C_RSTC_RMR
 ((
AT91_REG
 *) 0xFFFFFD08)

1993 
	#AT91C_RSTC_RSR
 ((
AT91_REG
 *) 0xFFFFFD04)

1995 
	#AT91C_RTTC_RTSR
 ((
AT91_REG
 *) 0xFFFFFD2C)

1996 
	#AT91C_RTTC_RTMR
 ((
AT91_REG
 *) 0xFFFFFD20)

1997 
	#AT91C_RTTC_RTVR
 ((
AT91_REG
 *) 0xFFFFFD28)

1998 
	#AT91C_RTTC_RTAR
 ((
AT91_REG
 *) 0xFFFFFD24)

2000 
	#AT91C_PITC_PIVR
 ((
AT91_REG
 *) 0xFFFFFD38)

2001 
	#AT91C_PITC_PISR
 ((
AT91_REG
 *) 0xFFFFFD34)

2002 
	#AT91C_PITC_PIIR
 ((
AT91_REG
 *) 0xFFFFFD3C)

2003 
	#AT91C_PITC_PIMR
 ((
AT91_REG
 *) 0xFFFFFD30)

2005 
	#AT91C_WDTC_WDCR
 ((
AT91_REG
 *) 0xFFFFFD40)

2006 
	#AT91C_WDTC_WDSR
 ((
AT91_REG
 *) 0xFFFFFD48)

2007 
	#AT91C_WDTC_WDMR
 ((
AT91_REG
 *) 0xFFFFFD44)

2009 
	#AT91C_VREG_MR
 ((
AT91_REG
 *) 0xFFFFFD60)

2011 
	#AT91C_MC_ASR
 ((
AT91_REG
 *) 0xFFFFFF04)

2012 
	#AT91C_MC_RCR
 ((
AT91_REG
 *) 0xFFFFFF00)

2013 
	#AT91C_MC_FCR
 ((
AT91_REG
 *) 0xFFFFFF64)

2014 
	#AT91C_MC_AASR
 ((
AT91_REG
 *) 0xFFFFFF08)

2015 
	#AT91C_MC_FSR
 ((
AT91_REG
 *) 0xFFFFFF68)

2016 
	#AT91C_MC_FMR
 ((
AT91_REG
 *) 0xFFFFFF60)

2018 
	#AT91C_SPI1_PTCR
 ((
AT91_REG
 *) 0xFFFE4120)

2019 
	#AT91C_SPI1_RPR
 ((
AT91_REG
 *) 0xFFFE4100)

2020 
	#AT91C_SPI1_TNCR
 ((
AT91_REG
 *) 0xFFFE411C)

2021 
	#AT91C_SPI1_TPR
 ((
AT91_REG
 *) 0xFFFE4108)

2022 
	#AT91C_SPI1_TNPR
 ((
AT91_REG
 *) 0xFFFE4118)

2023 
	#AT91C_SPI1_TCR
 ((
AT91_REG
 *) 0xFFFE410C)

2024 
	#AT91C_SPI1_RCR
 ((
AT91_REG
 *) 0xFFFE4104)

2025 
	#AT91C_SPI1_RNPR
 ((
AT91_REG
 *) 0xFFFE4110)

2026 
	#AT91C_SPI1_RNCR
 ((
AT91_REG
 *) 0xFFFE4114)

2027 
	#AT91C_SPI1_PTSR
 ((
AT91_REG
 *) 0xFFFE4124)

2029 
	#AT91C_SPI1_IMR
 ((
AT91_REG
 *) 0xFFFE401C)

2030 
	#AT91C_SPI1_IER
 ((
AT91_REG
 *) 0xFFFE4014)

2031 
	#AT91C_SPI1_MR
 ((
AT91_REG
 *) 0xFFFE4004)

2032 
	#AT91C_SPI1_RDR
 ((
AT91_REG
 *) 0xFFFE4008)

2033 
	#AT91C_SPI1_IDR
 ((
AT91_REG
 *) 0xFFFE4018)

2034 
	#AT91C_SPI1_SR
 ((
AT91_REG
 *) 0xFFFE4010)

2035 
	#AT91C_SPI1_TDR
 ((
AT91_REG
 *) 0xFFFE400C)

2036 
	#AT91C_SPI1_CR
 ((
AT91_REG
 *) 0xFFFE4000)

2037 
	#AT91C_SPI1_CSR
 ((
AT91_REG
 *) 0xFFFE4030)

2039 
	#AT91C_SPI0_PTCR
 ((
AT91_REG
 *) 0xFFFE0120)

2040 
	#AT91C_SPI0_TPR
 ((
AT91_REG
 *) 0xFFFE0108)

2041 
	#AT91C_SPI0_TCR
 ((
AT91_REG
 *) 0xFFFE010C)

2042 
	#AT91C_SPI0_RCR
 ((
AT91_REG
 *) 0xFFFE0104)

2043 
	#AT91C_SPI0_PTSR
 ((
AT91_REG
 *) 0xFFFE0124)

2044 
	#AT91C_SPI0_RNPR
 ((
AT91_REG
 *) 0xFFFE0110)

2045 
	#AT91C_SPI0_RPR
 ((
AT91_REG
 *) 0xFFFE0100)

2046 
	#AT91C_SPI0_TNCR
 ((
AT91_REG
 *) 0xFFFE011C)

2047 
	#AT91C_SPI0_RNCR
 ((
AT91_REG
 *) 0xFFFE0114)

2048 
	#AT91C_SPI0_TNPR
 ((
AT91_REG
 *) 0xFFFE0118)

2050 
	#AT91C_SPI0_IER
 ((
AT91_REG
 *) 0xFFFE0014)

2051 
	#AT91C_SPI0_SR
 ((
AT91_REG
 *) 0xFFFE0010)

2052 
	#AT91C_SPI0_IDR
 ((
AT91_REG
 *) 0xFFFE0018)

2053 
	#AT91C_SPI0_CR
 ((
AT91_REG
 *) 0xFFFE0000)

2054 
	#AT91C_SPI0_MR
 ((
AT91_REG
 *) 0xFFFE0004)

2055 
	#AT91C_SPI0_IMR
 ((
AT91_REG
 *) 0xFFFE001C)

2056 
	#AT91C_SPI0_TDR
 ((
AT91_REG
 *) 0xFFFE000C)

2057 
	#AT91C_SPI0_RDR
 ((
AT91_REG
 *) 0xFFFE0008)

2058 
	#AT91C_SPI0_CSR
 ((
AT91_REG
 *) 0xFFFE0030)

2060 
	#AT91C_US1_RNCR
 ((
AT91_REG
 *) 0xFFFC4114)

2061 
	#AT91C_US1_PTCR
 ((
AT91_REG
 *) 0xFFFC4120)

2062 
	#AT91C_US1_TCR
 ((
AT91_REG
 *) 0xFFFC410C)

2063 
	#AT91C_US1_PTSR
 ((
AT91_REG
 *) 0xFFFC4124)

2064 
	#AT91C_US1_TNPR
 ((
AT91_REG
 *) 0xFFFC4118)

2065 
	#AT91C_US1_RCR
 ((
AT91_REG
 *) 0xFFFC4104)

2066 
	#AT91C_US1_RNPR
 ((
AT91_REG
 *) 0xFFFC4110)

2067 
	#AT91C_US1_RPR
 ((
AT91_REG
 *) 0xFFFC4100)

2068 
	#AT91C_US1_TNCR
 ((
AT91_REG
 *) 0xFFFC411C)

2069 
	#AT91C_US1_TPR
 ((
AT91_REG
 *) 0xFFFC4108)

2071 
	#AT91C_US1_IF
 ((
AT91_REG
 *) 0xFFFC404C)

2072 
	#AT91C_US1_NER
 ((
AT91_REG
 *) 0xFFFC4044)

2073 
	#AT91C_US1_RTOR
 ((
AT91_REG
 *) 0xFFFC4024)

2074 
	#AT91C_US1_CSR
 ((
AT91_REG
 *) 0xFFFC4014)

2075 
	#AT91C_US1_IDR
 ((
AT91_REG
 *) 0xFFFC400C)

2076 
	#AT91C_US1_IER
 ((
AT91_REG
 *) 0xFFFC4008)

2077 
	#AT91C_US1_THR
 ((
AT91_REG
 *) 0xFFFC401C)

2078 
	#AT91C_US1_TTGR
 ((
AT91_REG
 *) 0xFFFC4028)

2079 
	#AT91C_US1_RHR
 ((
AT91_REG
 *) 0xFFFC4018)

2080 
	#AT91C_US1_BRGR
 ((
AT91_REG
 *) 0xFFFC4020)

2081 
	#AT91C_US1_IMR
 ((
AT91_REG
 *) 0xFFFC4010)

2082 
	#AT91C_US1_FIDI
 ((
AT91_REG
 *) 0xFFFC4040)

2083 
	#AT91C_US1_CR
 ((
AT91_REG
 *) 0xFFFC4000)

2084 
	#AT91C_US1_MR
 ((
AT91_REG
 *) 0xFFFC4004)

2086 
	#AT91C_US0_TNPR
 ((
AT91_REG
 *) 0xFFFC0118)

2087 
	#AT91C_US0_RNPR
 ((
AT91_REG
 *) 0xFFFC0110)

2088 
	#AT91C_US0_TCR
 ((
AT91_REG
 *) 0xFFFC010C)

2089 
	#AT91C_US0_PTCR
 ((
AT91_REG
 *) 0xFFFC0120)

2090 
	#AT91C_US0_PTSR
 ((
AT91_REG
 *) 0xFFFC0124)

2091 
	#AT91C_US0_TNCR
 ((
AT91_REG
 *) 0xFFFC011C)

2092 
	#AT91C_US0_TPR
 ((
AT91_REG
 *) 0xFFFC0108)

2093 
	#AT91C_US0_RCR
 ((
AT91_REG
 *) 0xFFFC0104)

2094 
	#AT91C_US0_RPR
 ((
AT91_REG
 *) 0xFFFC0100)

2095 
	#AT91C_US0_RNCR
 ((
AT91_REG
 *) 0xFFFC0114)

2097 
	#AT91C_US0_BRGR
 ((
AT91_REG
 *) 0xFFFC0020)

2098 
	#AT91C_US0_NER
 ((
AT91_REG
 *) 0xFFFC0044)

2099 
	#AT91C_US0_CR
 ((
AT91_REG
 *) 0xFFFC0000)

2100 
	#AT91C_US0_IMR
 ((
AT91_REG
 *) 0xFFFC0010)

2101 
	#AT91C_US0_FIDI
 ((
AT91_REG
 *) 0xFFFC0040)

2102 
	#AT91C_US0_TTGR
 ((
AT91_REG
 *) 0xFFFC0028)

2103 
	#AT91C_US0_MR
 ((
AT91_REG
 *) 0xFFFC0004)

2104 
	#AT91C_US0_RTOR
 ((
AT91_REG
 *) 0xFFFC0024)

2105 
	#AT91C_US0_CSR
 ((
AT91_REG
 *) 0xFFFC0014)

2106 
	#AT91C_US0_RHR
 ((
AT91_REG
 *) 0xFFFC0018)

2107 
	#AT91C_US0_IDR
 ((
AT91_REG
 *) 0xFFFC000C)

2108 
	#AT91C_US0_THR
 ((
AT91_REG
 *) 0xFFFC001C)

2109 
	#AT91C_US0_IF
 ((
AT91_REG
 *) 0xFFFC004C)

2110 
	#AT91C_US0_IER
 ((
AT91_REG
 *) 0xFFFC0008)

2112 
	#AT91C_SSC_TNCR
 ((
AT91_REG
 *) 0xFFFD411C)

2113 
	#AT91C_SSC_RPR
 ((
AT91_REG
 *) 0xFFFD4100)

2114 
	#AT91C_SSC_RNCR
 ((
AT91_REG
 *) 0xFFFD4114)

2115 
	#AT91C_SSC_TPR
 ((
AT91_REG
 *) 0xFFFD4108)

2116 
	#AT91C_SSC_PTCR
 ((
AT91_REG
 *) 0xFFFD4120)

2117 
	#AT91C_SSC_TCR
 ((
AT91_REG
 *) 0xFFFD410C)

2118 
	#AT91C_SSC_RCR
 ((
AT91_REG
 *) 0xFFFD4104)

2119 
	#AT91C_SSC_RNPR
 ((
AT91_REG
 *) 0xFFFD4110)

2120 
	#AT91C_SSC_TNPR
 ((
AT91_REG
 *) 0xFFFD4118)

2121 
	#AT91C_SSC_PTSR
 ((
AT91_REG
 *) 0xFFFD4124)

2123 
	#AT91C_SSC_RHR
 ((
AT91_REG
 *) 0xFFFD4020)

2124 
	#AT91C_SSC_RSHR
 ((
AT91_REG
 *) 0xFFFD4030)

2125 
	#AT91C_SSC_TFMR
 ((
AT91_REG
 *) 0xFFFD401C)

2126 
	#AT91C_SSC_IDR
 ((
AT91_REG
 *) 0xFFFD4048)

2127 
	#AT91C_SSC_THR
 ((
AT91_REG
 *) 0xFFFD4024)

2128 
	#AT91C_SSC_RCMR
 ((
AT91_REG
 *) 0xFFFD4010)

2129 
	#AT91C_SSC_IER
 ((
AT91_REG
 *) 0xFFFD4044)

2130 
	#AT91C_SSC_TSHR
 ((
AT91_REG
 *) 0xFFFD4034)

2131 
	#AT91C_SSC_SR
 ((
AT91_REG
 *) 0xFFFD4040)

2132 
	#AT91C_SSC_CMR
 ((
AT91_REG
 *) 0xFFFD4004)

2133 
	#AT91C_SSC_TCMR
 ((
AT91_REG
 *) 0xFFFD4018)

2134 
	#AT91C_SSC_CR
 ((
AT91_REG
 *) 0xFFFD4000)

2135 
	#AT91C_SSC_IMR
 ((
AT91_REG
 *) 0xFFFD404C)

2136 
	#AT91C_SSC_RFMR
 ((
AT91_REG
 *) 0xFFFD4014)

2138 
	#AT91C_TWI_IER
 ((
AT91_REG
 *) 0xFFFB8024)

2139 
	#AT91C_TWI_CR
 ((
AT91_REG
 *) 0xFFFB8000)

2140 
	#AT91C_TWI_SR
 ((
AT91_REG
 *) 0xFFFB8020)

2141 
	#AT91C_TWI_IMR
 ((
AT91_REG
 *) 0xFFFB802C)

2142 
	#AT91C_TWI_THR
 ((
AT91_REG
 *) 0xFFFB8034)

2143 
	#AT91C_TWI_IDR
 ((
AT91_REG
 *) 0xFFFB8028)

2144 
	#AT91C_TWI_IADR
 ((
AT91_REG
 *) 0xFFFB800C)

2145 
	#AT91C_TWI_MMR
 ((
AT91_REG
 *) 0xFFFB8004)

2146 
	#AT91C_TWI_CWGR
 ((
AT91_REG
 *) 0xFFFB8010)

2147 
	#AT91C_TWI_RHR
 ((
AT91_REG
 *) 0xFFFB8030)

2149 
	#AT91C_PWMC_CH3_CUPDR
 ((
AT91_REG
 *) 0xFFFCC270)

2150 
	#AT91C_PWMC_CH3_Re£rved
 ((
AT91_REG
 *) 0xFFFCC274)

2151 
	#AT91C_PWMC_CH3_CPRDR
 ((
AT91_REG
 *) 0xFFFCC268)

2152 
	#AT91C_PWMC_CH3_CDTYR
 ((
AT91_REG
 *) 0xFFFCC264)

2153 
	#AT91C_PWMC_CH3_CCNTR
 ((
AT91_REG
 *) 0xFFFCC26C)

2154 
	#AT91C_PWMC_CH3_CMR
 ((
AT91_REG
 *) 0xFFFCC260)

2156 
	#AT91C_PWMC_CH2_Re£rved
 ((
AT91_REG
 *) 0xFFFCC254)

2157 
	#AT91C_PWMC_CH2_CMR
 ((
AT91_REG
 *) 0xFFFCC240)

2158 
	#AT91C_PWMC_CH2_CCNTR
 ((
AT91_REG
 *) 0xFFFCC24C)

2159 
	#AT91C_PWMC_CH2_CPRDR
 ((
AT91_REG
 *) 0xFFFCC248)

2160 
	#AT91C_PWMC_CH2_CUPDR
 ((
AT91_REG
 *) 0xFFFCC250)

2161 
	#AT91C_PWMC_CH2_CDTYR
 ((
AT91_REG
 *) 0xFFFCC244)

2163 
	#AT91C_PWMC_CH1_Re£rved
 ((
AT91_REG
 *) 0xFFFCC234)

2164 
	#AT91C_PWMC_CH1_CUPDR
 ((
AT91_REG
 *) 0xFFFCC230)

2165 
	#AT91C_PWMC_CH1_CPRDR
 ((
AT91_REG
 *) 0xFFFCC228)

2166 
	#AT91C_PWMC_CH1_CCNTR
 ((
AT91_REG
 *) 0xFFFCC22C)

2167 
	#AT91C_PWMC_CH1_CDTYR
 ((
AT91_REG
 *) 0xFFFCC224)

2168 
	#AT91C_PWMC_CH1_CMR
 ((
AT91_REG
 *) 0xFFFCC220)

2170 
	#AT91C_PWMC_CH0_Re£rved
 ((
AT91_REG
 *) 0xFFFCC214)

2171 
	#AT91C_PWMC_CH0_CPRDR
 ((
AT91_REG
 *) 0xFFFCC208)

2172 
	#AT91C_PWMC_CH0_CDTYR
 ((
AT91_REG
 *) 0xFFFCC204)

2173 
	#AT91C_PWMC_CH0_CMR
 ((
AT91_REG
 *) 0xFFFCC200)

2174 
	#AT91C_PWMC_CH0_CUPDR
 ((
AT91_REG
 *) 0xFFFCC210)

2175 
	#AT91C_PWMC_CH0_CCNTR
 ((
AT91_REG
 *) 0xFFFCC20C)

2177 
	#AT91C_PWMC_IDR
 ((
AT91_REG
 *) 0xFFFCC014)

2178 
	#AT91C_PWMC_DIS
 ((
AT91_REG
 *) 0xFFFCC008)

2179 
	#AT91C_PWMC_IER
 ((
AT91_REG
 *) 0xFFFCC010)

2180 
	#AT91C_PWMC_VR
 ((
AT91_REG
 *) 0xFFFCC0FC)

2181 
	#AT91C_PWMC_ISR
 ((
AT91_REG
 *) 0xFFFCC01C)

2182 
	#AT91C_PWMC_SR
 ((
AT91_REG
 *) 0xFFFCC00C)

2183 
	#AT91C_PWMC_IMR
 ((
AT91_REG
 *) 0xFFFCC018)

2184 
	#AT91C_PWMC_MR
 ((
AT91_REG
 *) 0xFFFCC000)

2185 
	#AT91C_PWMC_ENA
 ((
AT91_REG
 *) 0xFFFCC004)

2187 
	#AT91C_UDP_IMR
 ((
AT91_REG
 *) 0xFFFB0018)

2188 
	#AT91C_UDP_FADDR
 ((
AT91_REG
 *) 0xFFFB0008)

2189 
	#AT91C_UDP_NUM
 ((
AT91_REG
 *) 0xFFFB0000)

2190 
	#AT91C_UDP_FDR
 ((
AT91_REG
 *) 0xFFFB0050)

2191 
	#AT91C_UDP_ISR
 ((
AT91_REG
 *) 0xFFFB001C)

2192 
	#AT91C_UDP_CSR
 ((
AT91_REG
 *) 0xFFFB0030)

2193 
	#AT91C_UDP_IDR
 ((
AT91_REG
 *) 0xFFFB0014)

2194 
	#AT91C_UDP_ICR
 ((
AT91_REG
 *) 0xFFFB0020)

2195 
	#AT91C_UDP_RSTEP
 ((
AT91_REG
 *) 0xFFFB0028)

2196 
	#AT91C_UDP_TXVC
 ((
AT91_REG
 *) 0xFFFB0074)

2197 
	#AT91C_UDP_GLBSTATE
 ((
AT91_REG
 *) 0xFFFB0004)

2198 
	#AT91C_UDP_IER
 ((
AT91_REG
 *) 0xFFFB0010)

2200 
	#AT91C_TC0_SR
 ((
AT91_REG
 *) 0xFFFA0020)

2201 
	#AT91C_TC0_RC
 ((
AT91_REG
 *) 0xFFFA001C)

2202 
	#AT91C_TC0_RB
 ((
AT91_REG
 *) 0xFFFA0018)

2203 
	#AT91C_TC0_CCR
 ((
AT91_REG
 *) 0xFFFA0000)

2204 
	#AT91C_TC0_CMR
 ((
AT91_REG
 *) 0xFFFA0004)

2205 
	#AT91C_TC0_IER
 ((
AT91_REG
 *) 0xFFFA0024)

2206 
	#AT91C_TC0_RA
 ((
AT91_REG
 *) 0xFFFA0014)

2207 
	#AT91C_TC0_IDR
 ((
AT91_REG
 *) 0xFFFA0028)

2208 
	#AT91C_TC0_CV
 ((
AT91_REG
 *) 0xFFFA0010)

2209 
	#AT91C_TC0_IMR
 ((
AT91_REG
 *) 0xFFFA002C)

2211 
	#AT91C_TC1_RB
 ((
AT91_REG
 *) 0xFFFA0058)

2212 
	#AT91C_TC1_CCR
 ((
AT91_REG
 *) 0xFFFA0040)

2213 
	#AT91C_TC1_IER
 ((
AT91_REG
 *) 0xFFFA0064)

2214 
	#AT91C_TC1_IDR
 ((
AT91_REG
 *) 0xFFFA0068)

2215 
	#AT91C_TC1_SR
 ((
AT91_REG
 *) 0xFFFA0060)

2216 
	#AT91C_TC1_CMR
 ((
AT91_REG
 *) 0xFFFA0044)

2217 
	#AT91C_TC1_RA
 ((
AT91_REG
 *) 0xFFFA0054)

2218 
	#AT91C_TC1_RC
 ((
AT91_REG
 *) 0xFFFA005C)

2219 
	#AT91C_TC1_IMR
 ((
AT91_REG
 *) 0xFFFA006C)

2220 
	#AT91C_TC1_CV
 ((
AT91_REG
 *) 0xFFFA0050)

2222 
	#AT91C_TC2_CMR
 ((
AT91_REG
 *) 0xFFFA0084)

2223 
	#AT91C_TC2_CCR
 ((
AT91_REG
 *) 0xFFFA0080)

2224 
	#AT91C_TC2_CV
 ((
AT91_REG
 *) 0xFFFA0090)

2225 
	#AT91C_TC2_RA
 ((
AT91_REG
 *) 0xFFFA0094)

2226 
	#AT91C_TC2_RB
 ((
AT91_REG
 *) 0xFFFA0098)

2227 
	#AT91C_TC2_IDR
 ((
AT91_REG
 *) 0xFFFA00A8)

2228 
	#AT91C_TC2_IMR
 ((
AT91_REG
 *) 0xFFFA00AC)

2229 
	#AT91C_TC2_RC
 ((
AT91_REG
 *) 0xFFFA009C)

2230 
	#AT91C_TC2_IER
 ((
AT91_REG
 *) 0xFFFA00A4)

2231 
	#AT91C_TC2_SR
 ((
AT91_REG
 *) 0xFFFA00A0)

2233 
	#AT91C_TCB_BMR
 ((
AT91_REG
 *) 0xFFFA00C4)

2234 
	#AT91C_TCB_BCR
 ((
AT91_REG
 *) 0xFFFA00C0)

2236 
	#AT91C_CAN_MB0_MDL
 ((
AT91_REG
 *) 0xFFFD0214)

2237 
	#AT91C_CAN_MB0_MAM
 ((
AT91_REG
 *) 0xFFFD0204)

2238 
	#AT91C_CAN_MB0_MCR
 ((
AT91_REG
 *) 0xFFFD021C)

2239 
	#AT91C_CAN_MB0_MID
 ((
AT91_REG
 *) 0xFFFD0208)

2240 
	#AT91C_CAN_MB0_MSR
 ((
AT91_REG
 *) 0xFFFD0210)

2241 
	#AT91C_CAN_MB0_MFID
 ((
AT91_REG
 *) 0xFFFD020C)

2242 
	#AT91C_CAN_MB0_MDH
 ((
AT91_REG
 *) 0xFFFD0218)

2243 
	#AT91C_CAN_MB0_MMR
 ((
AT91_REG
 *) 0xFFFD0200)

2245 
	#AT91C_CAN_MB1_MDL
 ((
AT91_REG
 *) 0xFFFD0234)

2246 
	#AT91C_CAN_MB1_MID
 ((
AT91_REG
 *) 0xFFFD0228)

2247 
	#AT91C_CAN_MB1_MMR
 ((
AT91_REG
 *) 0xFFFD0220)

2248 
	#AT91C_CAN_MB1_MSR
 ((
AT91_REG
 *) 0xFFFD0230)

2249 
	#AT91C_CAN_MB1_MAM
 ((
AT91_REG
 *) 0xFFFD0224)

2250 
	#AT91C_CAN_MB1_MDH
 ((
AT91_REG
 *) 0xFFFD0238)

2251 
	#AT91C_CAN_MB1_MCR
 ((
AT91_REG
 *) 0xFFFD023C)

2252 
	#AT91C_CAN_MB1_MFID
 ((
AT91_REG
 *) 0xFFFD022C)

2254 
	#AT91C_CAN_MB2_MCR
 ((
AT91_REG
 *) 0xFFFD025C)

2255 
	#AT91C_CAN_MB2_MDH
 ((
AT91_REG
 *) 0xFFFD0258)

2256 
	#AT91C_CAN_MB2_MID
 ((
AT91_REG
 *) 0xFFFD0248)

2257 
	#AT91C_CAN_MB2_MDL
 ((
AT91_REG
 *) 0xFFFD0254)

2258 
	#AT91C_CAN_MB2_MMR
 ((
AT91_REG
 *) 0xFFFD0240)

2259 
	#AT91C_CAN_MB2_MAM
 ((
AT91_REG
 *) 0xFFFD0244)

2260 
	#AT91C_CAN_MB2_MFID
 ((
AT91_REG
 *) 0xFFFD024C)

2261 
	#AT91C_CAN_MB2_MSR
 ((
AT91_REG
 *) 0xFFFD0250)

2263 
	#AT91C_CAN_MB3_MFID
 ((
AT91_REG
 *) 0xFFFD026C)

2264 
	#AT91C_CAN_MB3_MAM
 ((
AT91_REG
 *) 0xFFFD0264)

2265 
	#AT91C_CAN_MB3_MID
 ((
AT91_REG
 *) 0xFFFD0268)

2266 
	#AT91C_CAN_MB3_MCR
 ((
AT91_REG
 *) 0xFFFD027C)

2267 
	#AT91C_CAN_MB3_MMR
 ((
AT91_REG
 *) 0xFFFD0260)

2268 
	#AT91C_CAN_MB3_MSR
 ((
AT91_REG
 *) 0xFFFD0270)

2269 
	#AT91C_CAN_MB3_MDL
 ((
AT91_REG
 *) 0xFFFD0274)

2270 
	#AT91C_CAN_MB3_MDH
 ((
AT91_REG
 *) 0xFFFD0278)

2272 
	#AT91C_CAN_MB4_MID
 ((
AT91_REG
 *) 0xFFFD0288)

2273 
	#AT91C_CAN_MB4_MMR
 ((
AT91_REG
 *) 0xFFFD0280)

2274 
	#AT91C_CAN_MB4_MDH
 ((
AT91_REG
 *) 0xFFFD0298)

2275 
	#AT91C_CAN_MB4_MFID
 ((
AT91_REG
 *) 0xFFFD028C)

2276 
	#AT91C_CAN_MB4_MSR
 ((
AT91_REG
 *) 0xFFFD0290)

2277 
	#AT91C_CAN_MB4_MCR
 ((
AT91_REG
 *) 0xFFFD029C)

2278 
	#AT91C_CAN_MB4_MDL
 ((
AT91_REG
 *) 0xFFFD0294)

2279 
	#AT91C_CAN_MB4_MAM
 ((
AT91_REG
 *) 0xFFFD0284)

2281 
	#AT91C_CAN_MB5_MSR
 ((
AT91_REG
 *) 0xFFFD02B0)

2282 
	#AT91C_CAN_MB5_MCR
 ((
AT91_REG
 *) 0xFFFD02BC)

2283 
	#AT91C_CAN_MB5_MFID
 ((
AT91_REG
 *) 0xFFFD02AC)

2284 
	#AT91C_CAN_MB5_MDH
 ((
AT91_REG
 *) 0xFFFD02B8)

2285 
	#AT91C_CAN_MB5_MID
 ((
AT91_REG
 *) 0xFFFD02A8)

2286 
	#AT91C_CAN_MB5_MMR
 ((
AT91_REG
 *) 0xFFFD02A0)

2287 
	#AT91C_CAN_MB5_MDL
 ((
AT91_REG
 *) 0xFFFD02B4)

2288 
	#AT91C_CAN_MB5_MAM
 ((
AT91_REG
 *) 0xFFFD02A4)

2290 
	#AT91C_CAN_MB6_MFID
 ((
AT91_REG
 *) 0xFFFD02CC)

2291 
	#AT91C_CAN_MB6_MID
 ((
AT91_REG
 *) 0xFFFD02C8)

2292 
	#AT91C_CAN_MB6_MAM
 ((
AT91_REG
 *) 0xFFFD02C4)

2293 
	#AT91C_CAN_MB6_MSR
 ((
AT91_REG
 *) 0xFFFD02D0)

2294 
	#AT91C_CAN_MB6_MDL
 ((
AT91_REG
 *) 0xFFFD02D4)

2295 
	#AT91C_CAN_MB6_MCR
 ((
AT91_REG
 *) 0xFFFD02DC)

2296 
	#AT91C_CAN_MB6_MDH
 ((
AT91_REG
 *) 0xFFFD02D8)

2297 
	#AT91C_CAN_MB6_MMR
 ((
AT91_REG
 *) 0xFFFD02C0)

2299 
	#AT91C_CAN_MB7_MCR
 ((
AT91_REG
 *) 0xFFFD02FC)

2300 
	#AT91C_CAN_MB7_MDH
 ((
AT91_REG
 *) 0xFFFD02F8)

2301 
	#AT91C_CAN_MB7_MFID
 ((
AT91_REG
 *) 0xFFFD02EC)

2302 
	#AT91C_CAN_MB7_MDL
 ((
AT91_REG
 *) 0xFFFD02F4)

2303 
	#AT91C_CAN_MB7_MID
 ((
AT91_REG
 *) 0xFFFD02E8)

2304 
	#AT91C_CAN_MB7_MMR
 ((
AT91_REG
 *) 0xFFFD02E0)

2305 
	#AT91C_CAN_MB7_MAM
 ((
AT91_REG
 *) 0xFFFD02E4)

2306 
	#AT91C_CAN_MB7_MSR
 ((
AT91_REG
 *) 0xFFFD02F0)

2308 
	#AT91C_CAN_TCR
 ((
AT91_REG
 *) 0xFFFD0024)

2309 
	#AT91C_CAN_IMR
 ((
AT91_REG
 *) 0xFFFD000C)

2310 
	#AT91C_CAN_IER
 ((
AT91_REG
 *) 0xFFFD0004)

2311 
	#AT91C_CAN_ECR
 ((
AT91_REG
 *) 0xFFFD0020)

2312 
	#AT91C_CAN_TIMESTP
 ((
AT91_REG
 *) 0xFFFD001C)

2313 
	#AT91C_CAN_MR
 ((
AT91_REG
 *) 0xFFFD0000)

2314 
	#AT91C_CAN_IDR
 ((
AT91_REG
 *) 0xFFFD0008)

2315 
	#AT91C_CAN_ACR
 ((
AT91_REG
 *) 0xFFFD0028)

2316 
	#AT91C_CAN_TIM
 ((
AT91_REG
 *) 0xFFFD0018)

2317 
	#AT91C_CAN_SR
 ((
AT91_REG
 *) 0xFFFD0010)

2318 
	#AT91C_CAN_BR
 ((
AT91_REG
 *) 0xFFFD0014)

2319 
	#AT91C_CAN_VR
 ((
AT91_REG
 *) 0xFFFD00FC)

2321 
	#AT91C_EMAC_ISR
 ((
AT91_REG
 *) 0xFFFDC024)

2322 
	#AT91C_EMAC_SA4H
 ((
AT91_REG
 *) 0xFFFDC0B4)

2323 
	#AT91C_EMAC_SA1L
 ((
AT91_REG
 *) 0xFFFDC098)

2324 
	#AT91C_EMAC_ELE
 ((
AT91_REG
 *) 0xFFFDC078)

2325 
	#AT91C_EMAC_LCOL
 ((
AT91_REG
 *) 0xFFFDC05C)

2326 
	#AT91C_EMAC_RLE
 ((
AT91_REG
 *) 0xFFFDC088)

2327 
	#AT91C_EMAC_WOL
 ((
AT91_REG
 *) 0xFFFDC0C4)

2328 
	#AT91C_EMAC_DTF
 ((
AT91_REG
 *) 0xFFFDC058)

2329 
	#AT91C_EMAC_TUND
 ((
AT91_REG
 *) 0xFFFDC064)

2330 
	#AT91C_EMAC_NCR
 ((
AT91_REG
 *) 0xFFFDC000)

2331 
	#AT91C_EMAC_SA4L
 ((
AT91_REG
 *) 0xFFFDC0B0)

2332 
	#AT91C_EMAC_RSR
 ((
AT91_REG
 *) 0xFFFDC020)

2333 
	#AT91C_EMAC_SA3L
 ((
AT91_REG
 *) 0xFFFDC0A8)

2334 
	#AT91C_EMAC_TSR
 ((
AT91_REG
 *) 0xFFFDC014)

2335 
	#AT91C_EMAC_IDR
 ((
AT91_REG
 *) 0xFFFDC02C)

2336 
	#AT91C_EMAC_RSE
 ((
AT91_REG
 *) 0xFFFDC074)

2337 
	#AT91C_EMAC_ECOL
 ((
AT91_REG
 *) 0xFFFDC060)

2338 
	#AT91C_EMAC_TID
 ((
AT91_REG
 *) 0xFFFDC0B8)

2339 
	#AT91C_EMAC_HRB
 ((
AT91_REG
 *) 0xFFFDC090)

2340 
	#AT91C_EMAC_TBQP
 ((
AT91_REG
 *) 0xFFFDC01C)

2341 
	#AT91C_EMAC_USRIO
 ((
AT91_REG
 *) 0xFFFDC0C0)

2342 
	#AT91C_EMAC_PTR
 ((
AT91_REG
 *) 0xFFFDC038)

2343 
	#AT91C_EMAC_SA2H
 ((
AT91_REG
 *) 0xFFFDC0A4)

2344 
	#AT91C_EMAC_ROV
 ((
AT91_REG
 *) 0xFFFDC070)

2345 
	#AT91C_EMAC_ALE
 ((
AT91_REG
 *) 0xFFFDC054)

2346 
	#AT91C_EMAC_RJA
 ((
AT91_REG
 *) 0xFFFDC07C)

2347 
	#AT91C_EMAC_RBQP
 ((
AT91_REG
 *) 0xFFFDC018)

2348 
	#AT91C_EMAC_TPF
 ((
AT91_REG
 *) 0xFFFDC08C)

2349 
	#AT91C_EMAC_NCFGR
 ((
AT91_REG
 *) 0xFFFDC004)

2350 
	#AT91C_EMAC_HRT
 ((
AT91_REG
 *) 0xFFFDC094)

2351 
	#AT91C_EMAC_USF
 ((
AT91_REG
 *) 0xFFFDC080)

2352 
	#AT91C_EMAC_FCSE
 ((
AT91_REG
 *) 0xFFFDC050)

2353 
	#AT91C_EMAC_TPQ
 ((
AT91_REG
 *) 0xFFFDC0BC)

2354 
	#AT91C_EMAC_MAN
 ((
AT91_REG
 *) 0xFFFDC034)

2355 
	#AT91C_EMAC_FTO
 ((
AT91_REG
 *) 0xFFFDC040)

2356 
	#AT91C_EMAC_REV
 ((
AT91_REG
 *) 0xFFFDC0FC)

2357 
	#AT91C_EMAC_IMR
 ((
AT91_REG
 *) 0xFFFDC030)

2358 
	#AT91C_EMAC_SCF
 ((
AT91_REG
 *) 0xFFFDC044)

2359 
	#AT91C_EMAC_PFR
 ((
AT91_REG
 *) 0xFFFDC03C)

2360 
	#AT91C_EMAC_MCF
 ((
AT91_REG
 *) 0xFFFDC048)

2361 
	#AT91C_EMAC_NSR
 ((
AT91_REG
 *) 0xFFFDC008)

2362 
	#AT91C_EMAC_SA2L
 ((
AT91_REG
 *) 0xFFFDC0A0)

2363 
	#AT91C_EMAC_FRO
 ((
AT91_REG
 *) 0xFFFDC04C)

2364 
	#AT91C_EMAC_IER
 ((
AT91_REG
 *) 0xFFFDC028)

2365 
	#AT91C_EMAC_SA1H
 ((
AT91_REG
 *) 0xFFFDC09C)

2366 
	#AT91C_EMAC_CSE
 ((
AT91_REG
 *) 0xFFFDC068)

2367 
	#AT91C_EMAC_SA3H
 ((
AT91_REG
 *) 0xFFFDC0AC)

2368 
	#AT91C_EMAC_RRE
 ((
AT91_REG
 *) 0xFFFDC06C)

2369 
	#AT91C_EMAC_STE
 ((
AT91_REG
 *) 0xFFFDC084)

2371 
	#AT91C_ADC_PTSR
 ((
AT91_REG
 *) 0xFFFD8124)

2372 
	#AT91C_ADC_PTCR
 ((
AT91_REG
 *) 0xFFFD8120)

2373 
	#AT91C_ADC_TNPR
 ((
AT91_REG
 *) 0xFFFD8118)

2374 
	#AT91C_ADC_TNCR
 ((
AT91_REG
 *) 0xFFFD811C)

2375 
	#AT91C_ADC_RNPR
 ((
AT91_REG
 *) 0xFFFD8110)

2376 
	#AT91C_ADC_RNCR
 ((
AT91_REG
 *) 0xFFFD8114)

2377 
	#AT91C_ADC_RPR
 ((
AT91_REG
 *) 0xFFFD8100)

2378 
	#AT91C_ADC_TCR
 ((
AT91_REG
 *) 0xFFFD810C)

2379 
	#AT91C_ADC_TPR
 ((
AT91_REG
 *) 0xFFFD8108)

2380 
	#AT91C_ADC_RCR
 ((
AT91_REG
 *) 0xFFFD8104)

2382 
	#AT91C_ADC_CDR2
 ((
AT91_REG
 *) 0xFFFD8038)

2383 
	#AT91C_ADC_CDR3
 ((
AT91_REG
 *) 0xFFFD803C)

2384 
	#AT91C_ADC_CDR0
 ((
AT91_REG
 *) 0xFFFD8030)

2385 
	#AT91C_ADC_CDR5
 ((
AT91_REG
 *) 0xFFFD8044)

2386 
	#AT91C_ADC_CHDR
 ((
AT91_REG
 *) 0xFFFD8014)

2387 
	#AT91C_ADC_SR
 ((
AT91_REG
 *) 0xFFFD801C)

2388 
	#AT91C_ADC_CDR4
 ((
AT91_REG
 *) 0xFFFD8040)

2389 
	#AT91C_ADC_CDR1
 ((
AT91_REG
 *) 0xFFFD8034)

2390 
	#AT91C_ADC_LCDR
 ((
AT91_REG
 *) 0xFFFD8020)

2391 
	#AT91C_ADC_IDR
 ((
AT91_REG
 *) 0xFFFD8028)

2392 
	#AT91C_ADC_CR
 ((
AT91_REG
 *) 0xFFFD8000)

2393 
	#AT91C_ADC_CDR7
 ((
AT91_REG
 *) 0xFFFD804C)

2394 
	#AT91C_ADC_CDR6
 ((
AT91_REG
 *) 0xFFFD8048)

2395 
	#AT91C_ADC_IER
 ((
AT91_REG
 *) 0xFFFD8024)

2396 
	#AT91C_ADC_CHER
 ((
AT91_REG
 *) 0xFFFD8010)

2397 
	#AT91C_ADC_CHSR
 ((
AT91_REG
 *) 0xFFFD8018)

2398 
	#AT91C_ADC_MR
 ((
AT91_REG
 *) 0xFFFD8004)

2399 
	#AT91C_ADC_IMR
 ((
AT91_REG
 *) 0xFFFD802C)

2401 
	#AT91C_AES_TPR
 ((
AT91_REG
 *) 0xFFFA4108)

2402 
	#AT91C_AES_PTCR
 ((
AT91_REG
 *) 0xFFFA4120)

2403 
	#AT91C_AES_RNPR
 ((
AT91_REG
 *) 0xFFFA4110)

2404 
	#AT91C_AES_TNCR
 ((
AT91_REG
 *) 0xFFFA411C)

2405 
	#AT91C_AES_TCR
 ((
AT91_REG
 *) 0xFFFA410C)

2406 
	#AT91C_AES_RCR
 ((
AT91_REG
 *) 0xFFFA4104)

2407 
	#AT91C_AES_RNCR
 ((
AT91_REG
 *) 0xFFFA4114)

2408 
	#AT91C_AES_TNPR
 ((
AT91_REG
 *) 0xFFFA4118)

2409 
	#AT91C_AES_RPR
 ((
AT91_REG
 *) 0xFFFA4100)

2410 
	#AT91C_AES_PTSR
 ((
AT91_REG
 *) 0xFFFA4124)

2412 
	#AT91C_AES_IVxR
 ((
AT91_REG
 *) 0xFFFA4060)

2413 
	#AT91C_AES_MR
 ((
AT91_REG
 *) 0xFFFA4004)

2414 
	#AT91C_AES_VR
 ((
AT91_REG
 *) 0xFFFA40FC)

2415 
	#AT91C_AES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA4050)

2416 
	#AT91C_AES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA4040)

2417 
	#AT91C_AES_CR
 ((
AT91_REG
 *) 0xFFFA4000)

2418 
	#AT91C_AES_IDR
 ((
AT91_REG
 *) 0xFFFA4014)

2419 
	#AT91C_AES_IMR
 ((
AT91_REG
 *) 0xFFFA4018)

2420 
	#AT91C_AES_IER
 ((
AT91_REG
 *) 0xFFFA4010)

2421 
	#AT91C_AES_KEYWxR
 ((
AT91_REG
 *) 0xFFFA4020)

2422 
	#AT91C_AES_ISR
 ((
AT91_REG
 *) 0xFFFA401C)

2424 
	#AT91C_TDES_RNCR
 ((
AT91_REG
 *) 0xFFFA8114)

2425 
	#AT91C_TDES_TCR
 ((
AT91_REG
 *) 0xFFFA810C)

2426 
	#AT91C_TDES_RCR
 ((
AT91_REG
 *) 0xFFFA8104)

2427 
	#AT91C_TDES_TNPR
 ((
AT91_REG
 *) 0xFFFA8118)

2428 
	#AT91C_TDES_RNPR
 ((
AT91_REG
 *) 0xFFFA8110)

2429 
	#AT91C_TDES_RPR
 ((
AT91_REG
 *) 0xFFFA8100)

2430 
	#AT91C_TDES_TNCR
 ((
AT91_REG
 *) 0xFFFA811C)

2431 
	#AT91C_TDES_TPR
 ((
AT91_REG
 *) 0xFFFA8108)

2432 
	#AT91C_TDES_PTSR
 ((
AT91_REG
 *) 0xFFFA8124)

2433 
	#AT91C_TDES_PTCR
 ((
AT91_REG
 *) 0xFFFA8120)

2435 
	#AT91C_TDES_KEY2WxR
 ((
AT91_REG
 *) 0xFFFA8028)

2436 
	#AT91C_TDES_KEY3WxR
 ((
AT91_REG
 *) 0xFFFA8030)

2437 
	#AT91C_TDES_IDR
 ((
AT91_REG
 *) 0xFFFA8014)

2438 
	#AT91C_TDES_VR
 ((
AT91_REG
 *) 0xFFFA80FC)

2439 
	#AT91C_TDES_IVxR
 ((
AT91_REG
 *) 0xFFFA8060)

2440 
	#AT91C_TDES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA8050)

2441 
	#AT91C_TDES_IMR
 ((
AT91_REG
 *) 0xFFFA8018)

2442 
	#AT91C_TDES_MR
 ((
AT91_REG
 *) 0xFFFA8004)

2443 
	#AT91C_TDES_CR
 ((
AT91_REG
 *) 0xFFFA8000)

2444 
	#AT91C_TDES_IER
 ((
AT91_REG
 *) 0xFFFA8010)

2445 
	#AT91C_TDES_ISR
 ((
AT91_REG
 *) 0xFFFA801C)

2446 
	#AT91C_TDES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA8040)

2447 
	#AT91C_TDES_KEY1WxR
 ((
AT91_REG
 *) 0xFFFA8020)

2448 

	)

2452 
	#AT91C_PIO_PA0
 (() 1 << 0)

2453 
	#AT91C_PA0_RXD0
 ((Ë
AT91C_PIO_PA0
)

2454 
	#AT91C_PIO_PA1
 (() 1 << 1)

2455 
	#AT91C_PA1_TXD0
 ((Ë
AT91C_PIO_PA1
)

2456 
	#AT91C_PIO_PA10
 (() 1 << 10)

2457 
	#AT91C_PA10_TWD
 ((Ë
AT91C_PIO_PA10
)

2458 
	#AT91C_PIO_PA11
 (() 1 << 11)

2459 
	#AT91C_PA11_TWCK
 ((Ë
AT91C_PIO_PA11
)

2460 
	#AT91C_PIO_PA12
 (() 1 << 12)

2461 
	#AT91C_PA12_NPCS00
 ((Ë
AT91C_PIO_PA12
)

2462 
	#AT91C_PIO_PA13
 (() 1 << 13)

2463 
	#AT91C_PA13_NPCS01
 ((Ë
AT91C_PIO_PA13
)

2464 
	#AT91C_PA13_PCK1
 ((Ë
AT91C_PIO_PA13
)

2465 
	#AT91C_PIO_PA14
 (() 1 << 14)

2466 
	#AT91C_PA14_NPCS02
 ((Ë
AT91C_PIO_PA14
)

2467 
	#AT91C_PA14_IRQ1
 ((Ë
AT91C_PIO_PA14
)

2468 
	#AT91C_PIO_PA15
 (() 1 << 15)

2469 
	#AT91C_PA15_NPCS03
 ((Ë
AT91C_PIO_PA15
)

2470 
	#AT91C_PA15_TCLK2
 ((Ë
AT91C_PIO_PA15
)

2471 
	#AT91C_PIO_PA16
 (() 1 << 16)

2472 
	#AT91C_PA16_MISO0
 ((Ë
AT91C_PIO_PA16
)

2473 
	#AT91C_PIO_PA17
 (() 1 << 17)

2474 
	#AT91C_PA17_MOSI0
 ((Ë
AT91C_PIO_PA17
)

2475 
	#AT91C_PIO_PA18
 (() 1 << 18)

2476 
	#AT91C_PA18_SPCK0
 ((Ë
AT91C_PIO_PA18
)

2477 
	#AT91C_PIO_PA19
 (() 1 << 19)

2478 
	#AT91C_PA19_CANRX
 ((Ë
AT91C_PIO_PA19
)

2479 
	#AT91C_PIO_PA2
 (() 1 << 2)

2480 
	#AT91C_PA2_SCK0
 ((Ë
AT91C_PIO_PA2
)

2481 
	#AT91C_PA2_NPCS11
 ((Ë
AT91C_PIO_PA2
)

2482 
	#AT91C_PIO_PA20
 (() 1 << 20)

2483 
	#AT91C_PA20_CANTX
 ((Ë
AT91C_PIO_PA20
)

2484 
	#AT91C_PIO_PA21
 (() 1 << 21)

2485 
	#AT91C_PA21_TF
 ((Ë
AT91C_PIO_PA21
)

2486 
	#AT91C_PA21_NPCS10
 ((Ë
AT91C_PIO_PA21
)

2487 
	#AT91C_PIO_PA22
 (() 1 << 22)

2488 
	#AT91C_PA22_TK
 ((Ë
AT91C_PIO_PA22
)

2489 
	#AT91C_PA22_SPCK1
 ((Ë
AT91C_PIO_PA22
)

2490 
	#AT91C_PIO_PA23
 (() 1 << 23)

2491 
	#AT91C_PA23_TD
 ((Ë
AT91C_PIO_PA23
)

2492 
	#AT91C_PA23_MOSI1
 ((Ë
AT91C_PIO_PA23
)

2493 
	#AT91C_PIO_PA24
 (() 1 << 24)

2494 
	#AT91C_PA24_RD
 ((Ë
AT91C_PIO_PA24
)

2495 
	#AT91C_PA24_MISO1
 ((Ë
AT91C_PIO_PA24
)

2496 
	#AT91C_PIO_PA25
 (() 1 << 25)

2497 
	#AT91C_PA25_RK
 ((Ë
AT91C_PIO_PA25
)

2498 
	#AT91C_PA25_NPCS11
 ((Ë
AT91C_PIO_PA25
)

2499 
	#AT91C_PIO_PA26
 (() 1 << 26)

2500 
	#AT91C_PA26_RF
 ((Ë
AT91C_PIO_PA26
)

2501 
	#AT91C_PA26_NPCS12
 ((Ë
AT91C_PIO_PA26
)

2502 
	#AT91C_PIO_PA27
 (() 1 << 27)

2503 
	#AT91C_PA27_DRXD
 ((Ë
AT91C_PIO_PA27
)

2504 
	#AT91C_PA27_PCK3
 ((Ë
AT91C_PIO_PA27
)

2505 
	#AT91C_PIO_PA28
 (() 1 << 28)

2506 
	#AT91C_PA28_DTXD
 ((Ë
AT91C_PIO_PA28
)

2507 
	#AT91C_PIO_PA29
 (() 1 << 29)

2508 
	#AT91C_PA29_FIQ
 ((Ë
AT91C_PIO_PA29
)

2509 
	#AT91C_PA29_NPCS13
 ((Ë
AT91C_PIO_PA29
)

2510 
	#AT91C_PIO_PA3
 (() 1 << 3)

2511 
	#AT91C_PA3_RTS0
 ((Ë
AT91C_PIO_PA3
)

2512 
	#AT91C_PA3_NPCS12
 ((Ë
AT91C_PIO_PA3
)

2513 
	#AT91C_PIO_PA30
 (() 1 << 30)

2514 
	#AT91C_PA30_IRQ0
 ((Ë
AT91C_PIO_PA30
)

2515 
	#AT91C_PA30_PCK2
 ((Ë
AT91C_PIO_PA30
)

2516 
	#AT91C_PIO_PA4
 (() 1 << 4)

2517 
	#AT91C_PA4_CTS0
 ((Ë
AT91C_PIO_PA4
)

2518 
	#AT91C_PA4_NPCS13
 ((Ë
AT91C_PIO_PA4
)

2519 
	#AT91C_PIO_PA5
 (() 1 << 5)

2520 
	#AT91C_PA5_RXD1
 ((Ë
AT91C_PIO_PA5
)

2521 
	#AT91C_PIO_PA6
 (() 1 << 6)

2522 
	#AT91C_PA6_TXD1
 ((Ë
AT91C_PIO_PA6
)

2523 
	#AT91C_PIO_PA7
 (() 1 << 7)

2524 
	#AT91C_PA7_SCK1
 ((Ë
AT91C_PIO_PA7
)

2525 
	#AT91C_PA7_NPCS01
 ((Ë
AT91C_PIO_PA7
)

2526 
	#AT91C_PIO_PA8
 (() 1 << 8)

2527 
	#AT91C_PA8_RTS1
 ((Ë
AT91C_PIO_PA8
)

2528 
	#AT91C_PA8_NPCS02
 ((Ë
AT91C_PIO_PA8
)

2529 
	#AT91C_PIO_PA9
 (() 1 << 9)

2530 
	#AT91C_PA9_CTS1
 ((Ë
AT91C_PIO_PA9
)

2531 
	#AT91C_PA9_NPCS03
 ((Ë
AT91C_PIO_PA9
)

2532 
	#AT91C_PIO_PB0
 (() 1 << 0)

2533 
	#AT91C_PB0_ETXCK_EREFCK
 ((Ë
AT91C_PIO_PB0
)

2534 
	#AT91C_PB0_PCK0
 ((Ë
AT91C_PIO_PB0
)

2535 
	#AT91C_PIO_PB1
 (() 1 << 1)

2536 
	#AT91C_PB1_ETXEN
 ((Ë
AT91C_PIO_PB1
)

2537 
	#AT91C_PIO_PB10
 (() 1 << 10)

2538 
	#AT91C_PB10_ETX2
 ((Ë
AT91C_PIO_PB10
)

2539 
	#AT91C_PB10_NPCS11
 ((Ë
AT91C_PIO_PB10
)

2540 
	#AT91C_PIO_PB11
 (() 1 << 11)

2541 
	#AT91C_PB11_ETX3
 ((Ë
AT91C_PIO_PB11
)

2542 
	#AT91C_PB11_NPCS12
 ((Ë
AT91C_PIO_PB11
)

2543 
	#AT91C_PIO_PB12
 (() 1 << 12)

2544 
	#AT91C_PB12_ETXER
 ((Ë
AT91C_PIO_PB12
)

2545 
	#AT91C_PB12_TCLK0
 ((Ë
AT91C_PIO_PB12
)

2546 
	#AT91C_PIO_PB13
 (() 1 << 13)

2547 
	#AT91C_PB13_ERX2
 ((Ë
AT91C_PIO_PB13
)

2548 
	#AT91C_PB13_NPCS01
 ((Ë
AT91C_PIO_PB13
)

2549 
	#AT91C_PIO_PB14
 (() 1 << 14)

2550 
	#AT91C_PB14_ERX3
 ((Ë
AT91C_PIO_PB14
)

2551 
	#AT91C_PB14_NPCS02
 ((Ë
AT91C_PIO_PB14
)

2552 
	#AT91C_PIO_PB15
 (() 1 << 15)

2553 
	#AT91C_PB15_ERXDV
 ((Ë
AT91C_PIO_PB15
)

2554 
	#AT91C_PIO_PB16
 (() 1 << 16)

2555 
	#AT91C_PB16_ECOL
 ((Ë
AT91C_PIO_PB16
)

2556 
	#AT91C_PB16_NPCS13
 ((Ë
AT91C_PIO_PB16
)

2557 
	#AT91C_PIO_PB17
 (() 1 << 17)

2558 
	#AT91C_PB17_ERXCK
 ((Ë
AT91C_PIO_PB17
)

2559 
	#AT91C_PB17_NPCS03
 ((Ë
AT91C_PIO_PB17
)

2560 
	#AT91C_PIO_PB18
 (() 1 << 18)

2561 
	#AT91C_PB18_EF100
 ((Ë
AT91C_PIO_PB18
)

2562 
	#AT91C_PB18_ADTRG
 ((Ë
AT91C_PIO_PB18
)

2563 
	#AT91C_PIO_PB19
 (() 1 << 19)

2564 
	#AT91C_PB19_PWM0
 ((Ë
AT91C_PIO_PB19
)

2565 
	#AT91C_PB19_TCLK1
 ((Ë
AT91C_PIO_PB19
)

2566 
	#AT91C_PIO_PB2
 (() 1 << 2)

2567 
	#AT91C_PB2_ETX0
 ((Ë
AT91C_PIO_PB2
)

2568 
	#AT91C_PIO_PB20
 (() 1 << 20)

2569 
	#AT91C_PB20_PWM1
 ((Ë
AT91C_PIO_PB20
)

2570 
	#AT91C_PB20_PCK0
 ((Ë
AT91C_PIO_PB20
)

2571 
	#AT91C_PIO_PB21
 (() 1 << 21)

2572 
	#AT91C_PB21_PWM2
 ((Ë
AT91C_PIO_PB21
)

2573 
	#AT91C_PB21_PCK1
 ((Ë
AT91C_PIO_PB21
)

2574 
	#AT91C_PIO_PB22
 (() 1 << 22)

2575 
	#AT91C_PB22_PWM3
 ((Ë
AT91C_PIO_PB22
)

2576 
	#AT91C_PB22_PCK2
 ((Ë
AT91C_PIO_PB22
)

2577 
	#AT91C_PIO_PB23
 (() 1 << 23)

2578 
	#AT91C_PB23_TIOA0
 ((Ë
AT91C_PIO_PB23
)

2579 
	#AT91C_PB23_DCD1
 ((Ë
AT91C_PIO_PB23
)

2580 
	#AT91C_PIO_PB24
 (() 1 << 24)

2581 
	#AT91C_PB24_TIOB0
 ((Ë
AT91C_PIO_PB24
)

2582 
	#AT91C_PB24_DSR1
 ((Ë
AT91C_PIO_PB24
)

2583 
	#AT91C_PIO_PB25
 (() 1 << 25)

2584 
	#AT91C_PB25_TIOA1
 ((Ë
AT91C_PIO_PB25
)

2585 
	#AT91C_PB25_DTR1
 ((Ë
AT91C_PIO_PB25
)

2586 
	#AT91C_PIO_PB26
 (() 1 << 26)

2587 
	#AT91C_PB26_TIOB1
 ((Ë
AT91C_PIO_PB26
)

2588 
	#AT91C_PB26_RI1
 ((Ë
AT91C_PIO_PB26
)

2589 
	#AT91C_PIO_PB27
 (() 1 << 27)

2590 
	#AT91C_PB27_TIOA2
 ((Ë
AT91C_PIO_PB27
)

2591 
	#AT91C_PB27_PWM0
 ((Ë
AT91C_PIO_PB27
)

2592 
	#AT91C_PIO_PB28
 (() 1 << 28)

2593 
	#AT91C_PB28_TIOB2
 ((Ë
AT91C_PIO_PB28
)

2594 
	#AT91C_PB28_PWM1
 ((Ë
AT91C_PIO_PB28
)

2595 
	#AT91C_PIO_PB29
 (() 1 << 29)

2596 
	#AT91C_PB29_PCK1
 ((Ë
AT91C_PIO_PB29
)

2597 
	#AT91C_PB29_PWM2
 ((Ë
AT91C_PIO_PB29
)

2598 
	#AT91C_PIO_PB3
 (() 1 << 3)

2599 
	#AT91C_PB3_ETX1
 ((Ë
AT91C_PIO_PB3
)

2600 
	#AT91C_PIO_PB30
 (() 1 << 30)

2601 
	#AT91C_PB30_PCK2
 ((Ë
AT91C_PIO_PB30
)

2602 
	#AT91C_PB30_PWM3
 ((Ë
AT91C_PIO_PB30
)

2603 
	#AT91C_PIO_PB4
 (() 1 << 4)

2604 
	#AT91C_PB4_ECRS_ECRSDV
 ((Ë
AT91C_PIO_PB4
)

2605 
	#AT91C_PIO_PB5
 (() 1 << 5)

2606 
	#AT91C_PB5_ERX0
 ((Ë
AT91C_PIO_PB5
)

2607 
	#AT91C_PIO_PB6
 (() 1 << 6)

2608 
	#AT91C_PB6_ERX1
 ((Ë
AT91C_PIO_PB6
)

2609 
	#AT91C_PIO_PB7
 (() 1 << 7)

2610 
	#AT91C_PB7_ERXER
 ((Ë
AT91C_PIO_PB7
)

2611 
	#AT91C_PIO_PB8
 (() 1 << 8)

2612 
	#AT91C_PB8_EMDC
 ((Ë
AT91C_PIO_PB8
)

2613 
	#AT91C_PIO_PB9
 (() 1 << 9)

2614 
	#AT91C_PB9_EMDIO
 ((Ë
AT91C_PIO_PB9
)

2615 

	)

2619 
	#AT91C_ID_FIQ
 (() 0)

2620 
	#AT91C_ID_SYS
 (() 1)

2621 
	#AT91C_ID_PIOA
 (() 2)

2622 
	#AT91C_ID_PIOB
 (() 3)

2623 
	#AT91C_ID_SPI0
 (() 4)

2624 
	#AT91C_ID_SPI1
 (() 5)

2625 
	#AT91C_ID_US0
 (() 6)

2626 
	#AT91C_ID_US1
 (() 7)

2627 
	#AT91C_ID_SSC
 (() 8)

2628 
	#AT91C_ID_TWI
 (() 9)

2629 
	#AT91C_ID_PWMC
 (() 10)

2630 
	#AT91C_ID_UDP
 (() 11)

2631 
	#AT91C_ID_TC0
 (() 12)

2632 
	#AT91C_ID_TC1
 (() 13)

2633 
	#AT91C_ID_TC2
 (() 14)

2634 
	#AT91C_ID_CAN
 (() 15)

2635 
	#AT91C_ID_EMAC
 (() 16)

2636 
	#AT91C_ID_ADC
 (() 17)

2637 
	#AT91C_ID_AES
 (() 18)

2638 
	#AT91C_ID_TDES
 (() 19)

2639 
	#AT91C_ID_20_Re£rved
 (() 20)

2640 
	#AT91C_ID_21_Re£rved
 (() 21)

2641 
	#AT91C_ID_22_Re£rved
 (() 22)

2642 
	#AT91C_ID_23_Re£rved
 (() 23)

2643 
	#AT91C_ID_24_Re£rved
 (() 24)

2644 
	#AT91C_ID_25_Re£rved
 (() 25)

2645 
	#AT91C_ID_26_Re£rved
 (() 26)

2646 
	#AT91C_ID_27_Re£rved
 (() 27)

2647 
	#AT91C_ID_28_Re£rved
 (() 28)

2648 
	#AT91C_ID_29_Re£rved
 (() 29)

2649 
	#AT91C_ID_IRQ0
 (() 30)

2650 
	#AT91C_ID_IRQ1
 (() 31)

2651 

	)

2655 
	#AT91C_BASE_SYS
 ((
AT91PS_SYS
) 0xFFFFF000)

2656 
	#AT91C_BASE_AIC
 ((
AT91PS_AIC
) 0xFFFFF000)

2657 
	#AT91C_BASE_PDC_DBGU
 ((
AT91PS_PDC
) 0xFFFFF300)

2658 
	#AT91C_BASE_DBGU
 ((
AT91PS_DBGU
) 0xFFFFF200)

2659 
	#AT91C_BASE_PIOA
 ((
AT91PS_PIO
) 0xFFFFF400)

2660 
	#AT91C_BASE_PIOB
 ((
AT91PS_PIO
) 0xFFFFF600)

2661 
	#AT91C_BASE_CKGR
 ((
AT91PS_CKGR
) 0xFFFFFC20)

2662 
	#AT91C_BASE_PMC
 ((
AT91PS_PMC
) 0xFFFFFC00)

2663 
	#AT91C_BASE_RSTC
 ((
AT91PS_RSTC
) 0xFFFFFD00)

2664 
	#AT91C_BASE_RTTC
 ((
AT91PS_RTTC
) 0xFFFFFD20)

2665 
	#AT91C_BASE_PITC
 ((
AT91PS_PITC
) 0xFFFFFD30)

2666 
	#AT91C_BASE_WDTC
 ((
AT91PS_WDTC
) 0xFFFFFD40)

2667 
	#AT91C_BASE_VREG
 ((
AT91PS_VREG
) 0xFFFFFD60)

2668 
	#AT91C_BASE_MC
 ((
AT91PS_MC
) 0xFFFFFF00)

2669 
	#AT91C_BASE_PDC_SPI1
 ((
AT91PS_PDC
) 0xFFFE4100)

2670 
	#AT91C_BASE_SPI1
 ((
AT91PS_SPI
) 0xFFFE4000)

2671 
	#AT91C_BASE_PDC_SPI0
 ((
AT91PS_PDC
) 0xFFFE0100)

2672 
	#AT91C_BASE_SPI0
 ((
AT91PS_SPI
) 0xFFFE0000)

2673 
	#AT91C_BASE_PDC_US1
 ((
AT91PS_PDC
) 0xFFFC4100)

2674 
	#AT91C_BASE_US1
 ((
AT91PS_USART
) 0xFFFC4000)

2675 
	#AT91C_BASE_PDC_US0
 ((
AT91PS_PDC
) 0xFFFC0100)

2676 
	#AT91C_BASE_US0
 ((
AT91PS_USART
) 0xFFFC0000)

2677 
	#AT91C_BASE_PDC_SSC
 ((
AT91PS_PDC
) 0xFFFD4100)

2678 
	#AT91C_BASE_SSC
 ((
AT91PS_SSC
) 0xFFFD4000)

2679 
	#AT91C_BASE_TWI
 ((
AT91PS_TWI
) 0xFFFB8000)

2680 
	#AT91C_BASE_PWMC_CH3
 ((
AT91PS_PWMC_CH
) 0xFFFCC260)

2681 
	#AT91C_BASE_PWMC_CH2
 ((
AT91PS_PWMC_CH
) 0xFFFCC240)

2682 
	#AT91C_BASE_PWMC_CH1
 ((
AT91PS_PWMC_CH
) 0xFFFCC220)

2683 
	#AT91C_BASE_PWMC_CH0
 ((
AT91PS_PWMC_CH
) 0xFFFCC200)

2684 
	#AT91C_BASE_PWMC
 ((
AT91PS_PWMC
) 0xFFFCC000)

2685 
	#AT91C_BASE_UDP
 ((
AT91PS_UDP
) 0xFFFB0000)

2686 
	#AT91C_BASE_TC0
 ((
AT91PS_TC
) 0xFFFA0000)

2687 
	#AT91C_BASE_TC1
 ((
AT91PS_TC
) 0xFFFA0040)

2688 
	#AT91C_BASE_TC2
 ((
AT91PS_TC
) 0xFFFA0080)

2689 
	#AT91C_BASE_TCB
 ((
AT91PS_TCB
) 0xFFFA0000)

2690 
	#AT91C_BASE_CAN_MB0
 ((
AT91PS_CAN_MB
) 0xFFFD0200)

2691 
	#AT91C_BASE_CAN_MB1
 ((
AT91PS_CAN_MB
) 0xFFFD0220)

2692 
	#AT91C_BASE_CAN_MB2
 ((
AT91PS_CAN_MB
) 0xFFFD0240)

2693 
	#AT91C_BASE_CAN_MB3
 ((
AT91PS_CAN_MB
) 0xFFFD0260)

2694 
	#AT91C_BASE_CAN_MB4
 ((
AT91PS_CAN_MB
) 0xFFFD0280)

2695 
	#AT91C_BASE_CAN_MB5
 ((
AT91PS_CAN_MB
) 0xFFFD02A0)

2696 
	#AT91C_BASE_CAN_MB6
 ((
AT91PS_CAN_MB
) 0xFFFD02C0)

2697 
	#AT91C_BASE_CAN_MB7
 ((
AT91PS_CAN_MB
) 0xFFFD02E0)

2698 
	#AT91C_BASE_CAN
 ((
AT91PS_CAN
) 0xFFFD0000)

2699 
	#AT91C_BASE_EMAC
 ((
AT91PS_EMAC
) 0xFFFDC000)

2700 
	#AT91C_BASE_PDC_ADC
 ((
AT91PS_PDC
) 0xFFFD8100)

2701 
	#AT91C_BASE_ADC
 ((
AT91PS_ADC
) 0xFFFD8000)

2702 
	#AT91C_BASE_PDC_AES
 ((
AT91PS_PDC
) 0xFFFA4100)

2703 
	#AT91C_BASE_AES
 ((
AT91PS_AES
) 0xFFFA4000)

2704 
	#AT91C_BASE_PDC_TDES
 ((
AT91PS_PDC
) 0xFFFA8100)

2705 
	#AT91C_BASE_TDES
 ((
AT91PS_TDES
) 0xFFFA8000)

2706 

	)

2710 
	#AT91C_ISRAM
 ((*) 0x00200000)

2711 
	#AT91C_ISRAM_SIZE
 (() 0x00010000)

2712 
	#AT91C_IFLASH
 ((*) 0x00100000)

2713 
	#AT91C_IFLASH_SIZE
 (() 0x00040000)

2714 

	)

	@Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h

56 
	#AIC_SMR
 ( 0)

57 
	#AIC_SVR
 (128)

58 
	#AIC_IVR
 (256)

59 
	#AIC_FVR
 (260)

60 
	#AIC_ISR
 (264)

61 
	#AIC_IPR
 (268)

62 
	#AIC_IMR
 (272)

63 
	#AIC_CISR
 (276)

64 
	#AIC_IECR
 (288)

65 
	#AIC_IDCR
 (292)

66 
	#AIC_ICCR
 (296)

67 
	#AIC_ISCR
 (300)

68 
	#AIC_EOICR
 (304)

69 
	#AIC_SPU
 (308)

70 
	#AIC_DCR
 (312)

71 
	#AIC_FFER
 (320)

72 
	#AIC_FFDR
 (324)

73 
	#AIC_FFSR
 (328)

75 
	#AT91C_AIC_PRIOR
 (0x7 << 0)

76 
	#AT91C_AIC_PRIOR_LOWEST
 (0x0)

77 
	#AT91C_AIC_PRIOR_HIGHEST
 (0x7)

78 
	#AT91C_AIC_SRCTYPE
 (0x3 << 5)

79 
	#AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL
 (0x0 << 5)

80 
	#AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL
 (0x0 << 5)

81 
	#AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE
 (0x1 << 5)

82 
	#AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE
 (0x1 << 5)

83 
	#AT91C_AIC_SRCTYPE_HIGH_LEVEL
 (0x2 << 5)

84 
	#AT91C_AIC_SRCTYPE_POSITIVE_EDGE
 (0x3 << 5)

86 
	#AT91C_AIC_NFIQ
 (0x1 << 0)

87 
	#AT91C_AIC_NIRQ
 (0x1 << 1)

89 
	#AT91C_AIC_DCR_PROT
 (0x1 << 0)

90 
	#AT91C_AIC_DCR_GMSK
 (0x1 << 1)

91 

	)

96 
	#PDC_RPR
 ( 0)

97 
	#PDC_RCR
 ( 4)

98 
	#PDC_TPR
 ( 8)

99 
	#PDC_TCR
 (12)

100 
	#PDC_RNPR
 (16)

101 
	#PDC_RNCR
 (20)

102 
	#PDC_TNPR
 (24)

103 
	#PDC_TNCR
 (28)

104 
	#PDC_PTCR
 (32)

105 
	#PDC_PTSR
 (36)

107 
	#AT91C_PDC_RXTEN
 (0x1 << 0)

108 
	#AT91C_PDC_RXTDIS
 (0x1 << 1)

109 
	#AT91C_PDC_TXTEN
 (0x1 << 8)

110 
	#AT91C_PDC_TXTDIS
 (0x1 << 9)

112 

	)

117 
	#DBGU_CR
 ( 0)

118 
	#DBGU_MR
 ( 4)

119 
	#DBGU_IER
 ( 8)

120 
	#DBGU_IDR
 (12)

121 
	#DBGU_IMR
 (16)

122 
	#DBGU_CSR
 (20)

123 
	#DBGU_RHR
 (24)

124 
	#DBGU_THR
 (28)

125 
	#DBGU_BRGR
 (32)

126 
	#DBGU_CIDR
 (64)

127 
	#DBGU_EXID
 (68)

128 
	#DBGU_FNTR
 (72)

129 
	#DBGU_RPR
 (256)

130 
	#DBGU_RCR
 (260)

131 
	#DBGU_TPR
 (264)

132 
	#DBGU_TCR
 (268)

133 
	#DBGU_RNPR
 (272)

134 
	#DBGU_RNCR
 (276)

135 
	#DBGU_TNPR
 (280)

136 
	#DBGU_TNCR
 (284)

137 
	#DBGU_PTCR
 (288)

138 
	#DBGU_PTSR
 (292)

140 
	#AT91C_US_RSTRX
 (0x1 << 2)

141 
	#AT91C_US_RSTTX
 (0x1 << 3)

142 
	#AT91C_US_RXEN
 (0x1 << 4)

143 
	#AT91C_US_RXDIS
 (0x1 << 5)

144 
	#AT91C_US_TXEN
 (0x1 << 6)

145 
	#AT91C_US_TXDIS
 (0x1 << 7)

146 
	#AT91C_US_RSTSTA
 (0x1 << 8)

148 
	#AT91C_US_PAR
 (0x7 << 9)

149 
	#AT91C_US_PAR_EVEN
 (0x0 << 9)

150 
	#AT91C_US_PAR_ODD
 (0x1 << 9)

151 
	#AT91C_US_PAR_SPACE
 (0x2 << 9)

152 
	#AT91C_US_PAR_MARK
 (0x3 << 9)

153 
	#AT91C_US_PAR_NONE
 (0x4 << 9)

154 
	#AT91C_US_PAR_MULTI_DROP
 (0x6 << 9)

155 
	#AT91C_US_CHMODE
 (0x3 << 14)

156 
	#AT91C_US_CHMODE_NORMAL
 (0x0 << 14)

157 
	#AT91C_US_CHMODE_AUTO
 (0x1 << 14)

158 
	#AT91C_US_CHMODE_LOCAL
 (0x2 << 14)

159 
	#AT91C_US_CHMODE_REMOTE
 (0x3 << 14)

161 
	#AT91C_US_RXRDY
 (0x1 << 0)

162 
	#AT91C_US_TXRDY
 (0x1 << 1)

163 
	#AT91C_US_ENDRX
 (0x1 << 3)

164 
	#AT91C_US_ENDTX
 (0x1 << 4)

165 
	#AT91C_US_OVRE
 (0x1 << 5)

166 
	#AT91C_US_FRAME
 (0x1 << 6)

167 
	#AT91C_US_PARE
 (0x1 << 7)

168 
	#AT91C_US_TXEMPTY
 (0x1 << 9)

169 
	#AT91C_US_TXBUFE
 (0x1 << 11)

170 
	#AT91C_US_RXBUFF
 (0x1 << 12)

171 
	#AT91C_US_COMM_TX
 (0x1 << 30)

172 
	#AT91C_US_COMM_RX
 (0x1 << 31)

177 
	#AT91C_US_FORCE_NTRST
 (0x1 << 0)

178 

	)

183 
	#PIO_PER
 ( 0)

184 
	#PIO_PDR
 ( 4)

185 
	#PIO_PSR
 ( 8)

186 
	#PIO_OER
 (16)

187 
	#PIO_ODR
 (20)

188 
	#PIO_OSR
 (24)

189 
	#PIO_IFER
 (32)

190 
	#PIO_IFDR
 (36)

191 
	#PIO_IFSR
 (40)

192 
	#PIO_SODR
 (48)

193 
	#PIO_CODR
 (52)

194 
	#PIO_ODSR
 (56)

195 
	#PIO_PDSR
 (60)

196 
	#PIO_IER
 (64)

197 
	#PIO_IDR
 (68)

198 
	#PIO_IMR
 (72)

199 
	#PIO_ISR
 (76)

200 
	#PIO_MDER
 (80)

201 
	#PIO_MDDR
 (84)

202 
	#PIO_MDSR
 (88)

203 
	#PIO_PPUDR
 (96)

204 
	#PIO_PPUER
 (100)

205 
	#PIO_PPUSR
 (104)

206 
	#PIO_ASR
 (112)

207 
	#PIO_BSR
 (116)

208 
	#PIO_ABSR
 (120)

209 
	#PIO_OWER
 (160)

210 
	#PIO_OWDR
 (164)

211 
	#PIO_OWSR
 (168)

212 

	)

217 
	#CKGR_MOR
 ( 0)

218 
	#CKGR_MCFR
 ( 4)

219 
	#CKGR_PLLR
 (12)

221 
	#AT91C_CKGR_MOSCEN
 (0x1 << 0)

222 
	#AT91C_CKGR_OSCBYPASS
 (0x1 << 1)

223 
	#AT91C_CKGR_OSCOUNT
 (0xFF << 8)

225 
	#AT91C_CKGR_MAINF
 (0xFFFF << 0)

226 
	#AT91C_CKGR_MAINRDY
 (0x1 << 16)

228 
	#AT91C_CKGR_DIV
 (0xFF << 0)

229 
	#AT91C_CKGR_DIV_0
 (0x0)

230 
	#AT91C_CKGR_DIV_BYPASS
 (0x1)

231 
	#AT91C_CKGR_PLLCOUNT
 (0x3F << 8)

232 
	#AT91C_CKGR_OUT
 (0x3 << 14)

233 
	#AT91C_CKGR_OUT_0
 (0x0 << 14)

234 
	#AT91C_CKGR_OUT_1
 (0x1 << 14)

235 
	#AT91C_CKGR_OUT_2
 (0x2 << 14)

236 
	#AT91C_CKGR_OUT_3
 (0x3 << 14)

237 
	#AT91C_CKGR_MUL
 (0x7FF << 16)

238 
	#AT91C_CKGR_USBDIV
 (0x3 << 28)

239 
	#AT91C_CKGR_USBDIV_0
 (0x0 << 28)

240 
	#AT91C_CKGR_USBDIV_1
 (0x1 << 28)

241 
	#AT91C_CKGR_USBDIV_2
 (0x2 << 28)

242 

	)

247 
	#PMC_SCER
 ( 0)

248 
	#PMC_SCDR
 ( 4)

249 
	#PMC_SCSR
 ( 8)

250 
	#PMC_PCER
 (16)

251 
	#PMC_PCDR
 (20)

252 
	#PMC_PCSR
 (24)

253 
	#PMC_MOR
 (32)

254 
	#PMC_MCFR
 (36)

255 
	#PMC_PLLR
 (44)

256 
	#PMC_MCKR
 (48)

257 
	#PMC_PCKR
 (64)

258 
	#PMC_IER
 (96)

259 
	#PMC_IDR
 (100)

260 
	#PMC_SR
 (104)

261 
	#PMC_IMR
 (108)

263 
	#AT91C_PMC_PCK
 (0x1 << 0)

264 
	#AT91C_PMC_UDP
 (0x1 << 7)

265 
	#AT91C_PMC_PCK0
 (0x1 << 8)

266 
	#AT91C_PMC_PCK1
 (0x1 << 9)

267 
	#AT91C_PMC_PCK2
 (0x1 << 10)

268 
	#AT91C_PMC_PCK3
 (0x1 << 11)

275 
	#AT91C_PMC_CSS
 (0x3 << 0)

276 
	#AT91C_PMC_CSS_SLOW_CLK
 (0x0)

277 
	#AT91C_PMC_CSS_MAIN_CLK
 (0x1)

278 
	#AT91C_PMC_CSS_PLL_CLK
 (0x3)

279 
	#AT91C_PMC_PRES
 (0x7 << 2)

280 
	#AT91C_PMC_PRES_CLK
 (0x0 << 2)

281 
	#AT91C_PMC_PRES_CLK_2
 (0x1 << 2)

282 
	#AT91C_PMC_PRES_CLK_4
 (0x2 << 2)

283 
	#AT91C_PMC_PRES_CLK_8
 (0x3 << 2)

284 
	#AT91C_PMC_PRES_CLK_16
 (0x4 << 2)

285 
	#AT91C_PMC_PRES_CLK_32
 (0x5 << 2)

286 
	#AT91C_PMC_PRES_CLK_64
 (0x6 << 2)

289 
	#AT91C_PMC_MOSCS
 (0x1 << 0)

290 
	#AT91C_PMC_LOCK
 (0x1 << 2)

291 
	#AT91C_PMC_MCKRDY
 (0x1 << 3)

292 
	#AT91C_PMC_PCK0RDY
 (0x1 << 8)

293 
	#AT91C_PMC_PCK1RDY
 (0x1 << 9)

294 
	#AT91C_PMC_PCK2RDY
 (0x1 << 10)

295 
	#AT91C_PMC_PCK3RDY
 (0x1 << 11)

299 

	)

304 
	#RSTC_RCR
 ( 0)

305 
	#RSTC_RSR
 ( 4)

306 
	#RSTC_RMR
 ( 8)

308 
	#AT91C_RSTC_PROCRST
 (0x1 << 0)

309 
	#AT91C_RSTC_PERRST
 (0x1 << 2)

310 
	#AT91C_RSTC_EXTRST
 (0x1 << 3)

311 
	#AT91C_RSTC_KEY
 (0xFF << 24)

313 
	#AT91C_RSTC_URSTS
 (0x1 << 0)

314 
	#AT91C_RSTC_BODSTS
 (0x1 << 1)

315 
	#AT91C_RSTC_RSTTYP
 (0x7 << 8)

316 
	#AT91C_RSTC_RSTTYP_POWERUP
 (0x0 << 8)

317 
	#AT91C_RSTC_RSTTYP_WAKEUP
 (0x1 << 8)

318 
	#AT91C_RSTC_RSTTYP_WATCHDOG
 (0x2 << 8)

319 
	#AT91C_RSTC_RSTTYP_SOFTWARE
 (0x3 << 8)

320 
	#AT91C_RSTC_RSTTYP_USER
 (0x4 << 8)

321 
	#AT91C_RSTC_RSTTYP_BROWNOUT
 (0x5 << 8)

322 
	#AT91C_RSTC_NRSTL
 (0x1 << 16)

323 
	#AT91C_RSTC_SRCMP
 (0x1 << 17)

325 
	#AT91C_RSTC_URSTEN
 (0x1 << 0)

326 
	#AT91C_RSTC_URSTIEN
 (0x1 << 4)

327 
	#AT91C_RSTC_ERSTL
 (0xF << 8)

328 
	#AT91C_RSTC_BODIEN
 (0x1 << 16)

329 

	)

334 
	#RTTC_RTMR
 ( 0)

335 
	#RTTC_RTAR
 ( 4)

336 
	#RTTC_RTVR
 ( 8)

337 
	#RTTC_RTSR
 (12)

339 
	#AT91C_RTTC_RTPRES
 (0xFFFF << 0)

340 
	#AT91C_RTTC_ALMIEN
 (0x1 << 16)

341 
	#AT91C_RTTC_RTTINCIEN
 (0x1 << 17)

342 
	#AT91C_RTTC_RTTRST
 (0x1 << 18)

344 
	#AT91C_RTTC_ALMV
 (0x0 << 0)

346 
	#AT91C_RTTC_CRTV
 (0x0 << 0)

348 
	#AT91C_RTTC_ALMS
 (0x1 << 0)

349 
	#AT91C_RTTC_RTTINC
 (0x1 << 1)

350 

	)

355 
	#PITC_PIMR
 ( 0)

356 
	#PITC_PISR
 ( 4)

357 
	#PITC_PIVR
 ( 8)

358 
	#PITC_PIIR
 (12)

360 
	#AT91C_PITC_PIV
 (0xFFFFF << 0)

361 
	#AT91C_PITC_PITEN
 (0x1 << 24)

362 
	#AT91C_PITC_PITIEN
 (0x1 << 25)

364 
	#AT91C_PITC_PITS
 (0x1 << 0)

366 
	#AT91C_PITC_CPIV
 (0xFFFFF << 0)

367 
	#AT91C_PITC_PICNT
 (0xFFF << 20)

369 

	)

374 
	#WDTC_WDCR
 ( 0)

375 
	#WDTC_WDMR
 ( 4)

376 
	#WDTC_WDSR
 ( 8)

378 
	#AT91C_WDTC_WDRSTT
 (0x1 << 0)

379 
	#AT91C_WDTC_KEY
 (0xFF << 24)

381 
	#AT91C_WDTC_WDV
 (0xFFF << 0)

382 
	#AT91C_WDTC_WDFIEN
 (0x1 << 12)

383 
	#AT91C_WDTC_WDRSTEN
 (0x1 << 13)

384 
	#AT91C_WDTC_WDRPROC
 (0x1 << 14)

385 
	#AT91C_WDTC_WDDIS
 (0x1 << 15)

386 
	#AT91C_WDTC_WDD
 (0xFFF << 16)

387 
	#AT91C_WDTC_WDDBGHLT
 (0x1 << 28)

388 
	#AT91C_WDTC_WDIDLEHLT
 (0x1 << 29)

390 
	#AT91C_WDTC_WDUNF
 (0x1 << 0)

391 
	#AT91C_WDTC_WDERR
 (0x1 << 1)

392 

	)

397 
	#VREG_MR
 ( 0)

399 
	#AT91C_VREG_PSTDBY
 (0x1 << 0)

400 

	)

405 
	#MC_RCR
 ( 0)

406 
	#MC_ASR
 ( 4)

407 
	#MC_AASR
 ( 8)

408 
	#MC_FMR
 (96)

409 
	#MC_FCR
 (100)

410 
	#MC_FSR
 (104)

412 
	#AT91C_MC_RCB
 (0x1 << 0)

414 
	#AT91C_MC_UNDADD
 (0x1 << 0)

415 
	#AT91C_MC_MISADD
 (0x1 << 1)

416 
	#AT91C_MC_ABTSZ
 (0x3 << 8)

417 
	#AT91C_MC_ABTSZ_BYTE
 (0x0 << 8)

418 
	#AT91C_MC_ABTSZ_HWORD
 (0x1 << 8)

419 
	#AT91C_MC_ABTSZ_WORD
 (0x2 << 8)

420 
	#AT91C_MC_ABTTYP
 (0x3 << 10)

421 
	#AT91C_MC_ABTTYP_DATAR
 (0x0 << 10)

422 
	#AT91C_MC_ABTTYP_DATAW
 (0x1 << 10)

423 
	#AT91C_MC_ABTTYP_FETCH
 (0x2 << 10)

424 
	#AT91C_MC_MST0
 (0x1 << 16)

425 
	#AT91C_MC_MST1
 (0x1 << 17)

426 
	#AT91C_MC_SVMST0
 (0x1 << 24)

427 
	#AT91C_MC_SVMST1
 (0x1 << 25)

429 
	#AT91C_MC_FRDY
 (0x1 << 0)

430 
	#AT91C_MC_LOCKE
 (0x1 << 2)

431 
	#AT91C_MC_PROGE
 (0x1 << 3)

432 
	#AT91C_MC_NEBP
 (0x1 << 7)

433 
	#AT91C_MC_FWS
 (0x3 << 8)

434 
	#AT91C_MC_FWS_0FWS
 (0x0 << 8)

435 
	#AT91C_MC_FWS_1FWS
 (0x1 << 8)

436 
	#AT91C_MC_FWS_2FWS
 (0x2 << 8)

437 
	#AT91C_MC_FWS_3FWS
 (0x3 << 8)

438 
	#AT91C_MC_FMCN
 (0xFF << 16)

440 
	#AT91C_MC_FCMD
 (0xF << 0)

441 
	#AT91C_MC_FCMD_START_PROG
 (0x1)

442 
	#AT91C_MC_FCMD_LOCK
 (0x2)

443 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (0x3)

444 
	#AT91C_MC_FCMD_UNLOCK
 (0x4)

445 
	#AT91C_MC_FCMD_ERASE_ALL
 (0x8)

446 
	#AT91C_MC_FCMD_SET_GP_NVM
 (0xB)

447 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (0xD)

448 
	#AT91C_MC_FCMD_SET_SECURITY
 (0xF)

449 
	#AT91C_MC_PAGEN
 (0x3FF << 8)

450 
	#AT91C_MC_KEY
 (0xFF << 24)

452 
	#AT91C_MC_SECURITY
 (0x1 << 4)

453 
	#AT91C_MC_GPNVM0
 (0x1 << 8)

454 
	#AT91C_MC_GPNVM1
 (0x1 << 9)

455 
	#AT91C_MC_GPNVM2
 (0x1 << 10)

456 
	#AT91C_MC_GPNVM3
 (0x1 << 11)

457 
	#AT91C_MC_GPNVM4
 (0x1 << 12)

458 
	#AT91C_MC_GPNVM5
 (0x1 << 13)

459 
	#AT91C_MC_GPNVM6
 (0x1 << 14)

460 
	#AT91C_MC_GPNVM7
 (0x1 << 15)

461 
	#AT91C_MC_LOCKS0
 (0x1 << 16)

462 
	#AT91C_MC_LOCKS1
 (0x1 << 17)

463 
	#AT91C_MC_LOCKS2
 (0x1 << 18)

464 
	#AT91C_MC_LOCKS3
 (0x1 << 19)

465 
	#AT91C_MC_LOCKS4
 (0x1 << 20)

466 
	#AT91C_MC_LOCKS5
 (0x1 << 21)

467 
	#AT91C_MC_LOCKS6
 (0x1 << 22)

468 
	#AT91C_MC_LOCKS7
 (0x1 << 23)

469 
	#AT91C_MC_LOCKS8
 (0x1 << 24)

470 
	#AT91C_MC_LOCKS9
 (0x1 << 25)

471 
	#AT91C_MC_LOCKS10
 (0x1 << 26)

472 
	#AT91C_MC_LOCKS11
 (0x1 << 27)

473 
	#AT91C_MC_LOCKS12
 (0x1 << 28)

474 
	#AT91C_MC_LOCKS13
 (0x1 << 29)

475 
	#AT91C_MC_LOCKS14
 (0x1 << 30)

476 
	#AT91C_MC_LOCKS15
 (0x1 << 31)

477 

	)

482 
	#SPI_CR
 ( 0)

483 
	#SPI_MR
 ( 4)

484 
	#SPI_RDR
 ( 8)

485 
	#SPI_TDR
 (12)

486 
	#SPI_SR
 (16)

487 
	#SPI_IER
 (20)

488 
	#SPI_IDR
 (24)

489 
	#SPI_IMR
 (28)

490 
	#SPI_CSR
 (48)

491 
	#SPI_RPR
 (256)

492 
	#SPI_RCR
 (260)

493 
	#SPI_TPR
 (264)

494 
	#SPI_TCR
 (268)

495 
	#SPI_RNPR
 (272)

496 
	#SPI_RNCR
 (276)

497 
	#SPI_TNPR
 (280)

498 
	#SPI_TNCR
 (284)

499 
	#SPI_PTCR
 (288)

500 
	#SPI_PTSR
 (292)

502 
	#AT91C_SPI_SPIEN
 (0x1 << 0)

503 
	#AT91C_SPI_SPIDIS
 (0x1 << 1)

504 
	#AT91C_SPI_SWRST
 (0x1 << 7)

505 
	#AT91C_SPI_LASTXFER
 (0x1 << 24)

507 
	#AT91C_SPI_MSTR
 (0x1 << 0)

508 
	#AT91C_SPI_PS
 (0x1 << 1)

509 
	#AT91C_SPI_PS_FIXED
 (0x0 << 1)

510 
	#AT91C_SPI_PS_VARIABLE
 (0x1 << 1)

511 
	#AT91C_SPI_PCSDEC
 (0x1 << 2)

512 
	#AT91C_SPI_FDIV
 (0x1 << 3)

513 
	#AT91C_SPI_MODFDIS
 (0x1 << 4)

514 
	#AT91C_SPI_LLB
 (0x1 << 7)

515 
	#AT91C_SPI_PCS
 (0xF << 16)

516 
	#AT91C_SPI_DLYBCS
 (0xFF << 24)

518 
	#AT91C_SPI_RD
 (0xFFFF << 0)

519 
	#AT91C_SPI_RPCS
 (0xF << 16)

521 
	#AT91C_SPI_TD
 (0xFFFF << 0)

522 
	#AT91C_SPI_TPCS
 (0xF << 16)

524 
	#AT91C_SPI_RDRF
 (0x1 << 0)

525 
	#AT91C_SPI_TDRE
 (0x1 << 1)

526 
	#AT91C_SPI_MODF
 (0x1 << 2)

527 
	#AT91C_SPI_OVRES
 (0x1 << 3)

528 
	#AT91C_SPI_ENDRX
 (0x1 << 4)

529 
	#AT91C_SPI_ENDTX
 (0x1 << 5)

530 
	#AT91C_SPI_RXBUFF
 (0x1 << 6)

531 
	#AT91C_SPI_TXBUFE
 (0x1 << 7)

532 
	#AT91C_SPI_NSSR
 (0x1 << 8)

533 
	#AT91C_SPI_TXEMPTY
 (0x1 << 9)

534 
	#AT91C_SPI_SPIENS
 (0x1 << 16)

539 
	#AT91C_SPI_CPOL
 (0x1 << 0)

540 
	#AT91C_SPI_NCPHA
 (0x1 << 1)

541 
	#AT91C_SPI_CSAAT
 (0x1 << 3)

542 
	#AT91C_SPI_BITS
 (0xF << 4)

543 
	#AT91C_SPI_BITS_8
 (0x0 << 4)

544 
	#AT91C_SPI_BITS_9
 (0x1 << 4)

545 
	#AT91C_SPI_BITS_10
 (0x2 << 4)

546 
	#AT91C_SPI_BITS_11
 (0x3 << 4)

547 
	#AT91C_SPI_BITS_12
 (0x4 << 4)

548 
	#AT91C_SPI_BITS_13
 (0x5 << 4)

549 
	#AT91C_SPI_BITS_14
 (0x6 << 4)

550 
	#AT91C_SPI_BITS_15
 (0x7 << 4)

551 
	#AT91C_SPI_BITS_16
 (0x8 << 4)

552 
	#AT91C_SPI_SCBR
 (0xFF << 8)

553 
	#AT91C_SPI_DLYBS
 (0xFF << 16)

554 
	#AT91C_SPI_DLYBCT
 (0xFF << 24)

555 

	)

560 
	#US_CR
 ( 0)

561 
	#US_MR
 ( 4)

562 
	#US_IER
 ( 8)

563 
	#US_IDR
 (12)

564 
	#US_IMR
 (16)

565 
	#US_CSR
 (20)

566 
	#US_RHR
 (24)

567 
	#US_THR
 (28)

568 
	#US_BRGR
 (32)

569 
	#US_RTOR
 (36)

570 
	#US_TTGR
 (40)

571 
	#US_FIDI
 (64)

572 
	#US_NER
 (68)

573 
	#US_IF
 (76)

574 
	#US_RPR
 (256)

575 
	#US_RCR
 (260)

576 
	#US_TPR
 (264)

577 
	#US_TCR
 (268)

578 
	#US_RNPR
 (272)

579 
	#US_RNCR
 (276)

580 
	#US_TNPR
 (280)

581 
	#US_TNCR
 (284)

582 
	#US_PTCR
 (288)

583 
	#US_PTSR
 (292)

585 
	#AT91C_US_STTBRK
 (0x1 << 9)

586 
	#AT91C_US_STPBRK
 (0x1 << 10)

587 
	#AT91C_US_STTTO
 (0x1 << 11)

588 
	#AT91C_US_SENDA
 (0x1 << 12)

589 
	#AT91C_US_RSTIT
 (0x1 << 13)

590 
	#AT91C_US_RSTNACK
 (0x1 << 14)

591 
	#AT91C_US_RETTO
 (0x1 << 15)

592 
	#AT91C_US_DTREN
 (0x1 << 16)

593 
	#AT91C_US_DTRDIS
 (0x1 << 17)

594 
	#AT91C_US_RTSEN
 (0x1 << 18)

595 
	#AT91C_US_RTSDIS
 (0x1 << 19)

597 
	#AT91C_US_USMODE
 (0xF << 0)

598 
	#AT91C_US_USMODE_NORMAL
 (0x0)

599 
	#AT91C_US_USMODE_RS485
 (0x1)

600 
	#AT91C_US_USMODE_HWHSH
 (0x2)

601 
	#AT91C_US_USMODE_MODEM
 (0x3)

602 
	#AT91C_US_USMODE_ISO7816_0
 (0x4)

603 
	#AT91C_US_USMODE_ISO7816_1
 (0x6)

604 
	#AT91C_US_USMODE_IRDA
 (0x8)

605 
	#AT91C_US_USMODE_SWHSH
 (0xC)

606 
	#AT91C_US_CLKS
 (0x3 << 4)

607 
	#AT91C_US_CLKS_CLOCK
 (0x0 << 4)

608 
	#AT91C_US_CLKS_FDIV1
 (0x1 << 4)

609 
	#AT91C_US_CLKS_SLOW
 (0x2 << 4)

610 
	#AT91C_US_CLKS_EXT
 (0x3 << 4)

611 
	#AT91C_US_CHRL
 (0x3 << 6)

612 
	#AT91C_US_CHRL_5_BITS
 (0x0 << 6)

613 
	#AT91C_US_CHRL_6_BITS
 (0x1 << 6)

614 
	#AT91C_US_CHRL_7_BITS
 (0x2 << 6)

615 
	#AT91C_US_CHRL_8_BITS
 (0x3 << 6)

616 
	#AT91C_US_SYNC
 (0x1 << 8)

617 
	#AT91C_US_NBSTOP
 (0x3 << 12)

618 
	#AT91C_US_NBSTOP_1_BIT
 (0x0 << 12)

619 
	#AT91C_US_NBSTOP_15_BIT
 (0x1 << 12)

620 
	#AT91C_US_NBSTOP_2_BIT
 (0x2 << 12)

621 
	#AT91C_US_MSBF
 (0x1 << 16)

622 
	#AT91C_US_MODE9
 (0x1 << 17)

623 
	#AT91C_US_CKLO
 (0x1 << 18)

624 
	#AT91C_US_OVER
 (0x1 << 19)

625 
	#AT91C_US_INACK
 (0x1 << 20)

626 
	#AT91C_US_DSNACK
 (0x1 << 21)

627 
	#AT91C_US_MAX_ITER
 (0x1 << 24)

628 
	#AT91C_US_FILTER
 (0x1 << 28)

630 
	#AT91C_US_RXBRK
 (0x1 << 2)

631 
	#AT91C_US_TIMEOUT
 (0x1 << 8)

632 
	#AT91C_US_ITERATION
 (0x1 << 10)

633 
	#AT91C_US_NACK
 (0x1 << 13)

634 
	#AT91C_US_RIIC
 (0x1 << 16)

635 
	#AT91C_US_DSRIC
 (0x1 << 17)

636 
	#AT91C_US_DCDIC
 (0x1 << 18)

637 
	#AT91C_US_CTSIC
 (0x1 << 19)

641 
	#AT91C_US_RI
 (0x1 << 20)

642 
	#AT91C_US_DSR
 (0x1 << 21)

643 
	#AT91C_US_DCD
 (0x1 << 22)

644 
	#AT91C_US_CTS
 (0x1 << 23)

645 

	)

650 
	#SSC_CR
 ( 0)

651 
	#SSC_CMR
 ( 4)

652 
	#SSC_RCMR
 (16)

653 
	#SSC_RFMR
 (20)

654 
	#SSC_TCMR
 (24)

655 
	#SSC_TFMR
 (28)

656 
	#SSC_RHR
 (32)

657 
	#SSC_THR
 (36)

658 
	#SSC_RSHR
 (48)

659 
	#SSC_TSHR
 (52)

660 
	#SSC_SR
 (64)

661 
	#SSC_IER
 (68)

662 
	#SSC_IDR
 (72)

663 
	#SSC_IMR
 (76)

664 
	#SSC_RPR
 (256)

665 
	#SSC_RCR
 (260)

666 
	#SSC_TPR
 (264)

667 
	#SSC_TCR
 (268)

668 
	#SSC_RNPR
 (272)

669 
	#SSC_RNCR
 (276)

670 
	#SSC_TNPR
 (280)

671 
	#SSC_TNCR
 (284)

672 
	#SSC_PTCR
 (288)

673 
	#SSC_PTSR
 (292)

675 
	#AT91C_SSC_RXEN
 (0x1 << 0)

676 
	#AT91C_SSC_RXDIS
 (0x1 << 1)

677 
	#AT91C_SSC_TXEN
 (0x1 << 8)

678 
	#AT91C_SSC_TXDIS
 (0x1 << 9)

679 
	#AT91C_SSC_SWRST
 (0x1 << 15)

681 
	#AT91C_SSC_CKS
 (0x3 << 0)

682 
	#AT91C_SSC_CKS_DIV
 (0x0)

683 
	#AT91C_SSC_CKS_TK
 (0x1)

684 
	#AT91C_SSC_CKS_RK
 (0x2)

685 
	#AT91C_SSC_CKO
 (0x7 << 2)

686 
	#AT91C_SSC_CKO_NONE
 (0x0 << 2)

687 
	#AT91C_SSC_CKO_CONTINOUS
 (0x1 << 2)

688 
	#AT91C_SSC_CKO_DATA_TX
 (0x2 << 2)

689 
	#AT91C_SSC_CKI
 (0x1 << 5)

690 
	#AT91C_SSC_START
 (0xF << 8)

691 
	#AT91C_SSC_START_CONTINOUS
 (0x0 << 8)

692 
	#AT91C_SSC_START_TX
 (0x1 << 8)

693 
	#AT91C_SSC_START_LOW_RF
 (0x2 << 8)

694 
	#AT91C_SSC_START_HIGH_RF
 (0x3 << 8)

695 
	#AT91C_SSC_START_FALL_RF
 (0x4 << 8)

696 
	#AT91C_SSC_START_RISE_RF
 (0x5 << 8)

697 
	#AT91C_SSC_START_LEVEL_RF
 (0x6 << 8)

698 
	#AT91C_SSC_START_EDGE_RF
 (0x7 << 8)

699 
	#AT91C_SSC_START_0
 (0x8 << 8)

700 
	#AT91C_SSC_STTDLY
 (0xFF << 16)

701 
	#AT91C_SSC_PERIOD
 (0xFF << 24)

703 
	#AT91C_SSC_DATLEN
 (0x1F << 0)

704 
	#AT91C_SSC_LOOP
 (0x1 << 5)

705 
	#AT91C_SSC_MSBF
 (0x1 << 7)

706 
	#AT91C_SSC_DATNB
 (0xF << 8)

707 
	#AT91C_SSC_FSLEN
 (0xF << 16)

708 
	#AT91C_SSC_FSOS
 (0x7 << 20)

709 
	#AT91C_SSC_FSOS_NONE
 (0x0 << 20)

710 
	#AT91C_SSC_FSOS_NEGATIVE
 (0x1 << 20)

711 
	#AT91C_SSC_FSOS_POSITIVE
 (0x2 << 20)

712 
	#AT91C_SSC_FSOS_LOW
 (0x3 << 20)

713 
	#AT91C_SSC_FSOS_HIGH
 (0x4 << 20)

714 
	#AT91C_SSC_FSOS_TOGGLE
 (0x5 << 20)

715 
	#AT91C_SSC_FSEDGE
 (0x1 << 24)

718 
	#AT91C_SSC_DATDEF
 (0x1 << 5)

719 
	#AT91C_SSC_FSDEN
 (0x1 << 23)

721 
	#AT91C_SSC_TXRDY
 (0x1 << 0)

722 
	#AT91C_SSC_TXEMPTY
 (0x1 << 1)

723 
	#AT91C_SSC_ENDTX
 (0x1 << 2)

724 
	#AT91C_SSC_TXBUFE
 (0x1 << 3)

725 
	#AT91C_SSC_RXRDY
 (0x1 << 4)

726 
	#AT91C_SSC_OVRUN
 (0x1 << 5)

727 
	#AT91C_SSC_ENDRX
 (0x1 << 6)

728 
	#AT91C_SSC_RXBUFF
 (0x1 << 7)

729 
	#AT91C_SSC_TXSYN
 (0x1 << 10)

730 
	#AT91C_SSC_RXSYN
 (0x1 << 11)

731 
	#AT91C_SSC_TXENA
 (0x1 << 16)

732 
	#AT91C_SSC_RXENA
 (0x1 << 17)

736 

	)

741 
	#TWI_CR
 ( 0)

742 
	#TWI_MMR
 ( 4)

743 
	#TWI_IADR
 (12)

744 
	#TWI_CWGR
 (16)

745 
	#TWI_SR
 (32)

746 
	#TWI_IER
 (36)

747 
	#TWI_IDR
 (40)

748 
	#TWI_IMR
 (44)

749 
	#TWI_RHR
 (48)

750 
	#TWI_THR
 (52)

752 
	#AT91C_TWI_START
 (0x1 << 0)

753 
	#AT91C_TWI_STOP
 (0x1 << 1)

754 
	#AT91C_TWI_MSEN
 (0x1 << 2)

755 
	#AT91C_TWI_MSDIS
 (0x1 << 3)

756 
	#AT91C_TWI_SWRST
 (0x1 << 7)

758 
	#AT91C_TWI_IADRSZ
 (0x3 << 8)

759 
	#AT91C_TWI_IADRSZ_NO
 (0x0 << 8)

760 
	#AT91C_TWI_IADRSZ_1_BYTE
 (0x1 << 8)

761 
	#AT91C_TWI_IADRSZ_2_BYTE
 (0x2 << 8)

762 
	#AT91C_TWI_IADRSZ_3_BYTE
 (0x3 << 8)

763 
	#AT91C_TWI_MREAD
 (0x1 << 12)

764 
	#AT91C_TWI_DADR
 (0x7F << 16)

766 
	#AT91C_TWI_CLDIV
 (0xFF << 0)

767 
	#AT91C_TWI_CHDIV
 (0xFF << 8)

768 
	#AT91C_TWI_CKDIV
 (0x7 << 16)

770 
	#AT91C_TWI_TXCOMP
 (0x1 << 0)

771 
	#AT91C_TWI_RXRDY
 (0x1 << 1)

772 
	#AT91C_TWI_TXRDY
 (0x1 << 2)

773 
	#AT91C_TWI_OVRE
 (0x1 << 6)

774 
	#AT91C_TWI_UNRE
 (0x1 << 7)

775 
	#AT91C_TWI_NACK
 (0x1 << 8)

779 

	)

784 
	#PWMC_CMR
 ( 0)

785 
	#PWMC_CDTYR
 ( 4)

786 
	#PWMC_CPRDR
 ( 8)

787 
	#PWMC_CCNTR
 (12)

788 
	#PWMC_CUPDR
 (16)

789 
	#PWMC_Re£rved
 (20)

791 
	#AT91C_PWMC_CPRE
 (0xF << 0)

792 
	#AT91C_PWMC_CPRE_MCK
 (0x0)

793 
	#AT91C_PWMC_CPRE_MCKA
 (0xB)

794 
	#AT91C_PWMC_CPRE_MCKB
 (0xC)

795 
	#AT91C_PWMC_CALG
 (0x1 << 8)

796 
	#AT91C_PWMC_CPOL
 (0x1 << 9)

797 
	#AT91C_PWMC_CPD
 (0x1 << 10)

799 
	#AT91C_PWMC_CDTY
 (0x0 << 0)

801 
	#AT91C_PWMC_CPRD
 (0x0 << 0)

803 
	#AT91C_PWMC_CCNT
 (0x0 << 0)

805 
	#AT91C_PWMC_CUPD
 (0x0 << 0)

806 

	)

811 
	#PWMC_MR
 ( 0)

812 
	#PWMC_ENA
 ( 4)

813 
	#PWMC_DIS
 ( 8)

814 
	#PWMC_SR
 (12)

815 
	#PWMC_IER
 (16)

816 
	#PWMC_IDR
 (20)

817 
	#PWMC_IMR
 (24)

818 
	#PWMC_ISR
 (28)

819 
	#PWMC_VR
 (252)

820 
	#PWMC_CH
 (512)

822 
	#AT91C_PWMC_DIVA
 (0xFF << 0)

823 
	#AT91C_PWMC_PREA
 (0xF << 8)

824 
	#AT91C_PWMC_PREA_MCK
 (0x0 << 8)

825 
	#AT91C_PWMC_DIVB
 (0xFF << 16)

826 
	#AT91C_PWMC_PREB
 (0xF << 24)

827 
	#AT91C_PWMC_PREB_MCK
 (0x0 << 24)

829 
	#AT91C_PWMC_CHID0
 (0x1 << 0)

830 
	#AT91C_PWMC_CHID1
 (0x1 << 1)

831 
	#AT91C_PWMC_CHID2
 (0x1 << 2)

832 
	#AT91C_PWMC_CHID3
 (0x1 << 3)

839 

	)

844 
	#UDP_NUM
 ( 0)

845 
	#UDP_GLBSTATE
 ( 4)

846 
	#UDP_FADDR
 ( 8)

847 
	#UDP_IER
 (16)

848 
	#UDP_IDR
 (20)

849 
	#UDP_IMR
 (24)

850 
	#UDP_ISR
 (28)

851 
	#UDP_ICR
 (32)

852 
	#UDP_RSTEP
 (40)

853 
	#UDP_CSR
 (48)

854 
	#UDP_FDR
 (80)

855 
	#UDP_TXVC
 (116)

857 
	#AT91C_UDP_FRM_NUM
 (0x7FF << 0)

858 
	#AT91C_UDP_FRM_ERR
 (0x1 << 16)

859 
	#AT91C_UDP_FRM_OK
 (0x1 << 17)

861 
	#AT91C_UDP_FADDEN
 (0x1 << 0)

862 
	#AT91C_UDP_CONFG
 (0x1 << 1)

863 
	#AT91C_UDP_ESR
 (0x1 << 2)

864 
	#AT91C_UDP_RSMINPR
 (0x1 << 3)

865 
	#AT91C_UDP_RMWUPE
 (0x1 << 4)

867 
	#AT91C_UDP_FADD
 (0xFF << 0)

868 
	#AT91C_UDP_FEN
 (0x1 << 8)

870 
	#AT91C_UDP_EPINT0
 (0x1 << 0)

871 
	#AT91C_UDP_EPINT1
 (0x1 << 1)

872 
	#AT91C_UDP_EPINT2
 (0x1 << 2)

873 
	#AT91C_UDP_EPINT3
 (0x1 << 3)

874 
	#AT91C_UDP_EPINT4
 (0x1 << 4)

875 
	#AT91C_UDP_EPINT5
 (0x1 << 5)

876 
	#AT91C_UDP_RXSUSP
 (0x1 << 8)

877 
	#AT91C_UDP_RXRSM
 (0x1 << 9)

878 
	#AT91C_UDP_EXTRSM
 (0x1 << 10)

879 
	#AT91C_UDP_SOFINT
 (0x1 << 11)

880 
	#AT91C_UDP_WAKEUP
 (0x1 << 13)

884 
	#AT91C_UDP_ENDBUSRES
 (0x1 << 12)

887 
	#AT91C_UDP_EP0
 (0x1 << 0)

888 
	#AT91C_UDP_EP1
 (0x1 << 1)

889 
	#AT91C_UDP_EP2
 (0x1 << 2)

890 
	#AT91C_UDP_EP3
 (0x1 << 3)

891 
	#AT91C_UDP_EP4
 (0x1 << 4)

892 
	#AT91C_UDP_EP5
 (0x1 << 5)

894 
	#AT91C_UDP_TXCOMP
 (0x1 << 0)

895 
	#AT91C_UDP_RX_DATA_BK0
 (0x1 << 1)

896 
	#AT91C_UDP_RXSETUP
 (0x1 << 2)

897 
	#AT91C_UDP_ISOERROR
 (0x1 << 3)

898 
	#AT91C_UDP_TXPKTRDY
 (0x1 << 4)

899 
	#AT91C_UDP_FORCESTALL
 (0x1 << 5)

900 
	#AT91C_UDP_RX_DATA_BK1
 (0x1 << 6)

901 
	#AT91C_UDP_DIR
 (0x1 << 7)

902 
	#AT91C_UDP_EPTYPE
 (0x7 << 8)

903 
	#AT91C_UDP_EPTYPE_CTRL
 (0x0 << 8)

904 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (0x1 << 8)

905 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (0x2 << 8)

906 
	#AT91C_UDP_EPTYPE_INT_OUT
 (0x3 << 8)

907 
	#AT91C_UDP_EPTYPE_ISO_IN
 (0x5 << 8)

908 
	#AT91C_UDP_EPTYPE_BULK_IN
 (0x6 << 8)

909 
	#AT91C_UDP_EPTYPE_INT_IN
 (0x7 << 8)

910 
	#AT91C_UDP_DTGLE
 (0x1 << 11)

911 
	#AT91C_UDP_EPEDS
 (0x1 << 15)

912 
	#AT91C_UDP_RXBYTECNT
 (0x7FF << 16)

914 
	#AT91C_UDP_TXVDIS
 (0x1 << 8)

915 
	#AT91C_UDP_PUON
 (0x1 << 9)

916 

	)

921 
	#TC_CCR
 ( 0)

922 
	#TC_CMR
 ( 4)

923 
	#TC_CV
 (16)

924 
	#TC_RA
 (20)

925 
	#TC_RB
 (24)

926 
	#TC_RC
 (28)

927 
	#TC_SR
 (32)

928 
	#TC_IER
 (36)

929 
	#TC_IDR
 (40)

930 
	#TC_IMR
 (44)

932 
	#AT91C_TC_CLKEN
 (0x1 << 0)

933 
	#AT91C_TC_CLKDIS
 (0x1 << 1)

934 
	#AT91C_TC_SWTRG
 (0x1 << 2)

936 
	#AT91C_TC_CLKS
 (0x7 << 0)

937 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (0x0)

938 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (0x1)

939 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (0x2)

940 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (0x3)

941 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (0x4)

942 
	#AT91C_TC_CLKS_XC0
 (0x5)

943 
	#AT91C_TC_CLKS_XC1
 (0x6)

944 
	#AT91C_TC_CLKS_XC2
 (0x7)

945 
	#AT91C_TC_CLKI
 (0x1 << 3)

946 
	#AT91C_TC_BURST
 (0x3 << 4)

947 
	#AT91C_TC_BURST_NONE
 (0x0 << 4)

948 
	#AT91C_TC_BURST_XC0
 (0x1 << 4)

949 
	#AT91C_TC_BURST_XC1
 (0x2 << 4)

950 
	#AT91C_TC_BURST_XC2
 (0x3 << 4)

951 
	#AT91C_TC_CPCSTOP
 (0x1 << 6)

952 
	#AT91C_TC_LDBSTOP
 (0x1 << 6)

953 
	#AT91C_TC_CPCDIS
 (0x1 << 7)

954 
	#AT91C_TC_LDBDIS
 (0x1 << 7)

955 
	#AT91C_TC_ETRGEDG
 (0x3 << 8)

956 
	#AT91C_TC_ETRGEDG_NONE
 (0x0 << 8)

957 
	#AT91C_TC_ETRGEDG_RISING
 (0x1 << 8)

958 
	#AT91C_TC_ETRGEDG_FALLING
 (0x2 << 8)

959 
	#AT91C_TC_ETRGEDG_BOTH
 (0x3 << 8)

960 
	#AT91C_TC_EEVTEDG
 (0x3 << 8)

961 
	#AT91C_TC_EEVTEDG_NONE
 (0x0 << 8)

962 
	#AT91C_TC_EEVTEDG_RISING
 (0x1 << 8)

963 
	#AT91C_TC_EEVTEDG_FALLING
 (0x2 << 8)

964 
	#AT91C_TC_EEVTEDG_BOTH
 (0x3 << 8)

965 
	#AT91C_TC_EEVT
 (0x3 << 10)

966 
	#AT91C_TC_EEVT_TIOB
 (0x0 << 10)

967 
	#AT91C_TC_EEVT_XC0
 (0x1 << 10)

968 
	#AT91C_TC_EEVT_XC1
 (0x2 << 10)

969 
	#AT91C_TC_EEVT_XC2
 (0x3 << 10)

970 
	#AT91C_TC_ABETRG
 (0x1 << 10)

971 
	#AT91C_TC_ENETRG
 (0x1 << 12)

972 
	#AT91C_TC_WAVESEL
 (0x3 << 13)

973 
	#AT91C_TC_WAVESEL_UP
 (0x0 << 13)

974 
	#AT91C_TC_WAVESEL_UPDOWN
 (0x1 << 13)

975 
	#AT91C_TC_WAVESEL_UP_AUTO
 (0x2 << 13)

976 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (0x3 << 13)

977 
	#AT91C_TC_CPCTRG
 (0x1 << 14)

978 
	#AT91C_TC_WAVE
 (0x1 << 15)

979 
	#AT91C_TC_ACPA
 (0x3 << 16)

980 
	#AT91C_TC_ACPA_NONE
 (0x0 << 16)

981 
	#AT91C_TC_ACPA_SET
 (0x1 << 16)

982 
	#AT91C_TC_ACPA_CLEAR
 (0x2 << 16)

983 
	#AT91C_TC_ACPA_TOGGLE
 (0x3 << 16)

984 
	#AT91C_TC_LDRA
 (0x3 << 16)

985 
	#AT91C_TC_LDRA_NONE
 (0x0 << 16)

986 
	#AT91C_TC_LDRA_RISING
 (0x1 << 16)

987 
	#AT91C_TC_LDRA_FALLING
 (0x2 << 16)

988 
	#AT91C_TC_LDRA_BOTH
 (0x3 << 16)

989 
	#AT91C_TC_ACPC
 (0x3 << 18)

990 
	#AT91C_TC_ACPC_NONE
 (0x0 << 18)

991 
	#AT91C_TC_ACPC_SET
 (0x1 << 18)

992 
	#AT91C_TC_ACPC_CLEAR
 (0x2 << 18)

993 
	#AT91C_TC_ACPC_TOGGLE
 (0x3 << 18)

994 
	#AT91C_TC_LDRB
 (0x3 << 18)

995 
	#AT91C_TC_LDRB_NONE
 (0x0 << 18)

996 
	#AT91C_TC_LDRB_RISING
 (0x1 << 18)

997 
	#AT91C_TC_LDRB_FALLING
 (0x2 << 18)

998 
	#AT91C_TC_LDRB_BOTH
 (0x3 << 18)

999 
	#AT91C_TC_AEEVT
 (0x3 << 20)

1000 
	#AT91C_TC_AEEVT_NONE
 (0x0 << 20)

1001 
	#AT91C_TC_AEEVT_SET
 (0x1 << 20)

1002 
	#AT91C_TC_AEEVT_CLEAR
 (0x2 << 20)

1003 
	#AT91C_TC_AEEVT_TOGGLE
 (0x3 << 20)

1004 
	#AT91C_TC_ASWTRG
 (0x3 << 22)

1005 
	#AT91C_TC_ASWTRG_NONE
 (0x0 << 22)

1006 
	#AT91C_TC_ASWTRG_SET
 (0x1 << 22)

1007 
	#AT91C_TC_ASWTRG_CLEAR
 (0x2 << 22)

1008 
	#AT91C_TC_ASWTRG_TOGGLE
 (0x3 << 22)

1009 
	#AT91C_TC_BCPB
 (0x3 << 24)

1010 
	#AT91C_TC_BCPB_NONE
 (0x0 << 24)

1011 
	#AT91C_TC_BCPB_SET
 (0x1 << 24)

1012 
	#AT91C_TC_BCPB_CLEAR
 (0x2 << 24)

1013 
	#AT91C_TC_BCPB_TOGGLE
 (0x3 << 24)

1014 
	#AT91C_TC_BCPC
 (0x3 << 26)

1015 
	#AT91C_TC_BCPC_NONE
 (0x0 << 26)

1016 
	#AT91C_TC_BCPC_SET
 (0x1 << 26)

1017 
	#AT91C_TC_BCPC_CLEAR
 (0x2 << 26)

1018 
	#AT91C_TC_BCPC_TOGGLE
 (0x3 << 26)

1019 
	#AT91C_TC_BEEVT
 (0x3 << 28)

1020 
	#AT91C_TC_BEEVT_NONE
 (0x0 << 28)

1021 
	#AT91C_TC_BEEVT_SET
 (0x1 << 28)

1022 
	#AT91C_TC_BEEVT_CLEAR
 (0x2 << 28)

1023 
	#AT91C_TC_BEEVT_TOGGLE
 (0x3 << 28)

1024 
	#AT91C_TC_BSWTRG
 (0x3 << 30)

1025 
	#AT91C_TC_BSWTRG_NONE
 (0x0 << 30)

1026 
	#AT91C_TC_BSWTRG_SET
 (0x1 << 30)

1027 
	#AT91C_TC_BSWTRG_CLEAR
 (0x2 << 30)

1028 
	#AT91C_TC_BSWTRG_TOGGLE
 (0x3 << 30)

1030 
	#AT91C_TC_COVFS
 (0x1 << 0)

1031 
	#AT91C_TC_LOVRS
 (0x1 << 1)

1032 
	#AT91C_TC_CPAS
 (0x1 << 2)

1033 
	#AT91C_TC_CPBS
 (0x1 << 3)

1034 
	#AT91C_TC_CPCS
 (0x1 << 4)

1035 
	#AT91C_TC_LDRAS
 (0x1 << 5)

1036 
	#AT91C_TC_LDRBS
 (0x1 << 6)

1037 
	#AT91C_TC_ETRGS
 (0x1 << 7)

1038 
	#AT91C_TC_CLKSTA
 (0x1 << 16)

1039 
	#AT91C_TC_MTIOA
 (0x1 << 17)

1040 
	#AT91C_TC_MTIOB
 (0x1 << 18)

1044 

	)

1049 
	#TCB_TC0
 ( 0)

1050 
	#TCB_TC1
 (64)

1051 
	#TCB_TC2
 (128)

1052 
	#TCB_BCR
 (192)

1053 
	#TCB_BMR
 (196)

1055 
	#AT91C_TCB_SYNC
 (0x1 << 0)

1057 
	#AT91C_TCB_TC0XC0S
 (0x3 << 0)

1058 
	#AT91C_TCB_TC0XC0S_TCLK0
 (0x0)

1059 
	#AT91C_TCB_TC0XC0S_NONE
 (0x1)

1060 
	#AT91C_TCB_TC0XC0S_TIOA1
 (0x2)

1061 
	#AT91C_TCB_TC0XC0S_TIOA2
 (0x3)

1062 
	#AT91C_TCB_TC1XC1S
 (0x3 << 2)

1063 
	#AT91C_TCB_TC1XC1S_TCLK1
 (0x0 << 2)

1064 
	#AT91C_TCB_TC1XC1S_NONE
 (0x1 << 2)

1065 
	#AT91C_TCB_TC1XC1S_TIOA0
 (0x2 << 2)

1066 
	#AT91C_TCB_TC1XC1S_TIOA2
 (0x3 << 2)

1067 
	#AT91C_TCB_TC2XC2S
 (0x3 << 4)

1068 
	#AT91C_TCB_TC2XC2S_TCLK2
 (0x0 << 4)

1069 
	#AT91C_TCB_TC2XC2S_NONE
 (0x1 << 4)

1070 
	#AT91C_TCB_TC2XC2S_TIOA0
 (0x2 << 4)

1071 
	#AT91C_TCB_TC2XC2S_TIOA1
 (0x3 << 4)

1072 

	)

1077 
	#CAN_MB_MMR
 ( 0)

1078 
	#CAN_MB_MAM
 ( 4)

1079 
	#CAN_MB_MID
 ( 8)

1080 
	#CAN_MB_MFID
 (12)

1081 
	#CAN_MB_MSR
 (16)

1082 
	#CAN_MB_MDL
 (20)

1083 
	#CAN_MB_MDH
 (24)

1084 
	#CAN_MB_MCR
 (28)

1086 
	#AT91C_CAN_MTIMEMARK
 (0xFFFF << 0)

1087 
	#AT91C_CAN_PRIOR
 (0xF << 16)

1088 
	#AT91C_CAN_MOT
 (0x7 << 24)

1089 
	#AT91C_CAN_MOT_DIS
 (0x0 << 24)

1090 
	#AT91C_CAN_MOT_RX
 (0x1 << 24)

1091 
	#AT91C_CAN_MOT_RXOVERWRITE
 (0x2 << 24)

1092 
	#AT91C_CAN_MOT_TX
 (0x3 << 24)

1093 
	#AT91C_CAN_MOT_CONSUMER
 (0x4 << 24)

1094 
	#AT91C_CAN_MOT_PRODUCER
 (0x5 << 24)

1096 
	#AT91C_CAN_MIDvB
 (0x3FFFF << 0)

1097 
	#AT91C_CAN_MIDvA
 (0x7FF << 18)

1098 
	#AT91C_CAN_MIDE
 (0x1 << 29)

1102 
	#AT91C_CAN_MTIMESTAMP
 (0xFFFF << 0)

1103 
	#AT91C_CAN_MDLC
 (0xF << 16)

1104 
	#AT91C_CAN_MRTR
 (0x1 << 20)

1105 
	#AT91C_CAN_MABT
 (0x1 << 22)

1106 
	#AT91C_CAN_MRDY
 (0x1 << 23)

1107 
	#AT91C_CAN_MMI
 (0x1 << 24)

1111 
	#AT91C_CAN_MACR
 (0x1 << 22)

1112 
	#AT91C_CAN_MTCR
 (0x1 << 23)

1113 

	)

1118 
	#CAN_MR
 ( 0)

1119 
	#CAN_IER
 ( 4)

1120 
	#CAN_IDR
 ( 8)

1121 
	#CAN_IMR
 (12)

1122 
	#CAN_SR
 (16)

1123 
	#CAN_BR
 (20)

1124 
	#CAN_TIM
 (24)

1125 
	#CAN_TIMESTP
 (28)

1126 
	#CAN_ECR
 (32)

1127 
	#CAN_TCR
 (36)

1128 
	#CAN_ACR
 (40)

1129 
	#CAN_VR
 (252)

1130 
	#CAN_MB0
 (512)

1131 
	#CAN_MB1
 (544)

1132 
	#CAN_MB2
 (576)

1133 
	#CAN_MB3
 (608)

1134 
	#CAN_MB4
 (640)

1135 
	#CAN_MB5
 (672)

1136 
	#CAN_MB6
 (704)

1137 
	#CAN_MB7
 (736)

1138 
	#CAN_MB8
 (768)

1139 
	#CAN_MB9
 (800)

1140 
	#CAN_MB10
 (832)

1141 
	#CAN_MB11
 (864)

1142 
	#CAN_MB12
 (896)

1143 
	#CAN_MB13
 (928)

1144 
	#CAN_MB14
 (960)

1145 
	#CAN_MB15
 (992)

1147 
	#AT91C_CAN_CANEN
 (0x1 << 0)

1148 
	#AT91C_CAN_LPM
 (0x1 << 1)

1149 
	#AT91C_CAN_ABM
 (0x1 << 2)

1150 
	#AT91C_CAN_OVL
 (0x1 << 3)

1151 
	#AT91C_CAN_TEOF
 (0x1 << 4)

1152 
	#AT91C_CAN_TTM
 (0x1 << 5)

1153 
	#AT91C_CAN_TIMFRZ
 (0x1 << 6)

1154 
	#AT91C_CAN_DRPT
 (0x1 << 7)

1156 
	#AT91C_CAN_MB0
 (0x1 << 0)

1157 
	#AT91C_CAN_MB1
 (0x1 << 1)

1158 
	#AT91C_CAN_MB2
 (0x1 << 2)

1159 
	#AT91C_CAN_MB3
 (0x1 << 3)

1160 
	#AT91C_CAN_MB4
 (0x1 << 4)

1161 
	#AT91C_CAN_MB5
 (0x1 << 5)

1162 
	#AT91C_CAN_MB6
 (0x1 << 6)

1163 
	#AT91C_CAN_MB7
 (0x1 << 7)

1164 
	#AT91C_CAN_MB8
 (0x1 << 8)

1165 
	#AT91C_CAN_MB9
 (0x1 << 9)

1166 
	#AT91C_CAN_MB10
 (0x1 << 10)

1167 
	#AT91C_CAN_MB11
 (0x1 << 11)

1168 
	#AT91C_CAN_MB12
 (0x1 << 12)

1169 
	#AT91C_CAN_MB13
 (0x1 << 13)

1170 
	#AT91C_CAN_MB14
 (0x1 << 14)

1171 
	#AT91C_CAN_MB15
 (0x1 << 15)

1172 
	#AT91C_CAN_ERRA
 (0x1 << 16)

1173 
	#AT91C_CAN_WARN
 (0x1 << 17)

1174 
	#AT91C_CAN_ERRP
 (0x1 << 18)

1175 
	#AT91C_CAN_BOFF
 (0x1 << 19)

1176 
	#AT91C_CAN_SLEEP
 (0x1 << 20)

1177 
	#AT91C_CAN_WAKEUP
 (0x1 << 21)

1178 
	#AT91C_CAN_TOVF
 (0x1 << 22)

1179 
	#AT91C_CAN_TSTP
 (0x1 << 23)

1180 
	#AT91C_CAN_CERR
 (0x1 << 24)

1181 
	#AT91C_CAN_SERR
 (0x1 << 25)

1182 
	#AT91C_CAN_AERR
 (0x1 << 26)

1183 
	#AT91C_CAN_FERR
 (0x1 << 27)

1184 
	#AT91C_CAN_BERR
 (0x1 << 28)

1188 
	#AT91C_CAN_RBSY
 (0x1 << 29)

1189 
	#AT91C_CAN_TBSY
 (0x1 << 30)

1190 
	#AT91C_CAN_OVLY
 (0x1 << 31)

1192 
	#AT91C_CAN_PHASE2
 (0x7 << 0)

1193 
	#AT91C_CAN_PHASE1
 (0x7 << 4)

1194 
	#AT91C_CAN_PROPAG
 (0x7 << 8)

1195 
	#AT91C_CAN_SYNC
 (0x3 << 12)

1196 
	#AT91C_CAN_BRP
 (0x7F << 16)

1197 
	#AT91C_CAN_SMP
 (0x1 << 24)

1199 
	#AT91C_CAN_TIMER
 (0xFFFF << 0)

1202 
	#AT91C_CAN_REC
 (0xFF << 0)

1203 
	#AT91C_CAN_TEC
 (0xFF << 16)

1205 
	#AT91C_CAN_TIMRST
 (0x1 << 31)

1207 

	)

1212 
	#EMAC_NCR
 ( 0)

1213 
	#EMAC_NCFGR
 ( 4)

1214 
	#EMAC_NSR
 ( 8)

1215 
	#EMAC_TSR
 (20)

1216 
	#EMAC_RBQP
 (24)

1217 
	#EMAC_TBQP
 (28)

1218 
	#EMAC_RSR
 (32)

1219 
	#EMAC_ISR
 (36)

1220 
	#EMAC_IER
 (40)

1221 
	#EMAC_IDR
 (44)

1222 
	#EMAC_IMR
 (48)

1223 
	#EMAC_MAN
 (52)

1224 
	#EMAC_PTR
 (56)

1225 
	#EMAC_PFR
 (60)

1226 
	#EMAC_FTO
 (64)

1227 
	#EMAC_SCF
 (68)

1228 
	#EMAC_MCF
 (72)

1229 
	#EMAC_FRO
 (76)

1230 
	#EMAC_FCSE
 (80)

1231 
	#EMAC_ALE
 (84)

1232 
	#EMAC_DTF
 (88)

1233 
	#EMAC_LCOL
 (92)

1234 
	#EMAC_ECOL
 (96)

1235 
	#EMAC_TUND
 (100)

1236 
	#EMAC_CSE
 (104)

1237 
	#EMAC_RRE
 (108)

1238 
	#EMAC_ROV
 (112)

1239 
	#EMAC_RSE
 (116)

1240 
	#EMAC_ELE
 (120)

1241 
	#EMAC_RJA
 (124)

1242 
	#EMAC_USF
 (128)

1243 
	#EMAC_STE
 (132)

1244 
	#EMAC_RLE
 (136)

1245 
	#EMAC_TPF
 (140)

1246 
	#EMAC_HRB
 (144)

1247 
	#EMAC_HRT
 (148)

1248 
	#EMAC_SA1L
 (152)

1249 
	#EMAC_SA1H
 (156)

1250 
	#EMAC_SA2L
 (160)

1251 
	#EMAC_SA2H
 (164)

1252 
	#EMAC_SA3L
 (168)

1253 
	#EMAC_SA3H
 (172)

1254 
	#EMAC_SA4L
 (176)

1255 
	#EMAC_SA4H
 (180)

1256 
	#EMAC_TID
 (184)

1257 
	#EMAC_TPQ
 (188)

1258 
	#EMAC_USRIO
 (192)

1259 
	#EMAC_WOL
 (196)

1260 
	#EMAC_REV
 (252)

1262 
	#AT91C_EMAC_LB
 (0x1 << 0)

1263 
	#AT91C_EMAC_LLB
 (0x1 << 1)

1264 
	#AT91C_EMAC_RE
 (0x1 << 2)

1265 
	#AT91C_EMAC_TE
 (0x1 << 3)

1266 
	#AT91C_EMAC_MPE
 (0x1 << 4)

1267 
	#AT91C_EMAC_CLRSTAT
 (0x1 << 5)

1268 
	#AT91C_EMAC_INCSTAT
 (0x1 << 6)

1269 
	#AT91C_EMAC_WESTAT
 (0x1 << 7)

1270 
	#AT91C_EMAC_BP
 (0x1 << 8)

1271 
	#AT91C_EMAC_TSTART
 (0x1 << 9)

1272 
	#AT91C_EMAC_THALT
 (0x1 << 10)

1273 
	#AT91C_EMAC_TPFR
 (0x1 << 11)

1274 
	#AT91C_EMAC_TZQ
 (0x1 << 12)

1276 
	#AT91C_EMAC_SPD
 (0x1 << 0)

1277 
	#AT91C_EMAC_FD
 (0x1 << 1)

1278 
	#AT91C_EMAC_JFRAME
 (0x1 << 3)

1279 
	#AT91C_EMAC_CAF
 (0x1 << 4)

1280 
	#AT91C_EMAC_NBC
 (0x1 << 5)

1281 
	#AT91C_EMAC_MTI
 (0x1 << 6)

1282 
	#AT91C_EMAC_UNI
 (0x1 << 7)

1283 
	#AT91C_EMAC_BIG
 (0x1 << 8)

1284 
	#AT91C_EMAC_EAE
 (0x1 << 9)

1285 
	#AT91C_EMAC_CLK
 (0x3 << 10)

1286 
	#AT91C_EMAC_CLK_HCLK_8
 (0x0 << 10)

1287 
	#AT91C_EMAC_CLK_HCLK_16
 (0x1 << 10)

1288 
	#AT91C_EMAC_CLK_HCLK_32
 (0x2 << 10)

1289 
	#AT91C_EMAC_CLK_HCLK_64
 (0x3 << 10)

1290 
	#AT91C_EMAC_RTY
 (0x1 << 12)

1291 
	#AT91C_EMAC_PAE
 (0x1 << 13)

1292 
	#AT91C_EMAC_RBOF
 (0x3 << 14)

1293 
	#AT91C_EMAC_RBOF_OFFSET_0
 (0x0 << 14)

1294 
	#AT91C_EMAC_RBOF_OFFSET_1
 (0x1 << 14)

1295 
	#AT91C_EMAC_RBOF_OFFSET_2
 (0x2 << 14)

1296 
	#AT91C_EMAC_RBOF_OFFSET_3
 (0x3 << 14)

1297 
	#AT91C_EMAC_RLCE
 (0x1 << 16)

1298 
	#AT91C_EMAC_DRFCS
 (0x1 << 17)

1299 
	#AT91C_EMAC_EFRHD
 (0x1 << 18)

1300 
	#AT91C_EMAC_IRXFCS
 (0x1 << 19)

1302 
	#AT91C_EMAC_LINKR
 (0x1 << 0)

1303 
	#AT91C_EMAC_MDIO
 (0x1 << 1)

1304 
	#AT91C_EMAC_IDLE
 (0x1 << 2)

1306 
	#AT91C_EMAC_UBR
 (0x1 << 0)

1307 
	#AT91C_EMAC_COL
 (0x1 << 1)

1308 
	#AT91C_EMAC_RLES
 (0x1 << 2)

1309 
	#AT91C_EMAC_TGO
 (0x1 << 3)

1310 
	#AT91C_EMAC_BEX
 (0x1 << 4)

1311 
	#AT91C_EMAC_COMP
 (0x1 << 5)

1312 
	#AT91C_EMAC_UND
 (0x1 << 6)

1314 
	#AT91C_EMAC_BNA
 (0x1 << 0)

1315 
	#AT91C_EMAC_REC
 (0x1 << 1)

1316 
	#AT91C_EMAC_OVR
 (0x1 << 2)

1318 
	#AT91C_EMAC_MFD
 (0x1 << 0)

1319 
	#AT91C_EMAC_RCOMP
 (0x1 << 1)

1320 
	#AT91C_EMAC_RXUBR
 (0x1 << 2)

1321 
	#AT91C_EMAC_TXUBR
 (0x1 << 3)

1322 
	#AT91C_EMAC_TUNDR
 (0x1 << 4)

1323 
	#AT91C_EMAC_RLEX
 (0x1 << 5)

1324 
	#AT91C_EMAC_TXERR
 (0x1 << 6)

1325 
	#AT91C_EMAC_TCOMP
 (0x1 << 7)

1326 
	#AT91C_EMAC_LINK
 (0x1 << 9)

1327 
	#AT91C_EMAC_ROVR
 (0x1 << 10)

1328 
	#AT91C_EMAC_HRESP
 (0x1 << 11)

1329 
	#AT91C_EMAC_PFRE
 (0x1 << 12)

1330 
	#AT91C_EMAC_PTZ
 (0x1 << 13)

1335 
	#AT91C_EMAC_DATA
 (0xFFFF << 0)

1336 
	#AT91C_EMAC_CODE
 (0x3 << 16)

1337 
	#AT91C_EMAC_REGA
 (0x1F << 18)

1338 
	#AT91C_EMAC_PHYA
 (0x1F << 23)

1339 
	#AT91C_EMAC_RW
 (0x3 << 28)

1340 
	#AT91C_EMAC_SOF
 (0x3 << 30)

1342 
	#AT91C_EMAC_RMII
 (0x1 << 0)

1344 
	#AT91C_EMAC_IP
 (0xFFFF << 0)

1345 
	#AT91C_EMAC_MAG
 (0x1 << 16)

1346 
	#AT91C_EMAC_ARP
 (0x1 << 17)

1347 
	#AT91C_EMAC_SA1
 (0x1 << 18)

1349 
	#AT91C_EMAC_REVREF
 (0xFFFF << 0)

1350 
	#AT91C_EMAC_PARTREF
 (0xFFFF << 16)

1351 

	)

1356 
	#ADC_CR
 ( 0)

1357 
	#ADC_MR
 ( 4)

1358 
	#ADC_CHER
 (16)

1359 
	#ADC_CHDR
 (20)

1360 
	#ADC_CHSR
 (24)

1361 
	#ADC_SR
 (28)

1362 
	#ADC_LCDR
 (32)

1363 
	#ADC_IER
 (36)

1364 
	#ADC_IDR
 (40)

1365 
	#ADC_IMR
 (44)

1366 
	#ADC_CDR0
 (48)

1367 
	#ADC_CDR1
 (52)

1368 
	#ADC_CDR2
 (56)

1369 
	#ADC_CDR3
 (60)

1370 
	#ADC_CDR4
 (64)

1371 
	#ADC_CDR5
 (68)

1372 
	#ADC_CDR6
 (72)

1373 
	#ADC_CDR7
 (76)

1374 
	#ADC_RPR
 (256)

1375 
	#ADC_RCR
 (260)

1376 
	#ADC_TPR
 (264)

1377 
	#ADC_TCR
 (268)

1378 
	#ADC_RNPR
 (272)

1379 
	#ADC_RNCR
 (276)

1380 
	#ADC_TNPR
 (280)

1381 
	#ADC_TNCR
 (284)

1382 
	#ADC_PTCR
 (288)

1383 
	#ADC_PTSR
 (292)

1385 
	#AT91C_ADC_SWRST
 (0x1 << 0)

1386 
	#AT91C_ADC_START
 (0x1 << 1)

1388 
	#AT91C_ADC_TRGEN
 (0x1 << 0)

1389 
	#AT91C_ADC_TRGEN_DIS
 (0x0)

1390 
	#AT91C_ADC_TRGEN_EN
 (0x1)

1391 
	#AT91C_ADC_TRGSEL
 (0x7 << 1)

1392 
	#AT91C_ADC_TRGSEL_TIOA0
 (0x0 << 1)

1393 
	#AT91C_ADC_TRGSEL_TIOA1
 (0x1 << 1)

1394 
	#AT91C_ADC_TRGSEL_TIOA2
 (0x2 << 1)

1395 
	#AT91C_ADC_TRGSEL_TIOA3
 (0x3 << 1)

1396 
	#AT91C_ADC_TRGSEL_TIOA4
 (0x4 << 1)

1397 
	#AT91C_ADC_TRGSEL_TIOA5
 (0x5 << 1)

1398 
	#AT91C_ADC_TRGSEL_EXT
 (0x6 << 1)

1399 
	#AT91C_ADC_LOWRES
 (0x1 << 4)

1400 
	#AT91C_ADC_LOWRES_10_BIT
 (0x0 << 4)

1401 
	#AT91C_ADC_LOWRES_8_BIT
 (0x1 << 4)

1402 
	#AT91C_ADC_SLEEP
 (0x1 << 5)

1403 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (0x0 << 5)

1404 
	#AT91C_ADC_SLEEP_MODE
 (0x1 << 5)

1405 
	#AT91C_ADC_PRESCAL
 (0x3F << 8)

1406 
	#AT91C_ADC_STARTUP
 (0x1F << 16)

1407 
	#AT91C_ADC_SHTIM
 (0xF << 24)

1409 
	#AT91C_ADC_CH0
 (0x1 << 0)

1410 
	#AT91C_ADC_CH1
 (0x1 << 1)

1411 
	#AT91C_ADC_CH2
 (0x1 << 2)

1412 
	#AT91C_ADC_CH3
 (0x1 << 3)

1413 
	#AT91C_ADC_CH4
 (0x1 << 4)

1414 
	#AT91C_ADC_CH5
 (0x1 << 5)

1415 
	#AT91C_ADC_CH6
 (0x1 << 6)

1416 
	#AT91C_ADC_CH7
 (0x1 << 7)

1420 
	#AT91C_ADC_EOC0
 (0x1 << 0)

1421 
	#AT91C_ADC_EOC1
 (0x1 << 1)

1422 
	#AT91C_ADC_EOC2
 (0x1 << 2)

1423 
	#AT91C_ADC_EOC3
 (0x1 << 3)

1424 
	#AT91C_ADC_EOC4
 (0x1 << 4)

1425 
	#AT91C_ADC_EOC5
 (0x1 << 5)

1426 
	#AT91C_ADC_EOC6
 (0x1 << 6)

1427 
	#AT91C_ADC_EOC7
 (0x1 << 7)

1428 
	#AT91C_ADC_OVRE0
 (0x1 << 8)

1429 
	#AT91C_ADC_OVRE1
 (0x1 << 9)

1430 
	#AT91C_ADC_OVRE2
 (0x1 << 10)

1431 
	#AT91C_ADC_OVRE3
 (0x1 << 11)

1432 
	#AT91C_ADC_OVRE4
 (0x1 << 12)

1433 
	#AT91C_ADC_OVRE5
 (0x1 << 13)

1434 
	#AT91C_ADC_OVRE6
 (0x1 << 14)

1435 
	#AT91C_ADC_OVRE7
 (0x1 << 15)

1436 
	#AT91C_ADC_DRDY
 (0x1 << 16)

1437 
	#AT91C_ADC_GOVRE
 (0x1 << 17)

1438 
	#AT91C_ADC_ENDRX
 (0x1 << 18)

1439 
	#AT91C_ADC_RXBUFF
 (0x1 << 19)

1441 
	#AT91C_ADC_LDATA
 (0x3FF << 0)

1446 
	#AT91C_ADC_DATA
 (0x3FF << 0)

1454 

	)

1459 
	#AES_CR
 ( 0)

1460 
	#AES_MR
 ( 4)

1461 
	#AES_IER
 (16)

1462 
	#AES_IDR
 (20)

1463 
	#AES_IMR
 (24)

1464 
	#AES_ISR
 (28)

1465 
	#AES_KEYWxR
 (32)

1466 
	#AES_IDATAxR
 (64)

1467 
	#AES_ODATAxR
 (80)

1468 
	#AES_IVxR
 (96)

1469 
	#AES_VR
 (252)

1470 
	#AES_RPR
 (256)

1471 
	#AES_RCR
 (260)

1472 
	#AES_TPR
 (264)

1473 
	#AES_TCR
 (268)

1474 
	#AES_RNPR
 (272)

1475 
	#AES_RNCR
 (276)

1476 
	#AES_TNPR
 (280)

1477 
	#AES_TNCR
 (284)

1478 
	#AES_PTCR
 (288)

1479 
	#AES_PTSR
 (292)

1481 
	#AT91C_AES_START
 (0x1 << 0)

1482 
	#AT91C_AES_SWRST
 (0x1 << 8)

1483 
	#AT91C_AES_LOADSEED
 (0x1 << 16)

1485 
	#AT91C_AES_CIPHER
 (0x1 << 0)

1486 
	#AT91C_AES_PROCDLY
 (0xF << 4)

1487 
	#AT91C_AES_SMOD
 (0x3 << 8)

1488 
	#AT91C_AES_SMOD_MANUAL
 (0x0 << 8)

1489 
	#AT91C_AES_SMOD_AUTO
 (0x1 << 8)

1490 
	#AT91C_AES_SMOD_PDC
 (0x2 << 8)

1491 
	#AT91C_AES_OPMOD
 (0x7 << 12)

1492 
	#AT91C_AES_OPMOD_ECB
 (0x0 << 12)

1493 
	#AT91C_AES_OPMOD_CBC
 (0x1 << 12)

1494 
	#AT91C_AES_OPMOD_OFB
 (0x2 << 12)

1495 
	#AT91C_AES_OPMOD_CFB
 (0x3 << 12)

1496 
	#AT91C_AES_OPMOD_CTR
 (0x4 << 12)

1497 
	#AT91C_AES_LOD
 (0x1 << 15)

1498 
	#AT91C_AES_CFBS
 (0x7 << 16)

1499 
	#AT91C_AES_CFBS_128_BIT
 (0x0 << 16)

1500 
	#AT91C_AES_CFBS_64_BIT
 (0x1 << 16)

1501 
	#AT91C_AES_CFBS_32_BIT
 (0x2 << 16)

1502 
	#AT91C_AES_CFBS_16_BIT
 (0x3 << 16)

1503 
	#AT91C_AES_CFBS_8_BIT
 (0x4 << 16)

1504 
	#AT91C_AES_CKEY
 (0xF << 20)

1505 
	#AT91C_AES_CTYPE
 (0x1F << 24)

1506 
	#AT91C_AES_CTYPE_TYPE1_EN
 (0x1 << 24)

1507 
	#AT91C_AES_CTYPE_TYPE2_EN
 (0x2 << 24)

1508 
	#AT91C_AES_CTYPE_TYPE3_EN
 (0x4 << 24)

1509 
	#AT91C_AES_CTYPE_TYPE4_EN
 (0x8 << 24)

1510 
	#AT91C_AES_CTYPE_TYPE5_EN
 (0x10 << 24)

1512 
	#AT91C_AES_DATRDY
 (0x1 << 0)

1513 
	#AT91C_AES_ENDRX
 (0x1 << 1)

1514 
	#AT91C_AES_ENDTX
 (0x1 << 2)

1515 
	#AT91C_AES_RXBUFF
 (0x1 << 3)

1516 
	#AT91C_AES_TXBUFE
 (0x1 << 4)

1517 
	#AT91C_AES_URAD
 (0x1 << 8)

1521 
	#AT91C_AES_URAT
 (0x7 << 12)

1522 
	#AT91C_AES_URAT_IN_DAT_WRITE_DATPROC
 (0x0 << 12)

1523 
	#AT91C_AES_URAT_OUT_DAT_READ_DATPROC
 (0x1 << 12)

1524 
	#AT91C_AES_URAT_MODEREG_WRITE_DATPROC
 (0x2 << 12)

1525 
	#AT91C_AES_URAT_OUT_DAT_READ_SUBKEY
 (0x3 << 12)

1526 
	#AT91C_AES_URAT_MODEREG_WRITE_SUBKEY
 (0x4 << 12)

1527 
	#AT91C_AES_URAT_WO_REG_READ
 (0x5 << 12)

1528 

	)

1533 
	#TDES_CR
 ( 0)

1534 
	#TDES_MR
 ( 4)

1535 
	#TDES_IER
 (16)

1536 
	#TDES_IDR
 (20)

1537 
	#TDES_IMR
 (24)

1538 
	#TDES_ISR
 (28)

1539 
	#TDES_KEY1WxR
 (32)

1540 
	#TDES_KEY2WxR
 (40)

1541 
	#TDES_KEY3WxR
 (48)

1542 
	#TDES_IDATAxR
 (64)

1543 
	#TDES_ODATAxR
 (80)

1544 
	#TDES_IVxR
 (96)

1545 
	#TDES_VR
 (252)

1546 
	#TDES_RPR
 (256)

1547 
	#TDES_RCR
 (260)

1548 
	#TDES_TPR
 (264)

1549 
	#TDES_TCR
 (268)

1550 
	#TDES_RNPR
 (272)

1551 
	#TDES_RNCR
 (276)

1552 
	#TDES_TNPR
 (280)

1553 
	#TDES_TNCR
 (284)

1554 
	#TDES_PTCR
 (288)

1555 
	#TDES_PTSR
 (292)

1557 
	#AT91C_TDES_START
 (0x1 << 0)

1558 
	#AT91C_TDES_SWRST
 (0x1 << 8)

1560 
	#AT91C_TDES_CIPHER
 (0x1 << 0)

1561 
	#AT91C_TDES_TDESMOD
 (0x1 << 1)

1562 
	#AT91C_TDES_KEYMOD
 (0x1 << 4)

1563 
	#AT91C_TDES_SMOD
 (0x3 << 8)

1564 
	#AT91C_TDES_SMOD_MANUAL
 (0x0 << 8)

1565 
	#AT91C_TDES_SMOD_AUTO
 (0x1 << 8)

1566 
	#AT91C_TDES_SMOD_PDC
 (0x2 << 8)

1567 
	#AT91C_TDES_OPMOD
 (0x3 << 12)

1568 
	#AT91C_TDES_OPMOD_ECB
 (0x0 << 12)

1569 
	#AT91C_TDES_OPMOD_CBC
 (0x1 << 12)

1570 
	#AT91C_TDES_OPMOD_OFB
 (0x2 << 12)

1571 
	#AT91C_TDES_OPMOD_CFB
 (0x3 << 12)

1572 
	#AT91C_TDES_LOD
 (0x1 << 15)

1573 
	#AT91C_TDES_CFBS
 (0x3 << 16)

1574 
	#AT91C_TDES_CFBS_64_BIT
 (0x0 << 16)

1575 
	#AT91C_TDES_CFBS_32_BIT
 (0x1 << 16)

1576 
	#AT91C_TDES_CFBS_16_BIT
 (0x2 << 16)

1577 
	#AT91C_TDES_CFBS_8_BIT
 (0x3 << 16)

1579 
	#AT91C_TDES_DATRDY
 (0x1 << 0)

1580 
	#AT91C_TDES_ENDRX
 (0x1 << 1)

1581 
	#AT91C_TDES_ENDTX
 (0x1 << 2)

1582 
	#AT91C_TDES_RXBUFF
 (0x1 << 3)

1583 
	#AT91C_TDES_TXBUFE
 (0x1 << 4)

1584 
	#AT91C_TDES_URAD
 (0x1 << 8)

1588 
	#AT91C_TDES_URAT
 (0x3 << 12)

1589 
	#AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC
 (0x0 << 12)

1590 
	#AT91C_TDES_URAT_OUT_DAT_READ_DATPROC
 (0x1 << 12)

1591 
	#AT91C_TDES_URAT_MODEREG_WRITE_DATPROC
 (0x2 << 12)

1592 
	#AT91C_TDES_URAT_WO_REG_READ
 (0x3 << 12)

1593 

	)

1599 
	#AT91C_AIC_IVR
 (0xFFFFF100)

1600 
	#AT91C_AIC_SMR
 (0xFFFFF000)

1601 
	#AT91C_AIC_FVR
 (0xFFFFF104)

1602 
	#AT91C_AIC_DCR
 (0xFFFFF138)

1603 
	#AT91C_AIC_EOICR
 (0xFFFFF130)

1604 
	#AT91C_AIC_SVR
 (0xFFFFF080)

1605 
	#AT91C_AIC_FFSR
 (0xFFFFF148)

1606 
	#AT91C_AIC_ICCR
 (0xFFFFF128)

1607 
	#AT91C_AIC_ISR
 (0xFFFFF108)

1608 
	#AT91C_AIC_IMR
 (0xFFFFF110)

1609 
	#AT91C_AIC_IPR
 (0xFFFFF10C)

1610 
	#AT91C_AIC_FFER
 (0xFFFFF140)

1611 
	#AT91C_AIC_IECR
 (0xFFFFF120)

1612 
	#AT91C_AIC_ISCR
 (0xFFFFF12C)

1613 
	#AT91C_AIC_FFDR
 (0xFFFFF144)

1614 
	#AT91C_AIC_CISR
 (0xFFFFF114)

1615 
	#AT91C_AIC_IDCR
 (0xFFFFF124)

1616 
	#AT91C_AIC_SPU
 (0xFFFFF134)

1618 
	#AT91C_DBGU_TCR
 (0xFFFFF30C)

1619 
	#AT91C_DBGU_RNPR
 (0xFFFFF310)

1620 
	#AT91C_DBGU_TNPR
 (0xFFFFF318)

1621 
	#AT91C_DBGU_TPR
 (0xFFFFF308)

1622 
	#AT91C_DBGU_RPR
 (0xFFFFF300)

1623 
	#AT91C_DBGU_RCR
 (0xFFFFF304)

1624 
	#AT91C_DBGU_RNCR
 (0xFFFFF314)

1625 
	#AT91C_DBGU_PTCR
 (0xFFFFF320)

1626 
	#AT91C_DBGU_PTSR
 (0xFFFFF324)

1627 
	#AT91C_DBGU_TNCR
 (0xFFFFF31C)

1629 
	#AT91C_DBGU_EXID
 (0xFFFFF244)

1630 
	#AT91C_DBGU_BRGR
 (0xFFFFF220)

1631 
	#AT91C_DBGU_IDR
 (0xFFFFF20C)

1632 
	#AT91C_DBGU_CSR
 (0xFFFFF214)

1633 
	#AT91C_DBGU_CIDR
 (0xFFFFF240)

1634 
	#AT91C_DBGU_MR
 (0xFFFFF204)

1635 
	#AT91C_DBGU_IMR
 (0xFFFFF210)

1636 
	#AT91C_DBGU_CR
 (0xFFFFF200)

1637 
	#AT91C_DBGU_FNTR
 (0xFFFFF248)

1638 
	#AT91C_DBGU_THR
 (0xFFFFF21C)

1639 
	#AT91C_DBGU_RHR
 (0xFFFFF218)

1640 
	#AT91C_DBGU_IER
 (0xFFFFF208)

1642 
	#AT91C_PIOA_ODR
 (0xFFFFF414)

1643 
	#AT91C_PIOA_SODR
 (0xFFFFF430)

1644 
	#AT91C_PIOA_ISR
 (0xFFFFF44C)

1645 
	#AT91C_PIOA_ABSR
 (0xFFFFF478)

1646 
	#AT91C_PIOA_IER
 (0xFFFFF440)

1647 
	#AT91C_PIOA_PPUDR
 (0xFFFFF460)

1648 
	#AT91C_PIOA_IMR
 (0xFFFFF448)

1649 
	#AT91C_PIOA_PER
 (0xFFFFF400)

1650 
	#AT91C_PIOA_IFDR
 (0xFFFFF424)

1651 
	#AT91C_PIOA_OWDR
 (0xFFFFF4A4)

1652 
	#AT91C_PIOA_MDSR
 (0xFFFFF458)

1653 
	#AT91C_PIOA_IDR
 (0xFFFFF444)

1654 
	#AT91C_PIOA_ODSR
 (0xFFFFF438)

1655 
	#AT91C_PIOA_PPUSR
 (0xFFFFF468)

1656 
	#AT91C_PIOA_OWSR
 (0xFFFFF4A8)

1657 
	#AT91C_PIOA_BSR
 (0xFFFFF474)

1658 
	#AT91C_PIOA_OWER
 (0xFFFFF4A0)

1659 
	#AT91C_PIOA_IFER
 (0xFFFFF420)

1660 
	#AT91C_PIOA_PDSR
 (0xFFFFF43C)

1661 
	#AT91C_PIOA_PPUER
 (0xFFFFF464)

1662 
	#AT91C_PIOA_OSR
 (0xFFFFF418)

1663 
	#AT91C_PIOA_ASR
 (0xFFFFF470)

1664 
	#AT91C_PIOA_MDDR
 (0xFFFFF454)

1665 
	#AT91C_PIOA_CODR
 (0xFFFFF434)

1666 
	#AT91C_PIOA_MDER
 (0xFFFFF450)

1667 
	#AT91C_PIOA_PDR
 (0xFFFFF404)

1668 
	#AT91C_PIOA_IFSR
 (0xFFFFF428)

1669 
	#AT91C_PIOA_OER
 (0xFFFFF410)

1670 
	#AT91C_PIOA_PSR
 (0xFFFFF408)

1672 
	#AT91C_PIOB_OWDR
 (0xFFFFF6A4)

1673 
	#AT91C_PIOB_MDER
 (0xFFFFF650)

1674 
	#AT91C_PIOB_PPUSR
 (0xFFFFF668)

1675 
	#AT91C_PIOB_IMR
 (0xFFFFF648)

1676 
	#AT91C_PIOB_ASR
 (0xFFFFF670)

1677 
	#AT91C_PIOB_PPUDR
 (0xFFFFF660)

1678 
	#AT91C_PIOB_PSR
 (0xFFFFF608)

1679 
	#AT91C_PIOB_IER
 (0xFFFFF640)

1680 
	#AT91C_PIOB_CODR
 (0xFFFFF634)

1681 
	#AT91C_PIOB_OWER
 (0xFFFFF6A0)

1682 
	#AT91C_PIOB_ABSR
 (0xFFFFF678)

1683 
	#AT91C_PIOB_IFDR
 (0xFFFFF624)

1684 
	#AT91C_PIOB_PDSR
 (0xFFFFF63C)

1685 
	#AT91C_PIOB_IDR
 (0xFFFFF644)

1686 
	#AT91C_PIOB_OWSR
 (0xFFFFF6A8)

1687 
	#AT91C_PIOB_PDR
 (0xFFFFF604)

1688 
	#AT91C_PIOB_ODR
 (0xFFFFF614)

1689 
	#AT91C_PIOB_IFSR
 (0xFFFFF628)

1690 
	#AT91C_PIOB_PPUER
 (0xFFFFF664)

1691 
	#AT91C_PIOB_SODR
 (0xFFFFF630)

1692 
	#AT91C_PIOB_ISR
 (0xFFFFF64C)

1693 
	#AT91C_PIOB_ODSR
 (0xFFFFF638)

1694 
	#AT91C_PIOB_OSR
 (0xFFFFF618)

1695 
	#AT91C_PIOB_MDSR
 (0xFFFFF658)

1696 
	#AT91C_PIOB_IFER
 (0xFFFFF620)

1697 
	#AT91C_PIOB_BSR
 (0xFFFFF674)

1698 
	#AT91C_PIOB_MDDR
 (0xFFFFF654)

1699 
	#AT91C_PIOB_OER
 (0xFFFFF610)

1700 
	#AT91C_PIOB_PER
 (0xFFFFF600)

1702 
	#AT91C_CKGR_MOR
 (0xFFFFFC20)

1703 
	#AT91C_CKGR_PLLR
 (0xFFFFFC2C)

1704 
	#AT91C_CKGR_MCFR
 (0xFFFFFC24)

1706 
	#AT91C_PMC_IDR
 (0xFFFFFC64)

1707 
	#AT91C_PMC_MOR
 (0xFFFFFC20)

1708 
	#AT91C_PMC_PLLR
 (0xFFFFFC2C)

1709 
	#AT91C_PMC_PCER
 (0xFFFFFC10)

1710 
	#AT91C_PMC_PCKR
 (0xFFFFFC40)

1711 
	#AT91C_PMC_MCKR
 (0xFFFFFC30)

1712 
	#AT91C_PMC_SCDR
 (0xFFFFFC04)

1713 
	#AT91C_PMC_PCDR
 (0xFFFFFC14)

1714 
	#AT91C_PMC_SCSR
 (0xFFFFFC08)

1715 
	#AT91C_PMC_PCSR
 (0xFFFFFC18)

1716 
	#AT91C_PMC_MCFR
 (0xFFFFFC24)

1717 
	#AT91C_PMC_SCER
 (0xFFFFFC00)

1718 
	#AT91C_PMC_IMR
 (0xFFFFFC6C)

1719 
	#AT91C_PMC_IER
 (0xFFFFFC60)

1720 
	#AT91C_PMC_SR
 (0xFFFFFC68)

1722 
	#AT91C_RSTC_RCR
 (0xFFFFFD00)

1723 
	#AT91C_RSTC_RMR
 (0xFFFFFD08)

1724 
	#AT91C_RSTC_RSR
 (0xFFFFFD04)

1726 
	#AT91C_RTTC_RTSR
 (0xFFFFFD2C)

1727 
	#AT91C_RTTC_RTMR
 (0xFFFFFD20)

1728 
	#AT91C_RTTC_RTVR
 (0xFFFFFD28)

1729 
	#AT91C_RTTC_RTAR
 (0xFFFFFD24)

1731 
	#AT91C_PITC_PIVR
 (0xFFFFFD38)

1732 
	#AT91C_PITC_PISR
 (0xFFFFFD34)

1733 
	#AT91C_PITC_PIIR
 (0xFFFFFD3C)

1734 
	#AT91C_PITC_PIMR
 (0xFFFFFD30)

1736 
	#AT91C_WDTC_WDCR
 (0xFFFFFD40)

1737 
	#AT91C_WDTC_WDSR
 (0xFFFFFD48)

1738 
	#AT91C_WDTC_WDMR
 (0xFFFFFD44)

1740 
	#AT91C_VREG_MR
 (0xFFFFFD60)

1742 
	#AT91C_MC_ASR
 (0xFFFFFF04)

1743 
	#AT91C_MC_RCR
 (0xFFFFFF00)

1744 
	#AT91C_MC_FCR
 (0xFFFFFF64)

1745 
	#AT91C_MC_AASR
 (0xFFFFFF08)

1746 
	#AT91C_MC_FSR
 (0xFFFFFF68)

1747 
	#AT91C_MC_FMR
 (0xFFFFFF60)

1749 
	#AT91C_SPI1_PTCR
 (0xFFFE4120)

1750 
	#AT91C_SPI1_RPR
 (0xFFFE4100)

1751 
	#AT91C_SPI1_TNCR
 (0xFFFE411C)

1752 
	#AT91C_SPI1_TPR
 (0xFFFE4108)

1753 
	#AT91C_SPI1_TNPR
 (0xFFFE4118)

1754 
	#AT91C_SPI1_TCR
 (0xFFFE410C)

1755 
	#AT91C_SPI1_RCR
 (0xFFFE4104)

1756 
	#AT91C_SPI1_RNPR
 (0xFFFE4110)

1757 
	#AT91C_SPI1_RNCR
 (0xFFFE4114)

1758 
	#AT91C_SPI1_PTSR
 (0xFFFE4124)

1760 
	#AT91C_SPI1_IMR
 (0xFFFE401C)

1761 
	#AT91C_SPI1_IER
 (0xFFFE4014)

1762 
	#AT91C_SPI1_MR
 (0xFFFE4004)

1763 
	#AT91C_SPI1_RDR
 (0xFFFE4008)

1764 
	#AT91C_SPI1_IDR
 (0xFFFE4018)

1765 
	#AT91C_SPI1_SR
 (0xFFFE4010)

1766 
	#AT91C_SPI1_TDR
 (0xFFFE400C)

1767 
	#AT91C_SPI1_CR
 (0xFFFE4000)

1768 
	#AT91C_SPI1_CSR
 (0xFFFE4030)

1770 
	#AT91C_SPI0_PTCR
 (0xFFFE0120)

1771 
	#AT91C_SPI0_TPR
 (0xFFFE0108)

1772 
	#AT91C_SPI0_TCR
 (0xFFFE010C)

1773 
	#AT91C_SPI0_RCR
 (0xFFFE0104)

1774 
	#AT91C_SPI0_PTSR
 (0xFFFE0124)

1775 
	#AT91C_SPI0_RNPR
 (0xFFFE0110)

1776 
	#AT91C_SPI0_RPR
 (0xFFFE0100)

1777 
	#AT91C_SPI0_TNCR
 (0xFFFE011C)

1778 
	#AT91C_SPI0_RNCR
 (0xFFFE0114)

1779 
	#AT91C_SPI0_TNPR
 (0xFFFE0118)

1781 
	#AT91C_SPI0_IER
 (0xFFFE0014)

1782 
	#AT91C_SPI0_SR
 (0xFFFE0010)

1783 
	#AT91C_SPI0_IDR
 (0xFFFE0018)

1784 
	#AT91C_SPI0_CR
 (0xFFFE0000)

1785 
	#AT91C_SPI0_MR
 (0xFFFE0004)

1786 
	#AT91C_SPI0_IMR
 (0xFFFE001C)

1787 
	#AT91C_SPI0_TDR
 (0xFFFE000C)

1788 
	#AT91C_SPI0_RDR
 (0xFFFE0008)

1789 
	#AT91C_SPI0_CSR
 (0xFFFE0030)

1791 
	#AT91C_US1_RNCR
 (0xFFFC4114)

1792 
	#AT91C_US1_PTCR
 (0xFFFC4120)

1793 
	#AT91C_US1_TCR
 (0xFFFC410C)

1794 
	#AT91C_US1_PTSR
 (0xFFFC4124)

1795 
	#AT91C_US1_TNPR
 (0xFFFC4118)

1796 
	#AT91C_US1_RCR
 (0xFFFC4104)

1797 
	#AT91C_US1_RNPR
 (0xFFFC4110)

1798 
	#AT91C_US1_RPR
 (0xFFFC4100)

1799 
	#AT91C_US1_TNCR
 (0xFFFC411C)

1800 
	#AT91C_US1_TPR
 (0xFFFC4108)

1802 
	#AT91C_US1_IF
 (0xFFFC404C)

1803 
	#AT91C_US1_NER
 (0xFFFC4044)

1804 
	#AT91C_US1_RTOR
 (0xFFFC4024)

1805 
	#AT91C_US1_CSR
 (0xFFFC4014)

1806 
	#AT91C_US1_IDR
 (0xFFFC400C)

1807 
	#AT91C_US1_IER
 (0xFFFC4008)

1808 
	#AT91C_US1_THR
 (0xFFFC401C)

1809 
	#AT91C_US1_TTGR
 (0xFFFC4028)

1810 
	#AT91C_US1_RHR
 (0xFFFC4018)

1811 
	#AT91C_US1_BRGR
 (0xFFFC4020)

1812 
	#AT91C_US1_IMR
 (0xFFFC4010)

1813 
	#AT91C_US1_FIDI
 (0xFFFC4040)

1814 
	#AT91C_US1_CR
 (0xFFFC4000)

1815 
	#AT91C_US1_MR
 (0xFFFC4004)

1817 
	#AT91C_US0_TNPR
 (0xFFFC0118)

1818 
	#AT91C_US0_RNPR
 (0xFFFC0110)

1819 
	#AT91C_US0_TCR
 (0xFFFC010C)

1820 
	#AT91C_US0_PTCR
 (0xFFFC0120)

1821 
	#AT91C_US0_PTSR
 (0xFFFC0124)

1822 
	#AT91C_US0_TNCR
 (0xFFFC011C)

1823 
	#AT91C_US0_TPR
 (0xFFFC0108)

1824 
	#AT91C_US0_RCR
 (0xFFFC0104)

1825 
	#AT91C_US0_RPR
 (0xFFFC0100)

1826 
	#AT91C_US0_RNCR
 (0xFFFC0114)

1828 
	#AT91C_US0_BRGR
 (0xFFFC0020)

1829 
	#AT91C_US0_NER
 (0xFFFC0044)

1830 
	#AT91C_US0_CR
 (0xFFFC0000)

1831 
	#AT91C_US0_IMR
 (0xFFFC0010)

1832 
	#AT91C_US0_FIDI
 (0xFFFC0040)

1833 
	#AT91C_US0_TTGR
 (0xFFFC0028)

1834 
	#AT91C_US0_MR
 (0xFFFC0004)

1835 
	#AT91C_US0_RTOR
 (0xFFFC0024)

1836 
	#AT91C_US0_CSR
 (0xFFFC0014)

1837 
	#AT91C_US0_RHR
 (0xFFFC0018)

1838 
	#AT91C_US0_IDR
 (0xFFFC000C)

1839 
	#AT91C_US0_THR
 (0xFFFC001C)

1840 
	#AT91C_US0_IF
 (0xFFFC004C)

1841 
	#AT91C_US0_IER
 (0xFFFC0008)

1843 
	#AT91C_SSC_TNCR
 (0xFFFD411C)

1844 
	#AT91C_SSC_RPR
 (0xFFFD4100)

1845 
	#AT91C_SSC_RNCR
 (0xFFFD4114)

1846 
	#AT91C_SSC_TPR
 (0xFFFD4108)

1847 
	#AT91C_SSC_PTCR
 (0xFFFD4120)

1848 
	#AT91C_SSC_TCR
 (0xFFFD410C)

1849 
	#AT91C_SSC_RCR
 (0xFFFD4104)

1850 
	#AT91C_SSC_RNPR
 (0xFFFD4110)

1851 
	#AT91C_SSC_TNPR
 (0xFFFD4118)

1852 
	#AT91C_SSC_PTSR
 (0xFFFD4124)

1854 
	#AT91C_SSC_RHR
 (0xFFFD4020)

1855 
	#AT91C_SSC_RSHR
 (0xFFFD4030)

1856 
	#AT91C_SSC_TFMR
 (0xFFFD401C)

1857 
	#AT91C_SSC_IDR
 (0xFFFD4048)

1858 
	#AT91C_SSC_THR
 (0xFFFD4024)

1859 
	#AT91C_SSC_RCMR
 (0xFFFD4010)

1860 
	#AT91C_SSC_IER
 (0xFFFD4044)

1861 
	#AT91C_SSC_TSHR
 (0xFFFD4034)

1862 
	#AT91C_SSC_SR
 (0xFFFD4040)

1863 
	#AT91C_SSC_CMR
 (0xFFFD4004)

1864 
	#AT91C_SSC_TCMR
 (0xFFFD4018)

1865 
	#AT91C_SSC_CR
 (0xFFFD4000)

1866 
	#AT91C_SSC_IMR
 (0xFFFD404C)

1867 
	#AT91C_SSC_RFMR
 (0xFFFD4014)

1869 
	#AT91C_TWI_IER
 (0xFFFB8024)

1870 
	#AT91C_TWI_CR
 (0xFFFB8000)

1871 
	#AT91C_TWI_SR
 (0xFFFB8020)

1872 
	#AT91C_TWI_IMR
 (0xFFFB802C)

1873 
	#AT91C_TWI_THR
 (0xFFFB8034)

1874 
	#AT91C_TWI_IDR
 (0xFFFB8028)

1875 
	#AT91C_TWI_IADR
 (0xFFFB800C)

1876 
	#AT91C_TWI_MMR
 (0xFFFB8004)

1877 
	#AT91C_TWI_CWGR
 (0xFFFB8010)

1878 
	#AT91C_TWI_RHR
 (0xFFFB8030)

1880 
	#AT91C_PWMC_CH3_CUPDR
 (0xFFFCC270)

1881 
	#AT91C_PWMC_CH3_Re£rved
 (0xFFFCC274)

1882 
	#AT91C_PWMC_CH3_CPRDR
 (0xFFFCC268)

1883 
	#AT91C_PWMC_CH3_CDTYR
 (0xFFFCC264)

1884 
	#AT91C_PWMC_CH3_CCNTR
 (0xFFFCC26C)

1885 
	#AT91C_PWMC_CH3_CMR
 (0xFFFCC260)

1887 
	#AT91C_PWMC_CH2_Re£rved
 (0xFFFCC254)

1888 
	#AT91C_PWMC_CH2_CMR
 (0xFFFCC240)

1889 
	#AT91C_PWMC_CH2_CCNTR
 (0xFFFCC24C)

1890 
	#AT91C_PWMC_CH2_CPRDR
 (0xFFFCC248)

1891 
	#AT91C_PWMC_CH2_CUPDR
 (0xFFFCC250)

1892 
	#AT91C_PWMC_CH2_CDTYR
 (0xFFFCC244)

1894 
	#AT91C_PWMC_CH1_Re£rved
 (0xFFFCC234)

1895 
	#AT91C_PWMC_CH1_CUPDR
 (0xFFFCC230)

1896 
	#AT91C_PWMC_CH1_CPRDR
 (0xFFFCC228)

1897 
	#AT91C_PWMC_CH1_CCNTR
 (0xFFFCC22C)

1898 
	#AT91C_PWMC_CH1_CDTYR
 (0xFFFCC224)

1899 
	#AT91C_PWMC_CH1_CMR
 (0xFFFCC220)

1901 
	#AT91C_PWMC_CH0_Re£rved
 (0xFFFCC214)

1902 
	#AT91C_PWMC_CH0_CPRDR
 (0xFFFCC208)

1903 
	#AT91C_PWMC_CH0_CDTYR
 (0xFFFCC204)

1904 
	#AT91C_PWMC_CH0_CMR
 (0xFFFCC200)

1905 
	#AT91C_PWMC_CH0_CUPDR
 (0xFFFCC210)

1906 
	#AT91C_PWMC_CH0_CCNTR
 (0xFFFCC20C)

1908 
	#AT91C_PWMC_IDR
 (0xFFFCC014)

1909 
	#AT91C_PWMC_DIS
 (0xFFFCC008)

1910 
	#AT91C_PWMC_IER
 (0xFFFCC010)

1911 
	#AT91C_PWMC_VR
 (0xFFFCC0FC)

1912 
	#AT91C_PWMC_ISR
 (0xFFFCC01C)

1913 
	#AT91C_PWMC_SR
 (0xFFFCC00C)

1914 
	#AT91C_PWMC_IMR
 (0xFFFCC018)

1915 
	#AT91C_PWMC_MR
 (0xFFFCC000)

1916 
	#AT91C_PWMC_ENA
 (0xFFFCC004)

1918 
	#AT91C_UDP_IMR
 (0xFFFB0018)

1919 
	#AT91C_UDP_FADDR
 (0xFFFB0008)

1920 
	#AT91C_UDP_NUM
 (0xFFFB0000)

1921 
	#AT91C_UDP_FDR
 (0xFFFB0050)

1922 
	#AT91C_UDP_ISR
 (0xFFFB001C)

1923 
	#AT91C_UDP_CSR
 (0xFFFB0030)

1924 
	#AT91C_UDP_IDR
 (0xFFFB0014)

1925 
	#AT91C_UDP_ICR
 (0xFFFB0020)

1926 
	#AT91C_UDP_RSTEP
 (0xFFFB0028)

1927 
	#AT91C_UDP_TXVC
 (0xFFFB0074)

1928 
	#AT91C_UDP_GLBSTATE
 (0xFFFB0004)

1929 
	#AT91C_UDP_IER
 (0xFFFB0010)

1931 
	#AT91C_TC0_SR
 (0xFFFA0020)

1932 
	#AT91C_TC0_RC
 (0xFFFA001C)

1933 
	#AT91C_TC0_RB
 (0xFFFA0018)

1934 
	#AT91C_TC0_CCR
 (0xFFFA0000)

1935 
	#AT91C_TC0_CMR
 (0xFFFA0004)

1936 
	#AT91C_TC0_IER
 (0xFFFA0024)

1937 
	#AT91C_TC0_RA
 (0xFFFA0014)

1938 
	#AT91C_TC0_IDR
 (0xFFFA0028)

1939 
	#AT91C_TC0_CV
 (0xFFFA0010)

1940 
	#AT91C_TC0_IMR
 (0xFFFA002C)

1942 
	#AT91C_TC1_RB
 (0xFFFA0058)

1943 
	#AT91C_TC1_CCR
 (0xFFFA0040)

1944 
	#AT91C_TC1_IER
 (0xFFFA0064)

1945 
	#AT91C_TC1_IDR
 (0xFFFA0068)

1946 
	#AT91C_TC1_SR
 (0xFFFA0060)

1947 
	#AT91C_TC1_CMR
 (0xFFFA0044)

1948 
	#AT91C_TC1_RA
 (0xFFFA0054)

1949 
	#AT91C_TC1_RC
 (0xFFFA005C)

1950 
	#AT91C_TC1_IMR
 (0xFFFA006C)

1951 
	#AT91C_TC1_CV
 (0xFFFA0050)

1953 
	#AT91C_TC2_CMR
 (0xFFFA0084)

1954 
	#AT91C_TC2_CCR
 (0xFFFA0080)

1955 
	#AT91C_TC2_CV
 (0xFFFA0090)

1956 
	#AT91C_TC2_RA
 (0xFFFA0094)

1957 
	#AT91C_TC2_RB
 (0xFFFA0098)

1958 
	#AT91C_TC2_IDR
 (0xFFFA00A8)

1959 
	#AT91C_TC2_IMR
 (0xFFFA00AC)

1960 
	#AT91C_TC2_RC
 (0xFFFA009C)

1961 
	#AT91C_TC2_IER
 (0xFFFA00A4)

1962 
	#AT91C_TC2_SR
 (0xFFFA00A0)

1964 
	#AT91C_TCB_BMR
 (0xFFFA00C4)

1965 
	#AT91C_TCB_BCR
 (0xFFFA00C0)

1967 
	#AT91C_CAN_MB0_MDL
 (0xFFFD0214)

1968 
	#AT91C_CAN_MB0_MAM
 (0xFFFD0204)

1969 
	#AT91C_CAN_MB0_MCR
 (0xFFFD021C)

1970 
	#AT91C_CAN_MB0_MID
 (0xFFFD0208)

1971 
	#AT91C_CAN_MB0_MSR
 (0xFFFD0210)

1972 
	#AT91C_CAN_MB0_MFID
 (0xFFFD020C)

1973 
	#AT91C_CAN_MB0_MDH
 (0xFFFD0218)

1974 
	#AT91C_CAN_MB0_MMR
 (0xFFFD0200)

1976 
	#AT91C_CAN_MB1_MDL
 (0xFFFD0234)

1977 
	#AT91C_CAN_MB1_MID
 (0xFFFD0228)

1978 
	#AT91C_CAN_MB1_MMR
 (0xFFFD0220)

1979 
	#AT91C_CAN_MB1_MSR
 (0xFFFD0230)

1980 
	#AT91C_CAN_MB1_MAM
 (0xFFFD0224)

1981 
	#AT91C_CAN_MB1_MDH
 (0xFFFD0238)

1982 
	#AT91C_CAN_MB1_MCR
 (0xFFFD023C)

1983 
	#AT91C_CAN_MB1_MFID
 (0xFFFD022C)

1985 
	#AT91C_CAN_MB2_MCR
 (0xFFFD025C)

1986 
	#AT91C_CAN_MB2_MDH
 (0xFFFD0258)

1987 
	#AT91C_CAN_MB2_MID
 (0xFFFD0248)

1988 
	#AT91C_CAN_MB2_MDL
 (0xFFFD0254)

1989 
	#AT91C_CAN_MB2_MMR
 (0xFFFD0240)

1990 
	#AT91C_CAN_MB2_MAM
 (0xFFFD0244)

1991 
	#AT91C_CAN_MB2_MFID
 (0xFFFD024C)

1992 
	#AT91C_CAN_MB2_MSR
 (0xFFFD0250)

1994 
	#AT91C_CAN_MB3_MFID
 (0xFFFD026C)

1995 
	#AT91C_CAN_MB3_MAM
 (0xFFFD0264)

1996 
	#AT91C_CAN_MB3_MID
 (0xFFFD0268)

1997 
	#AT91C_CAN_MB3_MCR
 (0xFFFD027C)

1998 
	#AT91C_CAN_MB3_MMR
 (0xFFFD0260)

1999 
	#AT91C_CAN_MB3_MSR
 (0xFFFD0270)

2000 
	#AT91C_CAN_MB3_MDL
 (0xFFFD0274)

2001 
	#AT91C_CAN_MB3_MDH
 (0xFFFD0278)

2003 
	#AT91C_CAN_MB4_MID
 (0xFFFD0288)

2004 
	#AT91C_CAN_MB4_MMR
 (0xFFFD0280)

2005 
	#AT91C_CAN_MB4_MDH
 (0xFFFD0298)

2006 
	#AT91C_CAN_MB4_MFID
 (0xFFFD028C)

2007 
	#AT91C_CAN_MB4_MSR
 (0xFFFD0290)

2008 
	#AT91C_CAN_MB4_MCR
 (0xFFFD029C)

2009 
	#AT91C_CAN_MB4_MDL
 (0xFFFD0294)

2010 
	#AT91C_CAN_MB4_MAM
 (0xFFFD0284)

2012 
	#AT91C_CAN_MB5_MSR
 (0xFFFD02B0)

2013 
	#AT91C_CAN_MB5_MCR
 (0xFFFD02BC)

2014 
	#AT91C_CAN_MB5_MFID
 (0xFFFD02AC)

2015 
	#AT91C_CAN_MB5_MDH
 (0xFFFD02B8)

2016 
	#AT91C_CAN_MB5_MID
 (0xFFFD02A8)

2017 
	#AT91C_CAN_MB5_MMR
 (0xFFFD02A0)

2018 
	#AT91C_CAN_MB5_MDL
 (0xFFFD02B4)

2019 
	#AT91C_CAN_MB5_MAM
 (0xFFFD02A4)

2021 
	#AT91C_CAN_MB6_MFID
 (0xFFFD02CC)

2022 
	#AT91C_CAN_MB6_MID
 (0xFFFD02C8)

2023 
	#AT91C_CAN_MB6_MAM
 (0xFFFD02C4)

2024 
	#AT91C_CAN_MB6_MSR
 (0xFFFD02D0)

2025 
	#AT91C_CAN_MB6_MDL
 (0xFFFD02D4)

2026 
	#AT91C_CAN_MB6_MCR
 (0xFFFD02DC)

2027 
	#AT91C_CAN_MB6_MDH
 (0xFFFD02D8)

2028 
	#AT91C_CAN_MB6_MMR
 (0xFFFD02C0)

2030 
	#AT91C_CAN_MB7_MCR
 (0xFFFD02FC)

2031 
	#AT91C_CAN_MB7_MDH
 (0xFFFD02F8)

2032 
	#AT91C_CAN_MB7_MFID
 (0xFFFD02EC)

2033 
	#AT91C_CAN_MB7_MDL
 (0xFFFD02F4)

2034 
	#AT91C_CAN_MB7_MID
 (0xFFFD02E8)

2035 
	#AT91C_CAN_MB7_MMR
 (0xFFFD02E0)

2036 
	#AT91C_CAN_MB7_MAM
 (0xFFFD02E4)

2037 
	#AT91C_CAN_MB7_MSR
 (0xFFFD02F0)

2039 
	#AT91C_CAN_TCR
 (0xFFFD0024)

2040 
	#AT91C_CAN_IMR
 (0xFFFD000C)

2041 
	#AT91C_CAN_IER
 (0xFFFD0004)

2042 
	#AT91C_CAN_ECR
 (0xFFFD0020)

2043 
	#AT91C_CAN_TIMESTP
 (0xFFFD001C)

2044 
	#AT91C_CAN_MR
 (0xFFFD0000)

2045 
	#AT91C_CAN_IDR
 (0xFFFD0008)

2046 
	#AT91C_CAN_ACR
 (0xFFFD0028)

2047 
	#AT91C_CAN_TIM
 (0xFFFD0018)

2048 
	#AT91C_CAN_SR
 (0xFFFD0010)

2049 
	#AT91C_CAN_BR
 (0xFFFD0014)

2050 
	#AT91C_CAN_VR
 (0xFFFD00FC)

2052 
	#AT91C_EMAC_ISR
 (0xFFFDC024)

2053 
	#AT91C_EMAC_SA4H
 (0xFFFDC0B4)

2054 
	#AT91C_EMAC_SA1L
 (0xFFFDC098)

2055 
	#AT91C_EMAC_ELE
 (0xFFFDC078)

2056 
	#AT91C_EMAC_LCOL
 (0xFFFDC05C)

2057 
	#AT91C_EMAC_RLE
 (0xFFFDC088)

2058 
	#AT91C_EMAC_WOL
 (0xFFFDC0C4)

2059 
	#AT91C_EMAC_DTF
 (0xFFFDC058)

2060 
	#AT91C_EMAC_TUND
 (0xFFFDC064)

2061 
	#AT91C_EMAC_NCR
 (0xFFFDC000)

2062 
	#AT91C_EMAC_SA4L
 (0xFFFDC0B0)

2063 
	#AT91C_EMAC_RSR
 (0xFFFDC020)

2064 
	#AT91C_EMAC_SA3L
 (0xFFFDC0A8)

2065 
	#AT91C_EMAC_TSR
 (0xFFFDC014)

2066 
	#AT91C_EMAC_IDR
 (0xFFFDC02C)

2067 
	#AT91C_EMAC_RSE
 (0xFFFDC074)

2068 
	#AT91C_EMAC_ECOL
 (0xFFFDC060)

2069 
	#AT91C_EMAC_TID
 (0xFFFDC0B8)

2070 
	#AT91C_EMAC_HRB
 (0xFFFDC090)

2071 
	#AT91C_EMAC_TBQP
 (0xFFFDC01C)

2072 
	#AT91C_EMAC_USRIO
 (0xFFFDC0C0)

2073 
	#AT91C_EMAC_PTR
 (0xFFFDC038)

2074 
	#AT91C_EMAC_SA2H
 (0xFFFDC0A4)

2075 
	#AT91C_EMAC_ROV
 (0xFFFDC070)

2076 
	#AT91C_EMAC_ALE
 (0xFFFDC054)

2077 
	#AT91C_EMAC_RJA
 (0xFFFDC07C)

2078 
	#AT91C_EMAC_RBQP
 (0xFFFDC018)

2079 
	#AT91C_EMAC_TPF
 (0xFFFDC08C)

2080 
	#AT91C_EMAC_NCFGR
 (0xFFFDC004)

2081 
	#AT91C_EMAC_HRT
 (0xFFFDC094)

2082 
	#AT91C_EMAC_USF
 (0xFFFDC080)

2083 
	#AT91C_EMAC_FCSE
 (0xFFFDC050)

2084 
	#AT91C_EMAC_TPQ
 (0xFFFDC0BC)

2085 
	#AT91C_EMAC_MAN
 (0xFFFDC034)

2086 
	#AT91C_EMAC_FTO
 (0xFFFDC040)

2087 
	#AT91C_EMAC_REV
 (0xFFFDC0FC)

2088 
	#AT91C_EMAC_IMR
 (0xFFFDC030)

2089 
	#AT91C_EMAC_SCF
 (0xFFFDC044)

2090 
	#AT91C_EMAC_PFR
 (0xFFFDC03C)

2091 
	#AT91C_EMAC_MCF
 (0xFFFDC048)

2092 
	#AT91C_EMAC_NSR
 (0xFFFDC008)

2093 
	#AT91C_EMAC_SA2L
 (0xFFFDC0A0)

2094 
	#AT91C_EMAC_FRO
 (0xFFFDC04C)

2095 
	#AT91C_EMAC_IER
 (0xFFFDC028)

2096 
	#AT91C_EMAC_SA1H
 (0xFFFDC09C)

2097 
	#AT91C_EMAC_CSE
 (0xFFFDC068)

2098 
	#AT91C_EMAC_SA3H
 (0xFFFDC0AC)

2099 
	#AT91C_EMAC_RRE
 (0xFFFDC06C)

2100 
	#AT91C_EMAC_STE
 (0xFFFDC084)

2102 
	#AT91C_ADC_PTSR
 (0xFFFD8124)

2103 
	#AT91C_ADC_PTCR
 (0xFFFD8120)

2104 
	#AT91C_ADC_TNPR
 (0xFFFD8118)

2105 
	#AT91C_ADC_TNCR
 (0xFFFD811C)

2106 
	#AT91C_ADC_RNPR
 (0xFFFD8110)

2107 
	#AT91C_ADC_RNCR
 (0xFFFD8114)

2108 
	#AT91C_ADC_RPR
 (0xFFFD8100)

2109 
	#AT91C_ADC_TCR
 (0xFFFD810C)

2110 
	#AT91C_ADC_TPR
 (0xFFFD8108)

2111 
	#AT91C_ADC_RCR
 (0xFFFD8104)

2113 
	#AT91C_ADC_CDR2
 (0xFFFD8038)

2114 
	#AT91C_ADC_CDR3
 (0xFFFD803C)

2115 
	#AT91C_ADC_CDR0
 (0xFFFD8030)

2116 
	#AT91C_ADC_CDR5
 (0xFFFD8044)

2117 
	#AT91C_ADC_CHDR
 (0xFFFD8014)

2118 
	#AT91C_ADC_SR
 (0xFFFD801C)

2119 
	#AT91C_ADC_CDR4
 (0xFFFD8040)

2120 
	#AT91C_ADC_CDR1
 (0xFFFD8034)

2121 
	#AT91C_ADC_LCDR
 (0xFFFD8020)

2122 
	#AT91C_ADC_IDR
 (0xFFFD8028)

2123 
	#AT91C_ADC_CR
 (0xFFFD8000)

2124 
	#AT91C_ADC_CDR7
 (0xFFFD804C)

2125 
	#AT91C_ADC_CDR6
 (0xFFFD8048)

2126 
	#AT91C_ADC_IER
 (0xFFFD8024)

2127 
	#AT91C_ADC_CHER
 (0xFFFD8010)

2128 
	#AT91C_ADC_CHSR
 (0xFFFD8018)

2129 
	#AT91C_ADC_MR
 (0xFFFD8004)

2130 
	#AT91C_ADC_IMR
 (0xFFFD802C)

2132 
	#AT91C_AES_TPR
 (0xFFFA4108)

2133 
	#AT91C_AES_PTCR
 (0xFFFA4120)

2134 
	#AT91C_AES_RNPR
 (0xFFFA4110)

2135 
	#AT91C_AES_TNCR
 (0xFFFA411C)

2136 
	#AT91C_AES_TCR
 (0xFFFA410C)

2137 
	#AT91C_AES_RCR
 (0xFFFA4104)

2138 
	#AT91C_AES_RNCR
 (0xFFFA4114)

2139 
	#AT91C_AES_TNPR
 (0xFFFA4118)

2140 
	#AT91C_AES_RPR
 (0xFFFA4100)

2141 
	#AT91C_AES_PTSR
 (0xFFFA4124)

2143 
	#AT91C_AES_IVxR
 (0xFFFA4060)

2144 
	#AT91C_AES_MR
 (0xFFFA4004)

2145 
	#AT91C_AES_VR
 (0xFFFA40FC)

2146 
	#AT91C_AES_ODATAxR
 (0xFFFA4050)

2147 
	#AT91C_AES_IDATAxR
 (0xFFFA4040)

2148 
	#AT91C_AES_CR
 (0xFFFA4000)

2149 
	#AT91C_AES_IDR
 (0xFFFA4014)

2150 
	#AT91C_AES_IMR
 (0xFFFA4018)

2151 
	#AT91C_AES_IER
 (0xFFFA4010)

2152 
	#AT91C_AES_KEYWxR
 (0xFFFA4020)

2153 
	#AT91C_AES_ISR
 (0xFFFA401C)

2155 
	#AT91C_TDES_RNCR
 (0xFFFA8114)

2156 
	#AT91C_TDES_TCR
 (0xFFFA810C)

2157 
	#AT91C_TDES_RCR
 (0xFFFA8104)

2158 
	#AT91C_TDES_TNPR
 (0xFFFA8118)

2159 
	#AT91C_TDES_RNPR
 (0xFFFA8110)

2160 
	#AT91C_TDES_RPR
 (0xFFFA8100)

2161 
	#AT91C_TDES_TNCR
 (0xFFFA811C)

2162 
	#AT91C_TDES_TPR
 (0xFFFA8108)

2163 
	#AT91C_TDES_PTSR
 (0xFFFA8124)

2164 
	#AT91C_TDES_PTCR
 (0xFFFA8120)

2166 
	#AT91C_TDES_KEY2WxR
 (0xFFFA8028)

2167 
	#AT91C_TDES_KEY3WxR
 (0xFFFA8030)

2168 
	#AT91C_TDES_IDR
 (0xFFFA8014)

2169 
	#AT91C_TDES_VR
 (0xFFFA80FC)

2170 
	#AT91C_TDES_IVxR
 (0xFFFA8060)

2171 
	#AT91C_TDES_ODATAxR
 (0xFFFA8050)

2172 
	#AT91C_TDES_IMR
 (0xFFFA8018)

2173 
	#AT91C_TDES_MR
 (0xFFFA8004)

2174 
	#AT91C_TDES_CR
 (0xFFFA8000)

2175 
	#AT91C_TDES_IER
 (0xFFFA8010)

2176 
	#AT91C_TDES_ISR
 (0xFFFA801C)

2177 
	#AT91C_TDES_IDATAxR
 (0xFFFA8040)

2178 
	#AT91C_TDES_KEY1WxR
 (0xFFFA8020)

2179 

	)

2183 
	#AT91C_PIO_PA0
 (1 << 0)

2184 
	#AT91C_PA0_RXD0
 (
AT91C_PIO_PA0
)

2185 
	#AT91C_PIO_PA1
 (1 << 1)

2186 
	#AT91C_PA1_TXD0
 (
AT91C_PIO_PA1
)

2187 
	#AT91C_PIO_PA10
 (1 << 10)

2188 
	#AT91C_PA10_TWD
 (
AT91C_PIO_PA10
)

2189 
	#AT91C_PIO_PA11
 (1 << 11)

2190 
	#AT91C_PA11_TWCK
 (
AT91C_PIO_PA11
)

2191 
	#AT91C_PIO_PA12
 (1 << 12)

2192 
	#AT91C_PA12_NPCS00
 (
AT91C_PIO_PA12
)

2193 
	#AT91C_PIO_PA13
 (1 << 13)

2194 
	#AT91C_PA13_NPCS01
 (
AT91C_PIO_PA13
)

2195 
	#AT91C_PA13_PCK1
 (
AT91C_PIO_PA13
)

2196 
	#AT91C_PIO_PA14
 (1 << 14)

2197 
	#AT91C_PA14_NPCS02
 (
AT91C_PIO_PA14
)

2198 
	#AT91C_PA14_IRQ1
 (
AT91C_PIO_PA14
)

2199 
	#AT91C_PIO_PA15
 (1 << 15)

2200 
	#AT91C_PA15_NPCS03
 (
AT91C_PIO_PA15
)

2201 
	#AT91C_PA15_TCLK2
 (
AT91C_PIO_PA15
)

2202 
	#AT91C_PIO_PA16
 (1 << 16)

2203 
	#AT91C_PA16_MISO0
 (
AT91C_PIO_PA16
)

2204 
	#AT91C_PIO_PA17
 (1 << 17)

2205 
	#AT91C_PA17_MOSI0
 (
AT91C_PIO_PA17
)

2206 
	#AT91C_PIO_PA18
 (1 << 18)

2207 
	#AT91C_PA18_SPCK0
 (
AT91C_PIO_PA18
)

2208 
	#AT91C_PIO_PA19
 (1 << 19)

2209 
	#AT91C_PA19_CANRX
 (
AT91C_PIO_PA19
)

2210 
	#AT91C_PIO_PA2
 (1 << 2)

2211 
	#AT91C_PA2_SCK0
 (
AT91C_PIO_PA2
)

2212 
	#AT91C_PA2_NPCS11
 (
AT91C_PIO_PA2
)

2213 
	#AT91C_PIO_PA20
 (1 << 20)

2214 
	#AT91C_PA20_CANTX
 (
AT91C_PIO_PA20
)

2215 
	#AT91C_PIO_PA21
 (1 << 21)

2216 
	#AT91C_PA21_TF
 (
AT91C_PIO_PA21
)

2217 
	#AT91C_PA21_NPCS10
 (
AT91C_PIO_PA21
)

2218 
	#AT91C_PIO_PA22
 (1 << 22)

2219 
	#AT91C_PA22_TK
 (
AT91C_PIO_PA22
)

2220 
	#AT91C_PA22_SPCK1
 (
AT91C_PIO_PA22
)

2221 
	#AT91C_PIO_PA23
 (1 << 23)

2222 
	#AT91C_PA23_TD
 (
AT91C_PIO_PA23
)

2223 
	#AT91C_PA23_MOSI1
 (
AT91C_PIO_PA23
)

2224 
	#AT91C_PIO_PA24
 (1 << 24)

2225 
	#AT91C_PA24_RD
 (
AT91C_PIO_PA24
)

2226 
	#AT91C_PA24_MISO1
 (
AT91C_PIO_PA24
)

2227 
	#AT91C_PIO_PA25
 (1 << 25)

2228 
	#AT91C_PA25_RK
 (
AT91C_PIO_PA25
)

2229 
	#AT91C_PA25_NPCS11
 (
AT91C_PIO_PA25
)

2230 
	#AT91C_PIO_PA26
 (1 << 26)

2231 
	#AT91C_PA26_RF
 (
AT91C_PIO_PA26
)

2232 
	#AT91C_PA26_NPCS12
 (
AT91C_PIO_PA26
)

2233 
	#AT91C_PIO_PA27
 (1 << 27)

2234 
	#AT91C_PA27_DRXD
 (
AT91C_PIO_PA27
)

2235 
	#AT91C_PA27_PCK3
 (
AT91C_PIO_PA27
)

2236 
	#AT91C_PIO_PA28
 (1 << 28)

2237 
	#AT91C_PA28_DTXD
 (
AT91C_PIO_PA28
)

2238 
	#AT91C_PIO_PA29
 (1 << 29)

2239 
	#AT91C_PA29_FIQ
 (
AT91C_PIO_PA29
)

2240 
	#AT91C_PA29_NPCS13
 (
AT91C_PIO_PA29
)

2241 
	#AT91C_PIO_PA3
 (1 << 3)

2242 
	#AT91C_PA3_RTS0
 (
AT91C_PIO_PA3
)

2243 
	#AT91C_PA3_NPCS12
 (
AT91C_PIO_PA3
)

2244 
	#AT91C_PIO_PA30
 (1 << 30)

2245 
	#AT91C_PA30_IRQ0
 (
AT91C_PIO_PA30
)

2246 
	#AT91C_PA30_PCK2
 (
AT91C_PIO_PA30
)

2247 
	#AT91C_PIO_PA4
 (1 << 4)

2248 
	#AT91C_PA4_CTS0
 (
AT91C_PIO_PA4
)

2249 
	#AT91C_PA4_NPCS13
 (
AT91C_PIO_PA4
)

2250 
	#AT91C_PIO_PA5
 (1 << 5)

2251 
	#AT91C_PA5_RXD1
 (
AT91C_PIO_PA5
)

2252 
	#AT91C_PIO_PA6
 (1 << 6)

2253 
	#AT91C_PA6_TXD1
 (
AT91C_PIO_PA6
)

2254 
	#AT91C_PIO_PA7
 (1 << 7)

2255 
	#AT91C_PA7_SCK1
 (
AT91C_PIO_PA7
)

2256 
	#AT91C_PA7_NPCS01
 (
AT91C_PIO_PA7
)

2257 
	#AT91C_PIO_PA8
 (1 << 8)

2258 
	#AT91C_PA8_RTS1
 (
AT91C_PIO_PA8
)

2259 
	#AT91C_PA8_NPCS02
 (
AT91C_PIO_PA8
)

2260 
	#AT91C_PIO_PA9
 (1 << 9)

2261 
	#AT91C_PA9_CTS1
 (
AT91C_PIO_PA9
)

2262 
	#AT91C_PA9_NPCS03
 (
AT91C_PIO_PA9
)

2263 
	#AT91C_PIO_PB0
 (1 << 0)

2264 
	#AT91C_PB0_ETXCK_EREFCK
 (
AT91C_PIO_PB0
)

2265 
	#AT91C_PB0_PCK0
 (
AT91C_PIO_PB0
)

2266 
	#AT91C_PIO_PB1
 (1 << 1)

2267 
	#AT91C_PB1_ETXEN
 (
AT91C_PIO_PB1
)

2268 
	#AT91C_PIO_PB10
 (1 << 10)

2269 
	#AT91C_PB10_ETX2
 (
AT91C_PIO_PB10
)

2270 
	#AT91C_PB10_NPCS11
 (
AT91C_PIO_PB10
)

2271 
	#AT91C_PIO_PB11
 (1 << 11)

2272 
	#AT91C_PB11_ETX3
 (
AT91C_PIO_PB11
)

2273 
	#AT91C_PB11_NPCS12
 (
AT91C_PIO_PB11
)

2274 
	#AT91C_PIO_PB12
 (1 << 12)

2275 
	#AT91C_PB12_ETXER
 (
AT91C_PIO_PB12
)

2276 
	#AT91C_PB12_TCLK0
 (
AT91C_PIO_PB12
)

2277 
	#AT91C_PIO_PB13
 (1 << 13)

2278 
	#AT91C_PB13_ERX2
 (
AT91C_PIO_PB13
)

2279 
	#AT91C_PB13_NPCS01
 (
AT91C_PIO_PB13
)

2280 
	#AT91C_PIO_PB14
 (1 << 14)

2281 
	#AT91C_PB14_ERX3
 (
AT91C_PIO_PB14
)

2282 
	#AT91C_PB14_NPCS02
 (
AT91C_PIO_PB14
)

2283 
	#AT91C_PIO_PB15
 (1 << 15)

2284 
	#AT91C_PB15_ERXDV
 (
AT91C_PIO_PB15
)

2285 
	#AT91C_PIO_PB16
 (1 << 16)

2286 
	#AT91C_PB16_ECOL
 (
AT91C_PIO_PB16
)

2287 
	#AT91C_PB16_NPCS13
 (
AT91C_PIO_PB16
)

2288 
	#AT91C_PIO_PB17
 (1 << 17)

2289 
	#AT91C_PB17_ERXCK
 (
AT91C_PIO_PB17
)

2290 
	#AT91C_PB17_NPCS03
 (
AT91C_PIO_PB17
)

2291 
	#AT91C_PIO_PB18
 (1 << 18)

2292 
	#AT91C_PB18_EF100
 (
AT91C_PIO_PB18
)

2293 
	#AT91C_PB18_ADTRG
 (
AT91C_PIO_PB18
)

2294 
	#AT91C_PIO_PB19
 (1 << 19)

2295 
	#AT91C_PB19_PWM0
 (
AT91C_PIO_PB19
)

2296 
	#AT91C_PB19_TCLK1
 (
AT91C_PIO_PB19
)

2297 
	#AT91C_PIO_PB2
 (1 << 2)

2298 
	#AT91C_PB2_ETX0
 (
AT91C_PIO_PB2
)

2299 
	#AT91C_PIO_PB20
 (1 << 20)

2300 
	#AT91C_PB20_PWM1
 (
AT91C_PIO_PB20
)

2301 
	#AT91C_PB20_PCK0
 (
AT91C_PIO_PB20
)

2302 
	#AT91C_PIO_PB21
 (1 << 21)

2303 
	#AT91C_PB21_PWM2
 (
AT91C_PIO_PB21
)

2304 
	#AT91C_PB21_PCK1
 (
AT91C_PIO_PB21
)

2305 
	#AT91C_PIO_PB22
 (1 << 22)

2306 
	#AT91C_PB22_PWM3
 (
AT91C_PIO_PB22
)

2307 
	#AT91C_PB22_PCK2
 (
AT91C_PIO_PB22
)

2308 
	#AT91C_PIO_PB23
 (1 << 23)

2309 
	#AT91C_PB23_TIOA0
 (
AT91C_PIO_PB23
)

2310 
	#AT91C_PB23_DCD1
 (
AT91C_PIO_PB23
)

2311 
	#AT91C_PIO_PB24
 (1 << 24)

2312 
	#AT91C_PB24_TIOB0
 (
AT91C_PIO_PB24
)

2313 
	#AT91C_PB24_DSR1
 (
AT91C_PIO_PB24
)

2314 
	#AT91C_PIO_PB25
 (1 << 25)

2315 
	#AT91C_PB25_TIOA1
 (
AT91C_PIO_PB25
)

2316 
	#AT91C_PB25_DTR1
 (
AT91C_PIO_PB25
)

2317 
	#AT91C_PIO_PB26
 (1 << 26)

2318 
	#AT91C_PB26_TIOB1
 (
AT91C_PIO_PB26
)

2319 
	#AT91C_PB26_RI1
 (
AT91C_PIO_PB26
)

2320 
	#AT91C_PIO_PB27
 (1 << 27)

2321 
	#AT91C_PB27_TIOA2
 (
AT91C_PIO_PB27
)

2322 
	#AT91C_PB27_PWM0
 (
AT91C_PIO_PB27
)

2323 
	#AT91C_PIO_PB28
 (1 << 28)

2324 
	#AT91C_PB28_TIOB2
 (
AT91C_PIO_PB28
)

2325 
	#AT91C_PB28_PWM1
 (
AT91C_PIO_PB28
)

2326 
	#AT91C_PIO_PB29
 (1 << 29)

2327 
	#AT91C_PB29_PCK1
 (
AT91C_PIO_PB29
)

2328 
	#AT91C_PB29_PWM2
 (
AT91C_PIO_PB29
)

2329 
	#AT91C_PIO_PB3
 (1 << 3)

2330 
	#AT91C_PB3_ETX1
 (
AT91C_PIO_PB3
)

2331 
	#AT91C_PIO_PB30
 (1 << 30)

2332 
	#AT91C_PB30_PCK2
 (
AT91C_PIO_PB30
)

2333 
	#AT91C_PB30_PWM3
 (
AT91C_PIO_PB30
)

2334 
	#AT91C_PIO_PB4
 (1 << 4)

2335 
	#AT91C_PB4_ECRS_ECRSDV
 (
AT91C_PIO_PB4
)

2336 
	#AT91C_PIO_PB5
 (1 << 5)

2337 
	#AT91C_PB5_ERX0
 (
AT91C_PIO_PB5
)

2338 
	#AT91C_PIO_PB6
 (1 << 6)

2339 
	#AT91C_PB6_ERX1
 (
AT91C_PIO_PB6
)

2340 
	#AT91C_PIO_PB7
 (1 << 7)

2341 
	#AT91C_PB7_ERXER
 (
AT91C_PIO_PB7
)

2342 
	#AT91C_PIO_PB8
 (1 << 8)

2343 
	#AT91C_PB8_EMDC
 (
AT91C_PIO_PB8
)

2344 
	#AT91C_PIO_PB9
 (1 << 9)

2345 
	#AT91C_PB9_EMDIO
 (
AT91C_PIO_PB9
)

2346 

	)

2350 
	#AT91C_ID_FIQ
 ( 0)

2351 
	#AT91C_ID_SYS
 ( 1)

2352 
	#AT91C_ID_PIOA
 ( 2)

2353 
	#AT91C_ID_PIOB
 ( 3)

2354 
	#AT91C_ID_SPI0
 ( 4)

2355 
	#AT91C_ID_SPI1
 ( 5)

2356 
	#AT91C_ID_US0
 ( 6)

2357 
	#AT91C_ID_US1
 ( 7)

2358 
	#AT91C_ID_SSC
 ( 8)

2359 
	#AT91C_ID_TWI
 ( 9)

2360 
	#AT91C_ID_PWMC
 (10)

2361 
	#AT91C_ID_UDP
 (11)

2362 
	#AT91C_ID_TC0
 (12)

2363 
	#AT91C_ID_TC1
 (13)

2364 
	#AT91C_ID_TC2
 (14)

2365 
	#AT91C_ID_CAN
 (15)

2366 
	#AT91C_ID_EMAC
 (16)

2367 
	#AT91C_ID_ADC
 (17)

2368 
	#AT91C_ID_AES
 (18)

2369 
	#AT91C_ID_TDES
 (19)

2370 
	#AT91C_ID_20_Re£rved
 (20)

2371 
	#AT91C_ID_21_Re£rved
 (21)

2372 
	#AT91C_ID_22_Re£rved
 (22)

2373 
	#AT91C_ID_23_Re£rved
 (23)

2374 
	#AT91C_ID_24_Re£rved
 (24)

2375 
	#AT91C_ID_25_Re£rved
 (25)

2376 
	#AT91C_ID_26_Re£rved
 (26)

2377 
	#AT91C_ID_27_Re£rved
 (27)

2378 
	#AT91C_ID_28_Re£rved
 (28)

2379 
	#AT91C_ID_29_Re£rved
 (29)

2380 
	#AT91C_ID_IRQ0
 (30)

2381 
	#AT91C_ID_IRQ1
 (31)

2382 

	)

2386 
	#AT91C_BASE_SYS
 (0xFFFFF000)

2387 
	#AT91C_BASE_AIC
 (0xFFFFF000)

2388 
	#AT91C_BASE_PDC_DBGU
 (0xFFFFF300)

2389 
	#AT91C_BASE_DBGU
 (0xFFFFF200)

2390 
	#AT91C_BASE_PIOA
 (0xFFFFF400)

2391 
	#AT91C_BASE_PIOB
 (0xFFFFF600)

2392 
	#AT91C_BASE_CKGR
 (0xFFFFFC20)

2393 
	#AT91C_BASE_PMC
 (0xFFFFFC00)

2394 
	#AT91C_BASE_RSTC
 (0xFFFFFD00)

2395 
	#AT91C_BASE_RTTC
 (0xFFFFFD20)

2396 
	#AT91C_BASE_PITC
 (0xFFFFFD30)

2397 
	#AT91C_BASE_WDTC
 (0xFFFFFD40)

2398 
	#AT91C_BASE_VREG
 (0xFFFFFD60)

2399 
	#AT91C_BASE_MC
 (0xFFFFFF00)

2400 
	#AT91C_BASE_PDC_SPI1
 (0xFFFE4100)

2401 
	#AT91C_BASE_SPI1
 (0xFFFE4000)

2402 
	#AT91C_BASE_PDC_SPI0
 (0xFFFE0100)

2403 
	#AT91C_BASE_SPI0
 (0xFFFE0000)

2404 
	#AT91C_BASE_PDC_US1
 (0xFFFC4100)

2405 
	#AT91C_BASE_US1
 (0xFFFC4000)

2406 
	#AT91C_BASE_PDC_US0
 (0xFFFC0100)

2407 
	#AT91C_BASE_US0
 (0xFFFC0000)

2408 
	#AT91C_BASE_PDC_SSC
 (0xFFFD4100)

2409 
	#AT91C_BASE_SSC
 (0xFFFD4000)

2410 
	#AT91C_BASE_TWI
 (0xFFFB8000)

2411 
	#AT91C_BASE_PWMC_CH3
 (0xFFFCC260)

2412 
	#AT91C_BASE_PWMC_CH2
 (0xFFFCC240)

2413 
	#AT91C_BASE_PWMC_CH1
 (0xFFFCC220)

2414 
	#AT91C_BASE_PWMC_CH0
 (0xFFFCC200)

2415 
	#AT91C_BASE_PWMC
 (0xFFFCC000)

2416 
	#AT91C_BASE_UDP
 (0xFFFB0000)

2417 
	#AT91C_BASE_TC0
 (0xFFFA0000)

2418 
	#AT91C_BASE_TC1
 (0xFFFA0040)

2419 
	#AT91C_BASE_TC2
 (0xFFFA0080)

2420 
	#AT91C_BASE_TCB
 (0xFFFA0000)

2421 
	#AT91C_BASE_CAN_MB0
 (0xFFFD0200)

2422 
	#AT91C_BASE_CAN_MB1
 (0xFFFD0220)

2423 
	#AT91C_BASE_CAN_MB2
 (0xFFFD0240)

2424 
	#AT91C_BASE_CAN_MB3
 (0xFFFD0260)

2425 
	#AT91C_BASE_CAN_MB4
 (0xFFFD0280)

2426 
	#AT91C_BASE_CAN_MB5
 (0xFFFD02A0)

2427 
	#AT91C_BASE_CAN_MB6
 (0xFFFD02C0)

2428 
	#AT91C_BASE_CAN_MB7
 (0xFFFD02E0)

2429 
	#AT91C_BASE_CAN
 (0xFFFD0000)

2430 
	#AT91C_BASE_EMAC
 (0xFFFDC000)

2431 
	#AT91C_BASE_PDC_ADC
 (0xFFFD8100)

2432 
	#AT91C_BASE_ADC
 (0xFFFD8000)

2433 
	#AT91C_BASE_PDC_AES
 (0xFFFA4100)

2434 
	#AT91C_BASE_AES
 (0xFFFA4000)

2435 
	#AT91C_BASE_PDC_TDES
 (0xFFFA8100)

2436 
	#AT91C_BASE_TDES
 (0xFFFA8000)

2437 

	)

2441 
	#AT91C_ISRAM
 (0x00200000)

2442 
	#AT91C_ISRAM_SIZE
 (0x00010000)

2443 
	#AT91C_IFLASH
 (0x00100000)

2444 
	#AT91C_IFLASH_SIZE
 (0x00040000)

2445 

	)

	@Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/ISR_Support.h

1 
EXTERN
 
pxCuºítTCB


2 
EXTERN
 
	gulCrôiˇlNe°ög


5 ; 
C⁄ãxt
 
ßve
 
™d
 
ª°‹e
 
ma¸o
 
	gdeföôi⁄s


8 
p‹tSAVE_CONTEXT
 
	gMACRO


10 ; 
Push
 
R0
 
as
 
we
 
¨e
 
goög
 
to
 
u£
 
the
 .

11 
STMDB
 
	gSP
!, {
	gR0
}

13 ; 
Së
 
R0
 
to
 
poöt
Åÿ
the
 
èsk
 
°ack
 
	gpoöãr
.

14 
STMDB
 
	gSP
, {SP}^

15 
NOP


16 
SUB
 
	gSP
, SP, #4

17 
LDMIA
 
	gSP
!, {
	gR0
}

19 ; 
Push
 
the
  
addªss
 
⁄to
Åhê
	g°ack
.

20 
STMDB
 
	gR0
!, {
	gLR
}

22 ; 
Now
 
we
 
have
 
ßved
 
LR
 wê
ˇn
 
u£
 
ô
 
ö°ód
 
of
 
	gR0
.

23 
MOV
 
	gLR
, 
	gR0


25 ; 
P›
 
R0
 
so
 
we
 
ˇn
 
ßve
 
ô
 
⁄to
 
the
 
sy°em
 
mode
 
	g°ack
.

26 
LDMIA
 
	gSP
!, {
	gR0
}

28 ; 
Push
 
Æl
 
the
 
sy°em
 
mode
 
ªgi°îs
 
⁄to
Åhê
èsk
 
	g°ack
.

29 
STMDB
 
	gLR
, {
	gR0
-LR}^

30 
NOP


31 
SUB
 
	gLR
, LR, #60

33 ; 
Push
 
the
 
SPSR
 
⁄to
Åhê
èsk
 
	g°ack
.

34 
MRS
 
	gR0
, 
SPSR


35 
STMDB
 
	gLR
!, {
	gR0
}

37 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


38 
LDR
 
R0
, [R0]

39 
STMDB
 
	gLR
!, {
	gR0
}

41 ; 
St‹e
 
the
 
√w
 
t›
 
of
 
°ack
 thê
	gèsk
.

42 
LDR
 
	gR1
, =
pxCuºítTCB


43 
LDR
 
R0
, [
R1
]

44 
STR
 
	gLR
, [
R0
]

46 
ENDM


49 
p‹tRESTORE_CONTEXT
 
	gMACRO


51 ; 
Së
 
the
 
LR
 
to
Åhê
èsk
 
	g°ack
.

52 
LDR
 
	gR1
, =
pxCuºítTCB


53 
LDR
 
R0
, [
R1
]

54 
LDR
 
	gLR
, [
R0
]

56 ; 
The
 
¸ôiˇl
 
√°ög
 
dïth
 
is
 
the
 
fú°
 
ôem
 
⁄
Åhê
	g°ack
.

57 ; 
Lﬂd
 
ô
 
öto
 
the
 
ulCrôiˇlNe°ög
 
	gv¨übÀ
.

58 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


59 
LDMFD
 
LR
!, {
	gR1
}

60 
STR
 
	gR1
, [
R0
]

62 ; 
Gë
 
the
 
SPSR
 
‰om
Åhê
	g°ack
.

63 
LDMFD
 
	gLR
!, {
	gR0
}

64 
MSR
 
	gSPSR_cxsf
, 
	gR0


66 ; 
Re°‹e
 
Æl
 
sy°em
 
mode
 
ªgi°îs
 
the
 
	gèsk
.

67 
LDMFD
 
	gLR
, {
	gR0
-
	gR14
}^

68 
	gNOP


70 ; 
Re°‹e
 
the
  
	gaddªss
.

71 
LDR
 
	gLR
, [
LR
, #+60]

73 ; 
And
  - 
c‹ª˘ög
 
the
 
off£t
 
ö
Åhê
LR
 
to
 
obèö
 
	gthe


74 ; 
c‹ª˘
 
	gaddªss
.

75 
SUBS
 
	gPC
, 
	gLR
, #4

77 
	gENDM


	@Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h

30 #i‚de‡
lib_AT91SAM7S64_H


31 
	#lib_AT91SAM7S64_H


	)

37 
	#AT91C_MC_CORRECT_KEY
 (() 0x5A << 24)

38 

	)

43 
__ölöe
 
	$AT91F_MC_Rem≠
 ()

45 
AT91PS_MC
 
pMC
 = (AT91PS_MCË
AT91C_BASE_MC
;

47 
pMC
->
MC_RCR
 = 
AT91C_MC_RCB
;

48 
	}
}

54 
__ölöe
 
	$AT91F_MC_EFC_CfgModeReg
 (

55 
AT91PS_MC
 
pMC
,

56 
mode
)

59 
pMC
->
MC_FMR
 = 
mode
;

60 
	}
}

66 
__ölöe
 
	$AT91F_MC_EFC_GëModeReg
(

67 
AT91PS_MC
 
pMC
)

69  
pMC
->
MC_FMR
;

70 
	}
}

76 
__ölöe
 
	$AT91F_MC_EFC_CompuãFMCN
(

77 
ma°î_˛ock
)

79  (
ma°î_˛ock
/1000000 +2);

80 
	}
}

86 
__ölöe
 
	$AT91F_MC_EFC_Pîf‹mCmd
 (

87 
AT91PS_MC
 
pMC
,

88 
å™s„r_cmd
)

90 
pMC
->
MC_FCR
 = 
å™s„r_cmd
;

91 
	}
}

97 
__ölöe
 
	$AT91F_MC_EFC_GëSètus
(

98 
AT91PS_MC
 
pMC
)

100  
pMC
->
MC_FSR
;

101 
	}
}

107 
__ölöe
 
	$AT91F_MC_EFC_IsI¡îru±Masked
(

108 
AT91PS_MC
 
pMC
,

109 
Êag
)

111  (
	`AT91F_MC_EFC_GëModeReg
(
pMC
Ë& 
Êag
);

112 
	}
}

118 
__ölöe
 
	$AT91F_MC_EFC_IsI¡îru±Së
(

119 
AT91PS_MC
 
pMC
,

120 
Êag
)

122  (
	`AT91F_MC_EFC_GëSètus
(
pMC
Ë& 
Êag
);

123 
	}
}

132 
__ölöe
 
	$AT91F_PDC_SëNextRx
 (

133 
AT91PS_PDC
 
pPDC
,

134 *
addªss
,

135 
byãs
)

137 
pPDC
->
PDC_RNPR
 = (Ë
addªss
;

138 
pPDC
->
PDC_RNCR
 = 
byãs
;

139 
	}
}

145 
__ölöe
 
	$AT91F_PDC_SëNextTx
 (

146 
AT91PS_PDC
 
pPDC
,

147 *
addªss
,

148 
byãs
)

150 
pPDC
->
PDC_TNPR
 = (Ë
addªss
;

151 
pPDC
->
PDC_TNCR
 = 
byãs
;

152 
	}
}

158 
__ölöe
 
	$AT91F_PDC_SëRx
 (

159 
AT91PS_PDC
 
pPDC
,

160 *
addªss
,

161 
byãs
)

163 
pPDC
->
PDC_RPR
 = (Ë
addªss
;

164 
pPDC
->
PDC_RCR
 = 
byãs
;

165 
	}
}

171 
__ölöe
 
	$AT91F_PDC_SëTx
 (

172 
AT91PS_PDC
 
pPDC
,

173 *
addªss
,

174 
byãs
)

176 
pPDC
->
PDC_TPR
 = (Ë
addªss
;

177 
pPDC
->
PDC_TCR
 = 
byãs
;

178 
	}
}

184 
__ölöe
 
	$AT91F_PDC_E«bÀTx
 (

185 
AT91PS_PDC
 
pPDC
 )

187 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTEN
;

188 
	}
}

194 
__ölöe
 
	$AT91F_PDC_E«bÀRx
 (

195 
AT91PS_PDC
 
pPDC
 )

197 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTEN
;

198 
	}
}

204 
__ölöe
 
	$AT91F_PDC_DißbÀTx
 (

205 
AT91PS_PDC
 
pPDC
 )

207 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTDIS
;

208 
	}
}

214 
__ölöe
 
	$AT91F_PDC_DißbÀRx
 (

215 
AT91PS_PDC
 
pPDC
 )

217 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTDIS
;

218 
	}
}

224 
__ölöe
 
	$AT91F_PDC_IsTxEm±y
 (

225 
AT91PS_PDC
 
pPDC
 )

227  !(
pPDC
->
PDC_TCR
);

228 
	}
}

234 
__ölöe
 
	$AT91F_PDC_IsNextTxEm±y
 (

235 
AT91PS_PDC
 
pPDC
 )

237  !(
pPDC
->
PDC_TNCR
);

238 
	}
}

244 
__ölöe
 
	$AT91F_PDC_IsRxEm±y
 (

245 
AT91PS_PDC
 
pPDC
 )

247  !(
pPDC
->
PDC_RCR
);

248 
	}
}

254 
__ölöe
 
	$AT91F_PDC_IsNextRxEm±y
 (

255 
AT91PS_PDC
 
pPDC
 )

257  !(
pPDC
->
PDC_RNCR
);

258 
	}
}

264 
__ölöe
 
	$AT91F_PDC_O≥n
 (

265 
AT91PS_PDC
 
pPDC
)

268 
	`AT91F_PDC_DißbÀRx
(
pPDC
);

269 
	`AT91F_PDC_DißbÀTx
(
pPDC
);

272 
	`AT91F_PDC_SëNextTx
(
pPDC
, (*) 0, 0);

273 
	`AT91F_PDC_SëNextRx
(
pPDC
, (*) 0, 0);

274 
	`AT91F_PDC_SëTx
(
pPDC
, (*) 0, 0);

275 
	`AT91F_PDC_SëRx
(
pPDC
, (*) 0, 0);

278 
	`AT91F_PDC_E«bÀRx
(
pPDC
);

279 
	`AT91F_PDC_E«bÀTx
(
pPDC
);

280 
	}
}

286 
__ölöe
 
	$AT91F_PDC_Clo£
 (

287 
AT91PS_PDC
 
pPDC
)

290 
	`AT91F_PDC_DißbÀRx
(
pPDC
);

291 
	`AT91F_PDC_DißbÀTx
(
pPDC
);

294 
	`AT91F_PDC_SëNextTx
(
pPDC
, (*) 0, 0);

295 
	`AT91F_PDC_SëNextRx
(
pPDC
, (*) 0, 0);

296 
	`AT91F_PDC_SëTx
(
pPDC
, (*) 0, 0);

297 
	`AT91F_PDC_SëRx
(
pPDC
, (*) 0, 0);

299 
	}
}

305 
__ölöe
 
	$AT91F_PDC_SídFøme
(

306 
AT91PS_PDC
 
pPDC
,

307 *
pBuf„r
,

308 
szBuf„r
,

309 *
pNextBuf„r
,

310 
szNextBuf„r
 )

312 i‡(
	`AT91F_PDC_IsTxEm±y
(
pPDC
)) {

314 
	`AT91F_PDC_SëTx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

315 
	`AT91F_PDC_SëNextTx
(
pPDC
, 
pNextBuf„r
, 
szNextBuf„r
);

318 i‡(
	`AT91F_PDC_IsNextTxEm±y
(
pPDC
)) {

320 
	`AT91F_PDC_SëNextTx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

327 
	}
}

333 
__ölöe
 
	$AT91F_PDC_Re˚iveFøme
 (

334 
AT91PS_PDC
 
pPDC
,

335 *
pBuf„r
,

336 
szBuf„r
,

337 *
pNextBuf„r
,

338 
szNextBuf„r
 )

340 i‡(
	`AT91F_PDC_IsRxEm±y
(
pPDC
)) {

342 
	`AT91F_PDC_SëRx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

343 
	`AT91F_PDC_SëNextRx
(
pPDC
, 
pNextBuf„r
, 
szNextBuf„r
);

346 i‡(
	`AT91F_PDC_IsNextRxEm±y
(
pPDC
)) {

348 
	`AT91F_PDC_SëNextRx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

355 
	}
}

363 
__ölöe
 
	$AT91F_DBGU_I¡îru±E«bÀ
(

364 
AT91PS_DBGU
 
pDbgu
,

365 
Êag
)

367 
pDbgu
->
DBGU_IER
 = 
Êag
;

368 
	}
}

374 
__ölöe
 
	$AT91F_DBGU_I¡îru±DißbÀ
(

375 
AT91PS_DBGU
 
pDbgu
,

376 
Êag
)

378 
pDbgu
->
DBGU_IDR
 = 
Êag
;

379 
	}
}

385 
__ölöe
 
	$AT91F_DBGU_GëI¡îru±MaskSètus
(

386 
AT91PS_DBGU
 
pDbgu
)

388  
pDbgu
->
DBGU_IMR
;

389 
	}
}

395 
__ölöe
 
	$AT91F_DBGU_IsI¡îru±Masked
(

396 
AT91PS_DBGU
 
pDbgu
,

397 
Êag
)

399  (
	`AT91F_DBGU_GëI¡îru±MaskSètus
(
pDbgu
Ë& 
Êag
);

400 
	}
}

410 
	#AT91C_I2S_ASY_MASTER_TX_SETTING
(
nb_bô_by_¶Ÿ
, 
nb_¶Ÿ_by_‰ame
)( +\

411 
AT91C_SSC_CKS_DIV
 +\

412 
AT91C_SSC_CKO_CONTINOUS
 +\

413 
AT91C_SSC_CKG_NONE
 +\

414 
AT91C_SSC_START_FALL_RF
 +\

415 
AT91C_SSC_STTOUT
 +\

416 ((1<<16Ë& 
AT91C_SSC_STTDLY
) +\

417 ((((
nb_bô_by_¶Ÿ
*
nb_¶Ÿ_by_‰ame
)/2)-1Ë<<24))

	)

423 
	#AT91C_I2S_ASY_TX_FRAME_SETTING
(
nb_bô_by_¶Ÿ
, 
nb_¶Ÿ_by_‰ame
)( +\

424 (
nb_bô_by_¶Ÿ
-1) +\

425 
AT91C_SSC_MSBF
 +\

426 (((
nb_¶Ÿ_by_‰ame
-1)<<8Ë& 
AT91C_SSC_DATNB
) +\

427 (((
nb_bô_by_¶Ÿ
-1)<<16Ë& 
AT91C_SSC_FSLEN
) +\

428 
AT91C_SSC_FSOS_NEGATIVE
)

	)

435 
__ölöe
 
	$AT91F_SSC_SëBaudøã
 (

436 
AT91PS_SSC
 
pSSC
,

437 
maöClock
,

438 
•ìd
)

440 
baud_vÆue
;

442 i‡(
•ìd
 == 0)

443 
baud_vÆue
 = 0;

446 
baud_vÆue
 = (Ë(
maöClock
 * 10)/(2*
•ìd
);

447 i‡((
baud_vÆue
 % 10) >= 5)

448 
baud_vÆue
 = (baud_value / 10) + 1;

450 
baud_vÆue
 /= 10;

453 
pSSC
->
SSC_CMR
 = 
baud_vÆue
;

454 
	}
}

460 
__ölöe
 
	$AT91F_SSC_C⁄figuª
 (

461 
AT91PS_SSC
 
pSSC
,

462 
sy°_˛ock
,

463 
baud_øã
,

464 
˛ock_rx
,

465 
mode_rx
,

466 
˛ock_tx
,

467 
mode_tx
)

470 
pSSC
->
SSC_IDR
 = () -1;

473 
pSSC
->
SSC_CR
 = 
AT91C_SSC_SWRST
 | 
AT91C_SSC_RXDIS
 | 
AT91C_SSC_TXDIS
 ;

476 
	`AT91F_SSC_SëBaudøã
(
pSSC
, 
sy°_˛ock
, 
baud_øã
);

479 
pSSC
->
SSC_RCMR
 = 
˛ock_rx
;

482 
pSSC
->
SSC_TCMR
 = 
˛ock_tx
;

485 
pSSC
->
SSC_RFMR
 = 
mode_rx
;

488 
pSSC
->
SSC_TFMR
 = 
mode_tx
;

491 
	`AT91F_PDC_O≥n
((
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
));

494 
	}
}

500 
__ölöe
 
	$AT91F_SSC_E«bÀRx
 (

501 
AT91PS_SSC
 
pSSC
)

504 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXEN
;

505 
	}
}

511 
__ölöe
 
	$AT91F_SSC_DißbÀRx
 (

512 
AT91PS_SSC
 
pSSC
)

515 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXDIS
;

516 
	}
}

522 
__ölöe
 
	$AT91F_SSC_E«bÀTx
 (

523 
AT91PS_SSC
 
pSSC
)

526 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXEN
;

527 
	}
}

533 
__ölöe
 
	$AT91F_SSC_DißbÀTx
 (

534 
AT91PS_SSC
 
pSSC
)

537 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXDIS
;

538 
	}
}

544 
__ölöe
 
	$AT91F_SSC_E«bÀIt
 (

545 
AT91PS_SSC
 
pSSC
,

546 
Êag
)

549 
pSSC
->
SSC_IER
 = 
Êag
;

550 
	}
}

556 
__ölöe
 
	$AT91F_SSC_DißbÀIt
 (

557 
AT91PS_SSC
 
pSSC
,

558 
Êag
)

561 
pSSC
->
SSC_IDR
 = 
Êag
;

562 
	}
}

568 
__ölöe
 
	$AT91F_SSC_Re˚iveFøme
 (

569 
AT91PS_SSC
 
pSSC
,

570 *
pBuf„r
,

571 
szBuf„r
,

572 *
pNextBuf„r
,

573 
szNextBuf„r
 )

575  
	`AT91F_PDC_Re˚iveFøme
(

576 (
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
),

577 
pBuf„r
,

578 
szBuf„r
,

579 
pNextBuf„r
,

580 
szNextBuf„r
);

581 
	}
}

587 
__ölöe
 
	$AT91F_SSC_SídFøme
(

588 
AT91PS_SSC
 
pSSC
,

589 *
pBuf„r
,

590 
szBuf„r
,

591 *
pNextBuf„r
,

592 
szNextBuf„r
 )

594  
	`AT91F_PDC_SídFøme
(

595 (
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
),

596 
pBuf„r
,

597 
szBuf„r
,

598 
pNextBuf„r
,

599 
szNextBuf„r
);

600 
	}
}

606 
__ölöe
 
	$AT91F_SSC_GëI¡îru±MaskSètus
(

607 
AT91PS_SSC
 
pSsc
)

609  
pSsc
->
SSC_IMR
;

610 
	}
}

616 
__ölöe
 
	$AT91F_SSC_IsI¡îru±Masked
(

617 
AT91PS_SSC
 
pSsc
,

618 
Êag
)

620  (
	`AT91F_SSC_GëI¡îru±MaskSètus
(
pSsc
Ë& 
Êag
);

621 
	}
}

630 
__ölöe
 
	$AT91F_SPI_O≥n
 (

631 c⁄° 
nuŒ
)

635 
	}
}

641 
__ölöe
 
	$AT91F_SPI_CfgCs
 (

642 
AT91PS_SPI
 
pSPI
,

643 
cs
,

644 
vÆ
)

647 *(
pSPI
->
SPI_CSR
 + 
cs
Ë
vÆ
;

648 
	}
}

654 
__ölöe
 
	$AT91F_SPI_E«bÀIt
 (

655 
AT91PS_SPI
 
pSPI
,

656 
Êag
)

659 
pSPI
->
SPI_IER
 = 
Êag
;

660 
	}
}

666 
__ölöe
 
	$AT91F_SPI_DißbÀIt
 (

667 
AT91PS_SPI
 
pSPI
,

668 
Êag
)

671 
pSPI
->
SPI_IDR
 = 
Êag
;

672 
	}
}

678 
__ölöe
 
	$AT91F_SPI_Re£t
 (

679 
AT91PS_SPI
 
pSPI


683 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SWRST
;

684 
	}
}

690 
__ölöe
 
	$AT91F_SPI_E«bÀ
 (

691 
AT91PS_SPI
 
pSPI


695 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIEN
;

696 
	}
}

702 
__ölöe
 
	$AT91F_SPI_DißbÀ
 (

703 
AT91PS_SPI
 
pSPI


707 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

708 
	}
}

714 
__ölöe
 
	$AT91F_SPI_CfgMode
 (

715 
AT91PS_SPI
 
pSPI
,

716 
mode
)

719 
pSPI
->
SPI_MR
 = 
mode
;

720 
	}
}

726 
__ölöe
 
	$AT91F_SPI_CfgPCS
 (

727 
AT91PS_SPI
 
pSPI
,

728 
PCS_Devi˚
)

731 
pSPI
->
SPI_MR
 &= 0xFFF0FFFF;

732 
pSPI
->
SPI_MR
 |–(
PCS_Devi˚
<<16Ë& 
AT91C_SPI_PCS
 );

733 
	}
}

739 
__ölöe
 
	$AT91F_SPI_Re˚iveFøme
 (

740 
AT91PS_SPI
 
pSPI
,

741 *
pBuf„r
,

742 
szBuf„r
,

743 *
pNextBuf„r
,

744 
szNextBuf„r
 )

746  
	`AT91F_PDC_Re˚iveFøme
(

747 (
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
),

748 
pBuf„r
,

749 
szBuf„r
,

750 
pNextBuf„r
,

751 
szNextBuf„r
);

752 
	}
}

758 
__ölöe
 
	$AT91F_SPI_SídFøme
(

759 
AT91PS_SPI
 
pSPI
,

760 *
pBuf„r
,

761 
szBuf„r
,

762 *
pNextBuf„r
,

763 
szNextBuf„r
 )

765  
	`AT91F_PDC_SídFøme
(

766 (
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
),

767 
pBuf„r
,

768 
szBuf„r
,

769 
pNextBuf„r
,

770 
szNextBuf„r
);

771 
	}
}

777 
__ölöe
 
	$AT91F_SPI_Clo£
 (

778 
AT91PS_SPI
 
pSPI
)

781 
pSPI
->
SPI_CSR
[0] = 0 ;

782 
pSPI
->
SPI_CSR
[1] = 0 ;

783 
pSPI
->
SPI_CSR
[2] = 0 ;

784 
pSPI
->
SPI_CSR
[3] = 0 ;

787 
pSPI
->
SPI_MR
 = 0 ;

790 
pSPI
->
SPI_IDR
 = 0xFFFFFFFF ;

793 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
));

796 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

797 
	}
}

803 
__ölöe
 
	$AT91F_SPI_PutCh¨
 (

804 
AT91PS_SPI
 
pSPI
,

805 
ch¨a˘î
,

806 
cs_numbî
 )

808 
vÆue_f‹_cs
;

809 
vÆue_f‹_cs
 = (~(1 << 
cs_numbî
)) & 0xF;

810 
pSPI
->
SPI_TDR
 = (
ch¨a˘î
 & 0xFFFFË| (
vÆue_f‹_cs
 << 16);

811 
	}
}

817 
__ölöe
 
	$AT91F_SPI_GëCh¨
 (

818 c⁄° 
AT91PS_SPI
 
pSPI
)

820 ((
pSPI
->
SPI_RDR
) & 0xFFFF);

821 
	}
}

827 
__ölöe
 
	$AT91F_SPI_GëI¡îru±MaskSètus
(

828 
AT91PS_SPI
 
pSpi
)

830  
pSpi
->
SPI_IMR
;

831 
	}
}

837 
__ölöe
 
	$AT91F_SPI_IsI¡îru±Masked
(

838 
AT91PS_SPI
 
pSpi
,

839 
Êag
)

841  (
	`AT91F_SPI_GëI¡îru±MaskSètus
(
pSpi
Ë& 
Êag
);

842 
	}
}

851 
__ölöe
 
	$AT91F_PWMC_GëSètus
(

852 
AT91PS_PWMC
 
pPWM
)

854  
pPWM
->
PWMC_SR
;

855 
	}
}

861 
__ölöe
 
	$AT91F_PWMC_I¡îru±E«bÀ
(

862 
AT91PS_PWMC
 
pPwm
,

863 
Êag
)

865 
pPwm
->
PWMC_IER
 = 
Êag
;

866 
	}
}

872 
__ölöe
 
	$AT91F_PWMC_I¡îru±DißbÀ
(

873 
AT91PS_PWMC
 
pPwm
,

874 
Êag
)

876 
pPwm
->
PWMC_IDR
 = 
Êag
;

877 
	}
}

883 
__ölöe
 
	$AT91F_PWMC_GëI¡îru±MaskSètus
(

884 
AT91PS_PWMC
 
pPwm
)

886  
pPwm
->
PWMC_IMR
;

887 
	}
}

893 
__ölöe
 
	$AT91F_PWMC_IsI¡îru±Masked
(

894 
AT91PS_PWMC
 
pPWM
,

895 
Êag
)

897  (
	`AT91F_PWMC_GëI¡îru±MaskSètus
(
pPWM
Ë& 
Êag
);

898 
	}
}

904 
__ölöe
 
	$AT91F_PWMC_IsSètusSë
(

905 
AT91PS_PWMC
 
pPWM
,

906 
Êag
)

908  (
	`AT91F_PWMC_GëSètus
(
pPWM
Ë& 
Êag
);

909 
	}
}

915 
__ölöe
 
	$AT91F_PWMC_CfgCh™√l
(

916 
AT91PS_PWMC
 
pPWM
,

917 
ch™√lId
,

918 
mode
,

919 
≥riod
,

920 
duty
)

922 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CMR
 = 
mode
;

923 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CDTYR
 = 
duty
;

924 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CPRDR
 = 
≥riod
;

925 
	}
}

931 
__ölöe
 
	$AT91F_PWMC_SèπCh™√l
(

932 
AT91PS_PWMC
 
pPWM
,

933 
Êag
)

935 
pPWM
->
PWMC_ENA
 = 
Êag
;

936 
	}
}

942 
__ölöe
 
	$AT91F_PWMC_St›Ch™√l
(

943 
AT91PS_PWMC
 
pPWM
,

944 
Êag
)

946 
pPWM
->
PWMC_DIS
 = 
Êag
;

947 
	}
}

953 
__ölöe
 
	$AT91F_PWMC_Upd©eCh™√l
(

954 
AT91PS_PWMC
 
pPWM
,

955 
ch™√lId
,

956 
upd©e
)

958 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CUPDR
 = 
upd©e
;

959 
	}
}

968 
__ölöe
 
	$AT91F_TC_I¡îru±E«bÀ
(

969 
AT91PS_TC
 
pTc
,

970 
Êag
)

972 
pTc
->
TC_IER
 = 
Êag
;

973 
	}
}

979 
__ölöe
 
	$AT91F_TC_I¡îru±DißbÀ
(

980 
AT91PS_TC
 
pTc
,

981 
Êag
)

983 
pTc
->
TC_IDR
 = 
Êag
;

984 
	}
}

990 
__ölöe
 
	$AT91F_TC_GëI¡îru±MaskSètus
(

991 
AT91PS_TC
 
pTc
)

993  
pTc
->
TC_IMR
;

994 
	}
}

1000 
__ölöe
 
	$AT91F_TC_IsI¡îru±Masked
(

1001 
AT91PS_TC
 
pTc
,

1002 
Êag
)

1004  (
	`AT91F_TC_GëI¡îru±MaskSètus
(
pTc
Ë& 
Êag
);

1005 
	}
}

1014 
__ölöe
 
	$AT91F_PMC_CfgSysClkE«bÀReg
 (

1015 
AT91PS_PMC
 
pPMC
,

1016 
mode
)

1019 
pPMC
->
PMC_SCER
 = 
mode
;

1020 
	}
}

1026 
__ölöe
 
	$AT91F_PMC_CfgSysClkDißbÀReg
 (

1027 
AT91PS_PMC
 
pPMC
,

1028 
mode
)

1031 
pPMC
->
PMC_SCDR
 = 
mode
;

1032 
	}
}

1038 
__ölöe
 
	$AT91F_PMC_GëSysClkSètusReg
 (

1039 
AT91PS_PMC
 
pPMC


1042  
pPMC
->
PMC_SCSR
;

1043 
	}
}

1049 
__ölöe
 
	$AT91F_PMC_E«bÀPîùhClock
 (

1050 
AT91PS_PMC
 
pPMC
,

1051 
≥rùhIds
)

1053 
pPMC
->
PMC_PCER
 = 
≥rùhIds
;

1054 
	}
}

1060 
__ölöe
 
	$AT91F_PMC_DißbÀPîùhClock
 (

1061 
AT91PS_PMC
 
pPMC
,

1062 
≥rùhIds
)

1064 
pPMC
->
PMC_PCDR
 = 
≥rùhIds
;

1065 
	}
}

1071 
__ölöe
 
	$AT91F_PMC_GëPîùhClock
 (

1072 
AT91PS_PMC
 
pPMC
)

1074  
pPMC
->
PMC_PCSR
;

1075 
	}
}

1081 
__ölöe
 
	$AT91F_CKGR_CfgMaöOscûœt‹Reg
 (

1082 
AT91PS_CKGR
 
pCKGR
,

1083 
mode
)

1085 
pCKGR
->
CKGR_MOR
 = 
mode
;

1086 
	}
}

1092 
__ölöe
 
	$AT91F_CKGR_GëMaöOscûœt‹Reg
 (

1093 
AT91PS_CKGR
 
pCKGR
)

1095  
pCKGR
->
CKGR_MOR
;

1096 
	}
}

1102 
__ölöe
 
	$AT91F_CKGR_E«bÀMaöOscûœt‹
(

1103 
AT91PS_CKGR
 
pCKGR
)

1105 
pCKGR
->
CKGR_MOR
 |
AT91C_CKGR_MOSCEN
;

1106 
	}
}

1112 
__ölöe
 
	$AT91F_CKGR_DißbÀMaöOscûœt‹
 (

1113 
AT91PS_CKGR
 
pCKGR
)

1115 
pCKGR
->
CKGR_MOR
 &~
AT91C_CKGR_MOSCEN
;

1116 
	}
}

1122 
__ölöe
 
	$AT91F_CKGR_CfgMaöOscSèπUpTime
 (

1123 
AT91PS_CKGR
 
pCKGR
,

1124 
°¨tup_time
,

1125 
¶owClock
)

1127 
pCKGR
->
CKGR_MOR
 &~
AT91C_CKGR_OSCOUNT
;

1128 
pCKGR
->
CKGR_MOR
 |((
¶owClock
 * 
°¨tup_time
)/(8*1000000)) << 8;

1129 
	}
}

1135 
__ölöe
 
	$AT91F_CKGR_GëMaöClockFªqReg
 (

1136 
AT91PS_CKGR
 
pCKGR
)

1138  
pCKGR
->
CKGR_MCFR
;

1139 
	}
}

1145 
__ölöe
 
	$AT91F_CKGR_GëMaöClock
 (

1146 
AT91PS_CKGR
 
pCKGR
,

1147 
¶owClock
)

1149  ((
pCKGR
->
CKGR_MCFR
 & 
AT91C_CKGR_MAINF
Ë* 
¶owClock
) >> 4;

1150 
	}
}

1156 
__ölöe
 
	$AT91F_PMC_CfgMCKReg
 (

1157 
AT91PS_PMC
 
pPMC
,

1158 
mode
)

1160 
pPMC
->
PMC_MCKR
 = 
mode
;

1161 
	}
}

1167 
__ölöe
 
	$AT91F_PMC_GëMCKReg
(

1168 
AT91PS_PMC
 
pPMC
)

1170  
pPMC
->
PMC_MCKR
;

1171 
	}
}

1177 
__ölöe
 
	$AT91F_PMC_GëMa°îClock
 (

1178 
AT91PS_PMC
 
pPMC
,

1179 
AT91PS_CKGR
 
pCKGR
,

1180 
¶owClock
)

1182 
ªg
 = 
pPMC
->
PMC_MCKR
;

1183 
¥esˇÀr
 = (1 << ((
ªg
 & 
AT91C_PMC_PRES
) >> 2));

1184 
∂lDividî
, 
∂lMu…ùlõr
;

1186 
ªg
 & 
AT91C_PMC_CSS
) {

1187 
AT91C_PMC_CSS_SLOW_CLK
:

1188  
¶owClock
 / 
¥esˇÀr
;

1189 
AT91C_PMC_CSS_MAIN_CLK
:

1190  
	`AT91F_CKGR_GëMaöClock
(
pCKGR
, 
¶owClock
Ë/ 
¥esˇÀr
;

1191 
AT91C_PMC_CSS_PLL_CLK
:

1192 
ªg
 = 
pCKGR
->
CKGR_PLLR
;

1193 
∂lDividî
 = (
ªg
 & 
AT91C_CKGR_DIV
);

1194 
∂lMu…ùlõr
 = ((
ªg
 & 
AT91C_CKGR_MUL
) >> 16) + 1;

1195  
	`AT91F_CKGR_GëMaöClock
(
pCKGR
, 
¶owClock
Ë/ 
∂lDividî
 * 
∂lMu…ùlõr
 / 
¥esˇÀr
;

1198 
	}
}

1204 
__ölöe
 
	$AT91F_PMC_E«bÀPCK
 (

1205 
AT91PS_PMC
 
pPMC
,

1206 
pck
,

1207 
mode
)

1209 
pPMC
->
PMC_PCKR
[
pck
] = 
mode
;

1210 
pPMC
->
PMC_SCER
 = (1 << 
pck
) << 8;

1211 
	}
}

1217 
__ölöe
 
	$AT91F_PMC_DißbÀPCK
 (

1218 
AT91PS_PMC
 
pPMC
,

1219 
pck
)

1221 
pPMC
->
PMC_SCDR
 = (1 << 
pck
) << 8;

1222 
	}
}

1228 
__ölöe
 
	$AT91F_PMC_E«bÀIt
 (

1229 
AT91PS_PMC
 
pPMC
,

1230 
Êag
)

1233 
pPMC
->
PMC_IER
 = 
Êag
;

1234 
	}
}

1240 
__ölöe
 
	$AT91F_PMC_DißbÀIt
 (

1241 
AT91PS_PMC
 
pPMC
,

1242 
Êag
)

1245 
pPMC
->
PMC_IDR
 = 
Êag
;

1246 
	}
}

1252 
__ölöe
 
	$AT91F_PMC_GëSètus
(

1253 
AT91PS_PMC
 
pPMC
)

1255  
pPMC
->
PMC_SR
;

1256 
	}
}

1262 
__ölöe
 
	$AT91F_PMC_GëI¡îru±MaskSètus
(

1263 
AT91PS_PMC
 
pPMC
)

1265  
pPMC
->
PMC_IMR
;

1266 
	}
}

1272 
__ölöe
 
	$AT91F_PMC_IsI¡îru±Masked
(

1273 
AT91PS_PMC
 
pPMC
,

1274 
Êag
)

1276  (
	`AT91F_PMC_GëI¡îru±MaskSètus
(
pPMC
Ë& 
Êag
);

1277 
	}
}

1283 
__ölöe
 
	$AT91F_PMC_IsSètusSë
(

1284 
AT91PS_PMC
 
pPMC
,

1285 
Êag
)

1287  (
	`AT91F_PMC_GëSètus
(
pPMC
Ë& 
Êag
);

1288 
	}
}

1295 
__ölöe
 
	$AT91F_ADC_E«bÀIt
 (

1296 
AT91PS_ADC
 
pADC
,

1297 
Êag
)

1300 
pADC
->
ADC_IER
 = 
Êag
;

1301 
	}
}

1307 
__ölöe
 
	$AT91F_ADC_DißbÀIt
 (

1308 
AT91PS_ADC
 
pADC
,

1309 
Êag
)

1312 
pADC
->
ADC_IDR
 = 
Êag
;

1313 
	}
}

1319 
__ölöe
 
	$AT91F_ADC_GëSètus
(

1320 
AT91PS_ADC
 
pADC
)

1322  
pADC
->
ADC_SR
;

1323 
	}
}

1329 
__ölöe
 
	$AT91F_ADC_GëI¡îru±MaskSètus
(

1330 
AT91PS_ADC
 
pADC
)

1332  
pADC
->
ADC_IMR
;

1333 
	}
}

1339 
__ölöe
 
	$AT91F_ADC_IsI¡îru±Masked
(

1340 
AT91PS_ADC
 
pADC
,

1341 
Êag
)

1343  (
	`AT91F_ADC_GëI¡îru±MaskSètus
(
pADC
Ë& 
Êag
);

1344 
	}
}

1350 
__ölöe
 
	$AT91F_ADC_IsSètusSë
(

1351 
AT91PS_ADC
 
pADC
,

1352 
Êag
)

1354  (
	`AT91F_ADC_GëSètus
(
pADC
Ë& 
Êag
);

1355 
	}
}

1361 
__ölöe
 
	$AT91F_ADC_CfgModeReg
 (

1362 
AT91PS_ADC
 
pADC
,

1363 
mode
)

1366 
pADC
->
ADC_MR
 = 
mode
;

1367 
	}
}

1373 
__ölöe
 
	$AT91F_ADC_GëModeReg
 (

1374 
AT91PS_ADC
 
pADC


1377  
pADC
->
ADC_MR
;

1378 
	}
}

1384 
__ölöe
 
	$AT91F_ADC_CfgTimögs
 (

1385 
AT91PS_ADC
 
pADC
,

1386 
mck_˛ock
,

1387 
adc_˛ock
,

1388 
°¨tup_time
,

1389 
ßm∂e_™d_hﬁd_time
)

1391 
¥esˇl
,
°¨tup
,
shtim
;

1393 
¥esˇl
 = 
mck_˛ock
/(2*
adc_˛ock
) - 1;

1394 
°¨tup
 = 
adc_˛ock
*
°¨tup_time
/8 - 1;

1395 
shtim
 = 
adc_˛ock
*
ßm∂e_™d_hﬁd_time
/1000 - 1;

1398 
pADC
->
ADC_MR
 = ( (
¥esˇl
<<8Ë& 
AT91C_ADC_PRESCAL
Ë| ( (
°¨tup
<<16Ë& 
AT91C_ADC_STARTUP
Ë| ( (
shtim
<<24Ë& 
AT91C_ADC_SHTIM
);

1399 
	}
}

1405 
__ölöe
 
	$AT91F_ADC_E«bÀCh™√l
 (

1406 
AT91PS_ADC
 
pADC
,

1407 
ch™√l
)

1410 
pADC
->
ADC_CHER
 = 
ch™√l
;

1411 
	}
}

1417 
__ölöe
 
	$AT91F_ADC_DißbÀCh™√l
 (

1418 
AT91PS_ADC
 
pADC
,

1419 
ch™√l
)

1422 
pADC
->
ADC_CHDR
 = 
ch™√l
;

1423 
	}
}

1429 
__ölöe
 
	$AT91F_ADC_GëCh™√lSètus
 (

1430 
AT91PS_ADC
 
pADC


1433  
pADC
->
ADC_CHSR
;

1434 
	}
}

1440 
__ölöe
 
	$AT91F_ADC_SèπC⁄vîsi⁄
 (

1441 
AT91PS_ADC
 
pADC


1444 
pADC
->
ADC_CR
 = 
AT91C_ADC_START
;

1445 
	}
}

1451 
__ölöe
 
	$AT91F_ADC_So·Re£t
 (

1452 
AT91PS_ADC
 
pADC


1455 
pADC
->
ADC_CR
 = 
AT91C_ADC_SWRST
;

1456 
	}
}

1462 
__ölöe
 
	$AT91F_ADC_GëLa°C⁄vîãdD©a
 (

1463 
AT91PS_ADC
 
pADC


1466  
pADC
->
ADC_LCDR
;

1467 
	}
}

1473 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH0
 (

1474 
AT91PS_ADC
 
pADC


1477  
pADC
->
ADC_CDR0
;

1478 
	}
}

1484 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH1
 (

1485 
AT91PS_ADC
 
pADC


1488  
pADC
->
ADC_CDR1
;

1489 
	}
}

1495 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH2
 (

1496 
AT91PS_ADC
 
pADC


1499  
pADC
->
ADC_CDR2
;

1500 
	}
}

1506 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH3
 (

1507 
AT91PS_ADC
 
pADC


1510  
pADC
->
ADC_CDR3
;

1511 
	}
}

1517 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH4
 (

1518 
AT91PS_ADC
 
pADC


1521  
pADC
->
ADC_CDR4
;

1522 
	}
}

1528 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH5
 (

1529 
AT91PS_ADC
 
pADC


1532  
pADC
->
ADC_CDR5
;

1533 
	}
}

1539 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH6
 (

1540 
AT91PS_ADC
 
pADC


1543  
pADC
->
ADC_CDR6
;

1544 
	}
}

1550 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH7
 (

1551 
AT91PS_ADC
 
pADC


1554  
pADC
->
ADC_CDR7
;

1555 
	}
}

1564 
__ölöe
 
	$AT91F_PIO_CfgPîùh
(

1565 
AT91PS_PIO
 
pPio
,

1566 
≥rùhAE«bÀ
,

1567 
≥rùhBE«bÀ
)

1570 
pPio
->
PIO_ASR
 = 
≥rùhAE«bÀ
;

1571 
pPio
->
PIO_BSR
 = 
≥rùhBE«bÀ
;

1572 
pPio
->
PIO_PDR
 = (
≥rùhAE«bÀ
 | 
≥rùhBE«bÀ
);

1573 
	}
}

1579 
__ölöe
 
	$AT91F_PIO_CfgOuçut
(

1580 
AT91PS_PIO
 
pPio
,

1581 
pioE«bÀ
)

1583 
pPio
->
PIO_PER
 = 
pioE«bÀ
;

1584 
pPio
->
PIO_OER
 = 
pioE«bÀ
;

1585 
	}
}

1591 
__ölöe
 
	$AT91F_PIO_CfgI≈ut
(

1592 
AT91PS_PIO
 
pPio
,

1593 
öputE«bÀ
)

1596 
pPio
->
PIO_ODR
 = 
öputE«bÀ
;

1597 
pPio
->
PIO_PER
 = 
öputE«bÀ
;

1598 
	}
}

1604 
__ölöe
 
	$AT91F_PIO_CfgO≥ndøö
(

1605 
AT91PS_PIO
 
pPio
,

1606 
mu…iDrvE«bÀ
)

1609 
pPio
->
PIO_MDDR
 = ~
mu…iDrvE«bÀ
;

1610 
pPio
->
PIO_MDER
 = 
mu…iDrvE«bÀ
;

1611 
	}
}

1617 
__ölöe
 
	$AT91F_PIO_CfgPuŒup
(

1618 
AT91PS_PIO
 
pPio
,

1619 
puŒupE«bÀ
)

1622 
pPio
->
PIO_PPUDR
 = ~
puŒupE«bÀ
;

1623 
pPio
->
PIO_PPUER
 = 
puŒupE«bÀ
;

1624 
	}
}

1630 
__ölöe
 
	$AT91F_PIO_CfgDúe˘Drive
(

1631 
AT91PS_PIO
 
pPio
,

1632 
dúe˘Drive
)

1636 
pPio
->
PIO_OWDR
 = ~
dúe˘Drive
;

1637 
pPio
->
PIO_OWER
 = 
dúe˘Drive
;

1638 
	}
}

1644 
__ölöe
 
	$AT91F_PIO_CfgI≈utFûãr
(

1645 
AT91PS_PIO
 
pPio
,

1646 
öputFûãr
)

1650 
pPio
->
PIO_IFDR
 = ~
öputFûãr
;

1651 
pPio
->
PIO_IFER
 = 
öputFûãr
;

1652 
	}
}

1658 
__ölöe
 
	$AT91F_PIO_GëI≈ut
(

1659 
AT91PS_PIO
 
pPio
)

1661  
pPio
->
PIO_PDSR
;

1662 
	}
}

1668 
__ölöe
 
	$AT91F_PIO_IsI≈utSë
(

1669 
AT91PS_PIO
 
pPio
,

1670 
Êag
)

1672  (
	`AT91F_PIO_GëI≈ut
(
pPio
Ë& 
Êag
);

1673 
	}
}

1680 
__ölöe
 
	$AT91F_PIO_SëOuçut
(

1681 
AT91PS_PIO
 
pPio
,

1682 
Êag
)

1684 
pPio
->
PIO_SODR
 = 
Êag
;

1685 
	}
}

1691 
__ölöe
 
	$AT91F_PIO_CÀ¨Ouçut
(

1692 
AT91PS_PIO
 
pPio
,

1693 
Êag
)

1695 
pPio
->
PIO_CODR
 = 
Êag
;

1696 
	}
}

1702 
__ölöe
 
	$AT91F_PIO_F‹˚Ouçut
(

1703 
AT91PS_PIO
 
pPio
,

1704 
Êag
)

1706 
pPio
->
PIO_ODSR
 = 
Êag
;

1707 
	}
}

1713 
__ölöe
 
	$AT91F_PIO_E«bÀ
(

1714 
AT91PS_PIO
 
pPio
,

1715 
Êag
)

1717 
pPio
->
PIO_PER
 = 
Êag
;

1718 
	}
}

1724 
__ölöe
 
	$AT91F_PIO_DißbÀ
(

1725 
AT91PS_PIO
 
pPio
,

1726 
Êag
)

1728 
pPio
->
PIO_PDR
 = 
Êag
;

1729 
	}
}

1735 
__ölöe
 
	$AT91F_PIO_GëSètus
(

1736 
AT91PS_PIO
 
pPio
)

1738  
pPio
->
PIO_PSR
;

1739 
	}
}

1745 
__ölöe
 
	$AT91F_PIO_IsSë
(

1746 
AT91PS_PIO
 
pPio
,

1747 
Êag
)

1749  (
	`AT91F_PIO_GëSètus
(
pPio
Ë& 
Êag
);

1750 
	}
}

1756 
__ölöe
 
	$AT91F_PIO_OuçutE«bÀ
(

1757 
AT91PS_PIO
 
pPio
,

1758 
Êag
)

1760 
pPio
->
PIO_OER
 = 
Êag
;

1761 
	}
}

1767 
__ölöe
 
	$AT91F_PIO_OuçutDißbÀ
(

1768 
AT91PS_PIO
 
pPio
,

1769 
Êag
)

1771 
pPio
->
PIO_ODR
 = 
Êag
;

1772 
	}
}

1778 
__ölöe
 
	$AT91F_PIO_GëOuçutSètus
(

1779 
AT91PS_PIO
 
pPio
)

1781  
pPio
->
PIO_OSR
;

1782 
	}
}

1788 
__ölöe
 
	$AT91F_PIO_IsOuçutSë
(

1789 
AT91PS_PIO
 
pPio
,

1790 
Êag
)

1792  (
	`AT91F_PIO_GëOuçutSètus
(
pPio
Ë& 
Êag
);

1793 
	}
}

1799 
__ölöe
 
	$AT91F_PIO_I≈utFûãrE«bÀ
(

1800 
AT91PS_PIO
 
pPio
,

1801 
Êag
)

1803 
pPio
->
PIO_IFER
 = 
Êag
;

1804 
	}
}

1810 
__ölöe
 
	$AT91F_PIO_I≈utFûãrDißbÀ
(

1811 
AT91PS_PIO
 
pPio
,

1812 
Êag
)

1814 
pPio
->
PIO_IFDR
 = 
Êag
;

1815 
	}
}

1821 
__ölöe
 
	$AT91F_PIO_GëI≈utFûãrSètus
(

1822 
AT91PS_PIO
 
pPio
)

1824  
pPio
->
PIO_IFSR
;

1825 
	}
}

1831 
__ölöe
 
	$AT91F_PIO_IsI≈utFûãrSë
(

1832 
AT91PS_PIO
 
pPio
,

1833 
Êag
)

1835  (
	`AT91F_PIO_GëI≈utFûãrSètus
(
pPio
Ë& 
Êag
);

1836 
	}
}

1842 
__ölöe
 
	$AT91F_PIO_GëOuçutD©aSètus
(

1843 
AT91PS_PIO
 
pPio
)

1845  
pPio
->
PIO_ODSR
;

1846 
	}
}

1852 
__ölöe
 
	$AT91F_PIO_I¡îru±E«bÀ
(

1853 
AT91PS_PIO
 
pPio
,

1854 
Êag
)

1856 
pPio
->
PIO_IER
 = 
Êag
;

1857 
	}
}

1863 
__ölöe
 
	$AT91F_PIO_I¡îru±DißbÀ
(

1864 
AT91PS_PIO
 
pPio
,

1865 
Êag
)

1867 
pPio
->
PIO_IDR
 = 
Êag
;

1868 
	}
}

1874 
__ölöe
 
	$AT91F_PIO_GëI¡îru±MaskSètus
(

1875 
AT91PS_PIO
 
pPio
)

1877  
pPio
->
PIO_IMR
;

1878 
	}
}

1884 
__ölöe
 
	$AT91F_PIO_GëI¡îru±Sètus
(

1885 
AT91PS_PIO
 
pPio
)

1887  
pPio
->
PIO_ISR
;

1888 
	}
}

1894 
__ölöe
 
	$AT91F_PIO_IsI¡îru±Masked
(

1895 
AT91PS_PIO
 
pPio
,

1896 
Êag
)

1898  (
	`AT91F_PIO_GëI¡îru±MaskSètus
(
pPio
Ë& 
Êag
);

1899 
	}
}

1905 
__ölöe
 
	$AT91F_PIO_IsI¡îru±Së
(

1906 
AT91PS_PIO
 
pPio
,

1907 
Êag
)

1909  (
	`AT91F_PIO_GëI¡îru±Sètus
(
pPio
Ë& 
Êag
);

1910 
	}
}

1916 
__ölöe
 
	$AT91F_PIO_Mu…iDrivîE«bÀ
(

1917 
AT91PS_PIO
 
pPio
,

1918 
Êag
)

1920 
pPio
->
PIO_MDER
 = 
Êag
;

1921 
	}
}

1927 
__ölöe
 
	$AT91F_PIO_Mu…iDrivîDißbÀ
(

1928 
AT91PS_PIO
 
pPio
,

1929 
Êag
)

1931 
pPio
->
PIO_MDDR
 = 
Êag
;

1932 
	}
}

1938 
__ölöe
 
	$AT91F_PIO_GëMu…iDrivîSètus
(

1939 
AT91PS_PIO
 
pPio
)

1941  
pPio
->
PIO_MDSR
;

1942 
	}
}

1948 
__ölöe
 
	$AT91F_PIO_IsMu…iDrivîSë
(

1949 
AT91PS_PIO
 
pPio
,

1950 
Êag
)

1952  (
	`AT91F_PIO_GëMu…iDrivîSètus
(
pPio
Ë& 
Êag
);

1953 
	}
}

1959 
__ölöe
 
	$AT91F_PIO_A_Regi°îSñe˘i⁄
(

1960 
AT91PS_PIO
 
pPio
,

1961 
Êag
)

1963 
pPio
->
PIO_ASR
 = 
Êag
;

1964 
	}
}

1970 
__ölöe
 
	$AT91F_PIO_B_Regi°îSñe˘i⁄
(

1971 
AT91PS_PIO
 
pPio
,

1972 
Êag
)

1974 
pPio
->
PIO_BSR
 = 
Êag
;

1975 
	}
}

1981 
__ölöe
 
	$AT91F_PIO_Gë_AB_Regi°îSètus
(

1982 
AT91PS_PIO
 
pPio
)

1984  
pPio
->
PIO_ABSR
;

1985 
	}
}

1991 
__ölöe
 
	$AT91F_PIO_IsAB_Regi°îSë
(

1992 
AT91PS_PIO
 
pPio
,

1993 
Êag
)

1995  (
	`AT91F_PIO_Gë_AB_Regi°îSètus
(
pPio
Ë& 
Êag
);

1996 
	}
}

2002 
__ölöe
 
	$AT91F_PIO_OuçutWrôeE«bÀ
(

2003 
AT91PS_PIO
 
pPio
,

2004 
Êag
)

2006 
pPio
->
PIO_OWER
 = 
Êag
;

2007 
	}
}

2013 
__ölöe
 
	$AT91F_PIO_OuçutWrôeDißbÀ
(

2014 
AT91PS_PIO
 
pPio
,

2015 
Êag
)

2017 
pPio
->
PIO_OWDR
 = 
Êag
;

2018 
	}
}

2024 
__ölöe
 
	$AT91F_PIO_GëOuçutWrôeSètus
(

2025 
AT91PS_PIO
 
pPio
)

2027  
pPio
->
PIO_OWSR
;

2028 
	}
}

2034 
__ölöe
 
	$AT91F_PIO_IsOuçutWrôeSë
(

2035 
AT91PS_PIO
 
pPio
,

2036 
Êag
)

2038  (
	`AT91F_PIO_GëOuçutWrôeSètus
(
pPio
Ë& 
Êag
);

2039 
	}
}

2045 
__ölöe
 
	$AT91F_PIO_GëCfgPuŒup
(

2046 
AT91PS_PIO
 
pPio
)

2048  
pPio
->
PIO_PPUSR
;

2049 
	}
}

2055 
__ölöe
 
	$AT91F_PIO_IsOuçutD©aSètusSë
(

2056 
AT91PS_PIO
 
pPio
,

2057 
Êag
)

2059  (
	`AT91F_PIO_GëOuçutD©aSètus
(
pPio
Ë& 
Êag
);

2060 
	}
}

2066 
__ölöe
 
	$AT91F_PIO_IsCfgPuŒupSètusSë
(

2067 
AT91PS_PIO
 
pPio
,

2068 
Êag
)

2070  (~
	`AT91F_PIO_GëCfgPuŒup
(
pPio
Ë& 
Êag
);

2071 
	}
}

2080 
__ölöe
 
	$AT91F_TWI_E«bÀIt
 (

2081 
AT91PS_TWI
 
pTWI
,

2082 
Êag
)

2085 
pTWI
->
TWI_IER
 = 
Êag
;

2086 
	}
}

2092 
__ölöe
 
	$AT91F_TWI_DißbÀIt
 (

2093 
AT91PS_TWI
 
pTWI
,

2094 
Êag
)

2097 
pTWI
->
TWI_IDR
 = 
Êag
;

2098 
	}
}

2104 
__ölöe
 
	$AT91F_TWI_C⁄figuª
 ( 
AT91PS_TWI
 
pTWI
 )

2107 
pTWI
->
TWI_IDR
 = () -1;

2110 
pTWI
->
TWI_CR
 = 
AT91C_TWI_SWRST
;

2113 
pTWI
->
TWI_CR
 = 
AT91C_TWI_MSEN
 | 
AT91C_TWI_SVDIS
;

2115 
	}
}

2121 
__ölöe
 
	$AT91F_TWI_GëI¡îru±MaskSètus
(

2122 
AT91PS_TWI
 
pTwi
)

2124  
pTwi
->
TWI_IMR
;

2125 
	}
}

2131 
__ölöe
 
	$AT91F_TWI_IsI¡îru±Masked
(

2132 
AT91PS_TWI
 
pTwi
,

2133 
Êag
)

2135  (
	`AT91F_TWI_GëI¡îru±MaskSètus
(
pTwi
Ë& 
Êag
);

2136 
	}
}

2145 
	#AT91C_US_ASYNC_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

2146 
AT91C_US_NBSTOP_1_BIT
 + \

2147 
AT91C_US_PAR_NONE
 + \

2148 
AT91C_US_CHRL_8_BITS
 + \

2149 
AT91C_US_CLKS_CLOCK
 )

	)

2152 
	#AT91C_US_ASYNC_SCK_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

2153 
AT91C_US_NBSTOP_1_BIT
 + \

2154 
AT91C_US_PAR_NONE
 + \

2155 
AT91C_US_CHRL_8_BITS
 + \

2156 
AT91C_US_CLKS_EXT
 )

	)

2159 
	#AT91C_US_SYNC_MODE
 ( 
AT91C_US_SYNC
 + \

2160 
AT91C_US_USMODE_NORMAL
 + \

2161 
AT91C_US_NBSTOP_1_BIT
 + \

2162 
AT91C_US_PAR_NONE
 + \

2163 
AT91C_US_CHRL_8_BITS
 + \

2164 
AT91C_US_CLKS_CLOCK
 )

	)

2167 
	#AT91C_US_SCK_USED
 (
AT91C_US_CKLO
 | 
AT91C_US_CLKS_EXT
)

	)

2170 
	#AT91C_US_ISO_READER_MODE
 ( 
AT91C_US_USMODE_ISO7816_0
 + \

2171 
AT91C_US_CLKS_CLOCK
 +\

2172 
AT91C_US_NBSTOP_1_BIT
 + \

2173 
AT91C_US_PAR_EVEN
 + \

2174 
AT91C_US_CHRL_8_BITS
 + \

2175 
AT91C_US_CKLO
 +\

2176 
AT91C_US_OVER
)

	)

2179 
	#AT91C_US_ASYNC_IRDA_MODE
 ( 
AT91C_US_USMODE_IRDA
 + \

2180 
AT91C_US_NBSTOP_1_BIT
 + \

2181 
AT91C_US_PAR_NONE
 + \

2182 
AT91C_US_CHRL_8_BITS
 + \

2183 
AT91C_US_CLKS_CLOCK
 )

	)

2189 
__ölöe
 
	$AT91F_US_Baudøã
 (

2190 c⁄° 
maö_˛ock
,

2191 c⁄° 
baud_øã
)

2193 
baud_vÆue
 = ((
maö_˛ock
*10)/(
baud_øã
 * 16));

2194 i‡((
baud_vÆue
 % 10) >= 5)

2195 
baud_vÆue
 = (baud_value / 10) + 1;

2197 
baud_vÆue
 /= 10;

2198  
baud_vÆue
;

2199 
	}
}

2205 
__ölöe
 
	$AT91F_US_SëBaudøã
 (

2206 
AT91PS_USART
 
pUSART
,

2207 
maöClock
,

2208 
•ìd
)

2211 
pUSART
->
US_BRGR
 = 
	`AT91F_US_Baudøã
(
maöClock
, 
•ìd
);

2212 
	}
}

2218 
__ölöe
 
	$AT91F_US_SëTimegu¨d
 (

2219 
AT91PS_USART
 
pUSART
,

2220 
timegu¨d
)

2223 
pUSART
->
US_TTGR
 = 
timegu¨d
 ;

2224 
	}
}

2230 
__ölöe
 
	$AT91F_US_E«bÀIt
 (

2231 
AT91PS_USART
 
pUSART
,

2232 
Êag
)

2235 
pUSART
->
US_IER
 = 
Êag
;

2236 
	}
}

2242 
__ölöe
 
	$AT91F_US_DißbÀIt
 (

2243 
AT91PS_USART
 
pUSART
,

2244 
Êag
)

2247 
pUSART
->
US_IDR
 = 
Êag
;

2248 
	}
}

2254 
__ölöe
 
	$AT91F_US_C⁄figuª
 (

2255 
AT91PS_USART
 
pUSART
,

2256 
maöClock
,

2257 
mode
 ,

2258 
baudR©e
 ,

2259 
timegu¨d
 )

2262 
pUSART
->
US_IDR
 = () -1;

2265 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RXDIS
 | 
AT91C_US_TXDIS
 ;

2268 
	`AT91F_US_SëBaudøã
(
pUSART
, 
maöClock
, 
baudR©e
);

2271 
	`AT91F_US_SëTimegu¨d
(
pUSART
, 
timegu¨d
);

2274 
	`AT91F_PDC_O≥n
((
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
));

2277 
pUSART
->
US_MR
 = 
mode
 ;

2279 
	}
}

2285 
__ölöe
 
	$AT91F_US_E«bÀRx
 (

2286 
AT91PS_USART
 
pUSART
)

2289 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2290 
	}
}

2296 
__ölöe
 
	$AT91F_US_E«bÀTx
 (

2297 
AT91PS_USART
 
pUSART
)

2300 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2301 
	}
}

2307 
__ölöe
 
	$AT91F_US_Re£tRx
 (

2308 
AT91PS_USART
 
pUSART
)

2311 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
;

2313 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2314 
	}
}

2320 
__ölöe
 
	$AT91F_US_Re£tTx
 (

2321 
AT91PS_USART
 
pUSART
)

2324 
pUSART
->
US_CR
 = 
AT91C_US_RSTTX
;

2326 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2327 
	}
}

2333 
__ölöe
 
	$AT91F_US_DißbÀRx
 (

2334 
AT91PS_USART
 
pUSART
)

2337 
pUSART
->
US_CR
 = 
AT91C_US_RXDIS
;

2338 
	}
}

2344 
__ölöe
 
	$AT91F_US_DißbÀTx
 (

2345 
AT91PS_USART
 
pUSART
)

2348 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
;

2349 
	}
}

2355 
__ölöe
 
	$AT91F_US_Clo£
 (

2356 
AT91PS_USART
 
pUSART
)

2359 
pUSART
->
US_BRGR
 = 0 ;

2362 
pUSART
->
US_MR
 = 0 ;

2365 
pUSART
->
US_TTGR
 = 0;

2368 
pUSART
->
US_IDR
 = 0xFFFFFFFF ;

2371 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
));

2374 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
 | 
AT91C_US_RXDIS
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RSTRX
 ;

2375 
	}
}

2381 
__ölöe
 
	$AT91F_US_TxRódy
 (

2382 
AT91PS_USART
 
pUSART
 )

2384  (
pUSART
->
US_CSR
 & 
AT91C_US_TXRDY
);

2385 
	}
}

2391 
__ölöe
 
	$AT91F_US_RxRódy
 (

2392 
AT91PS_USART
 
pUSART
 )

2394  (
pUSART
->
US_CSR
 & 
AT91C_US_RXRDY
);

2395 
	}
}

2401 
__ölöe
 
	$AT91F_US_Eº‹
 (

2402 
AT91PS_USART
 
pUSART
 )

2404  (
pUSART
->
US_CSR
 &

2405 (
AT91C_US_OVRE
 |

2406 
AT91C_US_FRAME
 |

2407 
AT91C_US_PARE
));

2408 
	}
}

2414 
__ölöe
 
	$AT91F_US_PutCh¨
 (

2415 
AT91PS_USART
 
pUSART
,

2416 
ch¨a˘î
 )

2418 
pUSART
->
US_THR
 = (
ch¨a˘î
 & 0x1FF);

2419 
	}
}

2425 
__ölöe
 
	$AT91F_US_GëCh¨
 (

2426 c⁄° 
AT91PS_USART
 
pUSART
)

2428 ((
pUSART
->
US_RHR
) & 0x1FF);

2429 
	}
}

2435 
__ölöe
 
	$AT91F_US_SídFøme
(

2436 
AT91PS_USART
 
pUSART
,

2437 *
pBuf„r
,

2438 
szBuf„r
,

2439 *
pNextBuf„r
,

2440 
szNextBuf„r
 )

2442  
	`AT91F_PDC_SídFøme
(

2443 (
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
),

2444 
pBuf„r
,

2445 
szBuf„r
,

2446 
pNextBuf„r
,

2447 
szNextBuf„r
);

2448 
	}
}

2454 
__ölöe
 
	$AT91F_US_Re˚iveFøme
 (

2455 
AT91PS_USART
 
pUSART
,

2456 *
pBuf„r
,

2457 
szBuf„r
,

2458 *
pNextBuf„r
,

2459 
szNextBuf„r
 )

2461  
	`AT91F_PDC_Re˚iveFøme
(

2462 (
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
),

2463 
pBuf„r
,

2464 
szBuf„r
,

2465 
pNextBuf„r
,

2466 
szNextBuf„r
);

2467 
	}
}

2473 
__ölöe
 
	$AT91F_US_SëIrdaFûãr
 (

2474 
AT91PS_USART
 
pUSART
,

2475 
vÆue


2478 
pUSART
->
US_IF
 = 
vÆue
;

2479 
	}
}

2488 
__ölöe
 
	$AT91F_UDP_E«bÀIt
 (

2489 
AT91PS_UDP
 
pUDP
,

2490 
Êag
)

2493 
pUDP
->
UDP_IER
 = 
Êag
;

2494 
	}
}

2500 
__ölöe
 
	$AT91F_UDP_DißbÀIt
 (

2501 
AT91PS_UDP
 
pUDP
,

2502 
Êag
)

2505 
pUDP
->
UDP_IDR
 = 
Êag
;

2506 
	}
}

2512 
__ölöe
 
	$AT91F_UDP_SëAddªss
 (

2513 
AT91PS_UDP
 
pUDP
,

2514 
addªss
)

2516 
pUDP
->
UDP_FADDR
 = (
AT91C_UDP_FEN
 | 
addªss
);

2517 
	}
}

2523 
__ölöe
 
	$AT91F_UDP_E«bÀEp
 (

2524 
AT91PS_UDP
 
pUDP
,

2525 
Êag
)

2527 
pUDP
->
UDP_GLBSTATE
 |
Êag
;

2528 
	}
}

2534 
__ölöe
 
	$AT91F_UDP_DißbÀEp
 (

2535 
AT91PS_UDP
 
pUDP
,

2536 
Êag
)

2538 
pUDP
->
UDP_GLBSTATE
 &~(
Êag
);

2539 
	}
}

2545 
__ölöe
 
	$AT91F_UDP_SëSèã
 (

2546 
AT91PS_UDP
 
pUDP
,

2547 
Êag
)

2549 
pUDP
->
UDP_GLBSTATE
 &~(
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
);

2550 
pUDP
->
UDP_GLBSTATE
 |
Êag
;

2551 
	}
}

2557 
__ölöe
 
	$AT91F_UDP_GëSèã
 (

2558 
AT91PS_UDP
 
pUDP
)

2560  (
pUDP
->
UDP_GLBSTATE
 & (
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
));

2561 
	}
}

2567 
__ölöe
 
	$AT91F_UDP_Re£tEp
 (

2568 
AT91PS_UDP
 
pUDP
,

2569 
Êag
)

2571 
pUDP
->
UDP_RSTEP
 = 
Êag
;

2572 
	}
}

2578 
__ölöe
 
	$AT91F_UDP_EpSèŒ
(

2579 
AT91PS_UDP
 
pUDP
,

2580 
ídpoöt
)

2582 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_FORCESTALL
;

2583 
	}
}

2589 
__ölöe
 
	$AT91F_UDP_EpWrôe
(

2590 
AT91PS_UDP
 
pUDP
,

2591 
ídpoöt
,

2592 
vÆue
)

2594 
pUDP
->
UDP_FDR
[
ídpoöt
] = 
vÆue
;

2595 
	}
}

2601 
__ölöe
 
	$AT91F_UDP_EpRód
(

2602 
AT91PS_UDP
 
pUDP
,

2603 
ídpoöt
)

2605  
pUDP
->
UDP_FDR
[
ídpoöt
];

2606 
	}
}

2612 
__ölöe
 
	$AT91F_UDP_EpEndOfWr
(

2613 
AT91PS_UDP
 
pUDP
,

2614 
ídpoöt
)

2616 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_TXPKTRDY
;

2617 
	}
}

2623 
__ölöe
 
	$AT91F_UDP_EpCÀ¨
(

2624 
AT91PS_UDP
 
pUDP
,

2625 
ídpoöt
,

2626 
Êag
)

2628 
pUDP
->
UDP_CSR
[
ídpoöt
] &~(
Êag
);

2629 
	}
}

2635 
__ölöe
 
	$AT91F_UDP_EpSë
(

2636 
AT91PS_UDP
 
pUDP
,

2637 
ídpoöt
,

2638 
Êag
)

2640 
pUDP
->
UDP_CSR
[
ídpoöt
] |
Êag
;

2641 
	}
}

2647 
__ölöe
 
	$AT91F_UDP_EpSètus
(

2648 
AT91PS_UDP
 
pUDP
,

2649 
ídpoöt
)

2651  
pUDP
->
UDP_CSR
[
ídpoöt
];

2652 
	}
}

2658 
__ölöe
 
	$AT91F_UDP_GëI¡îru±MaskSètus
(

2659 
AT91PS_UDP
 
pUdp
)

2661  
pUdp
->
UDP_IMR
;

2662 
	}
}

2668 
__ölöe
 
	$AT91F_UDP_IsI¡îru±Masked
(

2669 
AT91PS_UDP
 
pUdp
,

2670 
Êag
)

2672  (
	`AT91F_UDP_GëI¡îru±MaskSètus
(
pUdp
Ë& 
Êag
);

2673 
	}
}

2678 
	#AT91C_AIC_BRANCH_OPCODE
 (((*) ()) 0xE51FFF20)

2679 

	)

2684 
__ölöe
 
AT91F_AIC_C⁄figuªIt
 (

2685 
AT91PS_AIC
 
pAic
,

2686 
úq_id
,

2687 
¥i‹ôy
,

2688 
§c_ty≥
,

2689 (*
√wH™dÀr
) () )

2691 
ﬁdH™dÀr
;

2692 
mask
 ;

2694 
ﬁdH™dÀr
 = 
pAic
->
AIC_SVR
[
úq_id
];

2696 
mask
 = 0x1 << 
úq_id
 ;

2698 
pAic
->
AIC_IDCR
 = 
mask
 ;

2700 
pAic
->
AIC_SVR
[
úq_id
] = (Ë
√wH™dÀr
 ;

2702 
pAic
->
AIC_SMR
[
úq_id
] = 
§c_ty≥
 | 
¥i‹ôy
 ;

2704 
pAic
->
AIC_ICCR
 = 
mask
 ;

2706  
ﬁdH™dÀr
;

2707 
	}
}

2713 
__ölöe
 
	$AT91F_AIC_E«bÀIt
 (

2714 
AT91PS_AIC
 
pAic
,

2715 
úq_id
 )

2718 
pAic
->
AIC_IECR
 = 0x1 << 
úq_id
 ;

2719 
	}
}

2725 
__ölöe
 
	$AT91F_AIC_DißbÀIt
 (

2726 
AT91PS_AIC
 
pAic
,

2727 
úq_id
 )

2729 
mask
 = 0x1 << 
úq_id
;

2731 
pAic
->
AIC_IDCR
 = 
mask
 ;

2733 
pAic
->
AIC_ICCR
 = 
mask
 ;

2734 
	}
}

2740 
__ölöe
 
	$AT91F_AIC_CÀ¨It
 (

2741 
AT91PS_AIC
 
pAic
,

2742 
úq_id
)

2745 
pAic
->
AIC_ICCR
 = (0x1 << 
úq_id
);

2746 
	}
}

2752 
__ölöe
 
	$AT91F_AIC_AcknowÀdgeIt
 (

2753 
AT91PS_AIC
 
pAic
)

2755 
pAic
->
AIC_EOICR
 =ÖAic->AIC_EOICR;

2756 
	}
}

2762 
__ölöe
 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
 (

2763 *
pVe˘‹
,

2764 (*
H™dÀr
) () )

2766 
ﬁdVe˘‹
 = *
pVe˘‹
;

2768 i‡((Ë
H™dÀr
 =(Ë
AT91C_AIC_BRANCH_OPCODE
)

2769 *
pVe˘‹
 = (Ë
AT91C_AIC_BRANCH_OPCODE
;

2771 *
pVe˘‹
 = (((((Ë
H™dÀr
) - (()ÖVector) - 0x8) >> 2) & 0x00FFFFFF) | 0xEA000000;

2773  
ﬁdVe˘‹
;

2774 
	}
}

2780 
__ölöe
 
	$AT91F_AIC_Trig
 (

2781 
AT91PS_AIC
 
pAic
,

2782 
úq_id
)

2784 
pAic
->
AIC_ISCR
 = (0x1 << 
úq_id
) ;

2785 
	}
}

2791 
__ölöe
 
	$AT91F_AIC_IsA˘ive
 (

2792 
AT91PS_AIC
 
pAic
,

2793 
úq_id
)

2795  (
pAic
->
AIC_ISR
 & (0x1 << 
úq_id
));

2796 
	}
}

2802 
__ölöe
 
	$AT91F_AIC_IsPídög
 (

2803 
AT91PS_AIC
 
pAic
,

2804 
úq_id
)

2806  (
pAic
->
AIC_IPR
 & (0x1 << 
úq_id
));

2807 
	}
}

2813 
__ölöe
 
AT91F_AIC_O≥n
(

2814 
AT91PS_AIC
 
pAic
,

2815 (*
IrqH™dÀr
) (),

2816 (*
FiqH™dÀr
) (),

2817 (*
DeÁu…H™dÀr
) (),

2818 (*
SpuriousH™dÀr
) (),

2819 
¥Ÿe˘Mode
)

2821 
	gi
;

2824 
	gi
 = 0; i < 32; ++i) {

2825 
AT91F_AIC_DißbÀIt
(
pAic
, 
i
);

2826 
AT91F_AIC_C⁄figuªIt
(
pAic
, 
i
, 
AT91C_AIC_PRIOR_LOWEST
, 
AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE
, 
DeÁu…H™dÀr
);

2830 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
((*Ë0x18, 
IrqH™dÀr
);

2832 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
((*Ë0x1C, 
FiqH™dÀr
);

2834 
	gpAic
->
	gAIC_SPU
 = (Ë
SpuriousH™dÀr
;

2835 
	gpAic
->
	gAIC_DCR
 = 
¥Ÿe˘Mode
;

2841 
__ölöe
 
	$AT91F_MC_CfgPMC
 ()

2843 
	`AT91F_PMC_E«bÀPîùhClock
(

2844 
AT91C_BASE_PMC
,

2845 ((Ë1 << 
AT91C_ID_SYS
));

2846 
	}
}

2852 
__ölöe
 
	$AT91F_DBGU_CfgPMC
 ()

2854 
	`AT91F_PMC_E«bÀPîùhClock
(

2855 
AT91C_BASE_PMC
,

2856 ((Ë1 << 
AT91C_ID_SYS
));

2857 
	}
}

2863 
__ölöe
 
	$AT91F_DBGU_CfgPIO
 ()

2866 
	`AT91F_PIO_CfgPîùh
(

2867 
AT91C_BASE_PIOA
,

2868 ((Ë
AT91C_PA10_DTXD
 ) |

2869 ((Ë
AT91C_PA9_DRXD
 ),

2871 
	}
}

2877 
__ölöe
 
	$AT91F_PWMC_CH3_CfgPIO
 ()

2880 
	`AT91F_PIO_CfgPîùh
(

2881 
AT91C_BASE_PIOA
,

2883 ((Ë
AT91C_PA14_PWM3
 ) |

2884 ((Ë
AT91C_PA7_PWM3
 ));

2885 
	}
}

2891 
__ölöe
 
	$AT91F_PWMC_CH2_CfgPIO
 ()

2894 
	`AT91F_PIO_CfgPîùh
(

2895 
AT91C_BASE_PIOA
,

2896 ((Ë
AT91C_PA2_PWM2
 ),

2897 ((Ë
AT91C_PA25_PWM2
 ) |

2898 ((Ë
AT91C_PA13_PWM2
 ));

2899 
	}
}

2905 
__ölöe
 
	$AT91F_PWMC_CH1_CfgPIO
 ()

2908 
	`AT91F_PIO_CfgPîùh
(

2909 
AT91C_BASE_PIOA
,

2910 ((Ë
AT91C_PA1_PWM1
 ),

2911 ((Ë
AT91C_PA24_PWM1
 ) |

2912 ((Ë
AT91C_PA12_PWM1
 ));

2913 
	}
}

2919 
__ölöe
 
	$AT91F_PWMC_CH0_CfgPIO
 ()

2922 
	`AT91F_PIO_CfgPîùh
(

2923 
AT91C_BASE_PIOA
,

2924 ((Ë
AT91C_PA0_PWM0
 ),

2925 ((Ë
AT91C_PA23_PWM0
 ) |

2926 ((Ë
AT91C_PA11_PWM0
 ));

2927 
	}
}

2933 
__ölöe
 
	$AT91F_SSC_CfgPMC
 ()

2935 
	`AT91F_PMC_E«bÀPîùhClock
(

2936 
AT91C_BASE_PMC
,

2937 ((Ë1 << 
AT91C_ID_SSC
));

2938 
	}
}

2944 
__ölöe
 
	$AT91F_SSC_CfgPIO
 ()

2947 
	`AT91F_PIO_CfgPîùh
(

2948 
AT91C_BASE_PIOA
,

2949 ((Ë
AT91C_PA17_TD
 ) |

2950 ((Ë
AT91C_PA15_TF
 ) |

2951 ((Ë
AT91C_PA19_RK
 ) |

2952 ((Ë
AT91C_PA18_RD
 ) |

2953 ((Ë
AT91C_PA20_RF
 ) |

2954 ((Ë
AT91C_PA16_TK
 ),

2956 
	}
}

2962 
__ölöe
 
	$AT91F_SPI_CfgPMC
 ()

2964 
	`AT91F_PMC_E«bÀPîùhClock
(

2965 
AT91C_BASE_PMC
,

2966 ((Ë1 << 
AT91C_ID_SPI
));

2967 
	}
}

2973 
__ölöe
 
	$AT91F_SPI_CfgPIO
 ()

2976 
	`AT91F_PIO_CfgPîùh
(

2977 
AT91C_BASE_PIOA
,

2978 ((Ë
AT91C_PA11_NPCS0
 ) |

2979 ((Ë
AT91C_PA13_MOSI
 ) |

2980 ((Ë
AT91C_PA31_NPCS1
 ) |

2981 ((Ë
AT91C_PA12_MISO
 ) |

2982 ((Ë
AT91C_PA14_SPCK
 ),

2983 ((Ë
AT91C_PA9_NPCS1
 ) |

2984 ((Ë
AT91C_PA30_NPCS2
 ) |

2985 ((Ë
AT91C_PA10_NPCS2
 ) |

2986 ((Ë
AT91C_PA22_NPCS3
 ) |

2987 ((Ë
AT91C_PA3_NPCS3
 ) |

2988 ((Ë
AT91C_PA5_NPCS3
 ));

2989 
	}
}

2995 
__ölöe
 
	$AT91F_PWMC_CfgPMC
 ()

2997 
	`AT91F_PMC_E«bÀPîùhClock
(

2998 
AT91C_BASE_PMC
,

2999 ((Ë1 << 
AT91C_ID_PWMC
));

3000 
	}
}

3006 
__ölöe
 
	$AT91F_TC2_CfgPMC
 ()

3008 
	`AT91F_PMC_E«bÀPîùhClock
(

3009 
AT91C_BASE_PMC
,

3010 ((Ë1 << 
AT91C_ID_TC2
));

3011 
	}
}

3017 
__ölöe
 
	$AT91F_TC2_CfgPIO
 ()

3020 
	`AT91F_PIO_CfgPîùh
(

3021 
AT91C_BASE_PIOA
,

3023 ((Ë
AT91C_PA26_TIOA2
 ) |

3024 ((Ë
AT91C_PA27_TIOB2
 ) |

3025 ((Ë
AT91C_PA29_TCLK2
 ));

3026 
	}
}

3032 
__ölöe
 
	$AT91F_TC1_CfgPMC
 ()

3034 
	`AT91F_PMC_E«bÀPîùhClock
(

3035 
AT91C_BASE_PMC
,

3036 ((Ë1 << 
AT91C_ID_TC1
));

3037 
	}
}

3043 
__ölöe
 
	$AT91F_TC1_CfgPIO
 ()

3046 
	`AT91F_PIO_CfgPîùh
(

3047 
AT91C_BASE_PIOA
,

3049 ((Ë
AT91C_PA15_TIOA1
 ) |

3050 ((Ë
AT91C_PA16_TIOB1
 ) |

3051 ((Ë
AT91C_PA28_TCLK1
 ));

3052 
	}
}

3058 
__ölöe
 
	$AT91F_TC0_CfgPMC
 ()

3060 
	`AT91F_PMC_E«bÀPîùhClock
(

3061 
AT91C_BASE_PMC
,

3062 ((Ë1 << 
AT91C_ID_TC0
));

3063 
	}
}

3069 
__ölöe
 
	$AT91F_TC0_CfgPIO
 ()

3072 
	`AT91F_PIO_CfgPîùh
(

3073 
AT91C_BASE_PIOA
,

3075 ((Ë
AT91C_PA0_TIOA0
 ) |

3076 ((Ë
AT91C_PA1_TIOB0
 ) |

3077 ((Ë
AT91C_PA4_TCLK0
 ));

3078 
	}
}

3084 
__ölöe
 
	$AT91F_PMC_CfgPMC
 ()

3086 
	`AT91F_PMC_E«bÀPîùhClock
(

3087 
AT91C_BASE_PMC
,

3088 ((Ë1 << 
AT91C_ID_SYS
));

3089 
	}
}

3095 
__ölöe
 
	$AT91F_PMC_CfgPIO
 ()

3098 
	`AT91F_PIO_CfgPîùh
(

3099 
AT91C_BASE_PIOA
,

3101 ((Ë
AT91C_PA17_PCK1
 ) |

3102 ((Ë
AT91C_PA21_PCK1
 ) |

3103 ((Ë
AT91C_PA31_PCK2
 ) |

3104 ((Ë
AT91C_PA18_PCK2
 ) |

3105 ((Ë
AT91C_PA6_PCK0
 ));

3106 
	}
}

3112 
__ölöe
 
	$AT91F_ADC_CfgPMC
 ()

3114 
	`AT91F_PMC_E«bÀPîùhClock
(

3115 
AT91C_BASE_PMC
,

3116 ((Ë1 << 
AT91C_ID_ADC
));

3117 
	}
}

3123 
__ölöe
 
	$AT91F_ADC_CfgPIO
 ()

3126 
	`AT91F_PIO_CfgPîùh
(

3127 
AT91C_BASE_PIOA
,

3129 ((Ë
AT91C_PA8_ADTRG
 ));

3130 
	}
}

3136 
__ölöe
 
	$AT91F_PIOA_CfgPMC
 ()

3138 
	`AT91F_PMC_E«bÀPîùhClock
(

3139 
AT91C_BASE_PMC
,

3140 ((Ë1 << 
AT91C_ID_PIOA
));

3141 
	}
}

3147 
__ölöe
 
	$AT91F_TWI_CfgPMC
 ()

3149 
	`AT91F_PMC_E«bÀPîùhClock
(

3150 
AT91C_BASE_PMC
,

3151 ((Ë1 << 
AT91C_ID_TWI
));

3152 
	}
}

3158 
__ölöe
 
	$AT91F_TWI_CfgPIO
 ()

3161 
	`AT91F_PIO_CfgPîùh
(

3162 
AT91C_BASE_PIOA
,

3163 ((Ë
AT91C_PA3_TWD
 ) |

3164 ((Ë
AT91C_PA4_TWCK
 ),

3166 
	}
}

3172 
__ölöe
 
	$AT91F_US1_CfgPMC
 ()

3174 
	`AT91F_PMC_E«bÀPîùhClock
(

3175 
AT91C_BASE_PMC
,

3176 ((Ë1 << 
AT91C_ID_US1
));

3177 
	}
}

3183 
__ölöe
 
	$AT91F_US1_CfgPIO
 ()

3186 
	`AT91F_PIO_CfgPîùh
(

3187 
AT91C_BASE_PIOA
,

3188 ((Ë
AT91C_PA21_RXD1
 ) |

3189 ((Ë
AT91C_PA27_DTR1
 ) |

3190 ((Ë
AT91C_PA26_DCD1
 ) |

3191 ((Ë
AT91C_PA22_TXD1
 ) |

3192 ((Ë
AT91C_PA24_RTS1
 ) |

3193 ((Ë
AT91C_PA23_SCK1
 ) |

3194 ((Ë
AT91C_PA28_DSR1
 ) |

3195 ((Ë
AT91C_PA29_RI1
 ) |

3196 ((Ë
AT91C_PA25_CTS1
 ),

3198 
	}
}

3204 
__ölöe
 
	$AT91F_US0_CfgPMC
 ()

3206 
	`AT91F_PMC_E«bÀPîùhClock
(

3207 
AT91C_BASE_PMC
,

3208 ((Ë1 << 
AT91C_ID_US0
));

3209 
	}
}

3215 
__ölöe
 
	$AT91F_US0_CfgPIO
 ()

3218 
	`AT91F_PIO_CfgPîùh
(

3219 
AT91C_BASE_PIOA
,

3220 ((Ë
AT91C_PA5_RXD0
 ) |

3221 ((Ë
AT91C_PA6_TXD0
 ) |

3222 ((Ë
AT91C_PA7_RTS0
 ) |

3223 ((Ë
AT91C_PA8_CTS0
 ),

3224 ((Ë
AT91C_PA2_SCK0
 ));

3225 
	}
}

3231 
__ölöe
 
	$AT91F_UDP_CfgPMC
 ()

3233 
	`AT91F_PMC_E«bÀPîùhClock
(

3234 
AT91C_BASE_PMC
,

3235 ((Ë1 << 
AT91C_ID_UDP
));

3236 
	}
}

3242 
__ölöe
 
	$AT91F_AIC_CfgPMC
 ()

3244 
	`AT91F_PMC_E«bÀPîùhClock
(

3245 
AT91C_BASE_PMC
,

3246 ((Ë1 << 
AT91C_ID_IRQ0
) |

3247 ((Ë1 << 
AT91C_ID_FIQ
) |

3248 ((Ë1 << 
AT91C_ID_IRQ1
));

3249 
	}
}

3255 
__ölöe
 
	$AT91F_AIC_CfgPIO
 ()

3258 
	`AT91F_PIO_CfgPîùh
(

3259 
AT91C_BASE_PIOA
,

3260 ((Ë
AT91C_PA30_IRQ1
 ),

3261 ((Ë
AT91C_PA20_IRQ0
 ) |

3262 ((Ë
AT91C_PA19_FIQ
 ));

3263 
	}
}

	@Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h

43 #i‚de‡
lib_AT91SAM7X128_H


44 
	#lib_AT91SAM7X128_H


	)

49 
	#AT91C_AIC_BRANCH_OPCODE
 (((*) ()) 0xE51FFF20)

50 

	)

55 
__ölöe
 
AT91F_AIC_C⁄figuªIt
 (

56 
AT91PS_AIC
 
pAic
,

57 
úq_id
,

58 
¥i‹ôy
,

59 
§c_ty≥
,

60 (*
√wH™dÀr
) () )

62 
ﬁdH™dÀr
;

63 
mask
 ;

65 
ﬁdH™dÀr
 = 
pAic
->
AIC_SVR
[
úq_id
];

67 
mask
 = 0x1 << 
úq_id
 ;

69 
pAic
->
AIC_IDCR
 = 
mask
 ;

71 
pAic
->
AIC_SVR
[
úq_id
] = (Ë
√wH™dÀr
 ;

73 
pAic
->
AIC_SMR
[
úq_id
] = 
§c_ty≥
 | 
¥i‹ôy
 ;

75 
pAic
->
AIC_ICCR
 = 
mask
 ;

77  
ﬁdH™dÀr
;

78 
	}
}

84 
__ölöe
 
	$AT91F_AIC_E«bÀIt
 (

85 
AT91PS_AIC
 
pAic
,

86 
úq_id
 )

89 
pAic
->
AIC_IECR
 = 0x1 << 
úq_id
 ;

90 
	}
}

96 
__ölöe
 
	$AT91F_AIC_DißbÀIt
 (

97 
AT91PS_AIC
 
pAic
,

98 
úq_id
 )

100 
mask
 = 0x1 << 
úq_id
;

102 
pAic
->
AIC_IDCR
 = 
mask
 ;

104 
pAic
->
AIC_ICCR
 = 
mask
 ;

105 
	}
}

111 
__ölöe
 
	$AT91F_AIC_CÀ¨It
 (

112 
AT91PS_AIC
 
pAic
,

113 
úq_id
)

116 
pAic
->
AIC_ICCR
 = (0x1 << 
úq_id
);

117 
	}
}

123 
__ölöe
 
	$AT91F_AIC_AcknowÀdgeIt
 (

124 
AT91PS_AIC
 
pAic
)

126 
pAic
->
AIC_EOICR
 =ÖAic->AIC_EOICR;

127 
	}
}

133 
__ölöe
 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
 (

134 *
pVe˘‹
,

135 (*
H™dÀr
) () )

137 
ﬁdVe˘‹
 = *
pVe˘‹
;

139 i‡((Ë
H™dÀr
 =(Ë
AT91C_AIC_BRANCH_OPCODE
)

140 *
pVe˘‹
 = (Ë
AT91C_AIC_BRANCH_OPCODE
;

142 *
pVe˘‹
 = (((((Ë
H™dÀr
) - (()ÖVector) - 0x8) >> 2) & 0x00FFFFFF) | 0xEA000000;

144  
ﬁdVe˘‹
;

145 
	}
}

151 
__ölöe
 
	$AT91F_AIC_Trig
 (

152 
AT91PS_AIC
 
pAic
,

153 
úq_id
)

155 
pAic
->
AIC_ISCR
 = (0x1 << 
úq_id
) ;

156 
	}
}

162 
__ölöe
 
	$AT91F_AIC_IsA˘ive
 (

163 
AT91PS_AIC
 
pAic
,

164 
úq_id
)

166  (
pAic
->
AIC_ISR
 & (0x1 << 
úq_id
));

167 
	}
}

173 
__ölöe
 
	$AT91F_AIC_IsPídög
 (

174 
AT91PS_AIC
 
pAic
,

175 
úq_id
)

177  (
pAic
->
AIC_IPR
 & (0x1 << 
úq_id
));

178 
	}
}

184 
__ölöe
 
AT91F_AIC_O≥n
(

185 
AT91PS_AIC
 
pAic
,

186 (*
IrqH™dÀr
) (),

187 (*
FiqH™dÀr
) (),

188 (*
DeÁu…H™dÀr
) (),

189 (*
SpuriousH™dÀr
) (),

190 
¥Ÿe˘Mode
)

192 
	gi
;

195 
	gi
 = 0; i < 32; ++i) {

196 
AT91F_AIC_DißbÀIt
(
pAic
, 
i
);

197 
AT91F_AIC_C⁄figuªIt
(
pAic
, 
i
, 
AT91C_AIC_PRIOR_LOWEST
, 
AT91C_AIC_SRCTYPE_HIGH_LEVEL
, 
DeÁu…H™dÀr
);

201 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
((*Ë0x18, 
IrqH™dÀr
);

203 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
((*Ë0x1C, 
FiqH™dÀr
);

205 
	gpAic
->
	gAIC_SPU
 = (Ë
SpuriousH™dÀr
;

206 
	gpAic
->
	gAIC_DCR
 = 
¥Ÿe˘Mode
;

215 
__ölöe
 
	$AT91F_PDC_SëNextRx
 (

216 
AT91PS_PDC
 
pPDC
,

217 *
addªss
,

218 
byãs
)

220 
pPDC
->
PDC_RNPR
 = (Ë
addªss
;

221 
pPDC
->
PDC_RNCR
 = 
byãs
;

222 
	}
}

228 
__ölöe
 
	$AT91F_PDC_SëNextTx
 (

229 
AT91PS_PDC
 
pPDC
,

230 *
addªss
,

231 
byãs
)

233 
pPDC
->
PDC_TNPR
 = (Ë
addªss
;

234 
pPDC
->
PDC_TNCR
 = 
byãs
;

235 
	}
}

241 
__ölöe
 
	$AT91F_PDC_SëRx
 (

242 
AT91PS_PDC
 
pPDC
,

243 *
addªss
,

244 
byãs
)

246 
pPDC
->
PDC_RPR
 = (Ë
addªss
;

247 
pPDC
->
PDC_RCR
 = 
byãs
;

248 
	}
}

254 
__ölöe
 
	$AT91F_PDC_SëTx
 (

255 
AT91PS_PDC
 
pPDC
,

256 *
addªss
,

257 
byãs
)

259 
pPDC
->
PDC_TPR
 = (Ë
addªss
;

260 
pPDC
->
PDC_TCR
 = 
byãs
;

261 
	}
}

267 
__ölöe
 
	$AT91F_PDC_E«bÀTx
 (

268 
AT91PS_PDC
 
pPDC
 )

270 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTEN
;

271 
	}
}

277 
__ölöe
 
	$AT91F_PDC_E«bÀRx
 (

278 
AT91PS_PDC
 
pPDC
 )

280 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTEN
;

281 
	}
}

287 
__ölöe
 
	$AT91F_PDC_DißbÀTx
 (

288 
AT91PS_PDC
 
pPDC
 )

290 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTDIS
;

291 
	}
}

297 
__ölöe
 
	$AT91F_PDC_DißbÀRx
 (

298 
AT91PS_PDC
 
pPDC
 )

300 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTDIS
;

301 
	}
}

307 
__ölöe
 
	$AT91F_PDC_IsTxEm±y
 (

308 
AT91PS_PDC
 
pPDC
 )

310  !(
pPDC
->
PDC_TCR
);

311 
	}
}

317 
__ölöe
 
	$AT91F_PDC_IsNextTxEm±y
 (

318 
AT91PS_PDC
 
pPDC
 )

320  !(
pPDC
->
PDC_TNCR
);

321 
	}
}

327 
__ölöe
 
	$AT91F_PDC_IsRxEm±y
 (

328 
AT91PS_PDC
 
pPDC
 )

330  !(
pPDC
->
PDC_RCR
);

331 
	}
}

337 
__ölöe
 
	$AT91F_PDC_IsNextRxEm±y
 (

338 
AT91PS_PDC
 
pPDC
 )

340  !(
pPDC
->
PDC_RNCR
);

341 
	}
}

347 
__ölöe
 
	$AT91F_PDC_O≥n
 (

348 
AT91PS_PDC
 
pPDC
)

351 
	`AT91F_PDC_DißbÀRx
(
pPDC
);

352 
	`AT91F_PDC_DißbÀTx
(
pPDC
);

355 
	`AT91F_PDC_SëNextTx
(
pPDC
, (*) 0, 0);

356 
	`AT91F_PDC_SëNextRx
(
pPDC
, (*) 0, 0);

357 
	`AT91F_PDC_SëTx
(
pPDC
, (*) 0, 0);

358 
	`AT91F_PDC_SëRx
(
pPDC
, (*) 0, 0);

361 
	`AT91F_PDC_E«bÀRx
(
pPDC
);

362 
	`AT91F_PDC_E«bÀTx
(
pPDC
);

363 
	}
}

369 
__ölöe
 
	$AT91F_PDC_Clo£
 (

370 
AT91PS_PDC
 
pPDC
)

373 
	`AT91F_PDC_DißbÀRx
(
pPDC
);

374 
	`AT91F_PDC_DißbÀTx
(
pPDC
);

377 
	`AT91F_PDC_SëNextTx
(
pPDC
, (*) 0, 0);

378 
	`AT91F_PDC_SëNextRx
(
pPDC
, (*) 0, 0);

379 
	`AT91F_PDC_SëTx
(
pPDC
, (*) 0, 0);

380 
	`AT91F_PDC_SëRx
(
pPDC
, (*) 0, 0);

382 
	}
}

388 
__ölöe
 
	$AT91F_PDC_SídFøme
(

389 
AT91PS_PDC
 
pPDC
,

390 *
pBuf„r
,

391 
szBuf„r
,

392 *
pNextBuf„r
,

393 
szNextBuf„r
 )

395 i‡(
	`AT91F_PDC_IsTxEm±y
(
pPDC
)) {

397 
	`AT91F_PDC_SëTx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

398 
	`AT91F_PDC_SëNextTx
(
pPDC
, 
pNextBuf„r
, 
szNextBuf„r
);

401 i‡(
	`AT91F_PDC_IsNextTxEm±y
(
pPDC
)) {

403 
	`AT91F_PDC_SëNextTx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

410 
	}
}

416 
__ölöe
 
	$AT91F_PDC_Re˚iveFøme
 (

417 
AT91PS_PDC
 
pPDC
,

418 *
pBuf„r
,

419 
szBuf„r
,

420 *
pNextBuf„r
,

421 
szNextBuf„r
 )

423 i‡(
	`AT91F_PDC_IsRxEm±y
(
pPDC
)) {

425 
	`AT91F_PDC_SëRx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

426 
	`AT91F_PDC_SëNextRx
(
pPDC
, 
pNextBuf„r
, 
szNextBuf„r
);

429 i‡(
	`AT91F_PDC_IsNextRxEm±y
(
pPDC
)) {

431 
	`AT91F_PDC_SëNextRx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

438 
	}
}

446 
__ölöe
 
	$AT91F_DBGU_I¡îru±E«bÀ
(

447 
AT91PS_DBGU
 
pDbgu
,

448 
Êag
)

450 
pDbgu
->
DBGU_IER
 = 
Êag
;

451 
	}
}

457 
__ölöe
 
	$AT91F_DBGU_I¡îru±DißbÀ
(

458 
AT91PS_DBGU
 
pDbgu
,

459 
Êag
)

461 
pDbgu
->
DBGU_IDR
 = 
Êag
;

462 
	}
}

468 
__ölöe
 
	$AT91F_DBGU_GëI¡îru±MaskSètus
(

469 
AT91PS_DBGU
 
pDbgu
)

471  
pDbgu
->
DBGU_IMR
;

472 
	}
}

478 
__ölöe
 
	$AT91F_DBGU_IsI¡îru±Masked
(

479 
AT91PS_DBGU
 
pDbgu
,

480 
Êag
)

482  (
	`AT91F_DBGU_GëI¡îru±MaskSètus
(
pDbgu
Ë& 
Êag
);

483 
	}
}

492 
__ölöe
 
	$AT91F_PIO_CfgPîùh
(

493 
AT91PS_PIO
 
pPio
,

494 
≥rùhAE«bÀ
,

495 
≥rùhBE«bÀ
)

498 
pPio
->
PIO_ASR
 = 
≥rùhAE«bÀ
;

499 
pPio
->
PIO_BSR
 = 
≥rùhBE«bÀ
;

500 
pPio
->
PIO_PDR
 = (
≥rùhAE«bÀ
 | 
≥rùhBE«bÀ
);

501 
	}
}

507 
__ölöe
 
	$AT91F_PIO_CfgOuçut
(

508 
AT91PS_PIO
 
pPio
,

509 
pioE«bÀ
)

511 
pPio
->
PIO_PER
 = 
pioE«bÀ
;

512 
pPio
->
PIO_OER
 = 
pioE«bÀ
;

513 
	}
}

519 
__ölöe
 
	$AT91F_PIO_CfgI≈ut
(

520 
AT91PS_PIO
 
pPio
,

521 
öputE«bÀ
)

524 
pPio
->
PIO_ODR
 = 
öputE«bÀ
;

525 
pPio
->
PIO_PER
 = 
öputE«bÀ
;

526 
	}
}

532 
__ölöe
 
	$AT91F_PIO_CfgO≥ndøö
(

533 
AT91PS_PIO
 
pPio
,

534 
mu…iDrvE«bÀ
)

537 
pPio
->
PIO_MDDR
 = ~
mu…iDrvE«bÀ
;

538 
pPio
->
PIO_MDER
 = 
mu…iDrvE«bÀ
;

539 
	}
}

545 
__ölöe
 
	$AT91F_PIO_CfgPuŒup
(

546 
AT91PS_PIO
 
pPio
,

547 
puŒupE«bÀ
)

550 
pPio
->
PIO_PPUDR
 = ~
puŒupE«bÀ
;

551 
pPio
->
PIO_PPUER
 = 
puŒupE«bÀ
;

552 
	}
}

558 
__ölöe
 
	$AT91F_PIO_CfgDúe˘Drive
(

559 
AT91PS_PIO
 
pPio
,

560 
dúe˘Drive
)

564 
pPio
->
PIO_OWDR
 = ~
dúe˘Drive
;

565 
pPio
->
PIO_OWER
 = 
dúe˘Drive
;

566 
	}
}

572 
__ölöe
 
	$AT91F_PIO_CfgI≈utFûãr
(

573 
AT91PS_PIO
 
pPio
,

574 
öputFûãr
)

578 
pPio
->
PIO_IFDR
 = ~
öputFûãr
;

579 
pPio
->
PIO_IFER
 = 
öputFûãr
;

580 
	}
}

586 
__ölöe
 
	$AT91F_PIO_GëI≈ut
(

587 
AT91PS_PIO
 
pPio
)

589  
pPio
->
PIO_PDSR
;

590 
	}
}

596 
__ölöe
 
	$AT91F_PIO_IsI≈utSë
(

597 
AT91PS_PIO
 
pPio
,

598 
Êag
)

600  (
	`AT91F_PIO_GëI≈ut
(
pPio
Ë& 
Êag
);

601 
	}
}

608 
__ölöe
 
	$AT91F_PIO_SëOuçut
(

609 
AT91PS_PIO
 
pPio
,

610 
Êag
)

612 
pPio
->
PIO_SODR
 = 
Êag
;

613 
	}
}

619 
__ölöe
 
	$AT91F_PIO_CÀ¨Ouçut
(

620 
AT91PS_PIO
 
pPio
,

621 
Êag
)

623 
pPio
->
PIO_CODR
 = 
Êag
;

624 
	}
}

630 
__ölöe
 
	$AT91F_PIO_F‹˚Ouçut
(

631 
AT91PS_PIO
 
pPio
,

632 
Êag
)

634 
pPio
->
PIO_ODSR
 = 
Êag
;

635 
	}
}

641 
__ölöe
 
	$AT91F_PIO_E«bÀ
(

642 
AT91PS_PIO
 
pPio
,

643 
Êag
)

645 
pPio
->
PIO_PER
 = 
Êag
;

646 
	}
}

652 
__ölöe
 
	$AT91F_PIO_DißbÀ
(

653 
AT91PS_PIO
 
pPio
,

654 
Êag
)

656 
pPio
->
PIO_PDR
 = 
Êag
;

657 
	}
}

663 
__ölöe
 
	$AT91F_PIO_GëSètus
(

664 
AT91PS_PIO
 
pPio
)

666  
pPio
->
PIO_PSR
;

667 
	}
}

673 
__ölöe
 
	$AT91F_PIO_IsSë
(

674 
AT91PS_PIO
 
pPio
,

675 
Êag
)

677  (
	`AT91F_PIO_GëSètus
(
pPio
Ë& 
Êag
);

678 
	}
}

684 
__ölöe
 
	$AT91F_PIO_OuçutE«bÀ
(

685 
AT91PS_PIO
 
pPio
,

686 
Êag
)

688 
pPio
->
PIO_OER
 = 
Êag
;

689 
	}
}

695 
__ölöe
 
	$AT91F_PIO_OuçutDißbÀ
(

696 
AT91PS_PIO
 
pPio
,

697 
Êag
)

699 
pPio
->
PIO_ODR
 = 
Êag
;

700 
	}
}

706 
__ölöe
 
	$AT91F_PIO_GëOuçutSètus
(

707 
AT91PS_PIO
 
pPio
)

709  
pPio
->
PIO_OSR
;

710 
	}
}

716 
__ölöe
 
	$AT91F_PIO_IsOuçutSë
(

717 
AT91PS_PIO
 
pPio
,

718 
Êag
)

720  (
	`AT91F_PIO_GëOuçutSètus
(
pPio
Ë& 
Êag
);

721 
	}
}

727 
__ölöe
 
	$AT91F_PIO_I≈utFûãrE«bÀ
(

728 
AT91PS_PIO
 
pPio
,

729 
Êag
)

731 
pPio
->
PIO_IFER
 = 
Êag
;

732 
	}
}

738 
__ölöe
 
	$AT91F_PIO_I≈utFûãrDißbÀ
(

739 
AT91PS_PIO
 
pPio
,

740 
Êag
)

742 
pPio
->
PIO_IFDR
 = 
Êag
;

743 
	}
}

749 
__ölöe
 
	$AT91F_PIO_GëI≈utFûãrSètus
(

750 
AT91PS_PIO
 
pPio
)

752  
pPio
->
PIO_IFSR
;

753 
	}
}

759 
__ölöe
 
	$AT91F_PIO_IsI≈utFûãrSë
(

760 
AT91PS_PIO
 
pPio
,

761 
Êag
)

763  (
	`AT91F_PIO_GëI≈utFûãrSètus
(
pPio
Ë& 
Êag
);

764 
	}
}

770 
__ölöe
 
	$AT91F_PIO_GëOuçutD©aSètus
(

771 
AT91PS_PIO
 
pPio
)

773  
pPio
->
PIO_ODSR
;

774 
	}
}

780 
__ölöe
 
	$AT91F_PIO_I¡îru±E«bÀ
(

781 
AT91PS_PIO
 
pPio
,

782 
Êag
)

784 
pPio
->
PIO_IER
 = 
Êag
;

785 
	}
}

791 
__ölöe
 
	$AT91F_PIO_I¡îru±DißbÀ
(

792 
AT91PS_PIO
 
pPio
,

793 
Êag
)

795 
pPio
->
PIO_IDR
 = 
Êag
;

796 
	}
}

802 
__ölöe
 
	$AT91F_PIO_GëI¡îru±MaskSètus
(

803 
AT91PS_PIO
 
pPio
)

805  
pPio
->
PIO_IMR
;

806 
	}
}

812 
__ölöe
 
	$AT91F_PIO_GëI¡îru±Sètus
(

813 
AT91PS_PIO
 
pPio
)

815  
pPio
->
PIO_ISR
;

816 
	}
}

822 
__ölöe
 
	$AT91F_PIO_IsI¡îru±Masked
(

823 
AT91PS_PIO
 
pPio
,

824 
Êag
)

826  (
	`AT91F_PIO_GëI¡îru±MaskSètus
(
pPio
Ë& 
Êag
);

827 
	}
}

833 
__ölöe
 
	$AT91F_PIO_IsI¡îru±Së
(

834 
AT91PS_PIO
 
pPio
,

835 
Êag
)

837  (
	`AT91F_PIO_GëI¡îru±Sètus
(
pPio
Ë& 
Êag
);

838 
	}
}

844 
__ölöe
 
	$AT91F_PIO_Mu…iDrivîE«bÀ
(

845 
AT91PS_PIO
 
pPio
,

846 
Êag
)

848 
pPio
->
PIO_MDER
 = 
Êag
;

849 
	}
}

855 
__ölöe
 
	$AT91F_PIO_Mu…iDrivîDißbÀ
(

856 
AT91PS_PIO
 
pPio
,

857 
Êag
)

859 
pPio
->
PIO_MDDR
 = 
Êag
;

860 
	}
}

866 
__ölöe
 
	$AT91F_PIO_GëMu…iDrivîSètus
(

867 
AT91PS_PIO
 
pPio
)

869  
pPio
->
PIO_MDSR
;

870 
	}
}

876 
__ölöe
 
	$AT91F_PIO_IsMu…iDrivîSë
(

877 
AT91PS_PIO
 
pPio
,

878 
Êag
)

880  (
	`AT91F_PIO_GëMu…iDrivîSètus
(
pPio
Ë& 
Êag
);

881 
	}
}

887 
__ölöe
 
	$AT91F_PIO_A_Regi°îSñe˘i⁄
(

888 
AT91PS_PIO
 
pPio
,

889 
Êag
)

891 
pPio
->
PIO_ASR
 = 
Êag
;

892 
	}
}

898 
__ölöe
 
	$AT91F_PIO_B_Regi°îSñe˘i⁄
(

899 
AT91PS_PIO
 
pPio
,

900 
Êag
)

902 
pPio
->
PIO_BSR
 = 
Êag
;

903 
	}
}

909 
__ölöe
 
	$AT91F_PIO_Gë_AB_Regi°îSètus
(

910 
AT91PS_PIO
 
pPio
)

912  
pPio
->
PIO_ABSR
;

913 
	}
}

919 
__ölöe
 
	$AT91F_PIO_IsAB_Regi°îSë
(

920 
AT91PS_PIO
 
pPio
,

921 
Êag
)

923  (
	`AT91F_PIO_Gë_AB_Regi°îSètus
(
pPio
Ë& 
Êag
);

924 
	}
}

930 
__ölöe
 
	$AT91F_PIO_OuçutWrôeE«bÀ
(

931 
AT91PS_PIO
 
pPio
,

932 
Êag
)

934 
pPio
->
PIO_OWER
 = 
Êag
;

935 
	}
}

941 
__ölöe
 
	$AT91F_PIO_OuçutWrôeDißbÀ
(

942 
AT91PS_PIO
 
pPio
,

943 
Êag
)

945 
pPio
->
PIO_OWDR
 = 
Êag
;

946 
	}
}

952 
__ölöe
 
	$AT91F_PIO_GëOuçutWrôeSètus
(

953 
AT91PS_PIO
 
pPio
)

955  
pPio
->
PIO_OWSR
;

956 
	}
}

962 
__ölöe
 
	$AT91F_PIO_IsOuçutWrôeSë
(

963 
AT91PS_PIO
 
pPio
,

964 
Êag
)

966  (
	`AT91F_PIO_GëOuçutWrôeSètus
(
pPio
Ë& 
Êag
);

967 
	}
}

973 
__ölöe
 
	$AT91F_PIO_GëCfgPuŒup
(

974 
AT91PS_PIO
 
pPio
)

976  
pPio
->
PIO_PPUSR
;

977 
	}
}

983 
__ölöe
 
	$AT91F_PIO_IsOuçutD©aSètusSë
(

984 
AT91PS_PIO
 
pPio
,

985 
Êag
)

987  (
	`AT91F_PIO_GëOuçutD©aSètus
(
pPio
Ë& 
Êag
);

988 
	}
}

994 
__ölöe
 
	$AT91F_PIO_IsCfgPuŒupSètusSë
(

995 
AT91PS_PIO
 
pPio
,

996 
Êag
)

998  (~
	`AT91F_PIO_GëCfgPuŒup
(
pPio
Ë& 
Êag
);

999 
	}
}

1008 
__ölöe
 
	$AT91F_PMC_CfgSysClkE«bÀReg
 (

1009 
AT91PS_PMC
 
pPMC
,

1010 
mode
)

1013 
pPMC
->
PMC_SCER
 = 
mode
;

1014 
	}
}

1020 
__ölöe
 
	$AT91F_PMC_CfgSysClkDißbÀReg
 (

1021 
AT91PS_PMC
 
pPMC
,

1022 
mode
)

1025 
pPMC
->
PMC_SCDR
 = 
mode
;

1026 
	}
}

1032 
__ölöe
 
	$AT91F_PMC_GëSysClkSètusReg
 (

1033 
AT91PS_PMC
 
pPMC


1036  
pPMC
->
PMC_SCSR
;

1037 
	}
}

1043 
__ölöe
 
	$AT91F_PMC_E«bÀPîùhClock
 (

1044 
AT91PS_PMC
 
pPMC
,

1045 
≥rùhIds
)

1047 
pPMC
->
PMC_PCER
 = 
≥rùhIds
;

1048 
	}
}

1054 
__ölöe
 
	$AT91F_PMC_DißbÀPîùhClock
 (

1055 
AT91PS_PMC
 
pPMC
,

1056 
≥rùhIds
)

1058 
pPMC
->
PMC_PCDR
 = 
≥rùhIds
;

1059 
	}
}

1065 
__ölöe
 
	$AT91F_PMC_GëPîùhClock
 (

1066 
AT91PS_PMC
 
pPMC
)

1068  
pPMC
->
PMC_PCSR
;

1069 
	}
}

1075 
__ölöe
 
	$AT91F_CKGR_CfgMaöOscûœt‹Reg
 (

1076 
AT91PS_CKGR
 
pCKGR
,

1077 
mode
)

1079 
pCKGR
->
CKGR_MOR
 = 
mode
;

1080 
	}
}

1086 
__ölöe
 
	$AT91F_CKGR_GëMaöOscûœt‹Reg
 (

1087 
AT91PS_CKGR
 
pCKGR
)

1089  
pCKGR
->
CKGR_MOR
;

1090 
	}
}

1096 
__ölöe
 
	$AT91F_CKGR_E«bÀMaöOscûœt‹
(

1097 
AT91PS_CKGR
 
pCKGR
)

1099 
pCKGR
->
CKGR_MOR
 |
AT91C_CKGR_MOSCEN
;

1100 
	}
}

1106 
__ölöe
 
	$AT91F_CKGR_DißbÀMaöOscûœt‹
 (

1107 
AT91PS_CKGR
 
pCKGR
)

1109 
pCKGR
->
CKGR_MOR
 &~
AT91C_CKGR_MOSCEN
;

1110 
	}
}

1116 
__ölöe
 
	$AT91F_CKGR_CfgMaöOscSèπUpTime
 (

1117 
AT91PS_CKGR
 
pCKGR
,

1118 
°¨tup_time
,

1119 
¶owClock
)

1121 
pCKGR
->
CKGR_MOR
 &~
AT91C_CKGR_OSCOUNT
;

1122 
pCKGR
->
CKGR_MOR
 |((
¶owClock
 * 
°¨tup_time
)/(8*1000000)) << 8;

1123 
	}
}

1129 
__ölöe
 
	$AT91F_CKGR_GëMaöClockFªqReg
 (

1130 
AT91PS_CKGR
 
pCKGR
)

1132  
pCKGR
->
CKGR_MCFR
;

1133 
	}
}

1139 
__ölöe
 
	$AT91F_CKGR_GëMaöClock
 (

1140 
AT91PS_CKGR
 
pCKGR
,

1141 
¶owClock
)

1143  ((
pCKGR
->
CKGR_MCFR
 & 
AT91C_CKGR_MAINF
Ë* 
¶owClock
) >> 4;

1144 
	}
}

1150 
__ölöe
 
	$AT91F_PMC_CfgMCKReg
 (

1151 
AT91PS_PMC
 
pPMC
,

1152 
mode
)

1154 
pPMC
->
PMC_MCKR
 = 
mode
;

1155 
	}
}

1161 
__ölöe
 
	$AT91F_PMC_GëMCKReg
(

1162 
AT91PS_PMC
 
pPMC
)

1164  
pPMC
->
PMC_MCKR
;

1165 
	}
}

1171 
__ölöe
 
	$AT91F_PMC_GëMa°îClock
 (

1172 
AT91PS_PMC
 
pPMC
,

1173 
AT91PS_CKGR
 
pCKGR
,

1174 
¶owClock
)

1176 
ªg
 = 
pPMC
->
PMC_MCKR
;

1177 
¥esˇÀr
 = (1 << ((
ªg
 & 
AT91C_PMC_PRES
) >> 2));

1178 
∂lDividî
, 
∂lMu…ùlõr
;

1180 
ªg
 & 
AT91C_PMC_CSS
) {

1181 
AT91C_PMC_CSS_SLOW_CLK
:

1182  
¶owClock
 / 
¥esˇÀr
;

1183 
AT91C_PMC_CSS_MAIN_CLK
:

1184  
	`AT91F_CKGR_GëMaöClock
(
pCKGR
, 
¶owClock
Ë/ 
¥esˇÀr
;

1185 
AT91C_PMC_CSS_PLL_CLK
:

1186 
ªg
 = 
pCKGR
->
CKGR_PLLR
;

1187 
∂lDividî
 = (
ªg
 & 
AT91C_CKGR_DIV
);

1188 
∂lMu…ùlõr
 = ((
ªg
 & 
AT91C_CKGR_MUL
) >> 16) + 1;

1189  
	`AT91F_CKGR_GëMaöClock
(
pCKGR
, 
¶owClock
Ë/ 
∂lDividî
 * 
∂lMu…ùlõr
 / 
¥esˇÀr
;

1192 
	}
}

1198 
__ölöe
 
	$AT91F_PMC_E«bÀPCK
 (

1199 
AT91PS_PMC
 
pPMC
,

1200 
pck
,

1201 
mode
)

1203 
pPMC
->
PMC_PCKR
[
pck
] = 
mode
;

1204 
pPMC
->
PMC_SCER
 = (1 << 
pck
) << 8;

1205 
	}
}

1211 
__ölöe
 
	$AT91F_PMC_DißbÀPCK
 (

1212 
AT91PS_PMC
 
pPMC
,

1213 
pck
)

1215 
pPMC
->
PMC_SCDR
 = (1 << 
pck
) << 8;

1216 
	}
}

1222 
__ölöe
 
	$AT91F_PMC_E«bÀIt
 (

1223 
AT91PS_PMC
 
pPMC
,

1224 
Êag
)

1227 
pPMC
->
PMC_IER
 = 
Êag
;

1228 
	}
}

1234 
__ölöe
 
	$AT91F_PMC_DißbÀIt
 (

1235 
AT91PS_PMC
 
pPMC
,

1236 
Êag
)

1239 
pPMC
->
PMC_IDR
 = 
Êag
;

1240 
	}
}

1246 
__ölöe
 
	$AT91F_PMC_GëSètus
(

1247 
AT91PS_PMC
 
pPMC
)

1249  
pPMC
->
PMC_SR
;

1250 
	}
}

1256 
__ölöe
 
	$AT91F_PMC_GëI¡îru±MaskSètus
(

1257 
AT91PS_PMC
 
pPMC
)

1259  
pPMC
->
PMC_IMR
;

1260 
	}
}

1266 
__ölöe
 
	$AT91F_PMC_IsI¡îru±Masked
(

1267 
AT91PS_PMC
 
pPMC
,

1268 
Êag
)

1270  (
	`AT91F_PMC_GëI¡îru±MaskSètus
(
pPMC
Ë& 
Êag
);

1271 
	}
}

1277 
__ölöe
 
	$AT91F_PMC_IsSètusSë
(

1278 
AT91PS_PMC
 
pPMC
,

1279 
Êag
)

1281  (
	`AT91F_PMC_GëSètus
(
pPMC
Ë& 
Êag
);

1282 
	}
}

1289 
__ölöe
 
	$AT91F_RSTSo·Re£t
(

1290 
AT91PS_RSTC
 
pRSTC
,

1291 
ª£t
)

1293 
pRSTC
->
RSTC_RCR
 = (0xA5000000 | 
ª£t
);

1294 
	}
}

1300 
__ölöe
 
	$AT91F_RSTSëMode
(

1301 
AT91PS_RSTC
 
pRSTC
,

1302 
mode
)

1304 
pRSTC
->
RSTC_RMR
 = (0xA5000000 | 
mode
);

1305 
	}
}

1311 
__ölöe
 
	$AT91F_RSTGëMode
(

1312 
AT91PS_RSTC
 
pRSTC
)

1314  (
pRSTC
->
RSTC_RMR
);

1315 
	}
}

1321 
__ölöe
 
	$AT91F_RSTGëSètus
(

1322 
AT91PS_RSTC
 
pRSTC
)

1324  (
pRSTC
->
RSTC_RSR
);

1325 
	}
}

1331 
__ölöe
 
	$AT91F_RSTIsSo·R°A˘ive
(

1332 
AT91PS_RSTC
 
pRSTC
)

1334  ((
pRSTC
->
RSTC_RSR
Ë& 
AT91C_RSTC_SRCMP
);

1335 
	}
}

1343 
__ölöe
 
	$AT91F_RTTSëTimeBa£
(

1344 
AT91PS_RTTC
 
pRTTC
,

1345 
ms
)

1347 i‡(
ms
 > 2000)

1349 
pRTTC
->
RTTC_RTMR
 &= ~0xFFFF;

1350 
pRTTC
->
RTTC_RTMR
 |(((
ms
 << 15) /1000) & 0xFFFF);

1352 
	}
}

1358 
__ölöe
 
	$AT91F_RTTSëPªsˇÀr
(

1359 
AT91PS_RTTC
 
pRTTC
,

1360 
π¥es
)

1362 
pRTTC
->
RTTC_RTMR
 &= ~0xFFFF;

1363 
pRTTC
->
RTTC_RTMR
 |(
π¥es
 & 0xFFFF);

1364  (
pRTTC
->
RTTC_RTMR
);

1365 
	}
}

1371 
__ölöe
 
	$AT91F_RTTRe°¨t
(

1372 
AT91PS_RTTC
 
pRTTC
)

1374 
pRTTC
->
RTTC_RTMR
 |
AT91C_RTTC_RTTRST
;

1375 
	}
}

1382 
__ölöe
 
	$AT91F_RTTSëAœrmINT
(

1383 
AT91PS_RTTC
 
pRTTC
)

1385 
pRTTC
->
RTTC_RTMR
 |
AT91C_RTTC_ALMIEN
;

1386 
	}
}

1392 
__ölöe
 
	$AT91F_RTTCÀ¨AœrmINT
(

1393 
AT91PS_RTTC
 
pRTTC
)

1395 
pRTTC
->
RTTC_RTMR
 &~
AT91C_RTTC_ALMIEN
;

1396 
	}
}

1402 
__ölöe
 
	$AT91F_RTTSëRâIncINT
(

1403 
AT91PS_RTTC
 
pRTTC
)

1405 
pRTTC
->
RTTC_RTMR
 |
AT91C_RTTC_RTTINCIEN
;

1406 
	}
}

1412 
__ölöe
 
	$AT91F_RTTCÀ¨RâIncINT
(

1413 
AT91PS_RTTC
 
pRTTC
)

1415 
pRTTC
->
RTTC_RTMR
 &~
AT91C_RTTC_RTTINCIEN
;

1416 
	}
}

1422 
__ölöe
 
	$AT91F_RTTSëAœrmVÆue
(

1423 
AT91PS_RTTC
 
pRTTC
, 
Æ¨m
)

1425 
pRTTC
->
RTTC_RTAR
 = 
Æ¨m
;

1426 
	}
}

1432 
__ölöe
 
	$AT91F_RTTGëAœrmVÆue
(

1433 
AT91PS_RTTC
 
pRTTC
)

1435 (
pRTTC
->
RTTC_RTAR
);

1436 
	}
}

1442 
__ölöe
 
	$AT91F_RTTGëSètus
(

1443 
AT91PS_RTTC
 
pRTTC
)

1445 (
pRTTC
->
RTTC_RTSR
);

1446 
	}
}

1452 
__ölöe
 
	$AT91F_RTTRódVÆue
(

1453 
AT91PS_RTTC
 
pRTTC
)

1455 vﬁ©ûê
vÆ1
,
vÆ2
;

1458 
vÆ1
 = 
pRTTC
->
RTTC_RTVR
;

1459 
vÆ2
 = 
pRTTC
->
RTTC_RTVR
;

1461 
vÆ1
 !
vÆ2
);

1462 (
vÆ1
);

1463 
	}
}

1471 
__ölöe
 
	$AT91F_PITInô
(

1472 
AT91PS_PITC
 
pPITC
,

1473 
≥riod
,

1474 
pô_‰equícy
)

1476 
pPITC
->
PITC_PIMR
 = 
≥riod
? (≥riod * 
pô_‰equícy
 + 8) >> 4 : 0;

1477 
pPITC
->
PITC_PIMR
 |
AT91C_PITC_PITEN
;

1478 
	}
}

1484 
__ölöe
 
	$AT91F_PITSëPIV
(

1485 
AT91PS_PITC
 
pPITC
,

1486 
piv
)

1488 
pPITC
->
PITC_PIMR
 = 
piv
 | (pPITC->PITC_PIMR & (
AT91C_PITC_PITEN
 | 
AT91C_PITC_PITIEN
));

1489 
	}
}

1495 
__ölöe
 
	$AT91F_PITE«bÀI¡
(

1496 
AT91PS_PITC
 
pPITC
)

1498 
pPITC
->
PITC_PIMR
 |
AT91C_PITC_PITIEN
;

1499 
	}
}

1505 
__ölöe
 
	$AT91F_PITDißbÀI¡
(

1506 
AT91PS_PITC
 
pPITC
)

1508 
pPITC
->
PITC_PIMR
 &~
AT91C_PITC_PITIEN
;

1509 
	}
}

1515 
__ölöe
 
	$AT91F_PITGëMode
(

1516 
AT91PS_PITC
 
pPITC
)

1518 (
pPITC
->
PITC_PIMR
);

1519 
	}
}

1525 
__ölöe
 
	$AT91F_PITGëSètus
(

1526 
AT91PS_PITC
 
pPITC
)

1528 (
pPITC
->
PITC_PISR
);

1529 
	}
}

1535 
__ölöe
 
	$AT91F_PITGëPIIR
(

1536 
AT91PS_PITC
 
pPITC
)

1538 (
pPITC
->
PITC_PIIR
);

1539 
	}
}

1545 
__ölöe
 
	$AT91F_PITGëPIVR
(

1546 
AT91PS_PITC
 
pPITC
)

1548 (
pPITC
->
PITC_PIVR
);

1549 
	}
}

1557 
__ölöe
 
	$AT91F_WDTSëMode
(

1558 
AT91PS_WDTC
 
pWDTC
,

1559 
Mode
)

1561 
pWDTC
->
WDTC_WDMR
 = 
Mode
;

1562 
	}
}

1568 
__ölöe
 
	$AT91F_WDTRe°¨t
(

1569 
AT91PS_WDTC
 
pWDTC
)

1571 
pWDTC
->
WDTC_WDCR
 = 0xA5000001;

1572 
	}
}

1578 
__ölöe
 
	$AT91F_WDTSGëètus
(

1579 
AT91PS_WDTC
 
pWDTC
)

1581 (
pWDTC
->
WDTC_WDSR
 & 0x3);

1582 
	}
}

1588 
__ölöe
 
	$AT91F_WDTGëPîiod
(
ms
)

1590 i‡((
ms
 < 4) || (ms > 16000))

1592 ((
ms
 << 8) / 1000);

1593 
	}
}

1601 
__ölöe
 
	$AT91F_VREG_E«bÀ_LowPowîMode
(

1602 
AT91PS_VREG
 
pVREG
)

1604 
pVREG
->
VREG_MR
 |
AT91C_VREG_PSTDBY
;

1605 
	}
}

1611 
__ölöe
 
	$AT91F_VREG_DißbÀ_LowPowîMode
(

1612 
AT91PS_VREG
 
pVREG
)

1614 
pVREG
->
VREG_MR
 &~
AT91C_VREG_PSTDBY
;

1615 
	}
}

1619 
	#AT91C_MC_CORRECT_KEY
 (() 0x5A << 24)

1620 

	)

1625 
__ölöe
 
	$AT91F_MC_Rem≠
 ()

1627 
AT91PS_MC
 
pMC
 = (AT91PS_MCË
AT91C_BASE_MC
;

1629 
pMC
->
MC_RCR
 = 
AT91C_MC_RCB
;

1630 
	}
}

1636 
__ölöe
 
	$AT91F_MC_EFC_CfgModeReg
 (

1637 
AT91PS_MC
 
pMC
,

1638 
mode
)

1641 
pMC
->
MC_FMR
 = 
mode
;

1642 
	}
}

1648 
__ölöe
 
	$AT91F_MC_EFC_GëModeReg
(

1649 
AT91PS_MC
 
pMC
)

1651  
pMC
->
MC_FMR
;

1652 
	}
}

1658 
__ölöe
 
	$AT91F_MC_EFC_CompuãFMCN
(

1659 
ma°î_˛ock
)

1661  (
ma°î_˛ock
/1000000 +2);

1662 
	}
}

1668 
__ölöe
 
	$AT91F_MC_EFC_Pîf‹mCmd
 (

1669 
AT91PS_MC
 
pMC
,

1670 
å™s„r_cmd
)

1672 
pMC
->
MC_FCR
 = 
å™s„r_cmd
;

1673 
	}
}

1679 
__ölöe
 
	$AT91F_MC_EFC_GëSètus
(

1680 
AT91PS_MC
 
pMC
)

1682  
pMC
->
MC_FSR
;

1683 
	}
}

1689 
__ölöe
 
	$AT91F_MC_EFC_IsI¡îru±Masked
(

1690 
AT91PS_MC
 
pMC
,

1691 
Êag
)

1693  (
	`AT91F_MC_EFC_GëModeReg
(
pMC
Ë& 
Êag
);

1694 
	}
}

1700 
__ölöe
 
	$AT91F_MC_EFC_IsI¡îru±Së
(

1701 
AT91PS_MC
 
pMC
,

1702 
Êag
)

1704  (
	`AT91F_MC_EFC_GëSètus
(
pMC
Ë& 
Êag
);

1705 
	}
}

1714 
__ölöe
 
	$AT91F_SPI_O≥n
 (

1715 c⁄° 
nuŒ
)

1719 
	}
}

1725 
__ölöe
 
	$AT91F_SPI_CfgCs
 (

1726 
AT91PS_SPI
 
pSPI
,

1727 
cs
,

1728 
vÆ
)

1731 *(
pSPI
->
SPI_CSR
 + 
cs
Ë
vÆ
;

1732 
	}
}

1738 
__ölöe
 
	$AT91F_SPI_E«bÀIt
 (

1739 
AT91PS_SPI
 
pSPI
,

1740 
Êag
)

1743 
pSPI
->
SPI_IER
 = 
Êag
;

1744 
	}
}

1750 
__ölöe
 
	$AT91F_SPI_DißbÀIt
 (

1751 
AT91PS_SPI
 
pSPI
,

1752 
Êag
)

1755 
pSPI
->
SPI_IDR
 = 
Êag
;

1756 
	}
}

1762 
__ölöe
 
	$AT91F_SPI_Re£t
 (

1763 
AT91PS_SPI
 
pSPI


1767 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SWRST
;

1768 
	}
}

1774 
__ölöe
 
	$AT91F_SPI_E«bÀ
 (

1775 
AT91PS_SPI
 
pSPI


1779 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIEN
;

1780 
	}
}

1786 
__ölöe
 
	$AT91F_SPI_DißbÀ
 (

1787 
AT91PS_SPI
 
pSPI


1791 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

1792 
	}
}

1798 
__ölöe
 
	$AT91F_SPI_CfgMode
 (

1799 
AT91PS_SPI
 
pSPI
,

1800 
mode
)

1803 
pSPI
->
SPI_MR
 = 
mode
;

1804 
	}
}

1810 
__ölöe
 
	$AT91F_SPI_CfgPCS
 (

1811 
AT91PS_SPI
 
pSPI
,

1812 
PCS_Devi˚
)

1815 
pSPI
->
SPI_MR
 &= 0xFFF0FFFF;

1816 
pSPI
->
SPI_MR
 |–(
PCS_Devi˚
<<16Ë& 
AT91C_SPI_PCS
 );

1817 
	}
}

1823 
__ölöe
 
	$AT91F_SPI_Re˚iveFøme
 (

1824 
AT91PS_SPI
 
pSPI
,

1825 *
pBuf„r
,

1826 
szBuf„r
,

1827 *
pNextBuf„r
,

1828 
szNextBuf„r
 )

1830  
	`AT91F_PDC_Re˚iveFøme
(

1831 (
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
),

1832 
pBuf„r
,

1833 
szBuf„r
,

1834 
pNextBuf„r
,

1835 
szNextBuf„r
);

1836 
	}
}

1842 
__ölöe
 
	$AT91F_SPI_SídFøme
(

1843 
AT91PS_SPI
 
pSPI
,

1844 *
pBuf„r
,

1845 
szBuf„r
,

1846 *
pNextBuf„r
,

1847 
szNextBuf„r
 )

1849  
	`AT91F_PDC_SídFøme
(

1850 (
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
),

1851 
pBuf„r
,

1852 
szBuf„r
,

1853 
pNextBuf„r
,

1854 
szNextBuf„r
);

1855 
	}
}

1861 
__ölöe
 
	$AT91F_SPI_Clo£
 (

1862 
AT91PS_SPI
 
pSPI
)

1865 
pSPI
->
SPI_CSR
[0] = 0 ;

1866 
pSPI
->
SPI_CSR
[1] = 0 ;

1867 
pSPI
->
SPI_CSR
[2] = 0 ;

1868 
pSPI
->
SPI_CSR
[3] = 0 ;

1871 
pSPI
->
SPI_MR
 = 0 ;

1874 
pSPI
->
SPI_IDR
 = 0xFFFFFFFF ;

1877 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
));

1880 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

1881 
	}
}

1887 
__ölöe
 
	$AT91F_SPI_PutCh¨
 (

1888 
AT91PS_SPI
 
pSPI
,

1889 
ch¨a˘î
,

1890 
cs_numbî
 )

1892 
vÆue_f‹_cs
;

1893 
vÆue_f‹_cs
 = (~(1 << 
cs_numbî
)) & 0xF;

1894 
pSPI
->
SPI_TDR
 = (
ch¨a˘î
 & 0xFFFFË| (
vÆue_f‹_cs
 << 16);

1895 
	}
}

1901 
__ölöe
 
	$AT91F_SPI_GëCh¨
 (

1902 c⁄° 
AT91PS_SPI
 
pSPI
)

1904 ((
pSPI
->
SPI_RDR
) & 0xFFFF);

1905 
	}
}

1911 
__ölöe
 
	$AT91F_SPI_GëI¡îru±MaskSètus
(

1912 
AT91PS_SPI
 
pSpi
)

1914  
pSpi
->
SPI_IMR
;

1915 
	}
}

1921 
__ölöe
 
	$AT91F_SPI_IsI¡îru±Masked
(

1922 
AT91PS_SPI
 
pSpi
,

1923 
Êag
)

1925  (
	`AT91F_SPI_GëI¡îru±MaskSètus
(
pSpi
Ë& 
Êag
);

1926 
	}
}

1935 
	#AT91C_US_ASYNC_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

1936 
AT91C_US_NBSTOP_1_BIT
 + \

1937 
AT91C_US_PAR_NONE
 + \

1938 
AT91C_US_CHRL_8_BITS
 + \

1939 
AT91C_US_CLKS_CLOCK
 )

	)

1942 
	#AT91C_US_ASYNC_SCK_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

1943 
AT91C_US_NBSTOP_1_BIT
 + \

1944 
AT91C_US_PAR_NONE
 + \

1945 
AT91C_US_CHRL_8_BITS
 + \

1946 
AT91C_US_CLKS_EXT
 )

	)

1949 
	#AT91C_US_SYNC_MODE
 ( 
AT91C_US_SYNC
 + \

1950 
AT91C_US_USMODE_NORMAL
 + \

1951 
AT91C_US_NBSTOP_1_BIT
 + \

1952 
AT91C_US_PAR_NONE
 + \

1953 
AT91C_US_CHRL_8_BITS
 + \

1954 
AT91C_US_CLKS_CLOCK
 )

	)

1957 
	#AT91C_US_SCK_USED
 (
AT91C_US_CKLO
 | 
AT91C_US_CLKS_EXT
)

	)

1960 
	#AT91C_US_ISO_READER_MODE
 ( 
AT91C_US_USMODE_ISO7816_0
 + \

1961 
AT91C_US_CLKS_CLOCK
 +\

1962 
AT91C_US_NBSTOP_1_BIT
 + \

1963 
AT91C_US_PAR_EVEN
 + \

1964 
AT91C_US_CHRL_8_BITS
 + \

1965 
AT91C_US_CKLO
 +\

1966 
AT91C_US_OVER
)

	)

1969 
	#AT91C_US_ASYNC_IRDA_MODE
 ( 
AT91C_US_USMODE_IRDA
 + \

1970 
AT91C_US_NBSTOP_1_BIT
 + \

1971 
AT91C_US_PAR_NONE
 + \

1972 
AT91C_US_CHRL_8_BITS
 + \

1973 
AT91C_US_CLKS_CLOCK
 )

	)

1979 
__ölöe
 
	$AT91F_US_Baudøã
 (

1980 c⁄° 
maö_˛ock
,

1981 c⁄° 
baud_øã
)

1983 
baud_vÆue
 = ((
maö_˛ock
*10)/(
baud_øã
 * 16));

1984 i‡((
baud_vÆue
 % 10) >= 5)

1985 
baud_vÆue
 = (baud_value / 10) + 1;

1987 
baud_vÆue
 /= 10;

1988  
baud_vÆue
;

1989 
	}
}

1995 
__ölöe
 
	$AT91F_US_SëBaudøã
 (

1996 
AT91PS_USART
 
pUSART
,

1997 
maöClock
,

1998 
•ìd
)

2001 
pUSART
->
US_BRGR
 = 
	`AT91F_US_Baudøã
(
maöClock
, 
•ìd
);

2002 
	}
}

2008 
__ölöe
 
	$AT91F_US_SëTimegu¨d
 (

2009 
AT91PS_USART
 
pUSART
,

2010 
timegu¨d
)

2013 
pUSART
->
US_TTGR
 = 
timegu¨d
 ;

2014 
	}
}

2020 
__ölöe
 
	$AT91F_US_E«bÀIt
 (

2021 
AT91PS_USART
 
pUSART
,

2022 
Êag
)

2025 
pUSART
->
US_IER
 = 
Êag
;

2026 
	}
}

2032 
__ölöe
 
	$AT91F_US_DißbÀIt
 (

2033 
AT91PS_USART
 
pUSART
,

2034 
Êag
)

2037 
pUSART
->
US_IDR
 = 
Êag
;

2038 
	}
}

2044 
__ölöe
 
	$AT91F_US_C⁄figuª
 (

2045 
AT91PS_USART
 
pUSART
,

2046 
maöClock
,

2047 
mode
 ,

2048 
baudR©e
 ,

2049 
timegu¨d
 )

2052 
pUSART
->
US_IDR
 = () -1;

2055 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RXDIS
 | 
AT91C_US_TXDIS
 ;

2058 
	`AT91F_US_SëBaudøã
(
pUSART
, 
maöClock
, 
baudR©e
);

2061 
	`AT91F_US_SëTimegu¨d
(
pUSART
, 
timegu¨d
);

2064 
	`AT91F_PDC_O≥n
((
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
));

2067 
pUSART
->
US_MR
 = 
mode
 ;

2069 
	}
}

2075 
__ölöe
 
	$AT91F_US_E«bÀRx
 (

2076 
AT91PS_USART
 
pUSART
)

2079 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2080 
	}
}

2086 
__ölöe
 
	$AT91F_US_E«bÀTx
 (

2087 
AT91PS_USART
 
pUSART
)

2090 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2091 
	}
}

2097 
__ölöe
 
	$AT91F_US_Re£tRx
 (

2098 
AT91PS_USART
 
pUSART
)

2101 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
;

2103 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2104 
	}
}

2110 
__ölöe
 
	$AT91F_US_Re£tTx
 (

2111 
AT91PS_USART
 
pUSART
)

2114 
pUSART
->
US_CR
 = 
AT91C_US_RSTTX
;

2116 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2117 
	}
}

2123 
__ölöe
 
	$AT91F_US_DißbÀRx
 (

2124 
AT91PS_USART
 
pUSART
)

2127 
pUSART
->
US_CR
 = 
AT91C_US_RXDIS
;

2128 
	}
}

2134 
__ölöe
 
	$AT91F_US_DißbÀTx
 (

2135 
AT91PS_USART
 
pUSART
)

2138 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
;

2139 
	}
}

2145 
__ölöe
 
	$AT91F_US_Clo£
 (

2146 
AT91PS_USART
 
pUSART
)

2149 
pUSART
->
US_BRGR
 = 0 ;

2152 
pUSART
->
US_MR
 = 0 ;

2155 
pUSART
->
US_TTGR
 = 0;

2158 
pUSART
->
US_IDR
 = 0xFFFFFFFF ;

2161 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
));

2164 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
 | 
AT91C_US_RXDIS
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RSTRX
 ;

2165 
	}
}

2171 
__ölöe
 
	$AT91F_US_TxRódy
 (

2172 
AT91PS_USART
 
pUSART
 )

2174  (
pUSART
->
US_CSR
 & 
AT91C_US_TXRDY
);

2175 
	}
}

2181 
__ölöe
 
	$AT91F_US_RxRódy
 (

2182 
AT91PS_USART
 
pUSART
 )

2184  (
pUSART
->
US_CSR
 & 
AT91C_US_RXRDY
);

2185 
	}
}

2191 
__ölöe
 
	$AT91F_US_Eº‹
 (

2192 
AT91PS_USART
 
pUSART
 )

2194  (
pUSART
->
US_CSR
 &

2195 (
AT91C_US_OVRE
 |

2196 
AT91C_US_FRAME
 |

2197 
AT91C_US_PARE
));

2198 
	}
}

2204 
__ölöe
 
	$AT91F_US_PutCh¨
 (

2205 
AT91PS_USART
 
pUSART
,

2206 
ch¨a˘î
 )

2208 
pUSART
->
US_THR
 = (
ch¨a˘î
 & 0x1FF);

2209 
	}
}

2215 
__ölöe
 
	$AT91F_US_GëCh¨
 (

2216 c⁄° 
AT91PS_USART
 
pUSART
)

2218 ((
pUSART
->
US_RHR
) & 0x1FF);

2219 
	}
}

2225 
__ölöe
 
	$AT91F_US_SídFøme
(

2226 
AT91PS_USART
 
pUSART
,

2227 *
pBuf„r
,

2228 
szBuf„r
,

2229 *
pNextBuf„r
,

2230 
szNextBuf„r
 )

2232  
	`AT91F_PDC_SídFøme
(

2233 (
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
),

2234 
pBuf„r
,

2235 
szBuf„r
,

2236 
pNextBuf„r
,

2237 
szNextBuf„r
);

2238 
	}
}

2244 
__ölöe
 
	$AT91F_US_Re˚iveFøme
 (

2245 
AT91PS_USART
 
pUSART
,

2246 *
pBuf„r
,

2247 
szBuf„r
,

2248 *
pNextBuf„r
,

2249 
szNextBuf„r
 )

2251  
	`AT91F_PDC_Re˚iveFøme
(

2252 (
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
),

2253 
pBuf„r
,

2254 
szBuf„r
,

2255 
pNextBuf„r
,

2256 
szNextBuf„r
);

2257 
	}
}

2263 
__ölöe
 
	$AT91F_US_SëIrdaFûãr
 (

2264 
AT91PS_USART
 
pUSART
,

2265 
vÆue


2268 
pUSART
->
US_IF
 = 
vÆue
;

2269 
	}
}

2279 
	#AT91C_I2S_ASY_MASTER_TX_SETTING
(
nb_bô_by_¶Ÿ
, 
nb_¶Ÿ_by_‰ame
)( +\

2280 
AT91C_SSC_CKS_DIV
 +\

2281 
AT91C_SSC_CKO_CONTINOUS
 +\

2282 
AT91C_SSC_CKG_NONE
 +\

2283 
AT91C_SSC_START_FALL_RF
 +\

2284 
AT91C_SSC_STTOUT
 +\

2285 ((1<<16Ë& 
AT91C_SSC_STTDLY
) +\

2286 ((((
nb_bô_by_¶Ÿ
*
nb_¶Ÿ_by_‰ame
)/2)-1Ë<<24))

	)

2292 
	#AT91C_I2S_ASY_TX_FRAME_SETTING
(
nb_bô_by_¶Ÿ
, 
nb_¶Ÿ_by_‰ame
)( +\

2293 (
nb_bô_by_¶Ÿ
-1) +\

2294 
AT91C_SSC_MSBF
 +\

2295 (((
nb_¶Ÿ_by_‰ame
-1)<<8Ë& 
AT91C_SSC_DATNB
) +\

2296 (((
nb_bô_by_¶Ÿ
-1)<<16Ë& 
AT91C_SSC_FSLEN
) +\

2297 
AT91C_SSC_FSOS_NEGATIVE
)

	)

2304 
__ölöe
 
	$AT91F_SSC_SëBaudøã
 (

2305 
AT91PS_SSC
 
pSSC
,

2306 
maöClock
,

2307 
•ìd
)

2309 
baud_vÆue
;

2311 i‡(
•ìd
 == 0)

2312 
baud_vÆue
 = 0;

2315 
baud_vÆue
 = (Ë(
maöClock
 * 10)/(2*
•ìd
);

2316 i‡((
baud_vÆue
 % 10) >= 5)

2317 
baud_vÆue
 = (baud_value / 10) + 1;

2319 
baud_vÆue
 /= 10;

2322 
pSSC
->
SSC_CMR
 = 
baud_vÆue
;

2323 
	}
}

2329 
__ölöe
 
	$AT91F_SSC_C⁄figuª
 (

2330 
AT91PS_SSC
 
pSSC
,

2331 
sy°_˛ock
,

2332 
baud_øã
,

2333 
˛ock_rx
,

2334 
mode_rx
,

2335 
˛ock_tx
,

2336 
mode_tx
)

2339 
pSSC
->
SSC_IDR
 = () -1;

2342 
pSSC
->
SSC_CR
 = 
AT91C_SSC_SWRST
 | 
AT91C_SSC_RXDIS
 | 
AT91C_SSC_TXDIS
 ;

2345 
	`AT91F_SSC_SëBaudøã
(
pSSC
, 
sy°_˛ock
, 
baud_øã
);

2348 
pSSC
->
SSC_RCMR
 = 
˛ock_rx
;

2351 
pSSC
->
SSC_TCMR
 = 
˛ock_tx
;

2354 
pSSC
->
SSC_RFMR
 = 
mode_rx
;

2357 
pSSC
->
SSC_TFMR
 = 
mode_tx
;

2360 
	`AT91F_PDC_O≥n
((
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
));

2363 
	}
}

2369 
__ölöe
 
	$AT91F_SSC_E«bÀRx
 (

2370 
AT91PS_SSC
 
pSSC
)

2373 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXEN
;

2374 
	}
}

2380 
__ölöe
 
	$AT91F_SSC_DißbÀRx
 (

2381 
AT91PS_SSC
 
pSSC
)

2384 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXDIS
;

2385 
	}
}

2391 
__ölöe
 
	$AT91F_SSC_E«bÀTx
 (

2392 
AT91PS_SSC
 
pSSC
)

2395 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXEN
;

2396 
	}
}

2402 
__ölöe
 
	$AT91F_SSC_DißbÀTx
 (

2403 
AT91PS_SSC
 
pSSC
)

2406 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXDIS
;

2407 
	}
}

2413 
__ölöe
 
	$AT91F_SSC_E«bÀIt
 (

2414 
AT91PS_SSC
 
pSSC
,

2415 
Êag
)

2418 
pSSC
->
SSC_IER
 = 
Êag
;

2419 
	}
}

2425 
__ölöe
 
	$AT91F_SSC_DißbÀIt
 (

2426 
AT91PS_SSC
 
pSSC
,

2427 
Êag
)

2430 
pSSC
->
SSC_IDR
 = 
Êag
;

2431 
	}
}

2437 
__ölöe
 
	$AT91F_SSC_Re˚iveFøme
 (

2438 
AT91PS_SSC
 
pSSC
,

2439 *
pBuf„r
,

2440 
szBuf„r
,

2441 *
pNextBuf„r
,

2442 
szNextBuf„r
 )

2444  
	`AT91F_PDC_Re˚iveFøme
(

2445 (
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
),

2446 
pBuf„r
,

2447 
szBuf„r
,

2448 
pNextBuf„r
,

2449 
szNextBuf„r
);

2450 
	}
}

2456 
__ölöe
 
	$AT91F_SSC_SídFøme
(

2457 
AT91PS_SSC
 
pSSC
,

2458 *
pBuf„r
,

2459 
szBuf„r
,

2460 *
pNextBuf„r
,

2461 
szNextBuf„r
 )

2463  
	`AT91F_PDC_SídFøme
(

2464 (
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
),

2465 
pBuf„r
,

2466 
szBuf„r
,

2467 
pNextBuf„r
,

2468 
szNextBuf„r
);

2469 
	}
}

2475 
__ölöe
 
	$AT91F_SSC_GëI¡îru±MaskSètus
(

2476 
AT91PS_SSC
 
pSsc
)

2478  
pSsc
->
SSC_IMR
;

2479 
	}
}

2485 
__ölöe
 
	$AT91F_SSC_IsI¡îru±Masked
(

2486 
AT91PS_SSC
 
pSsc
,

2487 
Êag
)

2489  (
	`AT91F_SSC_GëI¡îru±MaskSètus
(
pSsc
Ë& 
Êag
);

2490 
	}
}

2499 
__ölöe
 
	$AT91F_TWI_E«bÀIt
 (

2500 
AT91PS_TWI
 
pTWI
,

2501 
Êag
)

2504 
pTWI
->
TWI_IER
 = 
Êag
;

2505 
	}
}

2511 
__ölöe
 
	$AT91F_TWI_DißbÀIt
 (

2512 
AT91PS_TWI
 
pTWI
,

2513 
Êag
)

2516 
pTWI
->
TWI_IDR
 = 
Êag
;

2517 
	}
}

2523 
__ölöe
 
	$AT91F_TWI_C⁄figuª
 ( 
AT91PS_TWI
 
pTWI
 )

2526 
pTWI
->
TWI_IDR
 = () -1;

2529 
pTWI
->
TWI_CR
 = 
AT91C_TWI_SWRST
;

2532 
pTWI
->
TWI_CR
 = 
AT91C_TWI_MSEN
;

2534 
	}
}

2540 
__ölöe
 
	$AT91F_TWI_GëI¡îru±MaskSètus
(

2541 
AT91PS_TWI
 
pTwi
)

2543  
pTwi
->
TWI_IMR
;

2544 
	}
}

2550 
__ölöe
 
	$AT91F_TWI_IsI¡îru±Masked
(

2551 
AT91PS_TWI
 
pTwi
,

2552 
Êag
)

2554  (
	`AT91F_TWI_GëI¡îru±MaskSètus
(
pTwi
Ë& 
Êag
);

2555 
	}
}

2564 
__ölöe
 
	$AT91F_PWMC_GëSètus
(

2565 
AT91PS_PWMC
 
pPWM
)

2567  
pPWM
->
PWMC_SR
;

2568 
	}
}

2574 
__ölöe
 
	$AT91F_PWMC_I¡îru±E«bÀ
(

2575 
AT91PS_PWMC
 
pPwm
,

2576 
Êag
)

2578 
pPwm
->
PWMC_IER
 = 
Êag
;

2579 
	}
}

2585 
__ölöe
 
	$AT91F_PWMC_I¡îru±DißbÀ
(

2586 
AT91PS_PWMC
 
pPwm
,

2587 
Êag
)

2589 
pPwm
->
PWMC_IDR
 = 
Êag
;

2590 
	}
}

2596 
__ölöe
 
	$AT91F_PWMC_GëI¡îru±MaskSètus
(

2597 
AT91PS_PWMC
 
pPwm
)

2599  
pPwm
->
PWMC_IMR
;

2600 
	}
}

2606 
__ölöe
 
	$AT91F_PWMC_IsI¡îru±Masked
(

2607 
AT91PS_PWMC
 
pPWM
,

2608 
Êag
)

2610  (
	`AT91F_PWMC_GëI¡îru±MaskSètus
(
pPWM
Ë& 
Êag
);

2611 
	}
}

2617 
__ölöe
 
	$AT91F_PWMC_IsSètusSë
(

2618 
AT91PS_PWMC
 
pPWM
,

2619 
Êag
)

2621  (
	`AT91F_PWMC_GëSètus
(
pPWM
Ë& 
Êag
);

2622 
	}
}

2628 
__ölöe
 
	$AT91F_PWMC_CfgCh™√l
(

2629 
AT91PS_PWMC
 
pPWM
,

2630 
ch™√lId
,

2631 
mode
,

2632 
≥riod
,

2633 
duty
)

2635 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CMR
 = 
mode
;

2636 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CDTYR
 = 
duty
;

2637 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CPRDR
 = 
≥riod
;

2638 
	}
}

2644 
__ölöe
 
	$AT91F_PWMC_SèπCh™√l
(

2645 
AT91PS_PWMC
 
pPWM
,

2646 
Êag
)

2648 
pPWM
->
PWMC_ENA
 = 
Êag
;

2649 
	}
}

2655 
__ölöe
 
	$AT91F_PWMC_St›Ch™√l
(

2656 
AT91PS_PWMC
 
pPWM
,

2657 
Êag
)

2659 
pPWM
->
PWMC_DIS
 = 
Êag
;

2660 
	}
}

2666 
__ölöe
 
	$AT91F_PWMC_Upd©eCh™√l
(

2667 
AT91PS_PWMC
 
pPWM
,

2668 
ch™√lId
,

2669 
upd©e
)

2671 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CUPDR
 = 
upd©e
;

2672 
	}
}

2681 
__ölöe
 
	$AT91F_UDP_E«bÀIt
 (

2682 
AT91PS_UDP
 
pUDP
,

2683 
Êag
)

2686 
pUDP
->
UDP_IER
 = 
Êag
;

2687 
	}
}

2693 
__ölöe
 
	$AT91F_UDP_DißbÀIt
 (

2694 
AT91PS_UDP
 
pUDP
,

2695 
Êag
)

2698 
pUDP
->
UDP_IDR
 = 
Êag
;

2699 
	}
}

2705 
__ölöe
 
	$AT91F_UDP_SëAddªss
 (

2706 
AT91PS_UDP
 
pUDP
,

2707 
addªss
)

2709 
pUDP
->
UDP_FADDR
 = (
AT91C_UDP_FEN
 | 
addªss
);

2710 
	}
}

2716 
__ölöe
 
	$AT91F_UDP_E«bÀEp
 (

2717 
AT91PS_UDP
 
pUDP
,

2718 
ídpoöt
)

2720 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_EPEDS
;

2721 
	}
}

2727 
__ölöe
 
	$AT91F_UDP_DißbÀEp
 (

2728 
AT91PS_UDP
 
pUDP
,

2729 
ídpoöt
)

2731 
pUDP
->
UDP_CSR
[
ídpoöt
] &~
AT91C_UDP_EPEDS
;

2732 
	}
}

2738 
__ölöe
 
	$AT91F_UDP_SëSèã
 (

2739 
AT91PS_UDP
 
pUDP
,

2740 
Êag
)

2742 
pUDP
->
UDP_GLBSTATE
 &~(
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
);

2743 
pUDP
->
UDP_GLBSTATE
 |
Êag
;

2744 
	}
}

2750 
__ölöe
 
	$AT91F_UDP_GëSèã
 (

2751 
AT91PS_UDP
 
pUDP
)

2753  (
pUDP
->
UDP_GLBSTATE
 & (
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
));

2754 
	}
}

2760 
__ölöe
 
	$AT91F_UDP_Re£tEp
 (

2761 
AT91PS_UDP
 
pUDP
,

2762 
Êag
)

2764 
pUDP
->
UDP_RSTEP
 = 
Êag
;

2765 
pUDP
->
UDP_RSTEP
 = 0;

2766 
	}
}

2772 
__ölöe
 
	$AT91F_UDP_EpSèŒ
(

2773 
AT91PS_UDP
 
pUDP
,

2774 
ídpoöt
)

2776 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_FORCESTALL
;

2777 
	}
}

2783 
__ölöe
 
	$AT91F_UDP_EpWrôe
(

2784 
AT91PS_UDP
 
pUDP
,

2785 
ídpoöt
,

2786 
vÆue
)

2788 
pUDP
->
UDP_FDR
[
ídpoöt
] = 
vÆue
;

2789 
	}
}

2795 
__ölöe
 
	$AT91F_UDP_EpRód
(

2796 
AT91PS_UDP
 
pUDP
,

2797 
ídpoöt
)

2799  
pUDP
->
UDP_FDR
[
ídpoöt
];

2800 
	}
}

2806 
__ölöe
 
	$AT91F_UDP_EpEndOfWr
(

2807 
AT91PS_UDP
 
pUDP
,

2808 
ídpoöt
)

2810 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_TXPKTRDY
;

2811 
	}
}

2817 
__ölöe
 
	$AT91F_UDP_EpCÀ¨
(

2818 
AT91PS_UDP
 
pUDP
,

2819 
ídpoöt
,

2820 
Êag
)

2822 
pUDP
->
UDP_CSR
[
ídpoöt
] &~(
Êag
);

2823 
	}
}

2829 
__ölöe
 
	$AT91F_UDP_EpSë
(

2830 
AT91PS_UDP
 
pUDP
,

2831 
ídpoöt
,

2832 
Êag
)

2834 
pUDP
->
UDP_CSR
[
ídpoöt
] |
Êag
;

2835 
	}
}

2841 
__ölöe
 
	$AT91F_UDP_EpSètus
(

2842 
AT91PS_UDP
 
pUDP
,

2843 
ídpoöt
)

2845  
pUDP
->
UDP_CSR
[
ídpoöt
];

2846 
	}
}

2852 
__ölöe
 
	$AT91F_UDP_GëI¡îru±MaskSètus
(

2853 
AT91PS_UDP
 
pUdp
)

2855  
pUdp
->
UDP_IMR
;

2856 
	}
}

2862 
__ölöe
 
	$AT91F_UDP_IsI¡îru±Masked
(

2863 
AT91PS_UDP
 
pUdp
,

2864 
Êag
)

2866  (
	`AT91F_UDP_GëI¡îru±MaskSètus
(
pUdp
Ë& 
Êag
);

2867 
	}
}

2876 
__ölöe
 
	$AT91F_TC_I¡îru±E«bÀ
(

2877 
AT91PS_TC
 
pTc
,

2878 
Êag
)

2880 
pTc
->
TC_IER
 = 
Êag
;

2881 
	}
}

2887 
__ölöe
 
	$AT91F_TC_I¡îru±DißbÀ
(

2888 
AT91PS_TC
 
pTc
,

2889 
Êag
)

2891 
pTc
->
TC_IDR
 = 
Êag
;

2892 
	}
}

2898 
__ölöe
 
	$AT91F_TC_GëI¡îru±MaskSètus
(

2899 
AT91PS_TC
 
pTc
)

2901  
pTc
->
TC_IMR
;

2902 
	}
}

2908 
__ölöe
 
	$AT91F_TC_IsI¡îru±Masked
(

2909 
AT91PS_TC
 
pTc
,

2910 
Êag
)

2912  (
	`AT91F_TC_GëI¡îru±MaskSètus
(
pTc
Ë& 
Êag
);

2913 
	}
}

2918 
	#STANDARD_FORMAT
 0

	)

2919 
	#EXTENDED_FORMAT
 1

	)

2925 
__ölöe
 
	$AT91F_InôMaûboxRegi°îs
(
AT91PS_CAN_MB
 
CAN_Maûbox
,

2926 
mode_ªg
,

2927 
ac˚±™˚_mask_ªg
,

2928 
id_ªg
,

2929 
d©a_low_ªg
,

2930 
d©a_high_ªg
,

2931 
c⁄åﬁ_ªg
)

2933 
CAN_Maûbox
->
CAN_MB_MCR
 = 0x0;

2934 
CAN_Maûbox
->
CAN_MB_MMR
 = 
mode_ªg
;

2935 
CAN_Maûbox
->
CAN_MB_MAM
 = 
ac˚±™˚_mask_ªg
;

2936 
CAN_Maûbox
->
CAN_MB_MID
 = 
id_ªg
;

2937 
CAN_Maûbox
->
CAN_MB_MDL
 = 
d©a_low_ªg
;

2938 
CAN_Maûbox
->
CAN_MB_MDH
 = 
d©a_high_ªg
;

2939 
CAN_Maûbox
->
CAN_MB_MCR
 = 
c⁄åﬁ_ªg
;

2940 
	}
}

2946 
__ölöe
 
	$AT91F_E«bÀCAN
(

2947 
AT91PS_CAN
 
pCAN
)

2949 
pCAN
->
CAN_MR
 |
AT91C_CAN_CANEN
;

2952  (
pCAN
->
CAN_SR
 & 
AT91C_CAN_WAKEUP
) != AT91C_CAN_WAKEUP );

2953 
	}
}

2959 
__ölöe
 
	$AT91F_DißbÀCAN
(

2960 
AT91PS_CAN
 
pCAN
)

2962 
pCAN
->
CAN_MR
 &~
AT91C_CAN_CANEN
;

2963 
	}
}

2969 
__ölöe
 
	$AT91F_CAN_E«bÀIt
 (

2970 
AT91PS_CAN
 
pCAN
,

2971 
Êag
)

2974 
pCAN
->
CAN_IER
 = 
Êag
;

2975 
	}
}

2981 
__ölöe
 
	$AT91F_CAN_DißbÀIt
 (

2982 
AT91PS_CAN
 
pCAN
,

2983 
Êag
)

2986 
pCAN
->
CAN_IDR
 = 
Êag
;

2987 
	}
}

2993 
__ölöe
 
	$AT91F_CAN_GëSètus
(

2994 
AT91PS_CAN
 
pCAN
)

2996  
pCAN
->
CAN_SR
;

2997 
	}
}

3003 
__ölöe
 
	$AT91F_CAN_GëI¡îru±MaskSètus
(

3004 
AT91PS_CAN
 
pCAN
)

3006  
pCAN
->
CAN_IMR
;

3007 
	}
}

3013 
__ölöe
 
	$AT91F_CAN_IsI¡îru±Masked
(

3014 
AT91PS_CAN
 
pCAN
,

3015 
Êag
)

3017  (
	`AT91F_CAN_GëI¡îru±MaskSètus
(
pCAN
Ë& 
Êag
);

3018 
	}
}

3024 
__ölöe
 
	$AT91F_CAN_IsSètusSë
(

3025 
AT91PS_CAN
 
pCAN
,

3026 
Êag
)

3028  (
	`AT91F_CAN_GëSètus
(
pCAN
Ë& 
Êag
);

3029 
	}
}

3035 
__ölöe
 
	$AT91F_CAN_CfgModeReg
 (

3036 
AT91PS_CAN
 
pCAN
,

3037 
mode
)

3040 
pCAN
->
CAN_MR
 = 
mode
;

3041 
	}
}

3047 
__ölöe
 
	$AT91F_CAN_GëModeReg
 (

3048 
AT91PS_CAN
 
pCAN


3051  
pCAN
->
CAN_MR
;

3052 
	}
}

3058 
__ölöe
 
	$AT91F_CAN_CfgBaudøãReg
 (

3059 
AT91PS_CAN
 
pCAN
,

3060 
baudøã_cfg
)

3063 
pCAN
->
CAN_BR
 = 
baudøã_cfg
;

3064 
	}
}

3070 
__ölöe
 
	$AT91F_CAN_GëBaudøã
 (

3071 
AT91PS_CAN
 
pCAN


3074  
pCAN
->
CAN_BR
;

3075 
	}
}

3081 
__ölöe
 
	$AT91F_CAN_GëI¡î«lCou¡î
 (

3082 
AT91PS_CAN
 
pCAN


3085  
pCAN
->
CAN_TIM
;

3086 
	}
}

3092 
__ölöe
 
	$AT91F_CAN_GëTime°amp
 (

3093 
AT91PS_CAN
 
pCAN


3096  
pCAN
->
CAN_TIMESTP
;

3097 
	}
}

3103 
__ölöe
 
	$AT91F_CAN_GëEº‹Cou¡î
 (

3104 
AT91PS_CAN
 
pCAN


3107  
pCAN
->
CAN_ECR
;

3108 
	}
}

3114 
__ölöe
 
	$AT91F_CAN_InôTøns„rReque°
 (

3115 
AT91PS_CAN
 
pCAN
,

3116 
å™s„r_cmd
)

3118 
pCAN
->
CAN_TCR
 = 
å™s„r_cmd
;

3119 
	}
}

3125 
__ölöe
 
	$AT91F_CAN_InôAb‹tReque°
 (

3126 
AT91PS_CAN
 
pCAN
,

3127 
ab‹t_cmd
)

3129 
pCAN
->
CAN_ACR
 = 
ab‹t_cmd
;

3130 
	}
}

3136 
__ölöe
 
	$AT91F_CAN_CfgMesßgeModeReg
 (

3137 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3138 
mode
)

3140 
CAN_Maûbox
->
CAN_MB_MMR
 = 
mode
;

3141 
	}
}

3147 
__ölöe
 
	$AT91F_CAN_GëMesßgeModeReg
 (

3148 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3150  
CAN_Maûbox
->
CAN_MB_MMR
;

3151 
	}
}

3158 
__ölöe
 
	$AT91F_CAN_CfgMesßgeIDReg
 (

3159 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3160 
id
,

3161 
vîsi⁄
)

3163 if(
vîsi⁄
==0)

3164 
CAN_Maûbox
->
CAN_MB_MID
 = 
id
<<18;

3166 
CAN_Maûbox
->
CAN_MB_MID
 = 
id
 | (1<<29);

3167 
	}
}

3173 
__ölöe
 
	$AT91F_CAN_GëMesßgeIDReg
 (

3174 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3176  
CAN_Maûbox
->
CAN_MB_MID
;

3177 
	}
}

3183 
__ölöe
 
	$AT91F_CAN_CfgMesßgeAc˚±™˚MaskReg
 (

3184 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3185 
mask
)

3187 
CAN_Maûbox
->
CAN_MB_MAM
 = 
mask
;

3188 
	}
}

3194 
__ölöe
 
	$AT91F_CAN_GëMesßgeAc˚±™˚MaskReg
 (

3195 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3197  
CAN_Maûbox
->
CAN_MB_MAM
;

3198 
	}
}

3204 
__ölöe
 
	$AT91F_CAN_GëFamûyID
 (

3205 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3207  
CAN_Maûbox
->
CAN_MB_MFID
;

3208 
	}
}

3214 
__ölöe
 
	$AT91F_CAN_CfgMesßgeCålReg
 (

3215 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3216 
mesßge_˘æ_cmd
)

3218 
CAN_Maûbox
->
CAN_MB_MCR
 = 
mesßge_˘æ_cmd
;

3219 
	}
}

3225 
__ölöe
 
	$AT91F_CAN_GëMesßgeSètus
 (

3226 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3228  
CAN_Maûbox
->
CAN_MB_MSR
;

3229 
	}
}

3235 
__ölöe
 
	$AT91F_CAN_CfgMesßgeD©aLow
 (

3236 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3237 
d©a
)

3239 
CAN_Maûbox
->
CAN_MB_MDL
 = 
d©a
;

3240 
	}
}

3246 
__ölöe
 
	$AT91F_CAN_GëMesßgeD©aLow
 (

3247 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3249  
CAN_Maûbox
->
CAN_MB_MDL
;

3250 
	}
}

3256 
__ölöe
 
	$AT91F_CAN_CfgMesßgeD©aHigh
 (

3257 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3258 
d©a
)

3260 
CAN_Maûbox
->
CAN_MB_MDH
 = 
d©a
;

3261 
	}
}

3267 
__ölöe
 
	$AT91F_CAN_GëMesßgeD©aHigh
 (

3268 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3270  
CAN_Maûbox
->
CAN_MB_MDH
;

3271 
	}
}

3277 
__ölöe
 
	$AT91F_CAN_O≥n
 (

3278 c⁄° 
nuŒ
)

3282 
	}
}

3290 
__ölöe
 
	$AT91F_ADC_E«bÀIt
 (

3291 
AT91PS_ADC
 
pADC
,

3292 
Êag
)

3295 
pADC
->
ADC_IER
 = 
Êag
;

3296 
	}
}

3302 
__ölöe
 
	$AT91F_ADC_DißbÀIt
 (

3303 
AT91PS_ADC
 
pADC
,

3304 
Êag
)

3307 
pADC
->
ADC_IDR
 = 
Êag
;

3308 
	}
}

3314 
__ölöe
 
	$AT91F_ADC_GëSètus
(

3315 
AT91PS_ADC
 
pADC
)

3317  
pADC
->
ADC_SR
;

3318 
	}
}

3324 
__ölöe
 
	$AT91F_ADC_GëI¡îru±MaskSètus
(

3325 
AT91PS_ADC
 
pADC
)

3327  
pADC
->
ADC_IMR
;

3328 
	}
}

3334 
__ölöe
 
	$AT91F_ADC_IsI¡îru±Masked
(

3335 
AT91PS_ADC
 
pADC
,

3336 
Êag
)

3338  (
	`AT91F_ADC_GëI¡îru±MaskSètus
(
pADC
Ë& 
Êag
);

3339 
	}
}

3345 
__ölöe
 
	$AT91F_ADC_IsSètusSë
(

3346 
AT91PS_ADC
 
pADC
,

3347 
Êag
)

3349  (
	`AT91F_ADC_GëSètus
(
pADC
Ë& 
Êag
);

3350 
	}
}

3356 
__ölöe
 
	$AT91F_ADC_CfgModeReg
 (

3357 
AT91PS_ADC
 
pADC
,

3358 
mode
)

3361 
pADC
->
ADC_MR
 = 
mode
;

3362 
	}
}

3368 
__ölöe
 
	$AT91F_ADC_GëModeReg
 (

3369 
AT91PS_ADC
 
pADC


3372  
pADC
->
ADC_MR
;

3373 
	}
}

3379 
__ölöe
 
	$AT91F_ADC_CfgTimögs
 (

3380 
AT91PS_ADC
 
pADC
,

3381 
mck_˛ock
,

3382 
adc_˛ock
,

3383 
°¨tup_time
,

3384 
ßm∂e_™d_hﬁd_time
)

3386 
¥esˇl
,
°¨tup
,
shtim
;

3388 
¥esˇl
 = 
mck_˛ock
/(2*
adc_˛ock
) - 1;

3389 
°¨tup
 = 
adc_˛ock
*
°¨tup_time
/8 - 1;

3390 
shtim
 = 
adc_˛ock
*
ßm∂e_™d_hﬁd_time
/1000 - 1;

3393 
pADC
->
ADC_MR
 = ( (
¥esˇl
<<8Ë& 
AT91C_ADC_PRESCAL
Ë| ( (
°¨tup
<<16Ë& 
AT91C_ADC_STARTUP
Ë| ( (
shtim
<<24Ë& 
AT91C_ADC_SHTIM
);

3394 
	}
}

3400 
__ölöe
 
	$AT91F_ADC_E«bÀCh™√l
 (

3401 
AT91PS_ADC
 
pADC
,

3402 
ch™√l
)

3405 
pADC
->
ADC_CHER
 = 
ch™√l
;

3406 
	}
}

3412 
__ölöe
 
	$AT91F_ADC_DißbÀCh™√l
 (

3413 
AT91PS_ADC
 
pADC
,

3414 
ch™√l
)

3417 
pADC
->
ADC_CHDR
 = 
ch™√l
;

3418 
	}
}

3424 
__ölöe
 
	$AT91F_ADC_GëCh™√lSètus
 (

3425 
AT91PS_ADC
 
pADC


3428  
pADC
->
ADC_CHSR
;

3429 
	}
}

3435 
__ölöe
 
	$AT91F_ADC_SèπC⁄vîsi⁄
 (

3436 
AT91PS_ADC
 
pADC


3439 
pADC
->
ADC_CR
 = 
AT91C_ADC_START
;

3440 
	}
}

3446 
__ölöe
 
	$AT91F_ADC_So·Re£t
 (

3447 
AT91PS_ADC
 
pADC


3450 
pADC
->
ADC_CR
 = 
AT91C_ADC_SWRST
;

3451 
	}
}

3457 
__ölöe
 
	$AT91F_ADC_GëLa°C⁄vîãdD©a
 (

3458 
AT91PS_ADC
 
pADC


3461  
pADC
->
ADC_LCDR
;

3462 
	}
}

3468 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH0
 (

3469 
AT91PS_ADC
 
pADC


3472  
pADC
->
ADC_CDR0
;

3473 
	}
}

3479 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH1
 (

3480 
AT91PS_ADC
 
pADC


3483  
pADC
->
ADC_CDR1
;

3484 
	}
}

3490 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH2
 (

3491 
AT91PS_ADC
 
pADC


3494  
pADC
->
ADC_CDR2
;

3495 
	}
}

3501 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH3
 (

3502 
AT91PS_ADC
 
pADC


3505  
pADC
->
ADC_CDR3
;

3506 
	}
}

3512 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH4
 (

3513 
AT91PS_ADC
 
pADC


3516  
pADC
->
ADC_CDR4
;

3517 
	}
}

3523 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH5
 (

3524 
AT91PS_ADC
 
pADC


3527  
pADC
->
ADC_CDR5
;

3528 
	}
}

3534 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH6
 (

3535 
AT91PS_ADC
 
pADC


3538  
pADC
->
ADC_CDR6
;

3539 
	}
}

3545 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH7
 (

3546 
AT91PS_ADC
 
pADC


3549  
pADC
->
ADC_CDR7
;

3550 
	}
}

3559 
__ölöe
 
	$AT91F_AES_E«bÀIt
 (

3560 
AT91PS_AES
 
pAES
,

3561 
Êag
)

3564 
pAES
->
AES_IER
 = 
Êag
;

3565 
	}
}

3571 
__ölöe
 
	$AT91F_AES_DißbÀIt
 (

3572 
AT91PS_AES
 
pAES
,

3573 
Êag
)

3576 
pAES
->
AES_IDR
 = 
Êag
;

3577 
	}
}

3583 
__ölöe
 
	$AT91F_AES_GëSètus
(

3584 
AT91PS_AES
 
pAES
)

3586  
pAES
->
AES_ISR
;

3587 
	}
}

3593 
__ölöe
 
	$AT91F_AES_GëI¡îru±MaskSètus
(

3594 
AT91PS_AES
 
pAES
)

3596  
pAES
->
AES_IMR
;

3597 
	}
}

3603 
__ölöe
 
	$AT91F_AES_IsI¡îru±Masked
(

3604 
AT91PS_AES
 
pAES
,

3605 
Êag
)

3607  (
	`AT91F_AES_GëI¡îru±MaskSètus
(
pAES
Ë& 
Êag
);

3608 
	}
}

3614 
__ölöe
 
	$AT91F_AES_IsSètusSë
(

3615 
AT91PS_AES
 
pAES
,

3616 
Êag
)

3618  (
	`AT91F_AES_GëSètus
(
pAES
Ë& 
Êag
);

3619 
	}
}

3625 
__ölöe
 
	$AT91F_AES_CfgModeReg
 (

3626 
AT91PS_AES
 
pAES
,

3627 
mode
)

3630 
pAES
->
AES_MR
 = 
mode
;

3631 
	}
}

3637 
__ölöe
 
	$AT91F_AES_GëModeReg
 (

3638 
AT91PS_AES
 
pAES


3641  
pAES
->
AES_MR
;

3642 
	}
}

3648 
__ölöe
 
	$AT91F_AES_SèπPro˚ssög
 (

3649 
AT91PS_AES
 
pAES


3652 
pAES
->
AES_CR
 = 
AT91C_AES_START
;

3653 
	}
}

3659 
__ölöe
 
	$AT91F_AES_So·Re£t
 (

3660 
AT91PS_AES
 
pAES


3663 
pAES
->
AES_CR
 = 
AT91C_AES_SWRST
;

3664 
	}
}

3670 
__ölöe
 
	$AT91F_AES_LﬂdNewSìd
 (

3671 
AT91PS_AES
 
pAES


3674 
pAES
->
AES_CR
 = 
AT91C_AES_LOADSEED
;

3675 
	}
}

3681 
__ölöe
 
	$AT91F_AES_SëCry±oKey
 (

3682 
AT91PS_AES
 
pAES
,

3683 
ödex
,

3684 
keyw‹d


3687 
pAES
->
AES_KEYWxR
[
ödex
] = 
keyw‹d
;

3688 
	}
}

3694 
__ölöe
 
	$AT91F_AES_I≈utD©a
 (

3695 
AT91PS_AES
 
pAES
,

3696 
ödex
,

3697 
öd©a


3700 
pAES
->
AES_IDATAxR
[
ödex
] = 
öd©a
;

3701 
	}
}

3707 
__ölöe
 
	$AT91F_AES_GëOuçutD©a
 (

3708 
AT91PS_AES
 
pAES
,

3709 
ödex


3712  
pAES
->
AES_ODATAxR
[
ödex
];

3713 
	}
}

3719 
__ölöe
 
	$AT91F_AES_SëInôüliz©i⁄Ve˘‹
 (

3720 
AT91PS_AES
 
pAES
,

3721 
ödex
,

3722 
öôve˘‹


3725 
pAES
->
AES_IVxR
[
ödex
] = 
öôve˘‹
;

3726 
	}
}

3735 
__ölöe
 
	$AT91F_TDES_E«bÀIt
 (

3736 
AT91PS_TDES
 
pTDES
,

3737 
Êag
)

3740 
pTDES
->
TDES_IER
 = 
Êag
;

3741 
	}
}

3747 
__ölöe
 
	$AT91F_TDES_DißbÀIt
 (

3748 
AT91PS_TDES
 
pTDES
,

3749 
Êag
)

3752 
pTDES
->
TDES_IDR
 = 
Êag
;

3753 
	}
}

3759 
__ölöe
 
	$AT91F_TDES_GëSètus
(

3760 
AT91PS_TDES
 
pTDES
)

3762  
pTDES
->
TDES_ISR
;

3763 
	}
}

3769 
__ölöe
 
	$AT91F_TDES_GëI¡îru±MaskSètus
(

3770 
AT91PS_TDES
 
pTDES
)

3772  
pTDES
->
TDES_IMR
;

3773 
	}
}

3779 
__ölöe
 
	$AT91F_TDES_IsI¡îru±Masked
(

3780 
AT91PS_TDES
 
pTDES
,

3781 
Êag
)

3783  (
	`AT91F_TDES_GëI¡îru±MaskSètus
(
pTDES
Ë& 
Êag
);

3784 
	}
}

3790 
__ölöe
 
	$AT91F_TDES_IsSètusSë
(

3791 
AT91PS_TDES
 
pTDES
,

3792 
Êag
)

3794  (
	`AT91F_TDES_GëSètus
(
pTDES
Ë& 
Êag
);

3795 
	}
}

3801 
__ölöe
 
	$AT91F_TDES_CfgModeReg
 (

3802 
AT91PS_TDES
 
pTDES
,

3803 
mode
)

3806 
pTDES
->
TDES_MR
 = 
mode
;

3807 
	}
}

3813 
__ölöe
 
	$AT91F_TDES_GëModeReg
 (

3814 
AT91PS_TDES
 
pTDES


3817  
pTDES
->
TDES_MR
;

3818 
	}
}

3824 
__ölöe
 
	$AT91F_TDES_SèπPro˚ssög
 (

3825 
AT91PS_TDES
 
pTDES


3828 
pTDES
->
TDES_CR
 = 
AT91C_TDES_START
;

3829 
	}
}

3835 
__ölöe
 
	$AT91F_TDES_So·Re£t
 (

3836 
AT91PS_TDES
 
pTDES


3839 
pTDES
->
TDES_CR
 = 
AT91C_TDES_SWRST
;

3840 
	}
}

3846 
__ölöe
 
	$AT91F_TDES_SëCry±oKey1
 (

3847 
AT91PS_TDES
 
pTDES
,

3848 
ödex
,

3849 
keyw‹d


3852 
pTDES
->
TDES_KEY1WxR
[
ödex
] = 
keyw‹d
;

3853 
	}
}

3859 
__ölöe
 
	$AT91F_TDES_SëCry±oKey2
 (

3860 
AT91PS_TDES
 
pTDES
,

3861 
ödex
,

3862 
keyw‹d


3865 
pTDES
->
TDES_KEY2WxR
[
ödex
] = 
keyw‹d
;

3866 
	}
}

3872 
__ölöe
 
	$AT91F_TDES_SëCry±oKey3
 (

3873 
AT91PS_TDES
 
pTDES
,

3874 
ödex
,

3875 
keyw‹d


3878 
pTDES
->
TDES_KEY3WxR
[
ödex
] = 
keyw‹d
;

3879 
	}
}

3885 
__ölöe
 
	$AT91F_TDES_I≈utD©a
 (

3886 
AT91PS_TDES
 
pTDES
,

3887 
ödex
,

3888 
öd©a


3891 
pTDES
->
TDES_IDATAxR
[
ödex
] = 
öd©a
;

3892 
	}
}

3898 
__ölöe
 
	$AT91F_TDES_GëOuçutD©a
 (

3899 
AT91PS_TDES
 
pTDES
,

3900 
ödex


3903  
pTDES
->
TDES_ODATAxR
[
ödex
];

3904 
	}
}

3910 
__ölöe
 
	$AT91F_TDES_SëInôüliz©i⁄Ve˘‹
 (

3911 
AT91PS_TDES
 
pTDES
,

3912 
ödex
,

3913 
öôve˘‹


3916 
pTDES
->
TDES_IVxR
[
ödex
] = 
öôve˘‹
;

3917 
	}
}

3923 
__ölöe
 
	$AT91F_DBGU_CfgPMC
 ()

3925 
	`AT91F_PMC_E«bÀPîùhClock
(

3926 
AT91C_BASE_PMC
,

3927 ((Ë1 << 
AT91C_ID_SYS
));

3928 
	}
}

3934 
__ölöe
 
	$AT91F_DBGU_CfgPIO
 ()

3937 
	`AT91F_PIO_CfgPîùh
(

3938 
AT91C_BASE_PIOA
,

3939 ((Ë
AT91C_PA27_DRXD
 ) |

3940 ((Ë
AT91C_PA28_DTXD
 ),

3942 
	}
}

3948 
__ölöe
 
	$AT91F_PMC_CfgPMC
 ()

3950 
	`AT91F_PMC_E«bÀPîùhClock
(

3951 
AT91C_BASE_PMC
,

3952 ((Ë1 << 
AT91C_ID_SYS
));

3953 
	}
}

3959 
__ölöe
 
	$AT91F_PMC_CfgPIO
 ()

3962 
	`AT91F_PIO_CfgPîùh
(

3963 
AT91C_BASE_PIOB
,

3964 ((Ë
AT91C_PB30_PCK2
 ) |

3965 ((Ë
AT91C_PB29_PCK1
 ),

3966 ((Ë
AT91C_PB20_PCK0
 ) |

3967 ((Ë
AT91C_PB0_PCK0
 ) |

3968 ((Ë
AT91C_PB22_PCK2
 ) |

3969 ((Ë
AT91C_PB21_PCK1
 ));

3971 
	`AT91F_PIO_CfgPîùh
(

3972 
AT91C_BASE_PIOA
,

3974 ((Ë
AT91C_PA30_PCK2
 ) |

3975 ((Ë
AT91C_PA13_PCK1
 ) |

3976 ((Ë
AT91C_PA27_PCK3
 ));

3977 
	}
}

3983 
__ölöe
 
	$AT91F_VREG_CfgPMC
 ()

3985 
	`AT91F_PMC_E«bÀPîùhClock
(

3986 
AT91C_BASE_PMC
,

3987 ((Ë1 << 
AT91C_ID_SYS
));

3988 
	}
}

3994 
__ölöe
 
	$AT91F_RSTC_CfgPMC
 ()

3996 
	`AT91F_PMC_E«bÀPîùhClock
(

3997 
AT91C_BASE_PMC
,

3998 ((Ë1 << 
AT91C_ID_SYS
));

3999 
	}
}

4005 
__ölöe
 
	$AT91F_SSC_CfgPMC
 ()

4007 
	`AT91F_PMC_E«bÀPîùhClock
(

4008 
AT91C_BASE_PMC
,

4009 ((Ë1 << 
AT91C_ID_SSC
));

4010 
	}
}

4016 
__ölöe
 
	$AT91F_SSC_CfgPIO
 ()

4019 
	`AT91F_PIO_CfgPîùh
(

4020 
AT91C_BASE_PIOA
,

4021 ((Ë
AT91C_PA25_RK
 ) |

4022 ((Ë
AT91C_PA22_TK
 ) |

4023 ((Ë
AT91C_PA21_TF
 ) |

4024 ((Ë
AT91C_PA24_RD
 ) |

4025 ((Ë
AT91C_PA26_RF
 ) |

4026 ((Ë
AT91C_PA23_TD
 ),

4028 
	}
}

4034 
__ölöe
 
	$AT91F_WDTC_CfgPMC
 ()

4036 
	`AT91F_PMC_E«bÀPîùhClock
(

4037 
AT91C_BASE_PMC
,

4038 ((Ë1 << 
AT91C_ID_SYS
));

4039 
	}
}

4045 
__ölöe
 
	$AT91F_US1_CfgPMC
 ()

4047 
	`AT91F_PMC_E«bÀPîùhClock
(

4048 
AT91C_BASE_PMC
,

4049 ((Ë1 << 
AT91C_ID_US1
));

4050 
	}
}

4056 
__ölöe
 
	$AT91F_US1_CfgPIO
 ()

4059 
	`AT91F_PIO_CfgPîùh
(

4060 
AT91C_BASE_PIOB
,

4062 ((Ë
AT91C_PB26_RI1
 ) |

4063 ((Ë
AT91C_PB24_DSR1
 ) |

4064 ((Ë
AT91C_PB23_DCD1
 ) |

4065 ((Ë
AT91C_PB25_DTR1
 ));

4067 
	`AT91F_PIO_CfgPîùh
(

4068 
AT91C_BASE_PIOA
,

4069 ((Ë
AT91C_PA7_SCK1
 ) |

4070 ((Ë
AT91C_PA8_RTS1
 ) |

4071 ((Ë
AT91C_PA6_TXD1
 ) |

4072 ((Ë
AT91C_PA5_RXD1
 ) |

4073 ((Ë
AT91C_PA9_CTS1
 ),

4075 
	}
}

4081 
__ölöe
 
	$AT91F_US0_CfgPMC
 ()

4083 
	`AT91F_PMC_E«bÀPîùhClock
(

4084 
AT91C_BASE_PMC
,

4085 ((Ë1 << 
AT91C_ID_US0
));

4086 
	}
}

4092 
__ölöe
 
	$AT91F_US0_CfgPIO
 ()

4095 
	`AT91F_PIO_CfgPîùh
(

4096 
AT91C_BASE_PIOA
,

4097 ((Ë
AT91C_PA0_RXD0
 ) |

4098 ((Ë
AT91C_PA4_CTS0
 ) |

4099 ((Ë
AT91C_PA3_RTS0
 ) |

4100 ((Ë
AT91C_PA2_SCK0
 ) |

4101 ((Ë
AT91C_PA1_TXD0
 ),

4103 
	}
}

4109 
__ölöe
 
	$AT91F_SPI1_CfgPMC
 ()

4111 
	`AT91F_PMC_E«bÀPîùhClock
(

4112 
AT91C_BASE_PMC
,

4113 ((Ë1 << 
AT91C_ID_SPI1
));

4114 
	}
}

4120 
__ölöe
 
	$AT91F_SPI1_CfgPIO
 ()

4123 
	`AT91F_PIO_CfgPîùh
(

4124 
AT91C_BASE_PIOB
,

4126 ((Ë
AT91C_PB16_NPCS13
 ) |

4127 ((Ë
AT91C_PB10_NPCS11
 ) |

4128 ((Ë
AT91C_PB11_NPCS12
 ));

4130 
	`AT91F_PIO_CfgPîùh
(

4131 
AT91C_BASE_PIOA
,

4133 ((Ë
AT91C_PA4_NPCS13
 ) |

4134 ((Ë
AT91C_PA29_NPCS13
 ) |

4135 ((Ë
AT91C_PA21_NPCS10
 ) |

4136 ((Ë
AT91C_PA22_SPCK1
 ) |

4137 ((Ë
AT91C_PA25_NPCS11
 ) |

4138 ((Ë
AT91C_PA2_NPCS11
 ) |

4139 ((Ë
AT91C_PA24_MISO1
 ) |

4140 ((Ë
AT91C_PA3_NPCS12
 ) |

4141 ((Ë
AT91C_PA26_NPCS12
 ) |

4142 ((Ë
AT91C_PA23_MOSI1
 ));

4143 
	}
}

4149 
__ölöe
 
	$AT91F_SPI0_CfgPMC
 ()

4151 
	`AT91F_PMC_E«bÀPîùhClock
(

4152 
AT91C_BASE_PMC
,

4153 ((Ë1 << 
AT91C_ID_SPI0
));

4154 
	}
}

4160 
__ölöe
 
	$AT91F_SPI0_CfgPIO
 ()

4163 
	`AT91F_PIO_CfgPîùh
(

4164 
AT91C_BASE_PIOB
,

4166 ((Ë
AT91C_PB13_NPCS01
 ) |

4167 ((Ë
AT91C_PB17_NPCS03
 ) |

4168 ((Ë
AT91C_PB14_NPCS02
 ));

4170 
	`AT91F_PIO_CfgPîùh
(

4171 
AT91C_BASE_PIOA
,

4172 ((Ë
AT91C_PA16_MISO0
 ) |

4173 ((Ë
AT91C_PA13_NPCS01
 ) |

4174 ((Ë
AT91C_PA15_NPCS03
 ) |

4175 ((Ë
AT91C_PA17_MOSI0
 ) |

4176 ((Ë
AT91C_PA18_SPCK0
 ) |

4177 ((Ë
AT91C_PA14_NPCS02
 ) |

4178 ((Ë
AT91C_PA12_NPCS00
 ),

4179 ((Ë
AT91C_PA7_NPCS01
 ) |

4180 ((Ë
AT91C_PA9_NPCS03
 ) |

4181 ((Ë
AT91C_PA8_NPCS02
 ));

4182 
	}
}

4188 
__ölöe
 
	$AT91F_PITC_CfgPMC
 ()

4190 
	`AT91F_PMC_E«bÀPîùhClock
(

4191 
AT91C_BASE_PMC
,

4192 ((Ë1 << 
AT91C_ID_SYS
));

4193 
	}
}

4199 
__ölöe
 
	$AT91F_AIC_CfgPMC
 ()

4201 
	`AT91F_PMC_E«bÀPîùhClock
(

4202 
AT91C_BASE_PMC
,

4203 ((Ë1 << 
AT91C_ID_FIQ
) |

4204 ((Ë1 << 
AT91C_ID_IRQ0
) |

4205 ((Ë1 << 
AT91C_ID_IRQ1
));

4206 
	}
}

4212 
__ölöe
 
	$AT91F_AIC_CfgPIO
 ()

4215 
	`AT91F_PIO_CfgPîùh
(

4216 
AT91C_BASE_PIOA
,

4217 ((Ë
AT91C_PA30_IRQ0
 ) |

4218 ((Ë
AT91C_PA29_FIQ
 ),

4219 ((Ë
AT91C_PA14_IRQ1
 ));

4220 
	}
}

4226 
__ölöe
 
	$AT91F_AES_CfgPMC
 ()

4228 
	`AT91F_PMC_E«bÀPîùhClock
(

4229 
AT91C_BASE_PMC
,

4230 ((Ë1 << 
AT91C_ID_AES
));

4231 
	}
}

4237 
__ölöe
 
	$AT91F_TWI_CfgPMC
 ()

4239 
	`AT91F_PMC_E«bÀPîùhClock
(

4240 
AT91C_BASE_PMC
,

4241 ((Ë1 << 
AT91C_ID_TWI
));

4242 
	}
}

4248 
__ölöe
 
	$AT91F_TWI_CfgPIO
 ()

4251 
	`AT91F_PIO_CfgPîùh
(

4252 
AT91C_BASE_PIOA
,

4253 ((Ë
AT91C_PA11_TWCK
 ) |

4254 ((Ë
AT91C_PA10_TWD
 ),

4256 
	}
}

4262 
__ölöe
 
	$AT91F_ADC_CfgPMC
 ()

4264 
	`AT91F_PMC_E«bÀPîùhClock
(

4265 
AT91C_BASE_PMC
,

4266 ((Ë1 << 
AT91C_ID_ADC
));

4267 
	}
}

4273 
__ölöe
 
	$AT91F_ADC_CfgPIO
 ()

4276 
	`AT91F_PIO_CfgPîùh
(

4277 
AT91C_BASE_PIOB
,

4279 ((Ë
AT91C_PB18_ADTRG
 ));

4280 
	}
}

4286 
__ölöe
 
	$AT91F_PWMC_CH3_CfgPIO
 ()

4289 
	`AT91F_PIO_CfgPîùh
(

4290 
AT91C_BASE_PIOB
,

4291 ((Ë
AT91C_PB22_PWM3
 ),

4292 ((Ë
AT91C_PB30_PWM3
 ));

4293 
	}
}

4299 
__ölöe
 
	$AT91F_PWMC_CH2_CfgPIO
 ()

4302 
	`AT91F_PIO_CfgPîùh
(

4303 
AT91C_BASE_PIOB
,

4304 ((Ë
AT91C_PB21_PWM2
 ),

4305 ((Ë
AT91C_PB29_PWM2
 ));

4306 
	}
}

4312 
__ölöe
 
	$AT91F_PWMC_CH1_CfgPIO
 ()

4315 
	`AT91F_PIO_CfgPîùh
(

4316 
AT91C_BASE_PIOB
,

4317 ((Ë
AT91C_PB20_PWM1
 ),

4318 ((Ë
AT91C_PB28_PWM1
 ));

4319 
	}
}

4325 
__ölöe
 
	$AT91F_PWMC_CH0_CfgPIO
 ()

4328 
	`AT91F_PIO_CfgPîùh
(

4329 
AT91C_BASE_PIOB
,

4330 ((Ë
AT91C_PB19_PWM0
 ),

4331 ((Ë
AT91C_PB27_PWM0
 ));

4332 
	}
}

4338 
__ölöe
 
	$AT91F_RTTC_CfgPMC
 ()

4340 
	`AT91F_PMC_E«bÀPîùhClock
(

4341 
AT91C_BASE_PMC
,

4342 ((Ë1 << 
AT91C_ID_SYS
));

4343 
	}
}

4349 
__ölöe
 
	$AT91F_UDP_CfgPMC
 ()

4351 
	`AT91F_PMC_E«bÀPîùhClock
(

4352 
AT91C_BASE_PMC
,

4353 ((Ë1 << 
AT91C_ID_UDP
));

4354 
	}
}

4360 
__ölöe
 
	$AT91F_TDES_CfgPMC
 ()

4362 
	`AT91F_PMC_E«bÀPîùhClock
(

4363 
AT91C_BASE_PMC
,

4364 ((Ë1 << 
AT91C_ID_TDES
));

4365 
	}
}

4371 
__ölöe
 
	$AT91F_EMAC_CfgPMC
 ()

4373 
	`AT91F_PMC_E«bÀPîùhClock
(

4374 
AT91C_BASE_PMC
,

4375 ((Ë1 << 
AT91C_ID_EMAC
));

4376 
	}
}

4382 
__ölöe
 
	$AT91F_EMAC_CfgPIO
 ()

4385 
	`AT91F_PIO_CfgPîùh
(

4386 
AT91C_BASE_PIOB
,

4387 ((Ë
AT91C_PB2_ETX0
 ) |

4388 ((Ë
AT91C_PB12_ETXER
 ) |

4389 ((Ë
AT91C_PB16_ECOL
 ) |

4390 ((Ë
AT91C_PB11_ETX3
 ) |

4391 ((Ë
AT91C_PB6_ERX1
 ) |

4392 ((Ë
AT91C_PB15_ERXDV
 ) |

4393 ((Ë
AT91C_PB13_ERX2
 ) |

4394 ((Ë
AT91C_PB3_ETX1
 ) |

4395 ((Ë
AT91C_PB8_EMDC
 ) |

4396 ((Ë
AT91C_PB5_ERX0
 ) |

4398 ((Ë
AT91C_PB14_ERX3
 ) |

4399 ((Ë
AT91C_PB4_ECRS_ECRSDV
) |

4400 ((Ë
AT91C_PB1_ETXEN
 ) |

4401 ((Ë
AT91C_PB10_ETX2
 ) |

4402 ((Ë
AT91C_PB0_ETXCK_EREFCK
) |

4403 ((Ë
AT91C_PB9_EMDIO
 ) |

4404 ((Ë
AT91C_PB7_ERXER
 ) |

4405 ((Ë
AT91C_PB17_ERXCK
 ),

4407 
	}
}

4413 
__ölöe
 
	$AT91F_TC0_CfgPMC
 ()

4415 
	`AT91F_PMC_E«bÀPîùhClock
(

4416 
AT91C_BASE_PMC
,

4417 ((Ë1 << 
AT91C_ID_TC0
));

4418 
	}
}

4424 
__ölöe
 
	$AT91F_TC0_CfgPIO
 ()

4427 
	`AT91F_PIO_CfgPîùh
(

4428 
AT91C_BASE_PIOB
,

4429 ((Ë
AT91C_PB23_TIOA0
 ) |

4430 ((Ë
AT91C_PB24_TIOB0
 ),

4431 ((Ë
AT91C_PB12_TCLK0
 ));

4432 
	}
}

4438 
__ölöe
 
	$AT91F_TC1_CfgPMC
 ()

4440 
	`AT91F_PMC_E«bÀPîùhClock
(

4441 
AT91C_BASE_PMC
,

4442 ((Ë1 << 
AT91C_ID_TC1
));

4443 
	}
}

4449 
__ölöe
 
	$AT91F_TC1_CfgPIO
 ()

4452 
	`AT91F_PIO_CfgPîùh
(

4453 
AT91C_BASE_PIOB
,

4454 ((Ë
AT91C_PB25_TIOA1
 ) |

4455 ((Ë
AT91C_PB26_TIOB1
 ),

4456 ((Ë
AT91C_PB19_TCLK1
 ));

4457 
	}
}

4463 
__ölöe
 
	$AT91F_TC2_CfgPMC
 ()

4465 
	`AT91F_PMC_E«bÀPîùhClock
(

4466 
AT91C_BASE_PMC
,

4467 ((Ë1 << 
AT91C_ID_TC2
));

4468 
	}
}

4474 
__ölöe
 
	$AT91F_TC2_CfgPIO
 ()

4477 
	`AT91F_PIO_CfgPîùh
(

4478 
AT91C_BASE_PIOB
,

4479 ((Ë
AT91C_PB28_TIOB2
 ) |

4480 ((Ë
AT91C_PB27_TIOA2
 ),

4483 
	`AT91F_PIO_CfgPîùh
(

4484 
AT91C_BASE_PIOA
,

4486 ((Ë
AT91C_PA15_TCLK2
 ));

4487 
	}
}

4493 
__ölöe
 
	$AT91F_MC_CfgPMC
 ()

4495 
	`AT91F_PMC_E«bÀPîùhClock
(

4496 
AT91C_BASE_PMC
,

4497 ((Ë1 << 
AT91C_ID_SYS
));

4498 
	}
}

4504 
__ölöe
 
	$AT91F_PIOA_CfgPMC
 ()

4506 
	`AT91F_PMC_E«bÀPîùhClock
(

4507 
AT91C_BASE_PMC
,

4508 ((Ë1 << 
AT91C_ID_PIOA
));

4509 
	}
}

4515 
__ölöe
 
	$AT91F_PIOB_CfgPMC
 ()

4517 
	`AT91F_PMC_E«bÀPîùhClock
(

4518 
AT91C_BASE_PMC
,

4519 ((Ë1 << 
AT91C_ID_PIOB
));

4520 
	}
}

4526 
__ölöe
 
	$AT91F_CAN_CfgPMC
 ()

4528 
	`AT91F_PMC_E«bÀPîùhClock
(

4529 
AT91C_BASE_PMC
,

4530 ((Ë1 << 
AT91C_ID_CAN
));

4531 
	}
}

4537 
__ölöe
 
	$AT91F_CAN_CfgPIO
 ()

4540 
	`AT91F_PIO_CfgPîùh
(

4541 
AT91C_BASE_PIOA
,

4542 ((Ë
AT91C_PA20_CANTX
 ) |

4543 ((Ë
AT91C_PA19_CANRX
 ),

4545 
	}
}

4551 
__ölöe
 
	$AT91F_PWMC_CfgPMC
 ()

4553 
	`AT91F_PMC_E«bÀPîùhClock
(

4554 
AT91C_BASE_PMC
,

4555 ((Ë1 << 
AT91C_ID_PWMC
));

4556 
	}
}

	@Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h

43 #i‚de‡
lib_AT91SAM7X256_H


44 
	#lib_AT91SAM7X256_H


	)

49 
	#AT91C_AIC_BRANCH_OPCODE
 (((*) ()) 0xE51FFF20)

50 

	)

55 
__ölöe
 
AT91F_AIC_C⁄figuªIt
 (

56 
AT91PS_AIC
 
pAic
,

57 
úq_id
,

58 
¥i‹ôy
,

59 
§c_ty≥
,

60 (*
√wH™dÀr
) () )

62 
ﬁdH™dÀr
;

63 
mask
 ;

65 
ﬁdH™dÀr
 = 
pAic
->
AIC_SVR
[
úq_id
];

67 
mask
 = 0x1 << 
úq_id
 ;

69 
pAic
->
AIC_IDCR
 = 
mask
 ;

71 
pAic
->
AIC_SVR
[
úq_id
] = (Ë
√wH™dÀr
 ;

73 
pAic
->
AIC_SMR
[
úq_id
] = 
§c_ty≥
 | 
¥i‹ôy
 ;

75 
pAic
->
AIC_ICCR
 = 
mask
 ;

77  
ﬁdH™dÀr
;

78 
	}
}

84 
__ölöe
 
	$AT91F_AIC_E«bÀIt
 (

85 
AT91PS_AIC
 
pAic
,

86 
úq_id
 )

89 
pAic
->
AIC_IECR
 = 0x1 << 
úq_id
 ;

90 
	}
}

96 
__ölöe
 
	$AT91F_AIC_DißbÀIt
 (

97 
AT91PS_AIC
 
pAic
,

98 
úq_id
 )

100 
mask
 = 0x1 << 
úq_id
;

102 
pAic
->
AIC_IDCR
 = 
mask
 ;

104 
pAic
->
AIC_ICCR
 = 
mask
 ;

105 
	}
}

111 
__ölöe
 
	$AT91F_AIC_CÀ¨It
 (

112 
AT91PS_AIC
 
pAic
,

113 
úq_id
)

116 
pAic
->
AIC_ICCR
 = (0x1 << 
úq_id
);

117 
	}
}

123 
__ölöe
 
	$AT91F_AIC_AcknowÀdgeIt
 (

124 
AT91PS_AIC
 
pAic
)

126 
pAic
->
AIC_EOICR
 =ÖAic->AIC_EOICR;

127 
	}
}

133 
__ölöe
 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
 (

134 *
pVe˘‹
,

135 (*
H™dÀr
) () )

137 
ﬁdVe˘‹
 = *
pVe˘‹
;

139 i‡((Ë
H™dÀr
 =(Ë
AT91C_AIC_BRANCH_OPCODE
)

140 *
pVe˘‹
 = (Ë
AT91C_AIC_BRANCH_OPCODE
;

142 *
pVe˘‹
 = (((((Ë
H™dÀr
) - (()ÖVector) - 0x8) >> 2) & 0x00FFFFFF) | 0xEA000000;

144  
ﬁdVe˘‹
;

145 
	}
}

151 
__ölöe
 
	$AT91F_AIC_Trig
 (

152 
AT91PS_AIC
 
pAic
,

153 
úq_id
)

155 
pAic
->
AIC_ISCR
 = (0x1 << 
úq_id
) ;

156 
	}
}

162 
__ölöe
 
	$AT91F_AIC_IsA˘ive
 (

163 
AT91PS_AIC
 
pAic
,

164 
úq_id
)

166  (
pAic
->
AIC_ISR
 & (0x1 << 
úq_id
));

167 
	}
}

173 
__ölöe
 
	$AT91F_AIC_IsPídög
 (

174 
AT91PS_AIC
 
pAic
,

175 
úq_id
)

177  (
pAic
->
AIC_IPR
 & (0x1 << 
úq_id
));

178 
	}
}

184 
__ölöe
 
AT91F_AIC_O≥n
(

185 
AT91PS_AIC
 
pAic
,

186 (*
IrqH™dÀr
) (),

187 (*
FiqH™dÀr
) (),

188 (*
DeÁu…H™dÀr
) (),

189 (*
SpuriousH™dÀr
) (),

190 
¥Ÿe˘Mode
)

192 
	gi
;

195 
	gi
 = 0; i < 32; ++i) {

196 
AT91F_AIC_DißbÀIt
(
pAic
, 
i
);

197 
AT91F_AIC_C⁄figuªIt
(
pAic
, 
i
, 
AT91C_AIC_PRIOR_LOWEST
, 
AT91C_AIC_SRCTYPE_HIGH_LEVEL
, 
DeÁu…H™dÀr
);

201 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
((*Ë0x18, 
IrqH™dÀr
);

203 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
((*Ë0x1C, 
FiqH™dÀr
);

205 
	gpAic
->
	gAIC_SPU
 = (Ë
SpuriousH™dÀr
;

206 
	gpAic
->
	gAIC_DCR
 = 
¥Ÿe˘Mode
;

215 
__ölöe
 
	$AT91F_PDC_SëNextRx
 (

216 
AT91PS_PDC
 
pPDC
,

217 *
addªss
,

218 
byãs
)

220 
pPDC
->
PDC_RNPR
 = (Ë
addªss
;

221 
pPDC
->
PDC_RNCR
 = 
byãs
;

222 
	}
}

228 
__ölöe
 
	$AT91F_PDC_SëNextTx
 (

229 
AT91PS_PDC
 
pPDC
,

230 *
addªss
,

231 
byãs
)

233 
pPDC
->
PDC_TNPR
 = (Ë
addªss
;

234 
pPDC
->
PDC_TNCR
 = 
byãs
;

235 
	}
}

241 
__ölöe
 
	$AT91F_PDC_SëRx
 (

242 
AT91PS_PDC
 
pPDC
,

243 *
addªss
,

244 
byãs
)

246 
pPDC
->
PDC_RPR
 = (Ë
addªss
;

247 
pPDC
->
PDC_RCR
 = 
byãs
;

248 
	}
}

254 
__ölöe
 
	$AT91F_PDC_SëTx
 (

255 
AT91PS_PDC
 
pPDC
,

256 *
addªss
,

257 
byãs
)

259 
pPDC
->
PDC_TPR
 = (Ë
addªss
;

260 
pPDC
->
PDC_TCR
 = 
byãs
;

261 
	}
}

267 
__ölöe
 
	$AT91F_PDC_E«bÀTx
 (

268 
AT91PS_PDC
 
pPDC
 )

270 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTEN
;

271 
	}
}

277 
__ölöe
 
	$AT91F_PDC_E«bÀRx
 (

278 
AT91PS_PDC
 
pPDC
 )

280 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTEN
;

281 
	}
}

287 
__ölöe
 
	$AT91F_PDC_DißbÀTx
 (

288 
AT91PS_PDC
 
pPDC
 )

290 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTDIS
;

291 
	}
}

297 
__ölöe
 
	$AT91F_PDC_DißbÀRx
 (

298 
AT91PS_PDC
 
pPDC
 )

300 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTDIS
;

301 
	}
}

307 
__ölöe
 
	$AT91F_PDC_IsTxEm±y
 (

308 
AT91PS_PDC
 
pPDC
 )

310  !(
pPDC
->
PDC_TCR
);

311 
	}
}

317 
__ölöe
 
	$AT91F_PDC_IsNextTxEm±y
 (

318 
AT91PS_PDC
 
pPDC
 )

320  !(
pPDC
->
PDC_TNCR
);

321 
	}
}

327 
__ölöe
 
	$AT91F_PDC_IsRxEm±y
 (

328 
AT91PS_PDC
 
pPDC
 )

330  !(
pPDC
->
PDC_RCR
);

331 
	}
}

337 
__ölöe
 
	$AT91F_PDC_IsNextRxEm±y
 (

338 
AT91PS_PDC
 
pPDC
 )

340  !(
pPDC
->
PDC_RNCR
);

341 
	}
}

347 
__ölöe
 
	$AT91F_PDC_O≥n
 (

348 
AT91PS_PDC
 
pPDC
)

351 
	`AT91F_PDC_DißbÀRx
(
pPDC
);

352 
	`AT91F_PDC_DißbÀTx
(
pPDC
);

355 
	`AT91F_PDC_SëNextTx
(
pPDC
, (*) 0, 0);

356 
	`AT91F_PDC_SëNextRx
(
pPDC
, (*) 0, 0);

357 
	`AT91F_PDC_SëTx
(
pPDC
, (*) 0, 0);

358 
	`AT91F_PDC_SëRx
(
pPDC
, (*) 0, 0);

361 
	`AT91F_PDC_E«bÀRx
(
pPDC
);

362 
	`AT91F_PDC_E«bÀTx
(
pPDC
);

363 
	}
}

369 
__ölöe
 
	$AT91F_PDC_Clo£
 (

370 
AT91PS_PDC
 
pPDC
)

373 
	`AT91F_PDC_DißbÀRx
(
pPDC
);

374 
	`AT91F_PDC_DißbÀTx
(
pPDC
);

377 
	`AT91F_PDC_SëNextTx
(
pPDC
, (*) 0, 0);

378 
	`AT91F_PDC_SëNextRx
(
pPDC
, (*) 0, 0);

379 
	`AT91F_PDC_SëTx
(
pPDC
, (*) 0, 0);

380 
	`AT91F_PDC_SëRx
(
pPDC
, (*) 0, 0);

382 
	}
}

388 
__ölöe
 
	$AT91F_PDC_SídFøme
(

389 
AT91PS_PDC
 
pPDC
,

390 *
pBuf„r
,

391 
szBuf„r
,

392 *
pNextBuf„r
,

393 
szNextBuf„r
 )

395 i‡(
	`AT91F_PDC_IsTxEm±y
(
pPDC
)) {

397 
	`AT91F_PDC_SëTx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

398 
	`AT91F_PDC_SëNextTx
(
pPDC
, 
pNextBuf„r
, 
szNextBuf„r
);

401 i‡(
	`AT91F_PDC_IsNextTxEm±y
(
pPDC
)) {

403 
	`AT91F_PDC_SëNextTx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

410 
	}
}

416 
__ölöe
 
	$AT91F_PDC_Re˚iveFøme
 (

417 
AT91PS_PDC
 
pPDC
,

418 *
pBuf„r
,

419 
szBuf„r
,

420 *
pNextBuf„r
,

421 
szNextBuf„r
 )

423 i‡(
	`AT91F_PDC_IsRxEm±y
(
pPDC
)) {

425 
	`AT91F_PDC_SëRx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

426 
	`AT91F_PDC_SëNextRx
(
pPDC
, 
pNextBuf„r
, 
szNextBuf„r
);

429 i‡(
	`AT91F_PDC_IsNextRxEm±y
(
pPDC
)) {

431 
	`AT91F_PDC_SëNextRx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

438 
	}
}

446 
__ölöe
 
	$AT91F_DBGU_I¡îru±E«bÀ
(

447 
AT91PS_DBGU
 
pDbgu
,

448 
Êag
)

450 
pDbgu
->
DBGU_IER
 = 
Êag
;

451 
	}
}

457 
__ölöe
 
	$AT91F_DBGU_I¡îru±DißbÀ
(

458 
AT91PS_DBGU
 
pDbgu
,

459 
Êag
)

461 
pDbgu
->
DBGU_IDR
 = 
Êag
;

462 
	}
}

468 
__ölöe
 
	$AT91F_DBGU_GëI¡îru±MaskSètus
(

469 
AT91PS_DBGU
 
pDbgu
)

471  
pDbgu
->
DBGU_IMR
;

472 
	}
}

478 
__ölöe
 
	$AT91F_DBGU_IsI¡îru±Masked
(

479 
AT91PS_DBGU
 
pDbgu
,

480 
Êag
)

482  (
	`AT91F_DBGU_GëI¡îru±MaskSètus
(
pDbgu
Ë& 
Êag
);

483 
	}
}

492 
__ölöe
 
	$AT91F_PIO_CfgPîùh
(

493 
AT91PS_PIO
 
pPio
,

494 
≥rùhAE«bÀ
,

495 
≥rùhBE«bÀ
)

498 
pPio
->
PIO_ASR
 = 
≥rùhAE«bÀ
;

499 
pPio
->
PIO_BSR
 = 
≥rùhBE«bÀ
;

500 
pPio
->
PIO_PDR
 = (
≥rùhAE«bÀ
 | 
≥rùhBE«bÀ
);

501 
	}
}

507 
__ölöe
 
	$AT91F_PIO_CfgOuçut
(

508 
AT91PS_PIO
 
pPio
,

509 
pioE«bÀ
)

511 
pPio
->
PIO_PER
 = 
pioE«bÀ
;

512 
pPio
->
PIO_OER
 = 
pioE«bÀ
;

513 
	}
}

519 
__ölöe
 
	$AT91F_PIO_CfgI≈ut
(

520 
AT91PS_PIO
 
pPio
,

521 
öputE«bÀ
)

524 
pPio
->
PIO_ODR
 = 
öputE«bÀ
;

525 
pPio
->
PIO_PER
 = 
öputE«bÀ
;

526 
	}
}

532 
__ölöe
 
	$AT91F_PIO_CfgO≥ndøö
(

533 
AT91PS_PIO
 
pPio
,

534 
mu…iDrvE«bÀ
)

537 
pPio
->
PIO_MDDR
 = ~
mu…iDrvE«bÀ
;

538 
pPio
->
PIO_MDER
 = 
mu…iDrvE«bÀ
;

539 
	}
}

545 
__ölöe
 
	$AT91F_PIO_CfgPuŒup
(

546 
AT91PS_PIO
 
pPio
,

547 
puŒupE«bÀ
)

550 
pPio
->
PIO_PPUDR
 = ~
puŒupE«bÀ
;

551 
pPio
->
PIO_PPUER
 = 
puŒupE«bÀ
;

552 
	}
}

558 
__ölöe
 
	$AT91F_PIO_CfgDúe˘Drive
(

559 
AT91PS_PIO
 
pPio
,

560 
dúe˘Drive
)

564 
pPio
->
PIO_OWDR
 = ~
dúe˘Drive
;

565 
pPio
->
PIO_OWER
 = 
dúe˘Drive
;

566 
	}
}

572 
__ölöe
 
	$AT91F_PIO_CfgI≈utFûãr
(

573 
AT91PS_PIO
 
pPio
,

574 
öputFûãr
)

578 
pPio
->
PIO_IFDR
 = ~
öputFûãr
;

579 
pPio
->
PIO_IFER
 = 
öputFûãr
;

580 
	}
}

586 
__ölöe
 
	$AT91F_PIO_GëI≈ut
(

587 
AT91PS_PIO
 
pPio
)

589  
pPio
->
PIO_PDSR
;

590 
	}
}

596 
__ölöe
 
	$AT91F_PIO_IsI≈utSë
(

597 
AT91PS_PIO
 
pPio
,

598 
Êag
)

600  (
	`AT91F_PIO_GëI≈ut
(
pPio
Ë& 
Êag
);

601 
	}
}

608 
__ölöe
 
	$AT91F_PIO_SëOuçut
(

609 
AT91PS_PIO
 
pPio
,

610 
Êag
)

612 
pPio
->
PIO_SODR
 = 
Êag
;

613 
	}
}

619 
__ölöe
 
	$AT91F_PIO_CÀ¨Ouçut
(

620 
AT91PS_PIO
 
pPio
,

621 
Êag
)

623 
pPio
->
PIO_CODR
 = 
Êag
;

624 
	}
}

630 
__ölöe
 
	$AT91F_PIO_F‹˚Ouçut
(

631 
AT91PS_PIO
 
pPio
,

632 
Êag
)

634 
pPio
->
PIO_ODSR
 = 
Êag
;

635 
	}
}

641 
__ölöe
 
	$AT91F_PIO_E«bÀ
(

642 
AT91PS_PIO
 
pPio
,

643 
Êag
)

645 
pPio
->
PIO_PER
 = 
Êag
;

646 
	}
}

652 
__ölöe
 
	$AT91F_PIO_DißbÀ
(

653 
AT91PS_PIO
 
pPio
,

654 
Êag
)

656 
pPio
->
PIO_PDR
 = 
Êag
;

657 
	}
}

663 
__ölöe
 
	$AT91F_PIO_GëSètus
(

664 
AT91PS_PIO
 
pPio
)

666  
pPio
->
PIO_PSR
;

667 
	}
}

673 
__ölöe
 
	$AT91F_PIO_IsSë
(

674 
AT91PS_PIO
 
pPio
,

675 
Êag
)

677  (
	`AT91F_PIO_GëSètus
(
pPio
Ë& 
Êag
);

678 
	}
}

684 
__ölöe
 
	$AT91F_PIO_OuçutE«bÀ
(

685 
AT91PS_PIO
 
pPio
,

686 
Êag
)

688 
pPio
->
PIO_OER
 = 
Êag
;

689 
	}
}

695 
__ölöe
 
	$AT91F_PIO_OuçutDißbÀ
(

696 
AT91PS_PIO
 
pPio
,

697 
Êag
)

699 
pPio
->
PIO_ODR
 = 
Êag
;

700 
	}
}

706 
__ölöe
 
	$AT91F_PIO_GëOuçutSètus
(

707 
AT91PS_PIO
 
pPio
)

709  
pPio
->
PIO_OSR
;

710 
	}
}

716 
__ölöe
 
	$AT91F_PIO_IsOuçutSë
(

717 
AT91PS_PIO
 
pPio
,

718 
Êag
)

720  (
	`AT91F_PIO_GëOuçutSètus
(
pPio
Ë& 
Êag
);

721 
	}
}

727 
__ölöe
 
	$AT91F_PIO_I≈utFûãrE«bÀ
(

728 
AT91PS_PIO
 
pPio
,

729 
Êag
)

731 
pPio
->
PIO_IFER
 = 
Êag
;

732 
	}
}

738 
__ölöe
 
	$AT91F_PIO_I≈utFûãrDißbÀ
(

739 
AT91PS_PIO
 
pPio
,

740 
Êag
)

742 
pPio
->
PIO_IFDR
 = 
Êag
;

743 
	}
}

749 
__ölöe
 
	$AT91F_PIO_GëI≈utFûãrSètus
(

750 
AT91PS_PIO
 
pPio
)

752  
pPio
->
PIO_IFSR
;

753 
	}
}

759 
__ölöe
 
	$AT91F_PIO_IsI≈utFûãrSë
(

760 
AT91PS_PIO
 
pPio
,

761 
Êag
)

763  (
	`AT91F_PIO_GëI≈utFûãrSètus
(
pPio
Ë& 
Êag
);

764 
	}
}

770 
__ölöe
 
	$AT91F_PIO_GëOuçutD©aSètus
(

771 
AT91PS_PIO
 
pPio
)

773  
pPio
->
PIO_ODSR
;

774 
	}
}

780 
__ölöe
 
	$AT91F_PIO_I¡îru±E«bÀ
(

781 
AT91PS_PIO
 
pPio
,

782 
Êag
)

784 
pPio
->
PIO_IER
 = 
Êag
;

785 
	}
}

791 
__ölöe
 
	$AT91F_PIO_I¡îru±DißbÀ
(

792 
AT91PS_PIO
 
pPio
,

793 
Êag
)

795 
pPio
->
PIO_IDR
 = 
Êag
;

796 
	}
}

802 
__ölöe
 
	$AT91F_PIO_GëI¡îru±MaskSètus
(

803 
AT91PS_PIO
 
pPio
)

805  
pPio
->
PIO_IMR
;

806 
	}
}

812 
__ölöe
 
	$AT91F_PIO_GëI¡îru±Sètus
(

813 
AT91PS_PIO
 
pPio
)

815  
pPio
->
PIO_ISR
;

816 
	}
}

822 
__ölöe
 
	$AT91F_PIO_IsI¡îru±Masked
(

823 
AT91PS_PIO
 
pPio
,

824 
Êag
)

826  (
	`AT91F_PIO_GëI¡îru±MaskSètus
(
pPio
Ë& 
Êag
);

827 
	}
}

833 
__ölöe
 
	$AT91F_PIO_IsI¡îru±Së
(

834 
AT91PS_PIO
 
pPio
,

835 
Êag
)

837  (
	`AT91F_PIO_GëI¡îru±Sètus
(
pPio
Ë& 
Êag
);

838 
	}
}

844 
__ölöe
 
	$AT91F_PIO_Mu…iDrivîE«bÀ
(

845 
AT91PS_PIO
 
pPio
,

846 
Êag
)

848 
pPio
->
PIO_MDER
 = 
Êag
;

849 
	}
}

855 
__ölöe
 
	$AT91F_PIO_Mu…iDrivîDißbÀ
(

856 
AT91PS_PIO
 
pPio
,

857 
Êag
)

859 
pPio
->
PIO_MDDR
 = 
Êag
;

860 
	}
}

866 
__ölöe
 
	$AT91F_PIO_GëMu…iDrivîSètus
(

867 
AT91PS_PIO
 
pPio
)

869  
pPio
->
PIO_MDSR
;

870 
	}
}

876 
__ölöe
 
	$AT91F_PIO_IsMu…iDrivîSë
(

877 
AT91PS_PIO
 
pPio
,

878 
Êag
)

880  (
	`AT91F_PIO_GëMu…iDrivîSètus
(
pPio
Ë& 
Êag
);

881 
	}
}

887 
__ölöe
 
	$AT91F_PIO_A_Regi°îSñe˘i⁄
(

888 
AT91PS_PIO
 
pPio
,

889 
Êag
)

891 
pPio
->
PIO_ASR
 = 
Êag
;

892 
	}
}

898 
__ölöe
 
	$AT91F_PIO_B_Regi°îSñe˘i⁄
(

899 
AT91PS_PIO
 
pPio
,

900 
Êag
)

902 
pPio
->
PIO_BSR
 = 
Êag
;

903 
	}
}

909 
__ölöe
 
	$AT91F_PIO_Gë_AB_Regi°îSètus
(

910 
AT91PS_PIO
 
pPio
)

912  
pPio
->
PIO_ABSR
;

913 
	}
}

919 
__ölöe
 
	$AT91F_PIO_IsAB_Regi°îSë
(

920 
AT91PS_PIO
 
pPio
,

921 
Êag
)

923  (
	`AT91F_PIO_Gë_AB_Regi°îSètus
(
pPio
Ë& 
Êag
);

924 
	}
}

930 
__ölöe
 
	$AT91F_PIO_OuçutWrôeE«bÀ
(

931 
AT91PS_PIO
 
pPio
,

932 
Êag
)

934 
pPio
->
PIO_OWER
 = 
Êag
;

935 
	}
}

941 
__ölöe
 
	$AT91F_PIO_OuçutWrôeDißbÀ
(

942 
AT91PS_PIO
 
pPio
,

943 
Êag
)

945 
pPio
->
PIO_OWDR
 = 
Êag
;

946 
	}
}

952 
__ölöe
 
	$AT91F_PIO_GëOuçutWrôeSètus
(

953 
AT91PS_PIO
 
pPio
)

955  
pPio
->
PIO_OWSR
;

956 
	}
}

962 
__ölöe
 
	$AT91F_PIO_IsOuçutWrôeSë
(

963 
AT91PS_PIO
 
pPio
,

964 
Êag
)

966  (
	`AT91F_PIO_GëOuçutWrôeSètus
(
pPio
Ë& 
Êag
);

967 
	}
}

973 
__ölöe
 
	$AT91F_PIO_GëCfgPuŒup
(

974 
AT91PS_PIO
 
pPio
)

976  
pPio
->
PIO_PPUSR
;

977 
	}
}

983 
__ölöe
 
	$AT91F_PIO_IsOuçutD©aSètusSë
(

984 
AT91PS_PIO
 
pPio
,

985 
Êag
)

987  (
	`AT91F_PIO_GëOuçutD©aSètus
(
pPio
Ë& 
Êag
);

988 
	}
}

994 
__ölöe
 
	$AT91F_PIO_IsCfgPuŒupSètusSë
(

995 
AT91PS_PIO
 
pPio
,

996 
Êag
)

998  (~
	`AT91F_PIO_GëCfgPuŒup
(
pPio
Ë& 
Êag
);

999 
	}
}

1008 
__ölöe
 
	$AT91F_PMC_CfgSysClkE«bÀReg
 (

1009 
AT91PS_PMC
 
pPMC
,

1010 
mode
)

1013 
pPMC
->
PMC_SCER
 = 
mode
;

1014 
	}
}

1020 
__ölöe
 
	$AT91F_PMC_CfgSysClkDißbÀReg
 (

1021 
AT91PS_PMC
 
pPMC
,

1022 
mode
)

1025 
pPMC
->
PMC_SCDR
 = 
mode
;

1026 
	}
}

1032 
__ölöe
 
	$AT91F_PMC_GëSysClkSètusReg
 (

1033 
AT91PS_PMC
 
pPMC


1036  
pPMC
->
PMC_SCSR
;

1037 
	}
}

1043 
__ölöe
 
	$AT91F_PMC_E«bÀPîùhClock
 (

1044 
AT91PS_PMC
 
pPMC
,

1045 
≥rùhIds
)

1047 
pPMC
->
PMC_PCER
 = 
≥rùhIds
;

1048 
	}
}

1054 
__ölöe
 
	$AT91F_PMC_DißbÀPîùhClock
 (

1055 
AT91PS_PMC
 
pPMC
,

1056 
≥rùhIds
)

1058 
pPMC
->
PMC_PCDR
 = 
≥rùhIds
;

1059 
	}
}

1065 
__ölöe
 
	$AT91F_PMC_GëPîùhClock
 (

1066 
AT91PS_PMC
 
pPMC
)

1068  
pPMC
->
PMC_PCSR
;

1069 
	}
}

1075 
__ölöe
 
	$AT91F_CKGR_CfgMaöOscûœt‹Reg
 (

1076 
AT91PS_CKGR
 
pCKGR
,

1077 
mode
)

1079 
pCKGR
->
CKGR_MOR
 = 
mode
;

1080 
	}
}

1086 
__ölöe
 
	$AT91F_CKGR_GëMaöOscûœt‹Reg
 (

1087 
AT91PS_CKGR
 
pCKGR
)

1089  
pCKGR
->
CKGR_MOR
;

1090 
	}
}

1096 
__ölöe
 
	$AT91F_CKGR_E«bÀMaöOscûœt‹
(

1097 
AT91PS_CKGR
 
pCKGR
)

1099 
pCKGR
->
CKGR_MOR
 |
AT91C_CKGR_MOSCEN
;

1100 
	}
}

1106 
__ölöe
 
	$AT91F_CKGR_DißbÀMaöOscûœt‹
 (

1107 
AT91PS_CKGR
 
pCKGR
)

1109 
pCKGR
->
CKGR_MOR
 &~
AT91C_CKGR_MOSCEN
;

1110 
	}
}

1116 
__ölöe
 
	$AT91F_CKGR_CfgMaöOscSèπUpTime
 (

1117 
AT91PS_CKGR
 
pCKGR
,

1118 
°¨tup_time
,

1119 
¶owClock
)

1121 
pCKGR
->
CKGR_MOR
 &~
AT91C_CKGR_OSCOUNT
;

1122 
pCKGR
->
CKGR_MOR
 |((
¶owClock
 * 
°¨tup_time
)/(8*1000000)) << 8;

1123 
	}
}

1129 
__ölöe
 
	$AT91F_CKGR_GëMaöClockFªqReg
 (

1130 
AT91PS_CKGR
 
pCKGR
)

1132  
pCKGR
->
CKGR_MCFR
;

1133 
	}
}

1139 
__ölöe
 
	$AT91F_CKGR_GëMaöClock
 (

1140 
AT91PS_CKGR
 
pCKGR
,

1141 
¶owClock
)

1143  ((
pCKGR
->
CKGR_MCFR
 & 
AT91C_CKGR_MAINF
Ë* 
¶owClock
) >> 4;

1144 
	}
}

1150 
__ölöe
 
	$AT91F_PMC_CfgMCKReg
 (

1151 
AT91PS_PMC
 
pPMC
,

1152 
mode
)

1154 
pPMC
->
PMC_MCKR
 = 
mode
;

1155 
	}
}

1161 
__ölöe
 
	$AT91F_PMC_GëMCKReg
(

1162 
AT91PS_PMC
 
pPMC
)

1164  
pPMC
->
PMC_MCKR
;

1165 
	}
}

1171 
__ölöe
 
	$AT91F_PMC_GëMa°îClock
 (

1172 
AT91PS_PMC
 
pPMC
,

1173 
AT91PS_CKGR
 
pCKGR
,

1174 
¶owClock
)

1176 
ªg
 = 
pPMC
->
PMC_MCKR
;

1177 
¥esˇÀr
 = (1 << ((
ªg
 & 
AT91C_PMC_PRES
) >> 2));

1178 
∂lDividî
, 
∂lMu…ùlõr
;

1180 
ªg
 & 
AT91C_PMC_CSS
) {

1181 
AT91C_PMC_CSS_SLOW_CLK
:

1182  
¶owClock
 / 
¥esˇÀr
;

1183 
AT91C_PMC_CSS_MAIN_CLK
:

1184  
	`AT91F_CKGR_GëMaöClock
(
pCKGR
, 
¶owClock
Ë/ 
¥esˇÀr
;

1185 
AT91C_PMC_CSS_PLL_CLK
:

1186 
ªg
 = 
pCKGR
->
CKGR_PLLR
;

1187 
∂lDividî
 = (
ªg
 & 
AT91C_CKGR_DIV
);

1188 
∂lMu…ùlõr
 = ((
ªg
 & 
AT91C_CKGR_MUL
) >> 16) + 1;

1189  
	`AT91F_CKGR_GëMaöClock
(
pCKGR
, 
¶owClock
Ë/ 
∂lDividî
 * 
∂lMu…ùlõr
 / 
¥esˇÀr
;

1192 
	}
}

1198 
__ölöe
 
	$AT91F_PMC_E«bÀPCK
 (

1199 
AT91PS_PMC
 
pPMC
,

1200 
pck
,

1201 
mode
)

1203 
pPMC
->
PMC_PCKR
[
pck
] = 
mode
;

1204 
pPMC
->
PMC_SCER
 = (1 << 
pck
) << 8;

1205 
	}
}

1211 
__ölöe
 
	$AT91F_PMC_DißbÀPCK
 (

1212 
AT91PS_PMC
 
pPMC
,

1213 
pck
)

1215 
pPMC
->
PMC_SCDR
 = (1 << 
pck
) << 8;

1216 
	}
}

1222 
__ölöe
 
	$AT91F_PMC_E«bÀIt
 (

1223 
AT91PS_PMC
 
pPMC
,

1224 
Êag
)

1227 
pPMC
->
PMC_IER
 = 
Êag
;

1228 
	}
}

1234 
__ölöe
 
	$AT91F_PMC_DißbÀIt
 (

1235 
AT91PS_PMC
 
pPMC
,

1236 
Êag
)

1239 
pPMC
->
PMC_IDR
 = 
Êag
;

1240 
	}
}

1246 
__ölöe
 
	$AT91F_PMC_GëSètus
(

1247 
AT91PS_PMC
 
pPMC
)

1249  
pPMC
->
PMC_SR
;

1250 
	}
}

1256 
__ölöe
 
	$AT91F_PMC_GëI¡îru±MaskSètus
(

1257 
AT91PS_PMC
 
pPMC
)

1259  
pPMC
->
PMC_IMR
;

1260 
	}
}

1266 
__ölöe
 
	$AT91F_PMC_IsI¡îru±Masked
(

1267 
AT91PS_PMC
 
pPMC
,

1268 
Êag
)

1270  (
	`AT91F_PMC_GëI¡îru±MaskSètus
(
pPMC
Ë& 
Êag
);

1271 
	}
}

1277 
__ölöe
 
	$AT91F_PMC_IsSètusSë
(

1278 
AT91PS_PMC
 
pPMC
,

1279 
Êag
)

1281  (
	`AT91F_PMC_GëSètus
(
pPMC
Ë& 
Êag
);

1282 
	}
}

1289 
__ölöe
 
	$AT91F_RSTSo·Re£t
(

1290 
AT91PS_RSTC
 
pRSTC
,

1291 
ª£t
)

1293 
pRSTC
->
RSTC_RCR
 = (0xA5000000 | 
ª£t
);

1294 
	}
}

1300 
__ölöe
 
	$AT91F_RSTSëMode
(

1301 
AT91PS_RSTC
 
pRSTC
,

1302 
mode
)

1304 
pRSTC
->
RSTC_RMR
 = (0xA5000000 | 
mode
);

1305 
	}
}

1311 
__ölöe
 
	$AT91F_RSTGëMode
(

1312 
AT91PS_RSTC
 
pRSTC
)

1314  (
pRSTC
->
RSTC_RMR
);

1315 
	}
}

1321 
__ölöe
 
	$AT91F_RSTGëSètus
(

1322 
AT91PS_RSTC
 
pRSTC
)

1324  (
pRSTC
->
RSTC_RSR
);

1325 
	}
}

1331 
__ölöe
 
	$AT91F_RSTIsSo·R°A˘ive
(

1332 
AT91PS_RSTC
 
pRSTC
)

1334  ((
pRSTC
->
RSTC_RSR
Ë& 
AT91C_RSTC_SRCMP
);

1335 
	}
}

1343 
__ölöe
 
	$AT91F_RTTSëTimeBa£
(

1344 
AT91PS_RTTC
 
pRTTC
,

1345 
ms
)

1347 i‡(
ms
 > 2000)

1349 
pRTTC
->
RTTC_RTMR
 &= ~0xFFFF;

1350 
pRTTC
->
RTTC_RTMR
 |(((
ms
 << 15) /1000) & 0xFFFF);

1352 
	}
}

1358 
__ölöe
 
	$AT91F_RTTSëPªsˇÀr
(

1359 
AT91PS_RTTC
 
pRTTC
,

1360 
π¥es
)

1362 
pRTTC
->
RTTC_RTMR
 &= ~0xFFFF;

1363 
pRTTC
->
RTTC_RTMR
 |(
π¥es
 & 0xFFFF);

1364  (
pRTTC
->
RTTC_RTMR
);

1365 
	}
}

1371 
__ölöe
 
	$AT91F_RTTRe°¨t
(

1372 
AT91PS_RTTC
 
pRTTC
)

1374 
pRTTC
->
RTTC_RTMR
 |
AT91C_RTTC_RTTRST
;

1375 
	}
}

1382 
__ölöe
 
	$AT91F_RTTSëAœrmINT
(

1383 
AT91PS_RTTC
 
pRTTC
)

1385 
pRTTC
->
RTTC_RTMR
 |
AT91C_RTTC_ALMIEN
;

1386 
	}
}

1392 
__ölöe
 
	$AT91F_RTTCÀ¨AœrmINT
(

1393 
AT91PS_RTTC
 
pRTTC
)

1395 
pRTTC
->
RTTC_RTMR
 &~
AT91C_RTTC_ALMIEN
;

1396 
	}
}

1402 
__ölöe
 
	$AT91F_RTTSëRâIncINT
(

1403 
AT91PS_RTTC
 
pRTTC
)

1405 
pRTTC
->
RTTC_RTMR
 |
AT91C_RTTC_RTTINCIEN
;

1406 
	}
}

1412 
__ölöe
 
	$AT91F_RTTCÀ¨RâIncINT
(

1413 
AT91PS_RTTC
 
pRTTC
)

1415 
pRTTC
->
RTTC_RTMR
 &~
AT91C_RTTC_RTTINCIEN
;

1416 
	}
}

1422 
__ölöe
 
	$AT91F_RTTSëAœrmVÆue
(

1423 
AT91PS_RTTC
 
pRTTC
, 
Æ¨m
)

1425 
pRTTC
->
RTTC_RTAR
 = 
Æ¨m
;

1426 
	}
}

1432 
__ölöe
 
	$AT91F_RTTGëAœrmVÆue
(

1433 
AT91PS_RTTC
 
pRTTC
)

1435 (
pRTTC
->
RTTC_RTAR
);

1436 
	}
}

1442 
__ölöe
 
	$AT91F_RTTGëSètus
(

1443 
AT91PS_RTTC
 
pRTTC
)

1445 (
pRTTC
->
RTTC_RTSR
);

1446 
	}
}

1452 
__ölöe
 
	$AT91F_RTTRódVÆue
(

1453 
AT91PS_RTTC
 
pRTTC
)

1455 vﬁ©ûê
vÆ1
,
vÆ2
;

1458 
vÆ1
 = 
pRTTC
->
RTTC_RTVR
;

1459 
vÆ2
 = 
pRTTC
->
RTTC_RTVR
;

1461 
vÆ1
 !
vÆ2
);

1462 (
vÆ1
);

1463 
	}
}

1471 
__ölöe
 
	$AT91F_PITInô
(

1472 
AT91PS_PITC
 
pPITC
,

1473 
≥riod
,

1474 
pô_‰equícy
)

1476 
pPITC
->
PITC_PIMR
 = 
≥riod
? (≥riod * 
pô_‰equícy
 + 8) >> 4 : 0;

1477 
pPITC
->
PITC_PIMR
 |
AT91C_PITC_PITEN
;

1478 
	}
}

1484 
__ölöe
 
	$AT91F_PITSëPIV
(

1485 
AT91PS_PITC
 
pPITC
,

1486 
piv
)

1488 
pPITC
->
PITC_PIMR
 = 
piv
 | (pPITC->PITC_PIMR & (
AT91C_PITC_PITEN
 | 
AT91C_PITC_PITIEN
));

1489 
	}
}

1495 
__ölöe
 
	$AT91F_PITE«bÀI¡
(

1496 
AT91PS_PITC
 
pPITC
)

1498 
pPITC
->
PITC_PIMR
 |
AT91C_PITC_PITIEN
;

1499 
	}
}

1505 
__ölöe
 
	$AT91F_PITDißbÀI¡
(

1506 
AT91PS_PITC
 
pPITC
)

1508 
pPITC
->
PITC_PIMR
 &~
AT91C_PITC_PITIEN
;

1509 
	}
}

1515 
__ölöe
 
	$AT91F_PITGëMode
(

1516 
AT91PS_PITC
 
pPITC
)

1518 (
pPITC
->
PITC_PIMR
);

1519 
	}
}

1525 
__ölöe
 
	$AT91F_PITGëSètus
(

1526 
AT91PS_PITC
 
pPITC
)

1528 (
pPITC
->
PITC_PISR
);

1529 
	}
}

1535 
__ölöe
 
	$AT91F_PITGëPIIR
(

1536 
AT91PS_PITC
 
pPITC
)

1538 (
pPITC
->
PITC_PIIR
);

1539 
	}
}

1545 
__ölöe
 
	$AT91F_PITGëPIVR
(

1546 
AT91PS_PITC
 
pPITC
)

1548 (
pPITC
->
PITC_PIVR
);

1549 
	}
}

1557 
__ölöe
 
	$AT91F_WDTSëMode
(

1558 
AT91PS_WDTC
 
pWDTC
,

1559 
Mode
)

1561 
pWDTC
->
WDTC_WDMR
 = 
Mode
;

1562 
	}
}

1568 
__ölöe
 
	$AT91F_WDTRe°¨t
(

1569 
AT91PS_WDTC
 
pWDTC
)

1571 
pWDTC
->
WDTC_WDCR
 = 0xA5000001;

1572 
	}
}

1578 
__ölöe
 
	$AT91F_WDTSGëètus
(

1579 
AT91PS_WDTC
 
pWDTC
)

1581 (
pWDTC
->
WDTC_WDSR
 & 0x3);

1582 
	}
}

1588 
__ölöe
 
	$AT91F_WDTGëPîiod
(
ms
)

1590 i‡((
ms
 < 4) || (ms > 16000))

1592 ((
ms
 << 8) / 1000);

1593 
	}
}

1601 
__ölöe
 
	$AT91F_VREG_E«bÀ_LowPowîMode
(

1602 
AT91PS_VREG
 
pVREG
)

1604 
pVREG
->
VREG_MR
 |
AT91C_VREG_PSTDBY
;

1605 
	}
}

1611 
__ölöe
 
	$AT91F_VREG_DißbÀ_LowPowîMode
(

1612 
AT91PS_VREG
 
pVREG
)

1614 
pVREG
->
VREG_MR
 &~
AT91C_VREG_PSTDBY
;

1615 
	}
}

1619 
	#AT91C_MC_CORRECT_KEY
 (() 0x5A << 24)

1620 

	)

1625 
__ölöe
 
	$AT91F_MC_Rem≠
 ()

1627 
AT91PS_MC
 
pMC
 = (AT91PS_MCË
AT91C_BASE_MC
;

1629 
pMC
->
MC_RCR
 = 
AT91C_MC_RCB
;

1630 
	}
}

1636 
__ölöe
 
	$AT91F_MC_EFC_CfgModeReg
 (

1637 
AT91PS_MC
 
pMC
,

1638 
mode
)

1641 
pMC
->
MC_FMR
 = 
mode
;

1642 
	}
}

1648 
__ölöe
 
	$AT91F_MC_EFC_GëModeReg
(

1649 
AT91PS_MC
 
pMC
)

1651  
pMC
->
MC_FMR
;

1652 
	}
}

1658 
__ölöe
 
	$AT91F_MC_EFC_CompuãFMCN
(

1659 
ma°î_˛ock
)

1661  (
ma°î_˛ock
/1000000 +2);

1662 
	}
}

1668 
__ölöe
 
	$AT91F_MC_EFC_Pîf‹mCmd
 (

1669 
AT91PS_MC
 
pMC
,

1670 
å™s„r_cmd
)

1672 
pMC
->
MC_FCR
 = 
å™s„r_cmd
;

1673 
	}
}

1679 
__ölöe
 
	$AT91F_MC_EFC_GëSètus
(

1680 
AT91PS_MC
 
pMC
)

1682  
pMC
->
MC_FSR
;

1683 
	}
}

1689 
__ölöe
 
	$AT91F_MC_EFC_IsI¡îru±Masked
(

1690 
AT91PS_MC
 
pMC
,

1691 
Êag
)

1693  (
	`AT91F_MC_EFC_GëModeReg
(
pMC
Ë& 
Êag
);

1694 
	}
}

1700 
__ölöe
 
	$AT91F_MC_EFC_IsI¡îru±Së
(

1701 
AT91PS_MC
 
pMC
,

1702 
Êag
)

1704  (
	`AT91F_MC_EFC_GëSètus
(
pMC
Ë& 
Êag
);

1705 
	}
}

1714 
__ölöe
 
	$AT91F_SPI_O≥n
 (

1715 c⁄° 
nuŒ
)

1719 
	}
}

1725 
__ölöe
 
	$AT91F_SPI_CfgCs
 (

1726 
AT91PS_SPI
 
pSPI
,

1727 
cs
,

1728 
vÆ
)

1731 *(
pSPI
->
SPI_CSR
 + 
cs
Ë
vÆ
;

1732 
	}
}

1738 
__ölöe
 
	$AT91F_SPI_E«bÀIt
 (

1739 
AT91PS_SPI
 
pSPI
,

1740 
Êag
)

1743 
pSPI
->
SPI_IER
 = 
Êag
;

1744 
	}
}

1750 
__ölöe
 
	$AT91F_SPI_DißbÀIt
 (

1751 
AT91PS_SPI
 
pSPI
,

1752 
Êag
)

1755 
pSPI
->
SPI_IDR
 = 
Êag
;

1756 
	}
}

1762 
__ölöe
 
	$AT91F_SPI_Re£t
 (

1763 
AT91PS_SPI
 
pSPI


1767 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SWRST
;

1768 
	}
}

1774 
__ölöe
 
	$AT91F_SPI_E«bÀ
 (

1775 
AT91PS_SPI
 
pSPI


1779 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIEN
;

1780 
	}
}

1786 
__ölöe
 
	$AT91F_SPI_DißbÀ
 (

1787 
AT91PS_SPI
 
pSPI


1791 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

1792 
	}
}

1798 
__ölöe
 
	$AT91F_SPI_CfgMode
 (

1799 
AT91PS_SPI
 
pSPI
,

1800 
mode
)

1803 
pSPI
->
SPI_MR
 = 
mode
;

1804 
	}
}

1810 
__ölöe
 
	$AT91F_SPI_CfgPCS
 (

1811 
AT91PS_SPI
 
pSPI
,

1812 
PCS_Devi˚
)

1815 
pSPI
->
SPI_MR
 &= 0xFFF0FFFF;

1816 
pSPI
->
SPI_MR
 |–(
PCS_Devi˚
<<16Ë& 
AT91C_SPI_PCS
 );

1817 
	}
}

1823 
__ölöe
 
	$AT91F_SPI_Re˚iveFøme
 (

1824 
AT91PS_SPI
 
pSPI
,

1825 *
pBuf„r
,

1826 
szBuf„r
,

1827 *
pNextBuf„r
,

1828 
szNextBuf„r
 )

1830  
	`AT91F_PDC_Re˚iveFøme
(

1831 (
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
),

1832 
pBuf„r
,

1833 
szBuf„r
,

1834 
pNextBuf„r
,

1835 
szNextBuf„r
);

1836 
	}
}

1842 
__ölöe
 
	$AT91F_SPI_SídFøme
(

1843 
AT91PS_SPI
 
pSPI
,

1844 *
pBuf„r
,

1845 
szBuf„r
,

1846 *
pNextBuf„r
,

1847 
szNextBuf„r
 )

1849  
	`AT91F_PDC_SídFøme
(

1850 (
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
),

1851 
pBuf„r
,

1852 
szBuf„r
,

1853 
pNextBuf„r
,

1854 
szNextBuf„r
);

1855 
	}
}

1861 
__ölöe
 
	$AT91F_SPI_Clo£
 (

1862 
AT91PS_SPI
 
pSPI
)

1865 
pSPI
->
SPI_CSR
[0] = 0 ;

1866 
pSPI
->
SPI_CSR
[1] = 0 ;

1867 
pSPI
->
SPI_CSR
[2] = 0 ;

1868 
pSPI
->
SPI_CSR
[3] = 0 ;

1871 
pSPI
->
SPI_MR
 = 0 ;

1874 
pSPI
->
SPI_IDR
 = 0xFFFFFFFF ;

1877 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
));

1880 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

1881 
	}
}

1887 
__ölöe
 
	$AT91F_SPI_PutCh¨
 (

1888 
AT91PS_SPI
 
pSPI
,

1889 
ch¨a˘î
,

1890 
cs_numbî
 )

1892 
vÆue_f‹_cs
;

1893 
vÆue_f‹_cs
 = (~(1 << 
cs_numbî
)) & 0xF;

1894 
pSPI
->
SPI_TDR
 = (
ch¨a˘î
 & 0xFFFFË| (
vÆue_f‹_cs
 << 16);

1895 
	}
}

1901 
__ölöe
 
	$AT91F_SPI_GëCh¨
 (

1902 c⁄° 
AT91PS_SPI
 
pSPI
)

1904 ((
pSPI
->
SPI_RDR
) & 0xFFFF);

1905 
	}
}

1911 
__ölöe
 
	$AT91F_SPI_GëI¡îru±MaskSètus
(

1912 
AT91PS_SPI
 
pSpi
)

1914  
pSpi
->
SPI_IMR
;

1915 
	}
}

1921 
__ölöe
 
	$AT91F_SPI_IsI¡îru±Masked
(

1922 
AT91PS_SPI
 
pSpi
,

1923 
Êag
)

1925  (
	`AT91F_SPI_GëI¡îru±MaskSètus
(
pSpi
Ë& 
Êag
);

1926 
	}
}

1935 
	#AT91C_US_ASYNC_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

1936 
AT91C_US_NBSTOP_1_BIT
 + \

1937 
AT91C_US_PAR_NONE
 + \

1938 
AT91C_US_CHRL_8_BITS
 + \

1939 
AT91C_US_CLKS_CLOCK
 )

	)

1942 
	#AT91C_US_ASYNC_SCK_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

1943 
AT91C_US_NBSTOP_1_BIT
 + \

1944 
AT91C_US_PAR_NONE
 + \

1945 
AT91C_US_CHRL_8_BITS
 + \

1946 
AT91C_US_CLKS_EXT
 )

	)

1949 
	#AT91C_US_SYNC_MODE
 ( 
AT91C_US_SYNC
 + \

1950 
AT91C_US_USMODE_NORMAL
 + \

1951 
AT91C_US_NBSTOP_1_BIT
 + \

1952 
AT91C_US_PAR_NONE
 + \

1953 
AT91C_US_CHRL_8_BITS
 + \

1954 
AT91C_US_CLKS_CLOCK
 )

	)

1957 
	#AT91C_US_SCK_USED
 (
AT91C_US_CKLO
 | 
AT91C_US_CLKS_EXT
)

	)

1960 
	#AT91C_US_ISO_READER_MODE
 ( 
AT91C_US_USMODE_ISO7816_0
 + \

1961 
AT91C_US_CLKS_CLOCK
 +\

1962 
AT91C_US_NBSTOP_1_BIT
 + \

1963 
AT91C_US_PAR_EVEN
 + \

1964 
AT91C_US_CHRL_8_BITS
 + \

1965 
AT91C_US_CKLO
 +\

1966 
AT91C_US_OVER
)

	)

1969 
	#AT91C_US_ASYNC_IRDA_MODE
 ( 
AT91C_US_USMODE_IRDA
 + \

1970 
AT91C_US_NBSTOP_1_BIT
 + \

1971 
AT91C_US_PAR_NONE
 + \

1972 
AT91C_US_CHRL_8_BITS
 + \

1973 
AT91C_US_CLKS_CLOCK
 )

	)

1979 
__ölöe
 
	$AT91F_US_Baudøã
 (

1980 c⁄° 
maö_˛ock
,

1981 c⁄° 
baud_øã
)

1983 
baud_vÆue
 = ((
maö_˛ock
*10)/(
baud_øã
 * 16));

1984 i‡((
baud_vÆue
 % 10) >= 5)

1985 
baud_vÆue
 = (baud_value / 10) + 1;

1987 
baud_vÆue
 /= 10;

1988  
baud_vÆue
;

1989 
	}
}

1995 
__ölöe
 
	$AT91F_US_SëBaudøã
 (

1996 
AT91PS_USART
 
pUSART
,

1997 
maöClock
,

1998 
•ìd
)

2001 
pUSART
->
US_BRGR
 = 
	`AT91F_US_Baudøã
(
maöClock
, 
•ìd
);

2002 
	}
}

2008 
__ölöe
 
	$AT91F_US_SëTimegu¨d
 (

2009 
AT91PS_USART
 
pUSART
,

2010 
timegu¨d
)

2013 
pUSART
->
US_TTGR
 = 
timegu¨d
 ;

2014 
	}
}

2020 
__ölöe
 
	$AT91F_US_E«bÀIt
 (

2021 
AT91PS_USART
 
pUSART
,

2022 
Êag
)

2025 
pUSART
->
US_IER
 = 
Êag
;

2026 
	}
}

2032 
__ölöe
 
	$AT91F_US_DißbÀIt
 (

2033 
AT91PS_USART
 
pUSART
,

2034 
Êag
)

2037 
pUSART
->
US_IDR
 = 
Êag
;

2038 
	}
}

2044 
__ölöe
 
	$AT91F_US_C⁄figuª
 (

2045 
AT91PS_USART
 
pUSART
,

2046 
maöClock
,

2047 
mode
 ,

2048 
baudR©e
 ,

2049 
timegu¨d
 )

2052 
pUSART
->
US_IDR
 = () -1;

2055 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RXDIS
 | 
AT91C_US_TXDIS
 ;

2058 
	`AT91F_US_SëBaudøã
(
pUSART
, 
maöClock
, 
baudR©e
);

2061 
	`AT91F_US_SëTimegu¨d
(
pUSART
, 
timegu¨d
);

2064 
	`AT91F_PDC_O≥n
((
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
));

2067 
pUSART
->
US_MR
 = 
mode
 ;

2069 
	}
}

2075 
__ölöe
 
	$AT91F_US_E«bÀRx
 (

2076 
AT91PS_USART
 
pUSART
)

2079 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2080 
	}
}

2086 
__ölöe
 
	$AT91F_US_E«bÀTx
 (

2087 
AT91PS_USART
 
pUSART
)

2090 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2091 
	}
}

2097 
__ölöe
 
	$AT91F_US_Re£tRx
 (

2098 
AT91PS_USART
 
pUSART
)

2101 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
;

2103 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2104 
	}
}

2110 
__ölöe
 
	$AT91F_US_Re£tTx
 (

2111 
AT91PS_USART
 
pUSART
)

2114 
pUSART
->
US_CR
 = 
AT91C_US_RSTTX
;

2116 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2117 
	}
}

2123 
__ölöe
 
	$AT91F_US_DißbÀRx
 (

2124 
AT91PS_USART
 
pUSART
)

2127 
pUSART
->
US_CR
 = 
AT91C_US_RXDIS
;

2128 
	}
}

2134 
__ölöe
 
	$AT91F_US_DißbÀTx
 (

2135 
AT91PS_USART
 
pUSART
)

2138 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
;

2139 
	}
}

2145 
__ölöe
 
	$AT91F_US_Clo£
 (

2146 
AT91PS_USART
 
pUSART
)

2149 
pUSART
->
US_BRGR
 = 0 ;

2152 
pUSART
->
US_MR
 = 0 ;

2155 
pUSART
->
US_TTGR
 = 0;

2158 
pUSART
->
US_IDR
 = 0xFFFFFFFF ;

2161 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
));

2164 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
 | 
AT91C_US_RXDIS
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RSTRX
 ;

2165 
	}
}

2171 
__ölöe
 
	$AT91F_US_TxRódy
 (

2172 
AT91PS_USART
 
pUSART
 )

2174  (
pUSART
->
US_CSR
 & 
AT91C_US_TXRDY
);

2175 
	}
}

2181 
__ölöe
 
	$AT91F_US_RxRódy
 (

2182 
AT91PS_USART
 
pUSART
 )

2184  (
pUSART
->
US_CSR
 & 
AT91C_US_RXRDY
);

2185 
	}
}

2191 
__ölöe
 
	$AT91F_US_Eº‹
 (

2192 
AT91PS_USART
 
pUSART
 )

2194  (
pUSART
->
US_CSR
 &

2195 (
AT91C_US_OVRE
 |

2196 
AT91C_US_FRAME
 |

2197 
AT91C_US_PARE
));

2198 
	}
}

2204 
__ölöe
 
	$AT91F_US_PutCh¨
 (

2205 
AT91PS_USART
 
pUSART
,

2206 
ch¨a˘î
 )

2208 
pUSART
->
US_THR
 = (
ch¨a˘î
 & 0x1FF);

2209 
	}
}

2215 
__ölöe
 
	$AT91F_US_GëCh¨
 (

2216 c⁄° 
AT91PS_USART
 
pUSART
)

2218 ((
pUSART
->
US_RHR
) & 0x1FF);

2219 
	}
}

2225 
__ölöe
 
	$AT91F_US_SídFøme
(

2226 
AT91PS_USART
 
pUSART
,

2227 *
pBuf„r
,

2228 
szBuf„r
,

2229 *
pNextBuf„r
,

2230 
szNextBuf„r
 )

2232  
	`AT91F_PDC_SídFøme
(

2233 (
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
),

2234 
pBuf„r
,

2235 
szBuf„r
,

2236 
pNextBuf„r
,

2237 
szNextBuf„r
);

2238 
	}
}

2244 
__ölöe
 
	$AT91F_US_Re˚iveFøme
 (

2245 
AT91PS_USART
 
pUSART
,

2246 *
pBuf„r
,

2247 
szBuf„r
,

2248 *
pNextBuf„r
,

2249 
szNextBuf„r
 )

2251  
	`AT91F_PDC_Re˚iveFøme
(

2252 (
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
),

2253 
pBuf„r
,

2254 
szBuf„r
,

2255 
pNextBuf„r
,

2256 
szNextBuf„r
);

2257 
	}
}

2263 
__ölöe
 
	$AT91F_US_SëIrdaFûãr
 (

2264 
AT91PS_USART
 
pUSART
,

2265 
vÆue


2268 
pUSART
->
US_IF
 = 
vÆue
;

2269 
	}
}

2279 
	#AT91C_I2S_ASY_MASTER_TX_SETTING
(
nb_bô_by_¶Ÿ
, 
nb_¶Ÿ_by_‰ame
)( +\

2280 
AT91C_SSC_CKS_DIV
 +\

2281 
AT91C_SSC_CKO_CONTINOUS
 +\

2282 
AT91C_SSC_CKG_NONE
 +\

2283 
AT91C_SSC_START_FALL_RF
 +\

2284 
AT91C_SSC_STTOUT
 +\

2285 ((1<<16Ë& 
AT91C_SSC_STTDLY
) +\

2286 ((((
nb_bô_by_¶Ÿ
*
nb_¶Ÿ_by_‰ame
)/2)-1Ë<<24))

	)

2292 
	#AT91C_I2S_ASY_TX_FRAME_SETTING
(
nb_bô_by_¶Ÿ
, 
nb_¶Ÿ_by_‰ame
)( +\

2293 (
nb_bô_by_¶Ÿ
-1) +\

2294 
AT91C_SSC_MSBF
 +\

2295 (((
nb_¶Ÿ_by_‰ame
-1)<<8Ë& 
AT91C_SSC_DATNB
) +\

2296 (((
nb_bô_by_¶Ÿ
-1)<<16Ë& 
AT91C_SSC_FSLEN
) +\

2297 
AT91C_SSC_FSOS_NEGATIVE
)

	)

2304 
__ölöe
 
	$AT91F_SSC_SëBaudøã
 (

2305 
AT91PS_SSC
 
pSSC
,

2306 
maöClock
,

2307 
•ìd
)

2309 
baud_vÆue
;

2311 i‡(
•ìd
 == 0)

2312 
baud_vÆue
 = 0;

2315 
baud_vÆue
 = (Ë(
maöClock
 * 10)/(2*
•ìd
);

2316 i‡((
baud_vÆue
 % 10) >= 5)

2317 
baud_vÆue
 = (baud_value / 10) + 1;

2319 
baud_vÆue
 /= 10;

2322 
pSSC
->
SSC_CMR
 = 
baud_vÆue
;

2323 
	}
}

2329 
__ölöe
 
	$AT91F_SSC_C⁄figuª
 (

2330 
AT91PS_SSC
 
pSSC
,

2331 
sy°_˛ock
,

2332 
baud_øã
,

2333 
˛ock_rx
,

2334 
mode_rx
,

2335 
˛ock_tx
,

2336 
mode_tx
)

2339 
pSSC
->
SSC_IDR
 = () -1;

2342 
pSSC
->
SSC_CR
 = 
AT91C_SSC_SWRST
 | 
AT91C_SSC_RXDIS
 | 
AT91C_SSC_TXDIS
 ;

2345 
	`AT91F_SSC_SëBaudøã
(
pSSC
, 
sy°_˛ock
, 
baud_øã
);

2348 
pSSC
->
SSC_RCMR
 = 
˛ock_rx
;

2351 
pSSC
->
SSC_TCMR
 = 
˛ock_tx
;

2354 
pSSC
->
SSC_RFMR
 = 
mode_rx
;

2357 
pSSC
->
SSC_TFMR
 = 
mode_tx
;

2360 
	`AT91F_PDC_O≥n
((
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
));

2363 
	}
}

2369 
__ölöe
 
	$AT91F_SSC_E«bÀRx
 (

2370 
AT91PS_SSC
 
pSSC
)

2373 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXEN
;

2374 
	}
}

2380 
__ölöe
 
	$AT91F_SSC_DißbÀRx
 (

2381 
AT91PS_SSC
 
pSSC
)

2384 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXDIS
;

2385 
	}
}

2391 
__ölöe
 
	$AT91F_SSC_E«bÀTx
 (

2392 
AT91PS_SSC
 
pSSC
)

2395 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXEN
;

2396 
	}
}

2402 
__ölöe
 
	$AT91F_SSC_DißbÀTx
 (

2403 
AT91PS_SSC
 
pSSC
)

2406 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXDIS
;

2407 
	}
}

2413 
__ölöe
 
	$AT91F_SSC_E«bÀIt
 (

2414 
AT91PS_SSC
 
pSSC
,

2415 
Êag
)

2418 
pSSC
->
SSC_IER
 = 
Êag
;

2419 
	}
}

2425 
__ölöe
 
	$AT91F_SSC_DißbÀIt
 (

2426 
AT91PS_SSC
 
pSSC
,

2427 
Êag
)

2430 
pSSC
->
SSC_IDR
 = 
Êag
;

2431 
	}
}

2437 
__ölöe
 
	$AT91F_SSC_Re˚iveFøme
 (

2438 
AT91PS_SSC
 
pSSC
,

2439 *
pBuf„r
,

2440 
szBuf„r
,

2441 *
pNextBuf„r
,

2442 
szNextBuf„r
 )

2444  
	`AT91F_PDC_Re˚iveFøme
(

2445 (
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
),

2446 
pBuf„r
,

2447 
szBuf„r
,

2448 
pNextBuf„r
,

2449 
szNextBuf„r
);

2450 
	}
}

2456 
__ölöe
 
	$AT91F_SSC_SídFøme
(

2457 
AT91PS_SSC
 
pSSC
,

2458 *
pBuf„r
,

2459 
szBuf„r
,

2460 *
pNextBuf„r
,

2461 
szNextBuf„r
 )

2463  
	`AT91F_PDC_SídFøme
(

2464 (
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
),

2465 
pBuf„r
,

2466 
szBuf„r
,

2467 
pNextBuf„r
,

2468 
szNextBuf„r
);

2469 
	}
}

2475 
__ölöe
 
	$AT91F_SSC_GëI¡îru±MaskSètus
(

2476 
AT91PS_SSC
 
pSsc
)

2478  
pSsc
->
SSC_IMR
;

2479 
	}
}

2485 
__ölöe
 
	$AT91F_SSC_IsI¡îru±Masked
(

2486 
AT91PS_SSC
 
pSsc
,

2487 
Êag
)

2489  (
	`AT91F_SSC_GëI¡îru±MaskSètus
(
pSsc
Ë& 
Êag
);

2490 
	}
}

2499 
__ölöe
 
	$AT91F_TWI_E«bÀIt
 (

2500 
AT91PS_TWI
 
pTWI
,

2501 
Êag
)

2504 
pTWI
->
TWI_IER
 = 
Êag
;

2505 
	}
}

2511 
__ölöe
 
	$AT91F_TWI_DißbÀIt
 (

2512 
AT91PS_TWI
 
pTWI
,

2513 
Êag
)

2516 
pTWI
->
TWI_IDR
 = 
Êag
;

2517 
	}
}

2523 
__ölöe
 
	$AT91F_TWI_C⁄figuª
 ( 
AT91PS_TWI
 
pTWI
 )

2526 
pTWI
->
TWI_IDR
 = () -1;

2529 
pTWI
->
TWI_CR
 = 
AT91C_TWI_SWRST
;

2532 
pTWI
->
TWI_CR
 = 
AT91C_TWI_MSEN
;

2534 
	}
}

2540 
__ölöe
 
	$AT91F_TWI_GëI¡îru±MaskSètus
(

2541 
AT91PS_TWI
 
pTwi
)

2543  
pTwi
->
TWI_IMR
;

2544 
	}
}

2550 
__ölöe
 
	$AT91F_TWI_IsI¡îru±Masked
(

2551 
AT91PS_TWI
 
pTwi
,

2552 
Êag
)

2554  (
	`AT91F_TWI_GëI¡îru±MaskSètus
(
pTwi
Ë& 
Êag
);

2555 
	}
}

2564 
__ölöe
 
	$AT91F_PWMC_GëSètus
(

2565 
AT91PS_PWMC
 
pPWM
)

2567  
pPWM
->
PWMC_SR
;

2568 
	}
}

2574 
__ölöe
 
	$AT91F_PWMC_I¡îru±E«bÀ
(

2575 
AT91PS_PWMC
 
pPwm
,

2576 
Êag
)

2578 
pPwm
->
PWMC_IER
 = 
Êag
;

2579 
	}
}

2585 
__ölöe
 
	$AT91F_PWMC_I¡îru±DißbÀ
(

2586 
AT91PS_PWMC
 
pPwm
,

2587 
Êag
)

2589 
pPwm
->
PWMC_IDR
 = 
Êag
;

2590 
	}
}

2596 
__ölöe
 
	$AT91F_PWMC_GëI¡îru±MaskSètus
(

2597 
AT91PS_PWMC
 
pPwm
)

2599  
pPwm
->
PWMC_IMR
;

2600 
	}
}

2606 
__ölöe
 
	$AT91F_PWMC_IsI¡îru±Masked
(

2607 
AT91PS_PWMC
 
pPWM
,

2608 
Êag
)

2610  (
	`AT91F_PWMC_GëI¡îru±MaskSètus
(
pPWM
Ë& 
Êag
);

2611 
	}
}

2617 
__ölöe
 
	$AT91F_PWMC_IsSètusSë
(

2618 
AT91PS_PWMC
 
pPWM
,

2619 
Êag
)

2621  (
	`AT91F_PWMC_GëSètus
(
pPWM
Ë& 
Êag
);

2622 
	}
}

2628 
__ölöe
 
	$AT91F_PWMC_CfgCh™√l
(

2629 
AT91PS_PWMC
 
pPWM
,

2630 
ch™√lId
,

2631 
mode
,

2632 
≥riod
,

2633 
duty
)

2635 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CMR
 = 
mode
;

2636 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CDTYR
 = 
duty
;

2637 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CPRDR
 = 
≥riod
;

2638 
	}
}

2644 
__ölöe
 
	$AT91F_PWMC_SèπCh™√l
(

2645 
AT91PS_PWMC
 
pPWM
,

2646 
Êag
)

2648 
pPWM
->
PWMC_ENA
 = 
Êag
;

2649 
	}
}

2655 
__ölöe
 
	$AT91F_PWMC_St›Ch™√l
(

2656 
AT91PS_PWMC
 
pPWM
,

2657 
Êag
)

2659 
pPWM
->
PWMC_DIS
 = 
Êag
;

2660 
	}
}

2666 
__ölöe
 
	$AT91F_PWMC_Upd©eCh™√l
(

2667 
AT91PS_PWMC
 
pPWM
,

2668 
ch™√lId
,

2669 
upd©e
)

2671 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CUPDR
 = 
upd©e
;

2672 
	}
}

2681 
__ölöe
 
	$AT91F_UDP_E«bÀIt
 (

2682 
AT91PS_UDP
 
pUDP
,

2683 
Êag
)

2686 
pUDP
->
UDP_IER
 = 
Êag
;

2687 
	}
}

2693 
__ölöe
 
	$AT91F_UDP_DißbÀIt
 (

2694 
AT91PS_UDP
 
pUDP
,

2695 
Êag
)

2698 
pUDP
->
UDP_IDR
 = 
Êag
;

2699 
	}
}

2705 
__ölöe
 
	$AT91F_UDP_SëAddªss
 (

2706 
AT91PS_UDP
 
pUDP
,

2707 
addªss
)

2709 
pUDP
->
UDP_FADDR
 = (
AT91C_UDP_FEN
 | 
addªss
);

2710 
	}
}

2716 
__ölöe
 
	$AT91F_UDP_E«bÀEp
 (

2717 
AT91PS_UDP
 
pUDP
,

2718 
ídpoöt
)

2720 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_EPEDS
;

2721 
	}
}

2727 
__ölöe
 
	$AT91F_UDP_DißbÀEp
 (

2728 
AT91PS_UDP
 
pUDP
,

2729 
ídpoöt
)

2731 
pUDP
->
UDP_CSR
[
ídpoöt
] &~
AT91C_UDP_EPEDS
;

2732 
	}
}

2738 
__ölöe
 
	$AT91F_UDP_SëSèã
 (

2739 
AT91PS_UDP
 
pUDP
,

2740 
Êag
)

2742 
pUDP
->
UDP_GLBSTATE
 &~(
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
);

2743 
pUDP
->
UDP_GLBSTATE
 |
Êag
;

2744 
	}
}

2750 
__ölöe
 
	$AT91F_UDP_GëSèã
 (

2751 
AT91PS_UDP
 
pUDP
)

2753  (
pUDP
->
UDP_GLBSTATE
 & (
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
));

2754 
	}
}

2760 
__ölöe
 
	$AT91F_UDP_Re£tEp
 (

2761 
AT91PS_UDP
 
pUDP
,

2762 
Êag
)

2764 
pUDP
->
UDP_RSTEP
 = 
Êag
;

2765 
pUDP
->
UDP_RSTEP
 = 0;

2766 
	}
}

2772 
__ölöe
 
	$AT91F_UDP_EpSèŒ
(

2773 
AT91PS_UDP
 
pUDP
,

2774 
ídpoöt
)

2776 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_FORCESTALL
;

2777 
	}
}

2783 
__ölöe
 
	$AT91F_UDP_EpWrôe
(

2784 
AT91PS_UDP
 
pUDP
,

2785 
ídpoöt
,

2786 
vÆue
)

2788 
pUDP
->
UDP_FDR
[
ídpoöt
] = 
vÆue
;

2789 
	}
}

2795 
__ölöe
 
	$AT91F_UDP_EpRód
(

2796 
AT91PS_UDP
 
pUDP
,

2797 
ídpoöt
)

2799  
pUDP
->
UDP_FDR
[
ídpoöt
];

2800 
	}
}

2806 
__ölöe
 
	$AT91F_UDP_EpEndOfWr
(

2807 
AT91PS_UDP
 
pUDP
,

2808 
ídpoöt
)

2810 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_TXPKTRDY
;

2811 
	}
}

2817 
__ölöe
 
	$AT91F_UDP_EpCÀ¨
(

2818 
AT91PS_UDP
 
pUDP
,

2819 
ídpoöt
,

2820 
Êag
)

2822 
pUDP
->
UDP_CSR
[
ídpoöt
] &~(
Êag
);

2823 
	}
}

2829 
__ölöe
 
	$AT91F_UDP_EpSë
(

2830 
AT91PS_UDP
 
pUDP
,

2831 
ídpoöt
,

2832 
Êag
)

2834 
pUDP
->
UDP_CSR
[
ídpoöt
] |
Êag
;

2835 
	}
}

2841 
__ölöe
 
	$AT91F_UDP_EpSètus
(

2842 
AT91PS_UDP
 
pUDP
,

2843 
ídpoöt
)

2845  
pUDP
->
UDP_CSR
[
ídpoöt
];

2846 
	}
}

2852 
__ölöe
 
	$AT91F_UDP_GëI¡îru±MaskSètus
(

2853 
AT91PS_UDP
 
pUdp
)

2855  
pUdp
->
UDP_IMR
;

2856 
	}
}

2862 
__ölöe
 
	$AT91F_UDP_IsI¡îru±Masked
(

2863 
AT91PS_UDP
 
pUdp
,

2864 
Êag
)

2866  (
	`AT91F_UDP_GëI¡îru±MaskSètus
(
pUdp
Ë& 
Êag
);

2867 
	}
}

2876 
__ölöe
 
	$AT91F_TC_I¡îru±E«bÀ
(

2877 
AT91PS_TC
 
pTc
,

2878 
Êag
)

2880 
pTc
->
TC_IER
 = 
Êag
;

2881 
	}
}

2887 
__ölöe
 
	$AT91F_TC_I¡îru±DißbÀ
(

2888 
AT91PS_TC
 
pTc
,

2889 
Êag
)

2891 
pTc
->
TC_IDR
 = 
Êag
;

2892 
	}
}

2898 
__ölöe
 
	$AT91F_TC_GëI¡îru±MaskSètus
(

2899 
AT91PS_TC
 
pTc
)

2901  
pTc
->
TC_IMR
;

2902 
	}
}

2908 
__ölöe
 
	$AT91F_TC_IsI¡îru±Masked
(

2909 
AT91PS_TC
 
pTc
,

2910 
Êag
)

2912  (
	`AT91F_TC_GëI¡îru±MaskSètus
(
pTc
Ë& 
Êag
);

2913 
	}
}

2918 
	#STANDARD_FORMAT
 0

	)

2919 
	#EXTENDED_FORMAT
 1

	)

2925 
__ölöe
 
	$AT91F_InôMaûboxRegi°îs
(
AT91PS_CAN_MB
 
CAN_Maûbox
,

2926 
mode_ªg
,

2927 
ac˚±™˚_mask_ªg
,

2928 
id_ªg
,

2929 
d©a_low_ªg
,

2930 
d©a_high_ªg
,

2931 
c⁄åﬁ_ªg
)

2933 
CAN_Maûbox
->
CAN_MB_MCR
 = 0x0;

2934 
CAN_Maûbox
->
CAN_MB_MMR
 = 
mode_ªg
;

2935 
CAN_Maûbox
->
CAN_MB_MAM
 = 
ac˚±™˚_mask_ªg
;

2936 
CAN_Maûbox
->
CAN_MB_MID
 = 
id_ªg
;

2937 
CAN_Maûbox
->
CAN_MB_MDL
 = 
d©a_low_ªg
;

2938 
CAN_Maûbox
->
CAN_MB_MDH
 = 
d©a_high_ªg
;

2939 
CAN_Maûbox
->
CAN_MB_MCR
 = 
c⁄åﬁ_ªg
;

2940 
	}
}

2946 
__ölöe
 
	$AT91F_E«bÀCAN
(

2947 
AT91PS_CAN
 
pCAN
)

2949 
pCAN
->
CAN_MR
 |
AT91C_CAN_CANEN
;

2952  (
pCAN
->
CAN_SR
 & 
AT91C_CAN_WAKEUP
) != AT91C_CAN_WAKEUP );

2953 
	}
}

2959 
__ölöe
 
	$AT91F_DißbÀCAN
(

2960 
AT91PS_CAN
 
pCAN
)

2962 
pCAN
->
CAN_MR
 &~
AT91C_CAN_CANEN
;

2963 
	}
}

2969 
__ölöe
 
	$AT91F_CAN_E«bÀIt
 (

2970 
AT91PS_CAN
 
pCAN
,

2971 
Êag
)

2974 
pCAN
->
CAN_IER
 = 
Êag
;

2975 
	}
}

2981 
__ölöe
 
	$AT91F_CAN_DißbÀIt
 (

2982 
AT91PS_CAN
 
pCAN
,

2983 
Êag
)

2986 
pCAN
->
CAN_IDR
 = 
Êag
;

2987 
	}
}

2993 
__ölöe
 
	$AT91F_CAN_GëSètus
(

2994 
AT91PS_CAN
 
pCAN
)

2996  
pCAN
->
CAN_SR
;

2997 
	}
}

3003 
__ölöe
 
	$AT91F_CAN_GëI¡îru±MaskSètus
(

3004 
AT91PS_CAN
 
pCAN
)

3006  
pCAN
->
CAN_IMR
;

3007 
	}
}

3013 
__ölöe
 
	$AT91F_CAN_IsI¡îru±Masked
(

3014 
AT91PS_CAN
 
pCAN
,

3015 
Êag
)

3017  (
	`AT91F_CAN_GëI¡îru±MaskSètus
(
pCAN
Ë& 
Êag
);

3018 
	}
}

3024 
__ölöe
 
	$AT91F_CAN_IsSètusSë
(

3025 
AT91PS_CAN
 
pCAN
,

3026 
Êag
)

3028  (
	`AT91F_CAN_GëSètus
(
pCAN
Ë& 
Êag
);

3029 
	}
}

3035 
__ölöe
 
	$AT91F_CAN_CfgModeReg
 (

3036 
AT91PS_CAN
 
pCAN
,

3037 
mode
)

3040 
pCAN
->
CAN_MR
 = 
mode
;

3041 
	}
}

3047 
__ölöe
 
	$AT91F_CAN_GëModeReg
 (

3048 
AT91PS_CAN
 
pCAN


3051  
pCAN
->
CAN_MR
;

3052 
	}
}

3058 
__ölöe
 
	$AT91F_CAN_CfgBaudøãReg
 (

3059 
AT91PS_CAN
 
pCAN
,

3060 
baudøã_cfg
)

3063 
pCAN
->
CAN_BR
 = 
baudøã_cfg
;

3064 
	}
}

3070 
__ölöe
 
	$AT91F_CAN_GëBaudøã
 (

3071 
AT91PS_CAN
 
pCAN


3074  
pCAN
->
CAN_BR
;

3075 
	}
}

3081 
__ölöe
 
	$AT91F_CAN_GëI¡î«lCou¡î
 (

3082 
AT91PS_CAN
 
pCAN


3085  
pCAN
->
CAN_TIM
;

3086 
	}
}

3092 
__ölöe
 
	$AT91F_CAN_GëTime°amp
 (

3093 
AT91PS_CAN
 
pCAN


3096  
pCAN
->
CAN_TIMESTP
;

3097 
	}
}

3103 
__ölöe
 
	$AT91F_CAN_GëEº‹Cou¡î
 (

3104 
AT91PS_CAN
 
pCAN


3107  
pCAN
->
CAN_ECR
;

3108 
	}
}

3114 
__ölöe
 
	$AT91F_CAN_InôTøns„rReque°
 (

3115 
AT91PS_CAN
 
pCAN
,

3116 
å™s„r_cmd
)

3118 
pCAN
->
CAN_TCR
 = 
å™s„r_cmd
;

3119 
	}
}

3125 
__ölöe
 
	$AT91F_CAN_InôAb‹tReque°
 (

3126 
AT91PS_CAN
 
pCAN
,

3127 
ab‹t_cmd
)

3129 
pCAN
->
CAN_ACR
 = 
ab‹t_cmd
;

3130 
	}
}

3136 
__ölöe
 
	$AT91F_CAN_CfgMesßgeModeReg
 (

3137 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3138 
mode
)

3140 
CAN_Maûbox
->
CAN_MB_MMR
 = 
mode
;

3141 
	}
}

3147 
__ölöe
 
	$AT91F_CAN_GëMesßgeModeReg
 (

3148 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3150  
CAN_Maûbox
->
CAN_MB_MMR
;

3151 
	}
}

3158 
__ölöe
 
	$AT91F_CAN_CfgMesßgeIDReg
 (

3159 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3160 
id
,

3161 
vîsi⁄
)

3163 if(
vîsi⁄
==0)

3164 
CAN_Maûbox
->
CAN_MB_MID
 = 
id
<<18;

3166 
CAN_Maûbox
->
CAN_MB_MID
 = 
id
 | (1<<29);

3167 
	}
}

3173 
__ölöe
 
	$AT91F_CAN_GëMesßgeIDReg
 (

3174 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3176  
CAN_Maûbox
->
CAN_MB_MID
;

3177 
	}
}

3183 
__ölöe
 
	$AT91F_CAN_CfgMesßgeAc˚±™˚MaskReg
 (

3184 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3185 
mask
)

3187 
CAN_Maûbox
->
CAN_MB_MAM
 = 
mask
;

3188 
	}
}

3194 
__ölöe
 
	$AT91F_CAN_GëMesßgeAc˚±™˚MaskReg
 (

3195 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3197  
CAN_Maûbox
->
CAN_MB_MAM
;

3198 
	}
}

3204 
__ölöe
 
	$AT91F_CAN_GëFamûyID
 (

3205 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3207  
CAN_Maûbox
->
CAN_MB_MFID
;

3208 
	}
}

3214 
__ölöe
 
	$AT91F_CAN_CfgMesßgeCålReg
 (

3215 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3216 
mesßge_˘æ_cmd
)

3218 
CAN_Maûbox
->
CAN_MB_MCR
 = 
mesßge_˘æ_cmd
;

3219 
	}
}

3225 
__ölöe
 
	$AT91F_CAN_GëMesßgeSètus
 (

3226 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3228  
CAN_Maûbox
->
CAN_MB_MSR
;

3229 
	}
}

3235 
__ölöe
 
	$AT91F_CAN_CfgMesßgeD©aLow
 (

3236 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3237 
d©a
)

3239 
CAN_Maûbox
->
CAN_MB_MDL
 = 
d©a
;

3240 
	}
}

3246 
__ölöe
 
	$AT91F_CAN_GëMesßgeD©aLow
 (

3247 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3249  
CAN_Maûbox
->
CAN_MB_MDL
;

3250 
	}
}

3256 
__ölöe
 
	$AT91F_CAN_CfgMesßgeD©aHigh
 (

3257 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3258 
d©a
)

3260 
CAN_Maûbox
->
CAN_MB_MDH
 = 
d©a
;

3261 
	}
}

3267 
__ölöe
 
	$AT91F_CAN_GëMesßgeD©aHigh
 (

3268 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3270  
CAN_Maûbox
->
CAN_MB_MDH
;

3271 
	}
}

3277 
__ölöe
 
	$AT91F_CAN_O≥n
 (

3278 c⁄° 
nuŒ
)

3282 
	}
}

3290 
__ölöe
 
	$AT91F_ADC_E«bÀIt
 (

3291 
AT91PS_ADC
 
pADC
,

3292 
Êag
)

3295 
pADC
->
ADC_IER
 = 
Êag
;

3296 
	}
}

3302 
__ölöe
 
	$AT91F_ADC_DißbÀIt
 (

3303 
AT91PS_ADC
 
pADC
,

3304 
Êag
)

3307 
pADC
->
ADC_IDR
 = 
Êag
;

3308 
	}
}

3314 
__ölöe
 
	$AT91F_ADC_GëSètus
(

3315 
AT91PS_ADC
 
pADC
)

3317  
pADC
->
ADC_SR
;

3318 
	}
}

3324 
__ölöe
 
	$AT91F_ADC_GëI¡îru±MaskSètus
(

3325 
AT91PS_ADC
 
pADC
)

3327  
pADC
->
ADC_IMR
;

3328 
	}
}

3334 
__ölöe
 
	$AT91F_ADC_IsI¡îru±Masked
(

3335 
AT91PS_ADC
 
pADC
,

3336 
Êag
)

3338  (
	`AT91F_ADC_GëI¡îru±MaskSètus
(
pADC
Ë& 
Êag
);

3339 
	}
}

3345 
__ölöe
 
	$AT91F_ADC_IsSètusSë
(

3346 
AT91PS_ADC
 
pADC
,

3347 
Êag
)

3349  (
	`AT91F_ADC_GëSètus
(
pADC
Ë& 
Êag
);

3350 
	}
}

3356 
__ölöe
 
	$AT91F_ADC_CfgModeReg
 (

3357 
AT91PS_ADC
 
pADC
,

3358 
mode
)

3361 
pADC
->
ADC_MR
 = 
mode
;

3362 
	}
}

3368 
__ölöe
 
	$AT91F_ADC_GëModeReg
 (

3369 
AT91PS_ADC
 
pADC


3372  
pADC
->
ADC_MR
;

3373 
	}
}

3379 
__ölöe
 
	$AT91F_ADC_CfgTimögs
 (

3380 
AT91PS_ADC
 
pADC
,

3381 
mck_˛ock
,

3382 
adc_˛ock
,

3383 
°¨tup_time
,

3384 
ßm∂e_™d_hﬁd_time
)

3386 
¥esˇl
,
°¨tup
,
shtim
;

3388 
¥esˇl
 = 
mck_˛ock
/(2*
adc_˛ock
) - 1;

3389 
°¨tup
 = 
adc_˛ock
*
°¨tup_time
/8 - 1;

3390 
shtim
 = 
adc_˛ock
*
ßm∂e_™d_hﬁd_time
/1000 - 1;

3393 
pADC
->
ADC_MR
 = ( (
¥esˇl
<<8Ë& 
AT91C_ADC_PRESCAL
Ë| ( (
°¨tup
<<16Ë& 
AT91C_ADC_STARTUP
Ë| ( (
shtim
<<24Ë& 
AT91C_ADC_SHTIM
);

3394 
	}
}

3400 
__ölöe
 
	$AT91F_ADC_E«bÀCh™√l
 (

3401 
AT91PS_ADC
 
pADC
,

3402 
ch™√l
)

3405 
pADC
->
ADC_CHER
 = 
ch™√l
;

3406 
	}
}

3412 
__ölöe
 
	$AT91F_ADC_DißbÀCh™√l
 (

3413 
AT91PS_ADC
 
pADC
,

3414 
ch™√l
)

3417 
pADC
->
ADC_CHDR
 = 
ch™√l
;

3418 
	}
}

3424 
__ölöe
 
	$AT91F_ADC_GëCh™√lSètus
 (

3425 
AT91PS_ADC
 
pADC


3428  
pADC
->
ADC_CHSR
;

3429 
	}
}

3435 
__ölöe
 
	$AT91F_ADC_SèπC⁄vîsi⁄
 (

3436 
AT91PS_ADC
 
pADC


3439 
pADC
->
ADC_CR
 = 
AT91C_ADC_START
;

3440 
	}
}

3446 
__ölöe
 
	$AT91F_ADC_So·Re£t
 (

3447 
AT91PS_ADC
 
pADC


3450 
pADC
->
ADC_CR
 = 
AT91C_ADC_SWRST
;

3451 
	}
}

3457 
__ölöe
 
	$AT91F_ADC_GëLa°C⁄vîãdD©a
 (

3458 
AT91PS_ADC
 
pADC


3461  
pADC
->
ADC_LCDR
;

3462 
	}
}

3468 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH0
 (

3469 
AT91PS_ADC
 
pADC


3472  
pADC
->
ADC_CDR0
;

3473 
	}
}

3479 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH1
 (

3480 
AT91PS_ADC
 
pADC


3483  
pADC
->
ADC_CDR1
;

3484 
	}
}

3490 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH2
 (

3491 
AT91PS_ADC
 
pADC


3494  
pADC
->
ADC_CDR2
;

3495 
	}
}

3501 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH3
 (

3502 
AT91PS_ADC
 
pADC


3505  
pADC
->
ADC_CDR3
;

3506 
	}
}

3512 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH4
 (

3513 
AT91PS_ADC
 
pADC


3516  
pADC
->
ADC_CDR4
;

3517 
	}
}

3523 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH5
 (

3524 
AT91PS_ADC
 
pADC


3527  
pADC
->
ADC_CDR5
;

3528 
	}
}

3534 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH6
 (

3535 
AT91PS_ADC
 
pADC


3538  
pADC
->
ADC_CDR6
;

3539 
	}
}

3545 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH7
 (

3546 
AT91PS_ADC
 
pADC


3549  
pADC
->
ADC_CDR7
;

3550 
	}
}

3559 
__ölöe
 
	$AT91F_AES_E«bÀIt
 (

3560 
AT91PS_AES
 
pAES
,

3561 
Êag
)

3564 
pAES
->
AES_IER
 = 
Êag
;

3565 
	}
}

3571 
__ölöe
 
	$AT91F_AES_DißbÀIt
 (

3572 
AT91PS_AES
 
pAES
,

3573 
Êag
)

3576 
pAES
->
AES_IDR
 = 
Êag
;

3577 
	}
}

3583 
__ölöe
 
	$AT91F_AES_GëSètus
(

3584 
AT91PS_AES
 
pAES
)

3586  
pAES
->
AES_ISR
;

3587 
	}
}

3593 
__ölöe
 
	$AT91F_AES_GëI¡îru±MaskSètus
(

3594 
AT91PS_AES
 
pAES
)

3596  
pAES
->
AES_IMR
;

3597 
	}
}

3603 
__ölöe
 
	$AT91F_AES_IsI¡îru±Masked
(

3604 
AT91PS_AES
 
pAES
,

3605 
Êag
)

3607  (
	`AT91F_AES_GëI¡îru±MaskSètus
(
pAES
Ë& 
Êag
);

3608 
	}
}

3614 
__ölöe
 
	$AT91F_AES_IsSètusSë
(

3615 
AT91PS_AES
 
pAES
,

3616 
Êag
)

3618  (
	`AT91F_AES_GëSètus
(
pAES
Ë& 
Êag
);

3619 
	}
}

3625 
__ölöe
 
	$AT91F_AES_CfgModeReg
 (

3626 
AT91PS_AES
 
pAES
,

3627 
mode
)

3630 
pAES
->
AES_MR
 = 
mode
;

3631 
	}
}

3637 
__ölöe
 
	$AT91F_AES_GëModeReg
 (

3638 
AT91PS_AES
 
pAES


3641  
pAES
->
AES_MR
;

3642 
	}
}

3648 
__ölöe
 
	$AT91F_AES_SèπPro˚ssög
 (

3649 
AT91PS_AES
 
pAES


3652 
pAES
->
AES_CR
 = 
AT91C_AES_START
;

3653 
	}
}

3659 
__ölöe
 
	$AT91F_AES_So·Re£t
 (

3660 
AT91PS_AES
 
pAES


3663 
pAES
->
AES_CR
 = 
AT91C_AES_SWRST
;

3664 
	}
}

3670 
__ölöe
 
	$AT91F_AES_LﬂdNewSìd
 (

3671 
AT91PS_AES
 
pAES


3674 
pAES
->
AES_CR
 = 
AT91C_AES_LOADSEED
;

3675 
	}
}

3681 
__ölöe
 
	$AT91F_AES_SëCry±oKey
 (

3682 
AT91PS_AES
 
pAES
,

3683 
ödex
,

3684 
keyw‹d


3687 
pAES
->
AES_KEYWxR
[
ödex
] = 
keyw‹d
;

3688 
	}
}

3694 
__ölöe
 
	$AT91F_AES_I≈utD©a
 (

3695 
AT91PS_AES
 
pAES
,

3696 
ödex
,

3697 
öd©a


3700 
pAES
->
AES_IDATAxR
[
ödex
] = 
öd©a
;

3701 
	}
}

3707 
__ölöe
 
	$AT91F_AES_GëOuçutD©a
 (

3708 
AT91PS_AES
 
pAES
,

3709 
ödex


3712  
pAES
->
AES_ODATAxR
[
ödex
];

3713 
	}
}

3719 
__ölöe
 
	$AT91F_AES_SëInôüliz©i⁄Ve˘‹
 (

3720 
AT91PS_AES
 
pAES
,

3721 
ödex
,

3722 
öôve˘‹


3725 
pAES
->
AES_IVxR
[
ödex
] = 
öôve˘‹
;

3726 
	}
}

3735 
__ölöe
 
	$AT91F_TDES_E«bÀIt
 (

3736 
AT91PS_TDES
 
pTDES
,

3737 
Êag
)

3740 
pTDES
->
TDES_IER
 = 
Êag
;

3741 
	}
}

3747 
__ölöe
 
	$AT91F_TDES_DißbÀIt
 (

3748 
AT91PS_TDES
 
pTDES
,

3749 
Êag
)

3752 
pTDES
->
TDES_IDR
 = 
Êag
;

3753 
	}
}

3759 
__ölöe
 
	$AT91F_TDES_GëSètus
(

3760 
AT91PS_TDES
 
pTDES
)

3762  
pTDES
->
TDES_ISR
;

3763 
	}
}

3769 
__ölöe
 
	$AT91F_TDES_GëI¡îru±MaskSètus
(

3770 
AT91PS_TDES
 
pTDES
)

3772  
pTDES
->
TDES_IMR
;

3773 
	}
}

3779 
__ölöe
 
	$AT91F_TDES_IsI¡îru±Masked
(

3780 
AT91PS_TDES
 
pTDES
,

3781 
Êag
)

3783  (
	`AT91F_TDES_GëI¡îru±MaskSètus
(
pTDES
Ë& 
Êag
);

3784 
	}
}

3790 
__ölöe
 
	$AT91F_TDES_IsSètusSë
(

3791 
AT91PS_TDES
 
pTDES
,

3792 
Êag
)

3794  (
	`AT91F_TDES_GëSètus
(
pTDES
Ë& 
Êag
);

3795 
	}
}

3801 
__ölöe
 
	$AT91F_TDES_CfgModeReg
 (

3802 
AT91PS_TDES
 
pTDES
,

3803 
mode
)

3806 
pTDES
->
TDES_MR
 = 
mode
;

3807 
	}
}

3813 
__ölöe
 
	$AT91F_TDES_GëModeReg
 (

3814 
AT91PS_TDES
 
pTDES


3817  
pTDES
->
TDES_MR
;

3818 
	}
}

3824 
__ölöe
 
	$AT91F_TDES_SèπPro˚ssög
 (

3825 
AT91PS_TDES
 
pTDES


3828 
pTDES
->
TDES_CR
 = 
AT91C_TDES_START
;

3829 
	}
}

3835 
__ölöe
 
	$AT91F_TDES_So·Re£t
 (

3836 
AT91PS_TDES
 
pTDES


3839 
pTDES
->
TDES_CR
 = 
AT91C_TDES_SWRST
;

3840 
	}
}

3846 
__ölöe
 
	$AT91F_TDES_SëCry±oKey1
 (

3847 
AT91PS_TDES
 
pTDES
,

3848 
ödex
,

3849 
keyw‹d


3852 
pTDES
->
TDES_KEY1WxR
[
ödex
] = 
keyw‹d
;

3853 
	}
}

3859 
__ölöe
 
	$AT91F_TDES_SëCry±oKey2
 (

3860 
AT91PS_TDES
 
pTDES
,

3861 
ödex
,

3862 
keyw‹d


3865 
pTDES
->
TDES_KEY2WxR
[
ödex
] = 
keyw‹d
;

3866 
	}
}

3872 
__ölöe
 
	$AT91F_TDES_SëCry±oKey3
 (

3873 
AT91PS_TDES
 
pTDES
,

3874 
ödex
,

3875 
keyw‹d


3878 
pTDES
->
TDES_KEY3WxR
[
ödex
] = 
keyw‹d
;

3879 
	}
}

3885 
__ölöe
 
	$AT91F_TDES_I≈utD©a
 (

3886 
AT91PS_TDES
 
pTDES
,

3887 
ödex
,

3888 
öd©a


3891 
pTDES
->
TDES_IDATAxR
[
ödex
] = 
öd©a
;

3892 
	}
}

3898 
__ölöe
 
	$AT91F_TDES_GëOuçutD©a
 (

3899 
AT91PS_TDES
 
pTDES
,

3900 
ödex


3903  
pTDES
->
TDES_ODATAxR
[
ödex
];

3904 
	}
}

3910 
__ölöe
 
	$AT91F_TDES_SëInôüliz©i⁄Ve˘‹
 (

3911 
AT91PS_TDES
 
pTDES
,

3912 
ödex
,

3913 
öôve˘‹


3916 
pTDES
->
TDES_IVxR
[
ödex
] = 
öôve˘‹
;

3917 
	}
}

3923 
__ölöe
 
	$AT91F_DBGU_CfgPMC
 ()

3925 
	`AT91F_PMC_E«bÀPîùhClock
(

3926 
AT91C_BASE_PMC
,

3927 ((Ë1 << 
AT91C_ID_SYS
));

3928 
	}
}

3934 
__ölöe
 
	$AT91F_DBGU_CfgPIO
 ()

3937 
	`AT91F_PIO_CfgPîùh
(

3938 
AT91C_BASE_PIOA
,

3939 ((Ë
AT91C_PA27_DRXD
 ) |

3940 ((Ë
AT91C_PA28_DTXD
 ),

3942 
	}
}

3948 
__ölöe
 
	$AT91F_PMC_CfgPMC
 ()

3950 
	`AT91F_PMC_E«bÀPîùhClock
(

3951 
AT91C_BASE_PMC
,

3952 ((Ë1 << 
AT91C_ID_SYS
));

3953 
	}
}

3959 
__ölöe
 
	$AT91F_PMC_CfgPIO
 ()

3962 
	`AT91F_PIO_CfgPîùh
(

3963 
AT91C_BASE_PIOB
,

3964 ((Ë
AT91C_PB30_PCK2
 ) |

3965 ((Ë
AT91C_PB29_PCK1
 ),

3966 ((Ë
AT91C_PB20_PCK0
 ) |

3967 ((Ë
AT91C_PB0_PCK0
 ) |

3968 ((Ë
AT91C_PB22_PCK2
 ) |

3969 ((Ë
AT91C_PB21_PCK1
 ));

3971 
	`AT91F_PIO_CfgPîùh
(

3972 
AT91C_BASE_PIOA
,

3974 ((Ë
AT91C_PA30_PCK2
 ) |

3975 ((Ë
AT91C_PA13_PCK1
 ) |

3976 ((Ë
AT91C_PA27_PCK3
 ));

3977 
	}
}

3983 
__ölöe
 
	$AT91F_VREG_CfgPMC
 ()

3985 
	`AT91F_PMC_E«bÀPîùhClock
(

3986 
AT91C_BASE_PMC
,

3987 ((Ë1 << 
AT91C_ID_SYS
));

3988 
	}
}

3994 
__ölöe
 
	$AT91F_RSTC_CfgPMC
 ()

3996 
	`AT91F_PMC_E«bÀPîùhClock
(

3997 
AT91C_BASE_PMC
,

3998 ((Ë1 << 
AT91C_ID_SYS
));

3999 
	}
}

4005 
__ölöe
 
	$AT91F_SSC_CfgPMC
 ()

4007 
	`AT91F_PMC_E«bÀPîùhClock
(

4008 
AT91C_BASE_PMC
,

4009 ((Ë1 << 
AT91C_ID_SSC
));

4010 
	}
}

4016 
__ölöe
 
	$AT91F_SSC_CfgPIO
 ()

4019 
	`AT91F_PIO_CfgPîùh
(

4020 
AT91C_BASE_PIOA
,

4021 ((Ë
AT91C_PA25_RK
 ) |

4022 ((Ë
AT91C_PA22_TK
 ) |

4023 ((Ë
AT91C_PA21_TF
 ) |

4024 ((Ë
AT91C_PA24_RD
 ) |

4025 ((Ë
AT91C_PA26_RF
 ) |

4026 ((Ë
AT91C_PA23_TD
 ),

4028 
	}
}

4034 
__ölöe
 
	$AT91F_WDTC_CfgPMC
 ()

4036 
	`AT91F_PMC_E«bÀPîùhClock
(

4037 
AT91C_BASE_PMC
,

4038 ((Ë1 << 
AT91C_ID_SYS
));

4039 
	}
}

4045 
__ölöe
 
	$AT91F_US1_CfgPMC
 ()

4047 
	`AT91F_PMC_E«bÀPîùhClock
(

4048 
AT91C_BASE_PMC
,

4049 ((Ë1 << 
AT91C_ID_US1
));

4050 
	}
}

4056 
__ölöe
 
	$AT91F_US1_CfgPIO
 ()

4059 
	`AT91F_PIO_CfgPîùh
(

4060 
AT91C_BASE_PIOB
,

4062 ((Ë
AT91C_PB26_RI1
 ) |

4063 ((Ë
AT91C_PB24_DSR1
 ) |

4064 ((Ë
AT91C_PB23_DCD1
 ) |

4065 ((Ë
AT91C_PB25_DTR1
 ));

4067 
	`AT91F_PIO_CfgPîùh
(

4068 
AT91C_BASE_PIOA
,

4069 ((Ë
AT91C_PA7_SCK1
 ) |

4070 ((Ë
AT91C_PA8_RTS1
 ) |

4071 ((Ë
AT91C_PA6_TXD1
 ) |

4072 ((Ë
AT91C_PA5_RXD1
 ) |

4073 ((Ë
AT91C_PA9_CTS1
 ),

4075 
	}
}

4081 
__ölöe
 
	$AT91F_US0_CfgPMC
 ()

4083 
	`AT91F_PMC_E«bÀPîùhClock
(

4084 
AT91C_BASE_PMC
,

4085 ((Ë1 << 
AT91C_ID_US0
));

4086 
	}
}

4092 
__ölöe
 
	$AT91F_US0_CfgPIO
 ()

4095 
	`AT91F_PIO_CfgPîùh
(

4096 
AT91C_BASE_PIOA
,

4097 ((Ë
AT91C_PA0_RXD0
 ) |

4098 ((Ë
AT91C_PA4_CTS0
 ) |

4099 ((Ë
AT91C_PA3_RTS0
 ) |

4100 ((Ë
AT91C_PA2_SCK0
 ) |

4101 ((Ë
AT91C_PA1_TXD0
 ),

4103 
	}
}

4109 
__ölöe
 
	$AT91F_SPI1_CfgPMC
 ()

4111 
	`AT91F_PMC_E«bÀPîùhClock
(

4112 
AT91C_BASE_PMC
,

4113 ((Ë1 << 
AT91C_ID_SPI1
));

4114 
	}
}

4120 
__ölöe
 
	$AT91F_SPI1_CfgPIO
 ()

4123 
	`AT91F_PIO_CfgPîùh
(

4124 
AT91C_BASE_PIOB
,

4126 ((Ë
AT91C_PB16_NPCS13
 ) |

4127 ((Ë
AT91C_PB10_NPCS11
 ) |

4128 ((Ë
AT91C_PB11_NPCS12
 ));

4130 
	`AT91F_PIO_CfgPîùh
(

4131 
AT91C_BASE_PIOA
,

4133 ((Ë
AT91C_PA4_NPCS13
 ) |

4134 ((Ë
AT91C_PA29_NPCS13
 ) |

4135 ((Ë
AT91C_PA21_NPCS10
 ) |

4136 ((Ë
AT91C_PA22_SPCK1
 ) |

4137 ((Ë
AT91C_PA25_NPCS11
 ) |

4138 ((Ë
AT91C_PA2_NPCS11
 ) |

4139 ((Ë
AT91C_PA24_MISO1
 ) |

4140 ((Ë
AT91C_PA3_NPCS12
 ) |

4141 ((Ë
AT91C_PA26_NPCS12
 ) |

4142 ((Ë
AT91C_PA23_MOSI1
 ));

4143 
	}
}

4149 
__ölöe
 
	$AT91F_SPI0_CfgPMC
 ()

4151 
	`AT91F_PMC_E«bÀPîùhClock
(

4152 
AT91C_BASE_PMC
,

4153 ((Ë1 << 
AT91C_ID_SPI0
));

4154 
	}
}

4160 
__ölöe
 
	$AT91F_SPI0_CfgPIO
 ()

4163 
	`AT91F_PIO_CfgPîùh
(

4164 
AT91C_BASE_PIOB
,

4166 ((Ë
AT91C_PB13_NPCS01
 ) |

4167 ((Ë
AT91C_PB17_NPCS03
 ) |

4168 ((Ë
AT91C_PB14_NPCS02
 ));

4170 
	`AT91F_PIO_CfgPîùh
(

4171 
AT91C_BASE_PIOA
,

4172 ((Ë
AT91C_PA16_MISO0
 ) |

4173 ((Ë
AT91C_PA13_NPCS01
 ) |

4174 ((Ë
AT91C_PA15_NPCS03
 ) |

4175 ((Ë
AT91C_PA17_MOSI0
 ) |

4176 ((Ë
AT91C_PA18_SPCK0
 ) |

4177 ((Ë
AT91C_PA14_NPCS02
 ) |

4178 ((Ë
AT91C_PA12_NPCS00
 ),

4179 ((Ë
AT91C_PA7_NPCS01
 ) |

4180 ((Ë
AT91C_PA9_NPCS03
 ) |

4181 ((Ë
AT91C_PA8_NPCS02
 ));

4182 
	}
}

4188 
__ölöe
 
	$AT91F_PITC_CfgPMC
 ()

4190 
	`AT91F_PMC_E«bÀPîùhClock
(

4191 
AT91C_BASE_PMC
,

4192 ((Ë1 << 
AT91C_ID_SYS
));

4193 
	}
}

4199 
__ölöe
 
	$AT91F_AIC_CfgPMC
 ()

4201 
	`AT91F_PMC_E«bÀPîùhClock
(

4202 
AT91C_BASE_PMC
,

4203 ((Ë1 << 
AT91C_ID_FIQ
) |

4204 ((Ë1 << 
AT91C_ID_IRQ0
) |

4205 ((Ë1 << 
AT91C_ID_IRQ1
));

4206 
	}
}

4212 
__ölöe
 
	$AT91F_AIC_CfgPIO
 ()

4215 
	`AT91F_PIO_CfgPîùh
(

4216 
AT91C_BASE_PIOA
,

4217 ((Ë
AT91C_PA30_IRQ0
 ) |

4218 ((Ë
AT91C_PA29_FIQ
 ),

4219 ((Ë
AT91C_PA14_IRQ1
 ));

4220 
	}
}

4226 
__ölöe
 
	$AT91F_AES_CfgPMC
 ()

4228 
	`AT91F_PMC_E«bÀPîùhClock
(

4229 
AT91C_BASE_PMC
,

4230 ((Ë1 << 
AT91C_ID_AES
));

4231 
	}
}

4237 
__ölöe
 
	$AT91F_TWI_CfgPMC
 ()

4239 
	`AT91F_PMC_E«bÀPîùhClock
(

4240 
AT91C_BASE_PMC
,

4241 ((Ë1 << 
AT91C_ID_TWI
));

4242 
	}
}

4248 
__ölöe
 
	$AT91F_TWI_CfgPIO
 ()

4251 
	`AT91F_PIO_CfgPîùh
(

4252 
AT91C_BASE_PIOA
,

4253 ((Ë
AT91C_PA11_TWCK
 ) |

4254 ((Ë
AT91C_PA10_TWD
 ),

4256 
	}
}

4262 
__ölöe
 
	$AT91F_ADC_CfgPMC
 ()

4264 
	`AT91F_PMC_E«bÀPîùhClock
(

4265 
AT91C_BASE_PMC
,

4266 ((Ë1 << 
AT91C_ID_ADC
));

4267 
	}
}

4273 
__ölöe
 
	$AT91F_ADC_CfgPIO
 ()

4276 
	`AT91F_PIO_CfgPîùh
(

4277 
AT91C_BASE_PIOB
,

4279 ((Ë
AT91C_PB18_ADTRG
 ));

4280 
	}
}

4286 
__ölöe
 
	$AT91F_PWMC_CH3_CfgPIO
 ()

4289 
	`AT91F_PIO_CfgPîùh
(

4290 
AT91C_BASE_PIOB
,

4291 ((Ë
AT91C_PB22_PWM3
 ),

4292 ((Ë
AT91C_PB30_PWM3
 ));

4293 
	}
}

4299 
__ölöe
 
	$AT91F_PWMC_CH2_CfgPIO
 ()

4302 
	`AT91F_PIO_CfgPîùh
(

4303 
AT91C_BASE_PIOB
,

4304 ((Ë
AT91C_PB21_PWM2
 ),

4305 ((Ë
AT91C_PB29_PWM2
 ));

4306 
	}
}

4312 
__ölöe
 
	$AT91F_PWMC_CH1_CfgPIO
 ()

4315 
	`AT91F_PIO_CfgPîùh
(

4316 
AT91C_BASE_PIOB
,

4317 ((Ë
AT91C_PB20_PWM1
 ),

4318 ((Ë
AT91C_PB28_PWM1
 ));

4319 
	}
}

4325 
__ölöe
 
	$AT91F_PWMC_CH0_CfgPIO
 ()

4328 
	`AT91F_PIO_CfgPîùh
(

4329 
AT91C_BASE_PIOB
,

4330 ((Ë
AT91C_PB19_PWM0
 ),

4331 ((Ë
AT91C_PB27_PWM0
 ));

4332 
	}
}

4338 
__ölöe
 
	$AT91F_RTTC_CfgPMC
 ()

4340 
	`AT91F_PMC_E«bÀPîùhClock
(

4341 
AT91C_BASE_PMC
,

4342 ((Ë1 << 
AT91C_ID_SYS
));

4343 
	}
}

4349 
__ölöe
 
	$AT91F_UDP_CfgPMC
 ()

4351 
	`AT91F_PMC_E«bÀPîùhClock
(

4352 
AT91C_BASE_PMC
,

4353 ((Ë1 << 
AT91C_ID_UDP
));

4354 
	}
}

4360 
__ölöe
 
	$AT91F_TDES_CfgPMC
 ()

4362 
	`AT91F_PMC_E«bÀPîùhClock
(

4363 
AT91C_BASE_PMC
,

4364 ((Ë1 << 
AT91C_ID_TDES
));

4365 
	}
}

4371 
__ölöe
 
	$AT91F_EMAC_CfgPMC
 ()

4373 
	`AT91F_PMC_E«bÀPîùhClock
(

4374 
AT91C_BASE_PMC
,

4375 ((Ë1 << 
AT91C_ID_EMAC
));

4376 
	}
}

4382 
__ölöe
 
	$AT91F_EMAC_CfgPIO
 ()

4385 
	`AT91F_PIO_CfgPîùh
(

4386 
AT91C_BASE_PIOB
,

4387 ((Ë
AT91C_PB2_ETX0
 ) |

4388 ((Ë
AT91C_PB12_ETXER
 ) |

4389 ((Ë
AT91C_PB16_ECOL
 ) |

4390 ((Ë
AT91C_PB11_ETX3
 ) |

4391 ((Ë
AT91C_PB6_ERX1
 ) |

4392 ((Ë
AT91C_PB15_ERXDV
 ) |

4393 ((Ë
AT91C_PB13_ERX2
 ) |

4394 ((Ë
AT91C_PB3_ETX1
 ) |

4395 ((Ë
AT91C_PB8_EMDC
 ) |

4396 ((Ë
AT91C_PB5_ERX0
 ) |

4398 ((Ë
AT91C_PB14_ERX3
 ) |

4399 ((Ë
AT91C_PB4_ECRS_ECRSDV
) |

4400 ((Ë
AT91C_PB1_ETXEN
 ) |

4401 ((Ë
AT91C_PB10_ETX2
 ) |

4402 ((Ë
AT91C_PB0_ETXCK_EREFCK
) |

4403 ((Ë
AT91C_PB9_EMDIO
 ) |

4404 ((Ë
AT91C_PB7_ERXER
 ) |

4405 ((Ë
AT91C_PB17_ERXCK
 ),

4407 
	}
}

4413 
__ölöe
 
	$AT91F_TC0_CfgPMC
 ()

4415 
	`AT91F_PMC_E«bÀPîùhClock
(

4416 
AT91C_BASE_PMC
,

4417 ((Ë1 << 
AT91C_ID_TC0
));

4418 
	}
}

4424 
__ölöe
 
	$AT91F_TC0_CfgPIO
 ()

4427 
	`AT91F_PIO_CfgPîùh
(

4428 
AT91C_BASE_PIOB
,

4429 ((Ë
AT91C_PB23_TIOA0
 ) |

4430 ((Ë
AT91C_PB24_TIOB0
 ),

4431 ((Ë
AT91C_PB12_TCLK0
 ));

4432 
	}
}

4438 
__ölöe
 
	$AT91F_TC1_CfgPMC
 ()

4440 
	`AT91F_PMC_E«bÀPîùhClock
(

4441 
AT91C_BASE_PMC
,

4442 ((Ë1 << 
AT91C_ID_TC1
));

4443 
	}
}

4449 
__ölöe
 
	$AT91F_TC1_CfgPIO
 ()

4452 
	`AT91F_PIO_CfgPîùh
(

4453 
AT91C_BASE_PIOB
,

4454 ((Ë
AT91C_PB25_TIOA1
 ) |

4455 ((Ë
AT91C_PB26_TIOB1
 ),

4456 ((Ë
AT91C_PB19_TCLK1
 ));

4457 
	}
}

4463 
__ölöe
 
	$AT91F_TC2_CfgPMC
 ()

4465 
	`AT91F_PMC_E«bÀPîùhClock
(

4466 
AT91C_BASE_PMC
,

4467 ((Ë1 << 
AT91C_ID_TC2
));

4468 
	}
}

4474 
__ölöe
 
	$AT91F_TC2_CfgPIO
 ()

4477 
	`AT91F_PIO_CfgPîùh
(

4478 
AT91C_BASE_PIOB
,

4479 ((Ë
AT91C_PB28_TIOB2
 ) |

4480 ((Ë
AT91C_PB27_TIOA2
 ),

4483 
	`AT91F_PIO_CfgPîùh
(

4484 
AT91C_BASE_PIOA
,

4486 ((Ë
AT91C_PA15_TCLK2
 ));

4487 
	}
}

4493 
__ölöe
 
	$AT91F_MC_CfgPMC
 ()

4495 
	`AT91F_PMC_E«bÀPîùhClock
(

4496 
AT91C_BASE_PMC
,

4497 ((Ë1 << 
AT91C_ID_SYS
));

4498 
	}
}

4504 
__ölöe
 
	$AT91F_PIOA_CfgPMC
 ()

4506 
	`AT91F_PMC_E«bÀPîùhClock
(

4507 
AT91C_BASE_PMC
,

4508 ((Ë1 << 
AT91C_ID_PIOA
));

4509 
	}
}

4515 
__ölöe
 
	$AT91F_PIOB_CfgPMC
 ()

4517 
	`AT91F_PMC_E«bÀPîùhClock
(

4518 
AT91C_BASE_PMC
,

4519 ((Ë1 << 
AT91C_ID_PIOB
));

4520 
	}
}

4526 
__ölöe
 
	$AT91F_CAN_CfgPMC
 ()

4528 
	`AT91F_PMC_E«bÀPîùhClock
(

4529 
AT91C_BASE_PMC
,

4530 ((Ë1 << 
AT91C_ID_CAN
));

4531 
	}
}

4537 
__ölöe
 
	$AT91F_CAN_CfgPIO
 ()

4540 
	`AT91F_PIO_CfgPîùh
(

4541 
AT91C_BASE_PIOA
,

4542 ((Ë
AT91C_PA20_CANTX
 ) |

4543 ((Ë
AT91C_PA19_CANRX
 ),

4545 
	}
}

4551 
__ölöe
 
	$AT91F_PWMC_CfgPMC
 ()

4553 
	`AT91F_PMC_E«bÀPîùhClock
(

4554 
AT91C_BASE_PMC
,

4555 ((Ë1 << 
AT91C_ID_PWMC
));

4556 
	}
}

	@Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/port.c

58 
	~<°dlib.h
>

61 
	~"FªeRTOS.h
"

62 
	~"èsk.h
"

65 
	#p‹tINITIAL_SPSR
 ( ( 
p‹tSTACK_TYPE
 ) 0x3‡Ë

	)

66 
	#p‹tINSTRUCTION_SIZE
 ( ( 
p‹tSTACK_TYPE
 ) 4 )

	)

69 
	#p‹tPIT_CLOCK_DIVISOR
 ( ( 
p‹tLONG
 ) 16 )

	)

70 
	#p‹tPIT_COUNTER_VALUE
 ( ( ( 
c⁄figCPU_CLOCK_HZ
 / 
p‹tPIT_CLOCK_DIVISOR
 ) / 1000UL ) * 
p‹tTICK_RATE_MS
 )

	)

73 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
p‹tLONG
 ) 0 )

	)

76 
	#p‹tINT_LEVEL_SENSITIVE
 0

	)

77 
	#p‹tPIT_ENABLE
 ( ( 
p‹tSHORT
 ) 0x1 << 24 )

	)

78 
	#p‹tPIT_INT_ENABLE
 ( ( 
p‹tSHORT
 ) 0x1 << 25 )

	)

82 
¥vSëupTimîI¡îru±
( );

87 
p‹tLONG
 
	gulCrôiˇlNe°ög
 = ( portLONG ) 9999;

97 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

99 
p‹tSTACK_TYPE
 *
pxOrigöÆTOS
;

101 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

109 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

110 
pxT›OfSèck
--;

112 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xaaaaaaaa;

113 
pxT›OfSèck
--;

114 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxOrigöÆTOS
;

115 
pxT›OfSèck
--;

116 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x12121212;

117 
pxT›OfSèck
--;

118 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x11111111;

119 
pxT›OfSèck
--;

120 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x10101010;

121 
pxT›OfSèck
--;

122 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x09090909;

123 
pxT›OfSèck
--;

124 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x08080808;

125 
pxT›OfSèck
--;

126 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x07070707;

127 
pxT›OfSèck
--;

128 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x06060606;

129 
pxT›OfSèck
--;

130 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x05050505;

131 
pxT›OfSèck
--;

132 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x04040404;

133 
pxT›OfSèck
--;

134 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x03030303;

135 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x02020202;

137 
pxT›OfSèck
--;

138 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x01010101;

139 
pxT›OfSèck
--;

143 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

144 
pxT›OfSèck
--;

147 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
p‹tINITIAL_SPSR
;

148 
pxT›OfSèck
--;

153 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_NESTING
;

155  
pxT›OfSèck
;

156 
	}
}

159 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

161 
	`vP‹tSèπFú°Task
( );

165 
	`¥vSëupTimîI¡îru±
();

168 
	`vP‹tSèπFú°Task
();

172 
	}
}

175 
	$vP‹tEndScheduÀr
( )

179 
	}
}

182 #i‡
c⁄figUSE_PREEMPTION
 == 0

186 
__¨m
 
__úq
 
vP‹tN⁄Pªem±iveTick
( );

187 
__¨m
 
__úq
 
	$vP‹tN⁄Pªem±iveTick
( )

189 
p‹tLONG
 
ulDummy
;

194 
	`vTaskIn¸emítTick
();

197 
ulDummy
 = 
AT91C_BASE_PITC
->
PITC_PIVR
;

200 
AT91C_BASE_AIC
->
AIC_EOICR
 = 
ulDummy
;

201 
	}
}

212 
	$¥vSëupTimîI¡îru±
( )

214 
AT91PS_PITC
 
pxPIT
 = 
AT91C_BASE_PITC
;

218 #i‡
c⁄figUSE_PREEMPTION
 == 0

220 
	`AT91F_AIC_C⁄figuªIt
–
AT91C_BASE_AIC
, 
AT91C_ID_SYS
, 
AT91C_AIC_PRIOR_HIGHEST
, 
p‹tINT_LEVEL_SENSITIVE
, ( (*)(ËË
vP‹tN⁄Pªem±iveTick
 );

224 –
vP‹tPªem±iveTick
 )( );

225 
	`AT91F_AIC_C⁄figuªIt
–
AT91C_BASE_AIC
, 
AT91C_ID_SYS
, 
AT91C_AIC_PRIOR_HIGHEST
, 
p‹tINT_LEVEL_SENSITIVE
, ( (*)(ËË
vP‹tPªem±iveTick
 );

230 
pxPIT
->
PITC_PIMR
 = 
p‹tPIT_ENABLE
 | 
p‹tPIT_INT_ENABLE
 | 
p‹tPIT_COUNTER_VALUE
;

234 
	`AT91F_AIC_E«bÀIt
–
AT91C_BASE_AIC
, 
AT91C_ID_SYS
 );

235 
	}
}

238 
	$vP‹tE¡îCrôiˇl
( )

241 
	`__dißbÀ_öãºu±
();

246 
ulCrôiˇlNe°ög
++;

247 
	}
}

250 
	$vP‹tExôCrôiˇl
( )

252 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

255 
ulCrôiˇlNe°ög
--;

259 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

261 
	`__íabÀ_öãºu±
();

264 
	}
}

	@Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/portmacro.h

53 #i‚de‡
PORTMACRO_H


54 
	#PORTMACRO_H


	)

56 #ifde‡
__˝lu•lus


71 
	#p‹tCHAR
 

	)

72 
	#p‹tFLOAT
 

	)

73 
	#p‹tDOUBLE
 

	)

74 
	#p‹tLONG
 

	)

75 
	#p‹tSHORT
 

	)

76 
	#p‹tSTACK_TYPE
 
p‹tLONG


	)

77 
	#p‹tBASE_TYPE
 
p‹tLONG


	)

79 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

80 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

81 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

83 
	tp‹tLONG
 
	tp‹tTickTy≥
;

84 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

89 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

90 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

91 
	#p‹tBYTE_ALIGNMENT
 8

	)

92 
	#p‹tYIELD
(Ë
	`asm
 ( "SWI 0" )

	)

93 
	#p‹tNOP
(Ë
	`asm
 ( "NOP" )

	)

97 
__¨m
 
__öãrw‹k
 
vP‹tDißbÀI¡îru±sFromThumb
( );

98 
__¨m
 
__öãrw‹k
 
vP‹tE«bÀI¡îru±sFromThumb
( );

99 
__¨m
 
__öãrw‹k
 
vP‹tE¡îCrôiˇl
( );

100 
__¨m
 
__öãrw‹k
 
vP‹tExôCrôiˇl
( );

102 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__dißbÀ_öãºu±
()

	)

103 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__íabÀ_öãºu±
()

	)

104 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

105 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

109 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) \

111 
	`vTaskSwôchC⁄ãxt
( ); \

113 if–
xSwôchRequúed
 ) \

115 
	`vTaskSwôchC⁄ãxt
(); \

117 }

	)

122 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

123 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

125 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM9XE/ISR_Support.h

1 
EXTERN
 
pxCuºítTCB


2 
EXTERN
 
	gulCrôiˇlNe°ög


5 ; 
C⁄ãxt
 
ßve
 
™d
 
ª°‹e
 
ma¸o
 
	gdeföôi⁄s


8 
p‹tSAVE_CONTEXT
 
	gMACRO


10 ; 
Push
 
R0
 
as
 
we
 
¨e
 
goög
 
to
 
u£
 
the
 .

11 
STMDB
 
	gSP
!, {
	gR0
}

13 ; 
Së
 
R0
 
to
 
poöt
Åÿ
the
 
èsk
 
°ack
 
	gpoöãr
.

14 
STMDB
 
	gSP
, {SP}^

15 
NOP


16 
SUB
 
	gSP
, SP, #4

17 
LDMIA
 
	gSP
!, {
	gR0
}

19 ; 
Push
 
the
  
addªss
 
⁄to
Åhê
	g°ack
.

20 
STMDB
 
	gR0
!, {
	gLR
}

22 ; 
Now
 
we
 
have
 
ßved
 
LR
 wê
ˇn
 
u£
 
ô
 
ö°ód
 
of
 
	gR0
.

23 
MOV
 
	gLR
, 
	gR0


25 ; 
P›
 
R0
 
so
 
we
 
ˇn
 
ßve
 
ô
 
⁄to
 
the
 
sy°em
 
mode
 
	g°ack
.

26 
LDMIA
 
	gSP
!, {
	gR0
}

28 ; 
Push
 
Æl
 
the
 
sy°em
 
mode
 
ªgi°îs
 
⁄to
Åhê
èsk
 
	g°ack
.

29 
STMDB
 
	gLR
, {
	gR0
-LR}^

30 
NOP


31 
SUB
 
	gLR
, LR, #60

33 ; 
Push
 
the
 
SPSR
 
⁄to
Åhê
èsk
 
	g°ack
.

34 
MRS
 
	gR0
, 
SPSR


35 
STMDB
 
	gLR
!, {
	gR0
}

37 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


38 
LDR
 
R0
, [R0]

39 
STMDB
 
	gLR
!, {
	gR0
}

41 ; 
St‹e
 
the
 
√w
 
t›
 
of
 
°ack
 thê
	gèsk
.

42 
LDR
 
	gR1
, =
pxCuºítTCB


43 
LDR
 
R0
, [
R1
]

44 
STR
 
	gLR
, [
R0
]

46 
ENDM


49 
p‹tRESTORE_CONTEXT
 
	gMACRO


51 ; 
Së
 
the
 
LR
 
to
Åhê
èsk
 
	g°ack
.

52 
LDR
 
	gR1
, =
pxCuºítTCB


53 
LDR
 
R0
, [
R1
]

54 
LDR
 
	gLR
, [
R0
]

56 ; 
The
 
¸ôiˇl
 
√°ög
 
dïth
 
is
 
the
 
fú°
 
ôem
 
⁄
Åhê
	g°ack
.

57 ; 
Lﬂd
 
ô
 
öto
 
the
 
ulCrôiˇlNe°ög
 
	gv¨übÀ
.

58 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


59 
LDMFD
 
LR
!, {
	gR1
}

60 
STR
 
	gR1
, [
R0
]

62 ; 
Gë
 
the
 
SPSR
 
‰om
Åhê
	g°ack
.

63 
LDMFD
 
	gLR
!, {
	gR0
}

64 
MSR
 
	gSPSR_cxsf
, 
	gR0


66 ; 
Re°‹e
 
Æl
 
sy°em
 
mode
 
ªgi°îs
 
the
 
	gèsk
.

67 
LDMFD
 
	gLR
, {
	gR0
-
	gR14
}^

68 
	gNOP


70 ; 
Re°‹e
 
the
  
	gaddªss
.

71 
LDR
 
	gLR
, [
LR
, #+60]

73 ; 
And
  - 
c‹ª˘ög
 
the
 
off£t
 
ö
Åhê
LR
 
to
 
obèö
 
	gthe


74 ; 
c‹ª˘
 
	gaddªss
.

75 
SUBS
 
	gPC
, 
	gLR
, #4

77 
	gENDM


	@Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM9XE/port.c

58 
	~<°dlib.h
>

61 
	~"FªeRTOS.h
"

62 
	~"èsk.h
"

65 
	~<bﬂrd.h
>

66 
	~<pio/pio.h
>

67 
	~<pio/pio_ô.h
>

68 
	~<pô/pô.h
>

69 
	~<aic/aic.h
>

70 
	~<tc/tc.h
>

71 
	~<utûôy/Àd.h
>

72 
	~<utûôy/åa˚.h
>

77 
	#p‹tINITIAL_SPSR
 ( ( 
p‹tSTACK_TYPE
 ) 0x1‡Ë

	)

78 
	#p‹tTHUMB_MODE_BIT
 ( ( 
p‹tSTACK_TYPE
 ) 0x20 )

	)

79 
	#p‹tINSTRUCTION_SIZE
 ( ( 
p‹tSTACK_TYPE
 ) 4 )

	)

82 
	#p‹t1MHz_IN_Hz
 ( 1000000u»)

	)

83 
	#p‹t1SECOND_IN_uS
 ( 1000000.0 )

	)

86 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
p‹tLONG
 ) 0 )

	)

89 
	#p‹tINT_LEVEL_SENSITIVE
 0

	)

90 
	#p‹tPIT_ENABLE
 ( ( 
p‹tSHORT
 ) 0x1 << 24 )

	)

91 
	#p‹tPIT_INT_ENABLE
 ( ( 
p‹tSHORT
 ) 0x1 << 25 )

	)

95 
¥vSëupTimîI¡îru±
( );

98 
vP‹tTickISR
( );

103 
p‹tLONG
 
	gulCrôiˇlNe°ög
 = ( portLONG ) 9999;

113 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

115 
p‹tSTACK_TYPE
 *
pxOrigöÆTOS
;

117 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

125 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

126 
pxT›OfSèck
--;

128 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xaaaaaaaa;

129 
pxT›OfSèck
--;

130 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxOrigöÆTOS
;

131 
pxT›OfSèck
--;

132 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x12121212;

133 
pxT›OfSèck
--;

134 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x11111111;

135 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x10101010;

137 
pxT›OfSèck
--;

138 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x09090909;

139 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x08080808;

141 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x07070707;

143 
pxT›OfSèck
--;

144 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x06060606;

145 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x05050505;

147 
pxT›OfSèck
--;

148 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x04040404;

149 
pxT›OfSèck
--;

150 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x03030303;

151 
pxT›OfSèck
--;

152 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x02020202;

153 
pxT›OfSèck
--;

154 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x01010101;

155 
pxT›OfSèck
--;

159 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

160 
pxT›OfSèck
--;

163 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
p‹tINITIAL_SPSR
;

165 #ifde‡
THUMB_INTERWORK


168 *
pxT›OfSèck
 |
p‹tTHUMB_MODE_BIT
;

172 
pxT›OfSèck
--;

177 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_NESTING
;

179  
pxT›OfSèck
;

180 
	}
}

183 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

185 
	`vP‹tSèπFú°Task
( );

189 
	`¥vSëupTimîI¡îru±
();

192 
	`vP‹tSèπFú°Task
();

196 
	}
}

199 
	$vP‹tEndScheduÀr
( )

203 
	}
}

206 
__¨m
 
	$vP‹tTickISR
( )

208 vﬁ©ûê
p‹tLONG
 
ulDummy
;

213 
	`vTaskIn¸emítTick
();

215 #i‡
c⁄figUSE_PREEMPTION
 == 1

216 
	`vTaskSwôchC⁄ãxt
();

220 
ulDummy
 = 
AT91C_BASE_PITC
->
PITC_PIVR
;

223 –Ë
ulDummy
;

226 
	}
}

229 
	$¥vSëupTimîI¡îru±
( )

231 c⁄° 
p‹tLONG
 
ulPîiodIn_uS
 = ( 1.0 / ( Ë
c⁄figTICK_RATE_HZ
 ) * 
p‹t1SECOND_IN_uS
;

234 
	`PIT_Inô
–
ulPîiodIn_uS
, 
BOARD_MCK
 / 
p‹t1MHz_IN_Hz
 );

237 
	`AIC_DißbÀIT
–
AT91C_ID_SYS
 );

238 
	`AIC_C⁄figuªIT
–
AT91C_ID_SYS
, 
AT91C_AIC_PRIOR_LOWEST
, 
vP‹tTickISR
 );

239 
	`AIC_E«bÀIT
–
AT91C_ID_SYS
 );

240 
	`PIT_E«bÀIT
();

241 
	}
}

244 
	$vP‹tE¡îCrôiˇl
( )

247 
	`__dißbÀ_úq
();

252 
ulCrôiˇlNe°ög
++;

253 
	}
}

256 
	$vP‹tExôCrôiˇl
( )

258 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

261 
ulCrôiˇlNe°ög
--;

265 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

267 
	`__íabÀ_úq
();

270 
	}
}

	@Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM9XE/portmacro.h

53 #i‚de‡
PORTMACRO_H


54 
	#PORTMACRO_H


	)

56 
	~<öåösics.h
>

58 #ifde‡
__˝lu•lus


73 
	#p‹tCHAR
 

	)

74 
	#p‹tFLOAT
 

	)

75 
	#p‹tDOUBLE
 

	)

76 
	#p‹tLONG
 

	)

77 
	#p‹tSHORT
 

	)

78 
	#p‹tSTACK_TYPE
 
p‹tLONG


	)

79 
	#p‹tBASE_TYPE
 
p‹tLONG


	)

81 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

82 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

83 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

85 
	tp‹tLONG
 
	tp‹tTickTy≥
;

86 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

91 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

92 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

93 
	#p‹tBYTE_ALIGNMENT
 8

	)

94 
	#p‹tYIELD
(Ë
	`asm
 ( "SWI 0" )

	)

95 
	#p‹tNOP
(Ë
	`asm
 ( "NOP" )

	)

99 
__¨m
 
__öãrw‹k
 
vP‹tDißbÀI¡îru±sFromThumb
( );

100 
__¨m
 
__öãrw‹k
 
vP‹tE«bÀI¡îru±sFromThumb
( );

101 
__¨m
 
__öãrw‹k
 
vP‹tE¡îCrôiˇl
( );

102 
__¨m
 
__öãrw‹k
 
vP‹tExôCrôiˇl
( );

104 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__dißbÀ_úq
()

	)

105 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__íabÀ_úq
()

	)

106 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

107 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

111 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) \

113 
	`vTaskSwôchC⁄ãxt
( ); \

115 if–
xSwôchRequúed
 ) \

117 
	`vTaskSwôchC⁄ãxt
(); \

119 }

	)

124 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

125 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

127 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/IAR/LPC2000/ISR_Support.h

1 
EXTERN
 
pxCuºítTCB


2 
EXTERN
 
	gulCrôiˇlNe°ög


5 ; 
C⁄ãxt
 
ßve
 
™d
 
ª°‹e
 
ma¸o
 
	gdeföôi⁄s


8 
p‹tSAVE_CONTEXT
 
	gMACRO


10 ; 
Push
 
R0
 
as
 
we
 
¨e
 
goög
 
to
 
u£
 
the
 .

11 
STMDB
 
	gSP
!, {
	gR0
}

13 ; 
Së
 
R0
 
to
 
poöt
Åÿ
the
 
èsk
 
°ack
 
	gpoöãr
.

14 
STMDB
 
	gSP
, {SP}^

15 
NOP


16 
SUB
 
	gSP
, SP, #4

17 
LDMIA
 
	gSP
!, {
	gR0
}

19 ; 
Push
 
the
  
addªss
 
⁄to
Åhê
	g°ack
.

20 
STMDB
 
	gR0
!, {
	gLR
}

22 ; 
Now
 
we
 
have
 
ßved
 
LR
 wê
ˇn
 
u£
 
ô
 
ö°ód
 
of
 
	gR0
.

23 
MOV
 
	gLR
, 
	gR0


25 ; 
P›
 
R0
 
so
 
we
 
ˇn
 
ßve
 
ô
 
⁄to
 
the
 
sy°em
 
mode
 
	g°ack
.

26 
LDMIA
 
	gSP
!, {
	gR0
}

28 ; 
Push
 
Æl
 
the
 
sy°em
 
mode
 
ªgi°îs
 
⁄to
Åhê
èsk
 
	g°ack
.

29 
STMDB
 
	gLR
, {
	gR0
-LR}^

30 
NOP


31 
SUB
 
	gLR
, LR, #60

33 ; 
Push
 
the
 
SPSR
 
⁄to
Åhê
èsk
 
	g°ack
.

34 
MRS
 
	gR0
, 
SPSR


35 
STMDB
 
	gLR
!, {
	gR0
}

37 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


38 
LDR
 
R0
, [R0]

39 
STMDB
 
	gLR
!, {
	gR0
}

41 ; 
St‹e
 
the
 
√w
 
t›
 
of
 
°ack
 thê
	gèsk
.

42 
LDR
 
	gR1
, =
pxCuºítTCB


43 
LDR
 
R0
, [
R1
]

44 
STR
 
	gLR
, [
R0
]

46 
ENDM


49 
p‹tRESTORE_CONTEXT
 
	gMACRO


51 ; 
Së
 
the
 
LR
 
to
Åhê
èsk
 
	g°ack
.

52 
LDR
 
	gR1
, =
pxCuºítTCB


53 
LDR
 
R0
, [
R1
]

54 
LDR
 
	gLR
, [
R0
]

56 ; 
The
 
¸ôiˇl
 
√°ög
 
dïth
 
is
 
the
 
fú°
 
ôem
 
⁄
Åhê
	g°ack
.

57 ; 
Lﬂd
 
ô
 
öto
 
the
 
ulCrôiˇlNe°ög
 
	gv¨übÀ
.

58 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


59 
LDMFD
 
LR
!, {
	gR1
}

60 
STR
 
	gR1
, [
R0
]

62 ; 
Gë
 
the
 
SPSR
 
‰om
Åhê
	g°ack
.

63 
LDMFD
 
	gLR
!, {
	gR0
}

64 
MSR
 
	gSPSR_cxsf
, 
	gR0


66 ; 
Re°‹e
 
Æl
 
sy°em
 
mode
 
ªgi°îs
 
the
 
	gèsk
.

67 
LDMFD
 
	gLR
, {
	gR0
-
	gR14
}^

68 
	gNOP


70 ; 
Re°‹e
 
the
  
	gaddªss
.

71 
LDR
 
	gLR
, [
LR
, #+60]

73 ; 
And
  - 
c‹ª˘ög
 
the
 
off£t
 
ö
Åhê
LR
 
to
 
obèö
 
	gthe


74 ; 
c‹ª˘
 
	gaddªss
.

75 
SUBS
 
	gPC
, 
	gLR
, #4

77 
	gENDM


	@Libraries/FreeRTOS/Source/portable/IAR/LPC2000/port.c

65 
	~<°dlib.h
>

66 
	~<öåösics.h
>

69 
	~"FªeRTOS.h
"

70 
	~"èsk.h
"

73 
	#p‹tENABLE_TIMER
 ( ( 
p‹tCHAR
 ) 0x01 )

	)

74 
	#p‹tPRESCALE_VALUE
 0x00

	)

75 
	#p‹tINTERRUPT_ON_MATCH
 ( ( 
p‹tLONG
 ) 0x01 )

	)

76 
	#p‹tRESET_COUNT_ON_MATCH
 ( ( 
p‹tLONG
 ) 0x02 )

	)

79 
	#p‹tINITIAL_SPSR
 ( ( 
p‹tSTACK_TYPE
 ) 0x3‡Ë

	)

80 
	#p‹tINSTRUCTION_SIZE
 ( ( 
p‹tSTACK_TYPE
 ) 4 )

	)

83 
	#p‹tPIT_CLOCK_DIVISOR
 ( ( 
p‹tLONG
 ) 16 )

	)

84 
	#p‹tPIT_COUNTER_VALUE
 ( ( ( 
c⁄figCPU_CLOCK_HZ
 / 
p‹tPIT_CLOCK_DIVISOR
 ) / 1000UL ) * 
p‹tTICK_RATE_MS
 )

	)

87 
	#p‹tTIMER_MATCH_ISR_BIT
 ( ( 
p‹tCHAR
 ) 0x01 )

	)

88 
	#p‹tCLEAR_VIC_INTERRUPT
 ( ( 
p‹tLONG
 ) 0 )

	)

91 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
p‹tLONG
 ) 0 )

	)

94 
	#p‹tINT_LEVEL_SENSITIVE
 0

	)

95 
	#p‹tPIT_ENABLE
 ( ( 
p‹tSHORT
 ) 0x1 << 24 )

	)

96 
	#p‹tPIT_INT_ENABLE
 ( ( 
p‹tSHORT
 ) 0x1 << 25 )

	)

99 
	#p‹tTIMER_VIC_CHANNEL
 ( ( 
p‹tLONG
 ) 0x0004 )

	)

100 
	#p‹tTIMER_VIC_CHANNEL_BIT
 ( ( 
p‹tLONG
 ) 0x0010 )

	)

101 
	#p‹tTIMER_VIC_ENABLE
 ( ( 
p‹tLONG
 ) 0x0020 )

	)

106 
¥vSëupTimîI¡îru±
( );

111 
p‹tLONG
 
	gulCrôiˇlNe°ög
 = ( portLONG ) 9999;

121 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

123 
p‹tSTACK_TYPE
 *
pxOrigöÆTOS
;

125 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

133 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

134 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xaaaaaaaa;

137 
pxT›OfSèck
--;

138 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxOrigöÆTOS
;

139 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x12121212;

141 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x11111111;

143 
pxT›OfSèck
--;

144 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x10101010;

145 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x09090909;

147 
pxT›OfSèck
--;

148 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x08080808;

149 
pxT›OfSèck
--;

150 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x07070707;

151 
pxT›OfSèck
--;

152 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x06060606;

153 
pxT›OfSèck
--;

154 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x05050505;

155 
pxT›OfSèck
--;

156 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x04040404;

157 
pxT›OfSèck
--;

158 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x03030303;

159 
pxT›OfSèck
--;

160 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x02020202;

161 
pxT›OfSèck
--;

162 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x01010101;

163 
pxT›OfSèck
--;

167 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

168 
pxT›OfSèck
--;

171 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
p‹tINITIAL_SPSR
;

172 
pxT›OfSèck
--;

177 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_NESTING
;

179  
pxT›OfSèck
;

180 
	}
}

183 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

185 
	`vP‹tSèπFú°Task
( );

189 
	`¥vSëupTimîI¡îru±
();

192 
	`vP‹tSèπFú°Task
();

196 
	}
}

199 
	$vP‹tEndScheduÀr
( )

203 
	}
}

206 #i‡
c⁄figUSE_PREEMPTION
 == 0

210 
__¨m
 
__úq
 
vP‹tN⁄Pªem±iveTick
( );

211 
__¨m
 
__úq
 
	$vP‹tN⁄Pªem±iveTick
( )

216 
	`vTaskIn¸emítTick
();

219 
T0IR
 = 
p‹tTIMER_MATCH_ISR_BIT
;

220 
VICVe˘Addr
 = 
p‹tCLEAR_VIC_INTERRUPT
;

221 
	}
}

227 
vP‹tPªem±iveTick
( );

228 
	$vP‹tPªem±iveTick
( )

231 
	`vTaskIn¸emítTick
();

236 
	`vTaskSwôchC⁄ãxt
();

239 
T0IR
 = 
p‹tTIMER_MATCH_ISR_BIT
;

240 
VICVe˘Addr
 = 
p‹tCLEAR_VIC_INTERRUPT
;

241 
	}
}

247 
	$¥vSëupTimîI¡îru±
( )

249 
p‹tLONG
 
ulCom∑ªM©ch
;

253 
T0PR
 = 
p‹tPRESCALE_VALUE
;

256 
ulCom∑ªM©ch
 = 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
;

260 #i‡
p‹tPRESCALE_VALUE
 != 0

262 
ulCom∑ªM©ch
 /–
p‹tPRESCALE_VALUE
 + 1 );

266 
T0MR0
 = 
ulCom∑ªM©ch
;

269 
T0MCR
 = 
p‹tRESET_COUNT_ON_MATCH
 | 
p‹tINTERRUPT_ON_MATCH
;

272 
VICI¡Sñe˘
 &~–
p‹tTIMER_VIC_CHANNEL_BIT
 );

273 
VICI¡E«bÀ
 |
p‹tTIMER_VIC_CHANNEL_BIT
;

277 #i‡
c⁄figUSE_PREEMPTION
 == 1

279 –
vP‹tPªem±iveTickE¡ry
 )( );

281 
VICVe˘Addr0
 = ( 
p‹tLONG
 ) 
vP‹tPªem±iveTickE¡ry
;

285 –
vN⁄Pªem±iveTick
 )( );

287 
VICVe˘Addr0
 = ( 
p‹tLONG
 ) 
vP‹tN⁄Pªem±iveTick
;

291 
VICVe˘C¡l0
 = 
p‹tTIMER_VIC_CHANNEL
 | 
p‹tTIMER_VIC_ENABLE
;

295 
T0TCR
 = 
p‹tENABLE_TIMER
;

296 
	}
}

299 
	$vP‹tE¡îCrôiˇl
( )

302 
	`__dißbÀ_öãºu±
();

307 
ulCrôiˇlNe°ög
++;

308 
	}
}

311 
	$vP‹tExôCrôiˇl
( )

313 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

316 
ulCrôiˇlNe°ög
--;

320 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

322 
	`__íabÀ_öãºu±
();

325 
	}
}

	@Libraries/FreeRTOS/Source/portable/IAR/LPC2000/portmacro.h

53 #i‚de‡
PORTMACRO_H


54 
	#PORTMACRO_H


	)

56 
	~<öåösics.h
>

58 #ifde‡
__˝lu•lus


73 
	#p‹tCHAR
 

	)

74 
	#p‹tFLOAT
 

	)

75 
	#p‹tDOUBLE
 

	)

76 
	#p‹tLONG
 

	)

77 
	#p‹tSHORT
 

	)

78 
	#p‹tSTACK_TYPE
 
p‹tLONG


	)

79 
	#p‹tBASE_TYPE
 
p‹tLONG


	)

81 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

82 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

83 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

85 
	tp‹tLONG
 
	tp‹tTickTy≥
;

86 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

91 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

92 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

93 
	#p‹tBYTE_ALIGNMENT
 8

	)

94 
	#p‹tYIELD
(Ë
	`asm
 ( "SWI 0" )

	)

95 
	#p‹tNOP
(Ë
	`asm
 ( "NOP" )

	)

99 
__¨m
 
__öãrw‹k
 
vP‹tDißbÀI¡îru±sFromThumb
( );

100 
__¨m
 
__öãrw‹k
 
vP‹tE«bÀI¡îru±sFromThumb
( );

101 
__¨m
 
__öãrw‹k
 
vP‹tE¡îCrôiˇl
( );

102 
__¨m
 
__öãrw‹k
 
vP‹tExôCrôiˇl
( );

104 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__dißbÀ_öãºu±
()

	)

105 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__íabÀ_öãºu±
()

	)

106 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

107 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

111 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) \

113 
	`vTaskSwôchC⁄ãxt
( ); \

115 if–
xSwôchRequúed
 ) \

117 
	`vTaskSwôchC⁄ãxt
(); \

119 }

	)

123 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

124 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

126 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/IAR/MSP430/port.c

53 
	~"FªeRTOS.h
"

54 
	~"èsk.h
"

62 
	#p‹tACLK_FREQUENCY_HZ
 ( ( 
p‹tTickTy≥
 ) 32768 )

	)

63 
	#p‹tINITIAL_CRITICAL_NESTING
 ( ( 
p‹tSHORT
 ) 10 )

	)

64 
	#p‹tFLAGS_INT_ENABLED
 ( ( 
p‹tSTACK_TYPE
 ) 0x08 )

	)

68 
	ttskTCB
;

69 vﬁ©ûê
tskTCB
 * vﬁ©ûê
pxCuºítTCB
;

79 vﬁ©ûê
p‹tSHORT
 
	gusCrôiˇlNe°ög
 = 
p‹tINITIAL_CRITICAL_NESTING
;

87 
vP‹tSëupTimîI¡îru±
( );

96 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

114 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
;

115 
pxT›OfSèck
--;

116 *
pxT›OfSèck
 = 
p‹tFLAGS_INT_ENABLED
;

117 
pxT›OfSèck
--;

120 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x4444;

121 
pxT›OfSèck
--;

122 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x5555;

123 
pxT›OfSèck
--;

124 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x6666;

125 
pxT›OfSèck
--;

126 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x7777;

127 
pxT›OfSèck
--;

128 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x8888;

129 
pxT›OfSèck
--;

130 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x9999;

131 
pxT›OfSèck
--;

132 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xaaaa;

133 
pxT›OfSèck
--;

134 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xbbbb;

135 
pxT›OfSèck
--;

139 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

140 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xdddd;

143 
pxT›OfSèck
--;

144 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xeeee;

145 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xffff;

147 
pxT›OfSèck
--;

152 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
p‹tNO_CRITICAL_SECTION_NESTING
;

156  
pxT›OfSèck
;

157 
	}
}

160 
	$vP‹tEndScheduÀr
( )

164 
	}
}

171 
	$vP‹tSëupTimîI¡îru±
( )

174 
TACTL
 = 0;

177 
TACTL
 = 
TASSEL_1
;

180 
TACTL
 |
TACLR
;

183 
TACCR0
 = 
p‹tACLK_FREQUENCY_HZ
 / 
c⁄figTICK_RATE_HZ
;

186 
TACCTL0
 = 
CCIE
;

189 
TACTL
 |
TACLR
;

192 
TACTL
 |
MC_1
;

193 
	}
}

	@Libraries/FreeRTOS/Source/portable/IAR/MSP430/portasm.h

52 #i‚de‡
PORTASM_H


53 
	#PORTASM_H


	)

55 
p‹tSAVE_CONTEXT
 
ma¸o


57 
IMPORT
 
pxCuºítTCB


58 
IMPORT
 
usCrôiˇlNe°ög


61 
push
 
r4


62 
push
 
r5


63 
push
 
r6


64 
push
 
r7


65 
push
 
r8


66 
push
 
r9


67 
push
 
r10


68 
push
 
r11


69 
push
 
r12


70 
push
 
r13


71 
push
 
r14


72 
push
 
r15


73 
	gmov
.
	gw
 &
	gusCrôiˇlNe°ög
, 
r14


74 
push
 
r14


75 
	gmov
.
	gw
 &
	gpxCuºítTCB
, 
r12


76 
	gmov
.
w
 
	gr1
, 0(
	gr12
)

77 
ídm


80 
p‹tRESTORE_CONTEXT
 
ma¸o


81 
	gmov
.
	gw
 &
	gpxCuºítTCB
, 
r12


82 
	gmov
.
	gw
 @
	gr12
, 
r1


83 
p›
 
r15


84 
	gmov
.
w
 
	gr15
, &
usCrôiˇlNe°ög


85 
p›
 
r15


86 
p›
 
r14


87 
p›
 
r13


88 
p›
 
r12


89 
p›
 
r11


90 
p›
 
r10


91 
p›
 
r9


92 
p›
 
r8


93 
p›
 
r7


94 
p›
 
r6


95 
p›
 
r5


96 
p›
 
r4


101 
	gbic
.
	gw
 #0
	gxf0
,0(
	gSP
)

103 
ªti


104 
	gídm


	@Libraries/FreeRTOS/Source/portable/IAR/MSP430/portmacro.h

52 #i‚de‡
PORTMACRO_H


53 
	#PORTMACRO_H


	)

66 
	#p‹tCHAR
 

	)

67 
	#p‹tFLOAT
 

	)

68 
	#p‹tDOUBLE
 

	)

69 
	#p‹tLONG
 

	)

70 
	#p‹tSHORT
 

	)

71 
	#p‹tSTACK_TYPE
 
p‹tSHORT


	)

72 
	#p‹tBASE_TYPE
 
p‹tSHORT


	)

74 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

75 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

76 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

78 
	tp‹tLONG
 
	tp‹tTickTy≥
;

79 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

85 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`_DINT
();

	)

86 
	#p‹tENABLE_INTERRUPTS
(Ë
	`_EINT
();

	)

90 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
p‹tSHORT
 ) 0 )

	)

92 
	#p‹tENTER_CRITICAL
() \

94 vﬁ©ûê
p‹tSHORT
 
usCrôiˇlNe°ög
; \

96 
	`p‹tDISABLE_INTERRUPTS
(); \

101 
usCrôiˇlNe°ög
++; \

102 }

	)

104 
	#p‹tEXIT_CRITICAL
() \

106 vﬁ©ûê
p‹tSHORT
 
usCrôiˇlNe°ög
; \

108 if–
usCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_SECTION_NESTING
 ) \

111 
usCrôiˇlNe°ög
--; \

115 if–
usCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_SECTION_NESTING
 ) \

117 
	`p‹tENABLE_INTERRUPTS
(); \

120 }

	)

128 
vP‹tYõld
( );

129 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

133 
	#p‹tBYTE_ALIGNMENT
 2

	)

134 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

135 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

136 
	#p‹tNOP
()

	)

140 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

141 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

143 #i‡
c⁄figINTERRUPT_EXAMPLE_METHOD
 == 2

145 
vTaskSwôchC⁄ãxt
( );

146 
	#p‹tYIELD_FROM_ISR
–
x
 ) if–x ) 
	`vTaskSwôchC⁄ãxt
()

	)

	@Libraries/FreeRTOS/Source/portable/IAR/STR71x/ISR_Support.h

1 
EXTERN
 
pxCuºítTCB


2 
EXTERN
 
	gulCrôiˇlNe°ög


5 ; 
C⁄ãxt
 
ßve
 
™d
 
ª°‹e
 
ma¸o
 
	gdeföôi⁄s


8 
p‹tSAVE_CONTEXT
 
	gMACRO


10 ; 
Push
 
R0
 
as
 
we
 
¨e
 
goög
 
to
 
u£
 
the
 .

11 
STMDB
 
	gSP
!, {
	gR0
}

13 ; 
Së
 
R0
 
to
 
poöt
Åÿ
the
 
èsk
 
°ack
 
	gpoöãr
.

14 
STMDB
 
	gSP
, {SP}^

15 
NOP


16 
SUB
 
	gSP
, SP, #4

17 
LDMIA
 
	gSP
!, {
	gR0
}

19 ; 
Push
 
the
  
addªss
 
⁄to
Åhê
	g°ack
.

20 
STMDB
 
	gR0
!, {
	gLR
}

22 ; 
Now
 
we
 
have
 
ßved
 
LR
 wê
ˇn
 
u£
 
ô
 
ö°ód
 
of
 
	gR0
.

23 
MOV
 
	gLR
, 
	gR0


25 ; 
P›
 
R0
 
so
 
we
 
ˇn
 
ßve
 
ô
 
⁄to
 
the
 
sy°em
 
mode
 
	g°ack
.

26 
LDMIA
 
	gSP
!, {
	gR0
}

28 ; 
Push
 
Æl
 
the
 
sy°em
 
mode
 
ªgi°îs
 
⁄to
Åhê
èsk
 
	g°ack
.

29 
STMDB
 
	gLR
, {
	gR0
-LR}^

30 
NOP


31 
SUB
 
	gLR
, LR, #60

33 ; 
Push
 
the
 
SPSR
 
⁄to
Åhê
èsk
 
	g°ack
.

34 
MRS
 
	gR0
, 
SPSR


35 
STMDB
 
	gLR
!, {
	gR0
}

37 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


38 
LDR
 
R0
, [R0]

39 
STMDB
 
	gLR
!, {
	gR0
}

41 ; 
St‹e
 
the
 
√w
 
t›
 
of
 
°ack
 thê
	gèsk
.

42 
LDR
 
	gR1
, =
pxCuºítTCB


43 
LDR
 
R0
, [
R1
]

44 
STR
 
	gLR
, [
R0
]

46 
ENDM


49 
p‹tRESTORE_CONTEXT
 
	gMACRO


51 ; 
Së
 
the
 
LR
 
to
Åhê
èsk
 
	g°ack
.

52 
LDR
 
	gR1
, =
pxCuºítTCB


53 
LDR
 
R0
, [
R1
]

54 
LDR
 
	gLR
, [
R0
]

56 ; 
The
 
¸ôiˇl
 
√°ög
 
dïth
 
is
 
the
 
fú°
 
ôem
 
⁄
Åhê
	g°ack
.

57 ; 
Lﬂd
 
ô
 
öto
 
the
 
ulCrôiˇlNe°ög
 
	gv¨übÀ
.

58 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


59 
LDMFD
 
LR
!, {
	gR1
}

60 
STR
 
	gR1
, [
R0
]

62 ; 
Gë
 
the
 
SPSR
 
‰om
Åhê
	g°ack
.

63 
LDMFD
 
	gLR
!, {
	gR0
}

64 
MSR
 
	gSPSR_cxsf
, 
	gR0


66 ; 
Re°‹e
 
Æl
 
sy°em
 
mode
 
ªgi°îs
 
the
 
	gèsk
.

67 
LDMFD
 
	gLR
, {
	gR0
-
	gR14
}^

68 
	gNOP


70 ; 
Re°‹e
 
the
  
	gaddªss
.

71 
LDR
 
	gLR
, [
LR
, #+60]

73 ; 
And
  - 
c‹ª˘ög
 
the
 
off£t
 
ö
Åhê
LR
 
to
 
obèö
 
	gthe


74 ; 
c‹ª˘
 
	gaddªss
.

75 
SUBS
 
	gPC
, 
	gLR
, #4

77 
	gENDM


	@Libraries/FreeRTOS/Source/portable/IAR/STR71x/port.c

58 
	~"wdg.h
"

59 
	~"eic.h
"

62 
	~<°dlib.h
>

65 
	~"FªeRTOS.h
"

66 
	~"èsk.h
"

69 
	#p‹tINITIAL_SPSR
 ( ( 
p‹tSTACK_TYPE
 ) 0x3‡Ë

	)

70 
	#p‹tINSTRUCTION_SIZE
 ( ( 
p‹tSTACK_TYPE
 ) 4 )

	)

73 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
p‹tLONG
 ) 0 )

	)

75 
	#p‹tMICROS_PER_SECOND
 1000000

	)

80 
¥vSëupTimîI¡îru±
( );

85 
p‹tLONG
 
	gulCrôiˇlNe°ög
 = ( portLONG ) 9999;

90 
__¨m
 
__úq
 
vP‹tN⁄Pªem±iveTick
( );

91 
vP‹tPªem±iveTick
( );

101 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

103 
p‹tSTACK_TYPE
 *
pxOrigöÆTOS
;

105 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

113 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

114 
pxT›OfSèck
--;

116 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xaaaaaaaa;

117 
pxT›OfSèck
--;

118 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxOrigöÆTOS
;

119 
pxT›OfSèck
--;

120 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x12121212;

121 
pxT›OfSèck
--;

122 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x11111111;

123 
pxT›OfSèck
--;

124 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x10101010;

125 
pxT›OfSèck
--;

126 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x09090909;

127 
pxT›OfSèck
--;

128 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x08080808;

129 
pxT›OfSèck
--;

130 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x07070707;

131 
pxT›OfSèck
--;

132 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x06060606;

133 
pxT›OfSèck
--;

134 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x05050505;

135 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x04040404;

137 
pxT›OfSèck
--;

138 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x03030303;

139 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x02020202;

141 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x01010101;

143 
pxT›OfSèck
--;

147 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

148 
pxT›OfSèck
--;

151 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
p‹tINITIAL_SPSR
;

152 
pxT›OfSèck
--;

157 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_NESTING
;

159  
pxT›OfSèck
;

160 
	}
}

163 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

165 
	`vP‹tSèπFú°Task
( );

169 
	`¥vSëupTimîI¡îru±
();

172 
	`vP‹tSèπFú°Task
();

176 
	}
}

179 
	$vP‹tEndScheduÀr
( )

183 
	}
}

188 
__¨m
 
__úq
 
	$vP‹tN⁄Pªem±iveTick
( )

193 
	`vTaskIn¸emítTick
();

196 
WDG
->
SR
 = 0x0000;

197 
	`p‹tCLEAR_EIC
();

198 
	}
}

203 
	$vP‹tPªem±iveTick
( )

206 
	`vTaskIn¸emítTick
();

211 
	`vTaskSwôchC⁄ãxt
();

214 
WDG
->
SR
 = 0x0000;

215 
	`p‹tCLEAR_EIC
();

216 
	}
}

219 
	$¥vSëupTimîI¡îru±
( )

222 
	`WDG_ECITC⁄fig
–
DISABLE
 );

223 
	`WDG_C¡OnOffC⁄fig
–
DISABLE
 );

224 
	`WDG_PîiodVÆueC⁄fig
–
p‹tMICROS_PER_SECOND
 / 
c⁄figTICK_RATE_HZ
 );

227 
	`EIC_IRQCh™√lPri‹ôyC⁄fig
–
WDG_IRQCh™√l
, 1 );

228 
	`EIC_IRQCh™√lC⁄fig
–
WDG_IRQCh™√l
, 
ENABLE
 );

229 
	`EIC_IRQC⁄fig
–
ENABLE
 );

230 
	`WDG_ECITC⁄fig
–
ENABLE
 );

234 
	`WDG_C¡OnOffC⁄fig
–
ENABLE
 );

235 
	}
}

238 
__¨m
 
__öãrw‹k
 
	$vP‹tE¡îCrôiˇl
( )

241 
	`__dißbÀ_öãºu±
();

246 
ulCrôiˇlNe°ög
++;

247 
	}
}

250 
__¨m
 
__öãrw‹k
 
	$vP‹tExôCrôiˇl
( )

252 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

255 
ulCrôiˇlNe°ög
--;

259 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

261 
	`__íabÀ_öãºu±
();

264 
	}
}

	@Libraries/FreeRTOS/Source/portable/IAR/STR71x/portmacro.h

53 #i‚de‡
PORTMACRO_H


54 
	#PORTMACRO_H


	)

66 
	~<öåösics.h
>

68 #ifde‡
__˝lu•lus


74 
	#p‹tCHAR
 

	)

75 
	#p‹tFLOAT
 

	)

76 
	#p‹tDOUBLE
 

	)

77 
	#p‹tLONG
 

	)

78 
	#p‹tSHORT
 

	)

79 
	#p‹tSTACK_TYPE
 
p‹tLONG


	)

80 
	#p‹tBASE_TYPE
 
p‹tLONG


	)

82 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

83 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

84 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

86 
	tp‹tLONG
 
	tp‹tTickTy≥
;

87 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

92 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

93 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

94 
	#p‹tBYTE_ALIGNMENT
 8

	)

95 
	#p‹tYIELD
(Ë
	`asm
 ( "SWI 0" )

	)

96 
	#p‹tNOP
(Ë
	`asm
 ( "NOP" )

	)

100 
__¨m
 
__öãrw‹k
 
vP‹tDißbÀI¡îru±sFromThumb
( );

101 
__¨m
 
__öãrw‹k
 
vP‹tE«bÀI¡îru±sFromThumb
( );

102 
__¨m
 
__öãrw‹k
 
vP‹tE¡îCrôiˇl
( );

103 
__¨m
 
__öãrw‹k
 
vP‹tExôCrôiˇl
( );

105 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__dißbÀ_öãºu±
()

	)

106 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__íabÀ_öãºu±
()

	)

107 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

108 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

112 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) \

114 
	`vTaskSwôchC⁄ãxt
( ); \

116 if–
xSwôchRequúed
 ) \

118 
	`vTaskSwôchC⁄ãxt
(); \

120 }

	)

124 
	#p‹tEIC_CICR_ADDR
 *––
p‹tLONG
 * ) 0xFFFFF804 )

	)

125 
	#p‹tEIC_IPR_ADDR
 *––
p‹tLONG
 * ) 0xFFFFF840 )

	)

126 
	#p‹tCLEAR_EIC
(Ë
p‹tEIC_IPR_ADDR
 = 0x01 << 
p‹tEIC_CICR_ADDR


	)

131 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

132 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

134 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/IAR/STR75x/ISR_Support.h

52 
EXTERN
 
pxCuºítTCB


53 
EXTERN
 
	gulCrôiˇlNe°ög


56 ; 
C⁄ãxt
 
ßve
 
™d
 
ª°‹e
 
ma¸o
 
	gdeföôi⁄s


59 
p‹tSAVE_CONTEXT
 
	gMACRO


61 ; 
Push
 
R0
 
as
 
we
 
¨e
 
goög
 
to
 
u£
 
the
 .

62 
STMDB
 
	gSP
!, {
	gR0
}

64 ; 
Së
 
R0
 
to
 
poöt
Åÿ
the
 
èsk
 
°ack
 
	gpoöãr
.

65 
STMDB
 
	gSP
, {SP}^

66 
NOP


67 
SUB
 
	gSP
, SP, #4

68 
LDMIA
 
	gSP
!, {
	gR0
}

70 ; 
Push
 
the
  
addªss
 
⁄to
Åhê
	g°ack
.

71 
STMDB
 
	gR0
!, {
	gLR
}

73 ; 
Now
 
we
 
have
 
ßved
 
LR
 wê
ˇn
 
u£
 
ô
 
ö°ód
 
of
 
	gR0
.

74 
MOV
 
	gLR
, 
	gR0


76 ; 
P›
 
R0
 
so
 
we
 
ˇn
 
ßve
 
ô
 
⁄to
 
the
 
sy°em
 
mode
 
	g°ack
.

77 
LDMIA
 
	gSP
!, {
	gR0
}

79 ; 
Push
 
Æl
 
the
 
sy°em
 
mode
 
ªgi°îs
 
⁄to
Åhê
èsk
 
	g°ack
.

80 
STMDB
 
	gLR
, {
	gR0
-LR}^

81 
NOP


82 
SUB
 
	gLR
, LR, #60

84 ; 
Push
 
the
 
SPSR
 
⁄to
Åhê
èsk
 
	g°ack
.

85 
MRS
 
	gR0
, 
SPSR


86 
STMDB
 
	gLR
!, {
	gR0
}

88 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


89 
LDR
 
R0
, [R0]

90 
STMDB
 
	gLR
!, {
	gR0
}

92 ; 
St‹e
 
the
 
√w
 
t›
 
of
 
°ack
 thê
	gèsk
.

93 
LDR
 
	gR1
, =
pxCuºítTCB


94 
LDR
 
R0
, [
R1
]

95 
STR
 
	gLR
, [
R0
]

97 
ENDM


100 
p‹tRESTORE_CONTEXT
 
	gMACRO


102 ; 
Së
 
the
 
LR
 
to
Åhê
èsk
 
	g°ack
.

103 
LDR
 
	gR1
, =
pxCuºítTCB


104 
LDR
 
R0
, [
R1
]

105 
LDR
 
	gLR
, [
R0
]

107 ; 
The
 
¸ôiˇl
 
√°ög
 
dïth
 
is
 
the
 
fú°
 
ôem
 
⁄
Åhê
	g°ack
.

108 ; 
Lﬂd
 
ô
 
öto
 
the
 
ulCrôiˇlNe°ög
 
	gv¨übÀ
.

109 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


110 
LDMFD
 
LR
!, {
	gR1
}

111 
STR
 
	gR1
, [
R0
]

113 ; 
Gë
 
the
 
SPSR
 
‰om
Åhê
	g°ack
.

114 
LDMFD
 
	gLR
!, {
	gR0
}

115 
MSR
 
	gSPSR_cxsf
, 
	gR0


117 ; 
Re°‹e
 
Æl
 
sy°em
 
mode
 
ªgi°îs
 
the
 
	gèsk
.

118 
LDMFD
 
	gLR
, {
	gR0
-
	gR14
}^

119 
	gNOP


121 ; 
Re°‹e
 
the
  
	gaddªss
.

122 
LDR
 
	gLR
, [
LR
, #+60]

124 ; 
And
  - 
c‹ª˘ög
 
the
 
off£t
 
ö
Åhê
LR
 
to
 
obèö
 
	gthe


125 ; 
c‹ª˘
 
	gaddªss
.

126 
SUBS
 
	gPC
, 
	gLR
, #4

128 
	gENDM


	@Libraries/FreeRTOS/Source/portable/IAR/STR75x/port.c

58 
	~"75x_tb.h
"

59 
	~"75x_eic.h
"

62 
	~"FªeRTOS.h
"

63 
	~"èsk.h
"

66 
	#p‹tINITIAL_SPSR
 ( ( 
p‹tSTACK_TYPE
 ) 0x3‡Ë

	)

67 
	#p‹tINSTRUCTION_SIZE
 ( ( 
p‹tSTACK_TYPE
 ) 4 )

	)

70 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
p‹tLONG
 ) 0 )

	)

73 
	#p‹tPRESCALE
 20

	)

79 
¥vSëupTimîI¡îru±
( );

84 
p‹tLONG
 
	gulCrôiˇlNe°ög
 = ( portLONG ) 9999;

87 
__¨m
 
vP‹tPªem±iveTick
( );

97 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

99 
p‹tSTACK_TYPE
 *
pxOrigöÆTOS
;

101 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

109 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

110 
pxT›OfSèck
--;

112 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xaaaaaaaa;

113 
pxT›OfSèck
--;

114 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxOrigöÆTOS
;

115 
pxT›OfSèck
--;

116 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x12121212;

117 
pxT›OfSèck
--;

118 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x11111111;

119 
pxT›OfSèck
--;

120 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x10101010;

121 
pxT›OfSèck
--;

122 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x09090909;

123 
pxT›OfSèck
--;

124 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x08080808;

125 
pxT›OfSèck
--;

126 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x07070707;

127 
pxT›OfSèck
--;

128 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x06060606;

129 
pxT›OfSèck
--;

130 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x05050505;

131 
pxT›OfSèck
--;

132 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x04040404;

133 
pxT›OfSèck
--;

134 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x03030303;

135 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x02020202;

137 
pxT›OfSèck
--;

138 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x01010101;

139 
pxT›OfSèck
--;

143 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

144 
pxT›OfSèck
--;

147 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
p‹tINITIAL_SPSR
;

148 
pxT›OfSèck
--;

153 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_NESTING
;

155  
pxT›OfSèck
;

156 
	}
}

159 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

161 
	`vP‹tSèπFú°Task
( );

165 
	`¥vSëupTimîI¡îru±
();

168 
	`vP‹tSèπFú°Task
();

172 
	}
}

175 
	$vP‹tEndScheduÀr
( )

179 
	}
}

182 
__¨m
 
	$vP‹tPªem±iveTick
( )

185 
	`vTaskIn¸emítTick
();

190 #i‡
c⁄figUSE_PREEMPTION
 == 1

191 
	`vTaskSwôchC⁄ãxt
();

194 
	`TB_CÀ¨ITPídögBô
–
TB_IT_Upd©e
 );

195 
	}
}

198 
	$¥vSëupTimîI¡îru±
( )

200 
EIC_IRQInôTy≥Def
 
EIC_IRQInôSåu˘uª
;

201 
TB_InôTy≥Def
 
TB_InôSåu˘uª
;

204 
EIC_IRQInôSåu˘uª
.
EIC_IRQCh™√lCmd
 = 
ENABLE
;

205 
EIC_IRQInôSåu˘uª
.
EIC_IRQCh™√l
 = 
TB_IRQCh™√l
;

206 
EIC_IRQInôSåu˘uª
.
EIC_IRQCh™√lPri‹ôy
 = 1;

207 
	`EIC_IRQInô
(&
EIC_IRQInôSåu˘uª
);

210 
TB_InôSåu˘uª
.
TB_Mode
 = 
TB_Mode_Timög
;

211 
TB_InôSåu˘uª
.
TB_Cou¡îMode
 = 
TB_Cou¡îMode_Down
;

212 
TB_InôSåu˘uª
.
TB_PªsˇÀr
 = 
p‹tPRESCALE
 - 1;

213 
TB_InôSåu˘uª
.
TB_AutoRñﬂd
 = ( ( 
c⁄figCPU_CLOCK_HZ
 / ( 
p‹tPRESCALE
 + 1 ) ) / 
c⁄figTICK_RATE_HZ
 ) + 1;

214 
	`TB_Inô
(&
TB_InôSåu˘uª
);

217 
	`TB_ITC⁄fig
(
TB_IT_Upd©e
, 
ENABLE
);

220 
	`TB_CÀ¨ITPídögBô
(
TB_IT_Upd©e
);

223 
	`TB_Cmd
(
ENABLE
);

224 
	}
}

227 
__¨m
 
__öãrw‹k
 
	$vP‹tE¡îCrôiˇl
( )

230 
	`__dißbÀ_öãºu±
();

235 
ulCrôiˇlNe°ög
++;

236 
	}
}

239 
__¨m
 
__öãrw‹k
 
	$vP‹tExôCrôiˇl
( )

241 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

244 
ulCrôiˇlNe°ög
--;

248 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

250 
	`__íabÀ_öãºu±
();

253 
	}
}

	@Libraries/FreeRTOS/Source/portable/IAR/STR75x/portmacro.h

53 #i‚de‡
PORTMACRO_H


54 
	#PORTMACRO_H


	)

66 
	~<öåösics.h
>

68 #ifde‡
__˝lu•lus


73 
	#p‹tCHAR
 

	)

74 
	#p‹tFLOAT
 

	)

75 
	#p‹tDOUBLE
 

	)

76 
	#p‹tLONG
 

	)

77 
	#p‹tSHORT
 

	)

78 
	#p‹tSTACK_TYPE
 
p‹tLONG


	)

79 
	#p‹tBASE_TYPE
 
p‹tLONG


	)

81 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

82 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

83 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

85 
	tp‹tLONG
 
	tp‹tTickTy≥
;

86 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

91 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

92 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

93 
	#p‹tBYTE_ALIGNMENT
 8

	)

94 
	#p‹tYIELD
(Ë
	`asm
 ( "SWI 0" )

	)

95 
	#p‹tNOP
(Ë
	`asm
 ( "NOP" )

	)

99 
__¨m
 
__öãrw‹k
 
vP‹tE¡îCrôiˇl
( );

100 
__¨m
 
__öãrw‹k
 
vP‹tExôCrôiˇl
( );

102 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__dißbÀ_öãºu±
()

	)

103 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__íabÀ_öãºu±
()

	)

104 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

105 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

109 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) \

111 
	`vTaskSwôchC⁄ãxt
( ); \

113 if–
xSwôchRequúed
 ) \

115 
	`vTaskSwôchC⁄ãxt
(); \

117 }

	)

122 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

123 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

125 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/IAR/STR91x/ISR_Support.h

52 
EXTERN
 
pxCuºítTCB


53 
EXTERN
 
	gulCrôiˇlNe°ög


56 ; 
C⁄ãxt
 
ßve
 
™d
 
ª°‹e
 
ma¸o
 
	gdeföôi⁄s


59 
p‹tSAVE_CONTEXT
 
	gMACRO


61 ; 
Push
 
R0
 
as
 
we
 
¨e
 
goög
 
to
 
u£
 
the
 .

62 
STMDB
 
	gSP
!, {
	gR0
}

64 ; 
Së
 
R0
 
to
 
poöt
Åÿ
the
 
èsk
 
°ack
 
	gpoöãr
.

65 
STMDB
 
	gSP
, {SP}^

66 
NOP


67 
SUB
 
	gSP
, SP, #4

68 
LDMIA
 
	gSP
!, {
	gR0
}

70 ; 
Push
 
the
  
addªss
 
⁄to
Åhê
	g°ack
.

71 
STMDB
 
	gR0
!, {
	gLR
}

73 ; 
Now
 
we
 
have
 
ßved
 
LR
 wê
ˇn
 
u£
 
ô
 
ö°ód
 
of
 
	gR0
.

74 
MOV
 
	gLR
, 
	gR0


76 ; 
P›
 
R0
 
so
 
we
 
ˇn
 
ßve
 
ô
 
⁄to
 
the
 
sy°em
 
mode
 
	g°ack
.

77 
LDMIA
 
	gSP
!, {
	gR0
}

79 ; 
Push
 
Æl
 
the
 
sy°em
 
mode
 
ªgi°îs
 
⁄to
Åhê
èsk
 
	g°ack
.

80 
STMDB
 
	gLR
, {
	gR0
-LR}^

81 
NOP


82 
SUB
 
	gLR
, LR, #60

84 ; 
Push
 
the
 
SPSR
 
⁄to
Åhê
èsk
 
	g°ack
.

85 
MRS
 
	gR0
, 
SPSR


86 
STMDB
 
	gLR
!, {
	gR0
}

88 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


89 
LDR
 
R0
, [R0]

90 
STMDB
 
	gLR
!, {
	gR0
}

92 ; 
St‹e
 
the
 
√w
 
t›
 
of
 
°ack
 thê
	gèsk
.

93 
LDR
 
	gR1
, =
pxCuºítTCB


94 
LDR
 
R0
, [
R1
]

95 
STR
 
	gLR
, [
R0
]

97 
ENDM


100 
p‹tRESTORE_CONTEXT
 
	gMACRO


102 ; 
Së
 
the
 
LR
 
to
Åhê
èsk
 
	g°ack
.

103 
LDR
 
	gR1
, =
pxCuºítTCB


104 
LDR
 
R0
, [
R1
]

105 
LDR
 
	gLR
, [
R0
]

107 ; 
The
 
¸ôiˇl
 
√°ög
 
dïth
 
is
 
the
 
fú°
 
ôem
 
⁄
Åhê
	g°ack
.

108 ; 
Lﬂd
 
ô
 
öto
 
the
 
ulCrôiˇlNe°ög
 
	gv¨übÀ
.

109 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


110 
LDMFD
 
LR
!, {
	gR1
}

111 
STR
 
	gR1
, [
R0
]

113 ; 
Gë
 
the
 
SPSR
 
‰om
Åhê
	g°ack
.

114 
LDMFD
 
	gLR
!, {
	gR0
}

115 
MSR
 
	gSPSR_cxsf
, 
	gR0


117 ; 
Re°‹e
 
Æl
 
sy°em
 
mode
 
ªgi°îs
 
the
 
	gèsk
.

118 
LDMFD
 
	gLR
, {
	gR0
-
	gR14
}^

119 
	gNOP


121 ; 
Re°‹e
 
the
  
	gaddªss
.

122 
LDR
 
	gLR
, [
LR
, #+60]

124 ; 
And
  - 
c‹ª˘ög
 
the
 
off£t
 
ö
Åhê
LR
 
to
 
obèö
 
	gthe


125 ; 
c‹ª˘
 
	gaddªss
.

126 
SUBS
 
	gPC
, 
	gLR
, #4

128 
	gENDM


	@Libraries/FreeRTOS/Source/portable/IAR/STR91x/port.c

58 
	~"91x_lib.h
"

61 
	~<°dlib.h
>

62 
	~<as£π.h
>

65 
	~"FªeRTOS.h
"

66 
	~"èsk.h
"

68 #i‚de‡
c⁄figUSE_WATCHDOG_TICK


69 #îr‹ 
c⁄figUSE_WATCHDOG_TICK
 
mu°
 
be
 
£t
 
to
 
eôhî
 1 
‹
 0 
ö
 
FªeRTOSC⁄fig
.
h
Åÿ
u£
Éôhî 
the
 
W©chdog
 o∏
timî
 2Åÿ
gíî©e
Åhê
tick
 
öãºu±
 
ª•e˘ivñy
.

73 #i‚de‡
_RUN_TASK_IN_ARM_MODE_


74 
	#p‹tINITIAL_SPSR
 ( ( 
p‹tSTACK_TYPE
 ) 0x3‡Ë

	)

76 
	#p‹tINITIAL_SPSR
 ( ( 
p‹tSTACK_TYPE
 ) 0x1‡Ë

	)

79 
	#p‹tINSTRUCTION_SIZE
 ( ( 
p‹tSTACK_TYPE
 ) 4 )

	)

82 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
p‹tLONG
 ) 0 )

	)

84 #i‚de‡
abs


85 
	#abs
(
x
Ë((x)>0 ? (xË: -(x))

	)

100 
	#TOGGLE_LED
(
p‹t
,
pö
) \

101 i‡–((((
p‹t
)->
DR
[(
pö
)<<2])Ë& (pö)Ë!
Bô_RESET
 ) \

103 (
p‹t
)->
DR
[(
pö
) <<2] = 0x00; \

107 (
p‹t
)->
DR
[(
pö
) <<2] = (pin); \

108 }

	)

114 
¥vSëupTimîI¡îru±
( );

119 
p‹tLONG
 
	gulCrôiˇlNe°ög
 = ( portLONG ) 9999;

124 
WDG_IRQH™dÀr
( );

127 
¥vDeÁu…H™dÀr
( );

129 #i‡
c⁄figUSE_WATCHDOG_TICK
 == 0

131 
u16
 
	gs_nPul£Lígth
;

142 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

144 
p‹tSTACK_TYPE
 *
pxOrigöÆTOS
;

146 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

154 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

155 
pxT›OfSèck
--;

157 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xaaaaaaaa;

158 
pxT›OfSèck
--;

159 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxOrigöÆTOS
;

160 
pxT›OfSèck
--;

161 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x12121212;

162 
pxT›OfSèck
--;

163 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x11111111;

164 
pxT›OfSèck
--;

165 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x10101010;

166 
pxT›OfSèck
--;

167 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x09090909;

168 
pxT›OfSèck
--;

169 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x08080808;

170 
pxT›OfSèck
--;

171 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x07070707;

172 
pxT›OfSèck
--;

173 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x06060606;

174 
pxT›OfSèck
--;

175 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x05050505;

176 
pxT›OfSèck
--;

177 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x04040404;

178 
pxT›OfSèck
--;

179 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x03030303;

180 
pxT›OfSèck
--;

181 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x02020202;

182 
pxT›OfSèck
--;

183 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x01010101;

184 
pxT›OfSèck
--;

188 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

189 
pxT›OfSèck
--;

192 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
p‹tINITIAL_SPSR
;

193 
pxT›OfSèck
--;

198 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_NESTING
;

200  
pxT›OfSèck
;

201 
	}
}

204 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

206 
	`vP‹tSèπFú°Task
( );

210 
	`¥vSëupTimîI¡îru±
();

213 
	`vP‹tSèπFú°Task
();

217 
	}
}

220 
	$vP‹tEndScheduÀr
( )

224 
	}
}

229 #i‡
c⁄figUSE_WATCHDOG_TICK
 == 1

231 
	$¥vFödFa˘‹s
(
u32
 
n
, 
u16
 *
a
, u32 *
b
)

236 
u32
 
b0
;

237 
u16
 
a0
;

238 
îr
, 
îr_mö
=
n
;

240 *
a
 = 
a0
 = ((
n
-1)/65536ul) + 1;

241 *
b
 = 
b0
 = 
n
 / *
a
;

243 ; *
a
 <= 256; (*a)++)

245 *
b
 = 
n
 / *
a
;

246 
îr
 = ()*
a
 * ()*
b
 - ()
n
;

247 i‡(
	`abs
(
îr
Ë> (*
a
 / 2))

249 (*
b
)++;

250 
îr
 = ()*
a
 * ()*
b
 - ()
n
;

252 i‡(
	`abs
(
îr
Ë<ábs(
îr_mö
))

254 
îr_mö
 = 
îr
;

255 
a0
 = *
a
;

256 
b0
 = *
b
;

257 i‡(
îr
 == 0) ;

261 *
a
 = 
a0
;

262 *
b
 = 
b0
;

263 
	}
}

266 
	$¥vSëupTimîI¡îru±
( )

268 
WDG_InôTy≥Def
 
xWdg
;

269 
p‹tSHORT
 
a
;

270 
p‹tLONG
 
n
 = 
c⁄figCPU_PERIPH_HZ
 / 
c⁄figTICK_RATE_HZ
, 
b
;

275 
	`SCU_APBPîùhClockC⁄fig
–
__WDG
, 
ENABLE
 );

276 
	`WDG_DeInô
();

277 
	`WDG_Såu˘Inô
(&
xWdg
);

278 
	`¥vFödFa˘‹s
–
n
, &
a
, &
b
 );

279 
xWdg
.
WDG_PªsˇÀr
 = 
a
 - 1;

280 
xWdg
.
WDG_Pªlﬂd
 = 
b
 - 1;

281 
	`WDG_Inô
–&
xWdg
 );

282 
	`WDG_ITC⁄fig
(
ENABLE
);

285 
	`VIC_C⁄fig
–
WDG_ITLöe
, 
VIC_IRQ
, 10 );

286 
	`VIC_ITCmd
–
WDG_ITLöe
, 
ENABLE
 );

289 
VIC0
->
DVAR
 = ( 
p‹tLONG
 ) 
¥vDeÁu…H™dÀr
;

290 
VIC1
->
DVAR
 = ( 
p‹tLONG
 ) 
¥vDeÁu…H™dÀr
;

292 
	`WDG_Cmd
(
ENABLE
);

293 
	}
}

296 
	$WDG_IRQH™dÀr
( )

300 
	`vTaskIn¸emítTick
();

302 #i‡
c⁄figUSE_PREEMPTION
 == 1

307 
	`vTaskSwôchC⁄ãxt
();

312 
WDG
->
SR
 &= ~0x0001;

314 
	}
}

318 
	$¥vFödFa˘‹s
(
u32
 
n
, 
u8
 *
a
, 
u16
 *
b
)

323 
u16
 
b0
;

324 
u8
 
a0
;

325 
îr
, 
îr_mö
=
n
;

328 *
a
 = 
a0
 = ((
n
-1)/256) + 1;

329 *
b
 = 
b0
 = 
n
 / *
a
;

331 ; *
a
 <= 256; (*a)++)

333 *
b
 = 
n
 / *
a
;

334 
îr
 = ()*
a
 * ()*
b
 - ()
n
;

335 i‡(
	`abs
(
îr
Ë> (*
a
 / 2))

337 (*
b
)++;

338 
îr
 = ()*
a
 * ()*
b
 - ()
n
;

340 i‡(
	`abs
(
îr
Ë<ábs(
îr_mö
))

342 
îr_mö
 = 
îr
;

343 
a0
 = *
a
;

344 
b0
 = *
b
;

345 i‡(
îr
 == 0) ;

349 *
a
 = 
a0
;

350 *
b
 = 
b0
;

351 
	}
}

354 
	$¥vSëupTimîI¡îru±
( )

356 
p‹tCHAR
 
a
;

357 
p‹tSHORT
 
b
;

358 
p‹tLONG
 
n
 = 
c⁄figCPU_PERIPH_HZ
 / 
c⁄figTICK_RATE_HZ
;

360 
TIM_InôTy≥Def
 
timî
;

362 
	`SCU_APBPîùhClockC⁄fig
–
__TIM23
, 
ENABLE
 );

363 
	`TIM_DeInô
(
TIM2
);

364 
	`TIM_Såu˘Inô
(&
timî
);

365 
	`¥vFödFa˘‹s
–
n
, &
a
, &
b
 );

367 
timî
.
TIM_Mode
 = 
TIM_OCM_CHANNEL_1
;

368 
timî
.
TIM_OC1_Modes
 = 
TIM_TIMING
;

369 
timî
.
TIM_Clock_Sour˚
 = 
TIM_CLK_APB
;

370 
timî
.
TIM_Clock_Edge
 = 
TIM_CLK_EDGE_RISING
;

371 
timî
.
TIM_PªsˇÀr
 = 
a
-1;

372 
timî
.
TIM_Pul£_Levñ_1
 = 
TIM_HIGH
;

373 
timî
.
TIM_Pul£_Lígth_1
 = 
s_nPul£Lígth
 = 
b
-1;

375 
	`TIM_Inô
 (
TIM2
, &
timî
);

376 
	`TIM_ITC⁄fig
(
TIM2
, 
TIM_IT_OC1
, 
ENABLE
);

378 
	`VIC_C⁄fig
–
TIM2_ITLöe
, 
VIC_IRQ
, 10 );

379 
	`VIC_ITCmd
–
TIM2_ITLöe
, 
ENABLE
 );

382 
VIC0
->
DVAR
 = ( 
p‹tLONG
 ) 
¥vDeÁu…H™dÀr
;

383 
VIC1
->
DVAR
 = ( 
p‹tLONG
 ) 
¥vDeÁu…H™dÀr
;

385 
	`TIM_Cou¡îCmd
(
TIM2
, 
TIM_CLEAR
);

386 
	`TIM_Cou¡îCmd
(
TIM2
, 
TIM_START
);

387 
	}
}

390 
	$TIM2_IRQH™dÀr
( )

393 
TIM2
->
OC1R
 +
s_nPul£Lígth
;

396 
	`vTaskIn¸emítTick
();

398 #i‡
c⁄figUSE_PREEMPTION
 == 1

403 
	`vTaskSwôchC⁄ãxt
();

408 
TIM2
->
SR
 &~
TIM_FLAG_OC1
;

409 
	}
}

415 
__¨m
 
__öãrw‹k
 
	$vP‹tE¡îCrôiˇl
( )

418 
	`p‹tDISABLE_INTERRUPTS
();

423 
ulCrôiˇlNe°ög
++;

424 
	}
}

427 
__¨m
 
__öãrw‹k
 
	$vP‹tExôCrôiˇl
( )

429 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

432 
ulCrôiˇlNe°ög
--;

436 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

438 
	`p‹tENABLE_INTERRUPTS
();

441 
	}
}

444 
	$¥vDeÁu…H™dÀr
( )

446 
	}
}

	@Libraries/FreeRTOS/Source/portable/IAR/STR91x/portmacro.h

53 #i‚de‡
PORTMACRO_H


54 
	#PORTMACRO_H


	)

66 
	~<öåösics.h
>

68 #ifde‡
__˝lu•lus


73 
	#p‹tCHAR
 

	)

74 
	#p‹tFLOAT
 

	)

75 
	#p‹tDOUBLE
 

	)

76 
	#p‹tLONG
 

	)

77 
	#p‹tSHORT
 

	)

78 
	#p‹tSTACK_TYPE
 
p‹tLONG


	)

79 
	#p‹tBASE_TYPE
 
p‹tLONG


	)

81 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

82 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

83 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

85 
	tp‹tLONG
 
	tp‹tTickTy≥
;

86 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

91 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

92 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

93 
	#p‹tBYTE_ALIGNMENT
 8

	)

94 
	#p‹tYIELD
(Ë
	`asm
 ( "SWI 0" )

	)

95 
	#p‹tNOP
(Ë
	`asm
 ( "NOP" )

	)

99 
__¨m
 
__öãrw‹k
 
vP‹tE¡îCrôiˇl
( );

100 
__¨m
 
__öãrw‹k
 
vP‹tExôCrôiˇl
( );

101 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

102 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

104 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__dißbÀ_öãºu±
()

	)

105 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__íabÀ_öãºu±
()

	)

111 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) \

113 
	`vTaskSwôchC⁄ãxt
( ); \

115 if–
xSwôchRequúed
 ) \

117 
	`vTaskSwôchC⁄ãxt
(); \

119 }

	)

124 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

125 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

127 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/IAR/V850ES/ISR_Support.h

52 
EXTERN
 
pxCuºítTCB


53 
EXTERN
 
	gusCrôiˇlNe°ög


55 
	~"FªeRTOSC⁄fig.h
"

58 ; 
C⁄ãxt
 
ßve
 
™d
 
ª°‹e
 
ma¸o
 
	gdeföôi⁄s


61 
p‹tSAVE_CONTEXT
 
MACRO


63 
	gadd
 -0x0C,
	g•
 ; 
¥ï¨e
 
°ack
 
to
 
ßve
 
√˚sßry
 
vÆues


64 
	g°
.
w
 
	gÕ
,8[
•
] ; 
°‹e
 
LP
 
to
 
°ack


65 
	g°§
 0,
r31


66 
	g°
.
w
 
	gÕ
,4[
•
] ; 
°‹e
 
EIPC
 
to
 
°ack


67 
	g°§
 1,
Õ


68 
	g°
.
w
 
	gÕ
,0[
•
] ; 
°‹e
 
EIPSW
 
to
 
	g°ack


69 #i‡
c⁄figDATA_MODE
 =1 ; 
Usög
 
the
 
Töy
 
d©a
 
modñ


70 
	g¥ï¨e
 {
	gr20
,
	gr21
,
	gr22
,
	gr23
,
	gr24
,
	gr25
,
	gr26
,
	gr27
,
	gr28
,
	gr29
,
	gr30
},76,
	g•
 ; 
ßve
 
gíîÆ
 
puΩo£
 
ªgi°îs


71 
	gs°
.
w
 
	gr19
,72[
ï
]

72 
	gs°
.
w
 
	gr18
,68[
ï
]

73 
	gs°
.
w
 
	gr17
,64[
ï
]

74 
	gs°
.
w
 
	gr16
,60[
ï
]

75 
	gs°
.
w
 
	gr15
,56[
ï
]

76 
	gs°
.
w
 
	gr14
,52[
ï
]

77 
	gs°
.
w
 
	gr13
,48[
ï
]

78 
	gs°
.
w
 
	gr12
,44[
ï
]

79 
	gs°
.
w
 
	gr11
,40[
ï
]

80 
	gs°
.
w
 
	gr10
,36[
ï
]

81 
	gs°
.
w
 
	gr9
,32[
ï
]

82 
	gs°
.
w
 
	gr8
,28[
ï
]

83 
	gs°
.
w
 
	gr7
,24[
ï
]

84 
	gs°
.
w
 
	gr6
,20[
ï
]

85 
	gs°
.
w
 
	gr5
,16[
ï
]

86 
	gs°
.
w
 
	gr4
,12[
ï
]

88 
	g¥ï¨e
 {
	gr20
,
	gr21
,
	gr22
,
	gr23
,
	gr24
,
	gr26
,
	gr27
,
	gr28
,
	gr29
,
	gr30
},72,
	g•
 ; 
ßve
 
gíîÆ
 
puΩo£
 
ªgi°îs


89 
	gs°
.
w
 
	gr19
,68[
ï
]

90 
	gs°
.
w
 
	gr18
,64[
ï
]

91 
	gs°
.
w
 
	gr17
,60[
ï
]

92 
	gs°
.
w
 
	gr16
,56[
ï
]

93 
	gs°
.
w
 
	gr15
,52[
ï
]

94 
	gs°
.
w
 
	gr14
,48[
ï
]

95 
	gs°
.
w
 
	gr13
,44[
ï
]

96 
	gs°
.
w
 
	gr12
,40[
ï
]

97 
	gs°
.
w
 
	gr11
,36[
ï
]

98 
	gs°
.
w
 
	gr10
,32[
ï
]

99 
	gs°
.
w
 
	gr9
,28[
ï
]

100 
	gs°
.
w
 
	gr8
,24[
ï
]

101 
	gs°
.
w
 
	gr7
,20[
ï
]

102 
	gs°
.
w
 
	gr6
,16[
ï
]

103 
	gs°
.
w
 
	gr5
,12[
ï
]

105 
	gs°
.
w
 
	gr2
,8[
ï
]

106 
	gs°
.
w
 
	gr1
,4[
ï
]

107 
MOVHI
 
hi1
(
usCrôiˇlNe°ög
),
	gr0
,
	gr1
 ; 
ßve
 usCrôiˇlNe°ög 
vÆue
 
to
 
°ack


108 
	gld
.
w
 
lw1
(
usCrôiˇlNe°ög
)[
r1
],
r2


109 
	gs°
.
w
 
	gr2
,0[
ï
]

110 
MOVHI
 
hi1
(
pxCuºítTCB
),
	gr0
,
	gr1
 ; 
ßve
 
SP
 
to
 
t›
 
of
 
cuºít
 
TCB


111 
	gld
.
w
 
lw1
(
pxCuºítTCB
)[
r1
],
r2


112 
	g°
.
w
 
	g•
,0[
r2
]

113 
ENDM


116 
p‹tRESTORE_CONTEXT
 
MACRO


118 
MOVHI
 
hi1
(
pxCuºítTCB
),
	gr0
,
	gr1
 ; 
gë
 
Sèckpoöãr
 
addªss


119 
	gld
.
w
 
lw1
(
pxCuºítTCB
)[
r1
],
•


120 
MOV
 
	g•
,
r1


121 
	gld
.
	gw
 0[
r1
],
	g•
 ; 
lﬂd
 
°ackpoöãr


122 
MOV
 
	g•
,
	gï
 ; 
£t
 
°ack
 
poöãr
 
to
 
ñemít
Öointer

123 
	g¶d
.
	gw
 0[
ï
],
	gr1
 ; 
lﬂd
 
usCrôiˇlNe°ög
 
vÆue
 
‰om
 
°ack


124 
MOVHI
 
hi1
(
usCrôiˇlNe°ög
),
	gr0
,
r2


125 
	g°
.
w
 
	gr1
,
lw1
(
usCrôiˇlNe°ög
)[
r2
]

126 
	g¶d
.
	gw
 4[
ï
],
	gr1
 ; 
ª°‹e
 
gíîÆ
 
puΩo£
 
ªgi°îs


127 
	g¶d
.
	gw
 8[
ï
],
	gr2


128 #i‡
c⁄figDATA_MODE
 =1 ; 
Usög
 
Töy
 
d©a
 
modñ


129 
	g¶d
.
	gw
 12[
ï
],
r4


130 
	g¶d
.
	gw
 16[
ï
],
r5


131 
	g¶d
.
	gw
 20[
ï
],
r6


132 
	g¶d
.
	gw
 24[
ï
],
r7


133 
	g¶d
.
	gw
 28[
ï
],
r8


134 
	g¶d
.
	gw
 32[
ï
],
r9


135 
	g¶d
.
	gw
 36[
ï
],
r10


136 
	g¶d
.
	gw
 40[
ï
],
r11


137 
	g¶d
.
	gw
 44[
ï
],
r12


138 
	g¶d
.
	gw
 48[
ï
],
r13


139 
	g¶d
.
	gw
 52[
ï
],
r14


140 
	g¶d
.
	gw
 56[
ï
],
r15


141 
	g¶d
.
	gw
 60[
ï
],
r16


142 
	g¶d
.
	gw
 64[
ï
],
r17


143 
	g¶d
.
	gw
 68[
ï
],
r18


144 
	g¶d
.
	gw
 72[
ï
],
r19


145 
	gdi•o£
 76,{
	gr20
,
	gr21
,
	gr22
,
	gr23
,
	gr24
,
	gr25
,
	gr26
,
	gr27
,
	gr28
,
	gr29
,
	gr30
}

147 
	g¶d
.
	gw
 12[
ï
],
r5


148 
	g¶d
.
	gw
 16[
ï
],
r6


149 
	g¶d
.
	gw
 20[
ï
],
r7


150 
	g¶d
.
	gw
 24[
ï
],
r8


151 
	g¶d
.
	gw
 28[
ï
],
r9


152 
	g¶d
.
	gw
 32[
ï
],
r10


153 
	g¶d
.
	gw
 36[
ï
],
r11


154 
	g¶d
.
	gw
 40[
ï
],
r12


155 
	g¶d
.
	gw
 44[
ï
],
r13


156 
	g¶d
.
	gw
 48[
ï
],
r14


157 
	g¶d
.
	gw
 52[
ï
],
r15


158 
	g¶d
.
	gw
 56[
ï
],
r16


159 
	g¶d
.
	gw
 60[
ï
],
r17


160 
	g¶d
.
	gw
 64[
ï
],
r18


161 
	g¶d
.
	gw
 68[
ï
],
r19


162 
	gdi•o£
 72,{
	gr20
,
	gr21
,
	gr22
,
	gr23
,
	gr24
,
	gr26
,
	gr27
,
	gr28
,
	gr29
,
	gr30
}

164 
	gld
.
	gw
 0[
•
],
	gÕ
 ; 
ª°‹e
 
EIPSW
 
‰om
 
°ack


165 
ld§
 
	gÕ
,1

166 
	gld
.
	gw
 4[
•
],
	gÕ
 ; 
ª°‹e
 
EIPC
 
‰om
 
°ack


167 
ld§
 
	gÕ
,0

168 
	gld
.
	gw
 8[
•
],
	gÕ
 ; 
ª°‹e
 
LP
 
‰om
 
°ack


169 
	gadd
 0x0C,
	g•
 ; 
£t
 
SP
 
to
 
right
 
posôi⁄


171 
RETI


173 
	gENDM


	@Libraries/FreeRTOS/Source/portable/IAR/V850ES/port.c

53 
	~<°dlib.h
>

56 
	~"FªeRTOS.h
"

57 
	~"èsk.h
"

61 
	#p‹tINITIAL_CRITICAL_NESTING
 (–
p‹tSTACK_TYPE
 ) 10)

	)

64 
	#p‹tPSW
 (–
p‹tSTACK_TYPE
 ) 0x00000000)

	)

68 
	ttskTCB
;

69 vﬁ©ûê
tskTCB
 * vﬁ©ûê
pxCuºítTCB
;

72 vﬁ©ûê
p‹tSTACK_TYPE
 
	gusCrôiˇlNe°ög
 = 
p‹tINITIAL_CRITICAL_NESTING
;

76 
¥vSëupTimîI¡îru±
( );

79 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

81 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
;

82 
pxT›OfSèck
--;

83 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
;

84 
pxT›OfSèck
--;

85 *
pxT›OfSèck
 = 
p‹tPSW
;

86 
pxT›OfSèck
--;

87 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x20202020;

88 
pxT›OfSèck
--;

89 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x21212121;

90 
pxT›OfSèck
--;

91 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x22222222;

92 
pxT›OfSèck
--;

93 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x23232323;

94 
pxT›OfSèck
--;

95 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x24242424;

96 
pxT›OfSèck
--;

97 #i‡(
__DATA_MODEL__
 == 0) || (__DATA_MODEL__ == 1)

98 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x25252525;

99 
pxT›OfSèck
--;

101 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x26262626;

102 
pxT›OfSèck
--;

103 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x27272727;

104 
pxT›OfSèck
--;

105 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x28282828;

106 
pxT›OfSèck
--;

107 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x29292929;

108 
pxT›OfSèck
--;

109 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x30303030;

110 
pxT›OfSèck
--;

111 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x19191919;

112 
pxT›OfSèck
--;

113 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x18181818;

114 
pxT›OfSèck
--;

115 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x17171717;

116 
pxT›OfSèck
--;

117 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x16161616;

118 
pxT›OfSèck
--;

119 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x15151515;

120 
pxT›OfSèck
--;

121 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x14141414;

122 
pxT›OfSèck
--;

123 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x13131313;

124 
pxT›OfSèck
--;

125 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x12121212;

126 
pxT›OfSèck
--;

127 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x11111111;

128 
pxT›OfSèck
--;

129 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x10101010;

130 
pxT›OfSèck
--;

131 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x99999999;

132 
pxT›OfSèck
--;

133 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x88888888;

134 
pxT›OfSèck
--;

135 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x77777777;

136 
pxT›OfSèck
--;

137 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x66666666;

138 
pxT›OfSèck
--;

139 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x55555555;

140 
pxT›OfSèck
--;

141 #i‡
__DATA_MODEL__
 == 0 || __DATA_MODEL__ == 1

142 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x44444444;

143 
pxT›OfSèck
--;

145 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x22222222;

146 
pxT›OfSèck
--;

147 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

148 
pxT›OfSèck
--;

149 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
p‹tNO_CRITICAL_SECTION_NESTING
;

155  
pxT›OfSèck
;

156 
	}
}

159 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

163 
	`¥vSëupTimîI¡îru±
();

166 
	`vP‹tSèπ
();

169  
pdTRUE
;

170 
	}
}

173 
	$vP‹tEndScheduÀr
( )

177 
	}
}

183 
	$¥vSëupTimîI¡îru±
( )

185 
TM0CE
 = 0;

186 
TM0EQMK0
 = 1;

187 
TM0EQIF0
 = 0;

189 #ifde‡
__IAR_V850ES_Fx3__


191 
TM0CMP0
 = (((
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
) / 2)-1);

195 
TM0CMP0
 = (
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
);

199 
TM0EQIC0
 &= 0xF8;

200 
TM0CTL0
 = 0x00;

201 
TM0EQIF0
 = 0;

202 
TM0EQMK0
 = 0;

203 
TM0CE
 = 1;

204 
	}
}

	@Libraries/FreeRTOS/Source/portable/IAR/V850ES/portmacro.h

52 #i‚de‡
PORTMACRO_H


53 
	#PORTMACRO_H


	)

55 #ifde‡
__˝lu•lus


70 
	#p‹tCHAR
 

	)

71 
	#p‹tFLOAT
 

	)

72 
	#p‹tDOUBLE
 

	)

73 
	#p‹tLONG
 

	)

74 
	#p‹tSHORT
 

	)

75 
	#p‹tSTACK_TYPE
 

	)

76 
	#p‹tBASE_TYPE
 

	)

79 #i‡(
c⁄figUSE_16_BIT_TICKS
==1)

80 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

81 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

83 
	tp‹tLONG
 
	tp‹tTickTy≥
;

84 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

89 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__asm
 ( "DI" )

	)

90 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__asm
 ( "EI" )

	)

94 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
p‹tBASE_TYPE
 ) 0 )

	)

96 
	#p‹tENTER_CRITICAL
() \

98 vﬁ©ûê 
p‹tSTACK_TYPE
 
usCrôiˇlNe°ög
; \

100 
	`p‹tDISABLE_INTERRUPTS
(); \

105 
usCrôiˇlNe°ög
++; \

106 }

	)

108 
	#p‹tEXIT_CRITICAL
() \

110 vﬁ©ûê 
p‹tSTACK_TYPE
 
usCrôiˇlNe°ög
; \

112 if–
usCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_SECTION_NESTING
 ) \

115 
usCrôiˇlNe°ög
--; \

119 if–
usCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_SECTION_NESTING
 ) \

121 
	`p‹tENABLE_INTERRUPTS
(); \

124 }

	)

128 
vP‹tYõld
( );

129 
vP‹tSèπ
( );

130 
p‹tSAVE_CONTEXT
( );

131 
p‹tRESTORE_CONTEXT
( );

132 
	#p‹tYIELD
(Ë
	`__asm
 ( "å≠ 0" )

	)

133 
	#p‹tNOP
(Ë
	`__asm
 ( "NOP" )

	)

134 
vTaskSwôchC⁄ãxt
( );

135 
	#p‹tYIELD_FROM_ISR
–
xHighîPri‹ôyTaskWokí
 ) if–xHighîPri‹ôyTaskWokí ) 
	`vTaskSwôchC⁄ãxt
()

	)

140 
	#p‹tBYTE_ALIGNMENT
 4

	)

141 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

142 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

146 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

147 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

150 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/MPLAB/PIC18F/port.c

82 
	~"FªeRTOS.h
"

83 
	~"èsk.h
"

86 
	~"timîs.h
"

93 
	#p‹tTIMER_FOSC_SCALE
 ( ( 
p‹tLONG
 ) 4 )

	)

97 
	#p‹tINITAL_INTERRUPT_STATE
 0xc0

	)

100 
	#p‹tGLOBAL_INTERRUPT_FLAG
 0x80

	)

104 
	#p‹tINTERRUPTS_UNCHANGED
 0x00

	)

110 
	#p‹tCOMPILER_MANAGED_MEMORY_SIZE
 ( ( 
p‹tCHAR
 ) 0x13 )

	)

114 
	ttskTCB
;

115 vﬁ©ûê
tskTCB
 * vﬁ©ûê
pxCuºítTCB
;

118 
	#p‹tBIT_SET
 ( ( 
p‹tCHAR
 ) 1 )

	)

119 
	#p‹tBIT_CLEAR
 ( ( 
p‹tCHAR
 ) 0 )

	)

125 
vSîülTxISR
( );

126 
vSîülRxISR
( );

131 
¥vSëupTimîI¡îru±
( );

137 
¥vTickISR
( );

143 
¥vLowI¡îru±
( );

170 
	#p‹tSAVE_CONTEXT
–
ucF‹˚dI¡îru±Fœgs
 ) \

172 
_asm
 \

175 
MOVFF
 
WREG
, 
PREINC1
 \

176 
MOVFF
 
STATUS
, 
PREINC1
 \

179 
MOVFF
 
INTCON
, 
WREG
 \

180 
IORLW
 
ucF‹˚dI¡îru±Fœgs
 \

181 
MOVFF
 
WREG
, 
PREINC1
 \

182 
_ídasm
 \

184 
	`p‹tDISABLE_INTERRUPTS
(); \

186 
_asm
 \

188 
MOVFF
 
BSR
, 
PREINC1
 \

189 
MOVFF
 
FSR2L
, 
PREINC1
 \

190 
MOVFF
 
FSR2H
, 
PREINC1
 \

191 
MOVFF
 
FSR0L
, 
PREINC1
 \

192 
MOVFF
 
FSR0H
, 
PREINC1
 \

193 
MOVFF
 
TABLAT
, 
PREINC1
 \

194 
MOVFF
 
TBLPTRU
, 
PREINC1
 \

195 
MOVFF
 
TBLPTRH
, 
PREINC1
 \

196 
MOVFF
 
TBLPTRL
, 
PREINC1
 \

197 
MOVFF
 
PRODH
, 
PREINC1
 \

198 
MOVFF
 
PRODL
, 
PREINC1
 \

199 
MOVFF
 
PCLATU
, 
PREINC1
 \

200 
MOVFF
 
PCLATH
, 
PREINC1
 \

202 
CLRF
 
FSR0L
, 0 \

203 
CLRF
 
FSR0H
, 0 \

204 
MOVFF
 
POSTINC0
, 
PREINC1
 \

205 
MOVFF
 
POSTINC0
, 
PREINC1
 \

206 
MOVFF
 
POSTINC0
, 
PREINC1
 \

207 
MOVFF
 
POSTINC0
, 
PREINC1
 \

208 
MOVFF
 
POSTINC0
, 
PREINC1
 \

209 
MOVFF
 
POSTINC0
, 
PREINC1
 \

210 
MOVFF
 
POSTINC0
, 
PREINC1
 \

211 
MOVFF
 
POSTINC0
, 
PREINC1
 \

212 
MOVFF
 
POSTINC0
, 
PREINC1
 \

213 
MOVFF
 
POSTINC0
, 
PREINC1
 \

214 
MOVFF
 
POSTINC0
, 
PREINC1
 \

215 
MOVFF
 
POSTINC0
, 
PREINC1
 \

216 
MOVFF
 
POSTINC0
, 
PREINC1
 \

217 
MOVFF
 
POSTINC0
, 
PREINC1
 \

218 
MOVFF
 
POSTINC0
, 
PREINC1
 \

219 
MOVFF
 
POSTINC0
, 
PREINC1
 \

220 
MOVFF
 
POSTINC0
, 
PREINC1
 \

221 
MOVFF
 
POSTINC0
, 
PREINC1
 \

222 
MOVFF
 
POSTINC0
, 
PREINC1
 \

223 
MOVFF
 
INDF0
, 
PREINC1
 \

224 
MOVFF
 
FSR0L
, 
PREINC1
 \

225 
MOVFF
 
FSR0H
, 
PREINC1
 \

228 
MOVFF
 
STKPTR
, 
FSR0L
 \

229 
_ídasm
 \

232  
STKPTR
 > ( 
p‹tCHAR
 ) 0 ) \

234 
_asm
 \

235 
MOVFF
 
TOSL
, 
PREINC1
 \

236 
MOVFF
 
TOSH
, 
PREINC1
 \

237 
MOVFF
 
TOSU
, 
PREINC1
 \

238 
POP
 \

239 
_ídasm
 \

242 
_asm
 \

245 
MOVFF
 
FSR0L
, 
PREINC1
 \

246 
MOVF
 
PREINC1
, 1, 0 \

247 
_ídasm
 \

250 
_asm
 \

251 
MOVFF
 
pxCuºítTCB
, 
FSR0L
 \

252 
MOVFF
 
pxCuºítTCB
 + 1, 
FSR0H
 \

253 
MOVFF
 
FSR1L
, 
POSTINC0
 \

254 
MOVFF
 
FSR1H
, 
POSTINC0
 \

255 
_ídasm
 \

256 }

	)

263 
	#p‹tRESTORE_CONTEXT
() \

265 
_asm
 \

267 
MOVFF
 
pxCuºítTCB
, 
FSR0L
 \

268 
MOVFF
 
pxCuºítTCB
 + 1, 
FSR0H
 \

272 
MOVFF
 
POSTINC0
, 
FSR1L
 \

273 
MOVFF
 
POSTINC0
, 
FSR1H
 \

277 
MOVFF
 
POSTDEC1
, 
FSR0L
 \

278 
MOVFF
 
POSTDEC1
, 
FSR0L
 \

279 
_ídasm
 \

282 
STKPTR
 = 0; \

284  
STKPTR
 < 
FSR0L
 ) \

286 
_asm
 \

287 
PUSH
 \

288 
MOVF
 
POSTDEC1
, 0, 0 \

289 
MOVWF
 
TOSU
, 0 \

290 
MOVF
 
POSTDEC1
, 0, 0 \

291 
MOVWF
 
TOSH
, 0 \

292 
MOVF
 
POSTDEC1
, 0, 0 \

293 
MOVWF
 
TOSL
, 0 \

294 
_ídasm
 \

297 
_asm
 \

299 
MOVFF
 
POSTDEC1
, 
FSR0H
 \

300 
MOVFF
 
POSTDEC1
, 
FSR0L
 \

301 
MOVFF
 
POSTDEC1
, 
POSTDEC0
 \

302 
MOVFF
 
POSTDEC1
, 
POSTDEC0
 \

303 
MOVFF
 
POSTDEC1
, 
POSTDEC0
 \

304 
MOVFF
 
POSTDEC1
, 
POSTDEC0
 \

305 
MOVFF
 
POSTDEC1
, 
POSTDEC0
 \

306 
MOVFF
 
POSTDEC1
, 
POSTDEC0
 \

307 
MOVFF
 
POSTDEC1
, 
POSTDEC0
 \

308 
MOVFF
 
POSTDEC1
, 
POSTDEC0
 \

309 
MOVFF
 
POSTDEC1
, 
POSTDEC0
 \

310 
MOVFF
 
POSTDEC1
, 
POSTDEC0
 \

311 
MOVFF
 
POSTDEC1
, 
POSTDEC0
 \

312 
MOVFF
 
POSTDEC1
, 
POSTDEC0
 \

313 
MOVFF
 
POSTDEC1
, 
POSTDEC0
 \

314 
MOVFF
 
POSTDEC1
, 
POSTDEC0
 \

315 
MOVFF
 
POSTDEC1
, 
POSTDEC0
 \

316 
MOVFF
 
POSTDEC1
, 
POSTDEC0
 \

317 
MOVFF
 
POSTDEC1
, 
POSTDEC0
 \

318 
MOVFF
 
POSTDEC1
, 
POSTDEC0
 \

319 
MOVFF
 
POSTDEC1
, 
POSTDEC0
 \

320 
MOVFF
 
POSTDEC1
, 
INDF0
 \

322 
MOVFF
 
POSTDEC1
, 
PCLATH
 \

323 
MOVFF
 
POSTDEC1
, 
PCLATU
 \

324 
MOVFF
 
POSTDEC1
, 
PRODL
 \

325 
MOVFF
 
POSTDEC1
, 
PRODH
 \

326 
MOVFF
 
POSTDEC1
, 
TBLPTRL
 \

327 
MOVFF
 
POSTDEC1
, 
TBLPTRH
 \

328 
MOVFF
 
POSTDEC1
, 
TBLPTRU
 \

329 
MOVFF
 
POSTDEC1
, 
TABLAT
 \

330 
MOVFF
 
POSTDEC1
, 
FSR0H
 \

331 
MOVFF
 
POSTDEC1
, 
FSR0L
 \

332 
MOVFF
 
POSTDEC1
, 
FSR2H
 \

333 
MOVFF
 
POSTDEC1
, 
FSR2L
 \

334 
MOVFF
 
POSTDEC1
, 
BSR
 \

337 
MOVFF
 
POSTDEC1
, 
WREG
 \

338 
_ídasm
 \

344 if–
WREG
 & 
p‹tGLOBAL_INTERRUPT_FLAG
 ) \

346 
_asm
 \

347 
MOVFF
 
POSTDEC1
, 
STATUS
 \

348 
MOVFF
 
POSTDEC1
, 
WREG
 \

350 
RETFIE
 0 \

351 
_ídasm
 \

355 
_asm
 \

356 
MOVFF
 
POSTDEC1
, 
STATUS
 \

357 
MOVFF
 
POSTDEC1
, 
WREG
 \

360 
RETURN
 0 \

361 
_ídasm
 \

363 }

	)

369 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

371 
p‹tLONG
 
ulAddªss
;

372 
p‹tCHAR
 
ucBlock
;

377 *
pxT›OfSèck
 = 0x11;

378 
pxT›OfSèck
++;

379 *
pxT›OfSèck
 = 0x22;

380 
pxT›OfSèck
++;

381 *
pxT›OfSèck
 = 0x33;

382 
pxT›OfSèck
++;

390 
ulAddªss
 = ( 
p‹tLONG
 ) 
pvP¨amëîs
;

391 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
ulAddªss
 & ( 
p‹tLONG
 ) 0x00ff );

392 
pxT›OfSèck
++;

394 
ulAddªss
 >>= 8;

395 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
ulAddªss
 & ( 
p‹tLONG
 ) 0x00ff );

396 
pxT›OfSèck
++;

402 *
pxT›OfSèck
 = 0x44;

403 
pxT›OfSèck
++;

407 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x66;

408 
pxT›OfSèck
++;

410 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xcc;

411 
pxT›OfSèck
++;

414 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
p‹tINITAL_INTERRUPT_STATE
;

415 
pxT›OfSèck
++;

417 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x11;

418 
pxT›OfSèck
++;

420 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x22;

421 
pxT›OfSèck
++;

423 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x33;

424 
pxT›OfSèck
++;

426 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x44;

427 
pxT›OfSèck
++;

429 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x55;

430 
pxT›OfSèck
++;

432 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x66;

433 
pxT›OfSèck
++;

435 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00;

436 
pxT›OfSèck
++;

438 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x88;

439 
pxT›OfSèck
++;

441 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x99;

442 
pxT›OfSèck
++;

444 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xaa;

445 
pxT›OfSèck
++;

447 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xbb;

448 
pxT›OfSèck
++;

450 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00;

451 
pxT›OfSèck
++;

453 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00;

454 
pxT›OfSèck
++;

457  
ucBlock
 = 0; ucBlock <
p‹tCOMPILER_MANAGED_MEMORY_SIZE
; ucBlock++ )

459 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
ucBlock
;

460 *
pxT›OfSèck
++;

464 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
p‹tCOMPILER_MANAGED_MEMORY_SIZE
;

465 
pxT›OfSèck
++;

467 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00;

468 
pxT›OfSèck
++;

472 
ulAddªss
 = ( 
p‹tLONG
 ) 
pxCode
;

475 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
ulAddªss
 & ( 
p‹tLONG
 ) 0x00ff );

476 
pxT›OfSèck
++;

477 
ulAddªss
 >>= 8;

480 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
ulAddªss
 & ( 
p‹tLONG
 ) 0x00ff );

481 
pxT›OfSèck
++;

482 
ulAddªss
 >>= 8;

485 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
ulAddªss
 & ( 
p‹tLONG
 ) 0x00ff );

486 
pxT›OfSèck
++;

490 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 1;

491 
pxT›OfSèck
++;

493  
pxT›OfSèck
;

494 
	}
}

497 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

500 
	`¥vSëupTimîI¡îru±
();

503 
	`p‹tRESTORE_CONTEXT
();

506 –Ë
¥vLowI¡îru±
;

507 –Ë
¥vTickISR
;

509  
pdTRUE
;

510 
	}
}

513 
	$vP‹tEndScheduÀr
( )

518 
	}
}

526 
	$vP‹tYõld
( )

530 
	`p‹tSAVE_CONTEXT
–
p‹tINTERRUPTS_UNCHANGED
 );

533 
	`vTaskSwôchC⁄ãxt
();

536 
	`p‹tRESTORE_CONTEXT
();

537 
	}
}

543 #¥agm®
code
 
high_ve˘‹
=0x08

544 
	$¥vLowI¡îru±
( )

547 if–
PIR1bôs
.
CCP1IF
 )

549 
_asm


550 
¥vTickISR


551 
_ídasm


555 if–
PIR1bôs
.
RCIF
 )

557 
_asm


558 
vSîülRxISR


559 
_ídasm


563 if–
PIR1bôs
.
TXIF
 )

565 if–
PIE1bôs
.
TXIE
 )

567 
_asm


568 
vSîülTxISR


569 
_ídasm


572 
	}
}

573 #¥agm®
code


583 
	$¥vTickISR
( )

587 
	`p‹tSAVE_CONTEXT
–
p‹tGLOBAL_INTERRUPT_FLAG
 );

588 
PIR1bôs
.
CCP1IF
 = 0;

591 
	`vTaskIn¸emítTick
();

593 #i‡
c⁄figUSE_PREEMPTION
 == 1

596 
	`vTaskSwôchC⁄ãxt
();

600 
	`p‹tRESTORE_CONTEXT
();

601 
	}
}

607 
	$¥vSëupTimîI¡îru±
( )

609 c⁄° 
p‹tLONG
 
ulC⁄°Com∑ªVÆue
 = ( ( 
c⁄figCPU_CLOCK_HZ
 / 
p‹tTIMER_FOSC_SCALE
 ) / 
c⁄figTICK_RATE_HZ
 );

610 
p‹tLONG
 
ulCom∑ªVÆue
;

611 
p‹tCHAR
 
ucByã
;

619 
TMR1H
 = ( 
p‹tCHAR
 ) 0x00;

620 
TMR1L
 = ( 
p‹tCHAR
 ) 0x00;

623 
ulCom∑ªVÆue
 = 
ulC⁄°Com∑ªVÆue
;

624 
CCPR1L
 = ( 
p‹tCHAR
 ) ( 
ulCom∑ªVÆue
 & ( 
p‹tLONG
 ) 0xff );

625 
ulCom∑ªVÆue
 >>–
p‹tLONG
 ) 8;

626 
CCPR1H
 = ( 
p‹tCHAR
 ) ( 
ulCom∑ªVÆue
 & ( 
p‹tLONG
 ) 0xff );

628 
CCP1CONbôs
.
CCP1M0
 = 
p‹tBIT_SET
;

629 
CCP1CONbôs
.
CCP1M1
 = 
p‹tBIT_SET
;

630 
CCP1CONbôs
.
CCP1M2
 = 
p‹tBIT_CLEAR
;

631 
CCP1CONbôs
.
CCP1M3
 = 
p‹tBIT_SET
;

632 
PIE1bôs
.
CCP1IE
 = 
p‹tBIT_SET
;

636 
INTCONbôs
.
GIEL
 = 
p‹tBIT_SET
;

640 
	`O≥nTimî1
–
T1_16BIT_RW
 & 
T1_SOURCE_INT
 & 
T1_PS_1_1
 & 
T1_CCP1_T3_CCP2
 );

641 
	}
}

	@Libraries/FreeRTOS/Source/portable/MPLAB/PIC18F/portmacro.h

52 #i‚de‡
PORTMACRO_H


53 
	#PORTMACRO_H


	)

66 
	#p‹tCHAR
 

	)

67 
	#p‹tFLOAT
 

	)

68 
	#p‹tDOUBLE
 

	)

69 
	#p‹tLONG
 

	)

70 
	#p‹tSHORT
 

	)

71 
	#p‹tSTACK_TYPE
 

	)

72 
	#p‹tBASE_TYPE
 

	)

74 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

75 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

76 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

78 
	tp‹tLONG
 
	tp‹tTickTy≥
;

79 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

84 
	#p‹tBYTE_ALIGNMENT
 1

	)

85 
	#p‹tGLOBAL_INT_ENABLE_BIT
 0x80

	)

86 
	#p‹tSTACK_GROWTH
 1

	)

87 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

91 
	#p‹tDISABLE_INTERRUPTS
(Ë
INTCONbôs
.
GIEH
 = 0;

	)

92 
	#p‹tENABLE_INTERRUPTS
(Ë
INTCONbôs
.
GIEH
 = 1;

	)

95 
	#p‹tENTER_CRITICAL
(Ë
POSTINC1
 = 
INTCON
; \

96 
INTCONbôs
.
GIEH
 = 0;

	)

102 
	#p‹tEXIT_CRITICAL
(Ë
_asm
 \

103 
MOVF
 
POSTDEC1
, 1, 0 \

104 
_ídasm
 \

105 if–
INDF1
 & 
p‹tGLOBAL_INT_ENABLE_BIT
 ) \

107 
	`p‹tENABLE_INTERRUPTS
(); \

108 }

	)

112 
vP‹tYõld
( );

113 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

117 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

118 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

122 #ifde‡
__DEBUG


123 
	#p‹tREMOVE_STATIC_QUALIFIER


	)

127 
	#p‹tNOP
(Ë
_asm
 \

128 
NOP
 \

129 
_ídasm


	)

	@Libraries/FreeRTOS/Source/portable/MPLAB/PIC18F/stdio.h

	@Libraries/FreeRTOS/Source/portable/MPLAB/PIC24_dsPIC/port.c

63 
	~"FªeRTOS.h
"

64 
	~"èsk.h
"

67 
	#p‹tBIT_SET
 1

	)

68 
	#p‹tTIMER_PRESCALE
 8

	)

69 
	#p‹tINITIAL_SR
 0

	)

73 #i‚de‡
c⁄figKERNEL_INTERRUPT_PRIORITY


74 
	#c⁄figKERNEL_INTERRUPT_PRIORITY
 1

	)

78 
	#p‹tUNUSED_PR_BITS
 0x7f

	)

81 
p‹tBASE_TYPE
 
	guxCrôiˇlNe°ög
 = 0xef;

83 #i‡
c⁄figKERNEL_INTERRUPT_PRIORITY
 != 1

84 #îr‹ 
If
 
c⁄figKERNEL_INTERRUPT_PRIORITY
 
is
 
nŸ
 1 
thí
 
the
 #32 
ö
Åhê
fﬁlowög
 
ma¸os
 
√eds
 
ch™gög
 
to
 
equÆ
Åhê
p‹tINTERRUPT_BITS
 
vÆue
, 
which
 is ( configKERNEL_INTERRUPT_PRIORITY << 5 )

87 #ifde‡
MPLAB_PIC24_PORT


89 
	#p‹tRESTORE_CONTEXT
() \

90 
asm
 volatile( "MOV _pxCurrentTCB, W0 \n" \

106 "POP SR " );

	)

110 #ifde‡
MPLAB_DSPIC_PORT


112 
	#p‹tRESTORE_CONTEXT
() \

113 
asm
 volatile( "MOV _pxCurrentTCB, W0 \n" \

140 "POP SR " );

	)

147 
¥vSëupTimîI¡îru±
( );

152 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

154 
p‹tSHORT
 
usCode
;

155 
p‹tBASE_TYPE
 
i
;

157 c⁄° 
p‹tSTACK_TYPE
 
xInôülSèck
[] =

177 #ifde‡
MPLAB_DSPIC_PORT


195 
usCode
 = ( 
p‹tSHORT
 ) 
pxCode
;

196 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
usCode
;

197 
pxT›OfSèck
++;

202 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0;

203 
pxT›OfSèck
++;

206 *
pxT›OfSèck
 = 
p‹tINITIAL_SR
;

207 
pxT›OfSèck
++;

210 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

211 
pxT›OfSèck
++;

213  
i
 = 0; i < ( –
xInôülSèck
 ) / –
p‹tSTACK_TYPE
 ) ); i++ )

215 *
pxT›OfSèck
 = 
xInôülSèck
[ 
i
 ];

216 
pxT›OfSèck
++;

219 *
pxT›OfSèck
 = 
CORCON
;

220 
pxT›OfSèck
++;

221 *
pxT›OfSèck
 = 
PSVPAG
;

222 
pxT›OfSèck
++;

225 *
pxT›OfSèck
 = 0x00;

226 
pxT›OfSèck
++;

228  
pxT›OfSèck
;

229 
	}
}

232 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

235 
	`¥vSëupTimîI¡îru±
();

238 
	`p‹tRESTORE_CONTEXT
();

241 
asm
 volatile ( "return" );

244  
pdTRUE
;

245 
	}
}

248 
	$vP‹tEndScheduÀr
( )

253 
	}
}

259 
	$¥vSëupTimîI¡îru±
( )

261 c⁄° 
p‹tLONG
 
ulCom∑ªM©ch
 = ( 
c⁄figCPU_CLOCK_HZ
 / 
p‹tTIMER_PRESCALE
 ) / 
c⁄figTICK_RATE_HZ
;

264 
T1CON
 = 0;

265 
TMR1
 = 0;

267 
PR1
 = ( 
p‹tSHORT
 ) 
ulCom∑ªM©ch
;

270 
IPC0bôs
.
T1IP
 = 
c⁄figKERNEL_INTERRUPT_PRIORITY
;

273 
IFS0bôs
.
T1IF
 = 0;

276 
IEC0bôs
.
T1IE
 = 1;

279 
T1CONbôs
.
TCKPS0
 = 1;

280 
T1CONbôs
.
TCKPS1
 = 0;

283 
T1CONbôs
.
TON
 = 1;

284 
	}
}

287 
	$vP‹tE¡îCrôiˇl
( )

289 
	`p‹tDISABLE_INTERRUPTS
();

290 
uxCrôiˇlNe°ög
++;

291 
	}
}

294 
	$vP‹tExôCrôiˇl
( )

296 
uxCrôiˇlNe°ög
--;

297 if–
uxCrôiˇlNe°ög
 == 0 )

299 
	`p‹tENABLE_INTERRUPTS
();

301 
	}
}

304 
__©åibuã__
((
__öãºu±__
, 
auto_psv
)Ë
	$_T1I¡îru±
( )

307 
IFS0bôs
.
T1IF
 = 0;

309 
	`vTaskIn¸emítTick
();

311 #i‡
c⁄figUSE_PREEMPTION
 == 1

312 
	`p‹tYIELD
();

314 
	}
}

	@Libraries/FreeRTOS/Source/portable/MPLAB/PIC24_dsPIC/portmacro.h

52 #i‚de‡
PORTMACRO_H


53 
	#PORTMACRO_H


	)

55 #ifde‡
__˝lu•lus


70 
	#p‹tCHAR
 

	)

71 
	#p‹tFLOAT
 

	)

72 
	#p‹tDOUBLE
 

	)

73 
	#p‹tLONG
 

	)

74 
	#p‹tSHORT
 

	)

75 
	#p‹tSTACK_TYPE
 

	)

76 
	#p‹tBASE_TYPE
 

	)

78 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

79 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

80 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

82 
	tp‹tLONG
 
	tp‹tTickTy≥
;

83 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

88 
	#p‹tBYTE_ALIGNMENT
 2

	)

89 
	#p‹tSTACK_GROWTH
 1

	)

90 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

94 
	#p‹tINTERRUPT_BITS
 ( ( 
p‹tSHORT
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 << ( p‹tSHORT ) 5 )

	)

96 
	#p‹tDISABLE_INTERRUPTS
(Ë
SR
 |
p‹tINTERRUPT_BITS


	)

97 
	#p‹tENABLE_INTERRUPTS
(Ë
SR
 &~
p‹tINTERRUPT_BITS


	)

101 
vP‹tE¡îCrôiˇl
( );

102 
vP‹tExôCrôiˇl
( );

103 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

104 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

108 
vP‹tYõld
( );

109 
	#p‹tYIELD
(Ë
asm
 volatile ( "CALL _vPortYield \n" \

110 "NOP " );

	)

114 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

115 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

119 #ifde‡
__DEBUG


120 
	#p‹tREMOVE_STATIC_QUALIFIER


	)

123 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"NOP" )

	)

125 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/MPLAB/PIC32MX/ISR_Support.h

52 
	~"FªeRTOSC⁄fig.h
"

54 
	#p‹tCONTEXT_SIZE
 132

	)

55 
	#p‹tEPC_STACK_LOCATION
 124

	)

56 
	#p‹tSTATUS_STACK_LOCATION
 128

	)

59 .
ma¸o
 
p‹tSAVE_CONTEXT


64 
mfc0
 
	gk0
, 
_CP0_CAUSE


65 
addiu
 
	g•
, sp, -
p‹tCONTEXT_SIZE


66 
mfc0
 
	gk1
, 
_CP0_STATUS


71 
sw
 
	gs6
, 44(
	g•
)

72 
sw
 
	gs5
, 40(
	g•
)

73 
sw
 
	gk1
, 
	$p‹tSTATUS_STACK_LOCATION
(
•
)

76 
§l
 
k0
, k0, 0xa

77 
ös
 
k1
, 
k0
, 10, 6

78 
ös
 
k1
, 
zîo
, 1, 4

81 
add
 
s5
, 
zîo
, 
•


84 
œ
 
k0
, 
uxI¡îru±Ne°ög


85 
lw
 
s6
, (
k0
)

89 
b√
 
s6
, 
zîo
, .+20

90 
n›


93 
œ
 
•
, 
xISRSèckT›


94 
lw
 
•
, (sp)

97 
addiu
 
s6
, s6, 1

98 
sw
 
s6
, 0(
k0
)

101 
mfc0
 
s6
, 
_CP0_EPC


104 
mtc0
 
k1
, 
_CP0_STATUS


109 
sw
 
ø
, 120(
s5
)

110 
sw
 
s8
, 116(
s5
)

111 
sw
 
t9
, 112(
s5
)

112 
sw
 
t8
, 108(
s5
)

113 
sw
 
t7
, 104(
s5
)

114 
sw
 
t6
, 100(
s5
)

115 
sw
 
t5
, 96(
s5
)

116 
sw
 
t4
, 92(
s5
)

117 
sw
 
t3
, 88(
s5
)

118 
sw
 
t2
, 84(
s5
)

119 
sw
 
t1
, 80(
s5
)

120 
sw
 
t0
, 76(
s5
)

121 
sw
 
a3
, 72(
s5
)

122 
sw
 
a2
, 68(
s5
)

123 
sw
 
a1
, 64(
s5
)

124 
sw
 
a0
, 60(
s5
)

125 
sw
 
v1
, 56(
s5
)

126 
sw
 
v0
, 52(
s5
)

127 
sw
 
s6
, 
	$p‹tEPC_STACK_LOCATION
(
s5
)

128 
sw
 
$1
, 16(
s5
)

131 
mfhi
 
s6


132 
sw
 
s6
, 12(
s5
)

133 
mÊo
 
s6


134 
sw
 
s6
, 8(
s5
)

137 
œ
 
s6
, 
uxI¡îru±Ne°ög


138 
lw
 
s6
, (s6)

139 
addiu
 
s6
, s6, -1

140 
b√
 
s6
, 
zîo
, .+20

141 
n›


144 
œ
 
s6
, 
uxSavedTaskSèckPoöãr


145 
sw
 
s5
, (
s6
)

147 .
ídm


150 .
ma¸o
 
p‹tRESTORE_CONTEXT


154 
œ
 
s6
, 
uxI¡îru±Ne°ög


155 
lw
 
s6
, (s6)

156 
addiu
 
s6
, s6, -1

157 
b√
 
s6
, 
zîo
, .+20

158 
n›


159 
œ
 
s6
, 
uxSavedTaskSèckPoöãr


160 
lw
 
s5
, (
s6
)

163 
lw
 
s6
, 8(
s5
)

164 
méo
 
s6


165 
lw
 
s6
, 12(
s5
)

166 
mthi
 
s6


167 
lw
 
$1
, 16(
s5
)

170 
lw
 
s6
, 44(
s5
)

171 
lw
 
v0
, 52(
s5
)

172 
lw
 
v1
, 56(
s5
)

173 
lw
 
a0
, 60(
s5
)

174 
lw
 
a1
, 64(
s5
)

175 
lw
 
a2
, 68(
s5
)

176 
lw
 
a3
, 72(
s5
)

177 
lw
 
t0
, 76(
s5
)

178 
lw
 
t1
, 80(
s5
)

179 
lw
 
t2
, 84(
s5
)

180 
lw
 
t3
, 88(
s5
)

181 
lw
 
t4
, 92(
s5
)

182 
lw
 
t5
, 96(
s5
)

183 
lw
 
t6
, 100(
s5
)

184 
lw
 
t7
, 104(
s5
)

185 
lw
 
t8
, 108(
s5
)

186 
lw
 
t9
, 112(
s5
)

187 
lw
 
s8
, 116(
s5
)

188 
lw
 
ø
, 120(
s5
)

191 
di


194 
œ
 
k0
, 
uxI¡îru±Ne°ög


195 
lw
 
k1
, (
k0
)

196 
addiu
 
k1
, k1, -1

197 
sw
 
k1
, 0(
k0
)

199 
lw
 
k0
, 
	$p‹tSTATUS_STACK_LOCATION
(
s5
)

200 
lw
 
k1
, 
	$p‹tEPC_STACK_LOCATION
(
s5
)

204 
add
 
•
, 
zîo
, 
s5


205 
lw
 
s5
, 40(
•
)

206 
addiu
 
•
, sp, 
p‹tCONTEXT_SIZE


208 
mtc0
 
k0
, 
_CP0_STATUS


209 
ehb


210 
mtc0
 
k1
, 
_CP0_EPC


211 
îë


212 
n›


214 .
ídm


	@Libraries/FreeRTOS/Source/portable/MPLAB/PIC32MX/port.c

57 
	~"FªeRTOS.h
"

58 
	~"èsk.h
"

61 
	#p‹tTIMER_PRESCALE
 8

	)

64 
	#p‹tIE_BIT
 ( 0x00000001 )

	)

65 
	#p‹tEXL_BIT
 ( 0x00000002 )

	)

66 
	#p‹tSW0_ENABLE
 ( 0x00000100 )

	)

70 
	#p‹tINITIAL_SR
 ( 
p‹tIE_BIT
 | 
p‹tEXL_BIT
 | 
p‹tSW0_ENABLE
 )

	)

74 vﬁ©ûê
p‹tBASE_TYPE
 
	guxI¡îru±Ne°ög
 = 0x01;

77 
p‹tBASE_TYPE
 
	guxSavedTaskSèckPoöãr
 = 0;

80 
p‹tSTACK_TYPE
 
	gxISRSèck
[ 
c⁄figISR_STACK_SIZE
 ] = { 0 };

84 c⁄° 
p‹tBASE_TYPE
 * c⁄° 
	gxISRSèckT›
 = &–
xISRSèck
[ 
c⁄figISR_STACK_SIZE
 - 7 ] );

87 
__©åibuã__
–(
öãºu±
(
ùl1
), 
	$ve˘‹
(
_TIMER_1_VECTOR
))Ë
	`vT1I¡îru±H™dÀr
( );

92 
	`__©åibuã__
–(
	`öãºu±
(
ùl1
), 
	$ve˘‹
(
_CORE_SOFTWARE_0_VECTOR
))Ë
	`vP‹tYõldISR
( );

99 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

101 *
pxT›OfSèck
 = (
p‹tSTACK_TYPE
) 0xDEADBEEF;

102 
pxT›OfSèck
--;

104 *
pxT›OfSèck
 = (
p‹tSTACK_TYPE
) 0x12345678;

105 
pxT›OfSèck
--;

107 *
pxT›OfSèck
 = (
p‹tSTACK_TYPE
Ë
	`_CP0_GET_CAUSE
();

108 
pxT›OfSèck
--;

110 *
pxT›OfSèck
 = (
p‹tSTACK_TYPE
Ë
p‹tINITIAL_SR
;

111 
pxT›OfSèck
--;

113 *
pxT›OfSèck
 = (
p‹tSTACK_TYPE
Ë
pxCode
;

114 
pxT›OfSèck
--;

116 *
pxT›OfSèck
 = (
p‹tSTACK_TYPE
Ë
NULL
;

117 
pxT›OfSèck
 -= 15;

119 *
pxT›OfSèck
 = (
p‹tSTACK_TYPE
Ë
pvP¨amëîs
;

120 
pxT›OfSèck
 -= 14;

122 *
pxT›OfSèck
 = (
p‹tSTACK_TYPE
) 0x00000000;

123 
pxT›OfSèck
--;

125  
pxT›OfSèck
;

126 
	}
}

132 
	$¥vSëupTimîI¡îru±
( )

134 c⁄° 
p‹tLONG
 
ulCom∑ªM©ch
 = ( (
c⁄figPERIPHERAL_CLOCK_HZ
 / 
p‹tTIMER_PRESCALE
Ë/ 
c⁄figTICK_RATE_HZ
 ) - 1;

136 
	`O≥nTimî1
––
T1_ON
 | 
T1_PS_1_8
 | 
T1_SOURCE_INT
 ), 
ulCom∑ªM©ch
 );

137 
	`C⁄figI¡Timî1
–
T1_INT_ON
 | 
c⁄figKERNEL_INTERRUPT_PRIORITY
 );

138 
	}
}

141 
	$vP‹tEndScheduÀr
()

147 
	}
}

150 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

152 
	`vP‹tSèπFú°Task
( );

153 *
pxCuºítTCB
;

156 
	`mC⁄figI¡C‹eSW0
–
CSW_INT_ON
 | 
CSW_INT_PRIOR_1
 | 
CSW_INT_SUB_PRIOR_0
 );

160 
	`¥vSëupTimîI¡îru±
();

164 
uxSavedTaskSèckPoöãr
 = *–
p‹tBASE_TYPE
 * ) 
pxCuºítTCB
;

165 
	`vP‹tSèπFú°Task
();

168  
pdFALSE
;

169 
	}
}

172 
	$vP‹tIn¸emítTick
( )

174 
p‹tBASE_TYPE
 
uxSavedSètus
;

176 
uxSavedSètus
 = 
	`uxP‹tSëI¡îru±MaskFromISR
();

177 
	`vTaskIn¸emítTick
();

178 
	`vP‹tCÀ¨I¡îru±MaskFromISR
–
uxSavedSètus
 );

182 #i‡
c⁄figUSE_PREEMPTION
 == 1

183 
	`SëC‹eSW0
();

187 
	`mT1CÀ¨I¡Fœg
();

188 
	}
}

191 
p‹tBASE_TYPE
 
	$uxP‹tSëI¡îru±MaskFromISR
( )

193 
p‹tBASE_TYPE
 
uxSavedSètusRegi°î
;

195 
asm
 volatile ( "di" );

196 
uxSavedSètusRegi°î
 = 
	`_CP0_GET_STATUS
() | 0x01;

197 
	`_CP0_SET_STATUS
––
uxSavedSètusRegi°î
 | ( 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 << 
p‹tIPL_SHIFT
 ) ) );

199  
uxSavedSètusRegi°î
;

200 
	}
}

203 
	$vP‹tCÀ¨I¡îru±MaskFromISR
–
p‹tBASE_TYPE
 
uxSavedSètusRegi°î
 )

205 
	`_CP0_SET_STATUS
–
uxSavedSètusRegi°î
 );

206 
	}
}

	@Libraries/FreeRTOS/Source/portable/MPLAB/PIC32MX/portmacro.h

52 #i‚de‡
PORTMACRO_H


53 
	#PORTMACRO_H


	)

56 
	~<∂ib.h
>

58 #ifde‡
__˝lu•lus


73 
	#p‹tCHAR
 

	)

74 
	#p‹tFLOAT
 

	)

75 
	#p‹tDOUBLE
 

	)

76 
	#p‹tLONG
 

	)

77 
	#p‹tSHORT
 

	)

78 
	#p‹tSTACK_TYPE
 

	)

79 
	#p‹tBASE_TYPE
 

	)

81 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

82 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

83 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

85 
	tp‹tLONG
 
	tp‹tTickTy≥
;

86 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

91 
	#p‹tBYTE_ALIGNMENT
 4

	)

92 
	#p‹tSTACK_GROWTH
 -1

	)

93 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

97 
	#p‹tIPL_SHIFT
 ( 10 )

	)

98 
	#p‹tALL_IPL_BITS
 ( 0x3‡<< 
p‹tIPL_SHIFT
 )

	)

99 
	#p‹tSW0_BIT
 ( 0x01 << 8 )

	)

101 
	#p‹tDISABLE_INTERRUPTS
() \

103 
p‹tLONG
 
ulSètus
; \

106 
ulSètus
 = 
	`_CP0_GET_STATUS
(); \

107 
ulSètus
 |–
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 << 
p‹tIPL_SHIFT
 ); \

108 
	`_CP0_SET_STATUS
–
ulSètus
 ); \

109 }

	)

111 
	#p‹tENABLE_INTERRUPTS
() \

113 
p‹tLONG
 
ulSètus
; \

116 
ulSètus
 = 
	`_CP0_GET_STATUS
(); \

117 
ulSètus
 &~
p‹tALL_IPL_BITS
; \

118 
	`_CP0_SET_STATUS
–
ulSètus
 ); \

119 }

	)

122 
vTaskE¡îCrôiˇl
( );

123 
vTaskExôCrôiˇl
( );

124 
	#p‹tCRITICAL_NESTING_IN_TCB
 1

	)

125 
	#p‹tENTER_CRITICAL
(Ë
	`vTaskE¡îCrôiˇl
()

	)

126 
	#p‹tEXIT_CRITICAL
(Ë
	`vTaskExôCrôiˇl
()

	)

128 
p‹tBASE_TYPE
 
uxP‹tSëI¡îru±MaskFromISR
();

129 
vP‹tCÀ¨I¡îru±MaskFromISR
–
p‹tBASE_TYPE
 );

130 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`uxP‹tSëI¡îru±MaskFromISR
()

	)

131 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedSètusRegi°î
 ) 
	`vP‹tCÀ¨I¡îru±MaskFromISR
–uxSavedSètusRegi°î )

	)

137 
	#p‹tYIELD
() \

139 
p‹tLONG
 
ulSètus
; \

142 
ulSètus
 = 
	`_CP0_GET_CAUSE
(); \

143 
ulSètus
 |
p‹tSW0_BIT
; \

144 
	`_CP0_SET_CAUSE
–
ulSètus
 ); \

145 }

	)

148 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"n›" )

	)

153 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†Ë
	`__©åibuã__
((
n‹ëu∫
))

	)

154 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

157 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if( xSwitchRequired ) \

159 
	`p‹tYIELD
(); \

160 }

	)

163 #ifde‡
__DEBUG


164 
	#p‹tREMOVE_STATIC_QUALIFIER


	)

167 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/MemMang/heap_1.c

73 
	~<°dlib.h
>

74 
	~"FªeRTOS.h
"

75 
	~"èsk.h
"

79 #i‡
p‹tBYTE_ALIGNMENT
 == 8

80 
	#hópBYTE_ALIGNMENT_MASK
 ( ( 
size_t
 ) 0x0007 )

	)

83 #i‡
p‹tBYTE_ALIGNMENT
 == 4

84 
	#hópBYTE_ALIGNMENT_MASK
 ( ( 
size_t
 ) 0x0003 )

	)

87 #i‡
p‹tBYTE_ALIGNMENT
 == 2

88 
	#hópBYTE_ALIGNMENT_MASK
 ( ( 
size_t
 ) 0x0001 )

	)

91 #i‡
p‹tBYTE_ALIGNMENT
 == 1

92 
	#hópBYTE_ALIGNMENT_MASK
 ( ( 
size_t
 ) 0x0000 )

	)

95 #i‚de‡
hópBYTE_ALIGNMENT_MASK


101 
	sxRTOS_HEAP


103 
p‹tLONG
 
	mulDummy
;

104 
p‹tCHAR
 
	mucHóp
[ 
c⁄figTOTAL_HEAP_SIZE
 ];

105 } 
	gxHóp
;

107 
size_t
 
	gxNextFªeByã
 = ( size_t ) 0;

110 *
	$pvP‹tMÆloc
–
size_t
 
xW™ãdSize
 )

112 *
pvRëu∫
 = 
NULL
;

115 #i‡
p‹tBYTE_ALIGNMENT
 != 1

116 if–
xW™ãdSize
 & 
hópBYTE_ALIGNMENT_MASK
 )

119 
xW™ãdSize
 +–
p‹tBYTE_ALIGNMENT
 - ( xW™ãdSizê& 
hópBYTE_ALIGNMENT_MASK
 ) );

123 
	`vTaskSu•ídAŒ
();

126 if–––
xNextFªeByã
 + 
xW™ãdSize
 ) < 
c⁄figTOTAL_HEAP_SIZE
 ) &&

127 ––
xNextFªeByã
 + 
xW™ãdSize
 ) > xNextFreeByte ) )

131 
pvRëu∫
 = &–
xHóp
.
ucHóp
[ 
xNextFªeByã
 ] );

132 
xNextFªeByã
 +
xW™ãdSize
;

135 
	`xTaskResumeAŒ
();

137  
pvRëu∫
;

138 
	}
}

141 
	$vP‹tFªe
–*
pv
 )

146 –Ë
pv
;

147 
	}
}

150 
	$vP‹tInôüli£Blocks
( )

153 
xNextFªeByã
 = ( 
size_t
 ) 0;

154 
	}
}

	@Libraries/FreeRTOS/Source/portable/MemMang/heap_2.c

60 
	~<°dlib.h
>

62 
	~"FªeRTOS.h
"

63 
	~"èsk.h
"

67 #i‡
p‹tBYTE_ALIGNMENT
 == 8

68 
	#hópBYTE_ALIGNMENT_MASK
 ( ( 
size_t
 ) 0x0007 )

	)

71 #i‡
p‹tBYTE_ALIGNMENT
 == 4

72 
	#hópBYTE_ALIGNMENT_MASK
 ( ( 
size_t
 ) 0x0003 )

	)

75 #i‡
p‹tBYTE_ALIGNMENT
 == 2

76 
	#hópBYTE_ALIGNMENT_MASK
 ( ( 
size_t
 ) 0x0001 )

	)

79 #i‡
p‹tBYTE_ALIGNMENT
 == 1

80 
	#hópBYTE_ALIGNMENT_MASK
 ( ( 
size_t
 ) 0x0000 )

	)

83 #i‚de‡
hópBYTE_ALIGNMENT_MASK


89 
	sxRTOS_HEAP


91 
p‹tLONG
 
	mulDummy
;

92 
p‹tCHAR
 
	mucHóp
[ 
c⁄figTOTAL_HEAP_SIZE
 ];

93 } 
	gxHóp
;

97 
	sA_BLOCK_LINK


99 
A_BLOCK_LINK
 *
	mpxNextFªeBlock
;

100 
size_t
 
	mxBlockSize
;

101 } 
	txBlockLök
;

104 c⁄° 
p‹tSHORT
 
	ghópSTRUCT_SIZE
 = ( –
xBlockLök
 ) + ( –xBlockLök ) % 
p‹tBYTE_ALIGNMENT
 ) );

105 
	#hópMINIMUM_BLOCK_SIZE
 ( ( 
size_t
 ) ( 
hópSTRUCT_SIZE
 * 2 ) )

	)

108 
xBlockLök
 
	gxSèπ
, 
	gxEnd
;

117 
	#¥vIn£πBlockI¡oFªeLi°
–
pxBlockToIn£π
 ) \

119 
xBlockLök
 *
pxIãøt‹
; \

120 
size_t
 
xBlockSize
; \

122 
xBlockSize
 = 
pxBlockToIn£π
->xBlockSize; \

126  
pxIãøt‹
 = &
xSèπ
;ÖxIãøt‹->
pxNextFªeBlock
->
xBlockSize
 < xBlockSize;ÖxIterator =ÖxIterator->pxNextFreeBlock ) \

133 
pxBlockToIn£π
->
pxNextFªeBlock
 = 
pxIãøt‹
->pxNextFreeBlock; \

134 
pxIãøt‹
->
pxNextFªeBlock
 = 
pxBlockToIn£π
; \

135 }

	)

138 
	#¥vHópInô
() \

140 
xBlockLök
 *
pxFú°FªeBlock
; \

144 
xSèπ
.
pxNextFªeBlock
 = ( * ) 
xHóp
.
ucHóp
; \

145 
xSèπ
.
xBlockSize
 = ( 
size_t
 ) 0; \

148 
xEnd
.
xBlockSize
 = 
c⁄figTOTAL_HEAP_SIZE
; \

149 
xEnd
.
pxNextFªeBlock
 = 
NULL
; \

153 
pxFú°FªeBlock
 = ( * ) 
xHóp
.
ucHóp
; \

154 
pxFú°FªeBlock
->
xBlockSize
 = 
c⁄figTOTAL_HEAP_SIZE
; \

155 
pxFú°FªeBlock
->
pxNextFªeBlock
 = &
xEnd
; \

156 }

	)

159 *
	$pvP‹tMÆloc
–
size_t
 
xW™ãdSize
 )

161 
xBlockLök
 *
pxBlock
, *
pxPªviousBlock
, *
pxNewBlockLök
;

162 
p‹tBASE_TYPE
 
xHópHasBìnInôüli£d
 = 
pdFALSE
;

163 *
pvRëu∫
 = 
NULL
;

165 
	`vTaskSu•ídAŒ
();

169 if–
xHópHasBìnInôüli£d
 =
pdFALSE
 )

171 
	`¥vHópInô
();

172 
xHópHasBìnInôüli£d
 = 
pdTRUE
;

177 if–
xW™ãdSize
 > 0 )

179 
xW™ãdSize
 +
hópSTRUCT_SIZE
;

182 if–
xW™ãdSize
 & 
hópBYTE_ALIGNMENT_MASK
 )

185 
xW™ãdSize
 +–
p‹tBYTE_ALIGNMENT
 - ( xW™ãdSizê& 
hópBYTE_ALIGNMENT_MASK
 ) );

189 if––
xW™ãdSize
 > 0 ) && ( xW™ãdSizê< 
c⁄figTOTAL_HEAP_SIZE
 ) )

193 
pxPªviousBlock
 = &
xSèπ
;

194 
pxBlock
 = 
xSèπ
.
pxNextFªeBlock
;

195  ( 
pxBlock
->
xBlockSize
 < 
xW™ãdSize
 ) && (ÖxBlock->
pxNextFªeBlock
 ) )

197 
pxPªviousBlock
 = 
pxBlock
;

198 
pxBlock
 =ÖxBlock->
pxNextFªeBlock
;

202 if–
pxBlock
 !&
xEnd
 )

206 
pvRëu∫
 = ( * ) ( ( ( 
p‹tCHAR
 * ) 
pxPªviousBlock
->
pxNextFªeBlock
 ) + 
hópSTRUCT_SIZE
 );

210 
pxPªviousBlock
->
pxNextFªeBlock
 = 
pxBlock
->pxNextFreeBlock;

213 if––
pxBlock
->
xBlockSize
 - 
xW™ãdSize
 ) > 
hópMINIMUM_BLOCK_SIZE
 )

218 
pxNewBlockLök
 = ( * ) ( ( ( 
p‹tCHAR
 * ) 
pxBlock
 ) + 
xW™ãdSize
 );

222 
pxNewBlockLök
->
xBlockSize
 = 
pxBlock
->xBlockSizê- 
xW™ãdSize
;

223 
pxBlock
->
xBlockSize
 = 
xW™ãdSize
;

226 
	`¥vIn£πBlockI¡oFªeLi°
––
pxNewBlockLök
 ) );

231 
	`xTaskResumeAŒ
();

233  
pvRëu∫
;

234 
	}
}

237 
	$vP‹tFªe
–*
pv
 )

239 
p‹tCHAR
 *
puc
 = ( p‹tCHAR * ) 
pv
;

240 
xBlockLök
 *
pxLök
;

242 if–
pv
 )

246 
puc
 -
hópSTRUCT_SIZE
;

249 
pxLök
 = ( * ) 
puc
;

251 
	`vTaskSu•ídAŒ
();

254 
	`¥vIn£πBlockI¡oFªeLi°
–––
xBlockLök
 * ) 
pxLök
 ) );

256 
	`xTaskResumeAŒ
();

258 
	}
}

	@Libraries/FreeRTOS/Source/portable/MemMang/heap_3.c

64 
	~<°dlib.h
>

66 
	~"FªeRTOS.h
"

67 
	~"èsk.h
"

71 *
	$pvP‹tMÆloc
–
size_t
 
xW™ãdSize
 )

73 *
pvRëu∫
;

75 
	`vTaskSu•ídAŒ
();

77 
pvRëu∫
 = 
	`mÆloc
–
xW™ãdSize
 );

79 
	`xTaskResumeAŒ
();

81  
pvRëu∫
;

82 
	}
}

85 
	$vP‹tFªe
–*
pv
 )

87 if–
pv
 )

89 
	`vTaskSu•ídAŒ
();

91 
	`‰ì
–
pv
 );

93 
	`xTaskResumeAŒ
();

95 
	}
}

	@Libraries/FreeRTOS/Source/portable/Paradigm/Tern_EE/large_untested/port.c

59 
	~<embedded.h
>

60 
	~<´.h
>

63 
	~"FªeRTOS.h
"

64 
	~"èsk.h
"

65 
	~"p‹èsm.h
"

68 
	#p‹tTIMER_COMPARE
 ( 
p‹tSHORT
 ) ( ( 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) / ( 
p‹tLONG
 ) 4 )

	)

71 
	#p‹tENABLE_TIMER_AND_INTERRUPT
 ( 
p‹tSHORT
 ) 0xe001

	)

74 
	#p‹tEIO_REGISTER
 0xff22

	)

75 
	#p‹tCLEAR_INTERRUPT
 0x0008

	)

78 
¥vSëupTimîI¡îru±
( );

82 #if–
c⁄figUSE_PREEMPTION
 == 1 )

85 
__öãºu±
 
__Ár
 
¥vPªem±iveTick
( );

89 
__öãºu±
 
__Ár
 
¥vN⁄Pªem±iveTick
( );

93 
__öãºu±
 
__Ár
 
¥vYõldPro˚ss‹
( );

98 
__öãºu±
 
__Ár
 
¥vDummyISR
( );

102 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

104 
p‹tSTACK_TYPE
 
DS_Reg
 = 0;

109 *
pxT›OfSèck
 = 0x1111;

110 
pxT›OfSèck
--;

111 *
pxT›OfSèck
 = 0x2222;

112 
pxT›OfSèck
--;

113 *
pxT›OfSèck
 = 0x3333;

114 
pxT›OfSèck
--;

120 *
pxT›OfSèck
 = 
	`FP_SEG
–
pvP¨amëîs
 );

121 
pxT›OfSèck
--;

122 *
pxT›OfSèck
 = 
	`FP_OFF
–
pvP¨amëîs
 );

123 
pxT›OfSèck
--;

124 *
pxT›OfSèck
 = 
	`FP_SEG
–
pxCode
 );

125 
pxT›OfSèck
--;

126 *
pxT›OfSèck
 = 
	`FP_OFF
–
pxCode
 );

127 
pxT›OfSèck
--;

130 *
pxT›OfSèck
 = 
p‹tINITIAL_SW
;

131 
pxT›OfSèck
--;

132 *
pxT›OfSèck
 = 
	`FP_SEG
–
pxCode
 );

133 
pxT›OfSèck
--;

134 *
pxT›OfSèck
 = 
	`FP_OFF
–
pxCode
 );

135 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xAAAA;

141 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xBBBB;

143 
pxT›OfSèck
--;

144 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xCCCC;

145 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xDDDD;

147 
pxT›OfSèck
--;

148 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xEEEE;

149 
pxT›OfSèck
--;

152 
__asm
{ 
MOV
 
DS_Reg
, 
DS
 };

154 *
pxT›OfSèck
 = 
DS_Reg
;

155 
pxT›OfSèck
--;

156 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x0123;

157 
pxT›OfSèck
--;

158 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xDDDD;

159 
pxT›OfSèck
--;

160 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xBBBB;

162  
pxT›OfSèck
;

163 
	}
}

166 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

172 
	`£tve˘
–
p‹tSWITCH_INT_NUMBER
, 
¥vYõldPro˚ss‹
 );

175 
	`¥vSëupTimîI¡îru±
();

178 
	`p‹tFIRST_CONTEXT
();

181  
pdFALSE
;

182 
	}
}

185 
__öãºu±
 
__Ár
 
	$¥vDummyISR
( )

190 
	`ouç‹t
–
p‹tEIO_REGISTER
, 
p‹tCLEAR_INTERRUPT
 );

191 
	}
}

196 #if–
c⁄figUSE_PREEMPTION
 == 1 )

197 
__öãºu±
 
__Ár
 
	$¥vPªem±iveTick
( )

200 
	`vTaskIn¸emítTick
();

203 
	`p‹tSWITCH_CONTEXT
();

206 
	`ouç‹t
–
p‹tEIO_REGISTER
, 
p‹tCLEAR_INTERRUPT
 );

207 
	}
}

209 
__öãºu±
 
__Ár
 
	$¥vN⁄Pªem±iveTick
( )

213 
	`vTaskIn¸emítTick
();

215 
	`ouç‹t
–
p‹tEIO_REGISTER
, 
p‹tCLEAR_INTERRUPT
 );

216 
	}
}

220 
__öãºu±
 
__Ár
 
	$¥vYõldPro˚ss‹
( )

223 
	`p‹tSWITCH_CONTEXT
();

224 
	}
}

227 
	$vP‹tEndScheduÀr
( )

230 
	}
}

233 
	$¥vSëupTimîI¡îru±
( )

235 c⁄° 
p‹tSHORT
 
usTimîACom∑ª
 = 
p‹tTIMER_COMPARE
, 
usTimîAMode
 = 
p‹tENABLE_TIMER_AND_INTERRUPT
;

236 c⁄° 
p‹tSHORT
 
usT2_IRQ
 = 0x13;

240 
	`t2_öô
–
usTimîAMode
, 
usTimîACom∑ª
, 
¥vDummyISR
 );

243 
	`p‹tDISABLE_INTERRUPTS
();

245 #if–
c⁄figUSE_PREEMPTION
 == 1 )

248 
	`£tve˘
–
usT2_IRQ
, 
¥vPªem±iveTick
 );

252 
	`£tve˘
–
usT2_IRQ
, 
¥vN⁄Pªem±iveTick
 );

254 
	}
}

	@Libraries/FreeRTOS/Source/portable/Paradigm/Tern_EE/large_untested/portasm.h

52 
	ttskTCB
;

53 vﬁ©ûê
tskTCB
 * vﬁ©ûê
pxCuºítTCB
;

54 
vTaskSwôchC⁄ãxt
( );

61 
p‹tSWITCH_CONTEXT
( );

68 
p‹tFIRST_CONTEXT
( );

70 
	#p‹tSWITCH_CONTEXT
() \

71 
asm
 { 
mov
 
ax
, 
£g
 
pxCuºítTCB
 } \

72 
asm
 { 
mov
 
ds
, 
ax
 } \

73 
asm
 { 
Às
 
bx
, 
pxCuºítTCB
 } \

74 
asm
 { 
mov
 
es
:0x2[ 
bx
 ], 
ss
 } \

75 
asm
 { 
mov
 
es
:[ 
bx
 ], 
•
 } \

76 
asm
 { 
ˇŒ
 
Ár
 
±r
 
vTaskSwôchC⁄ãxt
 } \

77 
asm
 { 
mov
 
ax
, 
£g
 
pxCuºítTCB
 } \

78 
asm
 { 
mov
 
ds
, 
ax
 } \

79 
asm
 { 
Às
 
bx
, 
dw‹d
 
±r
 
pxCuºítTCB
 } \

80 
asm
 { 
mov
 
ss
, 
es
:[ 
bx
 + 2 ] } \

81 
asm
 { 
mov
 
•
, 
es
:[ 
bx
 ] }

	)

83 
	#p‹tFIRST_CONTEXT
() \

84 
asm
 { 
mov
 
ax
, 
£g
 
pxCuºítTCB
 } \

85 
asm
 { 
mov
 
ds
, 
ax
 } \

86 
asm
 { 
Às
 
bx
, 
dw‹d
 
±r
 
pxCuºítTCB
 } \

87 
asm
 { 
mov
 
ss
, 
es
:[ 
bx
 + 2 ] } \

88 
asm
 { 
mov
 
•
, 
es
:[ 
bx
 ] } \

89 
asm
 { 
p›
 
bp
 } \

90 
asm
 { 
p›
 
di
 } \

91 
asm
 { 
p›
 
si
 } \

92 
asm
 { 
p›
 
ds
 } \

93 
asm
 { 
p›
 
es
 } \

94 
asm
 { 
p›
 
dx
 } \

95 
asm
 { 
p›
 
cx
 } \

96 
asm
 { 
p›
 
bx
 } \

97 
asm
 { 
p›
 
ax
 } \

98 
asm
 { 
úë
 }

	)

	@Libraries/FreeRTOS/Source/portable/Paradigm/Tern_EE/large_untested/portmacro.h

52 #i‚de‡
PORTMACRO_H


53 
	#PORTMACRO_H


	)

55 #ifde‡
__˝lu•lus


70 
	#p‹tCHAR
 

	)

71 
	#p‹tFLOAT
 

	)

72 
	#p‹tDOUBLE
 

	)

73 
	#p‹tLONG
 

	)

74 
	#p‹tSHORT
 

	)

75 
	#p‹tSTACK_TYPE
 
p‹tSHORT


	)

76 
	#p‹tBASE_TYPE
 
p‹tSHORT


	)

78 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

79 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

80 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

82 
	tp‹tLONG
 
	tp‹tTickTy≥
;

83 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

88 
	#p‹tENTER_CRITICAL
(Ë
__asm
{ 
pushf
 } \

89 
__asm
{ 
˛i
 } \

90 

	)

91 
	#p‹tEXIT_CRITICAL
(Ë
__asm
{ 
p›f
 }

	)

93 
	#p‹tDISABLE_INTERRUPTS
(Ë
__asm
{ 
˛i
 }

	)

95 
	#p‹tENABLE_INTERRUPTS
(Ë
__asm
{ 
°i
 }

	)

99 
	#p‹tNOP
(Ë
__asm
{ 
n›
 }

	)

100 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

101 
	#p‹tSWITCH_INT_NUMBER
 0x80

	)

102 
	#p‹tYIELD
(Ë
__asm
{ 
p‹tSWITCH_INT_NUMBER
 }

	)

103 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

104 
	#p‹tBYTE_ALIGNMENT
 2

	)

105 
	#p‹tINITIAL_SW
 ( ( 
p‹tSTACK_TYPE
 ) 0x0202 )

	)

109 
	#p‹tINPUT_BYTE
–
xAddr
 ) 
	`öp
–xAdd∏)

	)

110 
	#p‹tOUTPUT_BYTE
–
xAddr
, 
ucVÆue
 ) 
	`ouç
–xAddr, ucVÆuê)

	)

111 
	#p‹tINPUT_WORD
–
xAddr
 ) 
	`öpw
–xAdd∏)

	)

112 
	#p‹tOUTPUT_WORD
–
xAddr
, 
usVÆue
 ) 
	`ouçw
–xAddr, usVÆuê)

	)

116 
	#p‹tTASK_FUNCTION_PROTO
–
vTaskFun˘i⁄
, 
vP¨amëîs
 ) 
	`vTaskFun˘i⁄
–*
pvP¨amëîs
 )

	)

117 
	#p‹tTASK_FUNCTION
–
vTaskFun˘i⁄
, 
vP¨amëîs
 ) 
	`vTaskFun˘i⁄
–*
pvP¨amëîs
 )

	)

119 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/Paradigm/Tern_EE/small/port.c

59 
	~<embedded.h
>

60 
	~<´.h
>

63 
	~"FªeRTOS.h
"

64 
	~"èsk.h
"

65 
	~"p‹èsm.h
"

68 
	#p‹tPRESCALE_VALUE
 ( 16 )

	)

69 
	#p‹tTIMER_COMPARE
 ( 
c⁄figCPU_CLOCK_HZ
 / ( 
c⁄figTICK_RATE_HZ
 * 4UL ) )

	)

72 
	#p‹tENABLE_TIMER_AND_INTERRUPT
 ( 
p‹tSHORT
 ) 0xe00b

	)

73 
	#p‹tENABLE_TIMER
 ( 
p‹tSHORT
 ) 0xC001

	)

76 
	#p‹tEIO_REGISTER
 0xff22

	)

77 
	#p‹tCLEAR_INTERRUPT
 0x0008

	)

80 
¥vSëupTimîI¡îru±
( );

84 #if–
c⁄figUSE_PREEMPTION
 == 1 )

87 
__öãºu±
 
__Ár
 
¥vPªem±iveTick
( );

91 
__öãºu±
 
__Ár
 
¥vN⁄Pªem±iveTick
( );

95 
__öãºu±
 
__Ár
 
¥vYõldPro˚ss‹
( );

99 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

101 
p‹tSTACK_TYPE
 
DS_Reg
 = 0;

104 
__asm
{ 
MOV
 
DS_Reg
, 
DS
 };

109 *
pxT›OfSèck
 = 0x1111;

110 
pxT›OfSèck
--;

111 *
pxT›OfSèck
 = 0x2222;

112 
pxT›OfSèck
--;

113 *
pxT›OfSèck
 = 0x3333;

114 
pxT›OfSèck
--;

120 *
pxT›OfSèck
 = 
	`FP_OFF
–
pvP¨amëîs
 );

121 
pxT›OfSèck
--;

122 *
pxT›OfSèck
 = 
	`FP_OFF
–
pxCode
 );

123 
pxT›OfSèck
--;

126 *
pxT›OfSèck
 = 
p‹tINITIAL_SW
;

127 
pxT›OfSèck
--;

128 *
pxT›OfSèck
 = 
	`FP_SEG
–
pxCode
 );

129 
pxT›OfSèck
--;

130 *
pxT›OfSèck
 = 
	`FP_OFF
–
pxCode
 );

131 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xAAAA;

137 
pxT›OfSèck
--;

138 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xBBBB;

139 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xCCCC;

141 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xDDDD;

143 
pxT›OfSèck
--;

144 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xEEEE;

145 
pxT›OfSèck
--;

147 *
pxT›OfSèck
 = 
DS_Reg
;

148 
pxT›OfSèck
--;

149 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x0123;

150 
pxT›OfSèck
--;

151 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xDDDD;

152 
pxT›OfSèck
--;

153 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xBBBB;

155  
pxT›OfSèck
;

156 
	}
}

159 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

165 
	`£tve˘
–
p‹tSWITCH_INT_NUMBER
, 
¥vYõldPro˚ss‹
 );

168 
	`¥vSëupTimîI¡îru±
();

171 
	`p‹tFIRST_CONTEXT
();

174  
pdFALSE
;

175 
	}
}

180 #if–
c⁄figUSE_PREEMPTION
 == 1 )

181 
__öãºu±
 
__Ár
 
	$¥vPªem±iveTick
( )

184 
	`vTaskIn¸emítTick
();

187 
	`p‹tEND_SWITCHING_ISR
();

190 
	`ouç‹t
–
p‹tEIO_REGISTER
, 
p‹tCLEAR_INTERRUPT
 );

191 
	}
}

193 
__öãºu±
 
__Ár
 
	$¥vN⁄Pªem±iveTick
( )

197 
	`vTaskIn¸emítTick
();

199 
	`ouç‹t
–
p‹tEIO_REGISTER
, 
p‹tCLEAR_INTERRUPT
 );

200 
	}
}

204 
__öãºu±
 
__Ár
 
	$¥vYõldPro˚ss‹
( )

207 
	`p‹tEND_SWITCHING_ISR
();

208 
	}
}

211 
	$vP‹tEndScheduÀr
( )

214 
	}
}

217 
	$¥vSëupTimîI¡îru±
( )

219 c⁄° 
p‹tLONG
 
ulCom∑ªVÆue
 = 
p‹tTIMER_COMPARE
;

220 
p‹tSHORT
 
usTimîCom∑ª
;

222 
usTimîCom∑ª
 = ( 
p‹tSHORT
 ) ( 
ulCom∑ªVÆue
 >> 4 );

223 
	`t2_öô
–
p‹tENABLE_TIMER
, 
p‹tPRESCALE_VALUE
, 
NULL
 );

225 #if–
c⁄figUSE_PREEMPTION
 == 1 )

228 
	`t1_öô
–
p‹tENABLE_TIMER_AND_INTERRUPT
, 
usTimîCom∑ª
, usTimîCom∑ª, 
¥vPªem±iveTick
 );

232 
	`t1_öô
–
p‹tENABLE_TIMER_AND_INTERRUPT
, 
usTimîCom∑ª
, usTimîCom∑ª, 
¥vN⁄Pªem±iveTick
 );

234 
	}
}

	@Libraries/FreeRTOS/Source/portable/Paradigm/Tern_EE/small/portasm.h

52 #i‚de‡
PORT_ASM_H


53 
	#PORT_ASM_H


	)

55 
	ttskTCB
;

56 vﬁ©ûê
tskTCB
 * vﬁ©ûê
pxCuºítTCB
;

57 
vTaskSwôchC⁄ãxt
( );

64 
p‹tEND_SWITCHING_ISR
( );

71 
p‹tFIRST_CONTEXT
( );

73 
	#p‹tEND_SWITCHING_ISR
() \

74 
asm
 { 
mov
 
bx
, [
pxCuºítTCB
] } \

75 
asm
 { 
mov
 
w‹d
 
±r
 [
bx
], 
•
 } \

76 
asm
 { 
ˇŒ
 
Ár
 
±r
 
vTaskSwôchC⁄ãxt
 } \

77 
asm
 { 
mov
 
bx
, [
pxCuºítTCB
] } \

78 
asm
 { 
mov
 
•
, [
bx
] }

	)

80 
	#p‹tFIRST_CONTEXT
() \

81 
asm
 { 
mov
 
bx
, [
pxCuºítTCB
] } \

82 
asm
 { 
mov
 
•
, [
bx
] } \

83 
asm
 { 
p›
 
bp
 } \

84 
asm
 { 
p›
 
di
 } \

85 
asm
 { 
p›
 
si
 } \

86 
asm
 { 
p›
 
ds
 } \

87 
asm
 { 
p›
 
es
 } \

88 
asm
 { 
p›
 
dx
 } \

89 
asm
 { 
p›
 
cx
 } \

90 
asm
 { 
p›
 
bx
 } \

91 
asm
 { 
p›
 
ax
 } \

92 
asm
 { 
úë
 }

	)

	@Libraries/FreeRTOS/Source/portable/Paradigm/Tern_EE/small/portmacro.h

52 #i‚de‡
PORTMACRO_H


53 
	#PORTMACRO_H


	)

55 #ifde‡
__˝lu•lus


70 
	#p‹tCHAR
 

	)

71 
	#p‹tFLOAT
 

	)

72 
	#p‹tDOUBLE
 

	)

73 
	#p‹tLONG
 

	)

74 
	#p‹tSHORT
 

	)

75 
	#p‹tSTACK_TYPE
 
p‹tSHORT


	)

76 
	#p‹tBASE_TYPE
 
p‹tSHORT


	)

78 –
__öãºu±
 
	t__Ár
 *
	tpxISR
 )();

80 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

81 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

82 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

84 
	tp‹tLONG
 
	tp‹tTickTy≥
;

85 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

90 
	#p‹tENTER_CRITICAL
(Ë
__asm
{ 
pushf
 } \

91 
__asm
{ 
˛i
 } \

92 

	)

93 
	#p‹tEXIT_CRITICAL
(Ë
__asm
{ 
p›f
 }

	)

95 
	#p‹tDISABLE_INTERRUPTS
(Ë
__asm
{ 
˛i
 }

	)

97 
	#p‹tENABLE_INTERRUPTS
(Ë
__asm
{ 
°i
 }

	)

101 
	#p‹tNOP
(Ë
__asm
{ 
n›
 }

	)

102 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

103 
	#p‹tSWITCH_INT_NUMBER
 0x80

	)

104 
	#p‹tYIELD
(Ë
__asm
{ 
p‹tSWITCH_INT_NUMBER
 }

	)

105 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

106 
	#p‹tBYTE_ALIGNMENT
 2

	)

107 
	#p‹tINITIAL_SW
 ( ( 
p‹tSTACK_TYPE
 ) 0x0202 )

	)

111 
	#p‹tINPUT_BYTE
–
xAddr
 ) 
	`öp
–xAdd∏)

	)

112 
	#p‹tOUTPUT_BYTE
–
xAddr
, 
ucVÆue
 ) 
	`ouç
–xAddr, ucVÆuê)

	)

113 
	#p‹tINPUT_WORD
–
xAddr
 ) 
	`öpw
–xAdd∏)

	)

114 
	#p‹tOUTPUT_WORD
–
xAddr
, 
usVÆue
 ) 
	`ouçw
–xAddr, usVÆuê)

	)

118 
	#p‹tTASK_FUNCTION_PROTO
–
vTaskFun˘i⁄
, 
vP¨amëîs
 ) 
	`vTaskFun˘i⁄
–*
pvP¨amëîs
 )

	)

119 
	#p‹tTASK_FUNCTION
–
vTaskFun˘i⁄
, 
vP¨amëîs
 ) 
	`vTaskFun˘i⁄
–*
pvP¨amëîs
 )

	)

121 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/RVDS/ARM7_LPC21xx/port.c

54 
	~<°dlib.h
>

57 
	~"FªeRTOS.h
"

58 
	~"èsk.h
"

61 
	#p‹tINITIAL_SPSR
 ( ( 
p‹tSTACK_TYPE
 ) 0x1‡Ë

	)

62 
	#p‹tTHUMB_MODE_BIT
 ( ( 
p‹tSTACK_TYPE
 ) 0x20 )

	)

63 
	#p‹tINSTRUCTION_SIZE
 ( ( 
p‹tSTACK_TYPE
 ) 4 )

	)

64 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
p‹tSTACK_TYPE
 ) 0 )

	)

67 
	#p‹tENABLE_TIMER
 ( ( 
p‹tCHAR
 ) 0x01 )

	)

68 
	#p‹tPRESCALE_VALUE
 0x00

	)

69 
	#p‹tINTERRUPT_ON_MATCH
 ( ( 
p‹tLONG
 ) 0x01 )

	)

70 
	#p‹tRESET_COUNT_ON_MATCH
 ( ( 
p‹tLONG
 ) 0x02 )

	)

73 
	#p‹tTIMER_VIC_CHANNEL
 ( ( 
p‹tLONG
 ) 0x0004 )

	)

74 
	#p‹tTIMER_VIC_CHANNEL_BIT
 ( ( 
p‹tLONG
 ) 0x0010 )

	)

75 
	#p‹tTIMER_VIC_ENABLE
 ( ( 
p‹tLONG
 ) 0x0020 )

	)

78 
	#p‹tTIMER_MATCH_ISR_BIT
 ( ( 
p‹tCHAR
 ) 0x01 )

	)

79 
	#p‹tCLEAR_VIC_INTERRUPT
 ( ( 
p‹tLONG
 ) 0 )

	)

89 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
p‹tLONG
 ) 0 )

	)

90 vﬁ©ûê
p‹tLONG
 
	gulCrôiˇlNe°ög
 = 9999UL;

95 
¥vSëupTimîI¡îru±
( );

101 
__asm
 
vP‹tSèπFú°Task
( );

108 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

110 
p‹tSTACK_TYPE
 *
pxOrigöÆTOS
;

117 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

122 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

123 
pxT›OfSèck
--;

125 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xaaaaaaaa;

126 
pxT›OfSèck
--;

127 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxOrigöÆTOS
;

128 
pxT›OfSèck
--;

129 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x12121212;

130 
pxT›OfSèck
--;

131 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x11111111;

132 
pxT›OfSèck
--;

133 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x10101010;

134 
pxT›OfSèck
--;

135 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x09090909;

136 
pxT›OfSèck
--;

137 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x08080808;

138 
pxT›OfSèck
--;

139 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x07070707;

140 
pxT›OfSèck
--;

141 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x06060606;

142 
pxT›OfSèck
--;

143 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x05050505;

144 
pxT›OfSèck
--;

145 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x04040404;

146 
pxT›OfSèck
--;

147 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x03030303;

148 
pxT›OfSèck
--;

149 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x02020202;

150 
pxT›OfSèck
--;

151 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x01010101;

152 
pxT›OfSèck
--;

153 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

154 
pxT›OfSèck
--;

158 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
p‹tINITIAL_SPSR
;

160 #ifde‡
KEIL_THUMB_INTERWORK


163 *
pxT›OfSèck
 |
p‹tTHUMB_MODE_BIT
;

167 
pxT›OfSèck
--;

174 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_SECTION_NESTING
;

176  
pxT›OfSèck
;

177 
	}
}

180 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

183 
	`¥vSëupTimîI¡îru±
();

187 
	`vP‹tSèπFú°Task
();

191 
	}
}

194 
	$vP‹tEndScheduÀr
( )

199 
	}
}

202 #i‡
c⁄figUSE_PREEMPTION
 == 0

208 
	$vN⁄Pªem±iveTick
–Ë
__úq
;

209 
	$vN⁄Pªem±iveTick
–Ë
__úq


213 
	`vTaskIn¸emítTick
();

215 
T0IR
 = 
p‹tTIMER_MATCH_ISR_BIT
;

216 
VICVe˘Addr
 = 
p‹tCLEAR_VIC_INTERRUPT
;

217 
	}
}

229 
vPªem±iveTick
( );

234 
	$¥vSëupTimîI¡îru±
( )

236 
p‹tLONG
 
ulCom∑ªM©ch
;

240 
T0PR
 = 
p‹tPRESCALE_VALUE
;

243 
ulCom∑ªM©ch
 = 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
;

247 #i‡
p‹tPRESCALE_VALUE
 != 0

249 
ulCom∑ªM©ch
 /–
p‹tPRESCALE_VALUE
 + 1 );

253 
T0MR0
 = 
ulCom∑ªM©ch
;

256 
T0MCR
 = 
p‹tRESET_COUNT_ON_MATCH
 | 
p‹tINTERRUPT_ON_MATCH
;

259 
VICI¡Sñe˘
 &~–
p‹tTIMER_VIC_CHANNEL_BIT
 );

260 
VICI¡E«bÀ
 |
p‹tTIMER_VIC_CHANNEL_BIT
;

264 #i‡
c⁄figUSE_PREEMPTION
 == 1

266 
VICVe˘Addr0
 = ( 
p‹tLONG
 ) 
vPªem±iveTick
;

270 
VICVe˘Addr0
 = ( 
p‹tLONG
 ) 
vN⁄Pªem±iveTick
;

274 
VICVe˘C¡l0
 = 
p‹tTIMER_VIC_CHANNEL
 | 
p‹tTIMER_VIC_ENABLE
;

278 
T0TCR
 = 
p‹tENABLE_TIMER
;

279 
	}
}

282 
	$vP‹tE¡îCrôiˇl
( )

285 
	`__dißbÀ_úq
();

290 
ulCrôiˇlNe°ög
++;

291 
	}
}

294 
	$vP‹tExôCrôiˇl
( )

296 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

299 
ulCrôiˇlNe°ög
--;

303 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

306 
	`__íabÀ_úq
();

309 
	}
}

	@Libraries/FreeRTOS/Source/portable/RVDS/ARM7_LPC21xx/portmacro.h

53 #i‚de‡
PORTMACRO_H


54 
	#PORTMACRO_H


	)

56 #ifde‡
__˝lu•lus


71 
	#p‹tCHAR
 

	)

72 
	#p‹tFLOAT
 

	)

73 
	#p‹tDOUBLE
 

	)

74 
	#p‹tLONG
 

	)

75 
	#p‹tSHORT
 

	)

76 
	#p‹tSTACK_TYPE
 
p‹tLONG


	)

77 
	#p‹tBASE_TYPE
 
p‹tLONG


	)

79 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

80 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

81 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

83 
	tp‹tLONG
 
	tp‹tTickTy≥
;

84 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

89 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

90 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

91 
	#p‹tBYTE_ALIGNMENT
 4

	)

105 
	#p‹tEXIT_SWITCHING_ISR
(
SwôchRequúed
) \

107 
	`vTaskSwôchC⁄ãxt
(); \

109 if(
SwôchRequúed
) \

111 
	`vTaskSwôchC⁄ãxt
(); \

114 

	)

115 
vP‹tYõld
( );

116 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

129 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__dißbÀ_úq
()

	)

130 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__íabÀ_úq
()

	)

143 
vP‹tE¡îCrôiˇl
( );

144 
vP‹tExôCrôiˇl
( );

146 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
();

	)

147 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
();

	)

151 
	#ölöe


	)

152 

	)

153 
	#p‹tNOP
(Ë
__asm
{ 
NOP
 }

	)

157 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

158 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

160 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/RVDS/ARM_CM3/port.c

57 
	~"FªeRTOS.h
"

58 
	~"èsk.h
"

60 #i‚de‡
c⁄figKERNEL_INTERRUPT_PRIORITY


61 
	#c⁄figKERNEL_INTERRUPT_PRIORITY
 255

	)

65 
	#p‹tNVIC_SYSTICK_CTRL
 ( ( vﬁ©ûê
p‹tLONG
 *Ë0xe000e010 )

	)

66 
	#p‹tNVIC_SYSTICK_LOAD
 ( ( vﬁ©ûê
p‹tLONG
 *Ë0xe000e014 )

	)

67 
	#p‹tNVIC_INT_CTRL
 ( ( vﬁ©ûê
p‹tLONG
 *Ë0xe000ed04 )

	)

68 
	#p‹tNVIC_SYSPRI2
 ( ( vﬁ©ûê
p‹tLONG
 *Ë0xe000ed20 )

	)

69 
	#p‹tNVIC_SYSTICK_CLK
 0x00000004

	)

70 
	#p‹tNVIC_SYSTICK_INT
 0x00000002

	)

71 
	#p‹tNVIC_SYSTICK_ENABLE
 0x00000001

	)

72 
	#p‹tNVIC_PENDSVSET
 0x10000000

	)

73 
	#p‹tNVIC_PENDSV_PRI
 ( ( ( 
p‹tLONG
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 16 )

	)

74 
	#p‹tNVIC_SYSTICK_PRI
 ( ( ( 
p‹tLONG
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 24 )

	)

77 
	#p‹tINITIAL_XPSR
 ( 0x01000000 )

	)

81 
p‹tBASE_TYPE
 
	guxCrôiˇlNe°ög
 = 0xaaaaaaaa;

86 
¥vSëupTimîI¡îru±
( );

91 
xP‹tPídSVH™dÀr
( );

92 
xP‹tSysTickH™dÀr
( );

93 
vP‹tSVCH™dÀr
( );

98 
vP‹tSèπFú°Task
( );

105 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

109 *
pxT›OfSèck
 = 
p‹tINITIAL_XPSR
;

110 
pxT›OfSèck
--;

111 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
;

112 
pxT›OfSèck
--;

113 *
pxT›OfSèck
 = 0;

114 
pxT›OfSèck
 -= 5;

115 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

116 
pxT›OfSèck
 -= 8;

118  
pxT›OfSèck
;

119 
	}
}

122 
__asm
 
	$vP‹tSVCH™dÀr
( )

124 
PRESERVE8


126 
ldr
 
r3
, =
pxCuºítTCB


127 
ldr
 
r1
, [
r3
]

128 
ldr
 
r0
, [
r1
]

129 
ldmü
 
r0
!, {
r4
-
r11
}

130 
m§
 
p•
, 
r0


131 
mov
 
r0
, #0

132 
m§
 
ba£¥i
, 
r0


133 
‹r
 
r14
, #0
xd


134 
bx
 
r14


135 
	}
}

138 
__asm
 
	$vP‹tSèπFú°Task
( )

140 
PRESERVE8


143 
ldr
 
r0
, =0xE000ED08

144 
ldr
 
r0
, [r0]

145 
ldr
 
r0
, [r0]

147 
m§
 
m•
, 
r0


149 
svc
 0

150 
	}
}

156 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

159 *(
p‹tNVIC_SYSPRI2
Ë|
p‹tNVIC_PENDSV_PRI
;

160 *(
p‹tNVIC_SYSPRI2
Ë|
p‹tNVIC_SYSTICK_PRI
;

164 
	`¥vSëupTimîI¡îru±
();

167 
uxCrôiˇlNe°ög
 = 0;

170 
	`vP‹tSèπFú°Task
();

174 
	}
}

177 
	$vP‹tEndScheduÀr
( )

181 
	}
}

184 
	$vP‹tYõldFromISR
( )

187 *(
p‹tNVIC_INT_CTRL
Ë
p‹tNVIC_PENDSVSET
;

188 
	}
}

191 
	$vP‹tE¡îCrôiˇl
( )

193 
	`p‹tDISABLE_INTERRUPTS
();

194 
uxCrôiˇlNe°ög
++;

195 
	}
}

198 
	$vP‹tExôCrôiˇl
( )

200 
uxCrôiˇlNe°ög
--;

201 if–
uxCrôiˇlNe°ög
 == 0 )

203 
	`p‹tENABLE_INTERRUPTS
();

205 
	}
}

208 
__asm
 
	$xP‹tPídSVH™dÀr
( )

210 
uxCrôiˇlNe°ög
;

211 
pxCuºítTCB
;

212 
vTaskSwôchC⁄ãxt
;

214 
PRESERVE8


216 
mrs
 
r0
, 
p•


218 
ldr
 
r3
, =
pxCuºítTCB


219 
ldr
 
r2
, [
r3
]

221 
°mdb
 
r0
!, {
r4
-
r11
}

222 
°r
 
r0
, [
r2
]

224 
°mdb
 
•
!, {
r3
, 
r14
}

225 
mov
 
r0
, #configMAX_SYSCALL_INTERRUPT_PRIORITY

226 
m§
 
ba£¥i
, 
r0


227 
bl
 
vTaskSwôchC⁄ãxt


228 
mov
 
r0
, #0

229 
m§
 
ba£¥i
, 
r0


230 
ldmü
 
•
!, {
r3
, 
r14
}

232 
ldr
 
r1
, [
r3
]

233 
ldr
 
r0
, [
r1
]

234 
ldmü
 
r0
!, {
r4
-
r11
}

235 
m§
 
p•
, 
r0


236 
bx
 
r14


237 
n›


238 
	}
}

241 
	$xP‹tSysTickH™dÀr
( )

243 
p‹tLONG
 
ulDummy
;

246 #i‡
c⁄figUSE_PREEMPTION
 == 1

247 *(
p‹tNVIC_INT_CTRL
Ë
p‹tNVIC_PENDSVSET
;

250 
ulDummy
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

252 
	`vTaskIn¸emítTick
();

254 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
ulDummy
 );

255 
	}
}

262 
	$¥vSëupTimîI¡îru±
( )

265 *(
p‹tNVIC_SYSTICK_LOAD
Ë–
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) - 1UL;

266 *(
p‹tNVIC_SYSTICK_CTRL
Ë
p‹tNVIC_SYSTICK_CLK
 | 
p‹tNVIC_SYSTICK_INT
 | 
p‹tNVIC_SYSTICK_ENABLE
;

267 
	}
}

270 
__asm
 
	$vP‹tSëI¡îru±Mask
( )

272 
PRESERVE8


274 
push
 { 
r0
 }

275 
mov
 
r0
, #configMAX_SYSCALL_INTERRUPT_PRIORITY

276 
m§
 
ba£¥i
, 
r0


277 
p›
 { 
r0
 }

278 
bx
 
r14


279 
	}
}

283 
__asm
 
	$vP‹tCÀ¨I¡îru±Mask
( )

285 
PRESERVE8


287 
push
 { 
r0
 }

288 
mov
 
r0
, #0

289 
m§
 
ba£¥i
, 
r0


290 
p›
 { 
r0
 }

291 
bx
 
r14


292 
	}
}

	@Libraries/FreeRTOS/Source/portable/RVDS/ARM_CM3/portmacro.h

53 #i‚de‡
PORTMACRO_H


54 
	#PORTMACRO_H


	)

56 #ifde‡
__˝lu•lus


71 
	#p‹tCHAR
 

	)

72 
	#p‹tFLOAT
 

	)

73 
	#p‹tDOUBLE
 

	)

74 
	#p‹tLONG
 

	)

75 
	#p‹tSHORT
 

	)

76 
	#p‹tSTACK_TYPE
 
p‹tLONG


	)

77 
	#p‹tBASE_TYPE
 

	)

79 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

80 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

81 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

83 
	tp‹tLONG
 
	tp‹tTickTy≥
;

84 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

89 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

90 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

91 
	#p‹tBYTE_ALIGNMENT
 4

	)

96 
vP‹tYõld
( );

97 
vP‹tYõldFromISR
( );

99 
	#p‹tYIELD
(Ë
	`vP‹tYõldFromISR
()

	)

100 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed ) 
	`vP‹tYõldFromISR
()

	)

106 
vP‹tSëI¡îru±Mask
( );

107 
vP‹tCÀ¨I¡îru±Mask
( );

108 
vP‹tE¡îCrôiˇl
( );

109 
vP‹tExôCrôiˇl
( );

111 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`vP‹tSëI¡îru±Mask
()

	)

112 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tCÀ¨I¡îru±Mask
()

	)

113 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

114 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

115 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë0;
	`vP‹tSëI¡îru±Mask
()

	)

116 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
Ë
	`vP‹tCÀ¨I¡îru±Mask
();()
	)
x

121 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

122 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

124 
	#p‹tNOP
()

	)

126 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/Rowley/MSP430F449/port.c

53 
	~"FªeRTOS.h
"

54 
	~"èsk.h
"

62 
	#p‹tACLK_FREQUENCY_HZ
 ( ( 
p‹tTickTy≥
 ) 32768 )

	)

63 
	#p‹tINITIAL_CRITICAL_NESTING
 ( ( 
p‹tSHORT
 ) 10 )

	)

64 
	#p‹tFLAGS_INT_ENABLED
 ( ( 
p‹tSTACK_TYPE
 ) 0x08 )

	)

68 
	ttskTCB
;

69 vﬁ©ûê
tskTCB
 * vﬁ©ûê
pxCuºítTCB
;

79 vﬁ©ûê
p‹tSHORT
 
	gusCrôiˇlNe°ög
 = 
p‹tINITIAL_CRITICAL_NESTING
;

87 
¥vSëupTimîI¡îru±
( );

96 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

114 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
;

115 
pxT›OfSèck
--;

116 *
pxT›OfSèck
 = 
p‹tFLAGS_INT_ENABLED
;

117 
pxT›OfSèck
--;

120 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x4444;

121 
pxT›OfSèck
--;

122 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x5555;

123 
pxT›OfSèck
--;

124 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x6666;

125 
pxT›OfSèck
--;

126 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x7777;

127 
pxT›OfSèck
--;

128 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x8888;

129 
pxT›OfSèck
--;

130 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x9999;

131 
pxT›OfSèck
--;

132 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xaaaa;

133 
pxT›OfSèck
--;

134 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xbbbb;

135 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xcccc;

137 
pxT›OfSèck
--;

138 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xdddd;

139 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xeeee;

141 
pxT›OfSèck
--;

145 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pvP¨amëîs
;

146 
pxT›OfSèck
--;

151 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
p‹tNO_CRITICAL_SECTION_NESTING
;

155  
pxT›OfSèck
;

156 
	}
}

159 
	$vP‹tEndScheduÀr
( )

163 
	}
}

170 
	$¥vSëupTimîI¡îru±
( )

173 
TACTL
 = 0;

176 
TACTL
 = 
TASSEL_1
;

179 
TACTL
 |
TACLR
;

182 
TACCR0
 = 
p‹tACLK_FREQUENCY_HZ
 / 
c⁄figTICK_RATE_HZ
;

185 
TACCTL0
 = 
CCIE
;

188 
TACTL
 |
TACLR
;

191 
TACTL
 |
MC_1
;

192 
	}
}

	@Libraries/FreeRTOS/Source/portable/Rowley/MSP430F449/portasm.h

52 #i‚de‡
PORT_ASM_H


53 
	#PORT_ASM_H


	)

55 
p‹tSAVE_CONTEXT
 
ma¸o


57 
push
 
r4


58 
push
 
r5


59 
push
 
r6


60 
push
 
r7


61 
push
 
r8


62 
push
 
r9


63 
push
 
r10


64 
push
 
r11


65 
push
 
r12


66 
push
 
r13


67 
push
 
r14


68 
push
 
r15


69 
	gmov
.
	gw
 &
	g_usCrôiˇlNe°ög
, 
r14


70 
push
 
r14


71 
	gmov
.
	gw
 &
	g_pxCuºítTCB
, 
r12


72 
	gmov
.
w
 
	gr1
, @
r12


73 
ídm


76 
p‹tRESTORE_CONTEXT
 
ma¸o


77 
	gmov
.
	gw
 &
	g_pxCuºítTCB
, 
r12


78 
	gmov
.
	gw
 @
	gr12
, 
r1


79 
p›
 
r15


80 
	gmov
.
w
 
	gr15
, &
_usCrôiˇlNe°ög


81 
p›
 
r15


82 
p›
 
r14


83 
p›
 
r13


84 
p›
 
r12


85 
p›
 
r11


86 
p›
 
r10


87 
p›
 
r9


88 
p›
 
r8


89 
p›
 
r7


90 
p›
 
r6


91 
p›
 
r5


92 
p›
 
r4


97 
	gbic
.
	gw
 #0
	gxf0
,0(
	gSP
)

99 
ªti


100 
	gídm


	@Libraries/FreeRTOS/Source/portable/Rowley/MSP430F449/portmacro.h

52 #i‚de‡
PORTMACRO_H


53 
	#PORTMACRO_H


	)

66 
	#p‹tCHAR
 

	)

67 
	#p‹tFLOAT
 

	)

68 
	#p‹tDOUBLE
 

	)

69 
	#p‹tLONG
 

	)

70 
	#p‹tSHORT
 

	)

71 
	#p‹tSTACK_TYPE
 
p‹tSHORT


	)

72 
	#p‹tBASE_TYPE
 
p‹tSHORT


	)

74 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

75 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

76 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

78 
	tp‹tLONG
 
	tp‹tTickTy≥
;

79 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

85 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`_DINT
();

	)

86 
	#p‹tENABLE_INTERRUPTS
(Ë
	`_EINT
();

	)

90 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
p‹tSHORT
 ) 0 )

	)

92 
	#p‹tENTER_CRITICAL
() \

94 vﬁ©ûê
p‹tSHORT
 
usCrôiˇlNe°ög
; \

96 
	`p‹tDISABLE_INTERRUPTS
(); \

101 
usCrôiˇlNe°ög
++; \

102 }

	)

104 
	#p‹tEXIT_CRITICAL
() \

106 vﬁ©ûê
p‹tSHORT
 
usCrôiˇlNe°ög
; \

108 if–
usCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_SECTION_NESTING
 ) \

111 
usCrôiˇlNe°ög
--; \

115 if–
usCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_SECTION_NESTING
 ) \

117 
	`p‹tENABLE_INTERRUPTS
(); \

120 }

	)

128 
vP‹tYõld
( );

129 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

133 
	#p‹tBYTE_ALIGNMENT
 2

	)

134 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

135 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

136 
	#p‹tNOP
()

	)

140 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

141 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†Ë
__t›Àvñ


	)

143 #i‡
c⁄figINTERRUPT_EXAMPLE_METHOD
 == 2

145 
vTaskSwôchC⁄ãxt
( );

146 
	#p‹tYIELD_FROM_ISR
–
x
 ) if–x ) 
	`vTaskSwôchC⁄ãxt
()

	)

	@Libraries/FreeRTOS/Source/portable/SDCC/Cygnal/port.c

57 
	~<°rög.h
>

60 
	~"FªeRTOS.h
"

61 
	~"èsk.h
"

64 
	#p‹tCLOCK_DIVISOR
 ( ( 
p‹tLONG
 ) 12 )

	)

65 
	#p‹tMAX_TIMER_VALUE
 ( ( 
p‹tLONG
 ) 0xfff‡)

	)

66 
	#p‹tENABLE_TIMER
 ( ( 
p‹tCHAR
 ) 0x04 )

	)

67 
	#p‹tTIMER_2_INTERRUPT_ENABLE
 ( ( 
p‹tCHAR
 ) 0x20 )

	)

70 
	#p‹tGLOBAL_INTERRUPT_BIT
 ( ( 
p‹tSTACK_TYPE
 ) 0x80 )

	)

73 
	#p‹tINITIAL_PSW
 ( ( 
p‹tSTACK_TYPE
 ) 0x00 )

	)

76 
	#p‹tCLEAR_INTERRUPT_FLAG
(Ë
TMR2CN
 &~0x80;

	)

80 
d©a
 
p‹tCHAR
 
	gucSèckByãs
;

84 
xd©a
 
p‹tSTACK_TYPE
 * 
d©a
 
	gpxXRAMSèck
;

88 
d©a
 
p‹tSTACK_TYPE
 * d©®
	gpxRAMSèck
;

92 
	ttskTCB
;

93 vﬁ©ûê
tskTCB
 * vﬁ©ûê
pxCuºítTCB
;

99 
¥vSëupTimîI¡îru±
( );

107 
	#p‹tCOPY_STACK_TO_XRAM
() \

112 
pxXRAMSèck
 = ( 
xd©a
 
p‹tSTACK_TYPE
 * ) *––xd©®p‹tSTACK_TYPE ** ) 
pxCuºítTCB
 ); \

115 
pxRAMSèck
 = ( 
d©a
 
p‹tSTACK_TYPE
 * d©®Ë
c⁄figSTACK_START
; \

119 
ucSèckByãs
 = 
SP
 - ( 
c⁄figSTACK_START
 - 1 ); \

123 *
pxXRAMSèck
 = 
ucSèckByãs
; \

127  
ucSèckByãs
 ) \

129 
pxXRAMSèck
++; \

130 *
pxXRAMSèck
 = *
pxRAMSèck
; \

131 
pxRAMSèck
++; \

132 
ucSèckByãs
--; \

134 }

	)

141 
	#p‹tCOPY_XRAM_TO_STACK
() \

145 
pxXRAMSèck
 = ( 
xd©a
 
p‹tSTACK_TYPE
 * ) *––xd©®p‹tSTACK_TYPE ** ) 
pxCuºítTCB
 ); \

146 
pxRAMSèck
 = ( 
d©a
 
p‹tSTACK_TYPE
 * d©®Ë–
c⁄figSTACK_START
 - 1 ); \

150 
ucSèckByãs
 = 
pxXRAMSèck
[ 0 ]; \

155 
pxXRAMSèck
++; \

156 
pxRAMSèck
++; \

157 *
pxRAMSèck
 = *
pxXRAMSèck
; \

158 
ucSèckByãs
--; \

159 }  
ucSèckByãs
 ); \

162 
SP
 = ( 
p‹tCHAR
 ) 
pxRAMSèck
; \

163 }

	)

170 
	#p‹tSAVE_CONTEXT
() \

172 
_asm
 \

175 
push
 
ACC
 \

177 
push
 
IE
 \

178 
˛r
 
_EA
 \

179 
push
 
DPL
 \

180 
push
 
DPH
 \

181 
push
 
b
 \

182 
push
 
¨2
 \

183 
push
 
¨3
 \

184 
push
 
¨4
 \

185 
push
 
¨5
 \

186 
push
 
¨6
 \

187 
push
 
¨7
 \

188 
push
 
¨0
 \

189 
push
 
¨1
 \

190 
push
 
PSW
 \

191 
_ídasm
; \

192 
PSW
 = 0; \

193 
_asm
 \

194 
push
 
_bp
 \

195 
_ídasm
; \

196 }

	)

203 
	#p‹tRESTORE_CONTEXT
() \

205 
_asm
 \

206 
p›
 
_bp
 \

207 
p›
 
PSW
 \

208 
p›
 
¨1
 \

209 
p›
 
¨0
 \

210 
p›
 
¨7
 \

211 
p›
 
¨6
 \

212 
p›
 
¨5
 \

213 
p›
 
¨4
 \

214 
p›
 
¨3
 \

215 
p›
 
¨2
 \

216 
p›
 
b
 \

217 
p›
 
DPH
 \

218 
p›
 
DPL
 \

222 
p›
 
ACC
 \

223 
JB
 
ACC
.7,0098
$
 \

224 
CLR
 
IE
.7 \

225 
LJMP
 0099
$
 \

226 0098
$
: \

227 
SETB
 
IE
.7 \

228 0099
$
: \

230 
p›
 
ACC
 \

231 
ªti
 \

232 
_ídasm
; \

233 }

	)

239 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

241 
p‹tLONG
 
ulAddªss
;

242 
p‹tSTACK_TYPE
 *
pxSèπOfSèck
;

245 
pxSèπOfSèck
 = 
pxT›OfSèck
;

246 
pxT›OfSèck
++;

262 
ulAddªss
 = ( 
p‹tLONG
 ) 
pxCode
;

263 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
ulAddªss
;

264 
ulAddªss
 >>= 8;

265 
pxT›OfSèck
++;

266 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
ulAddªss
 );

267 
pxT›OfSèck
++;

270 *
pxT›OfSèck
 = 0xaa;

271 
pxT›OfSèck
++;

274 *
pxT›OfSèck
 = 
p‹tGLOBAL_INTERRUPT_BIT
;

275 
pxT›OfSèck
++;

279 
ulAddªss
 = ( 
p‹tLONG
 ) 
pvP¨amëîs
;

280 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
ulAddªss
;

281 
ulAddªss
 >>= 8;

282 *
pxT›OfSèck
++;

283 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
ulAddªss
;

284 
ulAddªss
 >>= 8;

285 
pxT›OfSèck
++;

286 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
ulAddªss
;

287 
pxT›OfSèck
++;

290 *
pxT›OfSèck
 = 0x02;

291 
pxT›OfSèck
++;

292 *
pxT›OfSèck
 = 0x03;

293 
pxT›OfSèck
++;

294 *
pxT›OfSèck
 = 0x04;

295 
pxT›OfSèck
++;

296 *
pxT›OfSèck
 = 0x05;

297 
pxT›OfSèck
++;

298 *
pxT›OfSèck
 = 0x06;

299 
pxT›OfSèck
++;

300 *
pxT›OfSèck
 = 0x07;

301 
pxT›OfSèck
++;

302 *
pxT›OfSèck
 = 0x00;

303 
pxT›OfSèck
++;

304 *
pxT›OfSèck
 = 0x01;

305 
pxT›OfSèck
++;

306 *
pxT›OfSèck
 = 0x00;

307 
pxT›OfSèck
++;

308 *
pxT›OfSèck
 = 0xbb;

314 *
pxSèπOfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
pxT›OfSèck
 -ÖxStartOfStack );

318  
pxSèπOfSèck
;

319 
	}
}

325 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

328 
	`¥vSëupTimîI¡îru±
();

332 
SFRPAGE
 = 0;

336 
	`p‹tCOPY_XRAM_TO_STACK
();

337 
	`p‹tRESTORE_CONTEXT
();

340  
pdTRUE
;

341 
	}
}

344 
	$vP‹tEndScheduÀr
( )

347 
	}
}

354 
	$vP‹tYõld
–Ë
_«ked


362 
	`p‹tSAVE_CONTEXT
();

363 
	`p‹tCOPY_STACK_TO_XRAM
();

366 
	`vTaskSwôchC⁄ãxt
();

370 
	`p‹tCOPY_XRAM_TO_STACK
();

371 
	`p‹tRESTORE_CONTEXT
();

372 
	}
}

375 #i‡
c⁄figUSE_PREEMPTION
 == 1

376 
	$vTimî2ISR
–Ë
öãºu±
 5 
_«ked


382 
	`p‹tSAVE_CONTEXT
();

383 
	`p‹tCOPY_STACK_TO_XRAM
();

385 
	`vTaskIn¸emítTick
();

386 
	`vTaskSwôchC⁄ãxt
();

388 
	`p‹tCLEAR_INTERRUPT_FLAG
();

389 
	`p‹tCOPY_XRAM_TO_STACK
();

390 
	`p‹tRESTORE_CONTEXT
();

391 
	}
}

393 
	$vTimî2ISR
–Ë
öãºu±
 5

398 
	`vTaskIn¸emítTick
();

399 
	`p‹tCLEAR_INTERRUPT_FLAG
();

400 
	}
}

404 
	$¥vSëupTimîI¡îru±
( )

406 
p‹tCHAR
 
ucOrigöÆSFRPage
;

409 c⁄° 
p‹tLONG
 
ulTicksPîSec⁄d
 = 
c⁄figCPU_CLOCK_HZ
 / 
p‹tCLOCK_DIVISOR
;

410 c⁄° 
p‹tLONG
 
ulC≠tuªTime
 = 
ulTicksPîSec⁄d
 / 
c⁄figTICK_RATE_HZ
;

411 c⁄° 
p‹tLONG
 
ulC≠tuªVÆue
 = 
p‹tMAX_TIMER_VALUE
 - 
ulC≠tuªTime
;

412 c⁄° 
p‹tCHAR
 
ucLowC≠tuªByã
 = ( p‹tCHAR ) ( 
ulC≠tuªVÆue
 & ( 
p‹tLONG
 ) 0xff );

413 c⁄° 
p‹tCHAR
 
ucHighC≠tuªByã
 = ( p‹tCHAR ) ( 
ulC≠tuªVÆue
 >> ( 
p‹tLONG
 ) 8 );

419 
ucOrigöÆSFRPage
 = 
SFRPAGE
;

420 
SFRPAGE
 = 0;

423 
TMR2CF
 = ( 
p‹tCHAR
 ) 0;

426 
RCAP2L
 = 
ucLowC≠tuªByã
;

427 
RCAP2H
 = 
ucHighC≠tuªByã
;

430 
TMR2L
 = 
ucLowC≠tuªByã
;

431 
TMR2H
 = 
ucHighC≠tuªByã
;

434 
IE
 |
p‹tTIMER_2_INTERRUPT_ENABLE
;

438 
TMR2CN
 = 
p‹tENABLE_TIMER
;

441 
SFRPAGE
 = 
ucOrigöÆSFRPage
;

442 
	}
}

	@Libraries/FreeRTOS/Source/portable/SDCC/Cygnal/portmacro.h

52 #i‚de‡
PORTMACRO_H


53 
	#PORTMACRO_H


	)

55 #i‡
c⁄figUSE_PREEMPTION
 == 0

56 
	$vTimî2ISR
–Ë
öãºu±
 5;

58 
	$vTimî2ISR
–Ë
öãºu±
 5 
_«ked
;

61 
	$vSîülISR
–Ë
öãºu±
 4;

75 
	#p‹tCHAR
 

	)

76 
	#p‹tFLOAT
 

	)

77 
	#p‹tDOUBLE
 

	)

78 
	#p‹tLONG
 

	)

79 
	#p‹tSHORT
 

	)

80 
	#p‹tSTACK_TYPE
 
p‹tCHAR


	)

81 
	#p‹tBASE_TYPE
 

	)

83 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

84 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

85 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

87 
	tp‹tLONG
 
	tp‹tTickTy≥
;

88 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

93 
	#p‹tENTER_CRITICAL
(Ë
_asm
 \

94 
push
 
ACC
 \

95 
push
 
IE
 \

96 
_ídasm
; \

97 
EA
 = 0;

	)

99 
	#p‹tEXIT_CRITICAL
(Ë
_asm
 \

100 
p›
 
ACC
 \

101 
_ídasm
; \

102 
ACC
 &= 0x80; \

103 
IE
 |
ACC
; \

104 
_asm
 \

105 
p›
 
ACC
 \

106 
_ídasm
;

	)

108 
	#p‹tDISABLE_INTERRUPTS
(Ë
EA
 = 0;

	)

109 
	#p‹tENABLE_INTERRUPTS
(Ë
EA
 = 1;

	)

113 
	#p‹tBYTE_ALIGNMENT
 1

	)

114 
	#p‹tSTACK_GROWTH
 ( 1 )

	)

115 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tLONG
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

119 
	$vP‹tYõld
–Ë
_«ked
;

120 
	#p‹tYIELD
(Ë
	`vP‹tYõld
();

	)

123 
	#p‹tNOP
(Ë
_asm
 \

124 
n›
 \

125 
_ídasm
;

	)

130 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

131 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

	@Libraries/FreeRTOS/Source/portable/Softune/MB91460/__STD_LIB_sbrk.c

1 
	~"FªeRTOSC⁄fig.h
"

2 
	~<°dlib.h
>

4 
	gbrk_siz
 = 0;

6 
	t_hìp_t
;

7 
	#ROUNDUP
(
s
Ë(((s)+(
_hìp_t
)-1)&~((_hìp_t)-1))

	)

8 
_hìp_t
 
	g_hìp
[
ROUNDUP
(
c⁄figTOTAL_HEAP_SIZE
)/(_heep_t)];

9 
	#_hìp_size
 
	`ROUNDUP
(
c⁄figTOTAL_HEAP_SIZE
)

	)

15 *
	$sbrk
(
size
)

17 i‡(
brk_siz
 + 
size
 > 
_hìp_size
 || brk_siz + size < 0)

20 
brk_siz
 +
size
;

21 –(*)
_hìp
 + 
brk_siz
 - 
size
);

22 
	}
}

	@Libraries/FreeRTOS/Source/portable/Softune/MB91460/port.c

52 
	~"FªeRTOS.h
"

53 
	~"èsk.h
"

54 
	~"mb91467d.h
"

60 
	ttskTCB
;

61 vﬁ©ûê
tskTCB
 * vﬁ©ûê
pxCuºítTCB
;

65 #¥agm®
asm


66 #ma¸ÿ
SaveC⁄ãxt


67 
	gORCCR
 #0
	gx20
 ;
Swôch
 
to
 
u£r
 
°ack


68 
ST
 
	gRP
,@-
	gR15
 ;
St‹e
 
RP


69 
STM0
 (
R7
,
R6
,
R5
,
R4
,
R3
,
R2
,
R1
,
R0
Ë;
St‹e
 
	gR7
-R0

70 
STM1
 (
R14
,
R13
,
R12
,
R11
,
R10
,
R9
,
R8
Ë;
St‹e
 
	gR14
-R8

71 
ST
 
	gMDH
, @-
	gR15
 ;
St‹e
 
MDH


72 
ST
 
	gMDL
, @-
	gR15
 ;
St‹e
 
MDL


74 
	gANDCCR
 #0
	gxDF
 ;
Swôch
 
back
 
to
 
sy°em
 
°ack


75 
	gLD
 @
	gR15
+,
	gR0
 ;
St‹e
 
PC
 
to
 
R0


76 
	gORCCR
 #0
	gx20
 ;
Swôch
 
to
 
u£r
 
°ack


77 
ST
 
	gR0
,@-
	gR15
 ;
St‹e
 
PC
 
to
 
U£r
 
°ack


79 
	gANDCCR
 #0
	gxDF
 ;
Swôch
 
back
 
to
 
sy°em
 
°ack


80 
	gLD
 @
	gR15
+,
	gR0
 ;
St‹e
 
PS
 
to
 
R0


81 
	gORCCR
 #0
	gx20
 ;
Swôch
 
to
 
u£r
 
°ack


82 
ST
 
	gR0
,@-
	gR15
 ;
St‹e
 
PS
 
to
 
U£r
 
°ack


84 
	gLDI
 #_pxCuºítTCB, 
	gR0
 ;
Gë
 
pxCuºítTCB
 
addªss


85 
	gLD
 @
	gR0
, R0 ;
Gë
 
the
 
	gpxCuºítTCB
->
pxT›OfSèck
 
addªss


86 
ST
 
	gR15
,@
	gR0
 ;
St‹e
 
USP
 
to
 
	gpxCuºítTCB
->
pxT›OfSèck


88 
	gANDCCR
 #0
	gxDF
 ;
Swôch
 
back
 
to
 
sy°em
 
°ack
 
the
 
ª°
 
of
 
tick
 
	gISR


91 #ma¸ÿ
Re°‹eC⁄ãxt


92 
	gLDI
 #_pxCuºítTCB, 
	gR0
 ;
Gë
 
pxCuºítTCB
 
addªss


93 
	gLD
 @
	gR0
, R0 ;
Gë
 
the
 
	gpxCuºítTCB
->
pxT›OfSèck
 
addªss


94 
	gORCCR
 #0
	gx20
 ;
Swôch
 
to
 
u£r
 
°ack


95 
	gLD
 @
	gR0
, 
	gR15
 ;
Re°‹e
 
USP
 
‰om
 
	gpxCuºítTCB
->
pxT›OfSèck


97 
	gLD
 @
	gR15
+,
	gR0
 ;
St‹e
 
PS
 
to
 
R0


98 
	gANDCCR
 #0
	gxDF
 ;
Swôch
 
to
 
sy°em
 
°ack


99 
ST
 
	gR0
,@-
	gR15
 ;
St‹e
 
PS
 
to
 
sy°em
 
°ack


101 
	gORCCR
 #0
	gx20
 ;
Swôch
 
to
 
u£r
 
°ack


102 
	gLD
 @
	gR15
+,
	gR0
 ;
St‹e
 
PC
 
to
 
R0


103 
	gANDCCR
 #0
	gxDF
 ;
Swôch
 
to
 
sy°em
 
°ack


104 
ST
 
	gR0
,@-
	gR15
 ;
St‹e
 
PC
 
to
 
sy°em
 
°ack


106 
	gORCCR
 #0
	gx20
 ;
Swôch
 
back
 
to
 
ªåõve
 
the
 
ªmaöög
 
c⁄ãxt


108 
	gLD
 @
	gR15
+, 
	gMDL
 ;
Re°‹e
 
MDL


109 
	gLD
 @
	gR15
+, 
	gMDH
 ;
Re°‹e
 
MDH


110 
LDM1
 (
R14
,
R13
,
R12
,
R11
,
R10
,
R9
,
R8
Ë;
Re°‹e
 
	gR14
-R8

111 
LDM0
 (
R7
,
R6
,
R5
,
R4
,
R3
,
R2
,
R1
,
R0
Ë;
Re°‹e
 
	gR7
-R0

112 
	gLD
 @
	gR15
+, 
	gRP
 ;
Re°‹e
 
RP


114 
	gANDCCR
 #0
	gxDF
 ;
Swôch
 
back
 
to
 
sy°em
 
°ack
 
the
 
ª°
 
of
 
tick
 
	gISR


116 #¥agm®
ídasm


123 
¥vSëupTimîI¡îru±
( );

132 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

137 *
pxT›OfSèck
 = 0x11111111;

138 
pxT›OfSèck
--;

139 *
pxT›OfSèck
 = 0x22222222;

140 
pxT›OfSèck
--;

141 *
pxT›OfSèck
 = 0x33333333;

142 
pxT›OfSèck
--;

147 *
pxT›OfSèck
 = (
p‹tSTACK_TYPE
)(
pvP¨amëîs
);

148 
pxT›OfSèck
--;

150 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00000000;

151 
pxT›OfSèck
--;

152 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00007777;

153 
pxT›OfSèck
--;

154 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00006666;

155 
pxT›OfSèck
--;

156 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00005555;

157 
pxT›OfSèck
--;

163 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) (
pvP¨amëîs
);

164 
pxT›OfSèck
--;

165 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00003333;

166 
pxT›OfSèck
--;

167 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00002222;

168 
pxT›OfSèck
--;

169 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00001111;

170 
pxT›OfSèck
--;

171 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00000001;

172 
pxT›OfSèck
--;

173 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x0000EEEE;

174 
pxT›OfSèck
--;

175 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x0000DDDD;

176 
pxT›OfSèck
--;

177 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x0000CCCC;

178 
pxT›OfSèck
--;

179 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x0000BBBB;

180 
pxT›OfSèck
--;

181 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x0000AAAA;

182 
pxT›OfSèck
--;

183 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00009999;

184 
pxT›OfSèck
--;

185 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x00008888;

186 
pxT›OfSèck
--;

187 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x11110000;

188 
pxT›OfSèck
--;

189 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x22220000;

190 
pxT›OfSèck
--;

193 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 
pxCode
;

194 
pxT›OfSèck
--;

197 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x001F0030;

199  
pxT›OfSèck
;

200 
	}
}

203 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

206 
	`¥vSëupTimîI¡îru±
();

209 #¥agm®
asm


210 
Re°‹eC⁄ãxt


211 #¥agm®
ídasm


215 
	`__asm
("Ñeti ");

218  
pdFAIL
;

219 
	}
}

222 
	$vP‹tEndScheduÀr
( )

226 
	}
}

229 
	$¥vSëupTimîI¡îru±
( )

232 c⁄° 
p‹tSHORT
 
usRñﬂdVÆue
 = ( p‹tSHORT ) ( ( ( 
c⁄figPER_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) / 32UL ) - 1UL );

236 
TMCSR0_CNTE
 = 0;

237 
TMCSR0_CSL
 = 0x2;

238 
TMCSR0_MOD
 = 0;

239 
TMCSR0_RELD
 = 1;

241 
TMCSR0_UF
 = 0;

242 
TMRLR0
 = 
usRñﬂdVÆue
;

243 
TMCSR0_INTE
 = 1;

244 
TMCSR0_CNTE
 = 1;

245 
TMCSR0_TRG
 = 1;

247 
PORTEN
 = 0x3;

248 
	}
}

251 #i‡
c⁄figUSE_PREEMPTION
 == 1

259 #¥agm®
asm


261 .
globÆ
 
_RñﬂdTimî0_IRQH™dÀr


262 
	g_RñﬂdTimî0_IRQH™dÀr
:

264 
ANDCCR
 #0
xEF
 ;
DißbÀ
 
I¡îru±s


265 
	gSaveC⁄ãxt
 ;
Save
 
c⁄ãxt


266 
	gORCCR
 #0
	gx10
 ;
	gRe
-
íabÀ
 
I¡îru±s


268 
	gLDI
 #0
	gxFFFB
,
R1


269 
	gLDI
 #_tmc§0, 
R0


270 
AND
 
	gR1
,@
	gR0
 ;
CÀ¨
 
RLT0
 
öãºu±
 
Êag


272 
CALL32
 
	g_vTaskIn¸emítTick
,
	gR12
 ;
In¸emít
 
Tick


273 
CALL32
 
	g_vTaskSwôchC⁄ãxt
,
	gR12
 ;
Swôch
 
c⁄ãxt
 
ªquúed


275 
	gANDCCR
 #0
	gxEF
 ;
DißbÀ
 
I¡îru±s


276 
	gRe°‹eC⁄ãxt
 ;
Re°‹e
 
c⁄ãxt


277 
	gORCCR
 #0
	gx10
 ;
	gRe
-
íabÀ
 
I¡îru±s


279 
	gRETI


281 #¥agm®
ídasm


290 
__öãºu±
 
	$RñﬂdTimî0_IRQH™dÀr
( )

293 
TMCSR0_UF
 = 0;

294 
	`vTaskIn¸emítTick
();

295 
	}
}

304 #¥agm®
asm


306 .
globÆ
 
_vP‹tYõldDñayed


307 
	g_vP‹tYõldDñayed
:

309 
ANDCCR
 #0
xEF
 ;
DißbÀ
 
I¡îru±s


310 
	gSaveC⁄ãxt
 ;
Save
 
c⁄ãxt


311 
	gORCCR
 #0
	gx10
 ;
	gRe
-
íabÀ
 
I¡îru±s


313 
	gLDI
 #_di¸, 
R0


314 
	gBANDL
 #0
	gx0E
, @
	gR0
 ;
CÀ¨
 
Dñayed
 
öãºu±
 
Êag


316 
CALL32
 
	g_vTaskSwôchC⁄ãxt
,
	gR12
 ;
Swôch
 
c⁄ãxt
 
ªquúed


318 
	gANDCCR
 #0
	gxEF
 ;
DißbÀ
 
I¡îru±s


319 
	gRe°‹eC⁄ãxt
 ;
Re°‹e
 
c⁄ãxt


320 
	gORCCR
 #0
	gx10
 ;
	gRe
-
íabÀ
 
I¡îru±s


322 
	gRETI


324 #¥agm®
ídasm


332 #¥agm®
asm


334 .
globÆ
 
_vP‹tYõld


335 
	g_vP‹tYõld
:

337 
SaveC⁄ãxt
 ;
Save
 
c⁄ãxt


338 
CALL32
 
	g_vTaskSwôchC⁄ãxt
,
	gR12
 ;
Swôch
 
c⁄ãxt
 
ªquúed


339 
	gRe°‹eC⁄ãxt
 ;
Re°‹e
 
c⁄ãxt


341 
	gRETI


343 #¥agm®
ídasm


	@Libraries/FreeRTOS/Source/portable/Softune/MB91460/portmacro.h

52 #i‚de‡
PORTMACRO_H


53 
	#PORTMACRO_H


	)

56 
	~"mb91467d.h
"

59 
	~<°ddef.h
>

72 
	#p‹tCHAR
 

	)

73 
	#p‹tFLOAT
 

	)

74 
	#p‹tDOUBLE
 

	)

75 
	#p‹tLONG
 

	)

76 
	#p‹tSHORT
 

	)

77 
	#p‹tSTACK_TYPE
 
p‹tLONG


	)

78 
	#p‹tBASE_TYPE
 

	)

80 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

81 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

82 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

84 
	tp‹tLONG
 
	tp‹tTickTy≥
;

85 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

90 #i‡
c⁄figKERNEL_INTERRUPT_PRIORITY
 != 30

91 #îr‹ 
c⁄figKERNEL_INTERRUPT_PRIORITY
 (
£t
 
ö
 
FªeRTOSC⁄fig
.
h
Ë
mu°
 
m©ch
 
the
 
ILM
 
vÆue
 së i¿thê
fﬁlowög
 
löe
 - 30 (1EhË
beög
Åhe .

93 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__asm
(" STILM #1Eh ")

	)

94 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__asm
(" STILM #1Fh ")

	)

96 
	#p‹tENTER_CRITICAL
() \

97 
	`__asm
(" ST PS,@-R15 "); \

98 
	`__asm
(" ANDCCR #0xef "); \

99 

	)

101 
	#p‹tEXIT_CRITICAL
() \

102 
	`__asm
(" LD @R15+,PS "); \

103 

	)

107 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

108 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

109 
	#p‹tBYTE_ALIGNMENT
 4

	)

110 
	#p‹tNOP
(Ë
	`__asm
–"Ç› " );

	)

114 
	#p‹tYIELD
(Ë
	`__asm
–" INT #40H " );

	)

117 
	#p‹tYIELD_FROM_ISR
(Ë
DICR_DLYI
 = 1

	)

121 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

122 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

124 
	#p‹tMINIMAL_STACK_SIZE
 
c⁄figMINIMAL_STACK_SIZE


	)

	@Libraries/FreeRTOS/Source/portable/Softune/MB96340/__STD_LIB_sbrk.c

11 
	~"FªeRTOSC⁄fig.h
"

12 
	~<°dlib.h
>

14 
	gbrk_siz
 = 0;

15 
	t_hìp_t
;

16 
	#ROUNDUP
(
s
Ë(((s)+(
_hìp_t
)-1)&~((_hìp_t)-1))

	)

17 
_hìp_t
 
	g_hìp
[
ROUNDUP
(
c⁄figTOTAL_HEAP_SIZE
)/(_heep_t)];

18 
	#_hìp_size
 
	`ROUNDUP
(
c⁄figTOTAL_HEAP_SIZE
)

	)

20 *
	$sbrk
(
size
)

22 i‡(
brk_siz
 + 
size
 > 
_hìp_size
 || brk_siz + size < 0)

25 
brk_siz
 +
size
;

26 –(*)
_hìp
 + 
brk_siz
 - 
size
);

27 
	}
}

	@Libraries/FreeRTOS/Source/portable/Softune/MB96340/port.c

52 
	~"FªeRTOS.h
"

53 
	~"èsk.h
"

62 
p‹tSTACK_TYPE
 
xGë_DPR_ADB_b™k
( );

67 
p‹tSTACK_TYPE
 
xGë_DTB_PCB_b™k
( );

73 
¥vSëupRLT0I¡îru±
( );

81 
	ttskTCB
;

82 vﬁ©ûê
tskTCB
 * vﬁ©ûê
pxCuºítTCB
;

96 #if––
c⁄figMEMMODEL
 =
p‹tSMALL
 ) || ( c⁄figMEMMODEL =
p‹tMEDIUM
 ) )

98 
	#p‹tSAVE_CONTEXT
() \

99 { 
	`__asm
(" POPW A "); \

100 
	`__asm
(" AND CCR,#H'DF "); \

101 
	`__asm
(" PUSHW A "); \

102 
	`__asm
(" OR CCR,#H'20 "); \

103 
	`__asm
(" POPW A "); \

104 
	`__asm
(" AND CCR,#H'DF "); \

105 
	`__asm
(" PUSHW A "); \

106 
	`__asm
(" OR CCR,#H'20 "); \

107 
	`__asm
(" POPW A "); \

108 
	`__asm
(" AND CCR,#H'DF "); \

109 
	`__asm
(" PUSHW A "); \

110 
	`__asm
(" OR CCR,#H'20 "); \

111 
	`__asm
(" POPW A "); \

112 
	`__asm
(" AND CCR,#H'DF "); \

113 
	`__asm
(" PUSHW A "); \

114 
	`__asm
(" OR CCR,#H'20 "); \

115 
	`__asm
(" POPW A "); \

116 
	`__asm
(" AND CCR,#H'DF "); \

117 
	`__asm
(" PUSHW A "); \

118 
	`__asm
(" OR CCR,#H'20 "); \

119 
	`__asm
(" POPW A "); \

120 
	`__asm
(" AND CCR,#H'DF "); \

121 
	`__asm
(" PUSHW A "); \

122 
	`__asm
(" PUSHW (RW0,RW1,RW2,RW3,RW4,RW5,RW6,RW7) "); \

123 
	`__asm
(" MOVW A, _pxCurrentTCB "); \

124 
	`__asm
(" MOVW A, SP "); \

125 
	`__asm
(" SWAPW "); \

126 
	`__asm
(" MOVW @AL, AH "); \

127 
	`__asm
(" OR CCR,#H'20 "); \

128 }

	)

140 
	#p‹tRESTORE_CONTEXT
() \

141 { 
	`__asm
(" MOVW A, _pxCurrentTCB "); \

142 
	`__asm
(" MOVW A, @A "); \

143 
	`__asm
(" AND CCR,#H'DF "); \

144 
	`__asm
(" MOVW SP, A "); \

145 
	`__asm
(" POPW (RW0,RW1,RW2,RW3,RW4,RW5,RW6,RW7) "); \

146 
	`__asm
(" POPW A "); \

147 
	`__asm
(" OR CCR,#H'20 "); \

148 
	`__asm
(" PUSHW A "); \

149 
	`__asm
(" AND CCR,#H'DF "); \

150 
	`__asm
(" POPW A "); \

151 
	`__asm
(" OR CCR,#H'20 "); \

152 
	`__asm
(" PUSHW A "); \

153 
	`__asm
(" AND CCR,#H'DF "); \

154 
	`__asm
(" POPW A "); \

155 
	`__asm
(" OR CCR,#H'20 "); \

156 
	`__asm
(" PUSHW A "); \

157 
	`__asm
(" AND CCR,#H'DF "); \

158 
	`__asm
(" POPW A "); \

159 
	`__asm
(" OR CCR,#H'20 "); \

160 
	`__asm
(" PUSHW A "); \

161 
	`__asm
(" AND CCR,#H'DF "); \

162 
	`__asm
(" POPW A "); \

163 
	`__asm
(" OR CCR,#H'20 "); \

164 
	`__asm
(" PUSHW A "); \

165 
	`__asm
(" AND CCR,#H'DF "); \

166 
	`__asm
(" POPW A "); \

167 
	`__asm
(" OR CCR,#H'20 "); \

168 
	`__asm
(" PUSHW A "); \

169 }

	)

171 #ñif––
c⁄figMEMMODEL
 =
p‹tCOMPACT
 ) || ( c⁄figMEMMODEL =
p‹tLARGE
 ) )

173 
	#p‹tSAVE_CONTEXT
() \

174 { 
	`__asm
(" POPW A "); \

175 
	`__asm
(" AND CCR,#H'DF "); \

176 
	`__asm
(" PUSHW A "); \

177 
	`__asm
(" OR CCR,#H'20 "); \

178 
	`__asm
(" POPW A "); \

179 
	`__asm
(" AND CCR,#H'DF "); \

180 
	`__asm
(" PUSHW A "); \

181 
	`__asm
(" OR CCR,#H'20 "); \

182 
	`__asm
(" POPW A "); \

183 
	`__asm
(" AND CCR,#H'DF "); \

184 
	`__asm
(" PUSHW A "); \

185 
	`__asm
(" OR CCR,#H'20 "); \

186 
	`__asm
(" POPW A "); \

187 
	`__asm
(" AND CCR,#H'DF "); \

188 
	`__asm
(" PUSHW A "); \

189 
	`__asm
(" OR CCR,#H'20 "); \

190 
	`__asm
(" POPW A "); \

191 
	`__asm
(" AND CCR,#H'DF "); \

192 
	`__asm
(" PUSHW A "); \

193 
	`__asm
(" OR CCR,#H'20 "); \

194 
	`__asm
(" POPW A "); \

195 
	`__asm
(" AND CCR,#H'DF "); \

196 
	`__asm
(" PUSHW A "); \

197 
	`__asm
(" PUSHW (RW0,RW1,RW2,RW3,RW4,RW5,RW6,RW7) "); \

198 
	`__asm
(" MOVL A, _pxCurrentTCB "); \

199 
	`__asm
(" MOVL RL2, A "); \

200 
	`__asm
(" MOVW A, SP "); \

201 
	`__asm
(" MOVW @RL2+0, A "); \

202 
	`__asm
(" MOV A, USB "); \

203 
	`__asm
(" MOV @RL2+2, A "); \

204 }

	)

206 
	#p‹tRESTORE_CONTEXT
() \

207 { 
	`__asm
(" MOVL A, _pxCurrentTCB "); \

208 
	`__asm
(" MOVL RL2, A "); \

209 
	`__asm
(" MOVW A, @RL2+0 "); \

210 
	`__asm
(" AND CCR,#H'DF "); \

211 
	`__asm
(" MOVW SP, A "); \

212 
	`__asm
(" MOV A, @RL2+2 "); \

213 
	`__asm
(" MOV USB, A "); \

214 
	`__asm
(" POPW (RW0,RW1,RW2,RW3,RW4,RW5,RW6,RW7) "); \

215 
	`__asm
(" POPW A "); \

216 
	`__asm
(" OR CCR,#H'20 "); \

217 
	`__asm
(" PUSHW A "); \

218 
	`__asm
(" AND CCR,#H'DF "); \

219 
	`__asm
(" POPW A "); \

220 
	`__asm
(" OR CCR,#H'20 "); \

221 
	`__asm
(" PUSHW A "); \

222 
	`__asm
(" AND CCR,#H'DF "); \

223 
	`__asm
(" POPW A "); \

224 
	`__asm
(" OR CCR,#H'20 "); \

225 
	`__asm
(" PUSHW A "); \

226 
	`__asm
(" AND CCR,#H'DF "); \

227 
	`__asm
(" POPW A "); \

228 
	`__asm
(" OR CCR,#H'20 "); \

229 
	`__asm
(" PUSHW A "); \

230 
	`__asm
(" AND CCR,#H'DF "); \

231 
	`__asm
(" POPW A "); \

232 
	`__asm
(" OR CCR,#H'20 "); \

233 
	`__asm
(" PUSHW A "); \

234 
	`__asm
(" AND CCR,#H'DF "); \

235 
	`__asm
(" POPW A "); \

236 
	`__asm
(" OR CCR,#H'20 "); \

237 
	`__asm
(" PUSHW A "); \

238 }

	)

247 #¥agm®
asm


249 .
GLOBAL
 
	g_xGë_DPR_ADB_b™k


250 .
GLOBAL
 
	g_xGë_DTB_PCB_b™k


251 .
SECTION
 
	gCODE
, CODE, 
	gALIGN
=1

253 
_xGë_DPR_ADB_b™k
:

255 
MOV
 
A
, 
DPR


256 
SWAP


257 
MOV
 
	gA
, 
ADB


258 
ORW
 
	gA


259 #i‡
c⁄figMEMMODEL
 =
p‹tMEDIUM
 || c⁄figMEMMODEL =
p‹tLARGE


260 
	gRETP


261 #ñi‡
c⁄figMEMMODEL
 =
p‹tSMALL
 || c⁄figMEMMODEL =
p‹tCOMPACT


262 
	gRET


266 
	g_xGë_DTB_PCB_b™k
:

268 
MOV
 
A
, 
DTB


269 
SWAP


270 
MOV
 
	gA
, 
PCB


271 
ORW
 
	gA


272 #i‡
c⁄figMEMMODEL
 =
p‹tMEDIUM
 || c⁄figMEMMODEL =
p‹tLARGE


273 
	gRETP


274 #ñi‡
c⁄figMEMMODEL
 =
p‹tSMALL
 || c⁄figMEMMODEL =
p‹tCOMPACT


275 
	gRET


278 #¥agm®
ídasm


287 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

291 *
pxT›OfSèck
 = 0x1111;

292 
pxT›OfSèck
--;

293 *
pxT›OfSèck
 = 0x2222;

294 
pxT›OfSèck
--;

295 *
pxT›OfSèck
 = 0x3333;

296 
pxT›OfSèck
--;

303 #if––
c⁄figMEMMODEL
 =
p‹tCOMPACT
 ) || ( c⁄figMEMMODEL =
p‹tLARGE
 ) )

305 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( ( 
p‹tLONG
 ) ( 
pvP¨amëîs
 ) >> 16 );

306 
pxT›OfSèck
--;

310 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
pvP¨amëîs
 );

311 
pxT›OfSèck
--;

316 #if––
c⁄figMEMMODEL
 =
p‹tMEDIUM
 ) || ( c⁄figMEMMODEL =
p‹tLARGE
 ) )

318 *
pxT›OfSèck
 = ( 
	`xGë_DTB_PCB_b™k
(Ë& 0xff00 ) | ( ( ( 
p‹tLONG
 ) ( 
pxCode
 ) >> 16 ) & 0xff );

319 
pxT›OfSèck
--;

325 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
pxCode
 );

326 
pxT›OfSèck
--;

329 *
pxT›OfSèck
 = 0xE0C0;

330 
pxT›OfSèck
--;

333 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) ( 
pxCode
 );

334 
pxT›OfSèck
--;

337 #i‡
c⁄figMEMMODEL
 =
p‹tSMALL
 || c⁄figMEMMODEL =
p‹tCOMPACT


339 *
pxT›OfSèck
 = 
	`xGë_DTB_PCB_b™k
();

340 
pxT›OfSèck
--;

346 #if––
c⁄figMEMMODEL
 =
p‹tMEDIUM
 ) || ( c⁄figMEMMODEL =
p‹tLARGE
 ) )

348 *
pxT›OfSèck
 = ( 
	`xGë_DTB_PCB_b™k
(Ë& 0xff00 ) | ( ( ( 
p‹tLONG
 ) ( 
pxCode
 ) >> 16 ) & 0xff );

349 
pxT›OfSèck
--;

354 *
pxT›OfSèck
 = 
	`xGë_DPR_ADB_b™k
();

355 
pxT›OfSèck
--;

358 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x9999;

359 
pxT›OfSèck
--;

362 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xAAAA;

363 
pxT›OfSèck
--;

366 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x7777;

367 
pxT›OfSèck
--;

368 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x6666;

369 
pxT›OfSèck
--;

370 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x5555;

371 
pxT›OfSèck
--;

372 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x4444;

373 
pxT›OfSèck
--;

374 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x3333;

375 
pxT›OfSèck
--;

376 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x2222;

377 
pxT›OfSèck
--;

378 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x1111;

379 
pxT›OfSèck
--;

380 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x8888;

382  
pxT›OfSèck
;

383 
	}
}

386 
	$¥vSëupRLT0I¡îru±
( )

389 c⁄° 
p‹tSHORT
 
usRñﬂdVÆue
 = ( p‹tSHORT ) ( ( ( 
c⁄figCLKP1_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) / 16UL ) - 1UL );

392 
TMRLR0
 = 
usRñﬂdVÆue
;

395 
TMCSR0
 = 0x041B;

396 
	}
}

399 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

402 
	`¥vSëupRLT0I¡îru±
();

405 
	`p‹tRESTORE_CONTEXT
();

409 
	`__asm
("Ñeti ");

413  
pdTRUE
;

414 
	}
}

417 
	$vP‹tEndScheduÀr
( )

421 
	}
}

430 #i‡
c⁄figUSE_PREEMPTION
 == 1

438 
__noßvîeg
 
__öãºu±
 
	$¥vRLT0_TICKISR
( )

441 
	`__DI
();

444 
	`p‹tSAVE_CONTEXT
();

447 
	`__EI
();

450 
TMCSR0_UF
 = 0;

454 
	`vTaskIn¸emítTick
();

455 
	`vTaskSwôchC⁄ãxt
();

458 
	`__DI
();

461 
	`p‹tRESTORE_CONTEXT
();

464 
	`__EI
();

465 
	}
}

474 
__öãºu±
 
	$¥vRLT0_TICKISR
( )

477 
TMCSR0_UF
 = 0;

479 
	`vTaskIn¸emítTick
();

480 
	}
}

491 
__noßvîeg
 
__öãºu±
 
	$vP‹tYõld
( )

494 
	`p‹tSAVE_CONTEXT
();

497 
	`vTaskSwôchC⁄ãxt
();

500 
	`p‹tRESTORE_CONTEXT
();

501 
	}
}

504 
__noßvîeg
 
__öãºu±
 
	$vP‹tYõldDñayed
( )

507 
	`__DI
();

510 
	`p‹tSAVE_CONTEXT
();

513 
	`__EI
();

516 
	`__asm
 (" CLRB 03A4H:0 ");

519 
	`vTaskSwôchC⁄ãxt
();

522 
	`__DI
();

525 
	`p‹tRESTORE_CONTEXT
();

528 
	`__EI
();

529 
	}
}

	@Libraries/FreeRTOS/Source/portable/Softune/MB96340/portmacro.h

53 #i‚de‡
PORTMACRO_H


54 
	#PORTMACRO_H


	)

57 
	~<°ddef.h
>

61 
	#p‹tSMALL
 0

	)

62 
	#p‹tMEDIUM
 1

	)

63 
	#p‹tCOMPACT
 2

	)

64 
	#p‹tLARGE
 3

	)

78 
	#p‹tCHAR
 

	)

79 
	#p‹tFLOAT
 

	)

80 
	#p‹tDOUBLE
 

	)

81 
	#p‹tLONG
 

	)

82 
	#p‹tSHORT
 

	)

83 
	#p‹tSTACK_TYPE
 
p‹tSHORT


	)

84 
	#p‹tBASE_TYPE
 
p‹tSHORT


	)

86 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

87 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

88 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

90 
	tp‹tLONG
 
	tp‹tTickTy≥
;

91 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

96 #i‡
c⁄figKERNEL_INTERRUPT_PRIORITY
 != 6

97 #îr‹ 
c⁄figKERNEL_INTERRUPT_PRIORITY
 (
£t
 
ö
 
FªeRTOSC⁄fig
.
h
Ë
mu°
 
m©ch
 
the
 
ILM
 
vÆue
 së i¿thê
fﬁlowög
 
löe
 - #06
H
 
beög
Åhe .

99 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__asm
(" MOV ILM, #06h ")

	)

100 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__asm
(" MOV ILM, #07h ")

	)

102 
	#p‹tENTER_CRITICAL
() \

103 { 
	`__asm
(" PUSHW PS "); \

104 
	`p‹tDISABLE_INTERRUPTS
(); \

105 }

	)

107 
	#p‹tEXIT_CRITICAL
() \

108 { 
	`__asm
(" POPW PS "); \

109 }

	)

114 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

115 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

116 
	#p‹tBYTE_ALIGNMENT
 2

	)

117 
	#p‹tNOP
(Ë
	`__asm
–" NOP " );

	)

121 
	#p‹tYIELD
(Ë
	`__asm
–" INT #122 " );

	)

124 
	#p‹tYIELD_FROM_ISR
(Ë
	`__asm
–" SETB 03A4H:0 " );

	)

128 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

129 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

131 
	#p‹tMINIMAL_STACK_SIZE
 
c⁄figMINIMAL_STACK_SIZE


	)

	@Libraries/FreeRTOS/Source/portable/WizC/PIC18/Drivers/Tick/Tick.c

63 
	~<FªeRTOS.h
>

64 
	~<èsk.h
>

67 
	#p‹tBIT_SET
 (1)

	)

68 
	#p‹tBIT_CLEAR
 (0)

	)

76 
	#p‹tTIMER_COMPARE_BASE
 ((
APROCFREQ
/4)/
c⁄figTICK_RATE_HZ
)

	)

78 #i‡
p‹tTIMER_COMPARE_BASE
 < 0x10000

79 
	#p‹tTIMER_COMPARE_VALUE
 (
p‹tTIMER_COMPARE_BASE
)

	)

80 
	#p‹tTIMER_COMPARE_PS1
 (
p‹tBIT_CLEAR
)

	)

81 
	#p‹tTIMER_COMPARE_PS0
 (
p‹tBIT_CLEAR
)

	)

82 #ñi‡
p‹tTIMER_COMPARE_BASE
 < 0x20000

83 
	#p‹tTIMER_COMPARE_VALUE
 (
p‹tTIMER_COMPARE_BASE
 / 2)

	)

84 
	#p‹tTIMER_COMPARE_PS1
 (
p‹tBIT_CLEAR
)

	)

85 
	#p‹tTIMER_COMPARE_PS0
 (
p‹tBIT_SET
)

	)

86 #ñi‡
p‹tTIMER_COMPARE_BASE
 < 0x40000

87 
	#p‹tTIMER_COMPARE_VALUE
 (
p‹tTIMER_COMPARE_BASE
 / 4)

	)

88 
	#p‹tTIMER_COMPARE_PS1
 (
p‹tBIT_SET
)

	)

89 
	#p‹tTIMER_COMPARE_PS0
 (
p‹tBIT_CLEAR
)

	)

90 #ñi‡
p‹tTIMER_COMPARE_BASE
 < 0x80000

91 
	#p‹tTIMER_COMPARE_VALUE
 (
p‹tTIMER_COMPARE_BASE
 / 8)

	)

92 
	#p‹tTIMER_COMPARE_PS1
 (
p‹tBIT_SET
)

	)

93 
	#p‹tTIMER_COMPARE_PS0
 (
p‹tBIT_SET
)

	)

103 
	$p‹tSëupTick
( )

117 
CCPR1H
 = ( 
p‹tCHAR
 ) ( ( 
p‹tTIMER_COMPARE_VALUE
 >> 8 ) & 0xff );

118 
CCPR1L
 = ( 
p‹tCHAR
 ) ( 
p‹tTIMER_COMPARE_VALUE
 & 0xff );

123 
bCCP1M3
 = 
p‹tBIT_SET
;

124 
bCCP1M2
 = 
p‹tBIT_CLEAR
;

125 
bCCP1M1
 = 
p‹tBIT_SET
;

126 
bCCP1M0
 = 
p‹tBIT_SET
;

131 
bCCP1IE
 = 
p‹tBIT_SET
;

137 
bIPEN
 = 
p‹tBIT_CLEAR
;

138 
bPEIE
 = 
p‹tBIT_SET
;

148 
TMR1H
 = ( 
p‹tCHAR
 ) 0x00;

149 
TMR1L
 = ( 
p‹tCHAR
 ) 0x00;

154 
bRD16
 = 
p‹tBIT_SET
;

155 
bT1CKPS1
 = 
p‹tTIMER_COMPARE_PS1
;

156 
bT1CKPS0
 = 
p‹tTIMER_COMPARE_PS0
;

157 
bT1OSCEN
 = 
p‹tBIT_SET
;

158 
bT1SYNC
 = 
p‹tBIT_SET
;

159 
bTMR1CS
 = 
p‹tBIT_CLEAR
;

161 
bTMR1ON
 = 
p‹tBIT_SET
;

162 
	}
}

	@Libraries/FreeRTOS/Source/portable/WizC/PIC18/Drivers/Tick/isrTick.c

72 #i‚de‡
_FREERTOS_DRIVERS_TICK_ISRTICK_C


73 
	#_FREERTOS_DRIVERS_TICK_ISRTICK_C


	)

79 if–
	gbCCP1IF
 && 
	gbCCP1IE
 )

84 
	gbCCP1IF
 = 0;

89 
vTaskIn¸emítTick
();

91 #i‡
c⁄figUSE_PREEMPTION
 == 1

97 
	guxSwôchReque°ed
 = 
pdTRUE
;

103 #¥agm®
wiz˝p
 
u£lib
 "$__PATHNAME__/Tick.c"

	@Libraries/FreeRTOS/Source/portable/WizC/PIC18/addFreeRTOS.h

65 #i‚de‡
WIZC_FREERTOS_H


66 
	#WIZC_FREERTOS_H


	)

68 #¥agm®
nohóp


69 #¥agm®
wiz˝p
 
ex∑nd∆
 
⁄


70 #¥agm®
wiz˝p
 
£¨ch∑th
 "$__PATHNAME__/libFreeRTOS/Include/"

71 #¥agm®
wiz˝p
 
u£lib
 "$__PATHNAME__/libFreeRTOS/Modules/Croutine.c"

72 #¥agm®
wiz˝p
 
u£lib
 "$__PATHNAME__/libFreeRTOS/Modules/Tasks.c"

73 #¥agm®
wiz˝p
 
u£lib
 "$__PATHNAME__/libFreeRTOS/Modules/Queue.c"

74 #¥agm®
wiz˝p
 
u£lib
 "$__PATHNAME__/libFreeRTOS/Modules/List.c"

75 #¥agm®
wiz˝p
 
u£lib
 "$__PATHNAME__/libFreeRTOS/Modules/Port.c"

	@Libraries/FreeRTOS/Source/portable/WizC/PIC18/port.c

68 
	~<FªeRTOS.h
>

69 
	~<èsk.h
>

71 
	~<mÆloc.h
>

81 
	ttskTCB
;

82 vﬁ©ûê
tskTCB
 * vﬁ©ûê
pxCuºítTCB
;

103 #i‡
_ROMSIZE
 > 0x8000

104 
	#p‹tSTACK_FSR_BYTES
 ( 15 )

	)

105 
	#p‹tSTACK_CALLRETURN_ENTRY_SIZE
 ( 3 )

	)

107 
	#p‹tSTACK_FSR_BYTES
 ( 13 )

	)

108 
	#p‹tSTACK_CALLRETURN_ENTRY_SIZE
 ( 2 )

	)

111 
	#p‹tSTACK_MINIMAL_CALLRETURN_DEPTH
 ( 10 )

	)

112 
	#p‹tSTACK_OTHER_BYTES
 ( 20 )

	)

114 
p‹tSHORT
 
	gusCÆcMöSèckSize
 = 0;

124 
p‹tCHAR
 
	gucCrôiˇlNe°ög
 = 0x7F;

132 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

134 
p‹tCHAR
 
ucS¸©ch
;

139 
	`_Pøgma
("asm")

140 
movlw
 
OVERHEADPAGE0
-
LOCOPTSIZE
+
MAXLOCOPTSIZE


141 
movwf
 
PRODL
,
ACCESS
 ; PRODL 
is
 
u£d
 
as
 
ãmp
 

142 
	`_Pøgma
("asmend")

143 
ucS¸©ch
 = 
PRODL
;

162 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) ( (–
p‹tSHORT
 ) 
pvP¨amëîs
 >> 8) & 0x00ff );

163 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) ( ( 
p‹tSHORT
 ) 
pvP¨amëîs
 & 0x00ff );

168 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x11;

169 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x22;

170 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x33;

171 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x44;

172 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x55;

173 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x66;

174 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x77;

175 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x88;

176 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x99;

177 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0xAA;

178 #i‡
_ROMSIZE
 > 0x8000

179 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0x00;

181 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0xCC;

182 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0xDD;

183 #i‡
_ROMSIZE
 > 0x8000

184 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0xEE;

186 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0xFF;

191 
ucS¸©ch
-- > 0)

193 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0;

202 #i‡
_ROMSIZE
 > 0x8000

203 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 0;

205 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) ( ( ( 
p‹tSHORT
 ) 
pxCode
 >> 8 ) & 0x00ff );

206 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) ( ( 
p‹tSHORT
 ) 
pxCode
 & 0x00ff );

212 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 1;

221 *
pxT›OfSèck
-- = ( 
p‹tSTACK_TYPE
 ) 
p‹tNO_CRITICAL_SECTION_NESTING
;

223  
pxT›OfSèck
;

224 
	}
}

227 
p‹tSHORT
 
	$usP‹tCALCULATE_MINIMAL_STACK_SIZE
( )

232 
	`_Pøgma
("asm")

233 
movlw
 
OVERHEADPAGE0
-
LOCOPTSIZE
+
MAXLOCOPTSIZE


234 
movlb
 
usCÆcMöSèckSize
>>8

235 
movwf
 
usCÆcMöSèckSize
,
BANKED


236 
	`_Pøgma
("asmend")

241 
usCÆcMöSèckSize
 +–
p‹tSTACK_FSR_BYTES
 )

242 + ( 
p‹tSTACK_MINIMAL_CALLRETURN_DEPTH
 * 
p‹tSTACK_CALLRETURN_ENTRY_SIZE
 )

243 + ( 
p‹tSTACK_OTHER_BYTES
 );

245 (
usCÆcMöSèckSize
);

246 
	}
}

250 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

252 
	`p‹tSëupTick
( );

257 
	`p‹tSëupTick
();

262 
	`p‹tRESTORE_CONTEXT
();

267  
pdTRUE
;

268 
	}
}

272 
	$vP‹tEndScheduÀr
( )

279 
	`_Pøgma
(
asmlöe
 
ª£t
);

280 
	}
}

289 
	$vP‹tYõld
( )

294 
	`p‹tSAVE_CONTEXT
–
p‹tINTERRUPTS_UNCHANGED
 );

299 
	`vTaskSwôchC⁄ãxt
();

304 
	`p‹tRESTORE_CONTEXT
();

305 
	}
}

309 *
	$pvP‹tMÆloc
–
p‹tSHORT
 
usW™ãdSize
 )

311 *
pvRëu∫
;

313 
	`vTaskSu•ídAŒ
();

315 
pvRëu∫
 = 
	`mÆloc
––
mÆloc_t
 ) 
usW™ãdSize
 );

317 
	`xTaskResumeAŒ
();

319  
pvRëu∫
;

320 
	}
}

322 
	$vP‹tFªe
–*
pv
 )

324 if–
pv
 )

326 
	`vTaskSu•ídAŒ
();

328 
	`‰ì
–
pv
 );

330 
	`xTaskResumeAŒ
();

332 
	}
}

	@Libraries/FreeRTOS/Source/portable/WizC/PIC18/portmacro.h

57 #i‚de‡
PORTMACRO_H


58 
	#PORTMACRO_H


	)

60 #i‡!
deföed
(
_SERIES
) || _SERIES != 18

64 #i‡!
deföed
(
QUICKCALL
) || QUICKCALL != 1

68 
	~<°ddef.h
>

69 
	~<pic.h
>

71 
	#p‹tCHAR
 

	)

72 
	#p‹tFLOAT
 

	)

73 
	#p‹tDOUBLE
 
p‹tFLOAT


	)

74 
	#p‹tLONG
 

	)

75 
	#p‹tSHORT
 

	)

76 
	#p‹tSTACK_TYPE
 

	)

77 
	#p‹tBASE_TYPE
 

	)

79 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

80 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

81 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) ( 0xFFFF )

	)

83 
	tp‹tLONG
 
	tp‹tTickTy≥
;

84 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) ( 0xFFFFFFFF )

	)

87 
	#p‹tBYTE_ALIGNMENT
 1

	)

95 
	#p‹tINTERRUPTS_FORCED
 (0x01)

	)

101 
	#p‹tINTERRUPTS_UNCHANGED
 (0x00)

	)

106 
	#p‹tINTERRUPTS_INITIAL_STATE
 (
p‹tINTERRUPTS_FORCED
)

	)

111 
	#p‹tDISABLE_INTERRUPTS
() \

114 
bGIE
=0; \

115 } 
bGIE
)

116 

	)

117 
	#p‹tENABLE_INTERRUPTS
() \

120 
bGIE
=1; \

121 } 0)

	)

128 
p‹tCHAR
 
ucCrôiˇlNe°ög
;

130 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
p‹tCHAR
 ) 0 )

	)

132 
	#p‹tENTER_CRITICAL
() \

135 
	`p‹tDISABLE_INTERRUPTS
(); \

143 
ucCrôiˇlNe°ög
++; \

144 } 0)

	)

146 
	#p‹tEXIT_CRITICAL
() \

149 if(
ucCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_SECTION_NESTING
) \

155 
ucCrôiˇlNe°ög
--; \

162 if–
ucCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_SECTION_NESTING
 ) \

164 
	`p‹tENABLE_INTERRUPTS
(); \

166 } 0)

	)

175 
p‹tSHORT
 
usP‹tCALCULATE_MINIMAL_STACK_SIZE
( );

176 
p‹tSHORT
 
usCÆcMöSèckSize
;

178 
	#p‹tMINIMAL_STACK_SIZE
 \

179 ((
usCÆcMöSèckSize
 == 0) \

180 ? 
	`usP‹tCALCULATE_MINIMAL_STACK_SIZE
() \

181 : 
usCÆcMöSèckSize
 )

	)

186 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

222 
	#p‹tSAVE_CONTEXT
–
ucI¡îru±F‹˚d
 ) \

225 
	`p‹tDISABLE_INTERRUPTS
(); \

227 
	`_Pøgma
("asm") \

229 ; 
Push
 
the
 
ªÀv™t
 
SFR
'†⁄tÿthêèsk'
s
 
°ack
 \

231 
movff
 
STATUS
,
POSTDEC2
 \

232 
movff
 
WREG
,
POSTDEC2
 \

233 
movff
 
BSR
,
POSTDEC2
 \

234 
movff
 
PRODH
,
POSTDEC2
 \

235 
movff
 
PRODL
,
POSTDEC2
 \

236 
movff
 
FSR0H
,
POSTDEC2
 \

237 
movff
 
FSR0L
,
POSTDEC2
 \

238 
movff
 
FSR1H
,
POSTDEC2
 \

239 
movff
 
FSR1L
,
POSTDEC2
 \

240 
movff
 
TABLAT
,
POSTDEC2
 \

241 
__ROMSIZE
 > 0x8000 \

242 
movff
 
TBLPTRU
,
POSTDEC2
 \

243 
ídif
 \

244 
movff
 
TBLPTRH
,
POSTDEC2
 \

245 
movff
 
TBLPTRL
,
POSTDEC2
 \

246 
__ROMSIZE
 > 0x8000 \

247 
movff
 
PCLATU
,
POSTDEC2
 \

248 
ídif
 \

249 
movff
 
PCLATH
,
POSTDEC2
 \

251 ; 
St‹e
 
the
 
compûî
-
s¸©ch
-
¨ó
 
as
 
des¸ibed
 
above
. \

253 
movlw
 
OVERHEADPAGE0
-
LOCOPTSIZE
+
MAXLOCOPTSIZE
 \

254 
˛rf
 
FSR0L
,
ACCESS
 \

255 
˛rf
 
FSR0H
,
ACCESS
 \

256 
_πos_S1
: \

257 
movff
 
POSTINC0
,
POSTDEC2
 \

258 
decfsz
 
WREG
,
W
,
ACCESS
 \

259 
SMARTJUMP
 
_πos_S1
 \

261 ; 
Save
 
the
 
pic
 
ˇŒ
/-
°ack
 
bñ⁄gög
 
to
Åhe \

262 ; 
cuºít
 
èsk
 
by
 
c›yög
 
ô
 
to
 
the
Åask'†so·w¨e- \
; sèck. Wêßvêthêh¨dw¨ê°ackÖoöã∏(which \
; i†thênumbî o‡addªs£†⁄Åhê°ackËöÅhe \
; W-ªgi°î fú° beˇu£ wê√ed iàœã∏™d it \
; i†modifõd i¿thêßve-lo› byÉxecutögÖ›'
s
. \

267 ; 
A·î
 
the
 
lo›
Åhê
W
-
is
 
°‹ed
 
⁄
Åhe \

268 ; 
°ack
, 
too
. \

270 
movf
 
STKPTR
,
W
,
ACCESS
 \

271 
bz
 
_πos_s3
 \

272 
_πos_S2
: \

273 
__ROMSIZE
 > 0x8000 \

274 
movff
 
TOSU
,
POSTDEC2
 \

275 
ídif
 \

276 
movff
 
TOSH
,
POSTDEC2
 \

277 
movff
 
TOSL
,
POSTDEC2
 \

278 
p›
 \

279 
t°fsz
 
STKPTR
,
ACCESS
 \

280 
SMARTJUMP
 
_πos_S2
 \

281 
_πos_s3
: \

282 
movwf
 
POSTDEC2
,
ACCESS
 \

284 ; 
Next
 
the
 
vÆue
 
ucCrôiˇlNe°ög
 
u£d
 
by
Åhe \

285 ; 
èsk
 
is
 
°‹ed
 
⁄
 
the
 
°ack
. 
Whí
 \

286 ; (
ucI¡îru±F‹˚d
 =
p‹tINTERRUPTS_FORCED
), 
we
 
ßve
 \

287 ; 
ô
 
as
 0 (
p‹tNO_CRITICAL_SECTION_NESTING
). \

289 
ucI¡îru±F‹˚d
 =
p‹tINTERRUPTS_FORCED
 \

290 
˛rf
 
POSTDEC2
,
ACCESS
 \

292 
movff
 
ucCrôiˇlNe°ög
,
POSTDEC2
 \

293 
ídif
 \

295 ; 
Save
 
the
 
√w
 
t›
 
of
Åhê
so·w¨e
 
°ack
 
ö
Åhê
TCB
. \

297 
movff
 
pxCuºítTCB
,
FSR0L
 \

298 
movff
 
pxCuºítTCB
+1,
FSR0H
 \

299 
movff
 
FSR2L
,
POSTINC0
 \

300 
movff
 
FSR2H
,
POSTINC0
 \

301 
	`_Pøgma
("asmend") \

302 } 0)

	)

309 
	#p‹tRESTORE_CONTEXT
() \

312 
	`_Pøgma
("asm") \

314 ; 
Së
 
FSR0
 
to
 
poöt
Åÿ
pxCuºítTCB
->
pxT›OfSèck
. \

316 
movff
 
pxCuºítTCB
,
FSR0L
 \

317 
movff
 
pxCuºítTCB
+1,
FSR0H
 \

319 ; 
De
-
ª„ªn˚
 
FSR0
 
to
 
£t
 
the
 
addªss
 
ô
 
hﬁds
 
öto
 \

320 ; 
	`FSR2
 (
i
.
e
. *–
pxCuºítTCB
->
pxT›OfSèck
 ) ). 
FSR2
 \

321 ; 
is
 
u£d
 
by
 
wizC
 
as
 
°ackpoöãr
. \

323 
movff
 
POSTINC0
,
FSR2L
 \

324 
movff
 
POSTINC0
,
FSR2H
 \

326 ; 
Next
, 
the
 
vÆue
 
ucCrôiˇlNe°ög
 
u£d
 
by
Åhe \

327 ; 
èsk
 
is
 
ªåõved
 
‰om
 
the
 
°ack
. \

329 
movff
 
PREINC2
,
ucCrôiˇlNe°ög
 \

331 ; 
Rebuûd
 
the
 
pic
 
ˇŒ
/-
°ack
. 
The
 
numbî
 
of
 \

332 ;  
addªs£s
 
is
 
the
 
√xt
 
ôem
 
⁄
Åhê
èsk
 
°ack
. \

333 ; 
Save
 
this
 
numbî
 
ö
 
PRODL
. 
Thí
 
„tch
 
the
 
addªs£s
 \

334 ; 
™d
 
°‹e
 
them
 
⁄
 
the
 
h¨dw¨e°ack
. \

335 ; 
The
 
d©ashìts
 
ßy
 
we
 
ˇn
'àu£ movf‡hîe... \
; \
 PREINC2,PRODL // U£ PRODLá†ãm¥egi°î \
 STKPTR,ACCESS \
_πos_R1: \
 \
 PREINC2,W,ACCESS \
 TOSL,ACCESS \
 PREINC2,W,ACCESS \
 TOSH,ACCESS \
 __ROMSIZE > 0x8000 \
 PREINC2,W,ACCESS \
 TOSU,ACCESS \
 \
 TOSU,ACCESS \
 \
 PRODL,F,ACCESS \
 _πos_R1 \
; \
; Re°‹êthêcompûî'
s
 
w‹kög
 
°‹age
 
¨ó
 
to
 
∑ge
 0 \

356 
movlw
 
OVERHEADPAGE0
-
LOCOPTSIZE
+
MAXLOCOPTSIZE
 \

357 
movwf
 
FSR0L
,
ACCESS
 \

358 
˛rf
 
FSR0H
,
ACCESS
 \

359 
_πos_R2
: \

360 
decf
 
FSR0L
,
F
,
ACCESS
 \

361 
movff
 
PREINC2
,
INDF0
 \

362 
t°fsz
 
FSR0L
,
ACCESS
 \

363 
SMARTJUMP
 
_πos_R2
 \

365 ; 
Re°‹e
 
the
 
s‰
's formingÅheÅasks context. \
; We cannot yetÑestore bsr, wánd status because \
; weÇeedÅheseÑegisters forá finalÅest. \
; \
 PREINC2,PCLATH \
 __ROMSIZE > 0x8000 \
 PREINC2,PCLATU \
 \
 PCLATU,ACCESS \
 \
 PREINC2,TBLPTRL \
 PREINC2,TBLPTRH \
 __ROMSIZE > 0x8000 \
 PREINC2,TBLPTRU \
 \
 TBLPTRU,ACCESS \
 \
 PREINC2,TABLAT \
 PREINC2,FSR1L \
 PREINC2,FSR1H \
 PREINC2,FSR0L \
 PREINC2,FSR0H \
 PREINC2,PRODL \
 PREINC2,PRODH \
; \
; TheÑeturn fromÖortRESTORE_CONTEXT() depends on \
;Åhe value of ucCriticalNesting. When it is zero, \
; interruptsÇeedÅo beÉnabled. This is done viaá \
;Ñetfie instruction because weÇeedÅhe \
; interrupt-enablingándÅheÑeturnÅoÅheÑestored \
;ÅaskÅo be uninterruptable. \
; Because bsr, statusánd Wáreáffected byÅheÅest \
;ÅheyáreÑestoredáfterÅheÅest. \
; \
 ucCriticalNesting>>8 \
 ucCriticalNesting,BANKED \
 _rtos_R4 \
_rtos_R3: \
 PREINC2,BSR \
 PREINC2,WREG \
 PREINC2,STATUS \
 0 ; ReturnÉnabling interrupts \
_rtos_R4: \
 PREINC2,BSR \
 PREINC2,WREG \
 PREINC2,STATUS \
 0 ; Return withoutáffecting interrupts \
_Pragma("asmend") \
} while(0)

414 

	)

417 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

421 
vP‹tYõld
( );

422 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

424 
	#p‹tNOP
(Ë
	`_Pøgma
("asm") \

425 
n›
 \

426 
	`_Pøgma
("asmíd")

	)

430 
	#p‹tTASK_FUNCTION
–
xFun˘i⁄
, 
pvP¨amëîs
 ) \

431 
poöãd
 
	`xFun˘i⁄
–*
pvP¨amëîs
 ) \

432 
	`_Pøgma
(
asmfunc
 
xFun˘i⁄
)

	)

434 
	#p‹tTASK_FUNCTION_PROTO
 
p‹tTASK_FUNCTION


	)

438 vﬁ©ûe

	)

439 

	)

	@Libraries/FreeRTOS/Source/portable/oWatcom/16BitDOS/Flsh186/port.c

75 
	~<°dlib.h
>

76 
	~<i86.h
>

77 
	~<dos.h
>

78 
	~<£tjmp.h
>

80 
	~"FªeRTOS.h
"

81 
	~"èsk.h
"

82 
	~"p‹èsm.h
"

86 
	#p‹tTIMER_EOI_TYPE
 ( 8 )

	)

87 
	#p‹tRESET_PIC
(Ë
	`p‹tOUTPUT_WORD
––
p‹tSHORT
 ) 0xff22, 
p‹tTIMER_EOI_TYPE
 )

	)

88 
	#p‹tTIMER_INT_NUMBER
 0x12

	)

90 
	#p‹tTIMER_1_CONTROL_REGISTER
 ( ( 
p‹tSHORT
 ) 0xff5ê)

	)

91 
	#p‹tTIMER_0_CONTROL_REGISTER
 ( ( 
p‹tSHORT
 ) 0xff56 )

	)

92 
	#p‹tTIMER_INTERRUPT_ENABLE
 ( ( 
p‹tSHORT
 ) 0x2000 )

	)

95 
¥vSëTickFªquícy
–
p‹tLONG
 
ulTickR©eHz
 );

98 
¥vExôFun˘i⁄
( );

100 #i‡
c⁄figUSE_PREEMPTION
 == 1

103 
__öãºu±
 
__Ár
 
¥vPªem±iveTick
( );

107 
__öãºu±
 
__Ár
 
¥vN⁄Pªem±iveTick
( );

111 
__öãºu±
 
__Ár
 
¥vYõldPro˚ss‹
( );

116 
p‹tSHORT
 
	gsScheduÀrRu¬ög
 = 
pdFALSE
;

119 –
__öãºu±
 
__Ár
 *
	gpxOldSwôchISR
 )();

122 
jmp_buf
 
	gxJumpBuf
;

127 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

133 
pxOldSwôchISR
 = 
	`_dos_gëve˘
–
p‹tSWITCH_INT_NUMBER
 );

137 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
, 
¥vYõldPro˚ss‹
 );

139 #i‡
c⁄figUSE_PREEMPTION
 == 1

142 
	`_dos_£tve˘
–
p‹tTIMER_INT_NUMBER
, 
¥vPªem±iveTick
 );

147 
	`_dos_£tve˘
–
p‹tTIMER_INT_NUMBER
, 
¥vN⁄Pªem±iveTick
 );

151 
	`¥vSëTickFªquícy
–
c⁄figTICK_RATE_HZ
 );

154 if–
	`£tjmp
–
xJumpBuf
 ) != 0 )

156 
	`¥vExôFun˘i⁄
();

157 
sScheduÀrRu¬ög
 = 
pdFALSE
;

161 
sScheduÀrRu¬ög
 = 
pdTRUE
;

164 
	`p‹tFIRST_CONTEXT
();

167  
sScheduÀrRu¬ög
;

168 
	}
}

173 #i‡
c⁄figUSE_PREEMPTION
 == 1

174 
__öãºu±
 
__Ár
 
	$¥vPªem±iveTick
( )

177 
	`vTaskIn¸emítTick
();

180 
	`p‹tSWITCH_CONTEXT
();

183 
	`p‹tRESET_PIC
();

184 
	}
}

186 
__öãºu±
 
__Ár
 
	$¥vN⁄Pªem±iveTick
( )

190 
	`vTaskIn¸emítTick
();

191 
	`p‹tRESET_PIC
();

192 
	}
}

196 
__öãºu±
 
__Ár
 
	$¥vYõldPro˚ss‹
( )

199 
	`p‹tSWITCH_CONTEXT
();

200 
	}
}

203 
	$vP‹tEndScheduÀr
( )

208 
	`l⁄gjmp
–
xJumpBuf
, 1 );

209 
	}
}

212 
	$¥vExôFun˘i⁄
( )

214 c⁄° 
p‹tSHORT
 
usTimîDißbÀ
 = 0x0000;

215 
p‹tSHORT
 
usTimî0C⁄åﬁ
;

219 
	`p‹tDISABLE_INTERRUPTS
();

220 if–
sScheduÀrRu¬ög
 =
pdTRUE
 )

224 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
, 
pxOldSwôchISR
 );

230 
	`p‹tOUTPUT_WORD
–
p‹tTIMER_1_CONTROL_REGISTER
, 
usTimîDißbÀ
 );

233 
usTimî0C⁄åﬁ
 = 
	`p‹tINPUT_WORD
–
p‹tTIMER_0_CONTROL_REGISTER
 );

234 
usTimî0C⁄åﬁ
 |
p‹tTIMER_INTERRUPT_ENABLE
;

235 
	`p‹tOUTPUT_WORD
–
p‹tTIMER_0_CONTROL_REGISTER
, 
usTimî0C⁄åﬁ
 );

238 
	`p‹tENABLE_INTERRUPTS
();

243 
	`vTaskCÀ™UpResour˚s
();

244 
	}
}

247 
	$¥vSëTickFªquícy
–
p‹tLONG
 
ulTickR©eHz
 )

249 c⁄° 
p‹tSHORT
 
usMaxCou¡Regi°î
 = 0xff5a;

250 c⁄° 
p‹tSHORT
 
usTimîPri‹ôyRegi°î
 = 0xff32;

251 c⁄° 
p‹tSHORT
 
usTimîE«bÀ
 = 0xC000;

252 c⁄° 
p‹tSHORT
 
usRëriggî
 = 0x0001;

253 c⁄° 
p‹tSHORT
 
usTimîHighPri‹ôy
 = 0x0000;

254 
p‹tSHORT
 
usTimî0C⁄åﬁ
;

258 c⁄° 
p‹tLONG
 
ulClockFªquícy
 = 0x7f31a0;

260 
p‹tLONG
 
ulTimîCou¡
 = 
ulClockFªquícy
 / 
ulTickR©eHz
;

262 
	`p‹tOUTPUT_WORD
–
p‹tTIMER_1_CONTROL_REGISTER
, 
usTimîE«bÀ
 | 
p‹tTIMER_INTERRUPT_ENABLE
 | 
usRëriggî
 );

263 
	`p‹tOUTPUT_WORD
–
usMaxCou¡Regi°î
, ( 
p‹tSHORT
 ) 
ulTimîCou¡
 );

264 
	`p‹tOUTPUT_WORD
–
usTimîPri‹ôyRegi°î
, 
usTimîHighPri‹ôy
 );

267 
usTimî0C⁄åﬁ
 = 
	`p‹tINPUT_WORD
–
p‹tTIMER_0_CONTROL_REGISTER
 );

268 
usTimî0C⁄åﬁ
 &~
p‹tTIMER_INTERRUPT_ENABLE
;

269 
	`p‹tOUTPUT_WORD
–
p‹tTIMER_0_CONTROL_REGISTER
, 
usTimî0C⁄åﬁ
 );

270 
	}
}

	@Libraries/FreeRTOS/Source/portable/oWatcom/16BitDOS/Flsh186/portmacro.h

52 #i‚de‡
PORTMACRO_H


53 
	#PORTMACRO_H


	)

55 #ifde‡
__˝lu•lus


71 
	#p‹tCHAR
 

	)

72 
	#p‹tFLOAT
 

	)

73 
	#p‹tDOUBLE
 

	)

74 
	#p‹tLONG
 

	)

75 
	#p‹tSHORT
 

	)

76 
	#p‹tSTACK_TYPE
 
p‹tSHORT


	)

77 
	#p‹tBASE_TYPE
 
p‹tSHORT


	)

79 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

80 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

81 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

83 
	tp‹tLONG
 
	tp‹tTickTy≥
;

84 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

89 
p‹tENTER_CRITICAL
( );

90 #¥agm®
aux
 
p‹tENTER_CRITICAL
 = "pushf" \

93 
p‹tEXIT_CRITICAL
( );

94 #¥agm®
aux
 
p‹tEXIT_CRITICAL
 = "popf";

96 
p‹tDISABLE_INTERRUPTS
( );

97 #¥agm®
aux
 
p‹tDISABLE_INTERRUPTS
 = "cli";

99 
p‹tENABLE_INTERRUPTS
( );

100 #¥agm®
aux
 
p‹tENABLE_INTERRUPTS
 = "sti";

104 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

105 
	#p‹tSWITCH_INT_NUMBER
 0x80

	)

106 
	#p‹tYIELD
(Ë
__asm
{ 
p‹tSWITCH_INT_NUMBER
 }

	)

107 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

108 
	#p‹tBYTE_ALIGNMENT
 2

	)

109 
	#p‹tINITIAL_SW
 ( ( 
p‹tSTACK_TYPE
 ) 0x0202 )

	)

110 
	#p‹tNOP
(Ë
__asm
{ 
n›
 }

	)

114 
	#p‹tINPUT_BYTE
–
xAddr
 ) 
	`öp
–xAdd∏)

	)

115 
	#p‹tOUTPUT_BYTE
–
xAddr
, 
ucVÆue
 ) 
	`ouç
–xAddr, ucVÆuê)

	)

116 
	#p‹tINPUT_WORD
–
xAddr
 ) 
	`öpw
–xAdd∏)

	)

117 
	#p‹tOUTPUT_WORD
–
xAddr
, 
usVÆue
 ) 
	`ouçw
–xAddr, usVÆuê)

	)

121 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

122 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

124 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/oWatcom/16BitDOS/PC/port.c

75 
	~<°dlib.h
>

76 
	~<°dio.h
>

77 
	~<i86.h
>

78 
	~<dos.h
>

79 
	~<£tjmp.h
>

81 
	~"FªeRTOS.h
"

82 
	~"èsk.h
"

83 
	~"p‹èsm.h
"

92 
	#p‹tTIMER_INT_NUMBER
 0x08

	)

95 
¥vSëTickFªquícy
–
p‹tLONG
 
ulTickR©eHz
 );

98 
¥vExôFun˘i⁄
( );

103 
¥vP‹tRe£tPIC
( );

107 #i‡
c⁄figUSE_PREEMPTION
 == 1

110 
__öãºu±
 
__Ár
 
¥vPªem±iveTick
( );

114 
__öãºu±
 
__Ár
 
¥vN⁄Pªem±iveTick
( );

117 
__öãºu±
 
__Ár
 
¥vYõldPro˚ss‹
( );

121 
¥vSëTickFªquícyDeÁu…
( );

126 
p‹tSHORT
 
	gsDOSTickCou¡î
;

129 
p‹tSHORT
 
	gsScheduÀrRu¬ög
 = 
pdFALSE
;

132 –
__öãºu±
 
__Ár
 *
	gpxOldSwôchISR
 )();

135 –
__öãºu±
 
__Ár
 *
	gpxOldSwôchISRPlus1
 )();

138 
jmp_buf
 
	gxJumpBuf
;

143 
p‹tBASE_TYPE
 
	$xP‹tSèπScheduÀr
( )

145 
pxISR
 
pxOrigöÆTickISR
;

151 
pxOldSwôchISR
 = 
	`_dos_gëve˘
–
p‹tSWITCH_INT_NUMBER
 );

152 
pxOrigöÆTickISR
 = 
	`_dos_gëve˘
–
p‹tTIMER_INT_NUMBER
 );

153 
pxOldSwôchISRPlus1
 = 
	`_dos_gëve˘
–
p‹tSWITCH_INT_NUMBER
 + 1 );

155 
	`¥vSëTickFªquícy
–
c⁄figTICK_RATE_HZ
 );

159 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
, 
¥vYõldPro˚ss‹
 );

163 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
 + 1, 
pxOrigöÆTickISR
 );

165 #i‡
c⁄figUSE_PREEMPTION
 == 1

168 
	`_dos_£tve˘
–
p‹tTIMER_INT_NUMBER
, 
¥vPªem±iveTick
 );

173 
	`_dos_£tve˘
–
p‹tTIMER_INT_NUMBER
, 
¥vN⁄Pªem±iveTick
 );

180 
sDOSTickCou¡î
 = 
p‹tTICKS_PER_DOS_TICK
;

183 if–
	`£tjmp
–
xJumpBuf
 ) != 0 )

185 
	`¥vExôFun˘i⁄
();

186 
sScheduÀrRu¬ög
 = 
pdFALSE
;

190 
sScheduÀrRu¬ög
 = 
pdTRUE
;

193 
	`p‹tFIRST_CONTEXT
();

196  
sScheduÀrRu¬ög
;

197 
	}
}

202 #i‡
c⁄figUSE_PREEMPTION
 == 1

205 
__öãºu±
 
__Ár
 
	$¥vPªem±iveTick
( )

208 
	`vTaskIn¸emítTick
();

211 
	`p‹tSWITCH_CONTEXT
();

214 
	`¥vP‹tRe£tPIC
();

215 
	}
}

217 
__öãºu±
 
__Ár
 
	$¥vN⁄Pªem±iveTick
( )

221 
	`vTaskIn¸emítTick
();

222 
	`¥vP‹tRe£tPIC
();

223 
	}
}

228 
__öãºu±
 
__Ár
 
	$¥vYõldPro˚ss‹
( )

231 
	`p‹tSWITCH_CONTEXT
();

232 
	}
}

235 
	$¥vP‹tRe£tPIC
( )

241 --
sDOSTickCou¡î
;

242 if–
sDOSTickCou¡î
 <= 0 )

244 
sDOSTickCou¡î
 = ( 
p‹tSHORT
 ) 
p‹tTICKS_PER_DOS_TICK
;

245 
__asm
{ 
p‹tSWITCH_INT_NUMBER
 + 1 };

251 
__asm


253 
mov
 
Æ
, 20
H


254 
out
 20
H
, 
Æ


257 
	}
}

260 
	$vP‹tEndScheduÀr
( )

265 
	`l⁄gjmp
–
xJumpBuf
, 1 );

266 
	}
}

269 
	$¥vExôFun˘i⁄
( )

271 –
__öãºu±
 
__Ár
 *
pxOrigöÆTickISR
 )();

275 
	`p‹tDISABLE_INTERRUPTS
();

276 if–
sScheduÀrRu¬ög
 =
pdTRUE
 )

279 
pxOrigöÆTickISR
 = 
	`_dos_gëve˘
–
p‹tSWITCH_INT_NUMBER
 + 1 );

280 
	`_dos_£tve˘
–
p‹tTIMER_INT_NUMBER
, 
pxOrigöÆTickISR
 );

281 
	`¥vSëTickFªquícyDeÁu…
();

285 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
, 
pxOldSwôchISR
 );

286 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
 + 1, 
pxOldSwôchISRPlus1
 );

290 
	`p‹tENABLE_INTERRUPTS
();

295 
	`vTaskCÀ™UpResour˚s
();

296 
	}
}

299 
	$¥vSëTickFªquícy
–
p‹tLONG
 
ulTickR©eHz
 )

301 c⁄° 
p‹tSHORT
 
usPIT_MODE
 = ( portSHORT ) 0x43;

302 c⁄° 
p‹tSHORT
 
usPIT0
 = ( portSHORT ) 0x40;

303 c⁄° 
p‹tLONG
 
ulPIT_CONST
 = ( portLONG ) 1193180;

304 c⁄° 
p‹tSHORT
 
us8254_CTR0_MODE3
 = ( portSHORT ) 0x36;

305 
p‹tLONG
 
ulOuçut
;

308 
	`p‹tOUTPUT_BYTE
–
usPIT_MODE
, 
us8254_CTR0_MODE3
 );

309 
ulOuçut
 = 
ulPIT_CONST
 / 
ulTickR©eHz
;

311 
	`p‹tOUTPUT_BYTE
–
usPIT0
, ( 
p‹tSHORT
 )–
ulOuçut
 & ( 
p‹tLONG
 ) 0xff ) );

312 
ulOuçut
 >>= 8;

313 
	`p‹tOUTPUT_BYTE
–
usPIT0
, ( 
p‹tSHORT
 ) ( 
ulOuçut
 & ( 
p‹tLONG
 ) 0xff ) );

314 
	}
}

317 
	$¥vSëTickFªquícyDeÁu…
( )

319 c⁄° 
p‹tSHORT
 
usPIT_MODE
 = ( portSHORT ) 0x43;

320 c⁄° 
p‹tSHORT
 
usPIT0
 = ( portSHORT ) 0x40;

321 c⁄° 
p‹tSHORT
 
us8254_CTR0_MODE3
 = ( portSHORT ) 0x36;

323 
	`p‹tOUTPUT_BYTE
–
usPIT_MODE
, 
us8254_CTR0_MODE3
 );

324 
	`p‹tOUTPUT_BYTE
–
usPIT0
,0 );

325 
	`p‹tOUTPUT_BYTE
–
usPIT0
,0 );

326 
	}
}

	@Libraries/FreeRTOS/Source/portable/oWatcom/16BitDOS/PC/portmacro.h

52 #i‚de‡
PORTMACRO_H


53 
	#PORTMACRO_H


	)

55 #ifde‡
__˝lu•lus


70 
	#p‹tCHAR
 

	)

71 
	#p‹tFLOAT
 

	)

72 
	#p‹tDOUBLE
 

	)

73 
	#p‹tLONG
 

	)

74 
	#p‹tSHORT
 

	)

75 
	#p‹tSTACK_TYPE
 
p‹tSHORT


	)

76 
	#p‹tBASE_TYPE
 
p‹tSHORT


	)

78 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

79 
	tp‹tSHORT
 
	tp‹tTickTy≥
;

80 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffff

	)

82 
	tp‹tLONG
 
	tp‹tTickTy≥
;

83 
	#p‹tMAX_DELAY
 ( 
p‹tTickTy≥
 ) 0xffffffff

	)

88 
p‹tENTER_CRITICAL
( );

89 #¥agm®
aux
 
p‹tENTER_CRITICAL
 = "pushf" \

91 
p‹tEXIT_CRITICAL
( );

92 #¥agm®
aux
 
p‹tEXIT_CRITICAL
 = "popf";

94 
p‹tDISABLE_INTERRUPTS
( );

95 #¥agm®
aux
 
p‹tDISABLE_INTERRUPTS
 = "cli";

97 
p‹tENABLE_INTERRUPTS
( );

98 #¥agm®
aux
 
p‹tENABLE_INTERRUPTS
 = "sti";

102 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

103 
	#p‹tSWITCH_INT_NUMBER
 0x80

	)

104 
	#p‹tYIELD
(Ë
__asm
{ 
p‹tSWITCH_INT_NUMBER
 }

	)

105 
	#p‹tDOS_TICK_RATE
 ( 18.20648 )

	)

106 
	#p‹tTICK_RATE_MS
 ( ( 
p‹tTickTy≥
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

107 
	#p‹tTICKS_PER_DOS_TICK
 ( ( 
p‹tSHORT
 ) ( ( ( 
p‹tDOUBLE
 ) 
c⁄figTICK_RATE_HZ
 / 
p‹tDOS_TICK_RATE
 ) + 0.5 ) )

	)

108 
	#p‹tINITIAL_SW
 ( ( 
p‹tSTACK_TYPE
 ) 0x0202 )

	)

112 
	#p‹tINPUT_BYTE
–
xAddr
 ) 
	`öp
–xAdd∏)

	)

113 
	#p‹tOUTPUT_BYTE
–
xAddr
, 
ucVÆue
 ) 
	`ouç
–xAddr, ucVÆuê)

	)

114 
	#p‹tNOP
(Ë
__asm
{ 
n›
 }

	)

118 
	#p‹tTASK_FUNCTION_PROTO
–
vTaskFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vTaskFun˘i⁄
–*pvP¨amëî†)

	)

119 
	#p‹tTASK_FUNCTION
–
vTaskFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vTaskFun˘i⁄
–*pvP¨amëî†)

	)

121 #ifde‡
__˝lu•lus


	@Libraries/FreeRTOS/Source/portable/oWatcom/16BitDOS/common/portasm.h

52 
	ttskTCB
;

53 vﬁ©ûê
tskTCB
 * vﬁ©ûê
pxCuºítTCB
;

54 
vTaskSwôchC⁄ãxt
( );

61 
p‹tSWITCH_CONTEXT
( );

68 
p‹tFIRST_CONTEXT
( );

76 #ifde‡
DEBUG_BUILD


78 #¥agm®
aux
 
p‹tSWITCH_CONTEXT
 = "mováx, segÖxCurrentTCB" \

94 #¥agm®
aux
 
p‹tFIRST_CONTEXT
 = "mováx, segÖxCurrentTCB" \

108 #¥agm®
aux
 
p‹tSWITCH_CONTEXT
 = "mováx, segÖxCurrentTCB" \

121 #¥agm®
aux
 
p‹tFIRST_CONTEXT
 = "mováx, segÖxCurrentTCB" \

	@Libraries/FreeRTOS/Source/portable/oWatcom/16BitDOS/common/portcomn.c

71 
	~<°dlib.h
>

72 
	~"FªeRTOS.h
"

77 
p‹tSTACK_TYPE
 *
	$pxP‹tInôüli£Sèck
–
p‹tSTACK_TYPE
 *
pxT›OfSèck
, 
pdTASK_CODE
 
pxCode
, *
pvP¨amëîs
 )

79 
p‹tSTACK_TYPE
 
DS_Reg
 = 0, *
pxOrigöÆSP
;

84 *
pxT›OfSèck
 = 0x1111;

85 
pxT›OfSèck
--;

86 *
pxT›OfSèck
 = 0x2222;

87 
pxT›OfSèck
--;

88 *
pxT›OfSèck
 = 0x3333;

89 
pxT›OfSèck
--;

90 *
pxT›OfSèck
 = 0x4444;

91 
pxT›OfSèck
--;

92 *
pxT›OfSèck
 = 0x5555;

93 
pxT›OfSèck
--;

102 *
pxT›OfSèck
 = 
p‹tINITIAL_SW
;

103 
pxT›OfSèck
--;

104 *
pxT›OfSèck
 = 
	`FP_SEG
–
pxCode
 );

105 
pxT›OfSèck
--;

106 *
pxT›OfSèck
 = 
	`FP_OFF
–
pxCode
 );

107 
pxT›OfSèck
--;

114 
pxOrigöÆSP
 = 
pxT›OfSèck
;

119 *
pxT›OfSèck
 = 
	`FP_OFF
–
pvP¨amëîs
 );

120 
pxT›OfSèck
--;

121 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xCCCC;

122 
pxT›OfSèck
--;

123 *
pxT›OfSèck
 = 
	`FP_SEG
–
pvP¨amëîs
 );

124 
pxT›OfSèck
--;

125 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xBBBB;

126 
pxT›OfSèck
--;

127 *
pxT›OfSèck
 = 
	`FP_OFF
–
pxOrigöÆSP
 );

128 
pxT›OfSèck
--;

129 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xBBBB;

130 
pxT›OfSèck
--;

131 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0x0123;

132 
pxT›OfSèck
--;

133 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xDDDD;

136 
__asm
{ 
MOV
 
DS_Reg
, 
DS
 };

138 
pxT›OfSèck
--;

139 *
pxT›OfSèck
 = 
DS_Reg
;

141 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = ( 
p‹tSTACK_TYPE
 ) 0xEEEE;

145 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = 
	`FP_OFF
–
pvP¨amëîs
 );

147 
pxT›OfSèck
--;

148 *
pxT›OfSèck
 = 
	`FP_OFF
–
pvP¨amëîs
 );

151 #ifde‡
DEBUG_BUILD


156 
pxT›OfSèck
--;

161  
pxT›OfSèck
;

162 
	}
}

	@Libraries/FreeRTOS/Source/queue.c

52 
	~<°dlib.h
>

53 
	~<°rög.h
>

54 
	~"FªeRTOS.h
"

55 
	~"èsk.h
"

56 
	~"¸outöe.h
"

63 
	#queueUNLOCKED
 ( ( sig√d 
p‹tBASE_TYPE
 ) -1 )

	)

64 
	#queueLOCKED_UNMODIFIED
 ( ( sig√d 
p‹tBASE_TYPE
 ) 0 )

	)

66 
	#queueERRONEOUS_UNBLOCK
 ( -1 )

	)

69 
	#queueSEND_TO_BACK
 ( 0 )

	)

70 
	#queueSEND_TO_FRONT
 ( 1 )

	)

73 
	#pxMuãxHﬁdî
 
pcTaû


	)

74 
	#uxQueueTy≥
 
pcHód


	)

75 
	#uxRecursiveCÆlCou¡
 
pcRódFrom


	)

76 
	#queueQUEUE_IS_MUTEX
 
NULL


	)

80 
	#queueSEMAPHORE_QUEUE_ITEM_LENGTH
 ( 0 )

	)

81 
	#queueDONT_BLOCK
 ( ( 
p‹tTickTy≥
 ) 0 )

	)

82 
	#queueMUTEX_GIVE_BLOCK_TIME
 ( ( 
p‹tTickTy≥
 ) 0 )

	)

88 
	sQueueDeföôi⁄


90 sig√d 
p‹tCHAR
 *
	mpcHód
;

91 sig√d 
p‹tCHAR
 *
	mpcTaû
;

93 sig√d 
p‹tCHAR
 *
	mpcWrôeTo
;

94 sig√d 
p‹tCHAR
 *
	mpcRódFrom
;

96 
xLi°
 
	mxTasksWaôögToSíd
;

97 
xLi°
 
	mxTasksWaôögToRe˚ive
;

99 vﬁ©ûê
p‹tBASE_TYPE
 
	muxMesßgesWaôög
;

100 
p‹tBASE_TYPE
 
	muxLígth
;

101 
p‹tBASE_TYPE
 
	muxIãmSize
;

103 sig√d 
p‹tBASE_TYPE
 
	mxRxLock
;

104 sig√d 
p‹tBASE_TYPE
 
	mxTxLock
;

106 } 
	txQUEUE
;

114 
xQUEUE
 * 
	txQueueH™dÀ
;

121 
xQueueH™dÀ
 
xQueueCª©e
–
p‹tBASE_TYPE
 
uxQueueLígth
, p‹tBASE_TYPE 
uxIãmSize
 );

122 sig√d 
p‹tBASE_TYPE
 
xQueueGíîicSíd
–
xQueueH™dÀ
 
xQueue
, c⁄° * c⁄° 
pvIãmToQueue
, 
p‹tTickTy≥
 
xTicksToWaô
,Ö‹tBASE_TYPE 
xC›yPosôi⁄
 );

123 
p‹tBASE_TYPE
 
uxQueueMesßgesWaôög
–c⁄° 
xQueueH™dÀ
 
pxQueue
 );

124 
vQueueDñëe
–
xQueueH™dÀ
 
xQueue
 );

125 sig√d 
p‹tBASE_TYPE
 
xQueueGíîicSídFromISR
–
xQueueH™dÀ
 
pxQueue
, c⁄° * c⁄° 
pvIãmToQueue
, sig√dÖ‹tBASE_TYPE *
pxHighîPri‹ôyTaskWokí
,Ö‹tBASE_TYPE 
xC›yPosôi⁄
 );

126 sig√d 
p‹tBASE_TYPE
 
xQueueGíîicRe˚ive
–
xQueueH™dÀ
 
pxQueue
, * c⁄° 
pvBuf„r
, 
p‹tTickTy≥
 
xTicksToWaô
,Ö‹tBASE_TYPE 
xJu°Pìkög
 );

127 sig√d 
p‹tBASE_TYPE
 
xQueueRe˚iveFromISR
–
xQueueH™dÀ
 
pxQueue
, * c⁄° 
pvBuf„r
, sig√dÖ‹tBASE_TYPE *
pxTaskWokí
 );

128 
xQueueH™dÀ
 
xQueueCª©eMuãx
( );

129 
xQueueH™dÀ
 
xQueueCª©eCou¡ögSem≠h‹e
–
p‹tBASE_TYPE
 
uxCou¡VÆue
, p‹tBASE_TYPE 
uxInôülCou¡
 );

130 
p‹tBASE_TYPE
 
xQueueTakeMuãxRecursive
–
xQueueH™dÀ
 
xMuãx
, 
p‹tTickTy≥
 
xBlockTime
 );

131 
p‹tBASE_TYPE
 
xQueueGiveMuãxRecursive
–
xQueueH™dÀ
 
xMuãx
 );

132 sig√d 
p‹tBASE_TYPE
 
xQueueA…GíîicSíd
–
xQueueH™dÀ
 
pxQueue
, c⁄° * c⁄° 
pvIãmToQueue
, 
p‹tTickTy≥
 
xTicksToWaô
,Ö‹tBASE_TYPE 
xC›yPosôi⁄
 );

133 sig√d 
p‹tBASE_TYPE
 
xQueueA…GíîicRe˚ive
–
xQueueH™dÀ
 
pxQueue
, * c⁄° 
pvBuf„r
, 
p‹tTickTy≥
 
xTicksToWaô
,Ö‹tBASE_TYPE 
xJu°Pìkög
 );

134 sig√d 
p‹tBASE_TYPE
 
xQueueIsQueueEm±yFromISR
–c⁄° 
xQueueH™dÀ
 
pxQueue
 );

135 sig√d 
p‹tBASE_TYPE
 
xQueueIsQueueFuŒFromISR
–c⁄° 
xQueueH™dÀ
 
pxQueue
 );

136 
p‹tBASE_TYPE
 
uxQueueMesßgesWaôögFromISR
–c⁄° 
xQueueH™dÀ
 
pxQueue
 );

142 #i‡
c⁄figUSE_CO_ROUTINES
 == 1

143 sig√d 
p‹tBASE_TYPE
 
xQueueCRSídFromISR
–
xQueueH™dÀ
 
pxQueue
, c⁄° *
pvIãmToQueue
, sig√dÖ‹tBASE_TYPE 
xCoRoutöePªviou¶yWokí
 );

144 sig√d 
p‹tBASE_TYPE
 
xQueueCRRe˚iveFromISR
–
xQueueH™dÀ
 
pxQueue
, *
pvBuf„r
, sig√dÖ‹tBASE_TYPE *
pxTaskWokí
 );

145 sig√d 
p‹tBASE_TYPE
 
xQueueCRSíd
–
xQueueH™dÀ
 
pxQueue
, c⁄° *
pvIãmToQueue
, 
p‹tTickTy≥
 
xTicksToWaô
 );

146 sig√d 
p‹tBASE_TYPE
 
xQueueCRRe˚ive
–
xQueueH™dÀ
 
pxQueue
, *
pvBuf„r
, 
p‹tTickTy≥
 
xTicksToWaô
 );

153 #i‡
c⁄figQUEUE_REGISTRY_SIZE
 > 0

158 
	sQUEUE_REGISTRY_ITEM


160 sig√d 
p‹tCHAR
 *
	mpcQueueName
;

161 
xQueueH™dÀ
 
	mxH™dÀ
;

162 } 
	txQueueRegi°ryIãm
;

167 
xQueueRegi°ryIãm
 
	gxQueueRegi°ry
[ 
c⁄figQUEUE_REGISTRY_SIZE
 ];

171 
vQueueUƒegi°îQueue
–
xQueueH™dÀ
 
xQueue
 );

172 
vQueueAddToRegi°ry
–
xQueueH™dÀ
 
xQueue
, sig√d 
p‹tCHAR
 *
pcQueueName
 );

183 
¥vU∆ockQueue
–
xQueueH™dÀ
 
pxQueue
 );

190 sig√d 
p‹tBASE_TYPE
 
¥vIsQueueEm±y
–c⁄° 
xQueueH™dÀ
 
pxQueue
 );

197 sig√d 
p‹tBASE_TYPE
 
¥vIsQueueFuŒ
–c⁄° 
xQueueH™dÀ
 
pxQueue
 );

203 
¥vC›yD©aToQueue
–
xQUEUE
 *
pxQueue
, c⁄° *
pvIãmToQueue
, 
p‹tBASE_TYPE
 
xPosôi⁄
 );

208 
¥vC›yD©aFromQueue
–
xQUEUE
 * c⁄° 
pxQueue
, c⁄° *
pvBuf„r
 );

215 
	#¥vLockQueue
–
pxQueue
 ) \

217 
	`èskENTER_CRITICAL
(); \

219 if–
pxQueue
->
xRxLock
 =
queueUNLOCKED
 ) \

221 
pxQueue
->
xRxLock
 = 
queueLOCKED_UNMODIFIED
; \

223 if–
pxQueue
->
xTxLock
 =
queueUNLOCKED
 ) \

225 
pxQueue
->
xTxLock
 = 
queueLOCKED_UNMODIFIED
; \

228 
	`èskEXIT_CRITICAL
(); \

229 }

	)

237 
xQueueH™dÀ
 
	$xQueueCª©e
–
p‹tBASE_TYPE
 
uxQueueLígth
, p‹tBASE_TYPE 
uxIãmSize
 )

239 
xQUEUE
 *
pxNewQueue
;

240 
size_t
 
xQueueSizeInByãs
;

243 if–
uxQueueLígth
 > ( 
p‹tBASE_TYPE
 ) 0 )

245 
pxNewQueue
 = ( 
xQUEUE
 * ) 
	`pvP‹tMÆloc
( ( xQUEUE ) );

246 if–
pxNewQueue
 !
NULL
 )

250 
xQueueSizeInByãs
 = ( 
size_t
 ) ( 
uxQueueLígth
 * 
uxIãmSize
 ) + ( size_t ) 1;

252 
pxNewQueue
->
pcHód
 = ( sig√d 
p‹tCHAR
 * ) 
	`pvP‹tMÆloc
–
xQueueSizeInByãs
 );

253 if–
pxNewQueue
->
pcHód
 !
NULL
 )

257 
pxNewQueue
->
pcTaû
 =ÖxNewQueue->
pcHód
 + ( 
uxQueueLígth
 * 
uxIãmSize
 );

258 
pxNewQueue
->
uxMesßgesWaôög
 = 0;

259 
pxNewQueue
->
pcWrôeTo
 =ÖxNewQueue->
pcHód
;

260 
pxNewQueue
->
pcRódFrom
 =ÖxNewQueue->
pcHód
 + ( ( 
uxQueueLígth
 - 1 ) * 
uxIãmSize
 );

261 
pxNewQueue
->
uxLígth
 = 
uxQueueLígth
;

262 
pxNewQueue
->
uxIãmSize
 = uxItemSize;

263 
pxNewQueue
->
xRxLock
 = 
queueUNLOCKED
;

264 
pxNewQueue
->
xTxLock
 = 
queueUNLOCKED
;

267 
	`vLi°Inôüli£
–&–
pxNewQueue
->
xTasksWaôögToSíd
 ) );

268 
	`vLi°Inôüli£
–&–
pxNewQueue
->
xTasksWaôögToRe˚ive
 ) );

270 
	`åa˚QUEUE_CREATE
–
pxNewQueue
 );

272  
pxNewQueue
;

276 
	`åa˚QUEUE_CREATE_FAILED
();

277 
	`vP‹tFªe
–
pxNewQueue
 );

284  
NULL
;

285 
	}
}

288 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

290 
xQueueH™dÀ
 
	$xQueueCª©eMuãx
( )

292 
xQUEUE
 *
pxNewQueue
;

295 
pxNewQueue
 = ( 
xQUEUE
 * ) 
	`pvP‹tMÆloc
( ( xQUEUE ) );

296 if–
pxNewQueue
 !
NULL
 )

299 
pxNewQueue
->
pxMuãxHﬁdî
 = 
NULL
;

300 
pxNewQueue
->
uxQueueTy≥
 = 
queueQUEUE_IS_MUTEX
;

304 
pxNewQueue
->
pcWrôeTo
 = 
NULL
;

305 
pxNewQueue
->
pcRódFrom
 = 
NULL
;

310 
pxNewQueue
->
uxMesßgesWaôög
 = 0;

311 
pxNewQueue
->
uxLígth
 = 1;

312 
pxNewQueue
->
uxIãmSize
 = 0;

313 
pxNewQueue
->
xRxLock
 = 
queueUNLOCKED
;

314 
pxNewQueue
->
xTxLock
 = 
queueUNLOCKED
;

317 
	`vLi°Inôüli£
–&–
pxNewQueue
->
xTasksWaôögToSíd
 ) );

318 
	`vLi°Inôüli£
–&–
pxNewQueue
->
xTasksWaôögToRe˚ive
 ) );

321 
	`xQueueGíîicSíd
–
pxNewQueue
, 
NULL
, 0, 
queueSEND_TO_BACK
 );

323 
	`åa˚CREATE_MUTEX
–
pxNewQueue
 );

327 
	`åa˚CREATE_MUTEX_FAILED
();

330  
pxNewQueue
;

331 
	}
}

336 #i‡
c⁄figUSE_RECURSIVE_MUTEXES
 == 1

338 
p‹tBASE_TYPE
 
	$xQueueGiveMuãxRecursive
–
xQueueH™dÀ
 
pxMuãx
 )

340 
p‹tBASE_TYPE
 
xRëu∫
;

348 if–
pxMuãx
->
pxMuãxHﬁdî
 =
	`xTaskGëCuºítTaskH™dÀ
() )

350 
	`åa˚GIVE_MUTEX_RECURSIVE
–
pxMuãx
 );

357 –
pxMuãx
->
uxRecursiveCÆlCou¡
 )--;

360 if–
pxMuãx
->
uxRecursiveCÆlCou¡
 == 0 )

364 
	`xQueueGíîicSíd
–
pxMuãx
, 
NULL
, 
queueMUTEX_GIVE_BLOCK_TIME
, 
queueSEND_TO_BACK
 );

367 
xRëu∫
 = 
pdPASS
;

372 
xRëu∫
 = 
pdFAIL
;

374 
	`åa˚GIVE_MUTEX_RECURSIVE_FAILED
–
pxMuãx
 );

377  
xRëu∫
;

378 
	}
}

383 #i‡
c⁄figUSE_RECURSIVE_MUTEXES
 == 1

385 
p‹tBASE_TYPE
 
	$xQueueTakeMuãxRecursive
–
xQueueH™dÀ
 
pxMuãx
, 
p‹tTickTy≥
 
xBlockTime
 )

387 
p‹tBASE_TYPE
 
xRëu∫
;

392 
	`åa˚TAKE_MUTEX_RECURSIVE
–
pxMuãx
 );

394 if–
pxMuãx
->
pxMuãxHﬁdî
 =
	`xTaskGëCuºítTaskH™dÀ
() )

396 –
pxMuãx
->
uxRecursiveCÆlCou¡
 )++;

397 
xRëu∫
 = 
pdPASS
;

401 
xRëu∫
 = 
	`xQueueGíîicRe˚ive
–
pxMuãx
, 
NULL
, 
xBlockTime
, 
pdFALSE
 );

405 if–
xRëu∫
 =
pdPASS
 )

407 –
pxMuãx
->
uxRecursiveCÆlCou¡
 )++;

411  
xRëu∫
;

412 
	}
}

417 #i‡
c⁄figUSE_COUNTING_SEMAPHORES
 == 1

419 
xQueueH™dÀ
 
	$xQueueCª©eCou¡ögSem≠h‹e
–
p‹tBASE_TYPE
 
uxCou¡VÆue
, p‹tBASE_TYPE 
uxInôülCou¡
 )

421 
xQueueH™dÀ
 
pxH™dÀ
;

423 
pxH™dÀ
 = 
	`xQueueCª©e
––
p‹tBASE_TYPE
 ) 
uxCou¡VÆue
, 
queueSEMAPHORE_QUEUE_ITEM_LENGTH
 );

425 if–
pxH™dÀ
 !
NULL
 )

427 
pxH™dÀ
->
uxMesßgesWaôög
 = 
uxInôülCou¡
;

429 
	`åa˚CREATE_COUNTING_SEMAPHORE
();

433 
	`åa˚CREATE_COUNTING_SEMAPHORE_FAILED
();

436  
pxH™dÀ
;

437 
	}
}

442 sig√d 
p‹tBASE_TYPE
 
	$xQueueGíîicSíd
–
xQueueH™dÀ
 
pxQueue
, c⁄° * c⁄° 
pvIãmToQueue
, 
p‹tTickTy≥
 
xTicksToWaô
, 
p‹tBASE_TYPE
 
xC›yPosôi⁄
 )

444 sig√d 
p‹tBASE_TYPE
 
xE¡ryTimeSë
 = 
pdFALSE
;

445 
xTimeOutTy≥
 
xTimeOut
;

453 
	`èskENTER_CRITICAL
();

457 if–
pxQueue
->
uxMesßgesWaôög
 <ÖxQueue->
uxLígth
 )

459 
	`åa˚QUEUE_SEND
–
pxQueue
 );

460 
	`¥vC›yD©aToQueue
–
pxQueue
, 
pvIãmToQueue
, 
xC›yPosôi⁄
 );

464 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) =
pdFALSE
 )

466 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) =
pdTRUE
 )

472 
	`èskYIELD
();

476 
	`èskEXIT_CRITICAL
();

477  
pdPASS
;

481 if–
xTicksToWaô
 =–
p‹tTickTy≥
 ) 0 )

485 
	`èskEXIT_CRITICAL
();

486 
	`åa˚QUEUE_SEND_FAILED
–
pxQueue
 );

487  
îrQUEUE_FULL
;

489 if–
xE¡ryTimeSë
 =
pdFALSE
 )

493 
	`vTaskSëTimeOutSèã
–&
xTimeOut
 );

494 
xE¡ryTimeSë
 = 
pdTRUE
;

498 
	`èskEXIT_CRITICAL
();

503 
	`vTaskSu•ídAŒ
();

504 
	`¥vLockQueue
–
pxQueue
 );

507 if–
	`xTaskCheckF‹TimeOut
–&
xTimeOut
, &
xTicksToWaô
 ) =
pdFALSE
 )

509 if–
	`¥vIsQueueFuŒ
–
pxQueue
 ) )

511 
	`åa˚BLOCKING_ON_QUEUE_SEND
–
pxQueue
 );

512 
	`vTaskPœ˚OnEvítLi°
–&–
pxQueue
->
xTasksWaôögToSíd
 ), 
xTicksToWaô
 );

519 
	`¥vU∆ockQueue
–
pxQueue
 );

526 if–!
	`xTaskResumeAŒ
() )

528 
	`èskYIELD
();

534 
	`¥vU∆ockQueue
–
pxQueue
 );

535 –Ë
	`xTaskResumeAŒ
();

541 
	`¥vU∆ockQueue
–
pxQueue
 );

542 –Ë
	`xTaskResumeAŒ
();

543 
	`åa˚QUEUE_SEND_FAILED
–
pxQueue
 );

544  
îrQUEUE_FULL
;

547 
	}
}

550 #i‡
c⁄figUSE_ALTERNATIVE_API
 == 1

552 sig√d 
p‹tBASE_TYPE
 
	$xQueueA…GíîicSíd
–
xQueueH™dÀ
 
pxQueue
, c⁄° * c⁄° 
pvIãmToQueue
, 
p‹tTickTy≥
 
xTicksToWaô
, 
p‹tBASE_TYPE
 
xC›yPosôi⁄
 )

554 sig√d 
p‹tBASE_TYPE
 
xE¡ryTimeSë
 = 
pdFALSE
;

555 
xTimeOutTy≥
 
xTimeOut
;

559 
	`èskENTER_CRITICAL
();

563 if–
pxQueue
->
uxMesßgesWaôög
 <ÖxQueue->
uxLígth
 )

565 
	`åa˚QUEUE_SEND
–
pxQueue
 );

566 
	`¥vC›yD©aToQueue
–
pxQueue
, 
pvIãmToQueue
, 
xC›yPosôi⁄
 );

570 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) =
pdFALSE
 )

572 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) =
pdTRUE
 )

576 
	`èskYIELD
();

580 
	`èskEXIT_CRITICAL
();

581  
pdPASS
;

585 if–
xTicksToWaô
 =–
p‹tTickTy≥
 ) 0 )

587 
	`èskEXIT_CRITICAL
();

588  
îrQUEUE_FULL
;

590 if–
xE¡ryTimeSë
 =
pdFALSE
 )

592 
	`vTaskSëTimeOutSèã
–&
xTimeOut
 );

593 
xE¡ryTimeSë
 = 
pdTRUE
;

597 
	`èskEXIT_CRITICAL
();

599 
	`èskENTER_CRITICAL
();

601 if–
	`xTaskCheckF‹TimeOut
–&
xTimeOut
, &
xTicksToWaô
 ) =
pdFALSE
 )

603 if–
	`¥vIsQueueFuŒ
–
pxQueue
 ) )

605 
	`åa˚BLOCKING_ON_QUEUE_SEND
–
pxQueue
 );

606 
	`vTaskPœ˚OnEvítLi°
–&–
pxQueue
->
xTasksWaôögToSíd
 ), 
xTicksToWaô
 );

607 
	`èskYIELD
();

612 
	`èskEXIT_CRITICAL
();

613 
	`åa˚QUEUE_SEND_FAILED
–
pxQueue
 );

614  
îrQUEUE_FULL
;

617 
	`èskEXIT_CRITICAL
();

619 
	}
}

624 #i‡
c⁄figUSE_ALTERNATIVE_API
 == 1

626 sig√d 
p‹tBASE_TYPE
 
	$xQueueA…GíîicRe˚ive
–
xQueueH™dÀ
 
pxQueue
, * c⁄° 
pvBuf„r
, 
p‹tTickTy≥
 
xTicksToWaô
, 
p‹tBASE_TYPE
 
xJu°Pìkög
 )

628 sig√d 
p‹tBASE_TYPE
 
xE¡ryTimeSë
 = 
pdFALSE
;

629 
xTimeOutTy≥
 
xTimeOut
;

630 sig√d 
p‹tCHAR
 *
pcOrigöÆRódPosôi⁄
;

634 
	`èskENTER_CRITICAL
();

636 if–
pxQueue
->
uxMesßgesWaôög
 > ( 
p‹tBASE_TYPE
 ) 0 )

639 
pcOrigöÆRódPosôi⁄
 = 
pxQueue
->
pcRódFrom
;

641 
	`¥vC›yD©aFromQueue
–
pxQueue
, 
pvBuf„r
 );

643 if–
xJu°Pìkög
 =
pdFALSE
 )

645 
	`åa˚QUEUE_RECEIVE
–
pxQueue
 );

648 --–
pxQueue
->
uxMesßgesWaôög
 );

650 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

652 if–
pxQueue
->
uxQueueTy≥
 =
queueQUEUE_IS_MUTEX
 )

656 
pxQueue
->
pxMuãxHﬁdî
 = 
	`xTaskGëCuºítTaskH™dÀ
();

661 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) =
pdFALSE
 )

663 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) =
pdTRUE
 )

665 
	`èskYIELD
();

671 
	`åa˚QUEUE_PEEK
–
pxQueue
 );

675 
pxQueue
->
pcRódFrom
 = 
pcOrigöÆRódPosôi⁄
;

679 if–!
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) )

683 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) !
pdFALSE
 )

686 
	`èskYIELD
();

692 
	`èskEXIT_CRITICAL
();

693  
pdPASS
;

697 if–
xTicksToWaô
 =–
p‹tTickTy≥
 ) 0 )

699 
	`èskEXIT_CRITICAL
();

700 
	`åa˚QUEUE_RECEIVE_FAILED
–
pxQueue
 );

701  
îrQUEUE_EMPTY
;

703 if–
xE¡ryTimeSë
 =
pdFALSE
 )

705 
	`vTaskSëTimeOutSèã
–&
xTimeOut
 );

706 
xE¡ryTimeSë
 = 
pdTRUE
;

710 
	`èskEXIT_CRITICAL
();

712 
	`èskENTER_CRITICAL
();

714 if–
	`xTaskCheckF‹TimeOut
–&
xTimeOut
, &
xTicksToWaô
 ) =
pdFALSE
 )

716 if–
	`¥vIsQueueEm±y
–
pxQueue
 ) )

718 
	`åa˚BLOCKING_ON_QUEUE_RECEIVE
–
pxQueue
 );

720 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

722 if–
pxQueue
->
uxQueueTy≥
 =
queueQUEUE_IS_MUTEX
 )

724 
	`p‹tENTER_CRITICAL
();

725 
	`vTaskPri‹ôyInhîô
––* ) 
pxQueue
->
pxMuãxHﬁdî
 );

726 
	`p‹tEXIT_CRITICAL
();

731 
	`vTaskPœ˚OnEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ), 
xTicksToWaô
 );

732 
	`èskYIELD
();

737 
	`èskEXIT_CRITICAL
();

738 
	`åa˚QUEUE_RECEIVE_FAILED
–
pxQueue
 );

739  
îrQUEUE_EMPTY
;

742 
	`èskEXIT_CRITICAL
();

744 
	}
}

750 sig√d 
p‹tBASE_TYPE
 
	$xQueueGíîicSídFromISR
–
xQueueH™dÀ
 
pxQueue
, c⁄° * c⁄° 
pvIãmToQueue
, sig√d 
p‹tBASE_TYPE
 *
pxHighîPri‹ôyTaskWokí
,Ö‹tBASE_TYPE 
xC›yPosôi⁄
 )

752 sig√d 
p‹tBASE_TYPE
 
xRëu∫
;

753 
p‹tBASE_TYPE
 
uxSavedI¡îru±Sètus
;

760 
uxSavedI¡îru±Sètus
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

762 if–
pxQueue
->
uxMesßgesWaôög
 <ÖxQueue->
uxLígth
 )

764 
	`åa˚QUEUE_SEND_FROM_ISR
–
pxQueue
 );

766 
	`¥vC›yD©aToQueue
–
pxQueue
, 
pvIãmToQueue
, 
xC›yPosôi⁄
 );

770 if–
pxQueue
->
xTxLock
 =
queueUNLOCKED
 )

772 if–!
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) )

774 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) !
pdFALSE
 )

778 *
pxHighîPri‹ôyTaskWokí
 = 
pdTRUE
;

786 ++–
pxQueue
->
xTxLock
 );

789 
xRëu∫
 = 
pdPASS
;

793 
	`åa˚QUEUE_SEND_FROM_ISR_FAILED
–
pxQueue
 );

794 
xRëu∫
 = 
îrQUEUE_FULL
;

797 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedI¡îru±Sètus
 );

799  
xRëu∫
;

800 
	}
}

803 sig√d 
p‹tBASE_TYPE
 
	$xQueueGíîicRe˚ive
–
xQueueH™dÀ
 
pxQueue
, * c⁄° 
pvBuf„r
, 
p‹tTickTy≥
 
xTicksToWaô
, 
p‹tBASE_TYPE
 
xJu°Pìkög
 )

805 sig√d 
p‹tBASE_TYPE
 
xE¡ryTimeSë
 = 
pdFALSE
;

806 
xTimeOutTy≥
 
xTimeOut
;

807 sig√d 
p‹tCHAR
 *
pcOrigöÆRódPosôi⁄
;

815 
	`èskENTER_CRITICAL
();

819 if–
pxQueue
->
uxMesßgesWaôög
 > ( 
p‹tBASE_TYPE
 ) 0 )

822 
pcOrigöÆRódPosôi⁄
 = 
pxQueue
->
pcRódFrom
;

824 
	`¥vC›yD©aFromQueue
–
pxQueue
, 
pvBuf„r
 );

826 if–
xJu°Pìkög
 =
pdFALSE
 )

828 
	`åa˚QUEUE_RECEIVE
–
pxQueue
 );

831 --–
pxQueue
->
uxMesßgesWaôög
 );

833 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

835 if–
pxQueue
->
uxQueueTy≥
 =
queueQUEUE_IS_MUTEX
 )

839 
pxQueue
->
pxMuãxHﬁdî
 = 
	`xTaskGëCuºítTaskH™dÀ
();

844 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) =
pdFALSE
 )

846 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) =
pdTRUE
 )

848 
	`èskYIELD
();

854 
	`åa˚QUEUE_PEEK
–
pxQueue
 );

858 
pxQueue
->
pcRódFrom
 = 
pcOrigöÆRódPosôi⁄
;

862 if–!
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) )

866 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) !
pdFALSE
 )

869 
	`èskYIELD
();

875 
	`èskEXIT_CRITICAL
();

876  
pdPASS
;

880 if–
xTicksToWaô
 =–
p‹tTickTy≥
 ) 0 )

884 
	`èskEXIT_CRITICAL
();

885 
	`åa˚QUEUE_RECEIVE_FAILED
–
pxQueue
 );

886  
îrQUEUE_EMPTY
;

888 if–
xE¡ryTimeSë
 =
pdFALSE
 )

892 
	`vTaskSëTimeOutSèã
–&
xTimeOut
 );

893 
xE¡ryTimeSë
 = 
pdTRUE
;

897 
	`èskEXIT_CRITICAL
();

902 
	`vTaskSu•ídAŒ
();

903 
	`¥vLockQueue
–
pxQueue
 );

906 if–
	`xTaskCheckF‹TimeOut
–&
xTimeOut
, &
xTicksToWaô
 ) =
pdFALSE
 )

908 if–
	`¥vIsQueueEm±y
–
pxQueue
 ) )

910 
	`åa˚BLOCKING_ON_QUEUE_RECEIVE
–
pxQueue
 );

912 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

914 if–
pxQueue
->
uxQueueTy≥
 =
queueQUEUE_IS_MUTEX
 )

916 
	`p‹tENTER_CRITICAL
();

918 
	`vTaskPri‹ôyInhîô
––* ) 
pxQueue
->
pxMuãxHﬁdî
 );

920 
	`p‹tEXIT_CRITICAL
();

925 
	`vTaskPœ˚OnEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ), 
xTicksToWaô
 );

926 
	`¥vU∆ockQueue
–
pxQueue
 );

927 if–!
	`xTaskResumeAŒ
() )

929 
	`èskYIELD
();

935 
	`¥vU∆ockQueue
–
pxQueue
 );

936 –Ë
	`xTaskResumeAŒ
();

941 
	`¥vU∆ockQueue
–
pxQueue
 );

942 –Ë
	`xTaskResumeAŒ
();

943 
	`åa˚QUEUE_RECEIVE_FAILED
–
pxQueue
 );

944  
îrQUEUE_EMPTY
;

947 
	}
}

950 sig√d 
p‹tBASE_TYPE
 
	$xQueueRe˚iveFromISR
–
xQueueH™dÀ
 
pxQueue
, * c⁄° 
pvBuf„r
, sig√d 
p‹tBASE_TYPE
 *
pxTaskWokí
 )

952 sig√d 
p‹tBASE_TYPE
 
xRëu∫
;

953 
p‹tBASE_TYPE
 
uxSavedI¡îru±Sètus
;

955 
uxSavedI¡îru±Sètus
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

958 if–
pxQueue
->
uxMesßgesWaôög
 > ( 
p‹tBASE_TYPE
 ) 0 )

960 
	`åa˚QUEUE_RECEIVE_FROM_ISR
–
pxQueue
 );

962 
	`¥vC›yD©aFromQueue
–
pxQueue
, 
pvBuf„r
 );

963 --–
pxQueue
->
uxMesßgesWaôög
 );

968 if–
pxQueue
->
xRxLock
 =
queueUNLOCKED
 )

970 if–!
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) )

972 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) !
pdFALSE
 )

976 *
pxTaskWokí
 = 
pdTRUE
;

984 ++–
pxQueue
->
xRxLock
 );

987 
xRëu∫
 = 
pdPASS
;

991 
xRëu∫
 = 
pdFAIL
;

992 
	`åa˚QUEUE_RECEIVE_FROM_ISR_FAILED
–
pxQueue
 );

995 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedI¡îru±Sètus
 );

997  
xRëu∫
;

998 
	}
}

1001 
p‹tBASE_TYPE
 
	$uxQueueMesßgesWaôög
–c⁄° 
xQueueH™dÀ
 
pxQueue
 )

1003 
p‹tBASE_TYPE
 
uxRëu∫
;

1005 
	`èskENTER_CRITICAL
();

1006 
uxRëu∫
 = 
pxQueue
->
uxMesßgesWaôög
;

1007 
	`èskEXIT_CRITICAL
();

1009  
uxRëu∫
;

1010 
	}
}

1013 
p‹tBASE_TYPE
 
	$uxQueueMesßgesWaôögFromISR
–c⁄° 
xQueueH™dÀ
 
pxQueue
 )

1015 
p‹tBASE_TYPE
 
uxRëu∫
;

1017 
uxRëu∫
 = 
pxQueue
->
uxMesßgesWaôög
;

1019  
uxRëu∫
;

1020 
	}
}

1023 
	$vQueueDñëe
–
xQueueH™dÀ
 
pxQueue
 )

1025 
	`åa˚QUEUE_DELETE
–
pxQueue
 );

1026 
	`vQueueUƒegi°îQueue
–
pxQueue
 );

1027 
	`vP‹tFªe
–
pxQueue
->
pcHód
 );

1028 
	`vP‹tFªe
–
pxQueue
 );

1029 
	}
}

1032 
	$¥vC›yD©aToQueue
–
xQUEUE
 *
pxQueue
, c⁄° *
pvIãmToQueue
, 
p‹tBASE_TYPE
 
xPosôi⁄
 )

1034 if–
pxQueue
->
uxIãmSize
 =–
p‹tBASE_TYPE
 ) 0 )

1036 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

1038 if–
pxQueue
->
uxQueueTy≥
 =
queueQUEUE_IS_MUTEX
 )

1041 
	`vTaskPri‹ôyDisöhîô
––* ) 
pxQueue
->
pxMuãxHﬁdî
 );

1042 
pxQueue
->
pxMuãxHﬁdî
 = 
NULL
;

1047 if–
xPosôi⁄
 =
queueSEND_TO_BACK
 )

1049 
	`mem˝y
––* ) 
pxQueue
->
pcWrôeTo
, 
pvIãmToQueue
, ( ËpxQueue->
uxIãmSize
 );

1050 
pxQueue
->
pcWrôeTo
 +pxQueue->
uxIãmSize
;

1051 if–
pxQueue
->
pcWrôeTo
 >pxQueue->
pcTaû
 )

1053 
pxQueue
->
pcWrôeTo
 =ÖxQueue->
pcHód
;

1058 
	`mem˝y
––* ) 
pxQueue
->
pcRódFrom
, 
pvIãmToQueue
, ( ËpxQueue->
uxIãmSize
 );

1059 
pxQueue
->
pcRódFrom
 -pxQueue->
uxIãmSize
;

1060 if–
pxQueue
->
pcRódFrom
 <ÖxQueue->
pcHód
 )

1062 
pxQueue
->
pcRódFrom
 = (ÖxQueue->
pcTaû
 -ÖxQueue->
uxIãmSize
 );

1066 ++–
pxQueue
->
uxMesßgesWaôög
 );

1067 
	}
}

1070 
	$¥vC›yD©aFromQueue
–
xQUEUE
 * c⁄° 
pxQueue
, c⁄° *
pvBuf„r
 )

1072 if–
pxQueue
->
uxQueueTy≥
 !
queueQUEUE_IS_MUTEX
 )

1074 
pxQueue
->
pcRódFrom
 +pxQueue->
uxIãmSize
;

1075 if–
pxQueue
->
pcRódFrom
 >pxQueue->
pcTaû
 )

1077 
pxQueue
->
pcRódFrom
 =ÖxQueue->
pcHód
;

1079 
	`mem˝y
––* ) 
pvBuf„r
, ( * ) 
pxQueue
->
pcRódFrom
, ( ËpxQueue->
uxIãmSize
 );

1081 
	}
}

1084 
	$¥vU∆ockQueue
–
xQueueH™dÀ
 
pxQueue
 )

1092 
	`èskENTER_CRITICAL
();

1095  
pxQueue
->
xTxLock
 > 
queueLOCKED_UNMODIFIED
 )

1099 if–!
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) )

1103 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) !
pdFALSE
 )

1107 
	`vTaskMis£dYõld
();

1110 --–
pxQueue
->
xTxLock
 );

1118 
pxQueue
->
xTxLock
 = 
queueUNLOCKED
;

1120 
	`èskEXIT_CRITICAL
();

1123 
	`èskENTER_CRITICAL
();

1125  
pxQueue
->
xRxLock
 > 
queueLOCKED_UNMODIFIED
 )

1127 if–!
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) )

1129 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) !
pdFALSE
 )

1131 
	`vTaskMis£dYõld
();

1134 --–
pxQueue
->
xRxLock
 );

1142 
pxQueue
->
xRxLock
 = 
queueUNLOCKED
;

1144 
	`èskEXIT_CRITICAL
();

1145 
	}
}

1148 sig√d 
p‹tBASE_TYPE
 
	$¥vIsQueueEm±y
–c⁄° 
xQueueH™dÀ
 
pxQueue
 )

1150 sig√d 
p‹tBASE_TYPE
 
xRëu∫
;

1152 
	`èskENTER_CRITICAL
();

1153 
xRëu∫
 = ( 
pxQueue
->
uxMesßgesWaôög
 =–
p‹tBASE_TYPE
 ) 0 );

1154 
	`èskEXIT_CRITICAL
();

1156  
xRëu∫
;

1157 
	}
}

1160 sig√d 
p‹tBASE_TYPE
 
	$xQueueIsQueueEm±yFromISR
–c⁄° 
xQueueH™dÀ
 
pxQueue
 )

1162 sig√d 
p‹tBASE_TYPE
 
xRëu∫
;

1164 
xRëu∫
 = ( 
pxQueue
->
uxMesßgesWaôög
 =–
p‹tBASE_TYPE
 ) 0 );

1166  
xRëu∫
;

1167 
	}
}

1170 sig√d 
p‹tBASE_TYPE
 
	$¥vIsQueueFuŒ
–c⁄° 
xQueueH™dÀ
 
pxQueue
 )

1172 sig√d 
p‹tBASE_TYPE
 
xRëu∫
;

1174 
	`èskENTER_CRITICAL
();

1175 
xRëu∫
 = ( 
pxQueue
->
uxMesßgesWaôög
 =pxQueue->
uxLígth
 );

1176 
	`èskEXIT_CRITICAL
();

1178  
xRëu∫
;

1179 
	}
}

1182 sig√d 
p‹tBASE_TYPE
 
	$xQueueIsQueueFuŒFromISR
–c⁄° 
xQueueH™dÀ
 
pxQueue
 )

1184 sig√d 
p‹tBASE_TYPE
 
xRëu∫
;

1186 
xRëu∫
 = ( 
pxQueue
->
uxMesßgesWaôög
 =pxQueue->
uxLígth
 );

1188  
xRëu∫
;

1189 
	}
}

1192 #i‡
c⁄figUSE_CO_ROUTINES
 == 1

1193 sig√d 
p‹tBASE_TYPE
 
	$xQueueCRSíd
–
xQueueH™dÀ
 
pxQueue
, c⁄° *
pvIãmToQueue
, 
p‹tTickTy≥
 
xTicksToWaô
 )

1195 sig√d 
p‹tBASE_TYPE
 
xRëu∫
;

1200 
	`p‹tDISABLE_INTERRUPTS
();

1202 if–
	`¥vIsQueueFuŒ
–
pxQueue
 ) )

1206 if–
xTicksToWaô
 > ( 
p‹tTickTy≥
 ) 0 )

1210 
	`vCoRoutöeAddToDñayedLi°
–
xTicksToWaô
, &–
pxQueue
->
xTasksWaôögToSíd
 ) );

1211 
	`p‹tENABLE_INTERRUPTS
();

1212  
îrQUEUE_BLOCKED
;

1216 
	`p‹tENABLE_INTERRUPTS
();

1217  
îrQUEUE_FULL
;

1221 
	`p‹tENABLE_INTERRUPTS
();

1223 
	`p‹tNOP
();

1225 
	`p‹tDISABLE_INTERRUPTS
();

1227 if–
pxQueue
->
uxMesßgesWaôög
 <ÖxQueue->
uxLígth
 )

1230 
	`¥vC›yD©aToQueue
–
pxQueue
, 
pvIãmToQueue
, 
queueSEND_TO_BACK
 );

1231 
xRëu∫
 = 
pdPASS
;

1234 if–!
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) )

1240 if–
	`xCoRoutöeRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) !
pdFALSE
 )

1244 
xRëu∫
 = 
îrQUEUE_YIELD
;

1250 
xRëu∫
 = 
îrQUEUE_FULL
;

1253 
	`p‹tENABLE_INTERRUPTS
();

1255  
xRëu∫
;

1256 
	}
}

1260 #i‡
c⁄figUSE_CO_ROUTINES
 == 1

1261 sig√d 
p‹tBASE_TYPE
 
	$xQueueCRRe˚ive
–
xQueueH™dÀ
 
pxQueue
, *
pvBuf„r
, 
p‹tTickTy≥
 
xTicksToWaô
 )

1263 sig√d 
p‹tBASE_TYPE
 
xRëu∫
;

1268 
	`p‹tDISABLE_INTERRUPTS
();

1270 if–
pxQueue
->
uxMesßgesWaôög
 =–
p‹tBASE_TYPE
 ) 0 )

1274 if–
xTicksToWaô
 > ( 
p‹tTickTy≥
 ) 0 )

1278 
	`vCoRoutöeAddToDñayedLi°
–
xTicksToWaô
, &–
pxQueue
->
xTasksWaôögToRe˚ive
 ) );

1279 
	`p‹tENABLE_INTERRUPTS
();

1280  
îrQUEUE_BLOCKED
;

1284 
	`p‹tENABLE_INTERRUPTS
();

1285  
îrQUEUE_FULL
;

1289 
	`p‹tENABLE_INTERRUPTS
();

1291 
	`p‹tNOP
();

1293 
	`p‹tDISABLE_INTERRUPTS
();

1295 if–
pxQueue
->
uxMesßgesWaôög
 > ( 
p‹tBASE_TYPE
 ) 0 )

1298 
pxQueue
->
pcRódFrom
 +pxQueue->
uxIãmSize
;

1299 if–
pxQueue
->
pcRódFrom
 >pxQueue->
pcTaû
 )

1301 
pxQueue
->
pcRódFrom
 =ÖxQueue->
pcHód
;

1303 --–
pxQueue
->
uxMesßgesWaôög
 );

1304 
	`mem˝y
––* ) 
pvBuf„r
, ( * ) 
pxQueue
->
pcRódFrom
, ( ËpxQueue->
uxIãmSize
 );

1306 
xRëu∫
 = 
pdPASS
;

1309 if–!
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) )

1315 if–
	`xCoRoutöeRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) !
pdFALSE
 )

1317 
xRëu∫
 = 
îrQUEUE_YIELD
;

1323 
xRëu∫
 = 
pdFAIL
;

1326 
	`p‹tENABLE_INTERRUPTS
();

1328  
xRëu∫
;

1329 
	}
}

1335 #i‡
c⁄figUSE_CO_ROUTINES
 == 1

1336 sig√d 
p‹tBASE_TYPE
 
	$xQueueCRSídFromISR
–
xQueueH™dÀ
 
pxQueue
, c⁄° *
pvIãmToQueue
, sig√d 
p‹tBASE_TYPE
 
xCoRoutöePªviou¶yWokí
 )

1340 if–
pxQueue
->
uxMesßgesWaôög
 <ÖxQueue->
uxLígth
 )

1342 
	`¥vC›yD©aToQueue
–
pxQueue
, 
pvIãmToQueue
, 
queueSEND_TO_BACK
 );

1346 if–!
xCoRoutöePªviou¶yWokí
 )

1348 if–!
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) )

1350 if–
	`xCoRoutöeRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) !
pdFALSE
 )

1352  
pdTRUE
;

1358  
xCoRoutöePªviou¶yWokí
;

1359 
	}
}

1363 #i‡
c⁄figUSE_CO_ROUTINES
 == 1

1364 sig√d 
p‹tBASE_TYPE
 
	$xQueueCRRe˚iveFromISR
–
xQueueH™dÀ
 
pxQueue
, *
pvBuf„r
, sig√d 
p‹tBASE_TYPE
 *
pxCoRoutöeWokí
 )

1366 sig√d 
p‹tBASE_TYPE
 
xRëu∫
;

1370 if–
pxQueue
->
uxMesßgesWaôög
 > ( 
p‹tBASE_TYPE
 ) 0 )

1373 
pxQueue
->
pcRódFrom
 +pxQueue->
uxIãmSize
;

1374 if–
pxQueue
->
pcRódFrom
 >pxQueue->
pcTaû
 )

1376 
pxQueue
->
pcRódFrom
 =ÖxQueue->
pcHód
;

1378 --–
pxQueue
->
uxMesßgesWaôög
 );

1379 
	`mem˝y
––* ) 
pvBuf„r
, ( * ) 
pxQueue
->
pcRódFrom
, ( ËpxQueue->
uxIãmSize
 );

1381 if–!–*
pxCoRoutöeWokí
 ) )

1383 if–!
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) )

1385 if–
	`xCoRoutöeRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) !
pdFALSE
 )

1387 *
pxCoRoutöeWokí
 = 
pdTRUE
;

1392 
xRëu∫
 = 
pdPASS
;

1396 
xRëu∫
 = 
pdFAIL
;

1399  
xRëu∫
;

1400 
	}
}

1404 #i‡
c⁄figQUEUE_REGISTRY_SIZE
 > 0

1406 
	$vQueueAddToRegi°ry
–
xQueueH™dÀ
 
xQueue
, sig√d 
p‹tCHAR
 *
pcQueueName
 )

1408 
p‹tBASE_TYPE
 
ux
;

1412  
ux
 = 0; ux < 
c⁄figQUEUE_REGISTRY_SIZE
; ux++ )

1414 if–
xQueueRegi°ry
[ 
ux
 ].
pcQueueName
 =
NULL
 )

1417 
xQueueRegi°ry
[ 
ux
 ].
pcQueueName
 =ÖcQueueName;

1418 
xQueueRegi°ry
[ 
ux
 ].
xH™dÀ
 = 
xQueue
;

1422 
	}
}

1427 #i‡
c⁄figQUEUE_REGISTRY_SIZE
 > 0

1429 
	$vQueueUƒegi°îQueue
–
xQueueH™dÀ
 
xQueue
 )

1431 
p‹tBASE_TYPE
 
ux
;

1435  
ux
 = 0; ux < 
c⁄figQUEUE_REGISTRY_SIZE
; ux++ )

1437 if–
xQueueRegi°ry
[ 
ux
 ].
xH™dÀ
 =
xQueue
 )

1440 
xQueueRegi°ry
[ 
ux
 ].
pcQueueName
 = 
NULL
;

1444 
	}
}

	@Libraries/FreeRTOS/Source/tasks.c

53 
	~<°dio.h
>

54 
	~<°dlib.h
>

55 
	~<°rög.h
>

57 
	~"FªeRTOS.h
"

58 
	~"èsk.h
"

59 
	~"SèckMa¸os.h
"

64 
	#tskIDLE_STACK_SIZE
 
c⁄figMINIMAL_STACK_SIZE


	)

70 
	stskTaskC⁄åﬁBlock


72 vﬁ©ûê
p‹tSTACK_TYPE
 *
	mpxT›OfSèck
;

73 
xLi°Iãm
 
	mxGíîicLi°Iãm
;

74 
xLi°Iãm
 
	mxEvítLi°Iãm
;

75 
p‹tBASE_TYPE
 
	muxPri‹ôy
;

76 
p‹tSTACK_TYPE
 *
	mpxSèck
;

77 sig√d 
p‹tCHAR
 
	mpcTaskName
[ 
c⁄figMAX_TASK_NAME_LEN
 ];

79 #i‡–
p‹tSTACK_GROWTH
 > 0 )

80 
p‹tSTACK_TYPE
 *
	mpxEndOfSèck
;

83 #i‡–
p‹tCRITICAL_NESTING_IN_TCB
 == 1 )

84 
p‹tBASE_TYPE
 
	muxCrôiˇlNe°ög
;

87 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

88 
p‹tBASE_TYPE
 
	muxTCBNumbî
;

91 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

92 
p‹tBASE_TYPE
 
	muxBa£Pri‹ôy
;

95 #i‡–
c⁄figUSE_APPLICATION_TASK_TAG
 == 1 )

96 
pdTASK_HOOK_CODE
 
	mpxTaskTag
;

99 } 
	ttskTCB
;

105 #ifde‡
p‹tREMOVE_STATIC_QUALIFIER


106 

	)

111 
tskTCB
 * vﬁ©ûê
	gpxCuºítTCB
 = 
NULL
;

115 
xLi°
 
	gpxRódyTasksLi°s
[ 
c⁄figMAX_PRIORITIES
 ];

116 
xLi°
 
	gxDñayedTaskLi°1
;

117 
xLi°
 
	gxDñayedTaskLi°2
;

118 
xLi°
 * vﬁ©ûê
	gpxDñayedTaskLi°
;

119 
xLi°
 * vﬁ©ûê
	gpxOvîÊowDñayedTaskLi°
;

120 
xLi°
 
	gxPídögRódyLi°
;

122 #i‡–
INCLUDE_vTaskDñëe
 == 1 )

124 vﬁ©ûê
xLi°
 
	gxTasksWaôögTîmö©i⁄
;

125 vﬁ©ûê
p‹tBASE_TYPE
 
	guxTasksDñëed
 = ( portBASE_TYPE ) 0;

129 #i‡–
INCLUDE_vTaskSu•íd
 == 1 )

131 
xLi°
 
	gxSu•ídedTaskLi°
;

136 vﬁ©ûê
p‹tBASE_TYPE
 
	guxCuºítNumbîOfTasks
 = ( portBASE_TYPE ) 0;

137 vﬁ©ûê
p‹tTickTy≥
 
	gxTickCou¡
 = (ÖortTickType ) 0;

138 
p‹tBASE_TYPE
 
	guxT›U£dPri‹ôy
 = 
tskIDLE_PRIORITY
;

139 vﬁ©ûê
p‹tBASE_TYPE
 
	guxT›RódyPri‹ôy
 = 
tskIDLE_PRIORITY
;

140 vﬁ©ûêsig√d 
p‹tBASE_TYPE
 
	gxScheduÀrRu¬ög
 = 
pdFALSE
;

141 vﬁ©ûê
p‹tBASE_TYPE
 
	guxScheduÀrSu•íded
 = ( p‹tBASE_TYPE ) 
pdFALSE
;

142 vﬁ©ûê
p‹tBASE_TYPE
 
	guxMis£dTicks
 = ( portBASE_TYPE ) 0;

143 vﬁ©ûê
p‹tBASE_TYPE
 
	gxMis£dYõld
 = (Ö‹tBASE_TYPE ) 
pdFALSE
;

144 vﬁ©ûê
p‹tBASE_TYPE
 
	gxNumOfOvîÊows
 = (ÖortBASE_TYPE ) 0;

145 
p‹tBASE_TYPE
 
	guxTaskNumbî
 = 0;

153 
	#tskSTACK_FILL_BYTE
 ( 0xa5 )

	)

158 
	#tskBLOCKED_CHAR
 ( ( sig√d 
p‹tCHAR
 ) 'B' )

	)

159 
	#tskREADY_CHAR
 ( ( sig√d 
p‹tCHAR
 ) 'R' )

	)

160 
	#tskDELETED_CHAR
 ( ( sig√d 
p‹tCHAR
 ) 'D' )

	)

161 
	#tskSUSPENDED_CHAR
 ( ( sig√d 
p‹tCHAR
 ) 'S' )

	)

166 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

168 
	#tskSIZE_OF_EACH_TRACE_LINE
 ( ( 
p‹tLONG
 ) ( –p‹tLONG ) + –p‹tLONG ) ) )

	)

169 vﬁ©ûêsig√d 
p‹tCHAR
 * vﬁ©ûê
	gpcTø˚Buf„r
;

170 sig√d 
p‹tCHAR
 *
	gpcTø˚Buf„rSèπ
;

171 sig√d 
p‹tCHAR
 *
	gpcTø˚Buf„rEnd
;

172 sig√d 
p‹tBASE_TYPE
 
	gxTøcög
 = 
pdFALSE
;

173 
p‹tBASE_TYPE
 
	guxPªviousTask
 = 255;

174 
p‹tCHAR
 
	gpcSètusSåög
[ 50 ];

185 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

187 
	#vWrôeTø˚ToBuf„r
() \

189 if–
xTøcög
 ) \

191 if–
uxPªviousTask
 !
pxCuºítTCB
->
uxTCBNumbî
 ) \

193 if––
pcTø˚Buf„r
 + 
tskSIZE_OF_EACH_TRACE_LINE
 ) < 
pcTø˚Buf„rEnd
 ) \

195 
uxPªviousTask
 = 
pxCuºítTCB
->
uxTCBNumbî
; \

196 *–
p‹tLONG
 * ) 
pcTø˚Buf„r
 = ( p‹tLONG ) 
xTickCou¡
; \

197 
pcTø˚Buf„r
 +–
p‹tLONG
 ); \

198 *–
p‹tLONG
 * ) 
pcTø˚Buf„r
 = ( p‹tLONG ) 
uxPªviousTask
; \

199 
pcTø˚Buf„r
 +–
p‹tLONG
 ); \

203 
xTøcög
 = 
pdFALSE
; \

207 }

	)

211 
	#vWrôeTø˚ToBuf„r
()

	)

223 
	#¥vAddTaskToRódyQueue
–
pxTCB
 ) \

225 if–
pxTCB
->
uxPri‹ôy
 > 
uxT›RódyPri‹ôy
 ) \

227 
uxT›RódyPri‹ôy
 = 
pxTCB
->
uxPri‹ôy
; \

229 
	`vLi°In£πEnd
––
xLi°
 * ) &–
pxRódyTasksLi°s
[ 
pxTCB
->
uxPri‹ôy
 ] ), &–pxTCB->
xGíîicLi°Iãm
 ) ); \

230 }

	)

241 
	#¥vCheckDñayedTasks
() \

243 
tskTCB
 *
pxTCB
; \

245  ( 
pxTCB
 = ( 
tskTCB
 * ) 
	`li°GET_OWNER_OF_HEAD_ENTRY
–
pxDñayedTaskLi°
 ) ) !
NULL
 ) \

247 if–
xTickCou¡
 < 
	`li°GET_LIST_ITEM_VALUE
–&–
pxTCB
->
xGíîicLi°Iãm
 ) ) ) \

251 
	`vLi°Remove
–&–
pxTCB
->
xGíîicLi°Iãm
 ) ); \

253 if–
pxTCB
->
xEvítLi°Iãm
.
pvC⁄èöî
 ) \

255 
	`vLi°Remove
–&–
pxTCB
->
xEvítLi°Iãm
 ) ); \

257 
	`¥vAddTaskToRódyQueue
–
pxTCB
 ); \

259 }

	)

268 
	#¥vGëTCBFromH™dÀ
–
pxH™dÀ
 ) ( (ÖxH™dÀ =
NULL
 ) ? ( 
tskTCB
 * ) 
pxCuºítTCB
 : (ÅskTCB * )ÖxH™dÀ )

	)

277 
¥vInôüli£TCBV¨übÀs
–
tskTCB
 *
pxTCB
, c⁄° sig√d 
p‹tCHAR
 * c⁄° 
pcName
, 
p‹tBASE_TYPE
 
uxPri‹ôy
 );

283 
¥vInôüli£TaskLi°s
( );

296 
p‹tTASK_FUNCTION_PROTO
–
¥vIdÀTask
, 
pvP¨amëîs
 );

305 #i‡––
INCLUDE_vTaskDñëe
 =1 ) || ( 
INCLUDE_vTaskCÀ™UpResour˚s
 == 1 ) )

306 
¥vDñëeTCB
–
tskTCB
 *
pxTCB
 );

314 
¥vCheckTasksWaôögTîmö©i⁄
( );

320 
tskTCB
 *
¥vAŒoˇãTCBAndSèck
–
p‹tSHORT
 
usSèckDïth
 );

331 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

333 
¥vLi°TaskWôhöSögÀLi°
–c⁄° sig√d 
p‹tCHAR
 *
pcWrôeBuf„r
, 
xLi°
 *
pxLi°
, sig√dÖ‹tCHAR 
cSètus
 );

342 #i‡––
c⁄figUSE_TRACE_FACILITY
 =1 ) || ( 
INCLUDE_uxTaskGëSèckHighW©îM¨k
 == 1 ) )

344 
p‹tSHORT
 
usTaskCheckFªeSèckS∑˚
–c⁄° 
p‹tCHAR
 * 
pucSèckByã
 );

357 sig√d 
p‹tBASE_TYPE
 
	$xTaskCª©e
–
pdTASK_CODE
 
pvTaskCode
, c⁄° sig√d 
p‹tCHAR
 * c⁄° 
pcName
, 
p‹tSHORT
 
usSèckDïth
, *
pvP¨amëîs
, 
p‹tBASE_TYPE
 
uxPri‹ôy
, 
xTaskH™dÀ
 *
pxCª©edTask
 )

359 sig√d 
p‹tBASE_TYPE
 
xRëu∫
;

360 
tskTCB
 * 
pxNewTCB
;

364 
pxNewTCB
 = 
	`¥vAŒoˇãTCBAndSèck
–
usSèckDïth
 );

366 if–
pxNewTCB
 !
NULL
 )

368 
p‹tSTACK_TYPE
 *
pxT›OfSèck
;

371 
	`¥vInôüli£TCBV¨übÀs
–
pxNewTCB
, 
pcName
, 
uxPri‹ôy
 );

377 #i‡
p‹tSTACK_GROWTH
 < 0

379 
pxT›OfSèck
 = 
pxNewTCB
->
pxSèck
 + ( 
usSèckDïth
 - 1 );

383 
pxT›OfSèck
 = 
pxNewTCB
->
pxSèck
;

388 
pxNewTCB
->
pxEndOfSèck
 =ÖxNewTCB->
pxSèck
 + ( 
usSèckDïth
 - 1 );

396 
pxNewTCB
->
pxT›OfSèck
 = 
	`pxP‹tInôüli£Sèck
–pxT›OfSèck, 
pvTaskCode
, 
pvP¨amëîs
 );

400 
	`p‹tENTER_CRITICAL
();

402 
uxCuºítNumbîOfTasks
++;

403 if–
uxCuºítNumbîOfTasks
 =–
p‹tBASE_TYPE
 ) 1 )

406 
pxCuºítTCB
 = 
pxNewTCB
;

411 
	`¥vInôüli£TaskLi°s
();

418 if–
xScheduÀrRu¬ög
 =
pdFALSE
 )

420 if–
pxCuºítTCB
->
uxPri‹ôy
 <= uxPriority )

422 
pxCuºítTCB
 = 
pxNewTCB
;

429 if–
pxNewTCB
->
uxPri‹ôy
 > 
uxT›U£dPri‹ôy
 )

431 
uxT›U£dPri‹ôy
 = 
pxNewTCB
->
uxPri‹ôy
;

434 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

437 
pxNewTCB
->
uxTCBNumbî
 = 
uxTaskNumbî
;

440 
uxTaskNumbî
++;

442 
	`¥vAddTaskToRódyQueue
–
pxNewTCB
 );

444 
xRëu∫
 = 
pdPASS
;

445 
	`åa˚TASK_CREATE
–
pxNewTCB
 );

447 
	`p‹tEXIT_CRITICAL
();

451 
xRëu∫
 = 
îrCOULD_NOT_ALLOCATE_REQUIRED_MEMORY
;

452 
	`åa˚TASK_CREATE_FAILED
–
pxNewTCB
 );

455 if–
xRëu∫
 =
pdPASS
 )

457 if––* ) 
pxCª©edTask
 !
NULL
 )

462 *
pxCª©edTask
 = ( 
xTaskH™dÀ
 ) 
pxNewTCB
;

465 if–
xScheduÀrRu¬ög
 !
pdFALSE
 )

469 if–
pxCuºítTCB
->
uxPri‹ôy
 < uxPriority )

471 
	`èskYIELD
();

476  
xRëu∫
;

477 
	}
}

480 #i‡–
INCLUDE_vTaskDñëe
 == 1 )

482 
	$vTaskDñëe
–
xTaskH™dÀ
 
pxTaskToDñëe
 )

484 
tskTCB
 *
pxTCB
;

486 
	`èskENTER_CRITICAL
();

490 if–
pxTaskToDñëe
 =
pxCuºítTCB
 )

492 
pxTaskToDñëe
 = 
NULL
;

496 
pxTCB
 = 
	`¥vGëTCBFromH™dÀ
–
pxTaskToDñëe
 );

498 
	`åa˚TASK_DELETE
–
pxTCB
 );

504 
	`vLi°Remove
–&–
pxTCB
->
xGíîicLi°Iãm
 ) );

507 if–
pxTCB
->
xEvítLi°Iãm
.
pvC⁄èöî
 )

509 
	`vLi°Remove
–&–
pxTCB
->
xEvítLi°Iãm
 ) );

512 
	`vLi°In£πEnd
––
xLi°
 * ) &
xTasksWaôögTîmö©i⁄
, &–
pxTCB
->
xGíîicLi°Iãm
 ) );

517 ++
uxTasksDñëed
;

521 
uxTaskNumbî
++;

523 
	`èskEXIT_CRITICAL
();

526 if–
xScheduÀrRu¬ög
 !
pdFALSE
 )

528 if––* ) 
pxTaskToDñëe
 =
NULL
 )

530 
	`èskYIELD
();

533 
	}
}

546 #i‡–
INCLUDE_vTaskDñayU¡û
 == 1 )

548 
	$vTaskDñayU¡û
–
p‹tTickTy≥
 * c⁄° 
pxPªviousWakeTime
,Ö‹tTickTy≥ 
xTimeIn¸emít
 )

550 
p‹tTickTy≥
 
xTimeToWake
;

551 
p‹tBASE_TYPE
 
xAÃódyYõlded
, 
xShouldDñay
 = 
pdFALSE
;

553 
	`vTaskSu•ídAŒ
();

556 
xTimeToWake
 = *
pxPªviousWakeTime
 + 
xTimeIn¸emít
;

558 if–
xTickCou¡
 < *
pxPªviousWakeTime
 )

565 if––
xTimeToWake
 < *
pxPªviousWakeTime
 ) && ( xTimeToWakê> 
xTickCou¡
 ) )

567 
xShouldDñay
 = 
pdTRUE
;

575 if––
xTimeToWake
 < *
pxPªviousWakeTime
 ) || ( xTimeToWakê> 
xTickCou¡
 ) )

577 
xShouldDñay
 = 
pdTRUE
;

582 *
pxPªviousWakeTime
 = 
xTimeToWake
;

584 if–
xShouldDñay
 )

586 
	`åa˚TASK_DELAY_UNTIL
();

591 
	`vLi°Remove
––
xLi°Iãm
 * ) &–
pxCuºítTCB
->
xGíîicLi°Iãm
 ) );

594 
	`li°SET_LIST_ITEM_VALUE
–&–
pxCuºítTCB
->
xGíîicLi°Iãm
 ), 
xTimeToWake
 );

596 if–
xTimeToWake
 < 
xTickCou¡
 )

600 
	`vLi°In£π
––
xLi°
 * ) 
pxOvîÊowDñayedTaskLi°
, ( 
xLi°Iãm
 * ) &–
pxCuºítTCB
->
xGíîicLi°Iãm
 ) );

606 
	`vLi°In£π
––
xLi°
 * ) 
pxDñayedTaskLi°
, ( 
xLi°Iãm
 * ) &–
pxCuºítTCB
->
xGíîicLi°Iãm
 ) );

610 
xAÃódyYõlded
 = 
	`xTaskResumeAŒ
();

614 if–!
xAÃódyYõlded
 )

616 
	`èskYIELD
();

618 
	}
}

623 #i‡–
INCLUDE_vTaskDñay
 == 1 )

625 
	$vTaskDñay
–
p‹tTickTy≥
 
xTicksToDñay
 )

627 
p‹tTickTy≥
 
xTimeToWake
;

628 sig√d 
p‹tBASE_TYPE
 
xAÃódyYõlded
 = 
pdFALSE
;

631 if–
xTicksToDñay
 > ( 
p‹tTickTy≥
 ) 0 )

633 
	`vTaskSu•ídAŒ
();

635 
	`åa˚TASK_DELAY
();

647 
xTimeToWake
 = 
xTickCou¡
 + 
xTicksToDñay
;

652 
	`vLi°Remove
––
xLi°Iãm
 * ) &–
pxCuºítTCB
->
xGíîicLi°Iãm
 ) );

655 
	`li°SET_LIST_ITEM_VALUE
–&–
pxCuºítTCB
->
xGíîicLi°Iãm
 ), 
xTimeToWake
 );

657 if–
xTimeToWake
 < 
xTickCou¡
 )

661 
	`vLi°In£π
––
xLi°
 * ) 
pxOvîÊowDñayedTaskLi°
, ( 
xLi°Iãm
 * ) &–
pxCuºítTCB
->
xGíîicLi°Iãm
 ) );

667 
	`vLi°In£π
––
xLi°
 * ) 
pxDñayedTaskLi°
, ( 
xLi°Iãm
 * ) &–
pxCuºítTCB
->
xGíîicLi°Iãm
 ) );

670 
xAÃódyYõlded
 = 
	`xTaskResumeAŒ
();

675 if–!
xAÃódyYõlded
 )

677 
	`èskYIELD
();

679 
	}
}

684 #i‡–
INCLUDE_uxTaskPri‹ôyGë
 == 1 )

686 
p‹tBASE_TYPE
 
	$uxTaskPri‹ôyGë
–
xTaskH™dÀ
 
pxTask
 )

688 
tskTCB
 *
pxTCB
;

689 
p‹tBASE_TYPE
 
uxRëu∫
;

691 
	`èskENTER_CRITICAL
();

695 
pxTCB
 = 
	`¥vGëTCBFromH™dÀ
–
pxTask
 );

696 
uxRëu∫
 = 
pxTCB
->
uxPri‹ôy
;

698 
	`èskEXIT_CRITICAL
();

700  
uxRëu∫
;

701 
	}
}

706 #i‡–
INCLUDE_vTaskPri‹ôySë
 == 1 )

708 
	$vTaskPri‹ôySë
–
xTaskH™dÀ
 
pxTask
, 
p‹tBASE_TYPE
 
uxNewPri‹ôy
 )

710 
tskTCB
 *
pxTCB
;

711 
p‹tBASE_TYPE
 
uxCuºítPri‹ôy
, 
xYõldRequúed
 = 
pdFALSE
;

714 if–
uxNewPri‹ôy
 >
c⁄figMAX_PRIORITIES
 )

716 
uxNewPri‹ôy
 = 
c⁄figMAX_PRIORITIES
 - 1;

719 
	`èskENTER_CRITICAL
();

721 if–
pxTask
 =
pxCuºítTCB
 )

723 
pxTask
 = 
NULL
;

728 
pxTCB
 = 
	`¥vGëTCBFromH™dÀ
–
pxTask
 );

730 
	`åa˚TASK_PRIORITY_SET
–
pxTask
, 
uxNewPri‹ôy
 );

732 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

734 
uxCuºítPri‹ôy
 = 
pxTCB
->
uxBa£Pri‹ôy
;

738 
uxCuºítPri‹ôy
 = 
pxTCB
->
uxPri‹ôy
;

742 if–
uxCuºítPri‹ôy
 !
uxNewPri‹ôy
 )

746 if–
uxNewPri‹ôy
 > 
uxCuºítPri‹ôy
 )

748 if–
pxTask
 !
NULL
 )

754 
xYõldRequúed
 = 
pdTRUE
;

757 if–
pxTask
 =
NULL
 )

761 
xYõldRequúed
 = 
pdTRUE
;

766 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

770 if–
pxTCB
->
uxBa£Pri‹ôy
 =pxTCB->
uxPri‹ôy
 )

772 
pxTCB
->
uxPri‹ôy
 = 
uxNewPri‹ôy
;

776 
pxTCB
->
uxBa£Pri‹ôy
 = 
uxNewPri‹ôy
;

780 
pxTCB
->
uxPri‹ôy
 = 
uxNewPri‹ôy
;

784 
	`li°SET_LIST_ITEM_VALUE
–&–
pxTCB
->
xEvítLi°Iãm
 ), ( 
c⁄figMAX_PRIORITIES
 - ( 
p‹tTickTy≥
 ) 
uxNewPri‹ôy
 ) );

790 if–
	`li°IS_CONTAINED_WITHIN
–&–
pxRódyTasksLi°s
[ 
uxCuºítPri‹ôy
 ] ), &–
pxTCB
->
xGíîicLi°Iãm
 ) ) )

795 
	`vLi°Remove
–&–
pxTCB
->
xGíîicLi°Iãm
 ) );

796 
	`¥vAddTaskToRódyQueue
–
pxTCB
 );

799 if–
xYõldRequúed
 =
pdTRUE
 )

801 
	`èskYIELD
();

805 
	`èskEXIT_CRITICAL
();

806 
	}
}

811 #i‡–
INCLUDE_vTaskSu•íd
 == 1 )

813 
	$vTaskSu•íd
–
xTaskH™dÀ
 
pxTaskToSu•íd
 )

815 
tskTCB
 *
pxTCB
;

817 
	`èskENTER_CRITICAL
();

821 if–
pxTaskToSu•íd
 =
pxCuºítTCB
 )

823 
pxTaskToSu•íd
 = 
NULL
;

827 
pxTCB
 = 
	`¥vGëTCBFromH™dÀ
–
pxTaskToSu•íd
 );

829 
	`åa˚TASK_SUSPEND
–
pxTaskToSu•íd
 );

832 
	`vLi°Remove
–&–
pxTCB
->
xGíîicLi°Iãm
 ) );

835 if–
pxTCB
->
xEvítLi°Iãm
.
pvC⁄èöî
 )

837 
	`vLi°Remove
–&–
pxTCB
->
xEvítLi°Iãm
 ) );

840 
	`vLi°In£πEnd
––
xLi°
 * ) &
xSu•ídedTaskLi°
, &–
pxTCB
->
xGíîicLi°Iãm
 ) );

842 
	`èskEXIT_CRITICAL
();

845 if––* ) 
pxTaskToSu•íd
 =
NULL
 )

847 
	`èskYIELD
();

849 
	}
}

854 #i‡–
INCLUDE_vTaskSu•íd
 == 1 )

856 sig√d 
p‹tBASE_TYPE
 
	$xTaskIsTaskSu•íded
–
xTaskH™dÀ
 
xTask
 )

858 
p‹tBASE_TYPE
 
xRëu∫
 = 
pdFALSE
;

859 c⁄° 
tskTCB
 * c⁄° 
pxTCB
 = (ÅskTCB * ) 
xTask
;

863 if–
	`li°IS_CONTAINED_WITHIN
–&
xSu•ídedTaskLi°
, &–
pxTCB
->
xGíîicLi°Iãm
 ) ) !
pdFALSE
 )

866 if–
	`li°IS_CONTAINED_WITHIN
–&
xPídögRódyLi°
, &–
pxTCB
->
xEvítLi°Iãm
 ) ) !
pdTRUE
 )

872 if–
	`li°IS_CONTAINED_WITHIN
–
NULL
, &–
pxTCB
->
xEvítLi°Iãm
 ) ) =
pdTRUE
 )

874 
xRëu∫
 = 
pdTRUE
;

879  
xRëu∫
;

880 
	}
}

885 #i‡–
INCLUDE_vTaskSu•íd
 == 1 )

887 
	$vTaskResume
–
xTaskH™dÀ
 
pxTaskToResume
 )

889 
tskTCB
 *
pxTCB
;

893 
pxTCB
 = ( 
tskTCB
 * ) 
pxTaskToResume
;

897 if––
pxTCB
 !
NULL
 ) && (ÖxTCB !
pxCuºítTCB
 ) )

899 
	`èskENTER_CRITICAL
();

901 if–
	`xTaskIsTaskSu•íded
–
pxTCB
 ) =
pdTRUE
 )

903 
	`åa˚TASK_RESUME
–
pxTCB
 );

907 
	`vLi°Remove
–&–
pxTCB
->
xGíîicLi°Iãm
 ) );

908 
	`¥vAddTaskToRódyQueue
–
pxTCB
 );

911 if–
pxTCB
->
uxPri‹ôy
 >
pxCuºítTCB
->uxPriority )

915 
	`èskYIELD
();

919 
	`èskEXIT_CRITICAL
();

921 
	}
}

927 #i‡––
INCLUDE_xTaskResumeFromISR
 =1 ) && ( 
INCLUDE_vTaskSu•íd
 == 1 ) )

929 
p‹tBASE_TYPE
 
	$xTaskResumeFromISR
–
xTaskH™dÀ
 
pxTaskToResume
 )

931 
p‹tBASE_TYPE
 
xYõldRequúed
 = 
pdFALSE
;

932 
tskTCB
 *
pxTCB
;

934 
pxTCB
 = ( 
tskTCB
 * ) 
pxTaskToResume
;

936 if–
	`xTaskIsTaskSu•íded
–
pxTCB
 ) =
pdTRUE
 )

938 
	`åa˚TASK_RESUME_FROM_ISR
–
pxTCB
 );

940 if–
uxScheduÀrSu•íded
 =–
p‹tBASE_TYPE
 ) 
pdFALSE
 )

942 
xYõldRequúed
 = ( 
pxTCB
->
uxPri‹ôy
 >
pxCuºítTCB
->uxPriority );

943 
	`vLi°Remove
–&–
pxTCB
->
xGíîicLi°Iãm
 ) );

944 
	`¥vAddTaskToRódyQueue
–
pxTCB
 );

951 
	`vLi°In£πEnd
––
xLi°
 * ) &–
xPídögRódyLi°
 ), &–
pxTCB
->
xEvítLi°Iãm
 ) );

955  
xYõldRequúed
;

956 
	}
}

968 
	$vTaskSèπScheduÀr
( )

970 
p‹tBASE_TYPE
 
xRëu∫
;

973 
xRëu∫
 = 
	`xTaskCª©e
–
¥vIdÀTask
, ( sig√d 
p‹tCHAR
 * ) "IDLE", 
tskIDLE_STACK_SIZE
, ( * ) 
NULL
, 
tskIDLE_PRIORITY
, ( 
xTaskH™dÀ
 * ) NULL );

975 if–
xRëu∫
 =
pdPASS
 )

985 
	`p‹tDISABLE_INTERRUPTS
();

987 
xScheduÀrRu¬ög
 = 
pdTRUE
;

988 
xTickCou¡
 = ( 
p‹tTickTy≥
 ) 0;

992 if–
	`xP‹tSèπScheduÀr
() )

1002 
	}
}

1005 
	$vTaskEndScheduÀr
( )

1010 
	`p‹tDISABLE_INTERRUPTS
();

1011 
xScheduÀrRu¬ög
 = 
pdFALSE
;

1012 
	`vP‹tEndScheduÀr
();

1013 
	}
}

1016 
	$vTaskSu•ídAŒ
( )

1020 ++
uxScheduÀrSu•íded
;

1021 
	}
}

1024 sig√d 
p‹tBASE_TYPE
 
	$xTaskResumeAŒ
( )

1026 
tskTCB
 *
pxTCB
;

1027 sig√d 
p‹tBASE_TYPE
 
xAÃódyYõlded
 = 
pdFALSE
;

1034 
	`p‹tENTER_CRITICAL
();

1036 --
uxScheduÀrSu•íded
;

1038 if–
uxScheduÀrSu•íded
 =–
p‹tBASE_TYPE
 ) 
pdFALSE
 )

1040 if–
uxCuºítNumbîOfTasks
 > ( 
p‹tBASE_TYPE
 ) 0 )

1042 
p‹tBASE_TYPE
 
xYõldRequúed
 = 
pdFALSE
;

1046  ( 
pxTCB
 = ( 
tskTCB
 * ) 
	`li°GET_OWNER_OF_HEAD_ENTRY
–––
xLi°
 * ) &
xPídögRódyLi°
 ) ) ) !
NULL
 )

1048 
	`vLi°Remove
–&–
pxTCB
->
xEvítLi°Iãm
 ) );

1049 
	`vLi°Remove
–&–
pxTCB
->
xGíîicLi°Iãm
 ) );

1050 
	`¥vAddTaskToRódyQueue
–
pxTCB
 );

1054 if–
pxTCB
->
uxPri‹ôy
 >
pxCuºítTCB
->uxPriority )

1056 
xYõldRequúed
 = 
pdTRUE
;

1063 if–
uxMis£dTicks
 > ( 
p‹tBASE_TYPE
 ) 0 )

1065  
uxMis£dTicks
 > ( 
p‹tBASE_TYPE
 ) 0 )

1067 
	`vTaskIn¸emítTick
();

1068 --
uxMis£dTicks
;

1074 #i‡
c⁄figUSE_PREEMPTION
 == 1

1076 
xYõldRequúed
 = 
pdTRUE
;

1081 if––
xYõldRequúed
 =
pdTRUE
 ) || ( 
xMis£dYõld
 ==ÖdTRUE ) )

1083 
xAÃódyYõlded
 = 
pdTRUE
;

1084 
xMis£dYõld
 = 
pdFALSE
;

1085 
	`èskYIELD
();

1090 
	`p‹tEXIT_CRITICAL
();

1092  
xAÃódyYõlded
;

1093 
	}
}

1106 
p‹tTickTy≥
 
	$xTaskGëTickCou¡
( )

1108 
p‹tTickTy≥
 
xTicks
;

1111 
	`èskENTER_CRITICAL
();

1113 
xTicks
 = 
xTickCou¡
;

1115 
	`èskEXIT_CRITICAL
();

1117  
xTicks
;

1118 
	}
}

1121 
p‹tBASE_TYPE
 
	$uxTaskGëNumbîOfTasks
( )

1125  
uxCuºítNumbîOfTasks
;

1126 
	}
}

1129 #i‡––
c⁄figUSE_TRACE_FACILITY
 =1 ) && ( 
INCLUDE_vTaskDñëe
 =1 ) && ( 
INCLUDE_vTaskSu•íd
 == 1 ) )

1131 
	$vTaskLi°
–sig√d 
p‹tCHAR
 *
pcWrôeBuf„r
 )

1133 
p‹tBASE_TYPE
 
uxQueue
;

1138 
	`vTaskSu•ídAŒ
();

1143 
pcWrôeBuf„r
[ 0 ] = ( sig√d 
p‹tCHAR
 ) 0x00;

1144 
	`°rˇt
––
p‹tCHAR
 * ) 
pcWrôeBuf„r
, ( constÖortCHAR * ) "\r\n" );

1146 
uxQueue
 = 
uxT›U£dPri‹ôy
 + 1;

1150 
uxQueue
--;

1152 if–!
	`li°LIST_IS_EMPTY
–&–
pxRódyTasksLi°s
[ 
uxQueue
 ] ) ) )

1154 
	`¥vLi°TaskWôhöSögÀLi°
–
pcWrôeBuf„r
, ( 
xLi°
 * ) &–
pxRódyTasksLi°s
[ 
uxQueue
 ] ), 
tskREADY_CHAR
 );

1156 } 
uxQueue
 > ( 
p‹tSHORT
 ) 
tskIDLE_PRIORITY
 );

1158 if–!
	`li°LIST_IS_EMPTY
–
pxDñayedTaskLi°
 ) )

1160 
	`¥vLi°TaskWôhöSögÀLi°
–
pcWrôeBuf„r
, ( 
xLi°
 * ) 
pxDñayedTaskLi°
, 
tskBLOCKED_CHAR
 );

1163 if–!
	`li°LIST_IS_EMPTY
–
pxOvîÊowDñayedTaskLi°
 ) )

1165 
	`¥vLi°TaskWôhöSögÀLi°
–
pcWrôeBuf„r
, ( 
xLi°
 * ) 
pxOvîÊowDñayedTaskLi°
, 
tskBLOCKED_CHAR
 );

1168 if–!
	`li°LIST_IS_EMPTY
–&
xTasksWaôögTîmö©i⁄
 ) )

1170 
	`¥vLi°TaskWôhöSögÀLi°
–
pcWrôeBuf„r
, ( 
xLi°
 * ) &
xTasksWaôögTîmö©i⁄
, 
tskDELETED_CHAR
 );

1173 if–!
	`li°LIST_IS_EMPTY
–&
xSu•ídedTaskLi°
 ) )

1175 
	`¥vLi°TaskWôhöSögÀLi°
–
pcWrôeBuf„r
, ( 
xLi°
 * ) &
xSu•ídedTaskLi°
, 
tskSUSPENDED_CHAR
 );

1178 
	`xTaskResumeAŒ
();

1179 
	}
}

1184 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

1186 
	$vTaskSèπTø˚
–sig√d 
p‹tCHAR
 * 
pcBuf„r
, 
p‹tLONG
 
ulBuf„rSize
 )

1188 
	`p‹tENTER_CRITICAL
();

1190 
pcTø˚Buf„r
 = ( sig√d 
p‹tCHAR
 * )
pcBuf„r
;

1191 
pcTø˚Buf„rSèπ
 = 
pcBuf„r
;

1192 
pcTø˚Buf„rEnd
 = 
pcBuf„r
 + ( 
ulBuf„rSize
 - 
tskSIZE_OF_EACH_TRACE_LINE
 );

1193 
xTøcög
 = 
pdTRUE
;

1195 
	`p‹tEXIT_CRITICAL
();

1196 
	}
}

1201 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

1203 
p‹tLONG
 
	$ulTaskEndTø˚
( )

1205 
p‹tLONG
 
ulBuf„rLígth
;

1207 
	`p‹tENTER_CRITICAL
();

1208 
xTøcög
 = 
pdFALSE
;

1209 
	`p‹tEXIT_CRITICAL
();

1211 
ulBuf„rLígth
 = ( 
p‹tLONG
 ) ( 
pcTø˚Buf„r
 - 
pcTø˚Buf„rSèπ
 );

1213  
ulBuf„rLígth
;

1214 
	}
}

1226 
	$vTaskIn¸emítTick
( )

1231 if–
uxScheduÀrSu•íded
 =–
p‹tBASE_TYPE
 ) 
pdFALSE
 )

1233 ++
xTickCou¡
;

1234 if–
xTickCou¡
 =–
p‹tTickTy≥
 ) 0 )

1236 
xLi°
 *
pxTemp
;

1241 
pxTemp
 = 
pxDñayedTaskLi°
;

1242 
pxDñayedTaskLi°
 = 
pxOvîÊowDñayedTaskLi°
;

1243 
pxOvîÊowDñayedTaskLi°
 = 
pxTemp
;

1244 
xNumOfOvîÊows
++;

1248 
	`¥vCheckDñayedTasks
();

1252 ++
uxMis£dTicks
;

1256 #i‡–
c⁄figUSE_TICK_HOOK
 == 1 )

1258 
	`vAµliˇti⁄TickHook
( );

1260 
	`vAµliˇti⁄TickHook
();

1265 #i‡–
c⁄figUSE_TICK_HOOK
 == 1 )

1267 
	`vAµliˇti⁄TickHook
( );

1271 if–
uxMis£dTicks
 == 0 )

1273 
	`vAµliˇti⁄TickHook
();

1278 
	`åa˚TASK_INCREMENT_TICK
–
xTickCou¡
 );

1279 
	}
}

1282 #i‡––
INCLUDE_vTaskCÀ™UpResour˚s
 =1 ) && ( 
INCLUDE_vTaskSu•íd
 == 1 ) )

1284 
	$vTaskCÀ™UpResour˚s
( )

1286 
p‹tSHORT
 
usQueue
;

1287 vﬁ©ûê
tskTCB
 *
pxTCB
;

1289 
usQueue
 = ( 
p‹tSHORT
 ) 
uxT›U£dPri‹ôy
 + ( portSHORT ) 1;

1294 
usQueue
--;

1296  !
	`li°LIST_IS_EMPTY
–&–
pxRódyTasksLi°s
[ 
usQueue
 ] ) ) )

1298 
	`li°GET_OWNER_OF_NEXT_ENTRY
–
pxTCB
, &–
pxRódyTasksLi°s
[ 
usQueue
 ] ) );

1299 
	`vLi°Remove
––
xLi°Iãm
 * ) &–
pxTCB
->
xGíîicLi°Iãm
 ) );

1301 
	`¥vDñëeTCB
––
tskTCB
 * ) 
pxTCB
 );

1303 } 
usQueue
 > ( 
p‹tSHORT
 ) 
tskIDLE_PRIORITY
 );

1306  !
	`li°LIST_IS_EMPTY
–&
xDñayedTaskLi°1
 ) )

1308 
	`li°GET_OWNER_OF_NEXT_ENTRY
–
pxTCB
, &
xDñayedTaskLi°1
 );

1309 
	`vLi°Remove
––
xLi°Iãm
 * ) &–
pxTCB
->
xGíîicLi°Iãm
 ) );

1311 
	`¥vDñëeTCB
––
tskTCB
 * ) 
pxTCB
 );

1315  !
	`li°LIST_IS_EMPTY
–&
xDñayedTaskLi°2
 ) )

1317 
	`li°GET_OWNER_OF_NEXT_ENTRY
–
pxTCB
, &
xDñayedTaskLi°2
 );

1318 
	`vLi°Remove
––
xLi°Iãm
 * ) &–
pxTCB
->
xGíîicLi°Iãm
 ) );

1320 
	`¥vDñëeTCB
––
tskTCB
 * ) 
pxTCB
 );

1323  !
	`li°LIST_IS_EMPTY
–&
xSu•ídedTaskLi°
 ) )

1325 
	`li°GET_OWNER_OF_NEXT_ENTRY
–
pxTCB
, &
xSu•ídedTaskLi°
 );

1326 
	`vLi°Remove
––
xLi°Iãm
 * ) &–
pxTCB
->
xGíîicLi°Iãm
 ) );

1328 
	`¥vDñëeTCB
––
tskTCB
 * ) 
pxTCB
 );

1330 
	}
}

1335 #i‡–
c⁄figUSE_APPLICATION_TASK_TAG
 == 1 )

1337 
	$vTaskSëAµliˇti⁄TaskTag
–
xTaskH™dÀ
 
xTask
, 
pdTASK_HOOK_CODE
 
pxTagVÆue
 )

1339 
tskTCB
 *
xTCB
;

1342 if–
xTask
 =
NULL
 )

1344 
xTCB
 = ( 
tskTCB
 * ) 
pxCuºítTCB
;

1348 
xTCB
 = ( 
tskTCB
 * ) 
xTask
;

1353 
	`p‹tENTER_CRITICAL
();

1354 
xTCB
->
pxTaskTag
 = 
pxTagVÆue
;

1355 
	`p‹tEXIT_CRITICAL
();

1356 
	}
}

1361 #i‡–
c⁄figUSE_APPLICATION_TASK_TAG
 == 1 )

1363 
p‹tBASE_TYPE
 
	$xTaskCÆlAµliˇti⁄TaskHook
–
xTaskH™dÀ
 
xTask
, *
pvP¨amëî
 )

1365 
tskTCB
 *
xTCB
;

1366 
p‹tBASE_TYPE
 
xRëu∫
;

1369 if–
xTask
 =
NULL
 )

1371 
xTCB
 = ( 
tskTCB
 * ) 
pxCuºítTCB
;

1375 
xTCB
 = ( 
tskTCB
 * ) 
xTask
;

1378 if–
xTCB
->
pxTaskTag
 !
NULL
 )

1380 
xRëu∫
 = 
xTCB
->
	`pxTaskTag
–
pvP¨amëî
 );

1384 
xRëu∫
 = 
pdFAIL
;

1387  
xRëu∫
;

1388 
	}
}

1393 
	$vTaskSwôchC⁄ãxt
( )

1395 
	`åa˚TASK_SWITCHED_OUT
();

1397 if–
uxScheduÀrSu•íded
 !–
p‹tBASE_TYPE
 ) 
pdFALSE
 )

1401 
xMis£dYõld
 = 
pdTRUE
;

1405 
	`èskFIRST_CHECK_FOR_STACK_OVERFLOW
();

1406 
	`èskSECOND_CHECK_FOR_STACK_OVERFLOW
();

1409  
	`li°LIST_IS_EMPTY
–&–
pxRódyTasksLi°s
[ 
uxT›RódyPri‹ôy
 ] ) ) )

1411 --
uxT›RódyPri‹ôy
;

1416 
	`li°GET_OWNER_OF_NEXT_ENTRY
–
pxCuºítTCB
, &–
pxRódyTasksLi°s
[ 
uxT›RódyPri‹ôy
 ] ) );

1418 
	`åa˚TASK_SWITCHED_IN
();

1419 
	`vWrôeTø˚ToBuf„r
();

1420 
	}
}

1423 
	$vTaskPœ˚OnEvítLi°
–c⁄° 
xLi°
 * c⁄° 
pxEvítLi°
, 
p‹tTickTy≥
 
xTicksToWaô
 )

1425 
p‹tTickTy≥
 
xTimeToWake
;

1433 
	`vLi°In£π
––
xLi°
 * ) 
pxEvítLi°
, ( 
xLi°Iãm
 * ) &–
pxCuºítTCB
->
xEvítLi°Iãm
 ) );

1438 
	`vLi°Remove
––
xLi°Iãm
 * ) &–
pxCuºítTCB
->
xGíîicLi°Iãm
 ) );

1441 #i‡–
INCLUDE_vTaskSu•íd
 == 1 )

1443 if–
xTicksToWaô
 =
p‹tMAX_DELAY
 )

1448 
	`vLi°In£πEnd
––
xLi°
 * ) &
xSu•ídedTaskLi°
, ( 
xLi°Iãm
 * ) &–
pxCuºítTCB
->
xGíîicLi°Iãm
 ) );

1454 
xTimeToWake
 = 
xTickCou¡
 + 
xTicksToWaô
;

1456 
	`li°SET_LIST_ITEM_VALUE
–&–
pxCuºítTCB
->
xGíîicLi°Iãm
 ), 
xTimeToWake
 );

1458 if–
xTimeToWake
 < 
xTickCou¡
 )

1461 
	`vLi°In£π
––
xLi°
 * ) 
pxOvîÊowDñayedTaskLi°
, ( 
xLi°Iãm
 * ) &–
pxCuºítTCB
->
xGíîicLi°Iãm
 ) );

1466 
	`vLi°In£π
––
xLi°
 * ) 
pxDñayedTaskLi°
, ( 
xLi°Iãm
 * ) &–
pxCuºítTCB
->
xGíîicLi°Iãm
 ) );

1474 
xTimeToWake
 = 
xTickCou¡
 + 
xTicksToWaô
;

1476 
	`li°SET_LIST_ITEM_VALUE
–&–
pxCuºítTCB
->
xGíîicLi°Iãm
 ), 
xTimeToWake
 );

1478 if–
xTimeToWake
 < 
xTickCou¡
 )

1481 
	`vLi°In£π
––
xLi°
 * ) 
pxOvîÊowDñayedTaskLi°
, ( 
xLi°Iãm
 * ) &–
pxCuºítTCB
->
xGíîicLi°Iãm
 ) );

1486 
	`vLi°In£π
––
xLi°
 * ) 
pxDñayedTaskLi°
, ( 
xLi°Iãm
 * ) &–
pxCuºítTCB
->
xGíîicLi°Iãm
 ) );

1490 
	}
}

1493 sig√d 
p‹tBASE_TYPE
 
	$xTaskRemoveFromEvítLi°
–c⁄° 
xLi°
 * c⁄° 
pxEvítLi°
 )

1495 
tskTCB
 *
pxUnblockedTCB
;

1496 
p‹tBASE_TYPE
 
xRëu∫
;

1508 
pxUnblockedTCB
 = ( 
tskTCB
 * ) 
	`li°GET_OWNER_OF_HEAD_ENTRY
–
pxEvítLi°
 );

1509 
	`vLi°Remove
–&–
pxUnblockedTCB
->
xEvítLi°Iãm
 ) );

1511 if–
uxScheduÀrSu•íded
 =–
p‹tBASE_TYPE
 ) 
pdFALSE
 )

1513 
	`vLi°Remove
–&–
pxUnblockedTCB
->
xGíîicLi°Iãm
 ) );

1514 
	`¥vAddTaskToRódyQueue
–
pxUnblockedTCB
 );

1520 
	`vLi°In£πEnd
––
xLi°
 * ) &–
xPídögRódyLi°
 ), &–
pxUnblockedTCB
->
xEvítLi°Iãm
 ) );

1523 if–
pxUnblockedTCB
->
uxPri‹ôy
 >
pxCuºítTCB
->uxPriority )

1529 
xRëu∫
 = 
pdTRUE
;

1533 
xRëu∫
 = 
pdFALSE
;

1536  
xRëu∫
;

1537 
	}
}

1540 
	$vTaskSëTimeOutSèã
–
xTimeOutTy≥
 * c⁄° 
pxTimeOut
 )

1542 
pxTimeOut
->
xOvîÊowCou¡
 = 
xNumOfOvîÊows
;

1543 
pxTimeOut
->
xTimeOnE¡îög
 = 
xTickCou¡
;

1544 
	}
}

1547 
p‹tBASE_TYPE
 
	$xTaskCheckF‹TimeOut
–
xTimeOutTy≥
 * c⁄° 
pxTimeOut
, 
p‹tTickTy≥
 * c⁄° 
pxTicksToWaô
 )

1549 
p‹tBASE_TYPE
 
xRëu∫
;

1551 
	`p‹tENTER_CRITICAL
();

1553 #i‡–
INCLUDE_vTaskSu•íd
 == 1 )

1557 if–*
pxTicksToWaô
 =
p‹tMAX_DELAY
 )

1559 
xRëu∫
 = 
pdFALSE
;

1564 if––
xNumOfOvîÊows
 !
pxTimeOut
->
xOvîÊowCou¡
 ) && ( 
xTickCou¡
 >pxTimeOut->
xTimeOnE¡îög
 ) )

1570 
xRëu∫
 = 
pdTRUE
;

1572 if––
xTickCou¡
 - 
pxTimeOut
->
xTimeOnE¡îög
 ) < *
pxTicksToWaô
 )

1575 *
pxTicksToWaô
 -–
xTickCou¡
 - 
pxTimeOut
->
xTimeOnE¡îög
 );

1576 
	`vTaskSëTimeOutSèã
–
pxTimeOut
 );

1577 
xRëu∫
 = 
pdFALSE
;

1581 
xRëu∫
 = 
pdTRUE
;

1584 
	`p‹tEXIT_CRITICAL
();

1586  
xRëu∫
;

1587 
	}
}

1590 
	$vTaskMis£dYõld
( )

1592 
xMis£dYõld
 = 
pdTRUE
;

1593 
	}
}

1606 
	$p‹tTASK_FUNCTION
–
¥vIdÀTask
, 
pvP¨amëîs
 )

1609 –Ë
pvP¨amëîs
;

1614 
	`¥vCheckTasksWaôögTîmö©i⁄
();

1616 #i‡–
c⁄figUSE_PREEMPTION
 == 0 )

1622 
	`èskYIELD
();

1626 #i‡––
c⁄figUSE_PREEMPTION
 =1 ) && ( 
c⁄figIDLE_SHOULD_YIELD
 == 1 ) )

1637 if–
	`li°CURRENT_LIST_LENGTH
–&–
pxRódyTasksLi°s
[ 
tskIDLE_PRIORITY
 ] ) ) > ( 
p‹tBASE_TYPE
 ) 1 )

1639 
	`èskYIELD
();

1644 #i‡–
c⁄figUSE_IDLE_HOOK
 == 1 )

1646 
	`vAµliˇti⁄IdÀHook
( );

1653 
	`vAµliˇti⁄IdÀHook
();

1657 
	}
}

1671 
	$¥vInôüli£TCBV¨übÀs
–
tskTCB
 *
pxTCB
, c⁄° sig√d 
p‹tCHAR
 * c⁄° 
pcName
, 
p‹tBASE_TYPE
 
uxPri‹ôy
 )

1674 
	`°∫˝y
––* ) 
pxTCB
->
pcTaskName
, ( c⁄° * ) 
pcName
, ( 
p‹tSHORT
 ) 
c⁄figMAX_TASK_NAME_LEN
 );

1675 
pxTCB
->
pcTaskName
[ ( 
p‹tSHORT
 ) 
c⁄figMAX_TASK_NAME_LEN
 - ( portSHORT ) 1 ] = '\0';

1678 if–
uxPri‹ôy
 >
c⁄figMAX_PRIORITIES
 )

1680 
uxPri‹ôy
 = 
c⁄figMAX_PRIORITIES
 - 1;

1683 
pxTCB
->
uxPri‹ôy
 = uxPriority;

1684 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

1686 
pxTCB
->
uxBa£Pri‹ôy
 = 
uxPri‹ôy
;

1690 
	`vLi°Inôüli£Iãm
–&–
pxTCB
->
xGíîicLi°Iãm
 ) );

1691 
	`vLi°Inôüli£Iãm
–&–
pxTCB
->
xEvítLi°Iãm
 ) );

1695 
	`li°SET_LIST_ITEM_OWNER
–&–
pxTCB
->
xGíîicLi°Iãm
 ),ÖxTCB );

1698 
	`li°SET_LIST_ITEM_VALUE
–&–
pxTCB
->
xEvítLi°Iãm
 ), 
c⁄figMAX_PRIORITIES
 - ( 
p‹tTickTy≥
 ) 
uxPri‹ôy
 );

1699 
	`li°SET_LIST_ITEM_OWNER
–&–
pxTCB
->
xEvítLi°Iãm
 ),ÖxTCB );

1701 #i‡–
p‹tCRITICAL_NESTING_IN_TCB
 == 1 )

1703 
pxTCB
->
uxCrôiˇlNe°ög
 = ( 
p‹tBASE_TYPE
 ) 0;

1707 #i‡–
c⁄figUSE_APPLICATION_TASK_TAG
 == 1 )

1709 
pxTCB
->
pxTaskTag
 = 
NULL
;

1712 
	}
}

1715 
	$¥vInôüli£TaskLi°s
( )

1717 
p‹tBASE_TYPE
 
uxPri‹ôy
;

1719  
uxPri‹ôy
 = 0; uxPri‹ôy < 
c⁄figMAX_PRIORITIES
; uxPriority++ )

1721 
	`vLi°Inôüli£
––
xLi°
 * ) &–
pxRódyTasksLi°s
[ 
uxPri‹ôy
 ] ) );

1724 
	`vLi°Inôüli£
––
xLi°
 * ) &
xDñayedTaskLi°1
 );

1725 
	`vLi°Inôüli£
––
xLi°
 * ) &
xDñayedTaskLi°2
 );

1726 
	`vLi°Inôüli£
––
xLi°
 * ) &
xPídögRódyLi°
 );

1728 #i‡–
INCLUDE_vTaskDñëe
 == 1 )

1730 
	`vLi°Inôüli£
––
xLi°
 * ) &
xTasksWaôögTîmö©i⁄
 );

1734 #i‡–
INCLUDE_vTaskSu•íd
 == 1 )

1736 
	`vLi°Inôüli£
––
xLi°
 * ) &
xSu•ídedTaskLi°
 );

1742 
pxDñayedTaskLi°
 = &
xDñayedTaskLi°1
;

1743 
pxOvîÊowDñayedTaskLi°
 = &
xDñayedTaskLi°2
;

1744 
	}
}

1747 
	$¥vCheckTasksWaôögTîmö©i⁄
( )

1749 #i‡–
INCLUDE_vTaskDñëe
 == 1 )

1751 
p‹tBASE_TYPE
 
xLi°IsEm±y
;

1755 if–
uxTasksDñëed
 > ( 
p‹tBASE_TYPE
 ) 0 )

1757 
	`vTaskSu•ídAŒ
();

1758 
xLi°IsEm±y
 = 
	`li°LIST_IS_EMPTY
–&
xTasksWaôögTîmö©i⁄
 );

1759 
	`xTaskResumeAŒ
();

1761 if–!
xLi°IsEm±y
 )

1763 
tskTCB
 *
pxTCB
;

1765 
	`p‹tENTER_CRITICAL
();

1767 
pxTCB
 = ( 
tskTCB
 * ) 
	`li°GET_OWNER_OF_HEAD_ENTRY
–––
xLi°
 * ) &
xTasksWaôögTîmö©i⁄
 ) );

1768 
	`vLi°Remove
–&–
pxTCB
->
xGíîicLi°Iãm
 ) );

1769 --
uxCuºítNumbîOfTasks
;

1770 --
uxTasksDñëed
;

1772 
	`p‹tEXIT_CRITICAL
();

1774 
	`¥vDñëeTCB
–
pxTCB
 );

1779 
	}
}

1782 
tskTCB
 *
	$¥vAŒoˇãTCBAndSèck
–
p‹tSHORT
 
usSèckDïth
 )

1784 
tskTCB
 *
pxNewTCB
;

1788 
pxNewTCB
 = ( 
tskTCB
 * ) 
	`pvP‹tMÆloc
( (ÅskTCB ) );

1790 if–
pxNewTCB
 !
NULL
 )

1795 
pxNewTCB
->
pxSèck
 = ( 
p‹tSTACK_TYPE
 * ) 
	`pvP‹tMÆloc
–––
size_t
 )
usSèckDïth
 ) * (ÖortSTACK_TYPE ) );

1797 if–
pxNewTCB
->
pxSèck
 =
NULL
 )

1800 
	`vP‹tFªe
–
pxNewTCB
 );

1801 
pxNewTCB
 = 
NULL
;

1806 
	`mem£t
–
pxNewTCB
->
pxSèck
, 
tskSTACK_FILL_BYTE
, 
usSèckDïth
 * –
p‹tSTACK_TYPE
 ) );

1810  
pxNewTCB
;

1811 
	}
}

1814 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

1816 
	$¥vLi°TaskWôhöSögÀLi°
–c⁄° sig√d 
p‹tCHAR
 *
pcWrôeBuf„r
, 
xLi°
 *
pxLi°
, sig√dÖ‹tCHAR 
cSètus
 )

1818 vﬁ©ûê
tskTCB
 *
pxNextTCB
, *
pxFú°TCB
;

1819 
p‹tSHORT
 
usSèckRemaöög
;

1822 
	`li°GET_OWNER_OF_NEXT_ENTRY
–
pxFú°TCB
, 
pxLi°
 );

1825 
	`li°GET_OWNER_OF_NEXT_ENTRY
–
pxNextTCB
, 
pxLi°
 );

1826 
usSèckRemaöög
 = 
	`usTaskCheckFªeSèckS∑˚
––
p‹tCHAR
 * ) 
pxNextTCB
->
pxSèck
 );

1827 
	`•rötf
–
pcSètusSåög
, ( 
p‹tCHAR
 * ) "%s\t\t%c\t%u\t%u\t%u\r\n", 
pxNextTCB
->
pcTaskName
, 
cSètus
, ( ËpxNextTCB->
uxPri‹ôy
, 
usSèckRemaöög
, ( ËpxNextTCB->
uxTCBNumbî
 );

1828 
	`°rˇt
––
p‹tCHAR
 * ) 
pcWrôeBuf„r
, (Ö‹tCHAR * ) 
pcSètusSåög
 );

1830 }  
pxNextTCB
 !
pxFú°TCB
 );

1831 
	}
}

1836 #i‡––
c⁄figUSE_TRACE_FACILITY
 =1 ) || ( 
INCLUDE_uxTaskGëSèckHighW©îM¨k
 == 1 ) )

1838 
p‹tSHORT
 
	$usTaskCheckFªeSèckS∑˚
–c⁄° 
p‹tCHAR
 * 
pucSèckByã
 )

1840 
p‹tSHORT
 
usCou¡
 = 0;

1842  *
pucSèckByã
 =
tskSTACK_FILL_BYTE
 )

1844 
pucSèckByã
 -
p‹tSTACK_GROWTH
;

1845 
usCou¡
++;

1848 
usCou¡
 /–
p‹tSTACK_TYPE
 );

1850  
usCou¡
;

1851 
	}
}

1856 #i‡–
INCLUDE_uxTaskGëSèckHighW©îM¨k
 == 1 )

1858 
p‹tBASE_TYPE
 
	$uxTaskGëSèckHighW©îM¨k
–
xTaskH™dÀ
 
xTask
 )

1860 
tskTCB
 *
pxTCB
;

1861 
p‹tCHAR
 *
pcEndOfSèck
;

1863 
pxTCB
 = 
	`¥vGëTCBFromH™dÀ
–
xTask
 );

1865 #i‡
p‹tSTACK_GROWTH
 < 0

1867 
pcEndOfSèck
 = ( 
p‹tCHAR
 * ) 
pxTCB
->
pxSèck
;

1871 
pcEndOfSèck
 = ( 
p‹tCHAR
 * ) 
pxTCB
->
pxEndOfSèck
;

1875  
	`usTaskCheckFªeSèckS∑˚
–
pcEndOfSèck
 );

1876 
	}
}

1881 #i‡––
INCLUDE_vTaskDñëe
 =1 ) || ( 
INCLUDE_vTaskCÀ™UpResour˚s
 == 1 ) )

1883 
	$¥vDñëeTCB
–
tskTCB
 *
pxTCB
 )

1887 
	`vP‹tFªe
–
pxTCB
->
pxSèck
 );

1888 
	`vP‹tFªe
–
pxTCB
 );

1889 
	}
}

1896 #i‡–
INCLUDE_xTaskGëCuºítTaskH™dÀ
 == 1 )

1898 
xTaskH™dÀ
 
	$xTaskGëCuºítTaskH™dÀ
( )

1903  
pxCuºítTCB
;

1904 
	}
}

1910 #i‡–
INCLUDE_xTaskGëScheduÀrSèã
 == 1 )

1912 
p‹tBASE_TYPE
 
	$xTaskGëScheduÀrSèã
( )

1914 
p‹tBASE_TYPE
 
xRëu∫
;

1916 if–
xScheduÀrRu¬ög
 =
pdFALSE
 )

1918 
xRëu∫
 = 
èskSCHEDULER_NOT_STARTED
;

1922 if–
uxScheduÀrSu•íded
 =–
p‹tBASE_TYPE
 ) 
pdFALSE
 )

1924 
xRëu∫
 = 
èskSCHEDULER_RUNNING
;

1928 
xRëu∫
 = 
èskSCHEDULER_SUSPENDED
;

1932  
xRëu∫
;

1933 
	}
}

1938 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

1940 
	$vTaskPri‹ôyInhîô
–
xTaskH™dÀ
 * c⁄° 
pxMuãxHﬁdî
 )

1942 
tskTCB
 * c⁄° 
pxTCB
 = (ÅskTCB * ) 
pxMuãxHﬁdî
;

1944 if–
pxTCB
->
uxPri‹ôy
 < 
pxCuºítTCB
->uxPriority )

1947 
	`li°SET_LIST_ITEM_VALUE
–&–
pxTCB
->
xEvítLi°Iãm
 ), 
c⁄figMAX_PRIORITIES
 - ( 
p‹tTickTy≥
 ) 
pxCuºítTCB
->
uxPri‹ôy
 );

1951 if–
	`li°IS_CONTAINED_WITHIN
–&–
pxRódyTasksLi°s
[ 
pxTCB
->
uxPri‹ôy
 ] ), &–pxTCB->
xGíîicLi°Iãm
 ) ) )

1953 
	`vLi°Remove
–&–
pxTCB
->
xGíîicLi°Iãm
 ) );

1956 
pxTCB
->
uxPri‹ôy
 = 
pxCuºítTCB
->uxPriority;

1957 
	`¥vAddTaskToRódyQueue
–
pxTCB
 );

1962 
pxTCB
->
uxPri‹ôy
 = 
pxCuºítTCB
->uxPriority;

1965 
	}
}

1970 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

1972 
	$vTaskPri‹ôyDisöhîô
–
xTaskH™dÀ
 * c⁄° 
pxMuãxHﬁdî
 )

1974 
tskTCB
 * c⁄° 
pxTCB
 = (ÅskTCB * ) 
pxMuãxHﬁdî
;

1976 if–
pxMuãxHﬁdî
 !
NULL
 )

1978 if–
pxTCB
->
uxPri‹ôy
 !pxTCB->
uxBa£Pri‹ôy
 )

1982 
	`vLi°Remove
–&–
pxTCB
->
xGíîicLi°Iãm
 ) );

1986 
pxTCB
->
uxPri‹ôy
 =ÖxTCB->
uxBa£Pri‹ôy
;

1987 
	`li°SET_LIST_ITEM_VALUE
–&–
pxTCB
->
xEvítLi°Iãm
 ), 
c⁄figMAX_PRIORITIES
 - ( 
p‹tTickTy≥
 )ÖxTCB->
uxPri‹ôy
 );

1988 
	`¥vAddTaskToRódyQueue
–
pxTCB
 );

1991 
	}
}

1996 #i‡–
p‹tCRITICAL_NESTING_IN_TCB
 == 1 )

1998 
	$vTaskE¡îCrôiˇl
( )

2000 
	`p‹tDISABLE_INTERRUPTS
();

2002 if–
xScheduÀrRu¬ög
 !
pdFALSE
 )

2004 
pxCuºítTCB
->
uxCrôiˇlNe°ög
++;

2006 
	}
}

2011 #i‡–
p‹tCRITICAL_NESTING_IN_TCB
 == 1 )

2013 
	$vTaskExôCrôiˇl
( )

2015 if–
xScheduÀrRu¬ög
 !
pdFALSE
 )

2017 if–
pxCuºítTCB
->
uxCrôiˇlNe°ög
 > 0 )

2019 
pxCuºítTCB
->
uxCrôiˇlNe°ög
--;

2021 if–
pxCuºítTCB
->
uxCrôiˇlNe°ög
 == 0 )

2023 
	`p‹tENABLE_INTERRUPTS
();

2027 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/inc/misc.h

23 #i‚de‡
__MISC_H


24 
	#__MISC_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

51 
uöt8_t
 
NVIC_IRQCh™√l
;

56 
uöt8_t
 
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
;

60 
uöt8_t
 
NVIC_IRQCh™√lSubPri‹ôy
;

64 
Fun˘i⁄ÆSèã
 
NVIC_IRQCh™√lCmd
;

67 } 
	tNVIC_InôTy≥Def
;

114 
	#NVIC_Ve˘Tab_RAM
 ((
uöt32_t
)0x20000000)

	)

115 
	#NVIC_Ve˘Tab_FLASH
 ((
uöt32_t
)0x08000000)

	)

116 
	#IS_NVIC_VECTTAB
(
VECTTAB
Ë(((VECTTABË=
NVIC_Ve˘Tab_RAM
) || \

117 ((
VECTTAB
Ë=
NVIC_Ve˘Tab_FLASH
))

	)

126 
	#NVIC_LP_SEVONPEND
 ((
uöt8_t
)0x10)

	)

127 
	#NVIC_LP_SLEEPDEEP
 ((
uöt8_t
)0x04)

	)

128 
	#NVIC_LP_SLEEPONEXIT
 ((
uöt8_t
)0x02)

	)

129 
	#IS_NVIC_LP
(
LP
Ë(((LPË=
NVIC_LP_SEVONPEND
) || \

130 ((
LP
Ë=
NVIC_LP_SLEEPDEEP
) || \

131 ((
LP
Ë=
NVIC_LP_SLEEPONEXIT
))

	)

140 
	#NVIC_Pri‹ôyGroup_0
 ((
uöt32_t
)0x700Ë

	)

142 
	#NVIC_Pri‹ôyGroup_1
 ((
uöt32_t
)0x600Ë

	)

144 
	#NVIC_Pri‹ôyGroup_2
 ((
uöt32_t
)0x500Ë

	)

146 
	#NVIC_Pri‹ôyGroup_3
 ((
uöt32_t
)0x400Ë

	)

148 
	#NVIC_Pri‹ôyGroup_4
 ((
uöt32_t
)0x300Ë

	)

151 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
Ë(((GROUPË=
NVIC_Pri‹ôyGroup_0
) || \

152 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_1
) || \

153 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_2
) || \

154 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_3
) || \

155 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_4
))

	)

157 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
Ë((PRIORITYË< 0x10)

	)

159 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
Ë((PRIORITYË< 0x10)

	)

161 
	#IS_NVIC_OFFSET
(
OFFSET
Ë((OFFSETË< 0x0007FFFF)

	)

171 
	#SysTick_CLKSour˚_HCLK_Div8
 ((
uöt32_t
)0xFFFFFFFB)

	)

172 
	#SysTick_CLKSour˚_HCLK
 ((
uöt32_t
)0x00000004)

	)

173 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
SysTick_CLKSour˚_HCLK
) || \

174 ((
SOURCE
Ë=
SysTick_CLKSour˚_HCLK_Div8
))

	)

195 
NVIC_Pri‹ôyGroupC⁄fig
(
uöt32_t
 
NVIC_Pri‹ôyGroup
);

196 
NVIC_Inô
(
NVIC_InôTy≥Def
* 
NVIC_InôSåu˘
);

197 
NVIC_SëVe˘‹TabÀ
(
uöt32_t
 
NVIC_Ve˘Tab
, uöt32_à
Off£t
);

198 
NVIC_Sy°emLPC⁄fig
(
uöt8_t
 
LowPowîMode
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

199 
SysTick_CLKSour˚C⁄fig
(
uöt32_t
 
SysTick_CLKSour˚
);

201 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_adc.h

23 #i‚de‡
__STM32F10x_ADC_H


24 
	#__STM32F10x_ADC_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

51 
uöt32_t
 
ADC_Mode
;

55 
Fun˘i⁄ÆSèã
 
ADC_SˇnC⁄vMode
;

59 
Fun˘i⁄ÆSèã
 
ADC_C⁄töuousC⁄vMode
;

63 
uöt32_t
 
ADC_Exã∫ÆTrigC⁄v
;

67 
uöt32_t
 
ADC_D©aAlign
;

70 
uöt8_t
 
ADC_NbrOfCh™√l
;

73 }
	tADC_InôTy≥Def
;

82 
	#IS_ADC_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
ADC1
) || \

83 ((
PERIPH
Ë=
ADC2
) || \

84 ((
PERIPH
Ë=
ADC3
))

	)

86 
	#IS_ADC_DMA_PERIPH
(
PERIPH
Ë(((PERIPHË=
ADC1
) || \

87 ((
PERIPH
Ë=
ADC3
))

	)

93 
	#ADC_Mode_Indïídít
 ((
uöt32_t
)0x00000000)

	)

94 
	#ADC_Mode_RegInjecSimu…
 ((
uöt32_t
)0x00010000)

	)

95 
	#ADC_Mode_RegSimu…_A…îTrig
 ((
uöt32_t
)0x00020000)

	)

96 
	#ADC_Mode_InjecSimu…_Fa°I¡îl
 ((
uöt32_t
)0x00030000)

	)

97 
	#ADC_Mode_InjecSimu…_SlowI¡îl
 ((
uöt32_t
)0x00040000)

	)

98 
	#ADC_Mode_InjecSimu…
 ((
uöt32_t
)0x00050000)

	)

99 
	#ADC_Mode_RegSimu…
 ((
uöt32_t
)0x00060000)

	)

100 
	#ADC_Mode_Fa°I¡îl
 ((
uöt32_t
)0x00070000)

	)

101 
	#ADC_Mode_SlowI¡îl
 ((
uöt32_t
)0x00080000)

	)

102 
	#ADC_Mode_A…îTrig
 ((
uöt32_t
)0x00090000)

	)

104 
	#IS_ADC_MODE
(
MODE
Ë(((MODEË=
ADC_Mode_Indïídít
) || \

105 ((
MODE
Ë=
ADC_Mode_RegInjecSimu…
) || \

106 ((
MODE
Ë=
ADC_Mode_RegSimu…_A…îTrig
) || \

107 ((
MODE
Ë=
ADC_Mode_InjecSimu…_Fa°I¡îl
) || \

108 ((
MODE
Ë=
ADC_Mode_InjecSimu…_SlowI¡îl
) || \

109 ((
MODE
Ë=
ADC_Mode_InjecSimu…
) || \

110 ((
MODE
Ë=
ADC_Mode_RegSimu…
) || \

111 ((
MODE
Ë=
ADC_Mode_Fa°I¡îl
) || \

112 ((
MODE
Ë=
ADC_Mode_SlowI¡îl
) || \

113 ((
MODE
Ë=
ADC_Mode_A…îTrig
))

	)

122 
	#ADC_Exã∫ÆTrigC⁄v_T1_CC1
 ((
uöt32_t
)0x00000000Ë

	)

123 
	#ADC_Exã∫ÆTrigC⁄v_T1_CC2
 ((
uöt32_t
)0x00020000Ë

	)

124 
	#ADC_Exã∫ÆTrigC⁄v_T2_CC2
 ((
uöt32_t
)0x00060000Ë

	)

125 
	#ADC_Exã∫ÆTrigC⁄v_T3_TRGO
 ((
uöt32_t
)0x00080000Ë

	)

126 
	#ADC_Exã∫ÆTrigC⁄v_T4_CC4
 ((
uöt32_t
)0x000A0000Ë

	)

127 
	#ADC_Exã∫ÆTrigC⁄v_Ext_IT11_TIM8_TRGO
 ((
uöt32_t
)0x000C0000Ë

	)

129 
	#ADC_Exã∫ÆTrigC⁄v_T1_CC3
 ((
uöt32_t
)0x00040000Ë

	)

130 
	#ADC_Exã∫ÆTrigC⁄v_N⁄e
 ((
uöt32_t
)0x000E0000Ë

	)

132 
	#ADC_Exã∫ÆTrigC⁄v_T3_CC1
 ((
uöt32_t
)0x00000000Ë

	)

133 
	#ADC_Exã∫ÆTrigC⁄v_T2_CC3
 ((
uöt32_t
)0x00020000Ë

	)

134 
	#ADC_Exã∫ÆTrigC⁄v_T8_CC1
 ((
uöt32_t
)0x00060000Ë

	)

135 
	#ADC_Exã∫ÆTrigC⁄v_T8_TRGO
 ((
uöt32_t
)0x00080000Ë

	)

136 
	#ADC_Exã∫ÆTrigC⁄v_T5_CC1
 ((
uöt32_t
)0x000A0000Ë

	)

137 
	#ADC_Exã∫ÆTrigC⁄v_T5_CC3
 ((
uöt32_t
)0x000C0000Ë

	)

139 
	#IS_ADC_EXT_TRIG
(
REGTRIG
Ë(((REGTRIGË=
ADC_Exã∫ÆTrigC⁄v_T1_CC1
) || \

140 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T1_CC2
) || \

141 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T1_CC3
) || \

142 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T2_CC2
) || \

143 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T3_TRGO
) || \

144 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T4_CC4
) || \

145 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_Ext_IT11_TIM8_TRGO
) || \

146 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_N⁄e
) || \

147 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T3_CC1
) || \

148 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T2_CC3
) || \

149 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T8_CC1
) || \

150 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T8_TRGO
) || \

151 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T5_CC1
) || \

152 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T5_CC3
))

	)

161 
	#ADC_D©aAlign_Right
 ((
uöt32_t
)0x00000000)

	)

162 
	#ADC_D©aAlign_Le·
 ((
uöt32_t
)0x00000800)

	)

163 
	#IS_ADC_DATA_ALIGN
(
ALIGN
Ë(((ALIGNË=
ADC_D©aAlign_Right
) || \

164 ((
ALIGN
Ë=
ADC_D©aAlign_Le·
))

	)

173 
	#ADC_Ch™√l_0
 ((
uöt8_t
)0x00)

	)

174 
	#ADC_Ch™√l_1
 ((
uöt8_t
)0x01)

	)

175 
	#ADC_Ch™√l_2
 ((
uöt8_t
)0x02)

	)

176 
	#ADC_Ch™√l_3
 ((
uöt8_t
)0x03)

	)

177 
	#ADC_Ch™√l_4
 ((
uöt8_t
)0x04)

	)

178 
	#ADC_Ch™√l_5
 ((
uöt8_t
)0x05)

	)

179 
	#ADC_Ch™√l_6
 ((
uöt8_t
)0x06)

	)

180 
	#ADC_Ch™√l_7
 ((
uöt8_t
)0x07)

	)

181 
	#ADC_Ch™√l_8
 ((
uöt8_t
)0x08)

	)

182 
	#ADC_Ch™√l_9
 ((
uöt8_t
)0x09)

	)

183 
	#ADC_Ch™√l_10
 ((
uöt8_t
)0x0A)

	)

184 
	#ADC_Ch™√l_11
 ((
uöt8_t
)0x0B)

	)

185 
	#ADC_Ch™√l_12
 ((
uöt8_t
)0x0C)

	)

186 
	#ADC_Ch™√l_13
 ((
uöt8_t
)0x0D)

	)

187 
	#ADC_Ch™√l_14
 ((
uöt8_t
)0x0E)

	)

188 
	#ADC_Ch™√l_15
 ((
uöt8_t
)0x0F)

	)

189 
	#ADC_Ch™√l_16
 ((
uöt8_t
)0x10)

	)

190 
	#ADC_Ch™√l_17
 ((
uöt8_t
)0x11)

	)

192 
	#IS_ADC_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
ADC_Ch™√l_0
Ë|| ((CHANNELË=
ADC_Ch™√l_1
) || \

193 ((
CHANNEL
Ë=
ADC_Ch™√l_2
Ë|| ((CHANNELË=
ADC_Ch™√l_3
) || \

194 ((
CHANNEL
Ë=
ADC_Ch™√l_4
Ë|| ((CHANNELË=
ADC_Ch™√l_5
) || \

195 ((
CHANNEL
Ë=
ADC_Ch™√l_6
Ë|| ((CHANNELË=
ADC_Ch™√l_7
) || \

196 ((
CHANNEL
Ë=
ADC_Ch™√l_8
Ë|| ((CHANNELË=
ADC_Ch™√l_9
) || \

197 ((
CHANNEL
Ë=
ADC_Ch™√l_10
Ë|| ((CHANNELË=
ADC_Ch™√l_11
) || \

198 ((
CHANNEL
Ë=
ADC_Ch™√l_12
Ë|| ((CHANNELË=
ADC_Ch™√l_13
) || \

199 ((
CHANNEL
Ë=
ADC_Ch™√l_14
Ë|| ((CHANNELË=
ADC_Ch™√l_15
) || \

200 ((
CHANNEL
Ë=
ADC_Ch™√l_16
Ë|| ((CHANNELË=
ADC_Ch™√l_17
))

	)

209 
	#ADC_Sam∂eTime_1Cy˛es5
 ((
uöt8_t
)0x00)

	)

210 
	#ADC_Sam∂eTime_7Cy˛es5
 ((
uöt8_t
)0x01)

	)

211 
	#ADC_Sam∂eTime_13Cy˛es5
 ((
uöt8_t
)0x02)

	)

212 
	#ADC_Sam∂eTime_28Cy˛es5
 ((
uöt8_t
)0x03)

	)

213 
	#ADC_Sam∂eTime_41Cy˛es5
 ((
uöt8_t
)0x04)

	)

214 
	#ADC_Sam∂eTime_55Cy˛es5
 ((
uöt8_t
)0x05)

	)

215 
	#ADC_Sam∂eTime_71Cy˛es5
 ((
uöt8_t
)0x06)

	)

216 
	#ADC_Sam∂eTime_239Cy˛es5
 ((
uöt8_t
)0x07)

	)

217 
	#IS_ADC_SAMPLE_TIME
(
TIME
Ë(((TIMEË=
ADC_Sam∂eTime_1Cy˛es5
) || \

218 ((
TIME
Ë=
ADC_Sam∂eTime_7Cy˛es5
) || \

219 ((
TIME
Ë=
ADC_Sam∂eTime_13Cy˛es5
) || \

220 ((
TIME
Ë=
ADC_Sam∂eTime_28Cy˛es5
) || \

221 ((
TIME
Ë=
ADC_Sam∂eTime_41Cy˛es5
) || \

222 ((
TIME
Ë=
ADC_Sam∂eTime_55Cy˛es5
) || \

223 ((
TIME
Ë=
ADC_Sam∂eTime_71Cy˛es5
) || \

224 ((
TIME
Ë=
ADC_Sam∂eTime_239Cy˛es5
))

	)

233 
	#ADC_Exã∫ÆTrigInjecC⁄v_T2_TRGO
 ((
uöt32_t
)0x00002000Ë

	)

234 
	#ADC_Exã∫ÆTrigInjecC⁄v_T2_CC1
 ((
uöt32_t
)0x00003000Ë

	)

235 
	#ADC_Exã∫ÆTrigInjecC⁄v_T3_CC4
 ((
uöt32_t
)0x00004000Ë

	)

236 
	#ADC_Exã∫ÆTrigInjecC⁄v_T4_TRGO
 ((
uöt32_t
)0x00005000Ë

	)

237 
	#ADC_Exã∫ÆTrigInjecC⁄v_Ext_IT15_TIM8_CC4
 ((
uöt32_t
)0x00006000Ë

	)

239 
	#ADC_Exã∫ÆTrigInjecC⁄v_T1_TRGO
 ((
uöt32_t
)0x00000000Ë

	)

240 
	#ADC_Exã∫ÆTrigInjecC⁄v_T1_CC4
 ((
uöt32_t
)0x00001000Ë

	)

241 
	#ADC_Exã∫ÆTrigInjecC⁄v_N⁄e
 ((
uöt32_t
)0x00007000Ë

	)

243 
	#ADC_Exã∫ÆTrigInjecC⁄v_T4_CC3
 ((
uöt32_t
)0x00002000Ë

	)

244 
	#ADC_Exã∫ÆTrigInjecC⁄v_T8_CC2
 ((
uöt32_t
)0x00003000Ë

	)

245 
	#ADC_Exã∫ÆTrigInjecC⁄v_T8_CC4
 ((
uöt32_t
)0x00004000Ë

	)

246 
	#ADC_Exã∫ÆTrigInjecC⁄v_T5_TRGO
 ((
uöt32_t
)0x00005000Ë

	)

247 
	#ADC_Exã∫ÆTrigInjecC⁄v_T5_CC4
 ((
uöt32_t
)0x00006000Ë

	)

249 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
Ë(((INJTRIGË=
ADC_Exã∫ÆTrigInjecC⁄v_T1_TRGO
) || \

250 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T1_CC4
) || \

251 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T2_TRGO
) || \

252 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T2_CC1
) || \

253 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T3_CC4
) || \

254 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T4_TRGO
) || \

255 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_Ext_IT15_TIM8_CC4
) || \

256 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_N⁄e
) || \

257 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T4_CC3
) || \

258 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T8_CC2
) || \

259 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T8_CC4
) || \

260 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T5_TRGO
) || \

261 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T5_CC4
))

	)

270 
	#ADC_Inje˘edCh™√l_1
 ((
uöt8_t
)0x14)

	)

271 
	#ADC_Inje˘edCh™√l_2
 ((
uöt8_t
)0x18)

	)

272 
	#ADC_Inje˘edCh™√l_3
 ((
uöt8_t
)0x1C)

	)

273 
	#ADC_Inje˘edCh™√l_4
 ((
uöt8_t
)0x20)

	)

274 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
ADC_Inje˘edCh™√l_1
) || \

275 ((
CHANNEL
Ë=
ADC_Inje˘edCh™√l_2
) || \

276 ((
CHANNEL
Ë=
ADC_Inje˘edCh™√l_3
) || \

277 ((
CHANNEL
Ë=
ADC_Inje˘edCh™√l_4
))

	)

286 
	#ADC_A«logW©chdog_SögÀRegE«bÀ
 ((
uöt32_t
)0x00800200)

	)

287 
	#ADC_A«logW©chdog_SögÀInjecE«bÀ
 ((
uöt32_t
)0x00400200)

	)

288 
	#ADC_A«logW©chdog_SögÀRegOrInjecE«bÀ
 ((
uöt32_t
)0x00C00200)

	)

289 
	#ADC_A«logW©chdog_AŒRegE«bÀ
 ((
uöt32_t
)0x00800000)

	)

290 
	#ADC_A«logW©chdog_AŒInjecE«bÀ
 ((
uöt32_t
)0x00400000)

	)

291 
	#ADC_A«logW©chdog_AŒRegAŒInjecE«bÀ
 ((
uöt32_t
)0x00C00000)

	)

292 
	#ADC_A«logW©chdog_N⁄e
 ((
uöt32_t
)0x00000000)

	)

294 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
Ë(((WATCHDOGË=
ADC_A«logW©chdog_SögÀRegE«bÀ
) || \

295 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_SögÀInjecE«bÀ
) || \

296 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_SögÀRegOrInjecE«bÀ
) || \

297 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_AŒRegE«bÀ
) || \

298 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_AŒInjecE«bÀ
) || \

299 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_AŒRegAŒInjecE«bÀ
) || \

300 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_N⁄e
))

	)

309 
	#ADC_IT_EOC
 ((
uöt16_t
)0x0220)

	)

310 
	#ADC_IT_AWD
 ((
uöt16_t
)0x0140)

	)

311 
	#ADC_IT_JEOC
 ((
uöt16_t
)0x0480)

	)

313 
	#IS_ADC_IT
(
IT
Ë((((ITË& (
uöt16_t
)0xF81FË=0x00Ë&& ((ITË!0x00))

	)

315 
	#IS_ADC_GET_IT
(
IT
Ë(((ITË=
ADC_IT_EOC
Ë|| ((ITË=
ADC_IT_AWD
) || \

316 ((
IT
Ë=
ADC_IT_JEOC
))

	)

325 
	#ADC_FLAG_AWD
 ((
uöt8_t
)0x01)

	)

326 
	#ADC_FLAG_EOC
 ((
uöt8_t
)0x02)

	)

327 
	#ADC_FLAG_JEOC
 ((
uöt8_t
)0x04)

	)

328 
	#ADC_FLAG_JSTRT
 ((
uöt8_t
)0x08)

	)

329 
	#ADC_FLAG_STRT
 ((
uöt8_t
)0x10)

	)

330 
	#IS_ADC_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt8_t
)0xE0Ë=0x00Ë&& ((FLAGË!0x00))

	)

331 
	#IS_ADC_GET_FLAG
(
FLAG
Ë(((FLAGË=
ADC_FLAG_AWD
Ë|| ((FLAGË=
ADC_FLAG_EOC
) || \

332 ((
FLAG
Ë=
ADC_FLAG_JEOC
Ë|| ((FLAG)=
ADC_FLAG_JSTRT
) || \

333 ((
FLAG
Ë=
ADC_FLAG_STRT
))

	)

342 
	#IS_ADC_THRESHOLD
(
THRESHOLD
Ë((THRESHOLDË<0xFFF)

	)

352 
	#IS_ADC_OFFSET
(
OFFSET
Ë((OFFSETË<0xFFF)

	)

362 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
Ë(((LENGTHË>0x1Ë&& ((LENGTHË<0x4))

	)

372 
	#IS_ADC_INJECTED_RANK
(
RANK
Ë(((RANKË>0x1Ë&& ((RANKË<0x4))

	)

383 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
Ë(((LENGTHË>0x1Ë&& ((LENGTHË<0x10))

	)

392 
	#IS_ADC_REGULAR_RANK
(
RANK
Ë(((RANKË>0x1Ë&& ((RANKË<0x10))

	)

402 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
Ë(((NUMBERË>0x1Ë&& ((NUMBERË<0x8))

	)

424 
ADC_DeInô
(
ADC_Ty≥Def
* 
ADCx
);

425 
ADC_Inô
(
ADC_Ty≥Def
* 
ADCx
, 
ADC_InôTy≥Def
* 
ADC_InôSåu˘
);

426 
ADC_Såu˘Inô
(
ADC_InôTy≥Def
* 
ADC_InôSåu˘
);

427 
ADC_Cmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

428 
ADC_DMACmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

429 
ADC_ITC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

430 
ADC_Re£tCÆibøti⁄
(
ADC_Ty≥Def
* 
ADCx
);

431 
FœgSètus
 
ADC_GëRe£tCÆibøti⁄Sètus
(
ADC_Ty≥Def
* 
ADCx
);

432 
ADC_SèπCÆibøti⁄
(
ADC_Ty≥Def
* 
ADCx
);

433 
FœgSètus
 
ADC_GëCÆibøti⁄Sètus
(
ADC_Ty≥Def
* 
ADCx
);

434 
ADC_So·w¨eSèπC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

435 
FœgSètus
 
ADC_GëSo·w¨eSèπC⁄vSètus
(
ADC_Ty≥Def
* 
ADCx
);

436 
ADC_DiscModeCh™√lCou¡C⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Numbî
);

437 
ADC_DiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

438 
ADC_ReguœrCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
);

439 
ADC_Exã∫ÆTrigC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

440 
uöt16_t
 
ADC_GëC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
);

441 
uöt32_t
 
ADC_GëDuÆModeC⁄vîsi⁄VÆue
();

442 
ADC_AutoInje˘edC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

443 
ADC_Inje˘edDiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

444 
ADC_Exã∫ÆTrigInje˘edC⁄vC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_Exã∫ÆTrigInjecC⁄v
);

445 
ADC_Exã∫ÆTrigInje˘edC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

446 
ADC_So·w¨eSèπInje˘edC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

447 
FœgSètus
 
ADC_GëSo·w¨eSèπInje˘edC⁄vCmdSètus
(
ADC_Ty≥Def
* 
ADCx
);

448 
ADC_Inje˘edCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
);

449 
ADC_Inje˘edSequí˚rLígthC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Lígth
);

450 
ADC_SëInje˘edOff£t
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
, 
uöt16_t
 
Off£t
);

451 
uöt16_t
 
ADC_GëInje˘edC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
);

452 
ADC_A«logW©chdogCmd
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_A«logW©chdog
);

453 
ADC_A«logW©chdogThªshﬁdsC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
HighThªshﬁd
, uöt16_à
LowThªshﬁd
);

454 
ADC_A«logW©chdogSögÀCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
);

455 
ADC_TempSís‹VªfötCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

456 
FœgSètus
 
ADC_GëFœgSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
);

457 
ADC_CÀ¨Fœg
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
);

458 
ITSètus
 
ADC_GëITSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
);

459 
ADC_CÀ¨ITPídögBô
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
);

461 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_bkp.h

23 #i‚de‡
__STM32F10x_BKP_H


24 
	#__STM32F10x_BKP_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

57 
	#BKP_Tam≥rPöLevñ_High
 ((
uöt16_t
)0x0000)

	)

58 
	#BKP_Tam≥rPöLevñ_Low
 ((
uöt16_t
)0x0001)

	)

59 
	#IS_BKP_TAMPER_PIN_LEVEL
(
LEVEL
Ë(((LEVELË=
BKP_Tam≥rPöLevñ_High
) || \

60 ((
LEVEL
Ë=
BKP_Tam≥rPöLevñ_Low
))

	)

69 
	#BKP_RTCOuçutSour˚_N⁄e
 ((
uöt16_t
)0x0000)

	)

70 
	#BKP_RTCOuçutSour˚_CÆibClock
 ((
uöt16_t
)0x0080)

	)

71 
	#BKP_RTCOuçutSour˚_Aœrm
 ((
uöt16_t
)0x0100)

	)

72 
	#BKP_RTCOuçutSour˚_Sec⁄d
 ((
uöt16_t
)0x0300)

	)

73 
	#IS_BKP_RTC_OUTPUT_SOURCE
(
SOURCE
Ë(((SOURCEË=
BKP_RTCOuçutSour˚_N⁄e
) || \

74 ((
SOURCE
Ë=
BKP_RTCOuçutSour˚_CÆibClock
) || \

75 ((
SOURCE
Ë=
BKP_RTCOuçutSour˚_Aœrm
) || \

76 ((
SOURCE
Ë=
BKP_RTCOuçutSour˚_Sec⁄d
))

	)

85 
	#BKP_DR1
 ((
uöt16_t
)0x0004)

	)

86 
	#BKP_DR2
 ((
uöt16_t
)0x0008)

	)

87 
	#BKP_DR3
 ((
uöt16_t
)0x000C)

	)

88 
	#BKP_DR4
 ((
uöt16_t
)0x0010)

	)

89 
	#BKP_DR5
 ((
uöt16_t
)0x0014)

	)

90 
	#BKP_DR6
 ((
uöt16_t
)0x0018)

	)

91 
	#BKP_DR7
 ((
uöt16_t
)0x001C)

	)

92 
	#BKP_DR8
 ((
uöt16_t
)0x0020)

	)

93 
	#BKP_DR9
 ((
uöt16_t
)0x0024)

	)

94 
	#BKP_DR10
 ((
uöt16_t
)0x0028)

	)

95 
	#BKP_DR11
 ((
uöt16_t
)0x0040)

	)

96 
	#BKP_DR12
 ((
uöt16_t
)0x0044)

	)

97 
	#BKP_DR13
 ((
uöt16_t
)0x0048)

	)

98 
	#BKP_DR14
 ((
uöt16_t
)0x004C)

	)

99 
	#BKP_DR15
 ((
uöt16_t
)0x0050)

	)

100 
	#BKP_DR16
 ((
uöt16_t
)0x0054)

	)

101 
	#BKP_DR17
 ((
uöt16_t
)0x0058)

	)

102 
	#BKP_DR18
 ((
uöt16_t
)0x005C)

	)

103 
	#BKP_DR19
 ((
uöt16_t
)0x0060)

	)

104 
	#BKP_DR20
 ((
uöt16_t
)0x0064)

	)

105 
	#BKP_DR21
 ((
uöt16_t
)0x0068)

	)

106 
	#BKP_DR22
 ((
uöt16_t
)0x006C)

	)

107 
	#BKP_DR23
 ((
uöt16_t
)0x0070)

	)

108 
	#BKP_DR24
 ((
uöt16_t
)0x0074)

	)

109 
	#BKP_DR25
 ((
uöt16_t
)0x0078)

	)

110 
	#BKP_DR26
 ((
uöt16_t
)0x007C)

	)

111 
	#BKP_DR27
 ((
uöt16_t
)0x0080)

	)

112 
	#BKP_DR28
 ((
uöt16_t
)0x0084)

	)

113 
	#BKP_DR29
 ((
uöt16_t
)0x0088)

	)

114 
	#BKP_DR30
 ((
uöt16_t
)0x008C)

	)

115 
	#BKP_DR31
 ((
uöt16_t
)0x0090)

	)

116 
	#BKP_DR32
 ((
uöt16_t
)0x0094)

	)

117 
	#BKP_DR33
 ((
uöt16_t
)0x0098)

	)

118 
	#BKP_DR34
 ((
uöt16_t
)0x009C)

	)

119 
	#BKP_DR35
 ((
uöt16_t
)0x00A0)

	)

120 
	#BKP_DR36
 ((
uöt16_t
)0x00A4)

	)

121 
	#BKP_DR37
 ((
uöt16_t
)0x00A8)

	)

122 
	#BKP_DR38
 ((
uöt16_t
)0x00AC)

	)

123 
	#BKP_DR39
 ((
uöt16_t
)0x00B0)

	)

124 
	#BKP_DR40
 ((
uöt16_t
)0x00B4)

	)

125 
	#BKP_DR41
 ((
uöt16_t
)0x00B8)

	)

126 
	#BKP_DR42
 ((
uöt16_t
)0x00BC)

	)

128 
	#IS_BKP_DR
(
DR
Ë(((DRË=
BKP_DR1
Ë|| ((DRË=
BKP_DR2
Ë|| ((DRË=
BKP_DR3
) || \

129 ((
DR
Ë=
BKP_DR4
Ë|| ((DRË=
BKP_DR5
Ë|| ((DRË=
BKP_DR6
) || \

130 ((
DR
Ë=
BKP_DR7
Ë|| ((DRË=
BKP_DR8
Ë|| ((DRË=
BKP_DR9
) || \

131 ((
DR
Ë=
BKP_DR10
Ë|| ((DRË=
BKP_DR11
Ë|| ((DRË=
BKP_DR12
) || \

132 ((
DR
Ë=
BKP_DR13
Ë|| ((DRË=
BKP_DR14
Ë|| ((DRË=
BKP_DR15
) || \

133 ((
DR
Ë=
BKP_DR16
Ë|| ((DRË=
BKP_DR17
Ë|| ((DRË=
BKP_DR18
) || \

134 ((
DR
Ë=
BKP_DR19
Ë|| ((DRË=
BKP_DR20
Ë|| ((DRË=
BKP_DR21
) || \

135 ((
DR
Ë=
BKP_DR22
Ë|| ((DRË=
BKP_DR23
Ë|| ((DRË=
BKP_DR24
) || \

136 ((
DR
Ë=
BKP_DR25
Ë|| ((DRË=
BKP_DR26
Ë|| ((DRË=
BKP_DR27
) || \

137 ((
DR
Ë=
BKP_DR28
Ë|| ((DRË=
BKP_DR29
Ë|| ((DRË=
BKP_DR30
) || \

138 ((
DR
Ë=
BKP_DR31
Ë|| ((DRË=
BKP_DR32
Ë|| ((DRË=
BKP_DR33
) || \

139 ((
DR
Ë=
BKP_DR34
Ë|| ((DRË=
BKP_DR35
Ë|| ((DRË=
BKP_DR36
) || \

140 ((
DR
Ë=
BKP_DR37
Ë|| ((DRË=
BKP_DR38
Ë|| ((DRË=
BKP_DR39
) || \

141 ((
DR
Ë=
BKP_DR40
Ë|| ((DRË=
BKP_DR41
Ë|| ((DRË=
BKP_DR42
))

	)

143 
	#IS_BKP_CALIBRATION_VALUE
(
VALUE
Ë((VALUEË<0x7F)

	)

164 
BKP_DeInô
();

165 
BKP_Tam≥rPöLevñC⁄fig
(
uöt16_t
 
BKP_Tam≥rPöLevñ
);

166 
BKP_Tam≥rPöCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

167 
BKP_ITC⁄fig
(
Fun˘i⁄ÆSèã
 
NewSèã
);

168 
BKP_RTCOuçutC⁄fig
(
uöt16_t
 
BKP_RTCOuçutSour˚
);

169 
BKP_SëRTCCÆibøti⁄VÆue
(
uöt8_t
 
CÆibøti⁄VÆue
);

170 
BKP_WrôeBackupRegi°î
(
uöt16_t
 
BKP_DR
, uöt16_à
D©a
);

171 
uöt16_t
 
BKP_RódBackupRegi°î
(uöt16_à
BKP_DR
);

172 
FœgSètus
 
BKP_GëFœgSètus
();

173 
BKP_CÀ¨Fœg
();

174 
ITSètus
 
BKP_GëITSètus
();

175 
BKP_CÀ¨ITPídögBô
();

177 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_can.h

23 #i‚de‡
__STM32F10x_CAN_H


24 
	#__STM32F10x_CAN_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

45 
	#IS_CAN_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
CAN1
) || \

46 ((
PERIPH
Ë=
CAN2
))

	)

54 
uöt16_t
 
CAN_PªsˇÀr
;

56 
uöt8_t
 
CAN_Mode
;

59 
uöt8_t
 
CAN_SJW
;

63 
uöt8_t
 
CAN_BS1
;

66 
uöt8_t
 
CAN_BS2
;

69 
Fun˘i⁄ÆSèã
 
CAN_TTCM
;

72 
Fun˘i⁄ÆSèã
 
CAN_ABOM
;

75 
Fun˘i⁄ÆSèã
 
CAN_AWUM
;

78 
Fun˘i⁄ÆSèã
 
CAN_NART
;

81 
Fun˘i⁄ÆSèã
 
CAN_RFLM
;

84 
Fun˘i⁄ÆSèã
 
CAN_TXFP
;

86 } 
	tCAN_InôTy≥Def
;

94 
uöt16_t
 
CAN_FûãrIdHigh
;

98 
uöt16_t
 
CAN_FûãrIdLow
;

102 
uöt16_t
 
CAN_FûãrMaskIdHigh
;

107 
uöt16_t
 
CAN_FûãrMaskIdLow
;

112 
uöt16_t
 
CAN_FûãrFIFOAssignmít
;

115 
uöt8_t
 
CAN_FûãrNumbî
;

117 
uöt8_t
 
CAN_FûãrMode
;

120 
uöt8_t
 
CAN_FûãrSˇÀ
;

123 
Fun˘i⁄ÆSèã
 
CAN_FûãrA˘iv©i⁄
;

125 } 
	tCAN_FûãrInôTy≥Def
;

133 
uöt32_t
 
StdId
;

136 
uöt32_t
 
ExtId
;

139 
uöt8_t
 
IDE
;

142 
uöt8_t
 
RTR
;

145 
uöt8_t
 
DLC
;

148 
uöt8_t
 
D©a
[8];

149 } 
	tC™TxMsg
;

157 
uöt32_t
 
StdId
;

160 
uöt32_t
 
ExtId
;

163 
uöt8_t
 
IDE
;

166 
uöt8_t
 
RTR
;

169 
uöt8_t
 
DLC
;

172 
uöt8_t
 
D©a
[8];

174 
uöt8_t
 
FMI
;

176 } 
	tC™RxMsg
;

190 
	#CANINITFAILED
 ((
uöt8_t
)0x00Ë

	)

191 
	#CANINITOK
 ((
uöt8_t
)0x01Ë

	)

201 
	#CAN_Mode_N‹mÆ
 ((
uöt8_t
)0x00Ë

	)

202 
	#CAN_Mode_Lo›Back
 ((
uöt8_t
)0x01Ë

	)

203 
	#CAN_Mode_Sûít
 ((
uöt8_t
)0x02Ë

	)

204 
	#CAN_Mode_Sûít_Lo›Back
 ((
uöt8_t
)0x03Ë

	)

206 
	#IS_CAN_MODE
(
MODE
Ë(((MODEË=
CAN_Mode_N‹mÆ
Ë|| ((MODEË=
CAN_Mode_Lo›Back
)|| \

207 ((
MODE
Ë=
CAN_Mode_Sûít
Ë|| ((MODEË=
CAN_Mode_Sûít_Lo›Back
))

	)

216 
	#CAN_SJW_1tq
 ((
uöt8_t
)0x00Ë

	)

217 
	#CAN_SJW_2tq
 ((
uöt8_t
)0x01Ë

	)

218 
	#CAN_SJW_3tq
 ((
uöt8_t
)0x02Ë

	)

219 
	#CAN_SJW_4tq
 ((
uöt8_t
)0x03Ë

	)

221 
	#IS_CAN_SJW
(
SJW
Ë(((SJWË=
CAN_SJW_1tq
Ë|| ((SJWË=
CAN_SJW_2tq
)|| \

222 ((
SJW
Ë=
CAN_SJW_3tq
Ë|| ((SJWË=
CAN_SJW_4tq
))

	)

231 
	#CAN_BS1_1tq
 ((
uöt8_t
)0x00Ë

	)

232 
	#CAN_BS1_2tq
 ((
uöt8_t
)0x01Ë

	)

233 
	#CAN_BS1_3tq
 ((
uöt8_t
)0x02Ë

	)

234 
	#CAN_BS1_4tq
 ((
uöt8_t
)0x03Ë

	)

235 
	#CAN_BS1_5tq
 ((
uöt8_t
)0x04Ë

	)

236 
	#CAN_BS1_6tq
 ((
uöt8_t
)0x05Ë

	)

237 
	#CAN_BS1_7tq
 ((
uöt8_t
)0x06Ë

	)

238 
	#CAN_BS1_8tq
 ((
uöt8_t
)0x07Ë

	)

239 
	#CAN_BS1_9tq
 ((
uöt8_t
)0x08Ë

	)

240 
	#CAN_BS1_10tq
 ((
uöt8_t
)0x09Ë

	)

241 
	#CAN_BS1_11tq
 ((
uöt8_t
)0x0AË

	)

242 
	#CAN_BS1_12tq
 ((
uöt8_t
)0x0BË

	)

243 
	#CAN_BS1_13tq
 ((
uöt8_t
)0x0CË

	)

244 
	#CAN_BS1_14tq
 ((
uöt8_t
)0x0DË

	)

245 
	#CAN_BS1_15tq
 ((
uöt8_t
)0x0EË

	)

246 
	#CAN_BS1_16tq
 ((
uöt8_t
)0x0FË

	)

248 
	#IS_CAN_BS1
(
BS1
Ë((BS1Ë<
CAN_BS1_16tq
)

	)

257 
	#CAN_BS2_1tq
 ((
uöt8_t
)0x00Ë

	)

258 
	#CAN_BS2_2tq
 ((
uöt8_t
)0x01Ë

	)

259 
	#CAN_BS2_3tq
 ((
uöt8_t
)0x02Ë

	)

260 
	#CAN_BS2_4tq
 ((
uöt8_t
)0x03Ë

	)

261 
	#CAN_BS2_5tq
 ((
uöt8_t
)0x04Ë

	)

262 
	#CAN_BS2_6tq
 ((
uöt8_t
)0x05Ë

	)

263 
	#CAN_BS2_7tq
 ((
uöt8_t
)0x06Ë

	)

264 
	#CAN_BS2_8tq
 ((
uöt8_t
)0x07Ë

	)

266 
	#IS_CAN_BS2
(
BS2
Ë((BS2Ë<
CAN_BS2_8tq
)

	)

276 
	#IS_CAN_PRESCALER
(
PRESCALER
Ë(((PRESCALERË>1Ë&& ((PRESCALERË<1024))

	)

285 #i‚de‡
STM32F10X_CL


286 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
Ë((NUMBERË<13)

	)

288 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
Ë((NUMBERË<27)

	)

298 
	#CAN_FûãrMode_IdMask
 ((
uöt8_t
)0x00Ë

	)

299 
	#CAN_FûãrMode_IdLi°
 ((
uöt8_t
)0x01Ë

	)

301 
	#IS_CAN_FILTER_MODE
(
MODE
Ë(((MODEË=
CAN_FûãrMode_IdMask
) || \

302 ((
MODE
Ë=
CAN_FûãrMode_IdLi°
))

	)

311 
	#CAN_FûãrSˇÀ_16bô
 ((
uöt8_t
)0x00Ë

	)

312 
	#CAN_FûãrSˇÀ_32bô
 ((
uöt8_t
)0x01Ë

	)

314 
	#IS_CAN_FILTER_SCALE
(
SCALE
Ë(((SCALEË=
CAN_FûãrSˇÀ_16bô
) || \

315 ((
SCALE
Ë=
CAN_FûãrSˇÀ_32bô
))

	)

325 
	#CAN_FûãrFIFO0
 ((
uöt8_t
)0x00Ë

	)

326 
	#CAN_FûãrFIFO1
 ((
uöt8_t
)0x01Ë

	)

327 
	#IS_CAN_FILTER_FIFO
(
FIFO
Ë(((FIFOË=
CAN_FûãrFIFO0
) || \

328 ((
FIFO
Ë=
CAN_FûãrFIFO1
))

	)

337 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
Ë(((BANKNUMBERË>1Ë&& ((BANKNUMBERË<27))

	)

346 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
Ë((TRANSMITMAILBOXË<((
uöt8_t
)0x02))

	)

347 
	#IS_CAN_STDID
(
STDID
Ë((STDIDË<((
uöt32_t
)0x7FF))

	)

348 
	#IS_CAN_EXTID
(
EXTID
Ë((EXTIDË<((
uöt32_t
)0x1FFFFFFF))

	)

349 
	#IS_CAN_DLC
(
DLC
Ë((DLCË<((
uöt8_t
)0x08))

	)

359 
	#CAN_ID_STD
 ((
uöt32_t
)0x00000000Ë

	)

360 
	#CAN_ID_EXT
 ((
uöt32_t
)0x00000004Ë

	)

361 
	#IS_CAN_IDTYPE
(
IDTYPE
Ë(((IDTYPEË=
CAN_ID_STD
Ë|| ((IDTYPEË=
CAN_ID_EXT
))

	)

371 
	#CAN_RTR_DATA
 ((
uöt32_t
)0x00000000Ë

	)

372 
	#CAN_RTR_REMOTE
 ((
uöt32_t
)0x00000002Ë

	)

373 
	#IS_CAN_RTR
(
RTR
Ë(((RTRË=
CAN_RTR_DATA
Ë|| ((RTRË=
CAN_RTR_REMOTE
))

	)

383 
	#CANTXFAILED
 ((
uöt8_t
)0x00Ë

	)

384 
	#CANTXOK
 ((
uöt8_t
)0x01Ë

	)

385 
	#CANTXPENDING
 ((
uöt8_t
)0x02Ë

	)

386 
	#CAN_NO_MB
 ((
uöt8_t
)0x04Ë

	)

396 
	#CAN_FIFO0
 ((
uöt8_t
)0x00Ë

	)

397 
	#CAN_FIFO1
 ((
uöt8_t
)0x01Ë

	)

399 
	#IS_CAN_FIFO
(
FIFO
Ë(((FIFOË=
CAN_FIFO0
Ë|| ((FIFOË=
CAN_FIFO1
))

	)

409 
	#CANSLEEPFAILED
 ((
uöt8_t
)0x00Ë

	)

410 
	#CANSLEEPOK
 ((
uöt8_t
)0x01Ë

	)

420 
	#CANWAKEUPFAILED
 ((
uöt8_t
)0x00Ë

	)

421 
	#CANWAKEUPOK
 ((
uöt8_t
)0x01Ë

	)

431 
	#CAN_FLAG_EWG
 ((
uöt32_t
)0x00000001Ë

	)

432 
	#CAN_FLAG_EPV
 ((
uöt32_t
)0x00000002Ë

	)

433 
	#CAN_FLAG_BOF
 ((
uöt32_t
)0x00000004Ë

	)

435 
	#IS_CAN_FLAG
(
FLAG
Ë(((FLAGË=
CAN_FLAG_EWG
Ë|| ((FLAGË=
CAN_FLAG_EPV
) ||\

436 ((
FLAG
Ë=
CAN_FLAG_BOF
))

	)

446 
	#CAN_IT_RQCP0
 ((
uöt32_t
)0x00000005Ë

	)

447 
	#CAN_IT_RQCP1
 ((
uöt32_t
)0x00000006Ë

	)

448 
	#CAN_IT_RQCP2
 ((
uöt32_t
)0x00000007Ë

	)

449 
	#CAN_IT_TME
 ((
uöt32_t
)0x00000001Ë

	)

450 
	#CAN_IT_FMP0
 ((
uöt32_t
)0x00000002Ë

	)

451 
	#CAN_IT_FF0
 ((
uöt32_t
)0x00000004Ë

	)

452 
	#CAN_IT_FOV0
 ((
uöt32_t
)0x00000008Ë

	)

453 
	#CAN_IT_FMP1
 ((
uöt32_t
)0x00000010Ë

	)

454 
	#CAN_IT_FF1
 ((
uöt32_t
)0x00000020Ë

	)

455 
	#CAN_IT_FOV1
 ((
uöt32_t
)0x00000040Ë

	)

456 
	#CAN_IT_EWG
 ((
uöt32_t
)0x00000100Ë

	)

457 
	#CAN_IT_EPV
 ((
uöt32_t
)0x00000200Ë

	)

458 
	#CAN_IT_BOF
 ((
uöt32_t
)0x00000400Ë

	)

459 
	#CAN_IT_LEC
 ((
uöt32_t
)0x00000800Ë

	)

460 
	#CAN_IT_ERR
 ((
uöt32_t
)0x00008000Ë

	)

461 
	#CAN_IT_WKU
 ((
uöt32_t
)0x00010000Ë

	)

462 
	#CAN_IT_SLK
 ((
uöt32_t
)0x00020000Ë

	)

464 
	#IS_CAN_ITC⁄fig
(
IT
Ë(((ITË=
CAN_IT_TME
Ë|| ((ITË=
CAN_IT_FMP0
) ||\

465 ((
IT
Ë=
CAN_IT_FF0
Ë|| ((ITË=
CAN_IT_FOV0
) ||\

466 ((
IT
Ë=
CAN_IT_FMP1
Ë|| ((ITË=
CAN_IT_FF1
) ||\

467 ((
IT
Ë=
CAN_IT_FOV1
Ë|| ((ITË=
CAN_IT_EWG
) ||\

468 ((
IT
Ë=
CAN_IT_EPV
Ë|| ((ITË=
CAN_IT_BOF
) ||\

469 ((
IT
Ë=
CAN_IT_LEC
Ë|| ((ITË=
CAN_IT_ERR
) ||\

470 ((
IT
Ë=
CAN_IT_WKU
Ë|| ((ITË=
CAN_IT_SLK
))

	)

472 
	#IS_CAN_ITSètus
(
IT
Ë(((ITË=
CAN_IT_RQCP0
Ë|| ((ITË=
CAN_IT_RQCP1
) ||\

473 ((
IT
Ë=
CAN_IT_RQCP2
Ë|| ((ITË=
CAN_IT_FF0
) ||\

474 ((
IT
Ë=
CAN_IT_FOV0
Ë|| ((ITË=
CAN_IT_FF1
) ||\

475 ((
IT
Ë=
CAN_IT_FOV1
Ë|| ((ITË=
CAN_IT_EWG
) ||\

476 ((
IT
Ë=
CAN_IT_EPV
Ë|| ((ITË=
CAN_IT_BOF
) ||\

477 ((
IT
Ë=
CAN_IT_WKU
Ë|| ((ITË=
CAN_IT_SLK
))

	)

498 
CAN_DeInô
(
CAN_Ty≥Def
* 
CANx
);

499 
uöt8_t
 
CAN_Inô
(
CAN_Ty≥Def
* 
CANx
, 
CAN_InôTy≥Def
* 
CAN_InôSåu˘
);

500 
CAN_FûãrInô
(
CAN_FûãrInôTy≥Def
* 
CAN_FûãrInôSåu˘
);

501 
CAN_Såu˘Inô
(
CAN_InôTy≥Def
* 
CAN_InôSåu˘
);

502 
CAN_SœveSèπB™k
(
uöt8_t
 
CAN_B™kNumbî
);

503 
CAN_ITC⁄fig
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

504 
uöt8_t
 
CAN_Tønsmô
(
CAN_Ty≥Def
* 
CANx
, 
C™TxMsg
* 
TxMesßge
);

505 
uöt8_t
 
CAN_TønsmôSètus
(
CAN_Ty≥Def
* 
CANx
, uöt8_à
TønsmôMaûbox
);

506 
CAN_C™˚lTønsmô
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
Maûbox
);

507 
CAN_FIFORñó£
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
);

508 
uöt8_t
 
CAN_MesßgePídög
(
CAN_Ty≥Def
* 
CANx
, uöt8_à
FIFONumbî
);

509 
CAN_Re˚ive
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
, 
C™RxMsg
* 
RxMesßge
);

510 
CAN_DBGFªeze
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

511 
uöt8_t
 
CAN_SÀï
(
CAN_Ty≥Def
* 
CANx
);

512 
uöt8_t
 
CAN_WakeUp
(
CAN_Ty≥Def
* 
CANx
);

513 
FœgSètus
 
CAN_GëFœgSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
);

514 
CAN_CÀ¨Fœg
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
);

515 
ITSètus
 
CAN_GëITSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
);

516 
CAN_CÀ¨ITPídögBô
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
);

518 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_crc.h

23 #i‚de‡
__STM32F10x_CRC_H


24 
	#__STM32F10x_CRC_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

69 
CRC_Re£tDR
();

70 
uöt32_t
 
CRC_CÆcCRC
(uöt32_à
D©a
);

71 
uöt32_t
 
CRC_CÆcBlockCRC
(uöt32_à
pBuf„r
[], uöt32_à
Buf„rLígth
);

72 
uöt32_t
 
CRC_GëCRC
();

73 
CRC_SëIDRegi°î
(
uöt8_t
 
IDVÆue
);

74 
uöt8_t
 
CRC_GëIDRegi°î
();

76 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_dac.h

23 #i‚de‡
__STM32F10x_DAC_H


24 
	#__STM32F10x_DAC_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

51 
uöt32_t
 
DAC_Triggî
;

54 
uöt32_t
 
DAC_WaveGíî©i⁄
;

58 
uöt32_t
 
DAC_LFSRUnmask_TrüngÀAm∂ôude
;

62 
uöt32_t
 
DAC_OuçutBuf„r
;

64 }
	tDAC_InôTy≥Def
;

78 
	#DAC_Triggî_N⁄e
 ((
uöt32_t
)0x00000000Ë

	)

80 
	#DAC_Triggî_T6_TRGO
 ((
uöt32_t
)0x00000004Ë

	)

81 
	#DAC_Triggî_T8_TRGO
 ((
uöt32_t
)0x0000000CË

	)

83 
	#DAC_Triggî_T3_TRGO
 ((
uöt32_t
)0x0000000CË

	)

85 
	#DAC_Triggî_T7_TRGO
 ((
uöt32_t
)0x00000014Ë

	)

86 
	#DAC_Triggî_T5_TRGO
 ((
uöt32_t
)0x0000001CË

	)

87 
	#DAC_Triggî_T2_TRGO
 ((
uöt32_t
)0x00000024Ë

	)

88 
	#DAC_Triggî_T4_TRGO
 ((
uöt32_t
)0x0000002CË

	)

89 
	#DAC_Triggî_Ext_IT9
 ((
uöt32_t
)0x00000034Ë

	)

90 
	#DAC_Triggî_So·w¨e
 ((
uöt32_t
)0x0000003CË

	)

92 
	#IS_DAC_TRIGGER
(
TRIGGER
Ë(((TRIGGERË=
DAC_Triggî_N⁄e
) || \

93 ((
TRIGGER
Ë=
DAC_Triggî_T6_TRGO
) || \

94 ((
TRIGGER
Ë=
DAC_Triggî_T8_TRGO
) || \

95 ((
TRIGGER
Ë=
DAC_Triggî_T7_TRGO
) || \

96 ((
TRIGGER
Ë=
DAC_Triggî_T5_TRGO
) || \

97 ((
TRIGGER
Ë=
DAC_Triggî_T2_TRGO
) || \

98 ((
TRIGGER
Ë=
DAC_Triggî_T4_TRGO
) || \

99 ((
TRIGGER
Ë=
DAC_Triggî_Ext_IT9
) || \

100 ((
TRIGGER
Ë=
DAC_Triggî_So·w¨e
))

	)

110 
	#DAC_WaveGíî©i⁄_N⁄e
 ((
uöt32_t
)0x00000000)

	)

111 
	#DAC_WaveGíî©i⁄_Noi£
 ((
uöt32_t
)0x00000040)

	)

112 
	#DAC_WaveGíî©i⁄_TrüngÀ
 ((
uöt32_t
)0x00000080)

	)

113 
	#IS_DAC_GENERATE_WAVE
(
WAVE
Ë(((WAVEË=
DAC_WaveGíî©i⁄_N⁄e
) || \

114 ((
WAVE
Ë=
DAC_WaveGíî©i⁄_Noi£
) || \

115 ((
WAVE
Ë=
DAC_WaveGíî©i⁄_TrüngÀ
))

	)

124 
	#DAC_LFSRUnmask_Bô0
 ((
uöt32_t
)0x00000000Ë

	)

125 
	#DAC_LFSRUnmask_Bôs1_0
 ((
uöt32_t
)0x00000100Ë

	)

126 
	#DAC_LFSRUnmask_Bôs2_0
 ((
uöt32_t
)0x00000200Ë

	)

127 
	#DAC_LFSRUnmask_Bôs3_0
 ((
uöt32_t
)0x00000300Ë

	)

128 
	#DAC_LFSRUnmask_Bôs4_0
 ((
uöt32_t
)0x00000400Ë

	)

129 
	#DAC_LFSRUnmask_Bôs5_0
 ((
uöt32_t
)0x00000500Ë

	)

130 
	#DAC_LFSRUnmask_Bôs6_0
 ((
uöt32_t
)0x00000600Ë

	)

131 
	#DAC_LFSRUnmask_Bôs7_0
 ((
uöt32_t
)0x00000700Ë

	)

132 
	#DAC_LFSRUnmask_Bôs8_0
 ((
uöt32_t
)0x00000800Ë

	)

133 
	#DAC_LFSRUnmask_Bôs9_0
 ((
uöt32_t
)0x00000900Ë

	)

134 
	#DAC_LFSRUnmask_Bôs10_0
 ((
uöt32_t
)0x00000A00Ë

	)

135 
	#DAC_LFSRUnmask_Bôs11_0
 ((
uöt32_t
)0x00000B00Ë

	)

136 
	#DAC_TrüngÀAm∂ôude_1
 ((
uöt32_t
)0x00000000Ë

	)

137 
	#DAC_TrüngÀAm∂ôude_3
 ((
uöt32_t
)0x00000100Ë

	)

138 
	#DAC_TrüngÀAm∂ôude_7
 ((
uöt32_t
)0x00000200Ë

	)

139 
	#DAC_TrüngÀAm∂ôude_15
 ((
uöt32_t
)0x00000300Ë

	)

140 
	#DAC_TrüngÀAm∂ôude_31
 ((
uöt32_t
)0x00000400Ë

	)

141 
	#DAC_TrüngÀAm∂ôude_63
 ((
uöt32_t
)0x00000500Ë

	)

142 
	#DAC_TrüngÀAm∂ôude_127
 ((
uöt32_t
)0x00000600Ë

	)

143 
	#DAC_TrüngÀAm∂ôude_255
 ((
uöt32_t
)0x00000700Ë

	)

144 
	#DAC_TrüngÀAm∂ôude_511
 ((
uöt32_t
)0x00000800Ë

	)

145 
	#DAC_TrüngÀAm∂ôude_1023
 ((
uöt32_t
)0x00000900Ë

	)

146 
	#DAC_TrüngÀAm∂ôude_2047
 ((
uöt32_t
)0x00000A00Ë

	)

147 
	#DAC_TrüngÀAm∂ôude_4095
 ((
uöt32_t
)0x00000B00Ë

	)

149 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
Ë(((VALUEË=
DAC_LFSRUnmask_Bô0
) || \

150 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs1_0
) || \

151 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs2_0
) || \

152 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs3_0
) || \

153 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs4_0
) || \

154 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs5_0
) || \

155 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs6_0
) || \

156 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs7_0
) || \

157 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs8_0
) || \

158 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs9_0
) || \

159 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs10_0
) || \

160 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs11_0
) || \

161 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_1
) || \

162 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_3
) || \

163 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_7
) || \

164 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_15
) || \

165 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_31
) || \

166 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_63
) || \

167 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_127
) || \

168 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_255
) || \

169 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_511
) || \

170 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_1023
) || \

171 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_2047
) || \

172 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_4095
))

	)

181 
	#DAC_OuçutBuf„r_E«bÀ
 ((
uöt32_t
)0x00000000)

	)

182 
	#DAC_OuçutBuf„r_DißbÀ
 ((
uöt32_t
)0x00000002)

	)

183 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
Ë(((STATEË=
DAC_OuçutBuf„r_E«bÀ
) || \

184 ((
STATE
Ë=
DAC_OuçutBuf„r_DißbÀ
))

	)

193 
	#DAC_Ch™√l_1
 ((
uöt32_t
)0x00000000)

	)

194 
	#DAC_Ch™√l_2
 ((
uöt32_t
)0x00000010)

	)

195 
	#IS_DAC_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
DAC_Ch™√l_1
) || \

196 ((
CHANNEL
Ë=
DAC_Ch™√l_2
))

	)

205 
	#DAC_Align_12b_R
 ((
uöt32_t
)0x00000000)

	)

206 
	#DAC_Align_12b_L
 ((
uöt32_t
)0x00000004)

	)

207 
	#DAC_Align_8b_R
 ((
uöt32_t
)0x00000008)

	)

208 
	#IS_DAC_ALIGN
(
ALIGN
Ë(((ALIGNË=
DAC_Align_12b_R
) || \

209 ((
ALIGN
Ë=
DAC_Align_12b_L
) || \

210 ((
ALIGN
Ë=
DAC_Align_8b_R
))

	)

219 
	#DAC_Wave_Noi£
 ((
uöt32_t
)0x00000040)

	)

220 
	#DAC_Wave_TrüngÀ
 ((
uöt32_t
)0x00000080)

	)

221 
	#IS_DAC_WAVE
(
WAVE
Ë(((WAVEË=
DAC_Wave_Noi£
) || \

222 ((
WAVE
Ë=
DAC_Wave_TrüngÀ
))

	)

231 
	#IS_DAC_DATA
(
DATA
Ë((DATAË<0xFFF0)

	)

252 
DAC_DeInô
();

253 
DAC_Inô
(
uöt32_t
 
DAC_Ch™√l
, 
DAC_InôTy≥Def
* 
DAC_InôSåu˘
);

254 
DAC_Såu˘Inô
(
DAC_InôTy≥Def
* 
DAC_InôSåu˘
);

255 
DAC_Cmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

256 
DAC_DMACmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

257 
DAC_So·w¨eTriggîCmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

258 
DAC_DuÆSo·w¨eTriggîCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

259 
DAC_WaveGíî©i⁄Cmd
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_Wave
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

260 
DAC_SëCh™√l1D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
);

261 
DAC_SëCh™√l2D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
);

262 
DAC_SëDuÆCh™√lD©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a2
, uöt16_à
D©a1
);

263 
uöt16_t
 
DAC_GëD©aOuçutVÆue
(
uöt32_t
 
DAC_Ch™√l
);

265 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_dbgmcu.h

23 #i‚de‡
__STM32F10x_DBGMCU_H


24 
	#__STM32F10x_DBGMCU_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

53 
	#DBGMCU_SLEEP
 ((
uöt32_t
)0x00000001)

	)

54 
	#DBGMCU_STOP
 ((
uöt32_t
)0x00000002)

	)

55 
	#DBGMCU_STANDBY
 ((
uöt32_t
)0x00000004)

	)

56 
	#DBGMCU_IWDG_STOP
 ((
uöt32_t
)0x00000100)

	)

57 
	#DBGMCU_WWDG_STOP
 ((
uöt32_t
)0x00000200)

	)

58 
	#DBGMCU_TIM1_STOP
 ((
uöt32_t
)0x00000400)

	)

59 
	#DBGMCU_TIM2_STOP
 ((
uöt32_t
)0x00000800)

	)

60 
	#DBGMCU_TIM3_STOP
 ((
uöt32_t
)0x00001000)

	)

61 
	#DBGMCU_TIM4_STOP
 ((
uöt32_t
)0x00002000)

	)

62 
	#DBGMCU_CAN1_STOP
 ((
uöt32_t
)0x00004000)

	)

63 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00008000)

	)

64 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00010000)

	)

65 
	#DBGMCU_TIM8_STOP
 ((
uöt32_t
)0x00020000)

	)

66 
	#DBGMCU_TIM5_STOP
 ((
uöt32_t
)0x00040000)

	)

67 
	#DBGMCU_TIM6_STOP
 ((
uöt32_t
)0x00080000)

	)

68 
	#DBGMCU_TIM7_STOP
 ((
uöt32_t
)0x00100000)

	)

69 
	#DBGMCU_CAN2_STOP
 ((
uöt32_t
)0x00200000)

	)

71 
	#IS_DBGMCU_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFC000F8Ë=0x00Ë&& ((PERIPHË!0x00))

	)

88 
uöt32_t
 
DBGMCU_GëREVID
();

89 
uöt32_t
 
DBGMCU_GëDEVID
();

90 
DBGMCU_C⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

92 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_dma.h

23 #i‚de‡
__STM32F10x_DMA_H


24 
	#__STM32F10x_DMA_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

51 
uöt32_t
 
DMA_PîùhîÆBa£Addr
;

53 
uöt32_t
 
DMA_Mem‹yBa£Addr
;

55 
uöt32_t
 
DMA_DIR
;

58 
uöt32_t
 
DMA_Buf„rSize
;

62 
uöt32_t
 
DMA_PîùhîÆInc
;

65 
uöt32_t
 
DMA_Mem‹yInc
;

68 
uöt32_t
 
DMA_PîùhîÆD©aSize
;

71 
uöt32_t
 
DMA_Mem‹yD©aSize
;

74 
uöt32_t
 
DMA_Mode
;

79 
uöt32_t
 
DMA_Pri‹ôy
;

82 
uöt32_t
 
DMA_M2M
;

84 }
	tDMA_InôTy≥Def
;

94 
	#IS_DMA_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
DMA1_Ch™√l1
) || \

95 ((
PERIPH
Ë=
DMA1_Ch™√l2
) || \

96 ((
PERIPH
Ë=
DMA1_Ch™√l3
) || \

97 ((
PERIPH
Ë=
DMA1_Ch™√l4
) || \

98 ((
PERIPH
Ë=
DMA1_Ch™√l5
) || \

99 ((
PERIPH
Ë=
DMA1_Ch™√l6
) || \

100 ((
PERIPH
Ë=
DMA1_Ch™√l7
) || \

101 ((
PERIPH
Ë=
DMA2_Ch™√l1
) || \

102 ((
PERIPH
Ë=
DMA2_Ch™√l2
) || \

103 ((
PERIPH
Ë=
DMA2_Ch™√l3
) || \

104 ((
PERIPH
Ë=
DMA2_Ch™√l4
) || \

105 ((
PERIPH
Ë=
DMA2_Ch™√l5
))

	)

111 
	#DMA_DIR_PîùhîÆDST
 ((
uöt32_t
)0x00000010)

	)

112 
	#DMA_DIR_PîùhîÆSRC
 ((
uöt32_t
)0x00000000)

	)

113 
	#IS_DMA_DIR
(
DIR
Ë(((DIRË=
DMA_DIR_PîùhîÆDST
) || \

114 ((
DIR
Ë=
DMA_DIR_PîùhîÆSRC
))

	)

123 
	#DMA_PîùhîÆInc_E«bÀ
 ((
uöt32_t
)0x00000040)

	)

124 
	#DMA_PîùhîÆInc_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

125 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
Ë(((STATEË=
DMA_PîùhîÆInc_E«bÀ
) || \

126 ((
STATE
Ë=
DMA_PîùhîÆInc_DißbÀ
))

	)

135 
	#DMA_Mem‹yInc_E«bÀ
 ((
uöt32_t
)0x00000080)

	)

136 
	#DMA_Mem‹yInc_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

137 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
Ë(((STATEË=
DMA_Mem‹yInc_E«bÀ
) || \

138 ((
STATE
Ë=
DMA_Mem‹yInc_DißbÀ
))

	)

147 
	#DMA_PîùhîÆD©aSize_Byã
 ((
uöt32_t
)0x00000000)

	)

148 
	#DMA_PîùhîÆD©aSize_HÆfW‹d
 ((
uöt32_t
)0x00000100)

	)

149 
	#DMA_PîùhîÆD©aSize_W‹d
 ((
uöt32_t
)0x00000200)

	)

150 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
Ë(((SIZEË=
DMA_PîùhîÆD©aSize_Byã
) || \

151 ((
SIZE
Ë=
DMA_PîùhîÆD©aSize_HÆfW‹d
) || \

152 ((
SIZE
Ë=
DMA_PîùhîÆD©aSize_W‹d
))

	)

161 
	#DMA_Mem‹yD©aSize_Byã
 ((
uöt32_t
)0x00000000)

	)

162 
	#DMA_Mem‹yD©aSize_HÆfW‹d
 ((
uöt32_t
)0x00000400)

	)

163 
	#DMA_Mem‹yD©aSize_W‹d
 ((
uöt32_t
)0x00000800)

	)

164 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
Ë(((SIZEË=
DMA_Mem‹yD©aSize_Byã
) || \

165 ((
SIZE
Ë=
DMA_Mem‹yD©aSize_HÆfW‹d
) || \

166 ((
SIZE
Ë=
DMA_Mem‹yD©aSize_W‹d
))

	)

175 
	#DMA_Mode_Cúcuœr
 ((
uöt32_t
)0x00000020)

	)

176 
	#DMA_Mode_N‹mÆ
 ((
uöt32_t
)0x00000000)

	)

177 
	#IS_DMA_MODE
(
MODE
Ë(((MODEË=
DMA_Mode_Cúcuœr
Ë|| ((MODEË=
DMA_Mode_N‹mÆ
))

	)

186 
	#DMA_Pri‹ôy_VîyHigh
 ((
uöt32_t
)0x00003000)

	)

187 
	#DMA_Pri‹ôy_High
 ((
uöt32_t
)0x00002000)

	)

188 
	#DMA_Pri‹ôy_Medium
 ((
uöt32_t
)0x00001000)

	)

189 
	#DMA_Pri‹ôy_Low
 ((
uöt32_t
)0x00000000)

	)

190 
	#IS_DMA_PRIORITY
(
PRIORITY
Ë(((PRIORITYË=
DMA_Pri‹ôy_VîyHigh
) || \

191 ((
PRIORITY
Ë=
DMA_Pri‹ôy_High
) || \

192 ((
PRIORITY
Ë=
DMA_Pri‹ôy_Medium
) || \

193 ((
PRIORITY
Ë=
DMA_Pri‹ôy_Low
))

	)

202 
	#DMA_M2M_E«bÀ
 ((
uöt32_t
)0x00004000)

	)

203 
	#DMA_M2M_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

204 
	#IS_DMA_M2M_STATE
(
STATE
Ë(((STATEË=
DMA_M2M_E«bÀ
Ë|| ((STATEË=
DMA_M2M_DißbÀ
))

	)

214 
	#DMA_IT_TC
 ((
uöt32_t
)0x00000002)

	)

215 
	#DMA_IT_HT
 ((
uöt32_t
)0x00000004)

	)

216 
	#DMA_IT_TE
 ((
uöt32_t
)0x00000008)

	)

217 
	#IS_DMA_CONFIG_IT
(
IT
Ë((((ITË& 0xFFFFFFF1Ë=0x00Ë&& ((ITË!0x00))

	)

219 
	#DMA1_IT_GL1
 ((
uöt32_t
)0x00000001)

	)

220 
	#DMA1_IT_TC1
 ((
uöt32_t
)0x00000002)

	)

221 
	#DMA1_IT_HT1
 ((
uöt32_t
)0x00000004)

	)

222 
	#DMA1_IT_TE1
 ((
uöt32_t
)0x00000008)

	)

223 
	#DMA1_IT_GL2
 ((
uöt32_t
)0x00000010)

	)

224 
	#DMA1_IT_TC2
 ((
uöt32_t
)0x00000020)

	)

225 
	#DMA1_IT_HT2
 ((
uöt32_t
)0x00000040)

	)

226 
	#DMA1_IT_TE2
 ((
uöt32_t
)0x00000080)

	)

227 
	#DMA1_IT_GL3
 ((
uöt32_t
)0x00000100)

	)

228 
	#DMA1_IT_TC3
 ((
uöt32_t
)0x00000200)

	)

229 
	#DMA1_IT_HT3
 ((
uöt32_t
)0x00000400)

	)

230 
	#DMA1_IT_TE3
 ((
uöt32_t
)0x00000800)

	)

231 
	#DMA1_IT_GL4
 ((
uöt32_t
)0x00001000)

	)

232 
	#DMA1_IT_TC4
 ((
uöt32_t
)0x00002000)

	)

233 
	#DMA1_IT_HT4
 ((
uöt32_t
)0x00004000)

	)

234 
	#DMA1_IT_TE4
 ((
uöt32_t
)0x00008000)

	)

235 
	#DMA1_IT_GL5
 ((
uöt32_t
)0x00010000)

	)

236 
	#DMA1_IT_TC5
 ((
uöt32_t
)0x00020000)

	)

237 
	#DMA1_IT_HT5
 ((
uöt32_t
)0x00040000)

	)

238 
	#DMA1_IT_TE5
 ((
uöt32_t
)0x00080000)

	)

239 
	#DMA1_IT_GL6
 ((
uöt32_t
)0x00100000)

	)

240 
	#DMA1_IT_TC6
 ((
uöt32_t
)0x00200000)

	)

241 
	#DMA1_IT_HT6
 ((
uöt32_t
)0x00400000)

	)

242 
	#DMA1_IT_TE6
 ((
uöt32_t
)0x00800000)

	)

243 
	#DMA1_IT_GL7
 ((
uöt32_t
)0x01000000)

	)

244 
	#DMA1_IT_TC7
 ((
uöt32_t
)0x02000000)

	)

245 
	#DMA1_IT_HT7
 ((
uöt32_t
)0x04000000)

	)

246 
	#DMA1_IT_TE7
 ((
uöt32_t
)0x08000000)

	)

248 
	#DMA2_IT_GL1
 ((
uöt32_t
)0x10000001)

	)

249 
	#DMA2_IT_TC1
 ((
uöt32_t
)0x10000002)

	)

250 
	#DMA2_IT_HT1
 ((
uöt32_t
)0x10000004)

	)

251 
	#DMA2_IT_TE1
 ((
uöt32_t
)0x10000008)

	)

252 
	#DMA2_IT_GL2
 ((
uöt32_t
)0x10000010)

	)

253 
	#DMA2_IT_TC2
 ((
uöt32_t
)0x10000020)

	)

254 
	#DMA2_IT_HT2
 ((
uöt32_t
)0x10000040)

	)

255 
	#DMA2_IT_TE2
 ((
uöt32_t
)0x10000080)

	)

256 
	#DMA2_IT_GL3
 ((
uöt32_t
)0x10000100)

	)

257 
	#DMA2_IT_TC3
 ((
uöt32_t
)0x10000200)

	)

258 
	#DMA2_IT_HT3
 ((
uöt32_t
)0x10000400)

	)

259 
	#DMA2_IT_TE3
 ((
uöt32_t
)0x10000800)

	)

260 
	#DMA2_IT_GL4
 ((
uöt32_t
)0x10001000)

	)

261 
	#DMA2_IT_TC4
 ((
uöt32_t
)0x10002000)

	)

262 
	#DMA2_IT_HT4
 ((
uöt32_t
)0x10004000)

	)

263 
	#DMA2_IT_TE4
 ((
uöt32_t
)0x10008000)

	)

264 
	#DMA2_IT_GL5
 ((
uöt32_t
)0x10010000)

	)

265 
	#DMA2_IT_TC5
 ((
uöt32_t
)0x10020000)

	)

266 
	#DMA2_IT_HT5
 ((
uöt32_t
)0x10040000)

	)

267 
	#DMA2_IT_TE5
 ((
uöt32_t
)0x10080000)

	)

269 
	#IS_DMA_CLEAR_IT
(
IT
Ë(((((ITË& 0xF0000000Ë=0x00Ë|| (((ITË& 0xEFF00000Ë=0x00)Ë&& ((ITË!0x00))

	)

271 
	#IS_DMA_GET_IT
(
IT
Ë(((ITË=
DMA1_IT_GL1
Ë|| ((ITË=
DMA1_IT_TC1
) || \

272 ((
IT
Ë=
DMA1_IT_HT1
Ë|| ((ITË=
DMA1_IT_TE1
) || \

273 ((
IT
Ë=
DMA1_IT_GL2
Ë|| ((ITË=
DMA1_IT_TC2
) || \

274 ((
IT
Ë=
DMA1_IT_HT2
Ë|| ((ITË=
DMA1_IT_TE2
) || \

275 ((
IT
Ë=
DMA1_IT_GL3
Ë|| ((ITË=
DMA1_IT_TC3
) || \

276 ((
IT
Ë=
DMA1_IT_HT3
Ë|| ((ITË=
DMA1_IT_TE3
) || \

277 ((
IT
Ë=
DMA1_IT_GL4
Ë|| ((ITË=
DMA1_IT_TC4
) || \

278 ((
IT
Ë=
DMA1_IT_HT4
Ë|| ((ITË=
DMA1_IT_TE4
) || \

279 ((
IT
Ë=
DMA1_IT_GL5
Ë|| ((ITË=
DMA1_IT_TC5
) || \

280 ((
IT
Ë=
DMA1_IT_HT5
Ë|| ((ITË=
DMA1_IT_TE5
) || \

281 ((
IT
Ë=
DMA1_IT_GL6
Ë|| ((ITË=
DMA1_IT_TC6
) || \

282 ((
IT
Ë=
DMA1_IT_HT6
Ë|| ((ITË=
DMA1_IT_TE6
) || \

283 ((
IT
Ë=
DMA1_IT_GL7
Ë|| ((ITË=
DMA1_IT_TC7
) || \

284 ((
IT
Ë=
DMA1_IT_HT7
Ë|| ((ITË=
DMA1_IT_TE7
) || \

285 ((
IT
Ë=
DMA2_IT_GL1
Ë|| ((ITË=
DMA2_IT_TC1
) || \

286 ((
IT
Ë=
DMA2_IT_HT1
Ë|| ((ITË=
DMA2_IT_TE1
) || \

287 ((
IT
Ë=
DMA2_IT_GL2
Ë|| ((ITË=
DMA2_IT_TC2
) || \

288 ((
IT
Ë=
DMA2_IT_HT2
Ë|| ((ITË=
DMA2_IT_TE2
) || \

289 ((
IT
Ë=
DMA2_IT_GL3
Ë|| ((ITË=
DMA2_IT_TC3
) || \

290 ((
IT
Ë=
DMA2_IT_HT3
Ë|| ((ITË=
DMA2_IT_TE3
) || \

291 ((
IT
Ë=
DMA2_IT_GL4
Ë|| ((ITË=
DMA2_IT_TC4
) || \

292 ((
IT
Ë=
DMA2_IT_HT4
Ë|| ((ITË=
DMA2_IT_TE4
) || \

293 ((
IT
Ë=
DMA2_IT_GL5
Ë|| ((ITË=
DMA2_IT_TC5
) || \

294 ((
IT
Ë=
DMA2_IT_HT5
Ë|| ((ITË=
DMA2_IT_TE5
))

	)

303 
	#DMA1_FLAG_GL1
 ((
uöt32_t
)0x00000001)

	)

304 
	#DMA1_FLAG_TC1
 ((
uöt32_t
)0x00000002)

	)

305 
	#DMA1_FLAG_HT1
 ((
uöt32_t
)0x00000004)

	)

306 
	#DMA1_FLAG_TE1
 ((
uöt32_t
)0x00000008)

	)

307 
	#DMA1_FLAG_GL2
 ((
uöt32_t
)0x00000010)

	)

308 
	#DMA1_FLAG_TC2
 ((
uöt32_t
)0x00000020)

	)

309 
	#DMA1_FLAG_HT2
 ((
uöt32_t
)0x00000040)

	)

310 
	#DMA1_FLAG_TE2
 ((
uöt32_t
)0x00000080)

	)

311 
	#DMA1_FLAG_GL3
 ((
uöt32_t
)0x00000100)

	)

312 
	#DMA1_FLAG_TC3
 ((
uöt32_t
)0x00000200)

	)

313 
	#DMA1_FLAG_HT3
 ((
uöt32_t
)0x00000400)

	)

314 
	#DMA1_FLAG_TE3
 ((
uöt32_t
)0x00000800)

	)

315 
	#DMA1_FLAG_GL4
 ((
uöt32_t
)0x00001000)

	)

316 
	#DMA1_FLAG_TC4
 ((
uöt32_t
)0x00002000)

	)

317 
	#DMA1_FLAG_HT4
 ((
uöt32_t
)0x00004000)

	)

318 
	#DMA1_FLAG_TE4
 ((
uöt32_t
)0x00008000)

	)

319 
	#DMA1_FLAG_GL5
 ((
uöt32_t
)0x00010000)

	)

320 
	#DMA1_FLAG_TC5
 ((
uöt32_t
)0x00020000)

	)

321 
	#DMA1_FLAG_HT5
 ((
uöt32_t
)0x00040000)

	)

322 
	#DMA1_FLAG_TE5
 ((
uöt32_t
)0x00080000)

	)

323 
	#DMA1_FLAG_GL6
 ((
uöt32_t
)0x00100000)

	)

324 
	#DMA1_FLAG_TC6
 ((
uöt32_t
)0x00200000)

	)

325 
	#DMA1_FLAG_HT6
 ((
uöt32_t
)0x00400000)

	)

326 
	#DMA1_FLAG_TE6
 ((
uöt32_t
)0x00800000)

	)

327 
	#DMA1_FLAG_GL7
 ((
uöt32_t
)0x01000000)

	)

328 
	#DMA1_FLAG_TC7
 ((
uöt32_t
)0x02000000)

	)

329 
	#DMA1_FLAG_HT7
 ((
uöt32_t
)0x04000000)

	)

330 
	#DMA1_FLAG_TE7
 ((
uöt32_t
)0x08000000)

	)

332 
	#DMA2_FLAG_GL1
 ((
uöt32_t
)0x10000001)

	)

333 
	#DMA2_FLAG_TC1
 ((
uöt32_t
)0x10000002)

	)

334 
	#DMA2_FLAG_HT1
 ((
uöt32_t
)0x10000004)

	)

335 
	#DMA2_FLAG_TE1
 ((
uöt32_t
)0x10000008)

	)

336 
	#DMA2_FLAG_GL2
 ((
uöt32_t
)0x10000010)

	)

337 
	#DMA2_FLAG_TC2
 ((
uöt32_t
)0x10000020)

	)

338 
	#DMA2_FLAG_HT2
 ((
uöt32_t
)0x10000040)

	)

339 
	#DMA2_FLAG_TE2
 ((
uöt32_t
)0x10000080)

	)

340 
	#DMA2_FLAG_GL3
 ((
uöt32_t
)0x10000100)

	)

341 
	#DMA2_FLAG_TC3
 ((
uöt32_t
)0x10000200)

	)

342 
	#DMA2_FLAG_HT3
 ((
uöt32_t
)0x10000400)

	)

343 
	#DMA2_FLAG_TE3
 ((
uöt32_t
)0x10000800)

	)

344 
	#DMA2_FLAG_GL4
 ((
uöt32_t
)0x10001000)

	)

345 
	#DMA2_FLAG_TC4
 ((
uöt32_t
)0x10002000)

	)

346 
	#DMA2_FLAG_HT4
 ((
uöt32_t
)0x10004000)

	)

347 
	#DMA2_FLAG_TE4
 ((
uöt32_t
)0x10008000)

	)

348 
	#DMA2_FLAG_GL5
 ((
uöt32_t
)0x10010000)

	)

349 
	#DMA2_FLAG_TC5
 ((
uöt32_t
)0x10020000)

	)

350 
	#DMA2_FLAG_HT5
 ((
uöt32_t
)0x10040000)

	)

351 
	#DMA2_FLAG_TE5
 ((
uöt32_t
)0x10080000)

	)

353 
	#IS_DMA_CLEAR_FLAG
(
FLAG
Ë(((((FLAGË& 0xF0000000Ë=0x00Ë|| (((FLAGË& 0xEFF00000Ë=0x00)Ë&& ((FLAGË!0x00))

	)

355 
	#IS_DMA_GET_FLAG
(
FLAG
Ë(((FLAGË=
DMA1_FLAG_GL1
Ë|| ((FLAGË=
DMA1_FLAG_TC1
) || \

356 ((
FLAG
Ë=
DMA1_FLAG_HT1
Ë|| ((FLAGË=
DMA1_FLAG_TE1
) || \

357 ((
FLAG
Ë=
DMA1_FLAG_GL2
Ë|| ((FLAGË=
DMA1_FLAG_TC2
) || \

358 ((
FLAG
Ë=
DMA1_FLAG_HT2
Ë|| ((FLAGË=
DMA1_FLAG_TE2
) || \

359 ((
FLAG
Ë=
DMA1_FLAG_GL3
Ë|| ((FLAGË=
DMA1_FLAG_TC3
) || \

360 ((
FLAG
Ë=
DMA1_FLAG_HT3
Ë|| ((FLAGË=
DMA1_FLAG_TE3
) || \

361 ((
FLAG
Ë=
DMA1_FLAG_GL4
Ë|| ((FLAGË=
DMA1_FLAG_TC4
) || \

362 ((
FLAG
Ë=
DMA1_FLAG_HT4
Ë|| ((FLAGË=
DMA1_FLAG_TE4
) || \

363 ((
FLAG
Ë=
DMA1_FLAG_GL5
Ë|| ((FLAGË=
DMA1_FLAG_TC5
) || \

364 ((
FLAG
Ë=
DMA1_FLAG_HT5
Ë|| ((FLAGË=
DMA1_FLAG_TE5
) || \

365 ((
FLAG
Ë=
DMA1_FLAG_GL6
Ë|| ((FLAGË=
DMA1_FLAG_TC6
) || \

366 ((
FLAG
Ë=
DMA1_FLAG_HT6
Ë|| ((FLAGË=
DMA1_FLAG_TE6
) || \

367 ((
FLAG
Ë=
DMA1_FLAG_GL7
Ë|| ((FLAGË=
DMA1_FLAG_TC7
) || \

368 ((
FLAG
Ë=
DMA1_FLAG_HT7
Ë|| ((FLAGË=
DMA1_FLAG_TE7
) || \

369 ((
FLAG
Ë=
DMA2_FLAG_GL1
Ë|| ((FLAGË=
DMA2_FLAG_TC1
) || \

370 ((
FLAG
Ë=
DMA2_FLAG_HT1
Ë|| ((FLAGË=
DMA2_FLAG_TE1
) || \

371 ((
FLAG
Ë=
DMA2_FLAG_GL2
Ë|| ((FLAGË=
DMA2_FLAG_TC2
) || \

372 ((
FLAG
Ë=
DMA2_FLAG_HT2
Ë|| ((FLAGË=
DMA2_FLAG_TE2
) || \

373 ((
FLAG
Ë=
DMA2_FLAG_GL3
Ë|| ((FLAGË=
DMA2_FLAG_TC3
) || \

374 ((
FLAG
Ë=
DMA2_FLAG_HT3
Ë|| ((FLAGË=
DMA2_FLAG_TE3
) || \

375 ((
FLAG
Ë=
DMA2_FLAG_GL4
Ë|| ((FLAGË=
DMA2_FLAG_TC4
) || \

376 ((
FLAG
Ë=
DMA2_FLAG_HT4
Ë|| ((FLAGË=
DMA2_FLAG_TE4
) || \

377 ((
FLAG
Ë=
DMA2_FLAG_GL5
Ë|| ((FLAGË=
DMA2_FLAG_TC5
) || \

378 ((
FLAG
Ë=
DMA2_FLAG_HT5
Ë|| ((FLAGË=
DMA2_FLAG_TE5
))

	)

387 
	#IS_DMA_BUFFER_SIZE
(
SIZE
Ë(((SIZEË>0x1Ë&& ((SIZEË< 0x10000))

	)

409 
DMA_DeInô
(
DMA_Ch™√l_Ty≥Def
* 
DMAy_Ch™√lx
);

410 
DMA_Inô
(
DMA_Ch™√l_Ty≥Def
* 
DMAy_Ch™√lx
, 
DMA_InôTy≥Def
* 
DMA_InôSåu˘
);

411 
DMA_Såu˘Inô
(
DMA_InôTy≥Def
* 
DMA_InôSåu˘
);

412 
DMA_Cmd
(
DMA_Ch™√l_Ty≥Def
* 
DMAy_Ch™√lx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

413 
DMA_ITC⁄fig
(
DMA_Ch™√l_Ty≥Def
* 
DMAy_Ch™√lx
, 
uöt32_t
 
DMA_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

414 
uöt16_t
 
DMA_GëCuºD©aCou¡î
(
DMA_Ch™√l_Ty≥Def
* 
DMAy_Ch™√lx
);

415 
FœgSètus
 
DMA_GëFœgSètus
(
uöt32_t
 
DMA_FLAG
);

416 
DMA_CÀ¨Fœg
(
uöt32_t
 
DMA_FLAG
);

417 
ITSètus
 
DMA_GëITSètus
(
uöt32_t
 
DMA_IT
);

418 
DMA_CÀ¨ITPídögBô
(
uöt32_t
 
DMA_IT
);

420 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_exti.h

23 #i‚de‡
__STM32F10x_EXTI_H


24 
	#__STM32F10x_EXTI_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

51 
EXTI_Mode_I¡îru±
 = 0x00,

52 
EXTI_Mode_Evít
 = 0x04

53 }
	tEXTIMode_Ty≥Def
;

55 
	#IS_EXTI_MODE
(
MODE
Ë(((MODEË=
EXTI_Mode_I¡îru±
Ë|| ((MODEË=
EXTI_Mode_Evít
))

	)

63 
EXTI_Triggî_Risög
 = 0x08,

64 
EXTI_Triggî_FÆlög
 = 0x0C,

65 
EXTI_Triggî_Risög_FÆlög
 = 0x10

66 }
	tEXTITriggî_Ty≥Def
;

68 
	#IS_EXTI_TRIGGER
(
TRIGGER
Ë(((TRIGGERË=
EXTI_Triggî_Risög
) || \

69 ((
TRIGGER
Ë=
EXTI_Triggî_FÆlög
) || \

70 ((
TRIGGER
Ë=
EXTI_Triggî_Risög_FÆlög
))

	)

77 
uöt32_t
 
EXTI_Löe
;

80 
EXTIMode_Ty≥Def
 
EXTI_Mode
;

83 
EXTITriggî_Ty≥Def
 
EXTI_Triggî
;

86 
Fun˘i⁄ÆSèã
 
EXTI_LöeCmd
;

88 }
	tEXTI_InôTy≥Def
;

102 
	#EXTI_Löe0
 ((
uöt32_t
)0x00001Ë

	)

103 
	#EXTI_Löe1
 ((
uöt32_t
)0x00002Ë

	)

104 
	#EXTI_Löe2
 ((
uöt32_t
)0x00004Ë

	)

105 
	#EXTI_Löe3
 ((
uöt32_t
)0x00008Ë

	)

106 
	#EXTI_Löe4
 ((
uöt32_t
)0x00010Ë

	)

107 
	#EXTI_Löe5
 ((
uöt32_t
)0x00020Ë

	)

108 
	#EXTI_Löe6
 ((
uöt32_t
)0x00040Ë

	)

109 
	#EXTI_Löe7
 ((
uöt32_t
)0x00080Ë

	)

110 
	#EXTI_Löe8
 ((
uöt32_t
)0x00100Ë

	)

111 
	#EXTI_Löe9
 ((
uöt32_t
)0x00200Ë

	)

112 
	#EXTI_Löe10
 ((
uöt32_t
)0x00400Ë

	)

113 
	#EXTI_Löe11
 ((
uöt32_t
)0x00800Ë

	)

114 
	#EXTI_Löe12
 ((
uöt32_t
)0x01000Ë

	)

115 
	#EXTI_Löe13
 ((
uöt32_t
)0x02000Ë

	)

116 
	#EXTI_Löe14
 ((
uöt32_t
)0x04000Ë

	)

117 
	#EXTI_Löe15
 ((
uöt32_t
)0x08000Ë

	)

118 
	#EXTI_Löe16
 ((
uöt32_t
)0x10000Ë

	)

119 
	#EXTI_Löe17
 ((
uöt32_t
)0x20000Ë

	)

120 
	#EXTI_Löe18
 ((
uöt32_t
)0x40000Ë

	)

122 
	#EXTI_Löe19
 ((
uöt32_t
)0x80000Ë

	)

124 
	#IS_EXTI_LINE
(
LINE
Ë((((LINEË& (
uöt32_t
)0xFFF00000Ë=0x00Ë&& ((LINEË!(
uöt16_t
)0x00))

	)

126 
	#IS_GET_EXTI_LINE
(
LINE
Ë(((LINEË=
EXTI_Löe0
Ë|| ((LINEË=
EXTI_Löe1
) || \

127 ((
LINE
Ë=
EXTI_Löe2
Ë|| ((LINEË=
EXTI_Löe3
) || \

128 ((
LINE
Ë=
EXTI_Löe4
Ë|| ((LINEË=
EXTI_Löe5
) || \

129 ((
LINE
Ë=
EXTI_Löe6
Ë|| ((LINEË=
EXTI_Löe7
) || \

130 ((
LINE
Ë=
EXTI_Löe8
Ë|| ((LINEË=
EXTI_Löe9
) || \

131 ((
LINE
Ë=
EXTI_Löe10
Ë|| ((LINEË=
EXTI_Löe11
) || \

132 ((
LINE
Ë=
EXTI_Löe12
Ë|| ((LINEË=
EXTI_Löe13
) || \

133 ((
LINE
Ë=
EXTI_Löe14
Ë|| ((LINEË=
EXTI_Löe15
) || \

134 ((
LINE
Ë=
EXTI_Löe16
Ë|| ((LINEË=
EXTI_Löe17
) || \

135 ((
LINE
Ë=
EXTI_Löe18
Ë|| ((LINEË=
EXTI_Löe19
))

	)

157 
EXTI_DeInô
();

158 
EXTI_Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
);

159 
EXTI_Såu˘Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
);

160 
EXTI_Gíî©eSWI¡îru±
(
uöt32_t
 
EXTI_Löe
);

161 
FœgSètus
 
EXTI_GëFœgSètus
(
uöt32_t
 
EXTI_Löe
);

162 
EXTI_CÀ¨Fœg
(
uöt32_t
 
EXTI_Löe
);

163 
ITSètus
 
EXTI_GëITSètus
(
uöt32_t
 
EXTI_Löe
);

164 
EXTI_CÀ¨ITPídögBô
(
uöt32_t
 
EXTI_Löe
);

166 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_flash.h

23 #i‚de‡
__STM32F10x_FLASH_H


24 
	#__STM32F10x_FLASH_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

51 
FLASH_BUSY
 = 1,

52 
FLASH_ERROR_PG
,

53 
FLASH_ERROR_WRP
,

54 
FLASH_COMPLETE
,

55 
FLASH_TIMEOUT


56 }
	tFLASH_Sètus
;

70 
	#FLASH_L©ícy_0
 ((
uöt32_t
)0x00000000Ë

	)

71 
	#FLASH_L©ícy_1
 ((
uöt32_t
)0x00000001Ë

	)

72 
	#FLASH_L©ícy_2
 ((
uöt32_t
)0x00000002Ë

	)

73 
	#IS_FLASH_LATENCY
(
LATENCY
Ë(((LATENCYË=
FLASH_L©ícy_0
) || \

74 ((
LATENCY
Ë=
FLASH_L©ícy_1
) || \

75 ((
LATENCY
Ë=
FLASH_L©ícy_2
))

	)

84 
	#FLASH_HÆfCy˛eAc˚ss_E«bÀ
 ((
uöt32_t
)0x00000008Ë

	)

85 
	#FLASH_HÆfCy˛eAc˚ss_DißbÀ
 ((
uöt32_t
)0x00000000Ë

	)

86 
	#IS_FLASH_HALFCYCLEACCESS_STATE
(
STATE
Ë(((STATEË=
FLASH_HÆfCy˛eAc˚ss_E«bÀ
) || \

87 ((
STATE
Ë=
FLASH_HÆfCy˛eAc˚ss_DißbÀ
))

	)

96 
	#FLASH_Pª„tchBuf„r_E«bÀ
 ((
uöt32_t
)0x00000010Ë

	)

97 
	#FLASH_Pª„tchBuf„r_DißbÀ
 ((
uöt32_t
)0x00000000Ë

	)

98 
	#IS_FLASH_PREFETCHBUFFER_STATE
(
STATE
Ë(((STATEË=
FLASH_Pª„tchBuf„r_E«bÀ
) || \

99 ((
STATE
Ë=
FLASH_Pª„tchBuf„r_DißbÀ
))

	)

109 
	#FLASH_WRPrŸ_Pages0to3
 ((
uöt32_t
)0x00000001Ë

	)

110 
	#FLASH_WRPrŸ_Pages4to7
 ((
uöt32_t
)0x00000002Ë

	)

111 
	#FLASH_WRPrŸ_Pages8to11
 ((
uöt32_t
)0x00000004Ë

	)

112 
	#FLASH_WRPrŸ_Pages12to15
 ((
uöt32_t
)0x00000008Ë

	)

113 
	#FLASH_WRPrŸ_Pages16to19
 ((
uöt32_t
)0x00000010Ë

	)

114 
	#FLASH_WRPrŸ_Pages20to23
 ((
uöt32_t
)0x00000020Ë

	)

115 
	#FLASH_WRPrŸ_Pages24to27
 ((
uöt32_t
)0x00000040Ë

	)

116 
	#FLASH_WRPrŸ_Pages28to31
 ((
uöt32_t
)0x00000080Ë

	)

119 
	#FLASH_WRPrŸ_Pages32to35
 ((
uöt32_t
)0x00000100Ë

	)

120 
	#FLASH_WRPrŸ_Pages36to39
 ((
uöt32_t
)0x00000200Ë

	)

121 
	#FLASH_WRPrŸ_Pages40to43
 ((
uöt32_t
)0x00000400Ë

	)

122 
	#FLASH_WRPrŸ_Pages44to47
 ((
uöt32_t
)0x00000800Ë

	)

123 
	#FLASH_WRPrŸ_Pages48to51
 ((
uöt32_t
)0x00001000Ë

	)

124 
	#FLASH_WRPrŸ_Pages52to55
 ((
uöt32_t
)0x00002000Ë

	)

125 
	#FLASH_WRPrŸ_Pages56to59
 ((
uöt32_t
)0x00004000Ë

	)

126 
	#FLASH_WRPrŸ_Pages60to63
 ((
uöt32_t
)0x00008000Ë

	)

127 
	#FLASH_WRPrŸ_Pages64to67
 ((
uöt32_t
)0x00010000Ë

	)

128 
	#FLASH_WRPrŸ_Pages68to71
 ((
uöt32_t
)0x00020000Ë

	)

129 
	#FLASH_WRPrŸ_Pages72to75
 ((
uöt32_t
)0x00040000Ë

	)

130 
	#FLASH_WRPrŸ_Pages76to79
 ((
uöt32_t
)0x00080000Ë

	)

131 
	#FLASH_WRPrŸ_Pages80to83
 ((
uöt32_t
)0x00100000Ë

	)

132 
	#FLASH_WRPrŸ_Pages84to87
 ((
uöt32_t
)0x00200000Ë

	)

133 
	#FLASH_WRPrŸ_Pages88to91
 ((
uöt32_t
)0x00400000Ë

	)

134 
	#FLASH_WRPrŸ_Pages92to95
 ((
uöt32_t
)0x00800000Ë

	)

135 
	#FLASH_WRPrŸ_Pages96to99
 ((
uöt32_t
)0x01000000Ë

	)

136 
	#FLASH_WRPrŸ_Pages100to103
 ((
uöt32_t
)0x02000000Ë

	)

137 
	#FLASH_WRPrŸ_Pages104to107
 ((
uöt32_t
)0x04000000Ë

	)

138 
	#FLASH_WRPrŸ_Pages108to111
 ((
uöt32_t
)0x08000000Ë

	)

139 
	#FLASH_WRPrŸ_Pages112to115
 ((
uöt32_t
)0x10000000Ë

	)

140 
	#FLASH_WRPrŸ_Pages116to119
 ((
uöt32_t
)0x20000000Ë

	)

141 
	#FLASH_WRPrŸ_Pages120to123
 ((
uöt32_t
)0x40000000Ë

	)

142 
	#FLASH_WRPrŸ_Pages124to127
 ((
uöt32_t
)0x80000000Ë

	)

145 
	#FLASH_WRPrŸ_Pages0to1
 ((
uöt32_t
)0x00000001Ë

	)

147 
	#FLASH_WRPrŸ_Pages2to3
 ((
uöt32_t
)0x00000002Ë

	)

149 
	#FLASH_WRPrŸ_Pages4to5
 ((
uöt32_t
)0x00000004Ë

	)

151 
	#FLASH_WRPrŸ_Pages6to7
 ((
uöt32_t
)0x00000008Ë

	)

153 
	#FLASH_WRPrŸ_Pages8to9
 ((
uöt32_t
)0x00000010Ë

	)

155 
	#FLASH_WRPrŸ_Pages10to11
 ((
uöt32_t
)0x00000020Ë

	)

157 
	#FLASH_WRPrŸ_Pages12to13
 ((
uöt32_t
)0x00000040Ë

	)

159 
	#FLASH_WRPrŸ_Pages14to15
 ((
uöt32_t
)0x00000080Ë

	)

161 
	#FLASH_WRPrŸ_Pages16to17
 ((
uöt32_t
)0x00000100Ë

	)

163 
	#FLASH_WRPrŸ_Pages18to19
 ((
uöt32_t
)0x00000200Ë

	)

165 
	#FLASH_WRPrŸ_Pages20to21
 ((
uöt32_t
)0x00000400Ë

	)

167 
	#FLASH_WRPrŸ_Pages22to23
 ((
uöt32_t
)0x00000800Ë

	)

169 
	#FLASH_WRPrŸ_Pages24to25
 ((
uöt32_t
)0x00001000Ë

	)

171 
	#FLASH_WRPrŸ_Pages26to27
 ((
uöt32_t
)0x00002000Ë

	)

173 
	#FLASH_WRPrŸ_Pages28to29
 ((
uöt32_t
)0x00004000Ë

	)

175 
	#FLASH_WRPrŸ_Pages30to31
 ((
uöt32_t
)0x00008000Ë

	)

177 
	#FLASH_WRPrŸ_Pages32to33
 ((
uöt32_t
)0x00010000Ë

	)

179 
	#FLASH_WRPrŸ_Pages34to35
 ((
uöt32_t
)0x00020000Ë

	)

181 
	#FLASH_WRPrŸ_Pages36to37
 ((
uöt32_t
)0x00040000Ë

	)

183 
	#FLASH_WRPrŸ_Pages38to39
 ((
uöt32_t
)0x00080000Ë

	)

185 
	#FLASH_WRPrŸ_Pages40to41
 ((
uöt32_t
)0x00100000Ë

	)

187 
	#FLASH_WRPrŸ_Pages42to43
 ((
uöt32_t
)0x00200000Ë

	)

189 
	#FLASH_WRPrŸ_Pages44to45
 ((
uöt32_t
)0x00400000Ë

	)

191 
	#FLASH_WRPrŸ_Pages46to47
 ((
uöt32_t
)0x00800000Ë

	)

193 
	#FLASH_WRPrŸ_Pages48to49
 ((
uöt32_t
)0x01000000Ë

	)

195 
	#FLASH_WRPrŸ_Pages50to51
 ((
uöt32_t
)0x02000000Ë

	)

197 
	#FLASH_WRPrŸ_Pages52to53
 ((
uöt32_t
)0x04000000Ë

	)

199 
	#FLASH_WRPrŸ_Pages54to55
 ((
uöt32_t
)0x08000000Ë

	)

201 
	#FLASH_WRPrŸ_Pages56to57
 ((
uöt32_t
)0x10000000Ë

	)

203 
	#FLASH_WRPrŸ_Pages58to59
 ((
uöt32_t
)0x20000000Ë

	)

205 
	#FLASH_WRPrŸ_Pages60to61
 ((
uöt32_t
)0x40000000Ë

	)

207 
	#FLASH_WRPrŸ_Pages62to127
 ((
uöt32_t
)0x80000000Ë

	)

208 
	#FLASH_WRPrŸ_Pages62to255
 ((
uöt32_t
)0x80000000Ë

	)

210 
	#FLASH_WRPrŸ_AŒPages
 ((
uöt32_t
)0xFFFFFFFFË

	)

212 
	#IS_FLASH_WRPROT_PAGE
(
PAGE
Ë(((PAGEË!0x00000000))

	)

214 
	#IS_FLASH_ADDRESS
(
ADDRESS
Ë(((ADDRESSË>0x08000000Ë&& ((ADDRESSË< 0x0807FFFF))

	)

216 
	#IS_OB_DATA_ADDRESS
(
ADDRESS
Ë(((ADDRESSË=0x1FFFF804Ë|| ((ADDRESSË=0x1FFFF806))

	)

226 
	#OB_IWDG_SW
 ((
uöt16_t
)0x0001Ë

	)

227 
	#OB_IWDG_HW
 ((
uöt16_t
)0x0000Ë

	)

228 
	#IS_OB_IWDG_SOURCE
(
SOURCE
Ë(((SOURCEË=
OB_IWDG_SW
Ë|| ((SOURCEË=
OB_IWDG_HW
))

	)

238 
	#OB_STOP_NoRST
 ((
uöt16_t
)0x0002Ë

	)

239 
	#OB_STOP_RST
 ((
uöt16_t
)0x0000Ë

	)

240 
	#IS_OB_STOP_SOURCE
(
SOURCE
Ë(((SOURCEË=
OB_STOP_NoRST
Ë|| ((SOURCEË=
OB_STOP_RST
))

	)

250 
	#OB_STDBY_NoRST
 ((
uöt16_t
)0x0004Ë

	)

251 
	#OB_STDBY_RST
 ((
uöt16_t
)0x0000Ë

	)

252 
	#IS_OB_STDBY_SOURCE
(
SOURCE
Ë(((SOURCEË=
OB_STDBY_NoRST
Ë|| ((SOURCEË=
OB_STDBY_RST
))

	)

262 
	#FLASH_IT_ERROR
 ((
uöt32_t
)0x00000400Ë

	)

263 
	#FLASH_IT_EOP
 ((
uöt32_t
)0x00001000Ë

	)

264 
	#IS_FLASH_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFFFFEBFFË=0x00000000Ë&& (((ITË!0x00000000)))

	)

274 
	#FLASH_FLAG_BSY
 ((
uöt32_t
)0x00000001Ë

	)

275 
	#FLASH_FLAG_EOP
 ((
uöt32_t
)0x00000020Ë

	)

276 
	#FLASH_FLAG_PGERR
 ((
uöt32_t
)0x00000004Ë

	)

277 
	#FLASH_FLAG_WRPRTERR
 ((
uöt32_t
)0x00000010Ë

	)

278 
	#FLASH_FLAG_OPTERR
 ((
uöt32_t
)0x00000001Ë

	)

280 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFFFFFFCAË=0x00000000Ë&& ((FLAGË!0x00000000))

	)

281 
	#IS_FLASH_GET_FLAG
(
FLAG
Ë(((FLAGË=
FLASH_FLAG_BSY
Ë|| ((FLAGË=
FLASH_FLAG_EOP
) || \

282 ((
FLAG
Ë=
FLASH_FLAG_PGERR
Ë|| ((FLAGË=
FLASH_FLAG_WRPRTERR
) || \

283 ((
FLAG
Ë=
FLASH_FLAG_OPTERR
))

	)

305 
FLASH_SëL©ícy
(
uöt32_t
 
FLASH_L©ícy
);

306 
FLASH_HÆfCy˛eAc˚ssCmd
(
uöt32_t
 
FLASH_HÆfCy˛eAc˚ss
);

307 
FLASH_Pª„tchBuf„rCmd
(
uöt32_t
 
FLASH_Pª„tchBuf„r
);

308 
FLASH_U∆ock
();

309 
FLASH_Lock
();

310 
FLASH_Sètus
 
FLASH_Eø£Page
(
uöt32_t
 
Page_Addªss
);

311 
FLASH_Sètus
 
FLASH_Eø£AŒPages
();

312 
FLASH_Sètus
 
FLASH_Eø£O±i⁄Byãs
();

313 
FLASH_Sètus
 
FLASH_ProgømW‹d
(
uöt32_t
 
Addªss
, uöt32_à
D©a
);

314 
FLASH_Sètus
 
FLASH_ProgømHÆfW‹d
(
uöt32_t
 
Addªss
, 
uöt16_t
 
D©a
);

315 
FLASH_Sètus
 
FLASH_ProgømO±i⁄ByãD©a
(
uöt32_t
 
Addªss
, 
uöt8_t
 
D©a
);

316 
FLASH_Sètus
 
FLASH_E«bÀWrôePrŸe˘i⁄
(
uöt32_t
 
FLASH_Pages
);

317 
FLASH_Sètus
 
FLASH_RódOutPrŸe˘i⁄
(
Fun˘i⁄ÆSèã
 
NewSèã
);

318 
FLASH_Sètus
 
FLASH_U£rO±i⁄ByãC⁄fig
(
uöt16_t
 
OB_IWDG
, uöt16_à
OB_STOP
, uöt16_à
OB_STDBY
);

319 
uöt32_t
 
FLASH_GëU£rO±i⁄Byã
();

320 
uöt32_t
 
FLASH_GëWrôePrŸe˘i⁄O±i⁄Byã
();

321 
FœgSètus
 
FLASH_GëRódOutPrŸe˘i⁄Sètus
();

322 
FœgSètus
 
FLASH_GëPª„tchBuf„rSètus
();

323 
FLASH_ITC⁄fig
(
uöt16_t
 
FLASH_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

324 
FœgSètus
 
FLASH_GëFœgSètus
(
uöt16_t
 
FLASH_FLAG
);

325 
FLASH_CÀ¨Fœg
(
uöt16_t
 
FLASH_FLAG
);

326 
FLASH_Sètus
 
FLASH_GëSètus
();

327 
FLASH_Sètus
 
FLASH_WaôF‹La°O≥øti⁄
(
uöt32_t
 
Timeout
);

329 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_fsmc.h

23 #i‚de‡
__STM32F10x_FSMC_H


24 
	#__STM32F10x_FSMC_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

51 
uöt32_t
 
FSMC_AddªssSëupTime
;

56 
uöt32_t
 
FSMC_AddªssHﬁdTime
;

61 
uöt32_t
 
FSMC_D©aSëupTime
;

66 
uöt32_t
 
FSMC_BusTu∫AroundDuøti⁄
;

71 
uöt32_t
 
FSMC_CLKDivisi⁄
;

75 
uöt32_t
 
FSMC_D©aL©ícy
;

83 
uöt32_t
 
FSMC_Ac˚ssMode
;

85 }
	tFSMC_NORSRAMTimögInôTy≥Def
;

93 
uöt32_t
 
FSMC_B™k
;

96 
uöt32_t
 
FSMC_D©aAddªssMux
;

100 
uöt32_t
 
FSMC_Mem‹yTy≥
;

104 
uöt32_t
 
FSMC_Mem‹yD©aWidth
;

107 
uöt32_t
 
FSMC_Bur°Ac˚ssMode
;

111 
uöt32_t
 
FSMC_WaôSig«lPﬁ¨ôy
;

115 
uöt32_t
 
FSMC_WøpMode
;

119 
uöt32_t
 
FSMC_WaôSig«lA˘ive
;

124 
uöt32_t
 
FSMC_WrôeO≥øti⁄
;

127 
uöt32_t
 
FSMC_WaôSig«l
;

131 
uöt32_t
 
FSMC_ExãndedMode
;

134 
uöt32_t
 
FSMC_WrôeBur°
;

137 
FSMC_NORSRAMTimögInôTy≥Def
* 
FSMC_RódWrôeTimögSåu˘
;

139 
FSMC_NORSRAMTimögInôTy≥Def
* 
FSMC_WrôeTimögSåu˘
;

140 }
	tFSMC_NORSRAMInôTy≥Def
;

148 
uöt32_t
 
FSMC_SëupTime
;

154 
uöt32_t
 
FSMC_WaôSëupTime
;

160 
uöt32_t
 
FSMC_HﬁdSëupTime
;

167 
uöt32_t
 
FSMC_HiZSëupTime
;

172 }
	tFSMC_NAND_PCCARDTimögInôTy≥Def
;

180 
uöt32_t
 
FSMC_B™k
;

183 
uöt32_t
 
FSMC_Waô„©uª
;

186 
uöt32_t
 
FSMC_Mem‹yD©aWidth
;

189 
uöt32_t
 
FSMC_ECC
;

192 
uöt32_t
 
FSMC_ECCPageSize
;

195 
uöt32_t
 
FSMC_TCLRSëupTime
;

199 
uöt32_t
 
FSMC_TARSëupTime
;

203 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_Comm⁄S∑˚TimögSåu˘
;

205 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_AâribuãS∑˚TimögSåu˘
;

206 }
	tFSMC_NANDInôTy≥Def
;

214 
uöt32_t
 
FSMC_Waô„©uª
;

217 
uöt32_t
 
FSMC_TCLRSëupTime
;

221 
uöt32_t
 
FSMC_TARSëupTime
;

226 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_Comm⁄S∑˚TimögSåu˘
;

228 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_AâribuãS∑˚TimögSåu˘
;

230 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_IOS∑˚TimögSåu˘
;

231 }
	tFSMC_PCCARDInôTy≥Def
;

244 
	#FSMC_B™k1_NORSRAM1
 ((
uöt32_t
)0x00000000)

	)

245 
	#FSMC_B™k1_NORSRAM2
 ((
uöt32_t
)0x00000002)

	)

246 
	#FSMC_B™k1_NORSRAM3
 ((
uöt32_t
)0x00000004)

	)

247 
	#FSMC_B™k1_NORSRAM4
 ((
uöt32_t
)0x00000006)

	)

255 
	#FSMC_B™k2_NAND
 ((
uöt32_t
)0x00000010)

	)

256 
	#FSMC_B™k3_NAND
 ((
uöt32_t
)0x00000100)

	)

264 
	#FSMC_B™k4_PCCARD
 ((
uöt32_t
)0x00001000)

	)

269 
	#IS_FSMC_NORSRAM_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k1_NORSRAM1
) || \

270 ((
BANK
Ë=
FSMC_B™k1_NORSRAM2
) || \

271 ((
BANK
Ë=
FSMC_B™k1_NORSRAM3
) || \

272 ((
BANK
Ë=
FSMC_B™k1_NORSRAM4
))

	)

274 
	#IS_FSMC_NAND_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k2_NAND
) || \

275 ((
BANK
Ë=
FSMC_B™k3_NAND
))

	)

277 
	#IS_FSMC_GETFLAG_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k2_NAND
) || \

278 ((
BANK
Ë=
FSMC_B™k3_NAND
) || \

279 ((
BANK
Ë=
FSMC_B™k4_PCCARD
))

	)

281 
	#IS_FSMC_IT_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k2_NAND
) || \

282 ((
BANK
Ë=
FSMC_B™k3_NAND
) || \

283 ((
BANK
Ë=
FSMC_B™k4_PCCARD
))

	)

293 
	#FSMC_D©aAddªssMux_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

294 
	#FSMC_D©aAddªssMux_E«bÀ
 ((
uöt32_t
)0x00000002)

	)

295 
	#IS_FSMC_MUX
(
MUX
Ë(((MUXË=
FSMC_D©aAddªssMux_DißbÀ
) || \

296 ((
MUX
Ë=
FSMC_D©aAddªssMux_E«bÀ
))

	)

306 
	#FSMC_Mem‹yTy≥_SRAM
 ((
uöt32_t
)0x00000000)

	)

307 
	#FSMC_Mem‹yTy≥_PSRAM
 ((
uöt32_t
)0x00000004)

	)

308 
	#FSMC_Mem‹yTy≥_NOR
 ((
uöt32_t
)0x00000008)

	)

309 
	#IS_FSMC_MEMORY
(
MEMORY
Ë(((MEMORYË=
FSMC_Mem‹yTy≥_SRAM
) || \

310 ((
MEMORY
Ë=
FSMC_Mem‹yTy≥_PSRAM
)|| \

311 ((
MEMORY
Ë=
FSMC_Mem‹yTy≥_NOR
))

	)

321 
	#FSMC_Mem‹yD©aWidth_8b
 ((
uöt32_t
)0x00000000)

	)

322 
	#FSMC_Mem‹yD©aWidth_16b
 ((
uöt32_t
)0x00000010)

	)

323 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
Ë(((WIDTHË=
FSMC_Mem‹yD©aWidth_8b
) || \

324 ((
WIDTH
Ë=
FSMC_Mem‹yD©aWidth_16b
))

	)

334 
	#FSMC_Bur°Ac˚ssMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

335 
	#FSMC_Bur°Ac˚ssMode_E«bÀ
 ((
uöt32_t
)0x00000100)

	)

336 
	#IS_FSMC_BURSTMODE
(
STATE
Ë(((STATEË=
FSMC_Bur°Ac˚ssMode_DißbÀ
) || \

337 ((
STATE
Ë=
FSMC_Bur°Ac˚ssMode_E«bÀ
))

	)

346 
	#FSMC_WaôSig«lPﬁ¨ôy_Low
 ((
uöt32_t
)0x00000000)

	)

347 
	#FSMC_WaôSig«lPﬁ¨ôy_High
 ((
uöt32_t
)0x00000200)

	)

348 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
Ë(((POLARITYË=
FSMC_WaôSig«lPﬁ¨ôy_Low
) || \

349 ((
POLARITY
Ë=
FSMC_WaôSig«lPﬁ¨ôy_High
))

	)

359 
	#FSMC_WøpMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

360 
	#FSMC_WøpMode_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

361 
	#IS_FSMC_WRAP_MODE
(
MODE
Ë(((MODEË=
FSMC_WøpMode_DißbÀ
) || \

362 ((
MODE
Ë=
FSMC_WøpMode_E«bÀ
))

	)

372 
	#FSMC_WaôSig«lA˘ive_Bef‹eWaôSèã
 ((
uöt32_t
)0x00000000)

	)

373 
	#FSMC_WaôSig«lA˘ive_DurögWaôSèã
 ((
uöt32_t
)0x00000800)

	)

374 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
Ë(((ACTIVEË=
FSMC_WaôSig«lA˘ive_Bef‹eWaôSèã
) || \

375 ((
ACTIVE
Ë=
FSMC_WaôSig«lA˘ive_DurögWaôSèã
))

	)

385 
	#FSMC_WrôeO≥øti⁄_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

386 
	#FSMC_WrôeO≥øti⁄_E«bÀ
 ((
uöt32_t
)0x00001000)

	)

387 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
Ë(((OPERATIONË=
FSMC_WrôeO≥øti⁄_DißbÀ
) || \

388 ((
OPERATION
Ë=
FSMC_WrôeO≥øti⁄_E«bÀ
))

	)

398 
	#FSMC_WaôSig«l_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

399 
	#FSMC_WaôSig«l_E«bÀ
 ((
uöt32_t
)0x00002000)

	)

400 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
Ë(((SIGNALË=
FSMC_WaôSig«l_DißbÀ
) || \

401 ((
SIGNAL
Ë=
FSMC_WaôSig«l_E«bÀ
))

	)

410 
	#FSMC_ExãndedMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

411 
	#FSMC_ExãndedMode_E«bÀ
 ((
uöt32_t
)0x00004000)

	)

413 
	#IS_FSMC_EXTENDED_MODE
(
MODE
Ë(((MODEË=
FSMC_ExãndedMode_DißbÀ
) || \

414 ((
MODE
Ë=
FSMC_ExãndedMode_E«bÀ
))

	)

424 
	#FSMC_WrôeBur°_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

425 
	#FSMC_WrôeBur°_E«bÀ
 ((
uöt32_t
)0x00080000)

	)

426 
	#IS_FSMC_WRITE_BURST
(
BURST
Ë(((BURSTË=
FSMC_WrôeBur°_DißbÀ
) || \

427 ((
BURST
Ë=
FSMC_WrôeBur°_E«bÀ
))

	)

436 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
Ë((TIMEË<0xF)

	)

446 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
Ë((TIMEË<0xF)

	)

456 
	#IS_FSMC_DATASETUP_TIME
(
TIME
Ë(((TIMEË> 0Ë&& ((TIMEË<0xFF))

	)

466 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
Ë((TIMEË<0xF)

	)

476 
	#IS_FSMC_CLK_DIV
(
DIV
Ë((DIVË<0xF)

	)

486 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
Ë((LATENCYË<0xF)

	)

496 
	#FSMC_Ac˚ssMode_A
 ((
uöt32_t
)0x00000000)

	)

497 
	#FSMC_Ac˚ssMode_B
 ((
uöt32_t
)0x10000000)

	)

498 
	#FSMC_Ac˚ssMode_C
 ((
uöt32_t
)0x20000000)

	)

499 
	#FSMC_Ac˚ssMode_D
 ((
uöt32_t
)0x30000000)

	)

500 
	#IS_FSMC_ACCESS_MODE
(
MODE
Ë(((MODEË=
FSMC_Ac˚ssMode_A
) || \

501 ((
MODE
Ë=
FSMC_Ac˚ssMode_B
) || \

502 ((
MODE
Ë=
FSMC_Ac˚ssMode_C
) || \

503 ((
MODE
Ë=
FSMC_Ac˚ssMode_D
))

	)

521 
	#FSMC_Waô„©uª_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

522 
	#FSMC_Waô„©uª_E«bÀ
 ((
uöt32_t
)0x00000002)

	)

523 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
Ë(((FEATUREË=
FSMC_Waô„©uª_DißbÀ
) || \

524 ((
FEATURE
Ë=
FSMC_Waô„©uª_E«bÀ
))

	)

535 
	#FSMC_ECC_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

536 
	#FSMC_ECC_E«bÀ
 ((
uöt32_t
)0x00000040)

	)

537 
	#IS_FSMC_ECC_STATE
(
STATE
Ë(((STATEË=
FSMC_ECC_DißbÀ
) || \

538 ((
STATE
Ë=
FSMC_ECC_E«bÀ
))

	)

548 
	#FSMC_ECCPageSize_256Byãs
 ((
uöt32_t
)0x00000000)

	)

549 
	#FSMC_ECCPageSize_512Byãs
 ((
uöt32_t
)0x00020000)

	)

550 
	#FSMC_ECCPageSize_1024Byãs
 ((
uöt32_t
)0x00040000)

	)

551 
	#FSMC_ECCPageSize_2048Byãs
 ((
uöt32_t
)0x00060000)

	)

552 
	#FSMC_ECCPageSize_4096Byãs
 ((
uöt32_t
)0x00080000)

	)

553 
	#FSMC_ECCPageSize_8192Byãs
 ((
uöt32_t
)0x000A0000)

	)

554 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
Ë(((SIZEË=
FSMC_ECCPageSize_256Byãs
) || \

555 ((
SIZE
Ë=
FSMC_ECCPageSize_512Byãs
) || \

556 ((
SIZE
Ë=
FSMC_ECCPageSize_1024Byãs
) || \

557 ((
SIZE
Ë=
FSMC_ECCPageSize_2048Byãs
) || \

558 ((
SIZE
Ë=
FSMC_ECCPageSize_4096Byãs
) || \

559 ((
SIZE
Ë=
FSMC_ECCPageSize_8192Byãs
))

	)

569 
	#IS_FSMC_TCLR_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

579 
	#IS_FSMC_TAR_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

589 
	#IS_FSMC_SETUP_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

599 
	#IS_FSMC_WAIT_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

609 
	#IS_FSMC_HOLD_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

619 
	#IS_FSMC_HIZ_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

629 
	#FSMC_IT_RisögEdge
 ((
uöt32_t
)0x00000008)

	)

630 
	#FSMC_IT_Levñ
 ((
uöt32_t
)0x00000010)

	)

631 
	#FSMC_IT_FÆlögEdge
 ((
uöt32_t
)0x00000020)

	)

632 
	#IS_FSMC_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFFFFFFC7Ë=0x00000000Ë&& ((ITË!0x00000000))

	)

633 
	#IS_FSMC_GET_IT
(
IT
Ë(((ITË=
FSMC_IT_RisögEdge
) || \

634 ((
IT
Ë=
FSMC_IT_Levñ
) || \

635 ((
IT
Ë=
FSMC_IT_FÆlögEdge
))

	)

644 
	#FSMC_FLAG_RisögEdge
 ((
uöt32_t
)0x00000001)

	)

645 
	#FSMC_FLAG_Levñ
 ((
uöt32_t
)0x00000002)

	)

646 
	#FSMC_FLAG_FÆlögEdge
 ((
uöt32_t
)0x00000004)

	)

647 
	#FSMC_FLAG_FEMPT
 ((
uöt32_t
)0x00000040)

	)

648 
	#IS_FSMC_GET_FLAG
(
FLAG
Ë(((FLAGË=
FSMC_FLAG_RisögEdge
) || \

649 ((
FLAG
Ë=
FSMC_FLAG_Levñ
) || \

650 ((
FLAG
Ë=
FSMC_FLAG_FÆlögEdge
) || \

651 ((
FLAG
Ë=
FSMC_FLAG_FEMPT
))

	)

653 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFFFFFFF8Ë=0x00000000Ë&& ((FLAGË!0x00000000))

	)

679 
FSMC_NORSRAMDeInô
(
uöt32_t
 
FSMC_B™k
);

680 
FSMC_NANDDeInô
(
uöt32_t
 
FSMC_B™k
);

681 
FSMC_PCCARDDeInô
();

682 
FSMC_NORSRAMInô
(
FSMC_NORSRAMInôTy≥Def
* 
FSMC_NORSRAMInôSåu˘
);

683 
FSMC_NANDInô
(
FSMC_NANDInôTy≥Def
* 
FSMC_NANDInôSåu˘
);

684 
FSMC_PCCARDInô
(
FSMC_PCCARDInôTy≥Def
* 
FSMC_PCCARDInôSåu˘
);

685 
FSMC_NORSRAMSåu˘Inô
(
FSMC_NORSRAMInôTy≥Def
* 
FSMC_NORSRAMInôSåu˘
);

686 
FSMC_NANDSåu˘Inô
(
FSMC_NANDInôTy≥Def
* 
FSMC_NANDInôSåu˘
);

687 
FSMC_PCCARDSåu˘Inô
(
FSMC_PCCARDInôTy≥Def
* 
FSMC_PCCARDInôSåu˘
);

688 
FSMC_NORSRAMCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

689 
FSMC_NANDCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

690 
FSMC_PCCARDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

691 
FSMC_NANDECCCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

692 
uöt32_t
 
FSMC_GëECC
(uöt32_à
FSMC_B™k
);

693 
FSMC_ITC⁄fig
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

694 
FœgSètus
 
FSMC_GëFœgSètus
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_FLAG
);

695 
FSMC_CÀ¨Fœg
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_FLAG
);

696 
ITSètus
 
FSMC_GëITSètus
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
);

697 
FSMC_CÀ¨ITPídögBô
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
);

699 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_gpio.h

23 #i‚de‡
__STM32F10x_GPIO_H


24 
	#__STM32F10x_GPIO_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

45 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
GPIOA
) || \

46 ((
PERIPH
Ë=
GPIOB
) || \

47 ((
PERIPH
Ë=
GPIOC
) || \

48 ((
PERIPH
Ë=
GPIOD
) || \

49 ((
PERIPH
Ë=
GPIOE
) || \

50 ((
PERIPH
Ë=
GPIOF
) || \

51 ((
PERIPH
Ë=
GPIOG
))

	)

59 
GPIO_S≥ed_10MHz
 = 1,

60 
GPIO_S≥ed_2MHz
,

61 
GPIO_S≥ed_50MHz


62 }
	tGPIOS≥ed_Ty≥Def
;

63 
	#IS_GPIO_SPEED
(
SPEED
Ë(((SPEEDË=
GPIO_S≥ed_10MHz
Ë|| ((SPEEDË=
GPIO_S≥ed_2MHz
) || \

64 ((
SPEED
Ë=
GPIO_S≥ed_50MHz
))

	)

71 { 
GPIO_Mode_AIN
 = 0x0,

72 
GPIO_Mode_IN_FLOATING
 = 0x04,

73 
GPIO_Mode_IPD
 = 0x28,

74 
GPIO_Mode_IPU
 = 0x48,

75 
GPIO_Mode_Out_OD
 = 0x14,

76 
GPIO_Mode_Out_PP
 = 0x10,

77 
GPIO_Mode_AF_OD
 = 0x1C,

78 
GPIO_Mode_AF_PP
 = 0x18

79 }
	tGPIOMode_Ty≥Def
;

81 
	#IS_GPIO_MODE
(
MODE
Ë(((MODEË=
GPIO_Mode_AIN
Ë|| ((MODEË=
GPIO_Mode_IN_FLOATING
) || \

82 ((
MODE
Ë=
GPIO_Mode_IPD
Ë|| ((MODEË=
GPIO_Mode_IPU
) || \

83 ((
MODE
Ë=
GPIO_Mode_Out_OD
Ë|| ((MODEË=
GPIO_Mode_Out_PP
) || \

84 ((
MODE
Ë=
GPIO_Mode_AF_OD
Ë|| ((MODEË=
GPIO_Mode_AF_PP
))

	)

92 
uöt16_t
 
GPIO_Pö
;

95 
GPIOS≥ed_Ty≥Def
 
GPIO_S≥ed
;

98 
GPIOMode_Ty≥Def
 
GPIO_Mode
;

100 }
	tGPIO_InôTy≥Def
;

108 { 
Bô_RESET
 = 0,

109 
Bô_SET


110 }
	tBôA˘i⁄
;

112 
	#IS_GPIO_BIT_ACTION
(
ACTION
Ë(((ACTIONË=
Bô_RESET
Ë|| ((ACTIONË=
Bô_SET
))

	)

126 
	#GPIO_Pö_0
 ((
uöt16_t
)0x0001Ë

	)

127 
	#GPIO_Pö_1
 ((
uöt16_t
)0x0002Ë

	)

128 
	#GPIO_Pö_2
 ((
uöt16_t
)0x0004Ë

	)

129 
	#GPIO_Pö_3
 ((
uöt16_t
)0x0008Ë

	)

130 
	#GPIO_Pö_4
 ((
uöt16_t
)0x0010Ë

	)

131 
	#GPIO_Pö_5
 ((
uöt16_t
)0x0020Ë

	)

132 
	#GPIO_Pö_6
 ((
uöt16_t
)0x0040Ë

	)

133 
	#GPIO_Pö_7
 ((
uöt16_t
)0x0080Ë

	)

134 
	#GPIO_Pö_8
 ((
uöt16_t
)0x0100Ë

	)

135 
	#GPIO_Pö_9
 ((
uöt16_t
)0x0200Ë

	)

136 
	#GPIO_Pö_10
 ((
uöt16_t
)0x0400Ë

	)

137 
	#GPIO_Pö_11
 ((
uöt16_t
)0x0800Ë

	)

138 
	#GPIO_Pö_12
 ((
uöt16_t
)0x1000Ë

	)

139 
	#GPIO_Pö_13
 ((
uöt16_t
)0x2000Ë

	)

140 
	#GPIO_Pö_14
 ((
uöt16_t
)0x4000Ë

	)

141 
	#GPIO_Pö_15
 ((
uöt16_t
)0x8000Ë

	)

142 
	#GPIO_Pö_AŒ
 ((
uöt16_t
)0xFFFFË

	)

144 
	#IS_GPIO_PIN
(
PIN
Ë((((PINË& (
uöt16_t
)0x00Ë=0x00Ë&& ((PINË!(uöt16_t)0x00))

	)

146 
	#IS_GET_GPIO_PIN
(
PIN
Ë(((PINË=
GPIO_Pö_0
) || \

147 ((
PIN
Ë=
GPIO_Pö_1
) || \

148 ((
PIN
Ë=
GPIO_Pö_2
) || \

149 ((
PIN
Ë=
GPIO_Pö_3
) || \

150 ((
PIN
Ë=
GPIO_Pö_4
) || \

151 ((
PIN
Ë=
GPIO_Pö_5
) || \

152 ((
PIN
Ë=
GPIO_Pö_6
) || \

153 ((
PIN
Ë=
GPIO_Pö_7
) || \

154 ((
PIN
Ë=
GPIO_Pö_8
) || \

155 ((
PIN
Ë=
GPIO_Pö_9
) || \

156 ((
PIN
Ë=
GPIO_Pö_10
) || \

157 ((
PIN
Ë=
GPIO_Pö_11
) || \

158 ((
PIN
Ë=
GPIO_Pö_12
) || \

159 ((
PIN
Ë=
GPIO_Pö_13
) || \

160 ((
PIN
Ë=
GPIO_Pö_14
) || \

161 ((
PIN
Ë=
GPIO_Pö_15
))

	)

171 
	#GPIO_Rem≠_SPI1
 ((
uöt32_t
)0x00000001Ë

	)

172 
	#GPIO_Rem≠_I2C1
 ((
uöt32_t
)0x00000002Ë

	)

173 
	#GPIO_Rem≠_USART1
 ((
uöt32_t
)0x00000004Ë

	)

174 
	#GPIO_Rem≠_USART2
 ((
uöt32_t
)0x00000008Ë

	)

175 
	#GPIO_P¨tülRem≠_USART3
 ((
uöt32_t
)0x00140010Ë

	)

176 
	#GPIO_FuŒRem≠_USART3
 ((
uöt32_t
)0x00140030Ë

	)

177 
	#GPIO_P¨tülRem≠_TIM1
 ((
uöt32_t
)0x00160040Ë

	)

178 
	#GPIO_FuŒRem≠_TIM1
 ((
uöt32_t
)0x001600C0Ë

	)

179 
	#GPIO_P¨tülRem≠1_TIM2
 ((
uöt32_t
)0x00180100Ë

	)

180 
	#GPIO_P¨tülRem≠2_TIM2
 ((
uöt32_t
)0x00180200Ë

	)

181 
	#GPIO_FuŒRem≠_TIM2
 ((
uöt32_t
)0x00180300Ë

	)

182 
	#GPIO_P¨tülRem≠_TIM3
 ((
uöt32_t
)0x001A0800Ë

	)

183 
	#GPIO_FuŒRem≠_TIM3
 ((
uöt32_t
)0x001A0C00Ë

	)

184 
	#GPIO_Rem≠_TIM4
 ((
uöt32_t
)0x00001000Ë

	)

185 
	#GPIO_Rem≠1_CAN1
 ((
uöt32_t
)0x001D4000Ë

	)

186 
	#GPIO_Rem≠2_CAN1
 ((
uöt32_t
)0x001D6000Ë

	)

187 
	#GPIO_Rem≠_PD01
 ((
uöt32_t
)0x00008000Ë

	)

188 
	#GPIO_Rem≠_TIM5CH4_LSI
 ((
uöt32_t
)0x00200001Ë

	)

189 
	#GPIO_Rem≠_ADC1_ETRGINJ
 ((
uöt32_t
)0x00200002Ë

	)

190 
	#GPIO_Rem≠_ADC1_ETRGREG
 ((
uöt32_t
)0x00200004Ë

	)

191 
	#GPIO_Rem≠_ADC2_ETRGINJ
 ((
uöt32_t
)0x00200008Ë

	)

192 
	#GPIO_Rem≠_ADC2_ETRGREG
 ((
uöt32_t
)0x00200010Ë

	)

193 
	#GPIO_Rem≠_ETH
 ((
uöt32_t
)0x00200020Ë

	)

194 
	#GPIO_Rem≠_CAN2
 ((
uöt32_t
)0x00200040Ë

	)

195 
	#GPIO_Rem≠_SWJ_NoJTRST
 ((
uöt32_t
)0x00300100Ë

	)

196 
	#GPIO_Rem≠_SWJ_JTAGDißbÀ
 ((
uöt32_t
)0x00300200Ë

	)

197 
	#GPIO_Rem≠_SWJ_DißbÀ
 ((
uöt32_t
)0x00300400Ë

	)

198 
	#GPIO_Rem≠_SPI3
 ((
uöt32_t
)0x00201000Ë

	)

199 
	#GPIO_Rem≠_TIM2ITR1_PTP_SOF
 ((
uöt32_t
)0x00202000Ë

	)

202 
	#GPIO_Rem≠_PTP_PPS
 ((
uöt32_t
)0x00204000Ë

	)

204 
	#IS_GPIO_REMAP
(
REMAP
Ë(((REMAPË=
GPIO_Rem≠_SPI1
Ë|| ((REMAPË=
GPIO_Rem≠_I2C1
) || \

205 ((
REMAP
Ë=
GPIO_Rem≠_USART1
Ë|| ((REMAPË=
GPIO_Rem≠_USART2
) || \

206 ((
REMAP
Ë=
GPIO_P¨tülRem≠_USART3
Ë|| ((REMAPË=
GPIO_FuŒRem≠_USART3
) || \

207 ((
REMAP
Ë=
GPIO_P¨tülRem≠_TIM1
Ë|| ((REMAPË=
GPIO_FuŒRem≠_TIM1
) || \

208 ((
REMAP
Ë=
GPIO_P¨tülRem≠1_TIM2
Ë|| ((REMAPË=
GPIO_P¨tülRem≠2_TIM2
) || \

209 ((
REMAP
Ë=
GPIO_FuŒRem≠_TIM2
Ë|| ((REMAPË=
GPIO_P¨tülRem≠_TIM3
) || \

210 ((
REMAP
Ë=
GPIO_FuŒRem≠_TIM3
Ë|| ((REMAPË=
GPIO_Rem≠_TIM4
) || \

211 ((
REMAP
Ë=
GPIO_Rem≠1_CAN1
Ë|| ((REMAPË=
GPIO_Rem≠2_CAN1
) || \

212 ((
REMAP
Ë=
GPIO_Rem≠_PD01
Ë|| ((REMAPË=
GPIO_Rem≠_TIM5CH4_LSI
) || \

213 ((
REMAP
Ë=
GPIO_Rem≠_ADC1_ETRGINJ
Ë||((REMAPË=
GPIO_Rem≠_ADC1_ETRGREG
) || \

214 ((
REMAP
Ë=
GPIO_Rem≠_ADC2_ETRGINJ
Ë||((REMAPË=
GPIO_Rem≠_ADC2_ETRGREG
) || \

215 ((
REMAP
Ë=
GPIO_Rem≠_ETH
Ë||((REMAPË=
GPIO_Rem≠_CAN2
) || \

216 ((
REMAP
Ë=
GPIO_Rem≠_SWJ_NoJTRST
Ë|| ((REMAPË=
GPIO_Rem≠_SWJ_JTAGDißbÀ
) || \

217 ((
REMAP
Ë=
GPIO_Rem≠_SWJ_DißbÀ
)|| ((REMAPË=
GPIO_Rem≠_SPI3
) || \

218 ((
REMAP
Ë=
GPIO_Rem≠_TIM2ITR1_PTP_SOF
Ë|| ((REMAPË=
GPIO_Rem≠_PTP_PPS
))

	)

228 
	#GPIO_P‹tSour˚GPIOA
 ((
uöt8_t
)0x00)

	)

229 
	#GPIO_P‹tSour˚GPIOB
 ((
uöt8_t
)0x01)

	)

230 
	#GPIO_P‹tSour˚GPIOC
 ((
uöt8_t
)0x02)

	)

231 
	#GPIO_P‹tSour˚GPIOD
 ((
uöt8_t
)0x03)

	)

232 
	#GPIO_P‹tSour˚GPIOE
 ((
uöt8_t
)0x04)

	)

233 
	#GPIO_P‹tSour˚GPIOF
 ((
uöt8_t
)0x05)

	)

234 
	#GPIO_P‹tSour˚GPIOG
 ((
uöt8_t
)0x06)

	)

235 
	#IS_GPIO_EVENTOUT_PORT_SOURCE
(
PORTSOURCE
Ë(((PORTSOURCEË=
GPIO_P‹tSour˚GPIOA
) || \

236 ((
PORTSOURCE
Ë=
GPIO_P‹tSour˚GPIOB
) || \

237 ((
PORTSOURCE
Ë=
GPIO_P‹tSour˚GPIOC
) || \

238 ((
PORTSOURCE
Ë=
GPIO_P‹tSour˚GPIOD
) || \

239 ((
PORTSOURCE
Ë=
GPIO_P‹tSour˚GPIOE
))

	)

241 
	#IS_GPIO_EXTI_PORT_SOURCE
(
PORTSOURCE
Ë(((PORTSOURCEË=
GPIO_P‹tSour˚GPIOA
) || \

242 ((
PORTSOURCE
Ë=
GPIO_P‹tSour˚GPIOB
) || \

243 ((
PORTSOURCE
Ë=
GPIO_P‹tSour˚GPIOC
) || \

244 ((
PORTSOURCE
Ë=
GPIO_P‹tSour˚GPIOD
) || \

245 ((
PORTSOURCE
Ë=
GPIO_P‹tSour˚GPIOE
) || \

246 ((
PORTSOURCE
Ë=
GPIO_P‹tSour˚GPIOF
) || \

247 ((
PORTSOURCE
Ë=
GPIO_P‹tSour˚GPIOG
))

	)

257 
	#GPIO_PöSour˚0
 ((
uöt8_t
)0x00)

	)

258 
	#GPIO_PöSour˚1
 ((
uöt8_t
)0x01)

	)

259 
	#GPIO_PöSour˚2
 ((
uöt8_t
)0x02)

	)

260 
	#GPIO_PöSour˚3
 ((
uöt8_t
)0x03)

	)

261 
	#GPIO_PöSour˚4
 ((
uöt8_t
)0x04)

	)

262 
	#GPIO_PöSour˚5
 ((
uöt8_t
)0x05)

	)

263 
	#GPIO_PöSour˚6
 ((
uöt8_t
)0x06)

	)

264 
	#GPIO_PöSour˚7
 ((
uöt8_t
)0x07)

	)

265 
	#GPIO_PöSour˚8
 ((
uöt8_t
)0x08)

	)

266 
	#GPIO_PöSour˚9
 ((
uöt8_t
)0x09)

	)

267 
	#GPIO_PöSour˚10
 ((
uöt8_t
)0x0A)

	)

268 
	#GPIO_PöSour˚11
 ((
uöt8_t
)0x0B)

	)

269 
	#GPIO_PöSour˚12
 ((
uöt8_t
)0x0C)

	)

270 
	#GPIO_PöSour˚13
 ((
uöt8_t
)0x0D)

	)

271 
	#GPIO_PöSour˚14
 ((
uöt8_t
)0x0E)

	)

272 
	#GPIO_PöSour˚15
 ((
uöt8_t
)0x0F)

	)

274 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
Ë(((PINSOURCEË=
GPIO_PöSour˚0
) || \

275 ((
PINSOURCE
Ë=
GPIO_PöSour˚1
) || \

276 ((
PINSOURCE
Ë=
GPIO_PöSour˚2
) || \

277 ((
PINSOURCE
Ë=
GPIO_PöSour˚3
) || \

278 ((
PINSOURCE
Ë=
GPIO_PöSour˚4
) || \

279 ((
PINSOURCE
Ë=
GPIO_PöSour˚5
) || \

280 ((
PINSOURCE
Ë=
GPIO_PöSour˚6
) || \

281 ((
PINSOURCE
Ë=
GPIO_PöSour˚7
) || \

282 ((
PINSOURCE
Ë=
GPIO_PöSour˚8
) || \

283 ((
PINSOURCE
Ë=
GPIO_PöSour˚9
) || \

284 ((
PINSOURCE
Ë=
GPIO_PöSour˚10
) || \

285 ((
PINSOURCE
Ë=
GPIO_PöSour˚11
) || \

286 ((
PINSOURCE
Ë=
GPIO_PöSour˚12
) || \

287 ((
PINSOURCE
Ë=
GPIO_PöSour˚13
) || \

288 ((
PINSOURCE
Ë=
GPIO_PöSour˚14
) || \

289 ((
PINSOURCE
Ë=
GPIO_PöSour˚15
))

	)

298 
	#GPIO_ETH_MedüI¡îÁ˚_MII
 ((
uöt32_t
)0x00000000)

	)

299 
	#GPIO_ETH_MedüI¡îÁ˚_RMII
 ((
uöt32_t
)0x00000001)

	)

301 
	#IS_GPIO_ETH_MEDIA_INTERFACE
(
INTERFACE
Ë(((INTERFACEË=
GPIO_ETH_MedüI¡îÁ˚_MII
) || \

302 ((
INTERFACE
Ë=
GPIO_ETH_MedüI¡îÁ˚_RMII
))

	)

323 
GPIO_DeInô
(
GPIO_Ty≥Def
* 
GPIOx
);

324 
GPIO_AFIODeInô
();

325 
GPIO_Inô
(
GPIO_Ty≥Def
* 
GPIOx
, 
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
);

326 
GPIO_Såu˘Inô
(
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
);

327 
uöt8_t
 
GPIO_RódI≈utD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

328 
uöt16_t
 
GPIO_RódI≈utD©a
(
GPIO_Ty≥Def
* 
GPIOx
);

329 
uöt8_t
 
GPIO_RódOuçutD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

330 
uöt16_t
 
GPIO_RódOuçutD©a
(
GPIO_Ty≥Def
* 
GPIOx
);

331 
GPIO_SëBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

332 
GPIO_Re£tBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

333 
GPIO_WrôeBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
, 
BôA˘i⁄
 
BôVÆ
);

334 
GPIO_Wrôe
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
P‹tVÆ
);

335 
GPIO_PöLockC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

336 
GPIO_EvítOuçutC⁄fig
(
uöt8_t
 
GPIO_P‹tSour˚
, uöt8_à
GPIO_PöSour˚
);

337 
GPIO_EvítOuçutCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

338 
GPIO_PöRem≠C⁄fig
(
uöt32_t
 
GPIO_Rem≠
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

339 
GPIO_EXTILöeC⁄fig
(
uöt8_t
 
GPIO_P‹tSour˚
, uöt8_à
GPIO_PöSour˚
);

340 
GPIO_ETH_MedüI¡îÁ˚C⁄fig
(
uöt32_t
 
GPIO_ETH_MedüI¡îÁ˚
);

342 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_i2c.h

23 #i‚de‡
__STM32F10x_I2C_H


24 
	#__STM32F10x_I2C_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

51 
uöt32_t
 
I2C_ClockS≥ed
;

54 
uöt16_t
 
I2C_Mode
;

57 
uöt16_t
 
I2C_DutyCy˛e
;

60 
uöt16_t
 
I2C_OwnAddªss1
;

63 
uöt16_t
 
I2C_Ack
;

66 
uöt16_t
 
I2C_AcknowÀdgedAddªss
;

68 }
	tI2C_InôTy≥Def
;

79 
	#IS_I2C_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
I2C1
) || \

80 ((
PERIPH
Ë=
I2C2
))

	)

85 
	#I2C_Mode_I2C
 ((
uöt16_t
)0x0000)

	)

86 
	#I2C_Mode_SMBusDevi˚
 ((
uöt16_t
)0x0002)

	)

87 
	#I2C_Mode_SMBusHo°
 ((
uöt16_t
)0x000A)

	)

88 
	#IS_I2C_MODE
(
MODE
Ë(((MODEË=
I2C_Mode_I2C
) || \

89 ((
MODE
Ë=
I2C_Mode_SMBusDevi˚
) || \

90 ((
MODE
Ë=
I2C_Mode_SMBusHo°
))

	)

99 
	#I2C_DutyCy˛e_16_9
 ((
uöt16_t
)0x4000Ë

	)

100 
	#I2C_DutyCy˛e_2
 ((
uöt16_t
)0xBFFFË

	)

101 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
Ë(((CYCLEË=
I2C_DutyCy˛e_16_9
) || \

102 ((
CYCLE
Ë=
I2C_DutyCy˛e_2
))

	)

111 
	#I2C_Ack_E«bÀ
 ((
uöt16_t
)0x0400)

	)

112 
	#I2C_Ack_DißbÀ
 ((
uöt16_t
)0x0000)

	)

113 
	#IS_I2C_ACK_STATE
(
STATE
Ë(((STATEË=
I2C_Ack_E«bÀ
) || \

114 ((
STATE
Ë=
I2C_Ack_DißbÀ
))

	)

123 
	#I2C_Dúe˘i⁄_Tønsmôãr
 ((
uöt8_t
)0x00)

	)

124 
	#I2C_Dúe˘i⁄_Re˚ivî
 ((
uöt8_t
)0x01)

	)

125 
	#IS_I2C_DIRECTION
(
DIRECTION
Ë(((DIRECTIONË=
I2C_Dúe˘i⁄_Tønsmôãr
) || \

126 ((
DIRECTION
Ë=
I2C_Dúe˘i⁄_Re˚ivî
))

	)

135 
	#I2C_AcknowÀdgedAddªss_7bô
 ((
uöt16_t
)0x4000)

	)

136 
	#I2C_AcknowÀdgedAddªss_10bô
 ((
uöt16_t
)0xC000)

	)

137 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
Ë(((ADDRESSË=
I2C_AcknowÀdgedAddªss_7bô
) || \

138 ((
ADDRESS
Ë=
I2C_AcknowÀdgedAddªss_10bô
))

	)

147 
	#I2C_Regi°î_CR1
 ((
uöt8_t
)0x00)

	)

148 
	#I2C_Regi°î_CR2
 ((
uöt8_t
)0x04)

	)

149 
	#I2C_Regi°î_OAR1
 ((
uöt8_t
)0x08)

	)

150 
	#I2C_Regi°î_OAR2
 ((
uöt8_t
)0x0C)

	)

151 
	#I2C_Regi°î_DR
 ((
uöt8_t
)0x10)

	)

152 
	#I2C_Regi°î_SR1
 ((
uöt8_t
)0x14)

	)

153 
	#I2C_Regi°î_SR2
 ((
uöt8_t
)0x18)

	)

154 
	#I2C_Regi°î_CCR
 ((
uöt8_t
)0x1C)

	)

155 
	#I2C_Regi°î_TRISE
 ((
uöt8_t
)0x20)

	)

156 
	#IS_I2C_REGISTER
(
REGISTER
Ë(((REGISTERË=
I2C_Regi°î_CR1
) || \

157 ((
REGISTER
Ë=
I2C_Regi°î_CR2
) || \

158 ((
REGISTER
Ë=
I2C_Regi°î_OAR1
) || \

159 ((
REGISTER
Ë=
I2C_Regi°î_OAR2
) || \

160 ((
REGISTER
Ë=
I2C_Regi°î_DR
) || \

161 ((
REGISTER
Ë=
I2C_Regi°î_SR1
) || \

162 ((
REGISTER
Ë=
I2C_Regi°î_SR2
) || \

163 ((
REGISTER
Ë=
I2C_Regi°î_CCR
) || \

164 ((
REGISTER
Ë=
I2C_Regi°î_TRISE
))

	)

173 
	#I2C_SMBusAÀπ_Low
 ((
uöt16_t
)0x2000)

	)

174 
	#I2C_SMBusAÀπ_High
 ((
uöt16_t
)0xDFFF)

	)

175 
	#IS_I2C_SMBUS_ALERT
(
ALERT
Ë(((ALERTË=
I2C_SMBusAÀπ_Low
) || \

176 ((
ALERT
Ë=
I2C_SMBusAÀπ_High
))

	)

185 
	#I2C_PECPosôi⁄_Next
 ((
uöt16_t
)0x0800)

	)

186 
	#I2C_PECPosôi⁄_Cuºít
 ((
uöt16_t
)0xF7FF)

	)

187 
	#IS_I2C_PEC_POSITION
(
POSITION
Ë(((POSITIONË=
I2C_PECPosôi⁄_Next
) || \

188 ((
POSITION
Ë=
I2C_PECPosôi⁄_Cuºít
))

	)

197 
	#I2C_IT_BUF
 ((
uöt16_t
)0x0400)

	)

198 
	#I2C_IT_EVT
 ((
uöt16_t
)0x0200)

	)

199 
	#I2C_IT_ERR
 ((
uöt16_t
)0x0100)

	)

200 
	#IS_I2C_CONFIG_IT
(
IT
Ë((((ITË& (
uöt16_t
)0xF8FFË=0x00Ë&& ((ITË!0x00))

	)

209 
	#I2C_IT_SMBALERT
 ((
uöt32_t
)0x01008000)

	)

210 
	#I2C_IT_TIMEOUT
 ((
uöt32_t
)0x01004000)

	)

211 
	#I2C_IT_PECERR
 ((
uöt32_t
)0x01001000)

	)

212 
	#I2C_IT_OVR
 ((
uöt32_t
)0x01000800)

	)

213 
	#I2C_IT_AF
 ((
uöt32_t
)0x01000400)

	)

214 
	#I2C_IT_ARLO
 ((
uöt32_t
)0x01000200)

	)

215 
	#I2C_IT_BERR
 ((
uöt32_t
)0x01000100)

	)

216 
	#I2C_IT_TXE
 ((
uöt32_t
)0x06000080)

	)

217 
	#I2C_IT_RXNE
 ((
uöt32_t
)0x06000040)

	)

218 
	#I2C_IT_STOPF
 ((
uöt32_t
)0x02000010)

	)

219 
	#I2C_IT_ADD10
 ((
uöt32_t
)0x02000008)

	)

220 
	#I2C_IT_BTF
 ((
uöt32_t
)0x02000004)

	)

221 
	#I2C_IT_ADDR
 ((
uöt32_t
)0x02000002)

	)

222 
	#I2C_IT_SB
 ((
uöt32_t
)0x02000001)

	)

224 
	#IS_I2C_CLEAR_IT
(
IT
Ë((((ITË& (
uöt16_t
)0x20FFË=0x00Ë&& ((ITË!(uöt16_t)0x00))

	)

226 
	#IS_I2C_GET_IT
(
IT
Ë(((ITË=
I2C_IT_SMBALERT
Ë|| ((ITË=
I2C_IT_TIMEOUT
) || \

227 ((
IT
Ë=
I2C_IT_PECERR
Ë|| ((ITË=
I2C_IT_OVR
) || \

228 ((
IT
Ë=
I2C_IT_AF
Ë|| ((ITË=
I2C_IT_ARLO
) || \

229 ((
IT
Ë=
I2C_IT_BERR
Ë|| ((ITË=
I2C_IT_TXE
) || \

230 ((
IT
Ë=
I2C_IT_RXNE
Ë|| ((ITË=
I2C_IT_STOPF
) || \

231 ((
IT
Ë=
I2C_IT_ADD10
Ë|| ((ITË=
I2C_IT_BTF
) || \

232 ((
IT
Ë=
I2C_IT_ADDR
Ë|| ((ITË=
I2C_IT_SB
))

	)

245 
	#I2C_FLAG_DUALF
 ((
uöt32_t
)0x00800000)

	)

246 
	#I2C_FLAG_SMBHOST
 ((
uöt32_t
)0x00400000)

	)

247 
	#I2C_FLAG_SMBDEFAULT
 ((
uöt32_t
)0x00200000)

	)

248 
	#I2C_FLAG_GENCALL
 ((
uöt32_t
)0x00100000)

	)

249 
	#I2C_FLAG_TRA
 ((
uöt32_t
)0x00040000)

	)

250 
	#I2C_FLAG_BUSY
 ((
uöt32_t
)0x00020000)

	)

251 
	#I2C_FLAG_MSL
 ((
uöt32_t
)0x00010000)

	)

257 
	#I2C_FLAG_SMBALERT
 ((
uöt32_t
)0x10008000)

	)

258 
	#I2C_FLAG_TIMEOUT
 ((
uöt32_t
)0x10004000)

	)

259 
	#I2C_FLAG_PECERR
 ((
uöt32_t
)0x10001000)

	)

260 
	#I2C_FLAG_OVR
 ((
uöt32_t
)0x10000800)

	)

261 
	#I2C_FLAG_AF
 ((
uöt32_t
)0x10000400)

	)

262 
	#I2C_FLAG_ARLO
 ((
uöt32_t
)0x10000200)

	)

263 
	#I2C_FLAG_BERR
 ((
uöt32_t
)0x10000100)

	)

264 
	#I2C_FLAG_TXE
 ((
uöt32_t
)0x10000080)

	)

265 
	#I2C_FLAG_RXNE
 ((
uöt32_t
)0x10000040)

	)

266 
	#I2C_FLAG_STOPF
 ((
uöt32_t
)0x10000010)

	)

267 
	#I2C_FLAG_ADD10
 ((
uöt32_t
)0x10000008)

	)

268 
	#I2C_FLAG_BTF
 ((
uöt32_t
)0x10000004)

	)

269 
	#I2C_FLAG_ADDR
 ((
uöt32_t
)0x10000002)

	)

270 
	#I2C_FLAG_SB
 ((
uöt32_t
)0x10000001)

	)

272 
	#IS_I2C_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt16_t
)0x20FFË=0x00Ë&& ((FLAGË!(uöt16_t)0x00))

	)

274 
	#IS_I2C_GET_FLAG
(
FLAG
Ë(((FLAGË=
I2C_FLAG_DUALF
Ë|| ((FLAGË=
I2C_FLAG_SMBHOST
) || \

275 ((
FLAG
Ë=
I2C_FLAG_SMBDEFAULT
Ë|| ((FLAGË=
I2C_FLAG_GENCALL
) || \

276 ((
FLAG
Ë=
I2C_FLAG_TRA
Ë|| ((FLAGË=
I2C_FLAG_BUSY
) || \

277 ((
FLAG
Ë=
I2C_FLAG_MSL
Ë|| ((FLAGË=
I2C_FLAG_SMBALERT
) || \

278 ((
FLAG
Ë=
I2C_FLAG_TIMEOUT
Ë|| ((FLAGË=
I2C_FLAG_PECERR
) || \

279 ((
FLAG
Ë=
I2C_FLAG_OVR
Ë|| ((FLAGË=
I2C_FLAG_AF
) || \

280 ((
FLAG
Ë=
I2C_FLAG_ARLO
Ë|| ((FLAGË=
I2C_FLAG_BERR
) || \

281 ((
FLAG
Ë=
I2C_FLAG_TXE
Ë|| ((FLAGË=
I2C_FLAG_RXNE
) || \

282 ((
FLAG
Ë=
I2C_FLAG_STOPF
Ë|| ((FLAGË=
I2C_FLAG_ADD10
) || \

283 ((
FLAG
Ë=
I2C_FLAG_BTF
Ë|| ((FLAGË=
I2C_FLAG_ADDR
) || \

284 ((
FLAG
Ë=
I2C_FLAG_SB
))

	)

297 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
uöt32_t
)0x00060082Ë

	)

298 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
uöt32_t
)0x00020002Ë

	)

299 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
uöt32_t
)0x00860080Ë

	)

300 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
uöt32_t
)0x00820000Ë

	)

301 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
uöt32_t
)0x00120000Ë

	)

307 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
uöt32_t
)0x00020040Ë

	)

313 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
uöt32_t
)0x00060084Ë

	)

319 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
uöt32_t
)0x00000010Ë

	)

325 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
uöt32_t
)0x00030001Ë

	)

331 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
uöt32_t
)0x00070082Ë

	)

332 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
uöt32_t
)0x00030002Ë

	)

338 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
uöt32_t
)0x00030040Ë

	)

344 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
uöt32_t
)0x00070080Ë

	)

350 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
uöt32_t
)0x00070084Ë

	)

356 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
uöt32_t
)0x00030008Ë

	)

362 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
uöt32_t
)0x00000400Ë

	)

364 
	#IS_I2C_EVENT
(
EVENT
Ë(((EVENTË=
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
) || \

365 ((
EVENT
Ë=
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

366 ((
EVENT
Ë=
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

367 ((
EVENT
Ë=
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

368 ((
EVENT
Ë=
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

369 ((
EVENT
Ë=
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

370 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

371 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

372 ((
EVENT
Ë=
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

373 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

374 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

375 ((
EVENT
Ë=
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

376 ((
EVENT
Ë=
I2C_EVENT_MASTER_MODE_SELECT
) || \

377 ((
EVENT
Ë=
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

378 ((
EVENT
Ë=
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

379 ((
EVENT
Ë=
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

380 ((
EVENT
Ë=
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

381 ((
EVENT
Ë=
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

382 ((
EVENT
Ë=
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

383 ((
EVENT
Ë=
I2C_EVENT_SLAVE_ACK_FAILURE
))

	)

392 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
Ë((ADDRESS1Ë<0x3FF)

	)

401 
	#IS_I2C_CLOCK_SPEED
(
SPEED
Ë(((SPEEDË>0x1Ë&& ((SPEEDË<400000))

	)

422 
I2C_DeInô
(
I2C_Ty≥Def
* 
I2Cx
);

423 
I2C_Inô
(
I2C_Ty≥Def
* 
I2Cx
, 
I2C_InôTy≥Def
* 
I2C_InôSåu˘
);

424 
I2C_Såu˘Inô
(
I2C_InôTy≥Def
* 
I2C_InôSåu˘
);

425 
I2C_Cmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

426 
I2C_DMACmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

427 
I2C_DMALa°Tøns„rCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

428 
I2C_Gíî©eSTART
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

429 
I2C_Gíî©eSTOP
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

430 
I2C_AcknowÀdgeC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

431 
I2C_OwnAddªss2C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
);

432 
I2C_DuÆAddªssCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

433 
I2C_GíîÆCÆlCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

434 
I2C_ITC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

435 
I2C_SídD©a
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
D©a
);

436 
uöt8_t
 
I2C_Re˚iveD©a
(
I2C_Ty≥Def
* 
I2Cx
);

437 
I2C_Síd7bôAddªss
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
, uöt8_à
I2C_Dúe˘i⁄
);

438 
uöt16_t
 
I2C_RódRegi°î
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
I2C_Regi°î
);

439 
I2C_So·w¨eRe£tCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

440 
I2C_SMBusAÀπC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_SMBusAÀπ
);

441 
I2C_TønsmôPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

442 
I2C_PECPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_PECPosôi⁄
);

443 
I2C_CÆcuœãPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

444 
uöt8_t
 
I2C_GëPEC
(
I2C_Ty≥Def
* 
I2Cx
);

445 
I2C_ARPCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

446 
I2C_SåëchClockCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

447 
I2C_Fa°ModeDutyCy˛eC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_DutyCy˛e
);

448 
uöt32_t
 
I2C_GëLa°Evít
(
I2C_Ty≥Def
* 
I2Cx
);

449 
Eº‹Sètus
 
I2C_CheckEvít
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_EVENT
);

450 
FœgSètus
 
I2C_GëFœgSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
);

451 
I2C_CÀ¨Fœg
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
);

452 
ITSètus
 
I2C_GëITSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
);

453 
I2C_CÀ¨ITPídögBô
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
);

455 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_iwdg.h

23 #i‚de‡
__STM32F10x_IWDG_H


24 
	#__STM32F10x_IWDG_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

57 
	#IWDG_WrôeAc˚ss_E«bÀ
 ((
uöt16_t
)0x5555)

	)

58 
	#IWDG_WrôeAc˚ss_DißbÀ
 ((
uöt16_t
)0x0000)

	)

59 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
Ë(((ACCESSË=
IWDG_WrôeAc˚ss_E«bÀ
) || \

60 ((
ACCESS
Ë=
IWDG_WrôeAc˚ss_DißbÀ
))

	)

69 
	#IWDG_PªsˇÀr_4
 ((
uöt8_t
)0x00)

	)

70 
	#IWDG_PªsˇÀr_8
 ((
uöt8_t
)0x01)

	)

71 
	#IWDG_PªsˇÀr_16
 ((
uöt8_t
)0x02)

	)

72 
	#IWDG_PªsˇÀr_32
 ((
uöt8_t
)0x03)

	)

73 
	#IWDG_PªsˇÀr_64
 ((
uöt8_t
)0x04)

	)

74 
	#IWDG_PªsˇÀr_128
 ((
uöt8_t
)0x05)

	)

75 
	#IWDG_PªsˇÀr_256
 ((
uöt8_t
)0x06)

	)

76 
	#IS_IWDG_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
IWDG_PªsˇÀr_4
) || \

77 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_8
) || \

78 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_16
) || \

79 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_32
) || \

80 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_64
) || \

81 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_128
)|| \

82 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_256
))

	)

91 
	#IWDG_FLAG_PVU
 ((
uöt16_t
)0x0001)

	)

92 
	#IWDG_FLAG_RVU
 ((
uöt16_t
)0x0002)

	)

93 
	#IS_IWDG_FLAG
(
FLAG
Ë(((FLAGË=
IWDG_FLAG_PVU
Ë|| ((FLAGË=
IWDG_FLAG_RVU
))

	)

94 
	#IS_IWDG_RELOAD
(
RELOAD
Ë((RELOADË<0xFFF)

	)

115 
IWDG_WrôeAc˚ssCmd
(
uöt16_t
 
IWDG_WrôeAc˚ss
);

116 
IWDG_SëPªsˇÀr
(
uöt8_t
 
IWDG_PªsˇÀr
);

117 
IWDG_SëRñﬂd
(
uöt16_t
 
Rñﬂd
);

118 
IWDG_RñﬂdCou¡î
();

119 
IWDG_E«bÀ
();

120 
FœgSètus
 
IWDG_GëFœgSètus
(
uöt16_t
 
IWDG_FLAG
);

122 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_pwr.h

23 #i‚de‡
__STM32F10x_PWR_H


24 
	#__STM32F10x_PWR_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

57 
	#PWR_PVDLevñ_2V2
 ((
uöt32_t
)0x00000000)

	)

58 
	#PWR_PVDLevñ_2V3
 ((
uöt32_t
)0x00000020)

	)

59 
	#PWR_PVDLevñ_2V4
 ((
uöt32_t
)0x00000040)

	)

60 
	#PWR_PVDLevñ_2V5
 ((
uöt32_t
)0x00000060)

	)

61 
	#PWR_PVDLevñ_2V6
 ((
uöt32_t
)0x00000080)

	)

62 
	#PWR_PVDLevñ_2V7
 ((
uöt32_t
)0x000000A0)

	)

63 
	#PWR_PVDLevñ_2V8
 ((
uöt32_t
)0x000000C0)

	)

64 
	#PWR_PVDLevñ_2V9
 ((
uöt32_t
)0x000000E0)

	)

65 
	#IS_PWR_PVD_LEVEL
(
LEVEL
Ë(((LEVELË=
PWR_PVDLevñ_2V2
Ë|| ((LEVELË=
PWR_PVDLevñ_2V3
)|| \

66 ((
LEVEL
Ë=
PWR_PVDLevñ_2V4
Ë|| ((LEVELË=
PWR_PVDLevñ_2V5
)|| \

67 ((
LEVEL
Ë=
PWR_PVDLevñ_2V6
Ë|| ((LEVELË=
PWR_PVDLevñ_2V7
)|| \

68 ((
LEVEL
Ë=
PWR_PVDLevñ_2V8
Ë|| ((LEVELË=
PWR_PVDLevñ_2V9
))

	)

77 
	#PWR_Reguœt‹_ON
 ((
uöt32_t
)0x00000000)

	)

78 
	#PWR_Reguœt‹_LowPowî
 ((
uöt32_t
)0x00000001)

	)

79 
	#IS_PWR_REGULATOR
(
REGULATOR
Ë(((REGULATORË=
PWR_Reguœt‹_ON
) || \

80 ((
REGULATOR
Ë=
PWR_Reguœt‹_LowPowî
))

	)

89 
	#PWR_STOPE¡ry_WFI
 ((
uöt8_t
)0x01)

	)

90 
	#PWR_STOPE¡ry_WFE
 ((
uöt8_t
)0x02)

	)

91 
	#IS_PWR_STOP_ENTRY
(
ENTRY
Ë(((ENTRYË=
PWR_STOPE¡ry_WFI
Ë|| ((ENTRYË=
PWR_STOPE¡ry_WFE
))

	)

101 
	#PWR_FLAG_WU
 ((
uöt32_t
)0x00000001)

	)

102 
	#PWR_FLAG_SB
 ((
uöt32_t
)0x00000002)

	)

103 
	#PWR_FLAG_PVDO
 ((
uöt32_t
)0x00000004)

	)

104 
	#IS_PWR_GET_FLAG
(
FLAG
Ë(((FLAGË=
PWR_FLAG_WU
Ë|| ((FLAGË=
PWR_FLAG_SB
) || \

105 ((
FLAG
Ë=
PWR_FLAG_PVDO
))

	)

107 
	#IS_PWR_CLEAR_FLAG
(
FLAG
Ë(((FLAGË=
PWR_FLAG_WU
Ë|| ((FLAGË=
PWR_FLAG_SB
))

	)

128 
PWR_DeInô
();

129 
PWR_BackupAc˚ssCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

130 
PWR_PVDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

131 
PWR_PVDLevñC⁄fig
(
uöt32_t
 
PWR_PVDLevñ
);

132 
PWR_WakeUpPöCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

133 
PWR_E¡îSTOPMode
(
uöt32_t
 
PWR_Reguœt‹
, 
uöt8_t
 
PWR_STOPE¡ry
);

134 
PWR_E¡îSTANDBYMode
();

135 
FœgSètus
 
PWR_GëFœgSètus
(
uöt32_t
 
PWR_FLAG
);

136 
PWR_CÀ¨Fœg
(
uöt32_t
 
PWR_FLAG
);

138 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_rcc.h

23 #i‚de‡
__STM32F10x_RCC_H


24 
	#__STM32F10x_RCC_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

47 
uöt32_t
 
SYSCLK_Fªquícy
;

48 
uöt32_t
 
HCLK_Fªquícy
;

49 
uöt32_t
 
PCLK1_Fªquícy
;

50 
uöt32_t
 
PCLK2_Fªquícy
;

51 
uöt32_t
 
ADCCLK_Fªquícy
;

52 }
	tRCC_ClocksTy≥Def
;

66 
	#RCC_HSE_OFF
 ((
uöt32_t
)0x00000000)

	)

67 
	#RCC_HSE_ON
 ((
uöt32_t
)0x00010000)

	)

68 
	#RCC_HSE_By∑ss
 ((
uöt32_t
)0x00040000)

	)

69 
	#IS_RCC_HSE
(
HSE
Ë(((HSEË=
RCC_HSE_OFF
Ë|| ((HSEË=
RCC_HSE_ON
) || \

70 ((
HSE
Ë=
RCC_HSE_By∑ss
))

	)

80 
	#RCC_PLLSour˚_HSI_Div2
 ((
uöt32_t
)0x00000000)

	)

82 #i‚de‡
STM32F10X_CL


83 
	#RCC_PLLSour˚_HSE_Div1
 ((
uöt32_t
)0x00010000)

	)

84 
	#RCC_PLLSour˚_HSE_Div2
 ((
uöt32_t
)0x00030000)

	)

85 
	#IS_RCC_PLL_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_PLLSour˚_HSI_Div2
) || \

86 ((
SOURCE
Ë=
RCC_PLLSour˚_HSE_Div1
) || \

87 ((
SOURCE
Ë=
RCC_PLLSour˚_HSE_Div2
))

	)

89 
	#RCC_PLLSour˚_PREDIV1
 ((
uöt32_t
)0x00010000)

	)

90 
	#IS_RCC_PLL_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_PLLSour˚_HSI_Div2
) || \

91 ((
SOURCE
Ë=
RCC_PLLSour˚_PREDIV1
))

	)

101 #i‚de‡
STM32F10X_CL


102 
	#RCC_PLLMul_2
 ((
uöt32_t
)0x00000000)

	)

103 
	#RCC_PLLMul_3
 ((
uöt32_t
)0x00040000)

	)

104 
	#RCC_PLLMul_4
 ((
uöt32_t
)0x00080000)

	)

105 
	#RCC_PLLMul_5
 ((
uöt32_t
)0x000C0000)

	)

106 
	#RCC_PLLMul_6
 ((
uöt32_t
)0x00100000)

	)

107 
	#RCC_PLLMul_7
 ((
uöt32_t
)0x00140000)

	)

108 
	#RCC_PLLMul_8
 ((
uöt32_t
)0x00180000)

	)

109 
	#RCC_PLLMul_9
 ((
uöt32_t
)0x001C0000)

	)

110 
	#RCC_PLLMul_10
 ((
uöt32_t
)0x00200000)

	)

111 
	#RCC_PLLMul_11
 ((
uöt32_t
)0x00240000)

	)

112 
	#RCC_PLLMul_12
 ((
uöt32_t
)0x00280000)

	)

113 
	#RCC_PLLMul_13
 ((
uöt32_t
)0x002C0000)

	)

114 
	#RCC_PLLMul_14
 ((
uöt32_t
)0x00300000)

	)

115 
	#RCC_PLLMul_15
 ((
uöt32_t
)0x00340000)

	)

116 
	#RCC_PLLMul_16
 ((
uöt32_t
)0x00380000)

	)

117 
	#IS_RCC_PLL_MUL
(
MUL
Ë(((MULË=
RCC_PLLMul_2
Ë|| ((MULË=
RCC_PLLMul_3
) || \

118 ((
MUL
Ë=
RCC_PLLMul_4
Ë|| ((MULË=
RCC_PLLMul_5
) || \

119 ((
MUL
Ë=
RCC_PLLMul_6
Ë|| ((MULË=
RCC_PLLMul_7
) || \

120 ((
MUL
Ë=
RCC_PLLMul_8
Ë|| ((MULË=
RCC_PLLMul_9
) || \

121 ((
MUL
Ë=
RCC_PLLMul_10
Ë|| ((MULË=
RCC_PLLMul_11
) || \

122 ((
MUL
Ë=
RCC_PLLMul_12
Ë|| ((MULË=
RCC_PLLMul_13
) || \

123 ((
MUL
Ë=
RCC_PLLMul_14
Ë|| ((MULË=
RCC_PLLMul_15
) || \

124 ((
MUL
Ë=
RCC_PLLMul_16
))

	)

127 
	#RCC_PLLMul_4
 ((
uöt32_t
)0x00080000)

	)

128 
	#RCC_PLLMul_5
 ((
uöt32_t
)0x000C0000)

	)

129 
	#RCC_PLLMul_6
 ((
uöt32_t
)0x00100000)

	)

130 
	#RCC_PLLMul_7
 ((
uöt32_t
)0x00140000)

	)

131 
	#RCC_PLLMul_8
 ((
uöt32_t
)0x00180000)

	)

132 
	#RCC_PLLMul_9
 ((
uöt32_t
)0x001C0000)

	)

133 
	#RCC_PLLMul_6_5
 ((
uöt32_t
)0x00340000)

	)

135 
	#IS_RCC_PLL_MUL
(
MUL
Ë(((MULË=
RCC_PLLMul_4
Ë|| ((MULË=
RCC_PLLMul_5
) || \

136 ((
MUL
Ë=
RCC_PLLMul_6
Ë|| ((MULË=
RCC_PLLMul_7
) || \

137 ((
MUL
Ë=
RCC_PLLMul_8
Ë|| ((MULË=
RCC_PLLMul_9
) || \

138 ((
MUL
Ë=
RCC_PLLMul_6_5
))

	)

144 #ifde‡
STM32F10X_CL


148 
	#RCC_PREDIV1_Div1
 ((
uöt32_t
)0x00000000)

	)

149 
	#RCC_PREDIV1_Div2
 ((
uöt32_t
)0x00000001)

	)

150 
	#RCC_PREDIV1_Div3
 ((
uöt32_t
)0x00000002)

	)

151 
	#RCC_PREDIV1_Div4
 ((
uöt32_t
)0x00000003)

	)

152 
	#RCC_PREDIV1_Div5
 ((
uöt32_t
)0x00000004)

	)

153 
	#RCC_PREDIV1_Div6
 ((
uöt32_t
)0x00000005)

	)

154 
	#RCC_PREDIV1_Div7
 ((
uöt32_t
)0x00000006)

	)

155 
	#RCC_PREDIV1_Div8
 ((
uöt32_t
)0x00000007)

	)

156 
	#RCC_PREDIV1_Div9
 ((
uöt32_t
)0x00000008)

	)

157 
	#RCC_PREDIV1_Div10
 ((
uöt32_t
)0x00000009)

	)

158 
	#RCC_PREDIV1_Div11
 ((
uöt32_t
)0x0000000A)

	)

159 
	#RCC_PREDIV1_Div12
 ((
uöt32_t
)0x0000000B)

	)

160 
	#RCC_PREDIV1_Div13
 ((
uöt32_t
)0x0000000C)

	)

161 
	#RCC_PREDIV1_Div14
 ((
uöt32_t
)0x0000000D)

	)

162 
	#RCC_PREDIV1_Div15
 ((
uöt32_t
)0x0000000E)

	)

163 
	#RCC_PREDIV1_Div16
 ((
uöt32_t
)0x0000000F)

	)

165 
	#IS_RCC_PREDIV1
(
PREDIV1
Ë(((PREDIV1Ë=
RCC_PREDIV1_Div1
Ë|| ((PREDIV1Ë=
RCC_PREDIV1_Div2
) || \

166 ((
PREDIV1
Ë=
RCC_PREDIV1_Div3
Ë|| ((PREDIV1Ë=
RCC_PREDIV1_Div4
) || \

167 ((
PREDIV1
Ë=
RCC_PREDIV1_Div5
Ë|| ((PREDIV1Ë=
RCC_PREDIV1_Div6
) || \

168 ((
PREDIV1
Ë=
RCC_PREDIV1_Div7
Ë|| ((PREDIV1Ë=
RCC_PREDIV1_Div8
) || \

169 ((
PREDIV1
Ë=
RCC_PREDIV1_Div9
Ë|| ((PREDIV1Ë=
RCC_PREDIV1_Div10
) || \

170 ((
PREDIV1
Ë=
RCC_PREDIV1_Div11
Ë|| ((PREDIV1Ë=
RCC_PREDIV1_Div12
) || \

171 ((
PREDIV1
Ë=
RCC_PREDIV1_Div13
Ë|| ((PREDIV1Ë=
RCC_PREDIV1_Div14
) || \

172 ((
PREDIV1
Ë=
RCC_PREDIV1_Div15
Ë|| ((PREDIV1Ë=
RCC_PREDIV1_Div16
))

	)

182 
	#RCC_PREDIV1_Sour˚_HSE
 ((
uöt32_t
)0x00000000)

	)

183 
	#RCC_PREDIV1_Sour˚_PLL2
 ((
uöt32_t
)0x00010000)

	)

185 
	#IS_RCC_PREDIV1_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_PREDIV1_Sour˚_HSE
) || \

186 ((
SOURCE
Ë=
RCC_PREDIV1_Sour˚_PLL2
))

	)

196 
	#RCC_PREDIV2_Div1
 ((
uöt32_t
)0x00000000)

	)

197 
	#RCC_PREDIV2_Div2
 ((
uöt32_t
)0x00000010)

	)

198 
	#RCC_PREDIV2_Div3
 ((
uöt32_t
)0x00000020)

	)

199 
	#RCC_PREDIV2_Div4
 ((
uöt32_t
)0x00000030)

	)

200 
	#RCC_PREDIV2_Div5
 ((
uöt32_t
)0x00000040)

	)

201 
	#RCC_PREDIV2_Div6
 ((
uöt32_t
)0x00000050)

	)

202 
	#RCC_PREDIV2_Div7
 ((
uöt32_t
)0x00000060)

	)

203 
	#RCC_PREDIV2_Div8
 ((
uöt32_t
)0x00000070)

	)

204 
	#RCC_PREDIV2_Div9
 ((
uöt32_t
)0x00000080)

	)

205 
	#RCC_PREDIV2_Div10
 ((
uöt32_t
)0x00000090)

	)

206 
	#RCC_PREDIV2_Div11
 ((
uöt32_t
)0x000000A0)

	)

207 
	#RCC_PREDIV2_Div12
 ((
uöt32_t
)0x000000B0)

	)

208 
	#RCC_PREDIV2_Div13
 ((
uöt32_t
)0x000000C0)

	)

209 
	#RCC_PREDIV2_Div14
 ((
uöt32_t
)0x000000D0)

	)

210 
	#RCC_PREDIV2_Div15
 ((
uöt32_t
)0x000000E0)

	)

211 
	#RCC_PREDIV2_Div16
 ((
uöt32_t
)0x000000F0)

	)

213 
	#IS_RCC_PREDIV2
(
PREDIV2
Ë(((PREDIV2Ë=
RCC_PREDIV2_Div1
Ë|| ((PREDIV2Ë=
RCC_PREDIV2_Div2
) || \

214 ((
PREDIV2
Ë=
RCC_PREDIV2_Div3
Ë|| ((PREDIV2Ë=
RCC_PREDIV2_Div4
) || \

215 ((
PREDIV2
Ë=
RCC_PREDIV2_Div5
Ë|| ((PREDIV2Ë=
RCC_PREDIV2_Div6
) || \

216 ((
PREDIV2
Ë=
RCC_PREDIV2_Div7
Ë|| ((PREDIV2Ë=
RCC_PREDIV2_Div8
) || \

217 ((
PREDIV2
Ë=
RCC_PREDIV2_Div9
Ë|| ((PREDIV2Ë=
RCC_PREDIV2_Div10
) || \

218 ((
PREDIV2
Ë=
RCC_PREDIV2_Div11
Ë|| ((PREDIV2Ë=
RCC_PREDIV2_Div12
) || \

219 ((
PREDIV2
Ë=
RCC_PREDIV2_Div13
Ë|| ((PREDIV2Ë=
RCC_PREDIV2_Div14
) || \

220 ((
PREDIV2
Ë=
RCC_PREDIV2_Div15
Ë|| ((PREDIV2Ë=
RCC_PREDIV2_Div16
))

	)

230 
	#RCC_PLL2Mul_8
 ((
uöt32_t
)0x00000600)

	)

231 
	#RCC_PLL2Mul_9
 ((
uöt32_t
)0x00000700)

	)

232 
	#RCC_PLL2Mul_10
 ((
uöt32_t
)0x00000800)

	)

233 
	#RCC_PLL2Mul_11
 ((
uöt32_t
)0x00000900)

	)

234 
	#RCC_PLL2Mul_12
 ((
uöt32_t
)0x00000A00)

	)

235 
	#RCC_PLL2Mul_13
 ((
uöt32_t
)0x00000B00)

	)

236 
	#RCC_PLL2Mul_14
 ((
uöt32_t
)0x00000C00)

	)

237 
	#RCC_PLL2Mul_16
 ((
uöt32_t
)0x00000E00)

	)

238 
	#RCC_PLL2Mul_20
 ((
uöt32_t
)0x00000F00)

	)

240 
	#IS_RCC_PLL2_MUL
(
MUL
Ë(((MULË=
RCC_PLL2Mul_8
Ë|| ((MULË=
RCC_PLL2Mul_9
) || \

241 ((
MUL
Ë=
RCC_PLL2Mul_10
Ë|| ((MULË=
RCC_PLL2Mul_11
) || \

242 ((
MUL
Ë=
RCC_PLL2Mul_12
Ë|| ((MULË=
RCC_PLL2Mul_13
) || \

243 ((
MUL
Ë=
RCC_PLL2Mul_14
Ë|| ((MULË=
RCC_PLL2Mul_16
) || \

244 ((
MUL
Ë=
RCC_PLL2Mul_20
))

	)

254 
	#RCC_PLL3Mul_8
 ((
uöt32_t
)0x00006000)

	)

255 
	#RCC_PLL3Mul_9
 ((
uöt32_t
)0x00007000)

	)

256 
	#RCC_PLL3Mul_10
 ((
uöt32_t
)0x00008000)

	)

257 
	#RCC_PLL3Mul_11
 ((
uöt32_t
)0x00009000)

	)

258 
	#RCC_PLL3Mul_12
 ((
uöt32_t
)0x0000A000)

	)

259 
	#RCC_PLL3Mul_13
 ((
uöt32_t
)0x0000B000)

	)

260 
	#RCC_PLL3Mul_14
 ((
uöt32_t
)0x0000C000)

	)

261 
	#RCC_PLL3Mul_16
 ((
uöt32_t
)0x0000E000)

	)

262 
	#RCC_PLL3Mul_20
 ((
uöt32_t
)0x0000F000)

	)

264 
	#IS_RCC_PLL3_MUL
(
MUL
Ë(((MULË=
RCC_PLL3Mul_8
Ë|| ((MULË=
RCC_PLL3Mul_9
) || \

265 ((
MUL
Ë=
RCC_PLL3Mul_10
Ë|| ((MULË=
RCC_PLL3Mul_11
) || \

266 ((
MUL
Ë=
RCC_PLL3Mul_12
Ë|| ((MULË=
RCC_PLL3Mul_13
) || \

267 ((
MUL
Ë=
RCC_PLL3Mul_14
Ë|| ((MULË=
RCC_PLL3Mul_16
) || \

268 ((
MUL
Ë=
RCC_PLL3Mul_20
))

	)

280 
	#RCC_SYSCLKSour˚_HSI
 ((
uöt32_t
)0x00000000)

	)

281 
	#RCC_SYSCLKSour˚_HSE
 ((
uöt32_t
)0x00000001)

	)

282 
	#RCC_SYSCLKSour˚_PLLCLK
 ((
uöt32_t
)0x00000002)

	)

283 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_SYSCLKSour˚_HSI
) || \

284 ((
SOURCE
Ë=
RCC_SYSCLKSour˚_HSE
) || \

285 ((
SOURCE
Ë=
RCC_SYSCLKSour˚_PLLCLK
))

	)

294 
	#RCC_SYSCLK_Div1
 ((
uöt32_t
)0x00000000)

	)

295 
	#RCC_SYSCLK_Div2
 ((
uöt32_t
)0x00000080)

	)

296 
	#RCC_SYSCLK_Div4
 ((
uöt32_t
)0x00000090)

	)

297 
	#RCC_SYSCLK_Div8
 ((
uöt32_t
)0x000000A0)

	)

298 
	#RCC_SYSCLK_Div16
 ((
uöt32_t
)0x000000B0)

	)

299 
	#RCC_SYSCLK_Div64
 ((
uöt32_t
)0x000000C0)

	)

300 
	#RCC_SYSCLK_Div128
 ((
uöt32_t
)0x000000D0)

	)

301 
	#RCC_SYSCLK_Div256
 ((
uöt32_t
)0x000000E0)

	)

302 
	#RCC_SYSCLK_Div512
 ((
uöt32_t
)0x000000F0)

	)

303 
	#IS_RCC_HCLK
(
HCLK
Ë(((HCLKË=
RCC_SYSCLK_Div1
Ë|| ((HCLKË=
RCC_SYSCLK_Div2
) || \

304 ((
HCLK
Ë=
RCC_SYSCLK_Div4
Ë|| ((HCLKË=
RCC_SYSCLK_Div8
) || \

305 ((
HCLK
Ë=
RCC_SYSCLK_Div16
Ë|| ((HCLKË=
RCC_SYSCLK_Div64
) || \

306 ((
HCLK
Ë=
RCC_SYSCLK_Div128
Ë|| ((HCLKË=
RCC_SYSCLK_Div256
) || \

307 ((
HCLK
Ë=
RCC_SYSCLK_Div512
))

	)

316 
	#RCC_HCLK_Div1
 ((
uöt32_t
)0x00000000)

	)

317 
	#RCC_HCLK_Div2
 ((
uöt32_t
)0x00000400)

	)

318 
	#RCC_HCLK_Div4
 ((
uöt32_t
)0x00000500)

	)

319 
	#RCC_HCLK_Div8
 ((
uöt32_t
)0x00000600)

	)

320 
	#RCC_HCLK_Div16
 ((
uöt32_t
)0x00000700)

	)

321 
	#IS_RCC_PCLK
(
PCLK
Ë(((PCLKË=
RCC_HCLK_Div1
Ë|| ((PCLKË=
RCC_HCLK_Div2
) || \

322 ((
PCLK
Ë=
RCC_HCLK_Div4
Ë|| ((PCLKË=
RCC_HCLK_Div8
) || \

323 ((
PCLK
Ë=
RCC_HCLK_Div16
))

	)

332 
	#RCC_IT_LSIRDY
 ((
uöt8_t
)0x01)

	)

333 
	#RCC_IT_LSERDY
 ((
uöt8_t
)0x02)

	)

334 
	#RCC_IT_HSIRDY
 ((
uöt8_t
)0x04)

	)

335 
	#RCC_IT_HSERDY
 ((
uöt8_t
)0x08)

	)

336 
	#RCC_IT_PLLRDY
 ((
uöt8_t
)0x10)

	)

337 
	#RCC_IT_CSS
 ((
uöt8_t
)0x80)

	)

339 #i‚de‡
STM32F10X_CL


340 
	#IS_RCC_IT
(
IT
Ë((((ITË& (
uöt8_t
)0xE0Ë=0x00Ë&& ((ITË!0x00))

	)

341 
	#IS_RCC_GET_IT
(
IT
Ë(((ITË=
RCC_IT_LSIRDY
Ë|| ((ITË=
RCC_IT_LSERDY
) || \

342 ((
IT
Ë=
RCC_IT_HSIRDY
Ë|| ((ITË=
RCC_IT_HSERDY
) || \

343 ((
IT
Ë=
RCC_IT_PLLRDY
Ë|| ((ITË=
RCC_IT_CSS
))

	)

344 
	#IS_RCC_CLEAR_IT
(
IT
Ë((((ITË& (
uöt8_t
)0x60Ë=0x00Ë&& ((ITË!0x00))

	)

346 
	#RCC_IT_PLL2RDY
 ((
uöt8_t
)0x20)

	)

347 
	#RCC_IT_PLL3RDY
 ((
uöt8_t
)0x40)

	)

348 
	#IS_RCC_IT
(
IT
Ë((((ITË& (
uöt8_t
)0x80Ë=0x00Ë&& ((ITË!0x00))

	)

349 
	#IS_RCC_GET_IT
(
IT
Ë(((ITË=
RCC_IT_LSIRDY
Ë|| ((ITË=
RCC_IT_LSERDY
) || \

350 ((
IT
Ë=
RCC_IT_HSIRDY
Ë|| ((ITË=
RCC_IT_HSERDY
) || \

351 ((
IT
Ë=
RCC_IT_PLLRDY
Ë|| ((ITË=
RCC_IT_CSS
) || \

352 ((
IT
Ë=
RCC_IT_PLL2RDY
Ë|| ((ITË=
RCC_IT_PLL3RDY
))

	)

353 
	#IS_RCC_CLEAR_IT
(
IT
Ë((ITË!0x00)

	)

361 #i‚de‡
STM32F10X_CL


366 
	#RCC_USBCLKSour˚_PLLCLK_1Div5
 ((
uöt8_t
)0x00)

	)

367 
	#RCC_USBCLKSour˚_PLLCLK_Div1
 ((
uöt8_t
)0x01)

	)

369 
	#IS_RCC_USBCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_USBCLKSour˚_PLLCLK_1Div5
) || \

370 ((
SOURCE
Ë=
RCC_USBCLKSour˚_PLLCLK_Div1
))

	)

375 
	#RCC_OTGFSCLKSour˚_PLLVCO_Div3
 ((
uöt8_t
)0x00)

	)

376 
	#RCC_OTGFSCLKSour˚_PLLVCO_Div2
 ((
uöt8_t
)0x01)

	)

378 
	#IS_RCC_OTGFSCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_OTGFSCLKSour˚_PLLVCO_Div3
) || \

379 ((
SOURCE
Ë=
RCC_OTGFSCLKSour˚_PLLVCO_Div2
))

	)

385 #ifde‡
STM32F10X_CL


389 
	#RCC_I2S2CLKSour˚_SYSCLK
 ((
uöt8_t
)0x00)

	)

390 
	#RCC_I2S2CLKSour˚_PLL3_VCO
 ((
uöt8_t
)0x01)

	)

392 
	#IS_RCC_I2S2CLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_I2S2CLKSour˚_SYSCLK
) || \

393 ((
SOURCE
Ë=
RCC_I2S2CLKSour˚_PLL3_VCO
))

	)

401 
	#RCC_I2S3CLKSour˚_SYSCLK
 ((
uöt8_t
)0x00)

	)

402 
	#RCC_I2S3CLKSour˚_PLL3_VCO
 ((
uöt8_t
)0x01)

	)

404 
	#IS_RCC_I2S3CLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_I2S3CLKSour˚_SYSCLK
) || \

405 ((
SOURCE
Ë=
RCC_I2S3CLKSour˚_PLL3_VCO
))

	)

416 
	#RCC_PCLK2_Div2
 ((
uöt32_t
)0x00000000)

	)

417 
	#RCC_PCLK2_Div4
 ((
uöt32_t
)0x00004000)

	)

418 
	#RCC_PCLK2_Div6
 ((
uöt32_t
)0x00008000)

	)

419 
	#RCC_PCLK2_Div8
 ((
uöt32_t
)0x0000C000)

	)

420 
	#IS_RCC_ADCCLK
(
ADCCLK
Ë(((ADCCLKË=
RCC_PCLK2_Div2
Ë|| ((ADCCLKË=
RCC_PCLK2_Div4
) || \

421 ((
ADCCLK
Ë=
RCC_PCLK2_Div6
Ë|| ((ADCCLKË=
RCC_PCLK2_Div8
))

	)

430 
	#RCC_LSE_OFF
 ((
uöt8_t
)0x00)

	)

431 
	#RCC_LSE_ON
 ((
uöt8_t
)0x01)

	)

432 
	#RCC_LSE_By∑ss
 ((
uöt8_t
)0x04)

	)

433 
	#IS_RCC_LSE
(
LSE
Ë(((LSEË=
RCC_LSE_OFF
Ë|| ((LSEË=
RCC_LSE_ON
) || \

434 ((
LSE
Ë=
RCC_LSE_By∑ss
))

	)

443 
	#RCC_RTCCLKSour˚_LSE
 ((
uöt32_t
)0x00000100)

	)

444 
	#RCC_RTCCLKSour˚_LSI
 ((
uöt32_t
)0x00000200)

	)

445 
	#RCC_RTCCLKSour˚_HSE_Div128
 ((
uöt32_t
)0x00000300)

	)

446 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_RTCCLKSour˚_LSE
) || \

447 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_LSI
) || \

448 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div128
))

	)

457 
	#RCC_AHBPîùh_DMA1
 ((
uöt32_t
)0x00000001)

	)

458 
	#RCC_AHBPîùh_DMA2
 ((
uöt32_t
)0x00000002)

	)

459 
	#RCC_AHBPîùh_SRAM
 ((
uöt32_t
)0x00000004)

	)

460 
	#RCC_AHBPîùh_FLITF
 ((
uöt32_t
)0x00000010)

	)

461 
	#RCC_AHBPîùh_CRC
 ((
uöt32_t
)0x00000040)

	)

463 #i‚de‡
STM32F10X_CL


464 
	#RCC_AHBPîùh_FSMC
 ((
uöt32_t
)0x00000100)

	)

465 
	#RCC_AHBPîùh_SDIO
 ((
uöt32_t
)0x00000400)

	)

466 
	#IS_RCC_AHB_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFFFAA8Ë=0x00Ë&& ((PERIPHË!0x00))

	)

468 
	#RCC_AHBPîùh_OTG_FS
 ((
uöt32_t
)0x00001000)

	)

469 
	#RCC_AHBPîùh_ETH_MAC
 ((
uöt32_t
)0x00004000)

	)

470 
	#RCC_AHBPîùh_ETH_MAC_Tx
 ((
uöt32_t
)0x00008000)

	)

471 
	#RCC_AHBPîùh_ETH_MAC_Rx
 ((
uöt32_t
)0x00010000)

	)

473 
	#IS_RCC_AHB_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFE2FA8Ë=0x00Ë&& ((PERIPHË!0x00))

	)

474 
	#IS_RCC_AHB_PERIPH_RESET
(
PERIPH
Ë((((PERIPHË& 0xFFFFAFFFË=0x00Ë&& ((PERIPHË!0x00))

	)

484 
	#RCC_APB2Pîùh_AFIO
 ((
uöt32_t
)0x00000001)

	)

485 
	#RCC_APB2Pîùh_GPIOA
 ((
uöt32_t
)0x00000004)

	)

486 
	#RCC_APB2Pîùh_GPIOB
 ((
uöt32_t
)0x00000008)

	)

487 
	#RCC_APB2Pîùh_GPIOC
 ((
uöt32_t
)0x00000010)

	)

488 
	#RCC_APB2Pîùh_GPIOD
 ((
uöt32_t
)0x00000020)

	)

489 
	#RCC_APB2Pîùh_GPIOE
 ((
uöt32_t
)0x00000040)

	)

490 
	#RCC_APB2Pîùh_GPIOF
 ((
uöt32_t
)0x00000080)

	)

491 
	#RCC_APB2Pîùh_GPIOG
 ((
uöt32_t
)0x00000100)

	)

492 
	#RCC_APB2Pîùh_ADC1
 ((
uöt32_t
)0x00000200)

	)

493 
	#RCC_APB2Pîùh_ADC2
 ((
uöt32_t
)0x00000400)

	)

494 
	#RCC_APB2Pîùh_TIM1
 ((
uöt32_t
)0x00000800)

	)

495 
	#RCC_APB2Pîùh_SPI1
 ((
uöt32_t
)0x00001000)

	)

496 
	#RCC_APB2Pîùh_TIM8
 ((
uöt32_t
)0x00002000)

	)

497 
	#RCC_APB2Pîùh_USART1
 ((
uöt32_t
)0x00004000)

	)

498 
	#RCC_APB2Pîùh_ADC3
 ((
uöt32_t
)0x00008000)

	)

500 
	#IS_RCC_APB2_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFF0002Ë=0x00Ë&& ((PERIPHË!0x00))

	)

509 
	#RCC_APB1Pîùh_TIM2
 ((
uöt32_t
)0x00000001)

	)

510 
	#RCC_APB1Pîùh_TIM3
 ((
uöt32_t
)0x00000002)

	)

511 
	#RCC_APB1Pîùh_TIM4
 ((
uöt32_t
)0x00000004)

	)

512 
	#RCC_APB1Pîùh_TIM5
 ((
uöt32_t
)0x00000008)

	)

513 
	#RCC_APB1Pîùh_TIM6
 ((
uöt32_t
)0x00000010)

	)

514 
	#RCC_APB1Pîùh_TIM7
 ((
uöt32_t
)0x00000020)

	)

515 
	#RCC_APB1Pîùh_WWDG
 ((
uöt32_t
)0x00000800)

	)

516 
	#RCC_APB1Pîùh_SPI2
 ((
uöt32_t
)0x00004000)

	)

517 
	#RCC_APB1Pîùh_SPI3
 ((
uöt32_t
)0x00008000)

	)

518 
	#RCC_APB1Pîùh_USART2
 ((
uöt32_t
)0x00020000)

	)

519 
	#RCC_APB1Pîùh_USART3
 ((
uöt32_t
)0x00040000)

	)

520 
	#RCC_APB1Pîùh_UART4
 ((
uöt32_t
)0x00080000)

	)

521 
	#RCC_APB1Pîùh_UART5
 ((
uöt32_t
)0x00100000)

	)

522 
	#RCC_APB1Pîùh_I2C1
 ((
uöt32_t
)0x00200000)

	)

523 
	#RCC_APB1Pîùh_I2C2
 ((
uöt32_t
)0x00400000)

	)

524 
	#RCC_APB1Pîùh_USB
 ((
uöt32_t
)0x00800000)

	)

525 
	#RCC_APB1Pîùh_CAN1
 ((
uöt32_t
)0x02000000)

	)

526 
	#RCC_APB1Pîùh_BKP
 ((
uöt32_t
)0x08000000)

	)

527 
	#RCC_APB1Pîùh_PWR
 ((
uöt32_t
)0x10000000)

	)

528 
	#RCC_APB1Pîùh_DAC
 ((
uöt32_t
)0x20000000)

	)

529 
	#RCC_APB1Pîùh_CAN2
 ((
uöt32_t
)0x04000000)

	)

530 
	#IS_RCC_APB1_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xC10137C0Ë=0x00Ë&& ((PERIPHË!0x00))

	)

540 
	#RCC_MCO_NoClock
 ((
uöt8_t
)0x00)

	)

541 
	#RCC_MCO_SYSCLK
 ((
uöt8_t
)0x04)

	)

542 
	#RCC_MCO_HSI
 ((
uöt8_t
)0x05)

	)

543 
	#RCC_MCO_HSE
 ((
uöt8_t
)0x06)

	)

544 
	#RCC_MCO_PLLCLK_Div2
 ((
uöt8_t
)0x07)

	)

546 #i‚de‡
STM32F10X_CL


547 
	#IS_RCC_MCO
(
MCO
Ë(((MCOË=
RCC_MCO_NoClock
Ë|| ((MCOË=
RCC_MCO_HSI
) || \

548 ((
MCO
Ë=
RCC_MCO_SYSCLK
Ë|| ((MCOË=
RCC_MCO_HSE
) || \

549 ((
MCO
Ë=
RCC_MCO_PLLCLK_Div2
))

	)

551 
	#RCC_MCO_PLL2CLK
 ((
uöt8_t
)0x08)

	)

552 
	#RCC_MCO_PLL3CLK_Div2
 ((
uöt8_t
)0x09)

	)

553 
	#RCC_MCO_XT1
 ((
uöt8_t
)0x0A)

	)

554 
	#RCC_MCO_PLL3CLK
 ((
uöt8_t
)0x0B)

	)

556 
	#IS_RCC_MCO
(
MCO
Ë(((MCOË=
RCC_MCO_NoClock
Ë|| ((MCOË=
RCC_MCO_HSI
) || \

557 ((
MCO
Ë=
RCC_MCO_SYSCLK
Ë|| ((MCOË=
RCC_MCO_HSE
) || \

558 ((
MCO
Ë=
RCC_MCO_PLLCLK_Div2
Ë|| ((MCOË=
RCC_MCO_PLL2CLK
) || \

559 ((
MCO
Ë=
RCC_MCO_PLL3CLK_Div2
Ë|| ((MCOË=
RCC_MCO_XT1
) || \

560 ((
MCO
Ë=
RCC_MCO_PLL3CLK
))

	)

571 
	#RCC_FLAG_HSIRDY
 ((
uöt8_t
)0x21)

	)

572 
	#RCC_FLAG_HSERDY
 ((
uöt8_t
)0x31)

	)

573 
	#RCC_FLAG_PLLRDY
 ((
uöt8_t
)0x39)

	)

574 
	#RCC_FLAG_LSERDY
 ((
uöt8_t
)0x41)

	)

575 
	#RCC_FLAG_LSIRDY
 ((
uöt8_t
)0x61)

	)

576 
	#RCC_FLAG_PINRST
 ((
uöt8_t
)0x7A)

	)

577 
	#RCC_FLAG_PORRST
 ((
uöt8_t
)0x7B)

	)

578 
	#RCC_FLAG_SFTRST
 ((
uöt8_t
)0x7C)

	)

579 
	#RCC_FLAG_IWDGRST
 ((
uöt8_t
)0x7D)

	)

580 
	#RCC_FLAG_WWDGRST
 ((
uöt8_t
)0x7E)

	)

581 
	#RCC_FLAG_LPWRRST
 ((
uöt8_t
)0x7F)

	)

583 #i‚de‡
STM32F10X_CL


584 
	#IS_RCC_FLAG
(
FLAG
Ë(((FLAGË=
RCC_FLAG_HSIRDY
Ë|| ((FLAGË=
RCC_FLAG_HSERDY
) || \

585 ((
FLAG
Ë=
RCC_FLAG_PLLRDY
Ë|| ((FLAGË=
RCC_FLAG_LSERDY
) || \

586 ((
FLAG
Ë=
RCC_FLAG_LSIRDY
Ë|| ((FLAGË=
RCC_FLAG_PINRST
) || \

587 ((
FLAG
Ë=
RCC_FLAG_PORRST
Ë|| ((FLAGË=
RCC_FLAG_SFTRST
) || \

588 ((
FLAG
Ë=
RCC_FLAG_IWDGRST
)|| ((FLAGË=
RCC_FLAG_WWDGRST
)|| \

589 ((
FLAG
Ë=
RCC_FLAG_LPWRRST
))

	)

591 
	#RCC_FLAG_PLL2RDY
 ((
uöt8_t
)0x3B)

	)

592 
	#RCC_FLAG_PLL3RDY
 ((
uöt8_t
)0x3D)

	)

593 
	#IS_RCC_FLAG
(
FLAG
Ë(((FLAGË=
RCC_FLAG_HSIRDY
Ë|| ((FLAGË=
RCC_FLAG_HSERDY
) || \

594 ((
FLAG
Ë=
RCC_FLAG_PLLRDY
Ë|| ((FLAGË=
RCC_FLAG_LSERDY
) || \

595 ((
FLAG
Ë=
RCC_FLAG_PLL2RDY
Ë|| ((FLAGË=
RCC_FLAG_PLL3RDY
) || \

596 ((
FLAG
Ë=
RCC_FLAG_LSIRDY
Ë|| ((FLAGË=
RCC_FLAG_PINRST
) || \

597 ((
FLAG
Ë=
RCC_FLAG_PORRST
Ë|| ((FLAGË=
RCC_FLAG_SFTRST
) || \

598 ((
FLAG
Ë=
RCC_FLAG_IWDGRST
)|| ((FLAGË=
RCC_FLAG_WWDGRST
)|| \

599 ((
FLAG
Ë=
RCC_FLAG_LPWRRST
))

	)

602 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
Ë((VALUEË<0x1F)

	)

623 
RCC_DeInô
();

624 
RCC_HSEC⁄fig
(
uöt32_t
 
RCC_HSE
);

625 
Eº‹Sètus
 
RCC_WaôF‹HSESèπUp
();

626 
RCC_Adju°HSICÆibøti⁄VÆue
(
uöt8_t
 
HSICÆibøti⁄VÆue
);

627 
RCC_HSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

628 
RCC_PLLC⁄fig
(
uöt32_t
 
RCC_PLLSour˚
, uöt32_à
RCC_PLLMul
);

629 
RCC_PLLCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

631 #ifde‡
STM32F10X_CL


632 
RCC_PREDIV1C⁄fig
(
uöt32_t
 
RCC_PREDIV1_Sour˚
, uöt32_à
RCC_PREDIV1_Div
);

633 
RCC_PREDIV2C⁄fig
(
uöt32_t
 
RCC_PREDIV2_Div
);

634 
RCC_PLL2C⁄fig
(
uöt32_t
 
RCC_PLL2Mul
);

635 
RCC_PLL2Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

636 
RCC_PLL3C⁄fig
(
uöt32_t
 
RCC_PLL3Mul
);

637 
RCC_PLL3Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

640 
RCC_SYSCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLKSour˚
);

641 
uöt8_t
 
RCC_GëSYSCLKSour˚
();

642 
RCC_HCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLK
);

643 
RCC_PCLK1C⁄fig
(
uöt32_t
 
RCC_HCLK
);

644 
RCC_PCLK2C⁄fig
(
uöt32_t
 
RCC_HCLK
);

645 
RCC_ITC⁄fig
(
uöt8_t
 
RCC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

647 #i‚de‡
STM32F10X_CL


648 
RCC_USBCLKC⁄fig
(
uöt32_t
 
RCC_USBCLKSour˚
);

650 
RCC_OTGFSCLKC⁄fig
(
uöt32_t
 
RCC_OTGFSCLKSour˚
);

653 
RCC_ADCCLKC⁄fig
(
uöt32_t
 
RCC_PCLK2
);

655 #ifde‡
STM32F10X_CL


656 
RCC_I2S2CLKC⁄fig
(
uöt32_t
 
RCC_I2S2CLKSour˚
);

657 
RCC_I2S3CLKC⁄fig
(
uöt32_t
 
RCC_I2S3CLKSour˚
);

660 
RCC_LSEC⁄fig
(
uöt8_t
 
RCC_LSE
);

661 
RCC_LSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

662 
RCC_RTCCLKC⁄fig
(
uöt32_t
 
RCC_RTCCLKSour˚
);

663 
RCC_RTCCLKCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

664 
RCC_GëClocksFªq
(
RCC_ClocksTy≥Def
* 
RCC_Clocks
);

665 
RCC_AHBPîùhClockCmd
(
uöt32_t
 
RCC_AHBPîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

666 
RCC_APB2PîùhClockCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

667 
RCC_APB1PîùhClockCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

669 #ifde‡
STM32F10X_CL


670 
RCC_AHBPîùhRe£tCmd
(
uöt32_t
 
RCC_AHBPîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

673 
RCC_APB2PîùhRe£tCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

674 
RCC_APB1PîùhRe£tCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

675 
RCC_BackupRe£tCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

676 
RCC_ClockSecurôySy°emCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

677 
RCC_MCOC⁄fig
(
uöt8_t
 
RCC_MCO
);

678 
FœgSètus
 
RCC_GëFœgSètus
(
uöt8_t
 
RCC_FLAG
);

679 
RCC_CÀ¨Fœg
();

680 
ITSètus
 
RCC_GëITSètus
(
uöt8_t
 
RCC_IT
);

681 
RCC_CÀ¨ITPídögBô
(
uöt8_t
 
RCC_IT
);

683 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_rtc.h

23 #i‚de‡
__STM32F10x_RTC_H


24 
	#__STM32F10x_RTC_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

57 
	#RTC_IT_OW
 ((
uöt16_t
)0x0004Ë

	)

58 
	#RTC_IT_ALR
 ((
uöt16_t
)0x0002Ë

	)

59 
	#RTC_IT_SEC
 ((
uöt16_t
)0x0001Ë

	)

60 
	#IS_RTC_IT
(
IT
Ë((((ITË& (
uöt16_t
)0xFFF8Ë=0x00Ë&& ((ITË!0x00))

	)

61 
	#IS_RTC_GET_IT
(
IT
Ë(((ITË=
RTC_IT_OW
Ë|| ((ITË=
RTC_IT_ALR
) || \

62 ((
IT
Ë=
RTC_IT_SEC
))

	)

71 
	#RTC_FLAG_RTOFF
 ((
uöt16_t
)0x0020Ë

	)

72 
	#RTC_FLAG_RSF
 ((
uöt16_t
)0x0008Ë

	)

73 
	#RTC_FLAG_OW
 ((
uöt16_t
)0x0004Ë

	)

74 
	#RTC_FLAG_ALR
 ((
uöt16_t
)0x0002Ë

	)

75 
	#RTC_FLAG_SEC
 ((
uöt16_t
)0x0001Ë

	)

76 
	#IS_RTC_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt16_t
)0xFFF0Ë=0x00Ë&& ((FLAGË!0x00))

	)

77 
	#IS_RTC_GET_FLAG
(
FLAG
Ë(((FLAGË=
RTC_FLAG_RTOFF
Ë|| ((FLAGË=
RTC_FLAG_RSF
) || \

78 ((
FLAG
Ë=
RTC_FLAG_OW
Ë|| ((FLAGË=
RTC_FLAG_ALR
) || \

79 ((
FLAG
Ë=
RTC_FLAG_SEC
))

	)

80 
	#IS_RTC_PRESCALER
(
PRESCALER
Ë((PRESCALERË<0xFFFFF)

	)

102 
RTC_ITC⁄fig
(
uöt16_t
 
RTC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

103 
RTC_E¡îC⁄figMode
();

104 
RTC_ExôC⁄figMode
();

105 
uöt32_t
 
RTC_GëCou¡î
();

106 
RTC_SëCou¡î
(
uöt32_t
 
Cou¡îVÆue
);

107 
RTC_SëPªsˇÀr
(
uöt32_t
 
PªsˇÀrVÆue
);

108 
RTC_SëAœrm
(
uöt32_t
 
AœrmVÆue
);

109 
uöt32_t
 
RTC_GëDividî
();

110 
RTC_WaôF‹La°Task
();

111 
RTC_WaôF‹Synchro
();

112 
FœgSètus
 
RTC_GëFœgSètus
(
uöt16_t
 
RTC_FLAG
);

113 
RTC_CÀ¨Fœg
(
uöt16_t
 
RTC_FLAG
);

114 
ITSètus
 
RTC_GëITSètus
(
uöt16_t
 
RTC_IT
);

115 
RTC_CÀ¨ITPídögBô
(
uöt16_t
 
RTC_IT
);

117 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_sdio.h

23 #i‚de‡
__STM32F10x_SDIO_H


24 
	#__STM32F10x_SDIO_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

47 
uöt32_t
 
SDIO_ClockEdge
;

50 
uöt32_t
 
SDIO_ClockBy∑ss
;

54 
uöt32_t
 
SDIO_ClockPowîSave
;

58 
uöt32_t
 
SDIO_BusWide
;

61 
uöt32_t
 
SDIO_H¨dw¨eFlowC⁄åﬁ
;

64 
uöt8_t
 
SDIO_ClockDiv
;

67 } 
	tSDIO_InôTy≥Def
;

71 
uöt32_t
 
SDIO_Argumít
;

76 
uöt32_t
 
SDIO_CmdIndex
;

78 
uöt32_t
 
SDIO_Re•⁄£
;

81 
uöt32_t
 
SDIO_Waô
;

84 
uöt32_t
 
SDIO_CPSM
;

87 } 
	tSDIO_CmdInôTy≥Def
;

91 
uöt32_t
 
SDIO_D©aTimeOut
;

93 
uöt32_t
 
SDIO_D©aLígth
;

95 
uöt32_t
 
SDIO_D©aBlockSize
;

98 
uöt32_t
 
SDIO_Tøns„rDú
;

102 
uöt32_t
 
SDIO_Tøns„rMode
;

105 
uöt32_t
 
SDIO_DPSM
;

108 } 
	tSDIO_D©aInôTy≥Def
;

122 
	#SDIO_ClockEdge_Risög
 ((
uöt32_t
)0x00000000)

	)

123 
	#SDIO_ClockEdge_FÆlög
 ((
uöt32_t
)0x00002000)

	)

124 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
Ë(((EDGEË=
SDIO_ClockEdge_Risög
) || \

125 ((
EDGE
Ë=
SDIO_ClockEdge_FÆlög
))

	)

134 
	#SDIO_ClockBy∑ss_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

135 
	#SDIO_ClockBy∑ss_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

136 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
Ë(((BYPASSË=
SDIO_ClockBy∑ss_DißbÀ
) || \

137 ((
BYPASS
Ë=
SDIO_ClockBy∑ss_E«bÀ
))

	)

146 
	#SDIO_ClockPowîSave_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

147 
	#SDIO_ClockPowîSave_E«bÀ
 ((
uöt32_t
)0x00000200)

	)

148 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
Ë(((SAVEË=
SDIO_ClockPowîSave_DißbÀ
) || \

149 ((
SAVE
Ë=
SDIO_ClockPowîSave_E«bÀ
))

	)

158 
	#SDIO_BusWide_1b
 ((
uöt32_t
)0x00000000)

	)

159 
	#SDIO_BusWide_4b
 ((
uöt32_t
)0x00000800)

	)

160 
	#SDIO_BusWide_8b
 ((
uöt32_t
)0x00001000)

	)

161 
	#IS_SDIO_BUS_WIDE
(
WIDE
Ë(((WIDEË=
SDIO_BusWide_1b
Ë|| ((WIDEË=
SDIO_BusWide_4b
) || \

162 ((
WIDE
Ë=
SDIO_BusWide_8b
))

	)

172 
	#SDIO_H¨dw¨eFlowC⁄åﬁ_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

173 
	#SDIO_H¨dw¨eFlowC⁄åﬁ_E«bÀ
 ((
uöt32_t
)0x00004000)

	)

174 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
Ë(((CONTROLË=
SDIO_H¨dw¨eFlowC⁄åﬁ_DißbÀ
) || \

175 ((
CONTROL
Ë=
SDIO_H¨dw¨eFlowC⁄åﬁ_E«bÀ
))

	)

184 
	#SDIO_PowîSèã_OFF
 ((
uöt32_t
)0x00000000)

	)

185 
	#SDIO_PowîSèã_ON
 ((
uöt32_t
)0x00000003)

	)

186 
	#IS_SDIO_POWER_STATE
(
STATE
Ë(((STATEË=
SDIO_PowîSèã_OFF
Ë|| ((STATEË=
SDIO_PowîSèã_ON
))

	)

196 
	#SDIO_IT_CCRCFAIL
 ((
uöt32_t
)0x00000001)

	)

197 
	#SDIO_IT_DCRCFAIL
 ((
uöt32_t
)0x00000002)

	)

198 
	#SDIO_IT_CTIMEOUT
 ((
uöt32_t
)0x00000004)

	)

199 
	#SDIO_IT_DTIMEOUT
 ((
uöt32_t
)0x00000008)

	)

200 
	#SDIO_IT_TXUNDERR
 ((
uöt32_t
)0x00000010)

	)

201 
	#SDIO_IT_RXOVERR
 ((
uöt32_t
)0x00000020)

	)

202 
	#SDIO_IT_CMDREND
 ((
uöt32_t
)0x00000040)

	)

203 
	#SDIO_IT_CMDSENT
 ((
uöt32_t
)0x00000080)

	)

204 
	#SDIO_IT_DATAEND
 ((
uöt32_t
)0x00000100)

	)

205 
	#SDIO_IT_STBITERR
 ((
uöt32_t
)0x00000200)

	)

206 
	#SDIO_IT_DBCKEND
 ((
uöt32_t
)0x00000400)

	)

207 
	#SDIO_IT_CMDACT
 ((
uöt32_t
)0x00000800)

	)

208 
	#SDIO_IT_TXACT
 ((
uöt32_t
)0x00001000)

	)

209 
	#SDIO_IT_RXACT
 ((
uöt32_t
)0x00002000)

	)

210 
	#SDIO_IT_TXFIFOHE
 ((
uöt32_t
)0x00004000)

	)

211 
	#SDIO_IT_RXFIFOHF
 ((
uöt32_t
)0x00008000)

	)

212 
	#SDIO_IT_TXFIFOF
 ((
uöt32_t
)0x00010000)

	)

213 
	#SDIO_IT_RXFIFOF
 ((
uöt32_t
)0x00020000)

	)

214 
	#SDIO_IT_TXFIFOE
 ((
uöt32_t
)0x00040000)

	)

215 
	#SDIO_IT_RXFIFOE
 ((
uöt32_t
)0x00080000)

	)

216 
	#SDIO_IT_TXDAVL
 ((
uöt32_t
)0x00100000)

	)

217 
	#SDIO_IT_RXDAVL
 ((
uöt32_t
)0x00200000)

	)

218 
	#SDIO_IT_SDIOIT
 ((
uöt32_t
)0x00400000)

	)

219 
	#SDIO_IT_CEATAEND
 ((
uöt32_t
)0x00800000)

	)

220 
	#IS_SDIO_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFF000000Ë=0x00Ë&& ((ITË!(uöt32_t)0x00))

	)

229 
	#IS_SDIO_CMD_INDEX
(
INDEX
Ë((INDEXË< 0x40)

	)

238 
	#SDIO_Re•⁄£_No
 ((
uöt32_t
)0x00000000)

	)

239 
	#SDIO_Re•⁄£_Sh‹t
 ((
uöt32_t
)0x00000040)

	)

240 
	#SDIO_Re•⁄£_L⁄g
 ((
uöt32_t
)0x000000C0)

	)

241 
	#IS_SDIO_RESPONSE
(
RESPONSE
Ë(((RESPONSEË=
SDIO_Re•⁄£_No
) || \

242 ((
RESPONSE
Ë=
SDIO_Re•⁄£_Sh‹t
) || \

243 ((
RESPONSE
Ë=
SDIO_Re•⁄£_L⁄g
))

	)

252 
	#SDIO_Waô_No
 ((
uöt32_t
)0x00000000Ë

	)

253 
	#SDIO_Waô_IT
 ((
uöt32_t
)0x00000100Ë

	)

254 
	#SDIO_Waô_Píd
 ((
uöt32_t
)0x00000200Ë

	)

255 
	#IS_SDIO_WAIT
(
WAIT
Ë(((WAITË=
SDIO_Waô_No
Ë|| ((WAITË=
SDIO_Waô_IT
) || \

256 ((
WAIT
Ë=
SDIO_Waô_Píd
))

	)

265 
	#SDIO_CPSM_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

266 
	#SDIO_CPSM_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

267 
	#IS_SDIO_CPSM
(
CPSM
Ë(((CPSMË=
SDIO_CPSM_E«bÀ
Ë|| ((CPSMË=
SDIO_CPSM_DißbÀ
))

	)

276 
	#SDIO_RESP1
 ((
uöt32_t
)0x00000000)

	)

277 
	#SDIO_RESP2
 ((
uöt32_t
)0x00000004)

	)

278 
	#SDIO_RESP3
 ((
uöt32_t
)0x00000008)

	)

279 
	#SDIO_RESP4
 ((
uöt32_t
)0x0000000C)

	)

280 
	#IS_SDIO_RESP
(
RESP
Ë(((RESPË=
SDIO_RESP1
Ë|| ((RESPË=
SDIO_RESP2
) || \

281 ((
RESP
Ë=
SDIO_RESP3
Ë|| ((RESPË=
SDIO_RESP4
))

	)

290 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
Ë((LENGTHË<0x01FFFFFF)

	)

299 
	#SDIO_D©aBlockSize_1b
 ((
uöt32_t
)0x00000000)

	)

300 
	#SDIO_D©aBlockSize_2b
 ((
uöt32_t
)0x00000010)

	)

301 
	#SDIO_D©aBlockSize_4b
 ((
uöt32_t
)0x00000020)

	)

302 
	#SDIO_D©aBlockSize_8b
 ((
uöt32_t
)0x00000030)

	)

303 
	#SDIO_D©aBlockSize_16b
 ((
uöt32_t
)0x00000040)

	)

304 
	#SDIO_D©aBlockSize_32b
 ((
uöt32_t
)0x00000050)

	)

305 
	#SDIO_D©aBlockSize_64b
 ((
uöt32_t
)0x00000060)

	)

306 
	#SDIO_D©aBlockSize_128b
 ((
uöt32_t
)0x00000070)

	)

307 
	#SDIO_D©aBlockSize_256b
 ((
uöt32_t
)0x00000080)

	)

308 
	#SDIO_D©aBlockSize_512b
 ((
uöt32_t
)0x00000090)

	)

309 
	#SDIO_D©aBlockSize_1024b
 ((
uöt32_t
)0x000000A0)

	)

310 
	#SDIO_D©aBlockSize_2048b
 ((
uöt32_t
)0x000000B0)

	)

311 
	#SDIO_D©aBlockSize_4096b
 ((
uöt32_t
)0x000000C0)

	)

312 
	#SDIO_D©aBlockSize_8192b
 ((
uöt32_t
)0x000000D0)

	)

313 
	#SDIO_D©aBlockSize_16384b
 ((
uöt32_t
)0x000000E0)

	)

314 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
Ë(((SIZEË=
SDIO_D©aBlockSize_1b
) || \

315 ((
SIZE
Ë=
SDIO_D©aBlockSize_2b
) || \

316 ((
SIZE
Ë=
SDIO_D©aBlockSize_4b
) || \

317 ((
SIZE
Ë=
SDIO_D©aBlockSize_8b
) || \

318 ((
SIZE
Ë=
SDIO_D©aBlockSize_16b
) || \

319 ((
SIZE
Ë=
SDIO_D©aBlockSize_32b
) || \

320 ((
SIZE
Ë=
SDIO_D©aBlockSize_64b
) || \

321 ((
SIZE
Ë=
SDIO_D©aBlockSize_128b
) || \

322 ((
SIZE
Ë=
SDIO_D©aBlockSize_256b
) || \

323 ((
SIZE
Ë=
SDIO_D©aBlockSize_512b
) || \

324 ((
SIZE
Ë=
SDIO_D©aBlockSize_1024b
) || \

325 ((
SIZE
Ë=
SDIO_D©aBlockSize_2048b
) || \

326 ((
SIZE
Ë=
SDIO_D©aBlockSize_4096b
) || \

327 ((
SIZE
Ë=
SDIO_D©aBlockSize_8192b
) || \

328 ((
SIZE
Ë=
SDIO_D©aBlockSize_16384b
))

	)

337 
	#SDIO_Tøns„rDú_ToC¨d
 ((
uöt32_t
)0x00000000)

	)

338 
	#SDIO_Tøns„rDú_ToSDIO
 ((
uöt32_t
)0x00000002)

	)

339 
	#IS_SDIO_TRANSFER_DIR
(
DIR
Ë(((DIRË=
SDIO_Tøns„rDú_ToC¨d
) || \

340 ((
DIR
Ë=
SDIO_Tøns„rDú_ToSDIO
))

	)

349 
	#SDIO_Tøns„rMode_Block
 ((
uöt32_t
)0x00000000)

	)

350 
	#SDIO_Tøns„rMode_Såóm
 ((
uöt32_t
)0x00000004)

	)

351 
	#IS_SDIO_TRANSFER_MODE
(
MODE
Ë(((MODEË=
SDIO_Tøns„rMode_Såóm
) || \

352 ((
MODE
Ë=
SDIO_Tøns„rMode_Block
))

	)

361 
	#SDIO_DPSM_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

362 
	#SDIO_DPSM_E«bÀ
 ((
uöt32_t
)0x00000001)

	)

363 
	#IS_SDIO_DPSM
(
DPSM
Ë(((DPSMË=
SDIO_DPSM_E«bÀ
Ë|| ((DPSMË=
SDIO_DPSM_DißbÀ
))

	)

372 
	#SDIO_FLAG_CCRCFAIL
 ((
uöt32_t
)0x00000001)

	)

373 
	#SDIO_FLAG_DCRCFAIL
 ((
uöt32_t
)0x00000002)

	)

374 
	#SDIO_FLAG_CTIMEOUT
 ((
uöt32_t
)0x00000004)

	)

375 
	#SDIO_FLAG_DTIMEOUT
 ((
uöt32_t
)0x00000008)

	)

376 
	#SDIO_FLAG_TXUNDERR
 ((
uöt32_t
)0x00000010)

	)

377 
	#SDIO_FLAG_RXOVERR
 ((
uöt32_t
)0x00000020)

	)

378 
	#SDIO_FLAG_CMDREND
 ((
uöt32_t
)0x00000040)

	)

379 
	#SDIO_FLAG_CMDSENT
 ((
uöt32_t
)0x00000080)

	)

380 
	#SDIO_FLAG_DATAEND
 ((
uöt32_t
)0x00000100)

	)

381 
	#SDIO_FLAG_STBITERR
 ((
uöt32_t
)0x00000200)

	)

382 
	#SDIO_FLAG_DBCKEND
 ((
uöt32_t
)0x00000400)

	)

383 
	#SDIO_FLAG_CMDACT
 ((
uöt32_t
)0x00000800)

	)

384 
	#SDIO_FLAG_TXACT
 ((
uöt32_t
)0x00001000)

	)

385 
	#SDIO_FLAG_RXACT
 ((
uöt32_t
)0x00002000)

	)

386 
	#SDIO_FLAG_TXFIFOHE
 ((
uöt32_t
)0x00004000)

	)

387 
	#SDIO_FLAG_RXFIFOHF
 ((
uöt32_t
)0x00008000)

	)

388 
	#SDIO_FLAG_TXFIFOF
 ((
uöt32_t
)0x00010000)

	)

389 
	#SDIO_FLAG_RXFIFOF
 ((
uöt32_t
)0x00020000)

	)

390 
	#SDIO_FLAG_TXFIFOE
 ((
uöt32_t
)0x00040000)

	)

391 
	#SDIO_FLAG_RXFIFOE
 ((
uöt32_t
)0x00080000)

	)

392 
	#SDIO_FLAG_TXDAVL
 ((
uöt32_t
)0x00100000)

	)

393 
	#SDIO_FLAG_RXDAVL
 ((
uöt32_t
)0x00200000)

	)

394 
	#SDIO_FLAG_SDIOIT
 ((
uöt32_t
)0x00400000)

	)

395 
	#SDIO_FLAG_CEATAEND
 ((
uöt32_t
)0x00800000)

	)

396 
	#IS_SDIO_FLAG
(
FLAG
Ë(((FLAGË=
SDIO_FLAG_CCRCFAIL
) || \

397 ((
FLAG
Ë=
SDIO_FLAG_DCRCFAIL
) || \

398 ((
FLAG
Ë=
SDIO_FLAG_CTIMEOUT
) || \

399 ((
FLAG
Ë=
SDIO_FLAG_DTIMEOUT
) || \

400 ((
FLAG
Ë=
SDIO_FLAG_TXUNDERR
) || \

401 ((
FLAG
Ë=
SDIO_FLAG_RXOVERR
) || \

402 ((
FLAG
Ë=
SDIO_FLAG_CMDREND
) || \

403 ((
FLAG
Ë=
SDIO_FLAG_CMDSENT
) || \

404 ((
FLAG
Ë=
SDIO_FLAG_DATAEND
) || \

405 ((
FLAG
Ë=
SDIO_FLAG_STBITERR
) || \

406 ((
FLAG
Ë=
SDIO_FLAG_DBCKEND
) || \

407 ((
FLAG
Ë=
SDIO_FLAG_CMDACT
) || \

408 ((
FLAG
Ë=
SDIO_FLAG_TXACT
) || \

409 ((
FLAG
Ë=
SDIO_FLAG_RXACT
) || \

410 ((
FLAG
Ë=
SDIO_FLAG_TXFIFOHE
) || \

411 ((
FLAG
Ë=
SDIO_FLAG_RXFIFOHF
) || \

412 ((
FLAG
Ë=
SDIO_FLAG_TXFIFOF
) || \

413 ((
FLAG
Ë=
SDIO_FLAG_RXFIFOF
) || \

414 ((
FLAG
Ë=
SDIO_FLAG_TXFIFOE
) || \

415 ((
FLAG
Ë=
SDIO_FLAG_RXFIFOE
) || \

416 ((
FLAG
Ë=
SDIO_FLAG_TXDAVL
) || \

417 ((
FLAG
Ë=
SDIO_FLAG_RXDAVL
) || \

418 ((
FLAG
Ë=
SDIO_FLAG_SDIOIT
) || \

419 ((
FLAG
Ë=
SDIO_FLAG_CEATAEND
))

	)

421 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFF3FF800Ë=0x00Ë&& ((FLAGË!(uöt32_t)0x00))

	)

423 
	#IS_SDIO_GET_IT
(
IT
Ë(((ITË=
SDIO_IT_CCRCFAIL
) || \

424 ((
IT
Ë=
SDIO_IT_DCRCFAIL
) || \

425 ((
IT
Ë=
SDIO_IT_CTIMEOUT
) || \

426 ((
IT
Ë=
SDIO_IT_DTIMEOUT
) || \

427 ((
IT
Ë=
SDIO_IT_TXUNDERR
) || \

428 ((
IT
Ë=
SDIO_IT_RXOVERR
) || \

429 ((
IT
Ë=
SDIO_IT_CMDREND
) || \

430 ((
IT
Ë=
SDIO_IT_CMDSENT
) || \

431 ((
IT
Ë=
SDIO_IT_DATAEND
) || \

432 ((
IT
Ë=
SDIO_IT_STBITERR
) || \

433 ((
IT
Ë=
SDIO_IT_DBCKEND
) || \

434 ((
IT
Ë=
SDIO_IT_CMDACT
) || \

435 ((
IT
Ë=
SDIO_IT_TXACT
) || \

436 ((
IT
Ë=
SDIO_IT_RXACT
) || \

437 ((
IT
Ë=
SDIO_IT_TXFIFOHE
) || \

438 ((
IT
Ë=
SDIO_IT_RXFIFOHF
) || \

439 ((
IT
Ë=
SDIO_IT_TXFIFOF
) || \

440 ((
IT
Ë=
SDIO_IT_RXFIFOF
) || \

441 ((
IT
Ë=
SDIO_IT_TXFIFOE
) || \

442 ((
IT
Ë=
SDIO_IT_RXFIFOE
) || \

443 ((
IT
Ë=
SDIO_IT_TXDAVL
) || \

444 ((
IT
Ë=
SDIO_IT_RXDAVL
) || \

445 ((
IT
Ë=
SDIO_IT_SDIOIT
) || \

446 ((
IT
Ë=
SDIO_IT_CEATAEND
))

	)

448 
	#IS_SDIO_CLEAR_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFF3FF800Ë=0x00Ë&& ((ITË!(uöt32_t)0x00))

	)

458 
	#SDIO_RódWaôMode_CLK
 ((
uöt32_t
)0x00000000)

	)

459 
	#SDIO_RódWaôMode_DATA2
 ((
uöt32_t
)0x00000001)

	)

460 
	#IS_SDIO_READWAIT_MODE
(
MODE
Ë(((MODEË=
SDIO_RódWaôMode_CLK
) || \

461 ((
MODE
Ë=
SDIO_RódWaôMode_DATA2
))

	)

482 
SDIO_DeInô
();

483 
SDIO_Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
);

484 
SDIO_Såu˘Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
);

485 
SDIO_ClockCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

486 
SDIO_SëPowîSèã
(
uöt32_t
 
SDIO_PowîSèã
);

487 
uöt32_t
 
SDIO_GëPowîSèã
();

488 
SDIO_ITC⁄fig
(
uöt32_t
 
SDIO_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

489 
SDIO_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

490 
SDIO_SídComm™d
(
SDIO_CmdInôTy≥Def
 *
SDIO_CmdInôSåu˘
);

491 
SDIO_CmdSåu˘Inô
(
SDIO_CmdInôTy≥Def
* 
SDIO_CmdInôSåu˘
);

492 
uöt8_t
 
SDIO_GëComm™dRe•⁄£
();

493 
uöt32_t
 
SDIO_GëRe•⁄£
(uöt32_à
SDIO_RESP
);

494 
SDIO_D©aC⁄fig
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
);

495 
SDIO_D©aSåu˘Inô
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
);

496 
uöt32_t
 
SDIO_GëD©aCou¡î
();

497 
uöt32_t
 
SDIO_RódD©a
();

498 
SDIO_WrôeD©a
(
uöt32_t
 
D©a
);

499 
uöt32_t
 
SDIO_GëFIFOCou¡
();

500 
SDIO_SèπSDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
);

501 
SDIO_St›SDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
);

502 
SDIO_SëSDIORódWaôMode
(
uöt32_t
 
SDIO_RódWaôMode
);

503 
SDIO_SëSDIOO≥øti⁄
(
Fun˘i⁄ÆSèã
 
NewSèã
);

504 
SDIO_SídSDIOSu•ídCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

505 
SDIO_Comm™dCom∂ëi⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

506 
SDIO_CEATAITCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

507 
SDIO_SídCEATACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

508 
FœgSètus
 
SDIO_GëFœgSètus
(
uöt32_t
 
SDIO_FLAG
);

509 
SDIO_CÀ¨Fœg
(
uöt32_t
 
SDIO_FLAG
);

510 
ITSètus
 
SDIO_GëITSètus
(
uöt32_t
 
SDIO_IT
);

511 
SDIO_CÀ¨ITPídögBô
(
uöt32_t
 
SDIO_IT
);

513 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_spi.h

23 #i‚de‡
__STM32F10x_SPI_H


24 
	#__STM32F10x_SPI_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

51 
uöt16_t
 
SPI_Dúe˘i⁄
;

54 
uöt16_t
 
SPI_Mode
;

57 
uöt16_t
 
SPI_D©aSize
;

60 
uöt16_t
 
SPI_CPOL
;

63 
uöt16_t
 
SPI_CPHA
;

66 
uöt16_t
 
SPI_NSS
;

70 
uöt16_t
 
SPI_BaudR©ePªsˇÀr
;

76 
uöt16_t
 
SPI_Fú°Bô
;

79 
uöt16_t
 
SPI_CRCPﬁynomül
;

80 }
	tSPI_InôTy≥Def
;

89 
uöt16_t
 
I2S_Mode
;

92 
uöt16_t
 
I2S_Sènd¨d
;

95 
uöt16_t
 
I2S_D©aF‹m©
;

98 
uöt16_t
 
I2S_MCLKOuçut
;

101 
uöt32_t
 
I2S_AudioFªq
;

104 
uöt16_t
 
I2S_CPOL
;

106 }
	tI2S_InôTy≥Def
;

116 
	#IS_SPI_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
SPI1
) || \

117 ((
PERIPH
Ë=
SPI2
) || \

118 ((
PERIPH
Ë=
SPI3
))

	)

120 
	#IS_SPI_23_PERIPH
(
PERIPH
Ë(((PERIPHË=
SPI2
) || \

121 ((
PERIPH
Ë=
SPI3
))

	)

127 
	#SPI_Dúe˘i⁄_2Löes_FuŒDu∂ex
 ((
uöt16_t
)0x0000)

	)

128 
	#SPI_Dúe˘i⁄_2Löes_RxO∆y
 ((
uöt16_t
)0x0400)

	)

129 
	#SPI_Dúe˘i⁄_1Löe_Rx
 ((
uöt16_t
)0x8000)

	)

130 
	#SPI_Dúe˘i⁄_1Löe_Tx
 ((
uöt16_t
)0xC000)

	)

131 
	#IS_SPI_DIRECTION_MODE
(
MODE
Ë(((MODEË=
SPI_Dúe˘i⁄_2Löes_FuŒDu∂ex
) || \

132 ((
MODE
Ë=
SPI_Dúe˘i⁄_2Löes_RxO∆y
) || \

133 ((
MODE
Ë=
SPI_Dúe˘i⁄_1Löe_Rx
) || \

134 ((
MODE
Ë=
SPI_Dúe˘i⁄_1Löe_Tx
))

	)

143 
	#SPI_Mode_Ma°î
 ((
uöt16_t
)0x0104)

	)

144 
	#SPI_Mode_Sœve
 ((
uöt16_t
)0x0000)

	)

145 
	#IS_SPI_MODE
(
MODE
Ë(((MODEË=
SPI_Mode_Ma°î
) || \

146 ((
MODE
Ë=
SPI_Mode_Sœve
))

	)

155 
	#SPI_D©aSize_16b
 ((
uöt16_t
)0x0800)

	)

156 
	#SPI_D©aSize_8b
 ((
uöt16_t
)0x0000)

	)

157 
	#IS_SPI_DATASIZE
(
DATASIZE
Ë(((DATASIZEË=
SPI_D©aSize_16b
) || \

158 ((
DATASIZE
Ë=
SPI_D©aSize_8b
))

	)

167 
	#SPI_CPOL_Low
 ((
uöt16_t
)0x0000)

	)

168 
	#SPI_CPOL_High
 ((
uöt16_t
)0x0002)

	)

169 
	#IS_SPI_CPOL
(
CPOL
Ë(((CPOLË=
SPI_CPOL_Low
) || \

170 ((
CPOL
Ë=
SPI_CPOL_High
))

	)

179 
	#SPI_CPHA_1Edge
 ((
uöt16_t
)0x0000)

	)

180 
	#SPI_CPHA_2Edge
 ((
uöt16_t
)0x0001)

	)

181 
	#IS_SPI_CPHA
(
CPHA
Ë(((CPHAË=
SPI_CPHA_1Edge
) || \

182 ((
CPHA
Ë=
SPI_CPHA_2Edge
))

	)

191 
	#SPI_NSS_So·
 ((
uöt16_t
)0x0200)

	)

192 
	#SPI_NSS_H¨d
 ((
uöt16_t
)0x0000)

	)

193 
	#IS_SPI_NSS
(
NSS
Ë(((NSSË=
SPI_NSS_So·
) || \

194 ((
NSS
Ë=
SPI_NSS_H¨d
))

	)

203 
	#SPI_BaudR©ePªsˇÀr_2
 ((
uöt16_t
)0x0000)

	)

204 
	#SPI_BaudR©ePªsˇÀr_4
 ((
uöt16_t
)0x0008)

	)

205 
	#SPI_BaudR©ePªsˇÀr_8
 ((
uöt16_t
)0x0010)

	)

206 
	#SPI_BaudR©ePªsˇÀr_16
 ((
uöt16_t
)0x0018)

	)

207 
	#SPI_BaudR©ePªsˇÀr_32
 ((
uöt16_t
)0x0020)

	)

208 
	#SPI_BaudR©ePªsˇÀr_64
 ((
uöt16_t
)0x0028)

	)

209 
	#SPI_BaudR©ePªsˇÀr_128
 ((
uöt16_t
)0x0030)

	)

210 
	#SPI_BaudR©ePªsˇÀr_256
 ((
uöt16_t
)0x0038)

	)

211 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
SPI_BaudR©ePªsˇÀr_2
) || \

212 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_4
) || \

213 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_8
) || \

214 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_16
) || \

215 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_32
) || \

216 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_64
) || \

217 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_128
) || \

218 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_256
))

	)

227 
	#SPI_Fú°Bô_MSB
 ((
uöt16_t
)0x0000)

	)

228 
	#SPI_Fú°Bô_LSB
 ((
uöt16_t
)0x0080)

	)

229 
	#IS_SPI_FIRST_BIT
(
BIT
Ë(((BITË=
SPI_Fú°Bô_MSB
) || \

230 ((
BIT
Ë=
SPI_Fú°Bô_LSB
))

	)

239 
	#I2S_Mode_SœveTx
 ((
uöt16_t
)0x0000)

	)

240 
	#I2S_Mode_SœveRx
 ((
uöt16_t
)0x0100)

	)

241 
	#I2S_Mode_Ma°îTx
 ((
uöt16_t
)0x0200)

	)

242 
	#I2S_Mode_Ma°îRx
 ((
uöt16_t
)0x0300)

	)

243 
	#IS_I2S_MODE
(
MODE
Ë(((MODEË=
I2S_Mode_SœveTx
) || \

244 ((
MODE
Ë=
I2S_Mode_SœveRx
) || \

245 ((
MODE
Ë=
I2S_Mode_Ma°îTx
) || \

246 ((
MODE
Ë=
I2S_Mode_Ma°îRx
Ë)

	)

255 
	#I2S_Sènd¨d_Phûlùs
 ((
uöt16_t
)0x0000)

	)

256 
	#I2S_Sènd¨d_MSB
 ((
uöt16_t
)0x0010)

	)

257 
	#I2S_Sènd¨d_LSB
 ((
uöt16_t
)0x0020)

	)

258 
	#I2S_Sènd¨d_PCMSh‹t
 ((
uöt16_t
)0x0030)

	)

259 
	#I2S_Sènd¨d_PCML⁄g
 ((
uöt16_t
)0x00B0)

	)

260 
	#IS_I2S_STANDARD
(
STANDARD
Ë(((STANDARDË=
I2S_Sènd¨d_Phûlùs
) || \

261 ((
STANDARD
Ë=
I2S_Sènd¨d_MSB
) || \

262 ((
STANDARD
Ë=
I2S_Sènd¨d_LSB
) || \

263 ((
STANDARD
Ë=
I2S_Sènd¨d_PCMSh‹t
) || \

264 ((
STANDARD
Ë=
I2S_Sènd¨d_PCML⁄g
))

	)

273 
	#I2S_D©aF‹m©_16b
 ((
uöt16_t
)0x0000)

	)

274 
	#I2S_D©aF‹m©_16bexãnded
 ((
uöt16_t
)0x0001)

	)

275 
	#I2S_D©aF‹m©_24b
 ((
uöt16_t
)0x0003)

	)

276 
	#I2S_D©aF‹m©_32b
 ((
uöt16_t
)0x0005)

	)

277 
	#IS_I2S_DATA_FORMAT
(
FORMAT
Ë(((FORMATË=
I2S_D©aF‹m©_16b
) || \

278 ((
FORMAT
Ë=
I2S_D©aF‹m©_16bexãnded
) || \

279 ((
FORMAT
Ë=
I2S_D©aF‹m©_24b
) || \

280 ((
FORMAT
Ë=
I2S_D©aF‹m©_32b
))

	)

289 
	#I2S_MCLKOuçut_E«bÀ
 ((
uöt16_t
)0x0200)

	)

290 
	#I2S_MCLKOuçut_DißbÀ
 ((
uöt16_t
)0x0000)

	)

291 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
Ë(((OUTPUTË=
I2S_MCLKOuçut_E«bÀ
) || \

292 ((
OUTPUT
Ë=
I2S_MCLKOuçut_DißbÀ
))

	)

301 
	#I2S_AudioFªq_96k
 ((
uöt32_t
)96000)

	)

302 
	#I2S_AudioFªq_48k
 ((
uöt32_t
)48000)

	)

303 
	#I2S_AudioFªq_44k
 ((
uöt32_t
)44100)

	)

304 
	#I2S_AudioFªq_32k
 ((
uöt32_t
)32000)

	)

305 
	#I2S_AudioFªq_22k
 ((
uöt32_t
)22050)

	)

306 
	#I2S_AudioFªq_16k
 ((
uöt32_t
)16000)

	)

307 
	#I2S_AudioFªq_11k
 ((
uöt32_t
)11025)

	)

308 
	#I2S_AudioFªq_8k
 ((
uöt32_t
)8000)

	)

309 
	#I2S_AudioFªq_DeÁu…
 ((
uöt32_t
)2)

	)

310 
	#IS_I2S_AUDIO_FREQ
(
FREQ
Ë(((FREQË=
I2S_AudioFªq_96k
) || \

311 ((
FREQ
Ë=
I2S_AudioFªq_48k
) || \

312 ((
FREQ
Ë=
I2S_AudioFªq_44k
) || \

313 ((
FREQ
Ë=
I2S_AudioFªq_32k
) || \

314 ((
FREQ
Ë=
I2S_AudioFªq_22k
) || \

315 ((
FREQ
Ë=
I2S_AudioFªq_16k
) || \

316 ((
FREQ
Ë=
I2S_AudioFªq_11k
) || \

317 ((
FREQ
Ë=
I2S_AudioFªq_8k
) || \

318 ((
FREQ
Ë=
I2S_AudioFªq_DeÁu…
))

	)

327 
	#I2S_CPOL_Low
 ((
uöt16_t
)0x0000)

	)

328 
	#I2S_CPOL_High
 ((
uöt16_t
)0x0008)

	)

329 
	#IS_I2S_CPOL
(
CPOL
Ë(((CPOLË=
I2S_CPOL_Low
) || \

330 ((
CPOL
Ë=
I2S_CPOL_High
))

	)

339 
	#SPI_I2S_DMAReq_Tx
 ((
uöt16_t
)0x0002)

	)

340 
	#SPI_I2S_DMAReq_Rx
 ((
uöt16_t
)0x0001)

	)

341 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
Ë((((DMAREQË& (
uöt16_t
)0xFFFCË=0x00Ë&& ((DMAREQË!0x00))

	)

350 
	#SPI_NSSI¡î«lSo·_Së
 ((
uöt16_t
)0x0100)

	)

351 
	#SPI_NSSI¡î«lSo·_Re£t
 ((
uöt16_t
)0xFEFF)

	)

352 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
Ë(((INTERNALË=
SPI_NSSI¡î«lSo·_Së
) || \

353 ((
INTERNAL
Ë=
SPI_NSSI¡î«lSo·_Re£t
))

	)

362 
	#SPI_CRC_Tx
 ((
uöt8_t
)0x00)

	)

363 
	#SPI_CRC_Rx
 ((
uöt8_t
)0x01)

	)

364 
	#IS_SPI_CRC
(
CRC
Ë(((CRCË=
SPI_CRC_Tx
Ë|| ((CRCË=
SPI_CRC_Rx
))

	)

373 
	#SPI_Dúe˘i⁄_Rx
 ((
uöt16_t
)0xBFFF)

	)

374 
	#SPI_Dúe˘i⁄_Tx
 ((
uöt16_t
)0x4000)

	)

375 
	#IS_SPI_DIRECTION
(
DIRECTION
Ë(((DIRECTIONË=
SPI_Dúe˘i⁄_Rx
) || \

376 ((
DIRECTION
Ë=
SPI_Dúe˘i⁄_Tx
))

	)

385 
	#SPI_I2S_IT_TXE
 ((
uöt8_t
)0x71)

	)

386 
	#SPI_I2S_IT_RXNE
 ((
uöt8_t
)0x60)

	)

387 
	#SPI_I2S_IT_ERR
 ((
uöt8_t
)0x50)

	)

388 
	#IS_SPI_I2S_CONFIG_IT
(
IT
Ë(((ITË=
SPI_I2S_IT_TXE
) || \

389 ((
IT
Ë=
SPI_I2S_IT_RXNE
) || \

390 ((
IT
Ë=
SPI_I2S_IT_ERR
))

	)

391 
	#SPI_I2S_IT_OVR
 ((
uöt8_t
)0x56)

	)

392 
	#SPI_IT_MODF
 ((
uöt8_t
)0x55)

	)

393 
	#SPI_IT_CRCERR
 ((
uöt8_t
)0x54)

	)

394 
	#I2S_IT_UDR
 ((
uöt8_t
)0x53)

	)

395 
	#IS_SPI_I2S_CLEAR_IT
(
IT
Ë(((ITË=
SPI_IT_CRCERR
))

	)

396 
	#IS_SPI_I2S_GET_IT
(
IT
Ë(((ITË=
SPI_I2S_IT_RXNE
Ë|| ((ITË=
SPI_I2S_IT_TXE
) || \

397 ((
IT
Ë=
I2S_IT_UDR
Ë|| ((ITË=
SPI_IT_CRCERR
) || \

398 ((
IT
Ë=
SPI_IT_MODF
Ë|| ((ITË=
SPI_I2S_IT_OVR
))

	)

407 
	#SPI_I2S_FLAG_RXNE
 ((
uöt16_t
)0x0001)

	)

408 
	#SPI_I2S_FLAG_TXE
 ((
uöt16_t
)0x0002)

	)

409 
	#I2S_FLAG_CHSIDE
 ((
uöt16_t
)0x0004)

	)

410 
	#I2S_FLAG_UDR
 ((
uöt16_t
)0x0008)

	)

411 
	#SPI_FLAG_CRCERR
 ((
uöt16_t
)0x0010)

	)

412 
	#SPI_FLAG_MODF
 ((
uöt16_t
)0x0020)

	)

413 
	#SPI_I2S_FLAG_OVR
 ((
uöt16_t
)0x0040)

	)

414 
	#SPI_I2S_FLAG_BSY
 ((
uöt16_t
)0x0080)

	)

415 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
Ë(((FLAGË=
SPI_FLAG_CRCERR
))

	)

416 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
Ë(((FLAGË=
SPI_I2S_FLAG_BSY
Ë|| ((FLAGË=
SPI_I2S_FLAG_OVR
) || \

417 ((
FLAG
Ë=
SPI_FLAG_MODF
Ë|| ((FLAGË=
SPI_FLAG_CRCERR
) || \

418 ((
FLAG
Ë=
I2S_FLAG_UDR
Ë|| ((FLAGË=
I2S_FLAG_CHSIDE
) || \

419 ((
FLAG
Ë=
SPI_I2S_FLAG_TXE
Ë|| ((FLAGË=
SPI_I2S_FLAG_RXNE
))

	)

428 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
Ë((POLYNOMIALË>0x1)

	)

449 
SPI_I2S_DeInô
(
SPI_Ty≥Def
* 
SPIx
);

450 
SPI_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
SPI_InôTy≥Def
* 
SPI_InôSåu˘
);

451 
I2S_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
I2S_InôTy≥Def
* 
I2S_InôSåu˘
);

452 
SPI_Såu˘Inô
(
SPI_InôTy≥Def
* 
SPI_InôSåu˘
);

453 
I2S_Såu˘Inô
(
I2S_InôTy≥Def
* 
I2S_InôSåu˘
);

454 
SPI_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

455 
I2S_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

456 
SPI_I2S_ITC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

457 
SPI_I2S_DMACmd
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

458 
SPI_I2S_SídD©a
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
D©a
);

459 
uöt16_t
 
SPI_I2S_Re˚iveD©a
(
SPI_Ty≥Def
* 
SPIx
);

460 
SPI_NSSI¡î«lSo·w¨eC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_NSSI¡î«lSo·
);

461 
SPI_SSOuçutCmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

462 
SPI_D©aSizeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_D©aSize
);

463 
SPI_TønsmôCRC
(
SPI_Ty≥Def
* 
SPIx
);

464 
SPI_CÆcuœãCRC
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

465 
uöt16_t
 
SPI_GëCRC
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_CRC
);

466 
uöt16_t
 
SPI_GëCRCPﬁynomül
(
SPI_Ty≥Def
* 
SPIx
);

467 
SPI_BiDúe˘i⁄ÆLöeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_Dúe˘i⁄
);

468 
FœgSètus
 
SPI_I2S_GëFœgSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
);

469 
SPI_I2S_CÀ¨Fœg
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
);

470 
ITSètus
 
SPI_I2S_GëITSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
);

471 
SPI_I2S_CÀ¨ITPídögBô
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
);

473 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_tim.h

23 #i‚de‡
__STM32F10x_TIM_H


24 
	#__STM32F10x_TIM_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

52 
uöt16_t
 
TIM_PªsˇÀr
;

55 
uöt16_t
 
TIM_Cou¡îMode
;

58 
uöt16_t
 
TIM_Pîiod
;

62 
uöt16_t
 
TIM_ClockDivisi⁄
;

65 
uöt8_t
 
TIM_Rïëôi⁄Cou¡î
;

73 } 
	tTIM_TimeBa£InôTy≥Def
;

81 
uöt16_t
 
TIM_OCMode
;

84 
uöt16_t
 
TIM_OuçutSèã
;

87 
uöt16_t
 
TIM_OuçutNSèã
;

91 
uöt16_t
 
TIM_Pul£
;

94 
uöt16_t
 
TIM_OCPﬁ¨ôy
;

97 
uöt16_t
 
TIM_OCNPﬁ¨ôy
;

101 
uöt16_t
 
TIM_OCIdÀSèã
;

105 
uöt16_t
 
TIM_OCNIdÀSèã
;

108 } 
	tTIM_OCInôTy≥Def
;

117 
uöt16_t
 
TIM_Ch™√l
;

120 
uöt16_t
 
TIM_ICPﬁ¨ôy
;

123 
uöt16_t
 
TIM_ICSñe˘i⁄
;

126 
uöt16_t
 
TIM_ICPªsˇÀr
;

129 
uöt16_t
 
TIM_ICFûãr
;

131 } 
	tTIM_ICInôTy≥Def
;

141 
uöt16_t
 
TIM_OSSRSèã
;

144 
uöt16_t
 
TIM_OSSISèã
;

147 
uöt16_t
 
TIM_LOCKLevñ
;

150 
uöt16_t
 
TIM_DódTime
;

154 
uöt16_t
 
TIM_Bªak
;

157 
uöt16_t
 
TIM_BªakPﬁ¨ôy
;

160 
uöt16_t
 
TIM_Autom©icOuçut
;

162 } 
	tTIM_BDTRInôTy≥Def
;

168 
	#IS_TIM_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

169 ((
PERIPH
Ë=
TIM2
) || \

170 ((
PERIPH
Ë=
TIM3
) || \

171 ((
PERIPH
Ë=
TIM4
) || \

172 ((
PERIPH
Ë=
TIM5
) || \

173 ((
PERIPH
Ë=
TIM6
) || \

174 ((
PERIPH
Ë=
TIM7
) || \

175 ((
PERIPH
Ë=
TIM8
))

	)

177 
	#IS_TIM_18_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

178 ((
PERIPH
Ë=
TIM8
))

	)

180 
	#IS_TIM_123458_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

181 ((
PERIPH
Ë=
TIM2
) || \

182 ((
PERIPH
Ë=
TIM3
) || \

183 ((
PERIPH
Ë=
TIM4
) || \

184 ((
PERIPH
Ë=
TIM5
) || \

185 ((
PERIPH
Ë=
TIM8
))

	)

194 
	#TIM_OCMode_Timög
 ((
uöt16_t
)0x0000)

	)

195 
	#TIM_OCMode_A˘ive
 ((
uöt16_t
)0x0010)

	)

196 
	#TIM_OCMode_I«˘ive
 ((
uöt16_t
)0x0020)

	)

197 
	#TIM_OCMode_ToggÀ
 ((
uöt16_t
)0x0030)

	)

198 
	#TIM_OCMode_PWM1
 ((
uöt16_t
)0x0060)

	)

199 
	#TIM_OCMode_PWM2
 ((
uöt16_t
)0x0070)

	)

200 
	#IS_TIM_OC_MODE
(
MODE
Ë(((MODEË=
TIM_OCMode_Timög
) || \

201 ((
MODE
Ë=
TIM_OCMode_A˘ive
) || \

202 ((
MODE
Ë=
TIM_OCMode_I«˘ive
) || \

203 ((
MODE
Ë=
TIM_OCMode_ToggÀ
)|| \

204 ((
MODE
Ë=
TIM_OCMode_PWM1
) || \

205 ((
MODE
Ë=
TIM_OCMode_PWM2
))

	)

206 
	#IS_TIM_OCM
(
MODE
Ë(((MODEË=
TIM_OCMode_Timög
) || \

207 ((
MODE
Ë=
TIM_OCMode_A˘ive
) || \

208 ((
MODE
Ë=
TIM_OCMode_I«˘ive
) || \

209 ((
MODE
Ë=
TIM_OCMode_ToggÀ
)|| \

210 ((
MODE
Ë=
TIM_OCMode_PWM1
) || \

211 ((
MODE
Ë=
TIM_OCMode_PWM2
) || \

212 ((
MODE
Ë=
TIM_F‹˚dA˘i⁄_A˘ive
) || \

213 ((
MODE
Ë=
TIM_F‹˚dA˘i⁄_InA˘ive
))

	)

222 
	#TIM_OPMode_SögÀ
 ((
uöt16_t
)0x0008)

	)

223 
	#TIM_OPMode_Rïëôive
 ((
uöt16_t
)0x0000)

	)

224 
	#IS_TIM_OPM_MODE
(
MODE
Ë(((MODEË=
TIM_OPMode_SögÀ
) || \

225 ((
MODE
Ë=
TIM_OPMode_Rïëôive
))

	)

234 
	#TIM_Ch™√l_1
 ((
uöt16_t
)0x0000)

	)

235 
	#TIM_Ch™√l_2
 ((
uöt16_t
)0x0004)

	)

236 
	#TIM_Ch™√l_3
 ((
uöt16_t
)0x0008)

	)

237 
	#TIM_Ch™√l_4
 ((
uöt16_t
)0x000C)

	)

238 
	#IS_TIM_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
TIM_Ch™√l_1
) || \

239 ((
CHANNEL
Ë=
TIM_Ch™√l_2
) || \

240 ((
CHANNEL
Ë=
TIM_Ch™√l_3
) || \

241 ((
CHANNEL
Ë=
TIM_Ch™√l_4
))

	)

242 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
TIM_Ch™√l_1
) || \

243 ((
CHANNEL
Ë=
TIM_Ch™√l_2
))

	)

244 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
TIM_Ch™√l_1
) || \

245 ((
CHANNEL
Ë=
TIM_Ch™√l_2
) || \

246 ((
CHANNEL
Ë=
TIM_Ch™√l_3
))

	)

255 
	#TIM_CKD_DIV1
 ((
uöt16_t
)0x0000)

	)

256 
	#TIM_CKD_DIV2
 ((
uöt16_t
)0x0100)

	)

257 
	#TIM_CKD_DIV4
 ((
uöt16_t
)0x0200)

	)

258 
	#IS_TIM_CKD_DIV
(
DIV
Ë(((DIVË=
TIM_CKD_DIV1
) || \

259 ((
DIV
Ë=
TIM_CKD_DIV2
) || \

260 ((
DIV
Ë=
TIM_CKD_DIV4
))

	)

269 
	#TIM_Cou¡îMode_Up
 ((
uöt16_t
)0x0000)

	)

270 
	#TIM_Cou¡îMode_Down
 ((
uöt16_t
)0x0010)

	)

271 
	#TIM_Cou¡îMode_CíãrAlig√d1
 ((
uöt16_t
)0x0020)

	)

272 
	#TIM_Cou¡îMode_CíãrAlig√d2
 ((
uöt16_t
)0x0040)

	)

273 
	#TIM_Cou¡îMode_CíãrAlig√d3
 ((
uöt16_t
)0x0060)

	)

274 
	#IS_TIM_COUNTER_MODE
(
MODE
Ë(((MODEË=
TIM_Cou¡îMode_Up
) || \

275 ((
MODE
Ë=
TIM_Cou¡îMode_Down
) || \

276 ((
MODE
Ë=
TIM_Cou¡îMode_CíãrAlig√d1
) || \

277 ((
MODE
Ë=
TIM_Cou¡îMode_CíãrAlig√d2
) || \

278 ((
MODE
Ë=
TIM_Cou¡îMode_CíãrAlig√d3
))

	)

287 
	#TIM_OCPﬁ¨ôy_High
 ((
uöt16_t
)0x0000)

	)

288 
	#TIM_OCPﬁ¨ôy_Low
 ((
uöt16_t
)0x0002)

	)

289 
	#IS_TIM_OC_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_OCPﬁ¨ôy_High
) || \

290 ((
POLARITY
Ë=
TIM_OCPﬁ¨ôy_Low
))

	)

299 
	#TIM_OCNPﬁ¨ôy_High
 ((
uöt16_t
)0x0000)

	)

300 
	#TIM_OCNPﬁ¨ôy_Low
 ((
uöt16_t
)0x0008)

	)

301 
	#IS_TIM_OCN_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_OCNPﬁ¨ôy_High
) || \

302 ((
POLARITY
Ë=
TIM_OCNPﬁ¨ôy_Low
))

	)

311 
	#TIM_OuçutSèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

312 
	#TIM_OuçutSèã_E«bÀ
 ((
uöt16_t
)0x0001)

	)

313 
	#IS_TIM_OUTPUT_STATE
(
STATE
Ë(((STATEË=
TIM_OuçutSèã_DißbÀ
) || \

314 ((
STATE
Ë=
TIM_OuçutSèã_E«bÀ
))

	)

323 
	#TIM_OuçutNSèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

324 
	#TIM_OuçutNSèã_E«bÀ
 ((
uöt16_t
)0x0004)

	)

325 
	#IS_TIM_OUTPUTN_STATE
(
STATE
Ë(((STATEË=
TIM_OuçutNSèã_DißbÀ
) || \

326 ((
STATE
Ë=
TIM_OuçutNSèã_E«bÀ
))

	)

335 
	#TIM_CCx_E«bÀ
 ((
uöt16_t
)0x0001)

	)

336 
	#TIM_CCx_DißbÀ
 ((
uöt16_t
)0x0000)

	)

337 
	#IS_TIM_CCX
(
CCX
Ë(((CCXË=
TIM_CCx_E«bÀ
) || \

338 ((
CCX
Ë=
TIM_CCx_DißbÀ
))

	)

347 
	#TIM_CCxN_E«bÀ
 ((
uöt16_t
)0x0004)

	)

348 
	#TIM_CCxN_DißbÀ
 ((
uöt16_t
)0x0000)

	)

349 
	#IS_TIM_CCXN
(
CCXN
Ë(((CCXNË=
TIM_CCxN_E«bÀ
) || \

350 ((
CCXN
Ë=
TIM_CCxN_DißbÀ
))

	)

359 
	#TIM_Bªak_E«bÀ
 ((
uöt16_t
)0x1000)

	)

360 
	#TIM_Bªak_DißbÀ
 ((
uöt16_t
)0x0000)

	)

361 
	#IS_TIM_BREAK_STATE
(
STATE
Ë(((STATEË=
TIM_Bªak_E«bÀ
) || \

362 ((
STATE
Ë=
TIM_Bªak_DißbÀ
))

	)

371 
	#TIM_BªakPﬁ¨ôy_Low
 ((
uöt16_t
)0x0000)

	)

372 
	#TIM_BªakPﬁ¨ôy_High
 ((
uöt16_t
)0x2000)

	)

373 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_BªakPﬁ¨ôy_Low
) || \

374 ((
POLARITY
Ë=
TIM_BªakPﬁ¨ôy_High
))

	)

383 
	#TIM_Autom©icOuçut_E«bÀ
 ((
uöt16_t
)0x4000)

	)

384 
	#TIM_Autom©icOuçut_DißbÀ
 ((
uöt16_t
)0x0000)

	)

385 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
Ë(((STATEË=
TIM_Autom©icOuçut_E«bÀ
) || \

386 ((
STATE
Ë=
TIM_Autom©icOuçut_DißbÀ
))

	)

395 
	#TIM_LOCKLevñ_OFF
 ((
uöt16_t
)0x0000)

	)

396 
	#TIM_LOCKLevñ_1
 ((
uöt16_t
)0x0100)

	)

397 
	#TIM_LOCKLevñ_2
 ((
uöt16_t
)0x0200)

	)

398 
	#TIM_LOCKLevñ_3
 ((
uöt16_t
)0x0300)

	)

399 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
Ë(((LEVELË=
TIM_LOCKLevñ_OFF
) || \

400 ((
LEVEL
Ë=
TIM_LOCKLevñ_1
) || \

401 ((
LEVEL
Ë=
TIM_LOCKLevñ_2
) || \

402 ((
LEVEL
Ë=
TIM_LOCKLevñ_3
))

	)

411 
	#TIM_OSSISèã_E«bÀ
 ((
uöt16_t
)0x0400)

	)

412 
	#TIM_OSSISèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

413 
	#IS_TIM_OSSI_STATE
(
STATE
Ë(((STATEË=
TIM_OSSISèã_E«bÀ
) || \

414 ((
STATE
Ë=
TIM_OSSISèã_DißbÀ
))

	)

423 
	#TIM_OSSRSèã_E«bÀ
 ((
uöt16_t
)0x0800)

	)

424 
	#TIM_OSSRSèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

425 
	#IS_TIM_OSSR_STATE
(
STATE
Ë(((STATEË=
TIM_OSSRSèã_E«bÀ
) || \

426 ((
STATE
Ë=
TIM_OSSRSèã_DißbÀ
))

	)

435 
	#TIM_OCIdÀSèã_Së
 ((
uöt16_t
)0x0100)

	)

436 
	#TIM_OCIdÀSèã_Re£t
 ((
uöt16_t
)0x0000)

	)

437 
	#IS_TIM_OCIDLE_STATE
(
STATE
Ë(((STATEË=
TIM_OCIdÀSèã_Së
) || \

438 ((
STATE
Ë=
TIM_OCIdÀSèã_Re£t
))

	)

447 
	#TIM_OCNIdÀSèã_Së
 ((
uöt16_t
)0x0200)

	)

448 
	#TIM_OCNIdÀSèã_Re£t
 ((
uöt16_t
)0x0000)

	)

449 
	#IS_TIM_OCNIDLE_STATE
(
STATE
Ë(((STATEË=
TIM_OCNIdÀSèã_Së
) || \

450 ((
STATE
Ë=
TIM_OCNIdÀSèã_Re£t
))

	)

459 
	#TIM_ICPﬁ¨ôy_Risög
 ((
uöt16_t
)0x0000)

	)

460 
	#TIM_ICPﬁ¨ôy_FÆlög
 ((
uöt16_t
)0x0002)

	)

461 
	#IS_TIM_IC_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_ICPﬁ¨ôy_Risög
) || \

462 ((
POLARITY
Ë=
TIM_ICPﬁ¨ôy_FÆlög
))

	)

471 
	#TIM_ICSñe˘i⁄_Dúe˘TI
 ((
uöt16_t
)0x0001Ë

	)

473 
	#TIM_ICSñe˘i⁄_Indúe˘TI
 ((
uöt16_t
)0x0002Ë

	)

475 
	#TIM_ICSñe˘i⁄_TRC
 ((
uöt16_t
)0x0003Ë

	)

476 
	#IS_TIM_IC_SELECTION
(
SELECTION
Ë(((SELECTIONË=
TIM_ICSñe˘i⁄_Dúe˘TI
) || \

477 ((
SELECTION
Ë=
TIM_ICSñe˘i⁄_Indúe˘TI
) || \

478 ((
SELECTION
Ë=
TIM_ICSñe˘i⁄_TRC
))

	)

487 
	#TIM_ICPSC_DIV1
 ((
uöt16_t
)0x0000Ë

	)

488 
	#TIM_ICPSC_DIV2
 ((
uöt16_t
)0x0004Ë

	)

489 
	#TIM_ICPSC_DIV4
 ((
uöt16_t
)0x0008Ë

	)

490 
	#TIM_ICPSC_DIV8
 ((
uöt16_t
)0x000CË

	)

491 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
TIM_ICPSC_DIV1
) || \

492 ((
PRESCALER
Ë=
TIM_ICPSC_DIV2
) || \

493 ((
PRESCALER
Ë=
TIM_ICPSC_DIV4
) || \

494 ((
PRESCALER
Ë=
TIM_ICPSC_DIV8
))

	)

503 
	#TIM_IT_Upd©e
 ((
uöt16_t
)0x0001)

	)

504 
	#TIM_IT_CC1
 ((
uöt16_t
)0x0002)

	)

505 
	#TIM_IT_CC2
 ((
uöt16_t
)0x0004)

	)

506 
	#TIM_IT_CC3
 ((
uöt16_t
)0x0008)

	)

507 
	#TIM_IT_CC4
 ((
uöt16_t
)0x0010)

	)

508 
	#TIM_IT_COM
 ((
uöt16_t
)0x0020)

	)

509 
	#TIM_IT_Triggî
 ((
uöt16_t
)0x0040)

	)

510 
	#TIM_IT_Bªak
 ((
uöt16_t
)0x0080)

	)

511 
	#IS_TIM_IT
(
IT
Ë((((ITË& (
uöt16_t
)0xFF00Ë=0x0000Ë&& ((ITË!0x0000))

	)

513 
	#IS_TIM_GET_IT
(
IT
Ë(((ITË=
TIM_IT_Upd©e
) || \

514 ((
IT
Ë=
TIM_IT_CC1
) || \

515 ((
IT
Ë=
TIM_IT_CC2
) || \

516 ((
IT
Ë=
TIM_IT_CC3
) || \

517 ((
IT
Ë=
TIM_IT_CC4
) || \

518 ((
IT
Ë=
TIM_IT_COM
) || \

519 ((
IT
Ë=
TIM_IT_Triggî
) || \

520 ((
IT
Ë=
TIM_IT_Bªak
))

	)

529 
	#TIM_DMABa£_CR1
 ((
uöt16_t
)0x0000)

	)

530 
	#TIM_DMABa£_CR2
 ((
uöt16_t
)0x0001)

	)

531 
	#TIM_DMABa£_SMCR
 ((
uöt16_t
)0x0002)

	)

532 
	#TIM_DMABa£_DIER
 ((
uöt16_t
)0x0003)

	)

533 
	#TIM_DMABa£_SR
 ((
uöt16_t
)0x0004)

	)

534 
	#TIM_DMABa£_EGR
 ((
uöt16_t
)0x0005)

	)

535 
	#TIM_DMABa£_CCMR1
 ((
uöt16_t
)0x0006)

	)

536 
	#TIM_DMABa£_CCMR2
 ((
uöt16_t
)0x0007)

	)

537 
	#TIM_DMABa£_CCER
 ((
uöt16_t
)0x0008)

	)

538 
	#TIM_DMABa£_CNT
 ((
uöt16_t
)0x0009)

	)

539 
	#TIM_DMABa£_PSC
 ((
uöt16_t
)0x000A)

	)

540 
	#TIM_DMABa£_ARR
 ((
uöt16_t
)0x000B)

	)

541 
	#TIM_DMABa£_RCR
 ((
uöt16_t
)0x000C)

	)

542 
	#TIM_DMABa£_CCR1
 ((
uöt16_t
)0x000D)

	)

543 
	#TIM_DMABa£_CCR2
 ((
uöt16_t
)0x000E)

	)

544 
	#TIM_DMABa£_CCR3
 ((
uöt16_t
)0x000F)

	)

545 
	#TIM_DMABa£_CCR4
 ((
uöt16_t
)0x0010)

	)

546 
	#TIM_DMABa£_BDTR
 ((
uöt16_t
)0x0011)

	)

547 
	#TIM_DMABa£_DCR
 ((
uöt16_t
)0x0012)

	)

548 
	#IS_TIM_DMA_BASE
(
BASE
Ë(((BASEË=
TIM_DMABa£_CR1
) || \

549 ((
BASE
Ë=
TIM_DMABa£_CR2
) || \

550 ((
BASE
Ë=
TIM_DMABa£_SMCR
) || \

551 ((
BASE
Ë=
TIM_DMABa£_DIER
) || \

552 ((
BASE
Ë=
TIM_DMABa£_SR
) || \

553 ((
BASE
Ë=
TIM_DMABa£_EGR
) || \

554 ((
BASE
Ë=
TIM_DMABa£_CCMR1
) || \

555 ((
BASE
Ë=
TIM_DMABa£_CCMR2
) || \

556 ((
BASE
Ë=
TIM_DMABa£_CCER
) || \

557 ((
BASE
Ë=
TIM_DMABa£_CNT
) || \

558 ((
BASE
Ë=
TIM_DMABa£_PSC
) || \

559 ((
BASE
Ë=
TIM_DMABa£_ARR
) || \

560 ((
BASE
Ë=
TIM_DMABa£_RCR
) || \

561 ((
BASE
Ë=
TIM_DMABa£_CCR1
) || \

562 ((
BASE
Ë=
TIM_DMABa£_CCR2
) || \

563 ((
BASE
Ë=
TIM_DMABa£_CCR3
) || \

564 ((
BASE
Ë=
TIM_DMABa£_CCR4
) || \

565 ((
BASE
Ë=
TIM_DMABa£_BDTR
) || \

566 ((
BASE
Ë=
TIM_DMABa£_DCR
))

	)

575 
	#TIM_DMABur°Lígth_1Byã
 ((
uöt16_t
)0x0000)

	)

576 
	#TIM_DMABur°Lígth_2Byãs
 ((
uöt16_t
)0x0100)

	)

577 
	#TIM_DMABur°Lígth_3Byãs
 ((
uöt16_t
)0x0200)

	)

578 
	#TIM_DMABur°Lígth_4Byãs
 ((
uöt16_t
)0x0300)

	)

579 
	#TIM_DMABur°Lígth_5Byãs
 ((
uöt16_t
)0x0400)

	)

580 
	#TIM_DMABur°Lígth_6Byãs
 ((
uöt16_t
)0x0500)

	)

581 
	#TIM_DMABur°Lígth_7Byãs
 ((
uöt16_t
)0x0600)

	)

582 
	#TIM_DMABur°Lígth_8Byãs
 ((
uöt16_t
)0x0700)

	)

583 
	#TIM_DMABur°Lígth_9Byãs
 ((
uöt16_t
)0x0800)

	)

584 
	#TIM_DMABur°Lígth_10Byãs
 ((
uöt16_t
)0x0900)

	)

585 
	#TIM_DMABur°Lígth_11Byãs
 ((
uöt16_t
)0x0A00)

	)

586 
	#TIM_DMABur°Lígth_12Byãs
 ((
uöt16_t
)0x0B00)

	)

587 
	#TIM_DMABur°Lígth_13Byãs
 ((
uöt16_t
)0x0C00)

	)

588 
	#TIM_DMABur°Lígth_14Byãs
 ((
uöt16_t
)0x0D00)

	)

589 
	#TIM_DMABur°Lígth_15Byãs
 ((
uöt16_t
)0x0E00)

	)

590 
	#TIM_DMABur°Lígth_16Byãs
 ((
uöt16_t
)0x0F00)

	)

591 
	#TIM_DMABur°Lígth_17Byãs
 ((
uöt16_t
)0x1000)

	)

592 
	#TIM_DMABur°Lígth_18Byãs
 ((
uöt16_t
)0x1100)

	)

593 
	#IS_TIM_DMA_LENGTH
(
LENGTH
Ë(((LENGTHË=
TIM_DMABur°Lígth_1Byã
) || \

594 ((
LENGTH
Ë=
TIM_DMABur°Lígth_2Byãs
) || \

595 ((
LENGTH
Ë=
TIM_DMABur°Lígth_3Byãs
) || \

596 ((
LENGTH
Ë=
TIM_DMABur°Lígth_4Byãs
) || \

597 ((
LENGTH
Ë=
TIM_DMABur°Lígth_5Byãs
) || \

598 ((
LENGTH
Ë=
TIM_DMABur°Lígth_6Byãs
) || \

599 ((
LENGTH
Ë=
TIM_DMABur°Lígth_7Byãs
) || \

600 ((
LENGTH
Ë=
TIM_DMABur°Lígth_8Byãs
) || \

601 ((
LENGTH
Ë=
TIM_DMABur°Lígth_9Byãs
) || \

602 ((
LENGTH
Ë=
TIM_DMABur°Lígth_10Byãs
) || \

603 ((
LENGTH
Ë=
TIM_DMABur°Lígth_11Byãs
) || \

604 ((
LENGTH
Ë=
TIM_DMABur°Lígth_12Byãs
) || \

605 ((
LENGTH
Ë=
TIM_DMABur°Lígth_13Byãs
) || \

606 ((
LENGTH
Ë=
TIM_DMABur°Lígth_14Byãs
) || \

607 ((
LENGTH
Ë=
TIM_DMABur°Lígth_15Byãs
) || \

608 ((
LENGTH
Ë=
TIM_DMABur°Lígth_16Byãs
) || \

609 ((
LENGTH
Ë=
TIM_DMABur°Lígth_17Byãs
) || \

610 ((
LENGTH
Ë=
TIM_DMABur°Lígth_18Byãs
))

	)

619 
	#TIM_DMA_Upd©e
 ((
uöt16_t
)0x0100)

	)

620 
	#TIM_DMA_CC1
 ((
uöt16_t
)0x0200)

	)

621 
	#TIM_DMA_CC2
 ((
uöt16_t
)0x0400)

	)

622 
	#TIM_DMA_CC3
 ((
uöt16_t
)0x0800)

	)

623 
	#TIM_DMA_CC4
 ((
uöt16_t
)0x1000)

	)

624 
	#TIM_DMA_COM
 ((
uöt16_t
)0x2000)

	)

625 
	#TIM_DMA_Triggî
 ((
uöt16_t
)0x4000)

	)

626 
	#IS_TIM_DMA_SOURCE
(
SOURCE
Ë((((SOURCEË& (
uöt16_t
)0x80FFË=0x0000Ë&& ((SOURCEË!0x0000))

	)

636 
	#TIM_ExtTRGPSC_OFF
 ((
uöt16_t
)0x0000)

	)

637 
	#TIM_ExtTRGPSC_DIV2
 ((
uöt16_t
)0x1000)

	)

638 
	#TIM_ExtTRGPSC_DIV4
 ((
uöt16_t
)0x2000)

	)

639 
	#TIM_ExtTRGPSC_DIV8
 ((
uöt16_t
)0x3000)

	)

640 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
TIM_ExtTRGPSC_OFF
) || \

641 ((
PRESCALER
Ë=
TIM_ExtTRGPSC_DIV2
) || \

642 ((
PRESCALER
Ë=
TIM_ExtTRGPSC_DIV4
) || \

643 ((
PRESCALER
Ë=
TIM_ExtTRGPSC_DIV8
))

	)

652 
	#TIM_TS_ITR0
 ((
uöt16_t
)0x0000)

	)

653 
	#TIM_TS_ITR1
 ((
uöt16_t
)0x0010)

	)

654 
	#TIM_TS_ITR2
 ((
uöt16_t
)0x0020)

	)

655 
	#TIM_TS_ITR3
 ((
uöt16_t
)0x0030)

	)

656 
	#TIM_TS_TI1F_ED
 ((
uöt16_t
)0x0040)

	)

657 
	#TIM_TS_TI1FP1
 ((
uöt16_t
)0x0050)

	)

658 
	#TIM_TS_TI2FP2
 ((
uöt16_t
)0x0060)

	)

659 
	#TIM_TS_ETRF
 ((
uöt16_t
)0x0070)

	)

660 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
Ë(((SELECTIONË=
TIM_TS_ITR0
) || \

661 ((
SELECTION
Ë=
TIM_TS_ITR1
) || \

662 ((
SELECTION
Ë=
TIM_TS_ITR2
) || \

663 ((
SELECTION
Ë=
TIM_TS_ITR3
) || \

664 ((
SELECTION
Ë=
TIM_TS_TI1F_ED
) || \

665 ((
SELECTION
Ë=
TIM_TS_TI1FP1
) || \

666 ((
SELECTION
Ë=
TIM_TS_TI2FP2
) || \

667 ((
SELECTION
Ë=
TIM_TS_ETRF
))

	)

668 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
Ë(((SELECTIONË=
TIM_TS_ITR0
) || \

669 ((
SELECTION
Ë=
TIM_TS_ITR1
) || \

670 ((
SELECTION
Ë=
TIM_TS_ITR2
) || \

671 ((
SELECTION
Ë=
TIM_TS_ITR3
))

	)

680 
	#TIM_TIxExã∫ÆCLK1Sour˚_TI1
 ((
uöt16_t
)0x0050)

	)

681 
	#TIM_TIxExã∫ÆCLK1Sour˚_TI2
 ((
uöt16_t
)0x0060)

	)

682 
	#TIM_TIxExã∫ÆCLK1Sour˚_TI1ED
 ((
uöt16_t
)0x0040)

	)

683 
	#IS_TIM_TIXCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
TIM_TIxExã∫ÆCLK1Sour˚_TI1
) || \

684 ((
SOURCE
Ë=
TIM_TIxExã∫ÆCLK1Sour˚_TI2
) || \

685 ((
SOURCE
Ë=
TIM_TIxExã∫ÆCLK1Sour˚_TI1ED
))

	)

693 
	#TIM_ExtTRGPﬁ¨ôy_Invîãd
 ((
uöt16_t
)0x8000)

	)

694 
	#TIM_ExtTRGPﬁ¨ôy_N⁄Invîãd
 ((
uöt16_t
)0x0000)

	)

695 
	#IS_TIM_EXT_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_ExtTRGPﬁ¨ôy_Invîãd
) || \

696 ((
POLARITY
Ë=
TIM_ExtTRGPﬁ¨ôy_N⁄Invîãd
))

	)

705 
	#TIM_PSCRñﬂdMode_Upd©e
 ((
uöt16_t
)0x0000)

	)

706 
	#TIM_PSCRñﬂdMode_Immedüã
 ((
uöt16_t
)0x0001)

	)

707 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
Ë(((RELOADË=
TIM_PSCRñﬂdMode_Upd©e
) || \

708 ((
RELOAD
Ë=
TIM_PSCRñﬂdMode_Immedüã
))

	)

717 
	#TIM_F‹˚dA˘i⁄_A˘ive
 ((
uöt16_t
)0x0050)

	)

718 
	#TIM_F‹˚dA˘i⁄_InA˘ive
 ((
uöt16_t
)0x0040)

	)

719 
	#IS_TIM_FORCED_ACTION
(
ACTION
Ë(((ACTIONË=
TIM_F‹˚dA˘i⁄_A˘ive
) || \

720 ((
ACTION
Ë=
TIM_F‹˚dA˘i⁄_InA˘ive
))

	)

729 
	#TIM_EncodîMode_TI1
 ((
uöt16_t
)0x0001)

	)

730 
	#TIM_EncodîMode_TI2
 ((
uöt16_t
)0x0002)

	)

731 
	#TIM_EncodîMode_TI12
 ((
uöt16_t
)0x0003)

	)

732 
	#IS_TIM_ENCODER_MODE
(
MODE
Ë(((MODEË=
TIM_EncodîMode_TI1
) || \

733 ((
MODE
Ë=
TIM_EncodîMode_TI2
) || \

734 ((
MODE
Ë=
TIM_EncodîMode_TI12
))

	)

744 
	#TIM_EvítSour˚_Upd©e
 ((
uöt16_t
)0x0001)

	)

745 
	#TIM_EvítSour˚_CC1
 ((
uöt16_t
)0x0002)

	)

746 
	#TIM_EvítSour˚_CC2
 ((
uöt16_t
)0x0004)

	)

747 
	#TIM_EvítSour˚_CC3
 ((
uöt16_t
)0x0008)

	)

748 
	#TIM_EvítSour˚_CC4
 ((
uöt16_t
)0x0010)

	)

749 
	#TIM_EvítSour˚_COM
 ((
uöt16_t
)0x0020)

	)

750 
	#TIM_EvítSour˚_Triggî
 ((
uöt16_t
)0x0040)

	)

751 
	#TIM_EvítSour˚_Bªak
 ((
uöt16_t
)0x0080)

	)

752 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
Ë((((SOURCEË& (
uöt16_t
)0xFF00Ë=0x0000Ë&& ((SOURCEË!0x0000))

	)

762 
	#TIM_Upd©eSour˚_GlobÆ
 ((
uöt16_t
)0x0000Ë

	)

765 
	#TIM_Upd©eSour˚_Reguœr
 ((
uöt16_t
)0x0001Ë

	)

766 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
Ë(((SOURCEË=
TIM_Upd©eSour˚_GlobÆ
) || \

767 ((
SOURCE
Ë=
TIM_Upd©eSour˚_Reguœr
))

	)

776 
	#TIM_OCPªlﬂd_E«bÀ
 ((
uöt16_t
)0x0008)

	)

777 
	#TIM_OCPªlﬂd_DißbÀ
 ((
uöt16_t
)0x0000)

	)

778 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
Ë(((STATEË=
TIM_OCPªlﬂd_E«bÀ
) || \

779 ((
STATE
Ë=
TIM_OCPªlﬂd_DißbÀ
))

	)

788 
	#TIM_OCFa°_E«bÀ
 ((
uöt16_t
)0x0004)

	)

789 
	#TIM_OCFa°_DißbÀ
 ((
uöt16_t
)0x0000)

	)

790 
	#IS_TIM_OCFAST_STATE
(
STATE
Ë(((STATEË=
TIM_OCFa°_E«bÀ
) || \

791 ((
STATE
Ë=
TIM_OCFa°_DißbÀ
))

	)

801 
	#TIM_OCCÀ¨_E«bÀ
 ((
uöt16_t
)0x0080)

	)

802 
	#TIM_OCCÀ¨_DißbÀ
 ((
uöt16_t
)0x0000)

	)

803 
	#IS_TIM_OCCLEAR_STATE
(
STATE
Ë(((STATEË=
TIM_OCCÀ¨_E«bÀ
) || \

804 ((
STATE
Ë=
TIM_OCCÀ¨_DißbÀ
))

	)

813 
	#TIM_TRGOSour˚_Re£t
 ((
uöt16_t
)0x0000)

	)

814 
	#TIM_TRGOSour˚_E«bÀ
 ((
uöt16_t
)0x0010)

	)

815 
	#TIM_TRGOSour˚_Upd©e
 ((
uöt16_t
)0x0020)

	)

816 
	#TIM_TRGOSour˚_OC1
 ((
uöt16_t
)0x0030)

	)

817 
	#TIM_TRGOSour˚_OC1Ref
 ((
uöt16_t
)0x0040)

	)

818 
	#TIM_TRGOSour˚_OC2Ref
 ((
uöt16_t
)0x0050)

	)

819 
	#TIM_TRGOSour˚_OC3Ref
 ((
uöt16_t
)0x0060)

	)

820 
	#TIM_TRGOSour˚_OC4Ref
 ((
uöt16_t
)0x0070)

	)

821 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
Ë(((SOURCEË=
TIM_TRGOSour˚_Re£t
) || \

822 ((
SOURCE
Ë=
TIM_TRGOSour˚_E«bÀ
) || \

823 ((
SOURCE
Ë=
TIM_TRGOSour˚_Upd©e
) || \

824 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC1
) || \

825 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC1Ref
) || \

826 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC2Ref
) || \

827 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC3Ref
) || \

828 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC4Ref
))

	)

837 
	#TIM_SœveMode_Re£t
 ((
uöt16_t
)0x0004)

	)

838 
	#TIM_SœveMode_G©ed
 ((
uöt16_t
)0x0005)

	)

839 
	#TIM_SœveMode_Triggî
 ((
uöt16_t
)0x0006)

	)

840 
	#TIM_SœveMode_Exã∫Æ1
 ((
uöt16_t
)0x0007)

	)

841 
	#IS_TIM_SLAVE_MODE
(
MODE
Ë(((MODEË=
TIM_SœveMode_Re£t
) || \

842 ((
MODE
Ë=
TIM_SœveMode_G©ed
) || \

843 ((
MODE
Ë=
TIM_SœveMode_Triggî
) || \

844 ((
MODE
Ë=
TIM_SœveMode_Exã∫Æ1
))

	)

853 
	#TIM_Ma°îSœveMode_E«bÀ
 ((
uöt16_t
)0x0080)

	)

854 
	#TIM_Ma°îSœveMode_DißbÀ
 ((
uöt16_t
)0x0000)

	)

855 
	#IS_TIM_MSM_STATE
(
STATE
Ë(((STATEË=
TIM_Ma°îSœveMode_E«bÀ
) || \

856 ((
STATE
Ë=
TIM_Ma°îSœveMode_DißbÀ
))

	)

865 
	#TIM_FLAG_Upd©e
 ((
uöt16_t
)0x0001)

	)

866 
	#TIM_FLAG_CC1
 ((
uöt16_t
)0x0002)

	)

867 
	#TIM_FLAG_CC2
 ((
uöt16_t
)0x0004)

	)

868 
	#TIM_FLAG_CC3
 ((
uöt16_t
)0x0008)

	)

869 
	#TIM_FLAG_CC4
 ((
uöt16_t
)0x0010)

	)

870 
	#TIM_FLAG_COM
 ((
uöt16_t
)0x0020)

	)

871 
	#TIM_FLAG_Triggî
 ((
uöt16_t
)0x0040)

	)

872 
	#TIM_FLAG_Bªak
 ((
uöt16_t
)0x0080)

	)

873 
	#TIM_FLAG_CC1OF
 ((
uöt16_t
)0x0200)

	)

874 
	#TIM_FLAG_CC2OF
 ((
uöt16_t
)0x0400)

	)

875 
	#TIM_FLAG_CC3OF
 ((
uöt16_t
)0x0800)

	)

876 
	#TIM_FLAG_CC4OF
 ((
uöt16_t
)0x1000)

	)

877 
	#IS_TIM_GET_FLAG
(
FLAG
Ë(((FLAGË=
TIM_FLAG_Upd©e
) || \

878 ((
FLAG
Ë=
TIM_FLAG_CC1
) || \

879 ((
FLAG
Ë=
TIM_FLAG_CC2
) || \

880 ((
FLAG
Ë=
TIM_FLAG_CC3
) || \

881 ((
FLAG
Ë=
TIM_FLAG_CC4
) || \

882 ((
FLAG
Ë=
TIM_FLAG_COM
) || \

883 ((
FLAG
Ë=
TIM_FLAG_Triggî
) || \

884 ((
FLAG
Ë=
TIM_FLAG_Bªak
) || \

885 ((
FLAG
Ë=
TIM_FLAG_CC1OF
) || \

886 ((
FLAG
Ë=
TIM_FLAG_CC2OF
) || \

887 ((
FLAG
Ë=
TIM_FLAG_CC3OF
) || \

888 ((
FLAG
Ë=
TIM_FLAG_CC4OF
))

	)

891 
	#IS_TIM_CLEAR_FLAG
(
TIM_FLAG
Ë((((TIM_FLAGË& (
uöt16_t
)0xE100Ë=0x0000Ë&& ((TIM_FLAGË!0x0000))

	)

900 
	#IS_TIM_IC_FILTER
(
ICFILTER
Ë((ICFILTERË<0xF)

	)

909 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
Ë((EXTFILTERË<0xF)

	)

930 
TIM_DeInô
(
TIM_Ty≥Def
* 
TIMx
);

931 
TIM_TimeBa£Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
);

932 
TIM_OC1Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

933 
TIM_OC2Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

934 
TIM_OC3Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

935 
TIM_OC4Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

936 
TIM_ICInô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
);

937 
TIM_PWMIC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
);

938 
TIM_BDTRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_BDTRInôTy≥Def
 *
TIM_BDTRInôSåu˘
);

939 
TIM_TimeBa£Såu˘Inô
(
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
);

940 
TIM_OCSåu˘Inô
(
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

941 
TIM_ICSåu˘Inô
(
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
);

942 
TIM_BDTRSåu˘Inô
(
TIM_BDTRInôTy≥Def
* 
TIM_BDTRInôSåu˘
);

943 
TIM_Cmd
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

944 
TIM_CålPWMOuçuts
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

945 
TIM_ITC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

946 
TIM_Gíî©eEvít
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EvítSour˚
);

947 
TIM_DMAC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMABa£
, uöt16_à
TIM_DMABur°Lígth
);

948 
TIM_DMACmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMASour˚
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

949 
TIM_I¡î«lClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
);

950 
TIM_ITRxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
);

951 
TIM_TIxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TIxExã∫ÆCLKSour˚
,

952 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
ICFûãr
);

953 
TIM_ETRClockMode1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
, uöt16_à
TIM_ExtTRGPﬁ¨ôy
,

954 
uöt16_t
 
ExtTRGFûãr
);

955 
TIM_ETRClockMode2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
,

956 
uöt16_t
 
TIM_ExtTRGPﬁ¨ôy
, uöt16_à
ExtTRGFûãr
);

957 
TIM_ETRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
, uöt16_à
TIM_ExtTRGPﬁ¨ôy
,

958 
uöt16_t
 
ExtTRGFûãr
);

959 
TIM_PªsˇÀrC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
PªsˇÀr
, uöt16_à
TIM_PSCRñﬂdMode
);

960 
TIM_Cou¡îModeC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Cou¡îMode
);

961 
TIM_Sñe˘I≈utTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
);

962 
TIM_EncodîI¡îÁ˚C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EncodîMode
,

963 
uöt16_t
 
TIM_IC1Pﬁ¨ôy
, uöt16_à
TIM_IC2Pﬁ¨ôy
);

964 
TIM_F‹˚dOC1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

965 
TIM_F‹˚dOC2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

966 
TIM_F‹˚dOC3C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

967 
TIM_F‹˚dOC4C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

968 
TIM_ARRPªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

969 
TIM_Sñe˘COM
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

970 
TIM_Sñe˘CCDMA
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

971 
TIM_CCPªlﬂdC⁄åﬁ
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

972 
TIM_OC1PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

973 
TIM_OC2PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

974 
TIM_OC3PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

975 
TIM_OC4PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

976 
TIM_OC1Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

977 
TIM_OC2Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

978 
TIM_OC3Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

979 
TIM_OC4Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

980 
TIM_CÀ¨OC1Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

981 
TIM_CÀ¨OC2Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

982 
TIM_CÀ¨OC3Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

983 
TIM_CÀ¨OC4Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

984 
TIM_OC1Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

985 
TIM_OC1NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
);

986 
TIM_OC2Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

987 
TIM_OC2NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
);

988 
TIM_OC3Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

989 
TIM_OC3NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
);

990 
TIM_OC4Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

991 
TIM_CCxCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCx
);

992 
TIM_CCxNCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCxN
);

993 
TIM_Sñe˘OCxM
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_OCMode
);

994 
TIM_Upd©eDißbÀC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

995 
TIM_Upd©eReque°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Upd©eSour˚
);

996 
TIM_Sñe˘HÆlSís‹
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

997 
TIM_Sñe˘O√Pul£Mode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OPMode
);

998 
TIM_Sñe˘OuçutTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TRGOSour˚
);

999 
TIM_Sñe˘SœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_SœveMode
);

1000 
TIM_Sñe˘Ma°îSœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ma°îSœveMode
);

1001 
TIM_SëCou¡î
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Cou¡î
);

1002 
TIM_SëAut‹ñﬂd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Aut‹ñﬂd
);

1003 
TIM_SëCom∑ª1
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Com∑ª1
);

1004 
TIM_SëCom∑ª2
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Com∑ª2
);

1005 
TIM_SëCom∑ª3
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Com∑ª3
);

1006 
TIM_SëCom∑ª4
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Com∑ª4
);

1007 
TIM_SëIC1PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1008 
TIM_SëIC2PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1009 
TIM_SëIC3PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1010 
TIM_SëIC4PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1011 
TIM_SëClockDivisi⁄
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_CKD
);

1012 
uöt16_t
 
TIM_GëC≠tuª1
(
TIM_Ty≥Def
* 
TIMx
);

1013 
uöt16_t
 
TIM_GëC≠tuª2
(
TIM_Ty≥Def
* 
TIMx
);

1014 
uöt16_t
 
TIM_GëC≠tuª3
(
TIM_Ty≥Def
* 
TIMx
);

1015 
uöt16_t
 
TIM_GëC≠tuª4
(
TIM_Ty≥Def
* 
TIMx
);

1016 
uöt16_t
 
TIM_GëCou¡î
(
TIM_Ty≥Def
* 
TIMx
);

1017 
uöt16_t
 
TIM_GëPªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
);

1018 
FœgSètus
 
TIM_GëFœgSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
);

1019 
TIM_CÀ¨Fœg
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
);

1020 
ITSètus
 
TIM_GëITSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
);

1021 
TIM_CÀ¨ITPídögBô
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
);

1023 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_usart.h

23 #i‚de‡
__STM32F10x_USART_H


24 
	#__STM32F10x_USART_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

51 
uöt32_t
 
USART_BaudR©e
;

56 
uöt16_t
 
USART_W‹dLígth
;

59 
uöt16_t
 
USART_St›Bôs
;

62 
uöt16_t
 
USART_P¨ôy
;

69 
uöt16_t
 
USART_Mode
;

72 
uöt16_t
 
USART_H¨dw¨eFlowC⁄åﬁ
;

75 } 
	tUSART_InôTy≥Def
;

84 
uöt16_t
 
USART_Clock
;

87 
uöt16_t
 
USART_CPOL
;

90 
uöt16_t
 
USART_CPHA
;

93 
uöt16_t
 
USART_La°Bô
;

96 } 
	tUSART_ClockInôTy≥Def
;

106 
	#IS_USART_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
USART1
) || \

107 ((
PERIPH
Ë=
USART2
) || \

108 ((
PERIPH
Ë=
USART3
) || \

109 ((
PERIPH
Ë=
UART4
) || \

110 ((
PERIPH
Ë=
UART5
))

	)

112 
	#IS_USART_123_PERIPH
(
PERIPH
Ë(((PERIPHË=
USART1
) || \

113 ((
PERIPH
Ë=
USART2
) || \

114 ((
PERIPH
Ë=
USART3
))

	)

116 
	#IS_USART_1234_PERIPH
(
PERIPH
Ë(((PERIPHË=
USART1
) || \

117 ((
PERIPH
Ë=
USART2
) || \

118 ((
PERIPH
Ë=
USART3
) || \

119 ((
PERIPH
Ë=
UART4
))

	)

124 
	#USART_W‹dLígth_8b
 ((
uöt16_t
)0x0000)

	)

125 
	#USART_W‹dLígth_9b
 ((
uöt16_t
)0x1000)

	)

127 
	#IS_USART_WORD_LENGTH
(
LENGTH
Ë(((LENGTHË=
USART_W‹dLígth_8b
) || \

128 ((
LENGTH
Ë=
USART_W‹dLígth_9b
))

	)

137 
	#USART_St›Bôs_1
 ((
uöt16_t
)0x0000)

	)

138 
	#USART_St›Bôs_0_5
 ((
uöt16_t
)0x1000)

	)

139 
	#USART_St›Bôs_2
 ((
uöt16_t
)0x2000)

	)

140 
	#USART_St›Bôs_1_5
 ((
uöt16_t
)0x3000)

	)

141 
	#IS_USART_STOPBITS
(
STOPBITS
Ë(((STOPBITSË=
USART_St›Bôs_1
) || \

142 ((
STOPBITS
Ë=
USART_St›Bôs_0_5
) || \

143 ((
STOPBITS
Ë=
USART_St›Bôs_2
) || \

144 ((
STOPBITS
Ë=
USART_St›Bôs_1_5
))

	)

153 
	#USART_P¨ôy_No
 ((
uöt16_t
)0x0000)

	)

154 
	#USART_P¨ôy_Eví
 ((
uöt16_t
)0x0400)

	)

155 
	#USART_P¨ôy_Odd
 ((
uöt16_t
)0x0600)

	)

156 
	#IS_USART_PARITY
(
PARITY
Ë(((PARITYË=
USART_P¨ôy_No
) || \

157 ((
PARITY
Ë=
USART_P¨ôy_Eví
) || \

158 ((
PARITY
Ë=
USART_P¨ôy_Odd
))

	)

167 
	#USART_Mode_Rx
 ((
uöt16_t
)0x0004)

	)

168 
	#USART_Mode_Tx
 ((
uöt16_t
)0x0008)

	)

169 
	#IS_USART_MODE
(
MODE
Ë((((MODEË& (
uöt16_t
)0xFFF3Ë=0x00Ë&& ((MODEË!(uöt16_t)0x00))

	)

177 
	#USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
 ((
uöt16_t
)0x0000)

	)

178 
	#USART_H¨dw¨eFlowC⁄åﬁ_RTS
 ((
uöt16_t
)0x0100)

	)

179 
	#USART_H¨dw¨eFlowC⁄åﬁ_CTS
 ((
uöt16_t
)0x0200)

	)

180 
	#USART_H¨dw¨eFlowC⁄åﬁ_RTS_CTS
 ((
uöt16_t
)0x0300)

	)

181 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

182 (((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
) || \

183 ((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_RTS
) || \

184 ((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_CTS
) || \

185 ((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_RTS_CTS
))

	)

193 
	#USART_Clock_DißbÀ
 ((
uöt16_t
)0x0000)

	)

194 
	#USART_Clock_E«bÀ
 ((
uöt16_t
)0x0800)

	)

195 
	#IS_USART_CLOCK
(
CLOCK
Ë(((CLOCKË=
USART_Clock_DißbÀ
) || \

196 ((
CLOCK
Ë=
USART_Clock_E«bÀ
))

	)

205 
	#USART_CPOL_Low
 ((
uöt16_t
)0x0000)

	)

206 
	#USART_CPOL_High
 ((
uöt16_t
)0x0400)

	)

207 
	#IS_USART_CPOL
(
CPOL
Ë(((CPOLË=
USART_CPOL_Low
Ë|| ((CPOLË=
USART_CPOL_High
))

	)

217 
	#USART_CPHA_1Edge
 ((
uöt16_t
)0x0000)

	)

218 
	#USART_CPHA_2Edge
 ((
uöt16_t
)0x0200)

	)

219 
	#IS_USART_CPHA
(
CPHA
Ë(((CPHAË=
USART_CPHA_1Edge
Ë|| ((CPHAË=
USART_CPHA_2Edge
))

	)

229 
	#USART_La°Bô_DißbÀ
 ((
uöt16_t
)0x0000)

	)

230 
	#USART_La°Bô_E«bÀ
 ((
uöt16_t
)0x0100)

	)

231 
	#IS_USART_LASTBIT
(
LASTBIT
Ë(((LASTBITË=
USART_La°Bô_DißbÀ
) || \

232 ((
LASTBIT
Ë=
USART_La°Bô_E«bÀ
))

	)

241 
	#USART_IT_PE
 ((
uöt16_t
)0x0028)

	)

242 
	#USART_IT_TXE
 ((
uöt16_t
)0x0727)

	)

243 
	#USART_IT_TC
 ((
uöt16_t
)0x0626)

	)

244 
	#USART_IT_RXNE
 ((
uöt16_t
)0x0525)

	)

245 
	#USART_IT_IDLE
 ((
uöt16_t
)0x0424)

	)

246 
	#USART_IT_LBD
 ((
uöt16_t
)0x0846)

	)

247 
	#USART_IT_CTS
 ((
uöt16_t
)0x096A)

	)

248 
	#USART_IT_ERR
 ((
uöt16_t
)0x0060)

	)

249 
	#USART_IT_ORE
 ((
uöt16_t
)0x0360)

	)

250 
	#USART_IT_NE
 ((
uöt16_t
)0x0260)

	)

251 
	#USART_IT_FE
 ((
uöt16_t
)0x0160)

	)

252 
	#IS_USART_CONFIG_IT
(
IT
Ë(((ITË=
USART_IT_PE
Ë|| ((ITË=
USART_IT_TXE
) || \

253 ((
IT
Ë=
USART_IT_TC
Ë|| ((ITË=
USART_IT_RXNE
) || \

254 ((
IT
Ë=
USART_IT_IDLE
Ë|| ((ITË=
USART_IT_LBD
) || \

255 ((
IT
Ë=
USART_IT_CTS
Ë|| ((ITË=
USART_IT_ERR
))

	)

256 
	#IS_USART_GET_IT
(
IT
Ë(((ITË=
USART_IT_PE
Ë|| ((ITË=
USART_IT_TXE
) || \

257 ((
IT
Ë=
USART_IT_TC
Ë|| ((ITË=
USART_IT_RXNE
) || \

258 ((
IT
Ë=
USART_IT_IDLE
Ë|| ((ITË=
USART_IT_LBD
) || \

259 ((
IT
Ë=
USART_IT_CTS
Ë|| ((ITË=
USART_IT_ORE
) || \

260 ((
IT
Ë=
USART_IT_NE
Ë|| ((ITË=
USART_IT_FE
))

	)

261 
	#IS_USART_CLEAR_IT
(
IT
Ë(((ITË=
USART_IT_TC
Ë|| ((ITË=
USART_IT_RXNE
) || \

262 ((
IT
Ë=
USART_IT_LBD
Ë|| ((ITË=
USART_IT_CTS
))

	)

271 
	#USART_DMAReq_Tx
 ((
uöt16_t
)0x0080)

	)

272 
	#USART_DMAReq_Rx
 ((
uöt16_t
)0x0040)

	)

273 
	#IS_USART_DMAREQ
(
DMAREQ
Ë((((DMAREQË& (
uöt16_t
)0xFF3FË=0x00Ë&& ((DMAREQË!(uöt16_t)0x00))

	)

283 
	#USART_WakeUp_IdÀLöe
 ((
uöt16_t
)0x0000)

	)

284 
	#USART_WakeUp_AddªssM¨k
 ((
uöt16_t
)0x0800)

	)

285 
	#IS_USART_WAKEUP
(
WAKEUP
Ë(((WAKEUPË=
USART_WakeUp_IdÀLöe
) || \

286 ((
WAKEUP
Ë=
USART_WakeUp_AddªssM¨k
))

	)

295 
	#USART_LINBªakDëe˘Lígth_10b
 ((
uöt16_t
)0x0000)

	)

296 
	#USART_LINBªakDëe˘Lígth_11b
 ((
uöt16_t
)0x0020)

	)

297 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
) \

298 (((
LENGTH
Ë=
USART_LINBªakDëe˘Lígth_10b
) || \

299 ((
LENGTH
Ë=
USART_LINBªakDëe˘Lígth_11b
))

	)

308 
	#USART_IrDAMode_LowPowî
 ((
uöt16_t
)0x0004)

	)

309 
	#USART_IrDAMode_N‹mÆ
 ((
uöt16_t
)0x0000)

	)

310 
	#IS_USART_IRDA_MODE
(
MODE
Ë(((MODEË=
USART_IrDAMode_LowPowî
) || \

311 ((
MODE
Ë=
USART_IrDAMode_N‹mÆ
))

	)

320 
	#USART_FLAG_CTS
 ((
uöt16_t
)0x0200)

	)

321 
	#USART_FLAG_LBD
 ((
uöt16_t
)0x0100)

	)

322 
	#USART_FLAG_TXE
 ((
uöt16_t
)0x0080)

	)

323 
	#USART_FLAG_TC
 ((
uöt16_t
)0x0040)

	)

324 
	#USART_FLAG_RXNE
 ((
uöt16_t
)0x0020)

	)

325 
	#USART_FLAG_IDLE
 ((
uöt16_t
)0x0010)

	)

326 
	#USART_FLAG_ORE
 ((
uöt16_t
)0x0008)

	)

327 
	#USART_FLAG_NE
 ((
uöt16_t
)0x0004)

	)

328 
	#USART_FLAG_FE
 ((
uöt16_t
)0x0002)

	)

329 
	#USART_FLAG_PE
 ((
uöt16_t
)0x0001)

	)

330 
	#IS_USART_FLAG
(
FLAG
Ë(((FLAGË=
USART_FLAG_PE
Ë|| ((FLAGË=
USART_FLAG_TXE
) || \

331 ((
FLAG
Ë=
USART_FLAG_TC
Ë|| ((FLAGË=
USART_FLAG_RXNE
) || \

332 ((
FLAG
Ë=
USART_FLAG_IDLE
Ë|| ((FLAGË=
USART_FLAG_LBD
) || \

333 ((
FLAG
Ë=
USART_FLAG_CTS
Ë|| ((FLAGË=
USART_FLAG_ORE
) || \

334 ((
FLAG
Ë=
USART_FLAG_NE
Ë|| ((FLAGË=
USART_FLAG_FE
))

	)

336 
	#IS_USART_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt16_t
)0xFC9FË=0x00Ë&& ((FLAGË!(uöt16_t)0x00))

	)

337 
	#IS_USART_PERIPH_FLAG
(
PERIPH
, 
USART_FLAG
Ë((((*(
uöt32_t
*)&(PERIPH)Ë!
UART4_BASE
) &&\

338 ((*(
uöt32_t
*)&(
PERIPH
)Ë!
UART5_BASE
)) \

339 || ((
USART_FLAG
Ë!
USART_FLAG_CTS
))

	)

340 
	#IS_USART_BAUDRATE
(
BAUDRATE
Ë(((BAUDRATEË> 0Ë&& ((BAUDRATEË< 0x0044AA21))

	)

341 
	#IS_USART_ADDRESS
(
ADDRESS
Ë((ADDRESSË<0xF)

	)

342 
	#IS_USART_DATA
(
DATA
Ë((DATAË<0x1FF)

	)

364 
USART_DeInô
(
USART_Ty≥Def
* 
USARTx
);

365 
USART_Inô
(
USART_Ty≥Def
* 
USARTx
, 
USART_InôTy≥Def
* 
USART_InôSåu˘
);

366 
USART_Såu˘Inô
(
USART_InôTy≥Def
* 
USART_InôSåu˘
);

367 
USART_ClockInô
(
USART_Ty≥Def
* 
USARTx
, 
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
);

368 
USART_ClockSåu˘Inô
(
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
);

369 
USART_Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

370 
USART_ITC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

371 
USART_DMACmd
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

372 
USART_SëAddªss
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Addªss
);

373 
USART_WakeUpC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_WakeUp
);

374 
USART_Re˚ivîWakeUpCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

375 
USART_LINBªakDëe˘LígthC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_LINBªakDëe˘Lígth
);

376 
USART_LINCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

377 
USART_SídD©a
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
D©a
);

378 
uöt16_t
 
USART_Re˚iveD©a
(
USART_Ty≥Def
* 
USARTx
);

379 
USART_SídBªak
(
USART_Ty≥Def
* 
USARTx
);

380 
USART_SëGu¨dTime
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Gu¨dTime
);

381 
USART_SëPªsˇÀr
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_PªsˇÀr
);

382 
USART_Sm¨tC¨dCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

383 
USART_Sm¨tC¨dNACKCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

384 
USART_HÆfDu∂exCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

385 
USART_IrDAC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IrDAMode
);

386 
USART_IrDACmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

387 
FœgSètus
 
USART_GëFœgSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
);

388 
USART_CÀ¨Fœg
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
);

389 
ITSètus
 
USART_GëITSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
);

390 
USART_CÀ¨ITPídögBô
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
);

392 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_wwdg.h

23 #i‚de‡
__STM32F10x_WWDG_H


24 
	#__STM32F10x_WWDG_H


	)

26 #ifde‡
__˝lu•lus


31 
	~"°m32f10x.h
"

57 
	#WWDG_PªsˇÀr_1
 ((
uöt32_t
)0x00000000)

	)

58 
	#WWDG_PªsˇÀr_2
 ((
uöt32_t
)0x00000080)

	)

59 
	#WWDG_PªsˇÀr_4
 ((
uöt32_t
)0x00000100)

	)

60 
	#WWDG_PªsˇÀr_8
 ((
uöt32_t
)0x00000180)

	)

61 
	#IS_WWDG_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
WWDG_PªsˇÀr_1
) || \

62 ((
PRESCALER
Ë=
WWDG_PªsˇÀr_2
) || \

63 ((
PRESCALER
Ë=
WWDG_PªsˇÀr_4
) || \

64 ((
PRESCALER
Ë=
WWDG_PªsˇÀr_8
))

	)

65 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
Ë((VALUEË<0x7F)

	)

66 
	#IS_WWDG_COUNTER
(
COUNTER
Ë(((COUNTERË>0x40Ë&& ((COUNTERË<0x7F))

	)

87 
WWDG_DeInô
();

88 
WWDG_SëPªsˇÀr
(
uöt32_t
 
WWDG_PªsˇÀr
);

89 
WWDG_SëWödowVÆue
(
uöt8_t
 
WödowVÆue
);

90 
WWDG_E«bÀIT
();

91 
WWDG_SëCou¡î
(
uöt8_t
 
Cou¡î
);

92 
WWDG_E«bÀ
(
uöt8_t
 
Cou¡î
);

93 
FœgSètus
 
WWDG_GëFœgSètus
();

94 
WWDG_CÀ¨Fœg
();

96 #ifde‡
__˝lu•lus


	@Libraries/STM32F10x_StdPeriph_Driver/src/misc.c

23 
	~"misc.h
"

46 
	#AIRCR_VECTKEY_MASK
 ((
uöt32_t
)0x05FA0000)

	)

95 
	$NVIC_Pri‹ôyGroupC⁄fig
(
uöt32_t
 
NVIC_Pri‹ôyGroup
)

98 
	`as£π_∑øm
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_Pri‹ôyGroup
));

101 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_Pri‹ôyGroup
;

102 
	}
}

111 
	$NVIC_Inô
(
NVIC_InôTy≥Def
* 
NVIC_InôSåu˘
)

113 
uöt32_t
 
tmµri‹ôy
 = 0x00, 
tmµª
 = 0x00, 
tmpsub
 = 0x0F;

116 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lCmd
));

117 
	`as£π_∑øm
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
));

118 
	`as£π_∑øm
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lSubPri‹ôy
));

120 i‡(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lCmd
 !
DISABLE
)

123 
tmµri‹ôy
 = (0x700 - ((
SCB
->
AIRCR
Ë& (
uöt32_t
)0x700))>> 0x08;

124 
tmµª
 = (0x4 - 
tmµri‹ôy
);

125 
tmpsub
 =Åmpsub >> 
tmµri‹ôy
;

127 
tmµri‹ôy
 = (
uöt32_t
)
NVIC_InôSåu˘
->
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 << 
tmµª
;

128 
tmµri‹ôy
 |
NVIC_InôSåu˘
->
NVIC_IRQCh™√lSubPri‹ôy
 & 
tmpsub
;

129 
tmµri‹ôy
 =Åmppriority << 0x04;

131 
NVIC
->
IP
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
] = 
tmµri‹ôy
;

134 
NVIC
->
ISER
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 >> 0x05] =

135 (
uöt32_t
)0x01 << (
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 & (
uöt8_t
)0x1F);

140 
NVIC
->
ICER
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 >> 0x05] =

141 (
uöt32_t
)0x01 << (
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 & (
uöt8_t
)0x1F);

143 
	}
}

154 
	$NVIC_SëVe˘‹TabÀ
(
uöt32_t
 
NVIC_Ve˘Tab
, uöt32_à
Off£t
)

157 
	`as£π_∑øm
(
	`IS_NVIC_VECTTAB
(
NVIC_Ve˘Tab
));

158 
	`as£π_∑øm
(
	`IS_NVIC_OFFSET
(
Off£t
));

160 
SCB
->
VTOR
 = 
NVIC_Ve˘Tab
 | (
Off£t
 & (
uöt32_t
)0x1FFFFF80);

161 
	}
}

173 
	$NVIC_Sy°emLPC⁄fig
(
uöt8_t
 
LowPowîMode
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

176 
	`as£π_∑øm
(
	`IS_NVIC_LP
(
LowPowîMode
));

177 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

179 i‡(
NewSèã
 !
DISABLE
)

181 
SCB
->
SCR
 |
LowPowîMode
;

185 
SCB
->
SCR
 &(
uöt32_t
)(~(uöt32_t)
LowPowîMode
);

187 
	}
}

197 
	$SysTick_CLKSour˚C⁄fig
(
uöt32_t
 
SysTick_CLKSour˚
)

200 
	`as£π_∑øm
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour˚
));

201 i‡(
SysTick_CLKSour˚
 =
SysTick_CLKSour˚_HCLK
)

203 
SysTick
->
CTRL
 |
SysTick_CLKSour˚_HCLK
;

207 
SysTick
->
CTRL
 &
SysTick_CLKSour˚_HCLK_Div8
;

209 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_adc.c

22 
	~"°m32f10x_adc.h
"

23 
	~"°m32f10x_rcc.h
"

47 
	#CR1_DISCNUM_Re£t
 ((
uöt32_t
)0xFFFF1FFF)

	)

50 
	#CR1_DISCEN_Së
 ((
uöt32_t
)0x00000800)

	)

51 
	#CR1_DISCEN_Re£t
 ((
uöt32_t
)0xFFFFF7FF)

	)

54 
	#CR1_JAUTO_Së
 ((
uöt32_t
)0x00000400)

	)

55 
	#CR1_JAUTO_Re£t
 ((
uöt32_t
)0xFFFFFBFF)

	)

58 
	#CR1_JDISCEN_Së
 ((
uöt32_t
)0x00001000)

	)

59 
	#CR1_JDISCEN_Re£t
 ((
uöt32_t
)0xFFFFEFFF)

	)

62 
	#CR1_AWDCH_Re£t
 ((
uöt32_t
)0xFFFFFFE0)

	)

65 
	#CR1_AWDMode_Re£t
 ((
uöt32_t
)0xFF3FFDFF)

	)

68 
	#CR1_CLEAR_Mask
 ((
uöt32_t
)0xFFF0FEFF)

	)

71 
	#CR2_ADON_Së
 ((
uöt32_t
)0x00000001)

	)

72 
	#CR2_ADON_Re£t
 ((
uöt32_t
)0xFFFFFFFE)

	)

75 
	#CR2_DMA_Së
 ((
uöt32_t
)0x00000100)

	)

76 
	#CR2_DMA_Re£t
 ((
uöt32_t
)0xFFFFFEFF)

	)

79 
	#CR2_RSTCAL_Së
 ((
uöt32_t
)0x00000008)

	)

82 
	#CR2_CAL_Së
 ((
uöt32_t
)0x00000004)

	)

85 
	#CR2_SWSTART_Së
 ((
uöt32_t
)0x00400000)

	)

88 
	#CR2_EXTTRIG_Së
 ((
uöt32_t
)0x00100000)

	)

89 
	#CR2_EXTTRIG_Re£t
 ((
uöt32_t
)0xFFEFFFFF)

	)

92 
	#CR2_EXTTRIG_SWSTART_Së
 ((
uöt32_t
)0x00500000)

	)

93 
	#CR2_EXTTRIG_SWSTART_Re£t
 ((
uöt32_t
)0xFFAFFFFF)

	)

96 
	#CR2_JEXTSEL_Re£t
 ((
uöt32_t
)0xFFFF8FFF)

	)

99 
	#CR2_JEXTTRIG_Së
 ((
uöt32_t
)0x00008000)

	)

100 
	#CR2_JEXTTRIG_Re£t
 ((
uöt32_t
)0xFFFF7FFF)

	)

103 
	#CR2_JSWSTART_Së
 ((
uöt32_t
)0x00200000)

	)

106 
	#CR2_JEXTTRIG_JSWSTART_Së
 ((
uöt32_t
)0x00208000)

	)

107 
	#CR2_JEXTTRIG_JSWSTART_Re£t
 ((
uöt32_t
)0xFFDF7FFF)

	)

110 
	#CR2_TSVREFE_Së
 ((
uöt32_t
)0x00800000)

	)

111 
	#CR2_TSVREFE_Re£t
 ((
uöt32_t
)0xFF7FFFFF)

	)

114 
	#CR2_CLEAR_Mask
 ((
uöt32_t
)0xFFF1F7FD)

	)

117 
	#SQR3_SQ_Së
 ((
uöt32_t
)0x0000001F)

	)

118 
	#SQR2_SQ_Së
 ((
uöt32_t
)0x0000001F)

	)

119 
	#SQR1_SQ_Së
 ((
uöt32_t
)0x0000001F)

	)

122 
	#SQR1_CLEAR_Mask
 ((
uöt32_t
)0xFF0FFFFF)

	)

125 
	#JSQR_JSQ_Së
 ((
uöt32_t
)0x0000001F)

	)

128 
	#JSQR_JL_Së
 ((
uöt32_t
)0x00300000)

	)

129 
	#JSQR_JL_Re£t
 ((
uöt32_t
)0xFFCFFFFF)

	)

132 
	#SMPR1_SMP_Së
 ((
uöt32_t
)0x00000007)

	)

133 
	#SMPR2_SMP_Së
 ((
uöt32_t
)0x00000007)

	)

136 
	#JDR_Off£t
 ((
uöt8_t
)0x28)

	)

139 
	#DR_ADDRESS
 ((
uöt32_t
)0x4001244C)

	)

178 
	$ADC_DeInô
(
ADC_Ty≥Def
* 
ADCx
)

181 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

183 i‡(
ADCx
 =
ADC1
)

186 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_ADC1
, 
ENABLE
);

188 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_ADC1
, 
DISABLE
);

190 i‡(
ADCx
 =
ADC2
)

193 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_ADC2
, 
ENABLE
);

195 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_ADC2
, 
DISABLE
);

199 i‡(
ADCx
 =
ADC3
)

202 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_ADC3
, 
ENABLE
);

204 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_ADC3
, 
DISABLE
);

207 
	}
}

217 
	$ADC_Inô
(
ADC_Ty≥Def
* 
ADCx
, 
ADC_InôTy≥Def
* 
ADC_InôSåu˘
)

219 
uöt32_t
 
tm¥eg1
 = 0;

220 
uöt8_t
 
tm¥eg2
 = 0;

222 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

223 
	`as£π_∑øm
(
	`IS_ADC_MODE
(
ADC_InôSåu˘
->
ADC_Mode
));

224 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
ADC_InôSåu˘
->
ADC_SˇnC⁄vMode
));

225 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
ADC_InôSåu˘
->
ADC_C⁄töuousC⁄vMode
));

226 
	`as£π_∑øm
(
	`IS_ADC_EXT_TRIG
(
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄v
));

227 
	`as£π_∑øm
(
	`IS_ADC_DATA_ALIGN
(
ADC_InôSåu˘
->
ADC_D©aAlign
));

228 
	`as£π_∑øm
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_InôSåu˘
->
ADC_NbrOfCh™√l
));

232 
tm¥eg1
 = 
ADCx
->
CR1
;

234 
tm¥eg1
 &
CR1_CLEAR_Mask
;

238 
tm¥eg1
 |(
uöt32_t
)(
ADC_InôSåu˘
->
ADC_Mode
 | ((uöt32_t)ADC_InôSåu˘->
ADC_SˇnC⁄vMode
 << 8));

240 
ADCx
->
CR1
 = 
tm¥eg1
;

244 
tm¥eg1
 = 
ADCx
->
CR2
;

246 
tm¥eg1
 &
CR2_CLEAR_Mask
;

251 
tm¥eg1
 |(
uöt32_t
)(
ADC_InôSåu˘
->
ADC_D©aAlign
 | ADC_InôSåu˘->
ADC_Exã∫ÆTrigC⁄v
 |

252 ((
uöt32_t
)
ADC_InôSåu˘
->
ADC_C⁄töuousC⁄vMode
 << 1));

254 
ADCx
->
CR2
 = 
tm¥eg1
;

258 
tm¥eg1
 = 
ADCx
->
SQR1
;

260 
tm¥eg1
 &
SQR1_CLEAR_Mask
;

263 
tm¥eg2
 |(
uöt8_t
Ë(
ADC_InôSåu˘
->
ADC_NbrOfCh™√l
 - (uint8_t)1);

264 
tm¥eg1
 |(
uöt32_t
)
tm¥eg2
 << 20;

266 
ADCx
->
SQR1
 = 
tm¥eg1
;

267 
	}
}

274 
	$ADC_Såu˘Inô
(
ADC_InôTy≥Def
* 
ADC_InôSåu˘
)

278 
ADC_InôSåu˘
->
ADC_Mode
 = 
ADC_Mode_Indïídít
;

280 
ADC_InôSåu˘
->
ADC_SˇnC⁄vMode
 = 
DISABLE
;

282 
ADC_InôSåu˘
->
ADC_C⁄töuousC⁄vMode
 = 
DISABLE
;

284 
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄v
 = 
ADC_Exã∫ÆTrigC⁄v_T1_CC1
;

286 
ADC_InôSåu˘
->
ADC_D©aAlign
 = 
ADC_D©aAlign_Right
;

288 
ADC_InôSåu˘
->
ADC_NbrOfCh™√l
 = 1;

289 
	}
}

298 
	$ADC_Cmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

301 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

302 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

303 i‡(
NewSèã
 !
DISABLE
)

306 
ADCx
->
CR2
 |
CR2_ADON_Së
;

311 
ADCx
->
CR2
 &
CR2_ADON_Re£t
;

313 
	}
}

323 
	$ADC_DMACmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

326 
	`as£π_∑øm
(
	`IS_ADC_DMA_PERIPH
(
ADCx
));

327 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

328 i‡(
NewSèã
 !
DISABLE
)

331 
ADCx
->
CR2
 |
CR2_DMA_Së
;

336 
ADCx
->
CR2
 &
CR2_DMA_Re£t
;

338 
	}
}

352 
	$ADC_ITC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

354 
uöt8_t
 
ômask
 = 0;

356 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

357 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

358 
	`as£π_∑øm
(
	`IS_ADC_IT
(
ADC_IT
));

360 
ômask
 = (
uöt8_t
)
ADC_IT
;

361 i‡(
NewSèã
 !
DISABLE
)

364 
ADCx
->
CR1
 |
ômask
;

369 
ADCx
->
CR1
 &(~(
uöt32_t
)
ômask
);

371 
	}
}

378 
	$ADC_Re£tCÆibøti⁄
(
ADC_Ty≥Def
* 
ADCx
)

381 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

383 
ADCx
->
CR2
 |
CR2_RSTCAL_Së
;

384 
	}
}

391 
FœgSètus
 
	$ADC_GëRe£tCÆibøti⁄Sètus
(
ADC_Ty≥Def
* 
ADCx
)

393 
FœgSètus
 
bô°©us
 = 
RESET
;

395 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

397 i‡((
ADCx
->
CR2
 & 
CR2_RSTCAL_Së
Ë!(
uöt32_t
)
RESET
)

400 
bô°©us
 = 
SET
;

405 
bô°©us
 = 
RESET
;

408  
bô°©us
;

409 
	}
}

416 
	$ADC_SèπCÆibøti⁄
(
ADC_Ty≥Def
* 
ADCx
)

419 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

421 
ADCx
->
CR2
 |
CR2_CAL_Së
;

422 
	}
}

429 
FœgSètus
 
	$ADC_GëCÆibøti⁄Sètus
(
ADC_Ty≥Def
* 
ADCx
)

431 
FœgSètus
 
bô°©us
 = 
RESET
;

433 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

435 i‡((
ADCx
->
CR2
 & 
CR2_CAL_Së
Ë!(
uöt32_t
)
RESET
)

438 
bô°©us
 = 
SET
;

443 
bô°©us
 = 
RESET
;

446  
bô°©us
;

447 
	}
}

456 
	$ADC_So·w¨eSèπC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

459 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

460 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

461 i‡(
NewSèã
 !
DISABLE
)

465 
ADCx
->
CR2
 |
CR2_EXTTRIG_SWSTART_Së
;

471 
ADCx
->
CR2
 &
CR2_EXTTRIG_SWSTART_Re£t
;

473 
	}
}

480 
FœgSètus
 
	$ADC_GëSo·w¨eSèπC⁄vSètus
(
ADC_Ty≥Def
* 
ADCx
)

482 
FœgSètus
 
bô°©us
 = 
RESET
;

484 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

486 i‡((
ADCx
->
CR2
 & 
CR2_SWSTART_Së
Ë!(
uöt32_t
)
RESET
)

489 
bô°©us
 = 
SET
;

494 
bô°©us
 = 
RESET
;

497  
bô°©us
;

498 
	}
}

508 
	$ADC_DiscModeCh™√lCou¡C⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Numbî
)

510 
uöt32_t
 
tm¥eg1
 = 0;

511 
uöt32_t
 
tm¥eg2
 = 0;

513 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

514 
	`as£π_∑øm
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numbî
));

516 
tm¥eg1
 = 
ADCx
->
CR1
;

518 
tm¥eg1
 &
CR1_DISCNUM_Re£t
;

520 
tm¥eg2
 = 
Numbî
 - 1;

521 
tm¥eg1
 |
tm¥eg2
 << 13;

523 
ADCx
->
CR1
 = 
tm¥eg1
;

524 
	}
}

535 
	$ADC_DiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

538 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

539 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

540 i‡(
NewSèã
 !
DISABLE
)

543 
ADCx
->
CR1
 |
CR1_DISCEN_Së
;

548 
ADCx
->
CR1
 &
CR1_DISCEN_Re£t
;

550 
	}
}

589 
	$ADC_ReguœrCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
)

591 
uöt32_t
 
tm¥eg1
 = 0, 
tm¥eg2
 = 0;

593 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

594 
	`as£π_∑øm
(
	`IS_ADC_CHANNEL
(
ADC_Ch™√l
));

595 
	`as£π_∑øm
(
	`IS_ADC_REGULAR_RANK
(
R™k
));

596 
	`as£π_∑øm
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam∂eTime
));

598 i‡(
ADC_Ch™√l
 > 
ADC_Ch™√l_9
)

601 
tm¥eg1
 = 
ADCx
->
SMPR1
;

603 
tm¥eg2
 = 
SMPR1_SMP_Së
 << (3 * (
ADC_Ch™√l
 - 10));

605 
tm¥eg1
 &~
tm¥eg2
;

607 
tm¥eg2
 = (
uöt32_t
)
ADC_Sam∂eTime
 << (3 * (
ADC_Ch™√l
 - 10));

609 
tm¥eg1
 |
tm¥eg2
;

611 
ADCx
->
SMPR1
 = 
tm¥eg1
;

616 
tm¥eg1
 = 
ADCx
->
SMPR2
;

618 
tm¥eg2
 = 
SMPR2_SMP_Së
 << (3 * 
ADC_Ch™√l
);

620 
tm¥eg1
 &~
tm¥eg2
;

622 
tm¥eg2
 = (
uöt32_t
)
ADC_Sam∂eTime
 << (3 * 
ADC_Ch™√l
);

624 
tm¥eg1
 |
tm¥eg2
;

626 
ADCx
->
SMPR2
 = 
tm¥eg1
;

629 i‡(
R™k
 < 7)

632 
tm¥eg1
 = 
ADCx
->
SQR3
;

634 
tm¥eg2
 = 
SQR3_SQ_Së
 << (5 * (
R™k
 - 1));

636 
tm¥eg1
 &~
tm¥eg2
;

638 
tm¥eg2
 = (
uöt32_t
)
ADC_Ch™√l
 << (5 * (
R™k
 - 1));

640 
tm¥eg1
 |
tm¥eg2
;

642 
ADCx
->
SQR3
 = 
tm¥eg1
;

645 i‡(
R™k
 < 13)

648 
tm¥eg1
 = 
ADCx
->
SQR2
;

650 
tm¥eg2
 = 
SQR2_SQ_Së
 << (5 * (
R™k
 - 7));

652 
tm¥eg1
 &~
tm¥eg2
;

654 
tm¥eg2
 = (
uöt32_t
)
ADC_Ch™√l
 << (5 * (
R™k
 - 7));

656 
tm¥eg1
 |
tm¥eg2
;

658 
ADCx
->
SQR2
 = 
tm¥eg1
;

664 
tm¥eg1
 = 
ADCx
->
SQR1
;

666 
tm¥eg2
 = 
SQR1_SQ_Së
 << (5 * (
R™k
 - 13));

668 
tm¥eg1
 &~
tm¥eg2
;

670 
tm¥eg2
 = (
uöt32_t
)
ADC_Ch™√l
 << (5 * (
R™k
 - 13));

672 
tm¥eg1
 |
tm¥eg2
;

674 
ADCx
->
SQR1
 = 
tm¥eg1
;

676 
	}
}

685 
	$ADC_Exã∫ÆTrigC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

688 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

689 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

690 i‡(
NewSèã
 !
DISABLE
)

693 
ADCx
->
CR2
 |
CR2_EXTTRIG_Së
;

698 
ADCx
->
CR2
 &
CR2_EXTTRIG_Re£t
;

700 
	}
}

707 
uöt16_t
 
	$ADC_GëC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
)

710 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

712  (
uöt16_t
Ë
ADCx
->
DR
;

713 
	}
}

719 
uöt32_t
 
	$ADC_GëDuÆModeC⁄vîsi⁄VÆue
()

722  (*(
__IO
 
uöt32_t
 *Ë
DR_ADDRESS
);

723 
	}
}

733 
	$ADC_AutoInje˘edC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

736 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

737 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

738 i‡(
NewSèã
 !
DISABLE
)

741 
ADCx
->
CR1
 |
CR1_JAUTO_Së
;

746 
ADCx
->
CR1
 &
CR1_JAUTO_Re£t
;

748 
	}
}

759 
	$ADC_Inje˘edDiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

762 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

763 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

764 i‡(
NewSèã
 !
DISABLE
)

767 
ADCx
->
CR1
 |
CR1_JDISCEN_Së
;

772 
ADCx
->
CR1
 &
CR1_JDISCEN_Re£t
;

774 
	}
}

798 
	$ADC_Exã∫ÆTrigInje˘edC⁄vC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_Exã∫ÆTrigInjecC⁄v
)

800 
uöt32_t
 
tm¥eg
 = 0;

802 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

803 
	`as£π_∑øm
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_Exã∫ÆTrigInjecC⁄v
));

805 
tm¥eg
 = 
ADCx
->
CR2
;

807 
tm¥eg
 &
CR2_JEXTSEL_Re£t
;

809 
tm¥eg
 |
ADC_Exã∫ÆTrigInjecC⁄v
;

811 
ADCx
->
CR2
 = 
tm¥eg
;

812 
	}
}

823 
	$ADC_Exã∫ÆTrigInje˘edC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

826 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

827 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

828 i‡(
NewSèã
 !
DISABLE
)

831 
ADCx
->
CR2
 |
CR2_JEXTTRIG_Së
;

836 
ADCx
->
CR2
 &
CR2_JEXTTRIG_Re£t
;

838 
	}
}

848 
	$ADC_So·w¨eSèπInje˘edC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

851 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

852 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

853 i‡(
NewSèã
 !
DISABLE
)

857 
ADCx
->
CR2
 |
CR2_JEXTTRIG_JSWSTART_Së
;

863 
ADCx
->
CR2
 &
CR2_JEXTTRIG_JSWSTART_Re£t
;

865 
	}
}

872 
FœgSètus
 
	$ADC_GëSo·w¨eSèπInje˘edC⁄vCmdSètus
(
ADC_Ty≥Def
* 
ADCx
)

874 
FœgSètus
 
bô°©us
 = 
RESET
;

876 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

878 i‡((
ADCx
->
CR2
 & 
CR2_JSWSTART_Së
Ë!(
uöt32_t
)
RESET
)

881 
bô°©us
 = 
SET
;

886 
bô°©us
 = 
RESET
;

889  
bô°©us
;

890 
	}
}

929 
	$ADC_Inje˘edCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
)

931 
uöt32_t
 
tm¥eg1
 = 0, 
tm¥eg2
 = 0, 
tm¥eg3
 = 0;

933 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

934 
	`as£π_∑øm
(
	`IS_ADC_CHANNEL
(
ADC_Ch™√l
));

935 
	`as£π_∑øm
(
	`IS_ADC_INJECTED_RANK
(
R™k
));

936 
	`as£π_∑øm
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam∂eTime
));

938 i‡(
ADC_Ch™√l
 > 
ADC_Ch™√l_9
)

941 
tm¥eg1
 = 
ADCx
->
SMPR1
;

943 
tm¥eg2
 = 
SMPR1_SMP_Së
 << (3*(
ADC_Ch™√l
 - 10));

945 
tm¥eg1
 &~
tm¥eg2
;

947 
tm¥eg2
 = (
uöt32_t
)
ADC_Sam∂eTime
 << (3*(
ADC_Ch™√l
 - 10));

949 
tm¥eg1
 |
tm¥eg2
;

951 
ADCx
->
SMPR1
 = 
tm¥eg1
;

956 
tm¥eg1
 = 
ADCx
->
SMPR2
;

958 
tm¥eg2
 = 
SMPR2_SMP_Së
 << (3 * 
ADC_Ch™√l
);

960 
tm¥eg1
 &~
tm¥eg2
;

962 
tm¥eg2
 = (
uöt32_t
)
ADC_Sam∂eTime
 << (3 * 
ADC_Ch™√l
);

964 
tm¥eg1
 |
tm¥eg2
;

966 
ADCx
->
SMPR2
 = 
tm¥eg1
;

970 
tm¥eg1
 = 
ADCx
->
JSQR
;

972 
tm¥eg3
 = (
tm¥eg1
 & 
JSQR_JL_Së
)>> 20;

974 
tm¥eg2
 = 
JSQR_JSQ_Së
 << (5 * (
uöt8_t
)((
R™k
 + 3Ë- (
tm¥eg3
 + 1)));

976 
tm¥eg1
 &~
tm¥eg2
;

978 
tm¥eg2
 = (
uöt32_t
)
ADC_Ch™√l
 << (5 * (
uöt8_t
)((
R™k
 + 3Ë- (
tm¥eg3
 + 1)));

980 
tm¥eg1
 |
tm¥eg2
;

982 
ADCx
->
JSQR
 = 
tm¥eg1
;

983 
	}
}

992 
	$ADC_Inje˘edSequí˚rLígthC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Lígth
)

994 
uöt32_t
 
tm¥eg1
 = 0;

995 
uöt32_t
 
tm¥eg2
 = 0;

997 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

998 
	`as£π_∑øm
(
	`IS_ADC_INJECTED_LENGTH
(
Lígth
));

1001 
tm¥eg1
 = 
ADCx
->
JSQR
;

1003 
tm¥eg1
 &
JSQR_JL_Re£t
;

1005 
tm¥eg2
 = 
Lígth
 - 1;

1006 
tm¥eg1
 |
tm¥eg2
 << 20;

1008 
ADCx
->
JSQR
 = 
tm¥eg1
;

1009 
	}
}

1024 
	$ADC_SëInje˘edOff£t
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
, 
uöt16_t
 
Off£t
)

1026 
__IO
 
uöt32_t
 
tmp
 = 0;

1029 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1030 
	`as£π_∑øm
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_Inje˘edCh™√l
));

1031 
	`as£π_∑øm
(
	`IS_ADC_OFFSET
(
Off£t
));

1033 
tmp
 = (
uöt32_t
)
ADCx
;

1034 
tmp
 +
ADC_Inje˘edCh™√l
;

1037 *(
__IO
 
uöt32_t
 *Ë
tmp
 = (uöt32_t)
Off£t
;

1038 
	}
}

1051 
uöt16_t
 
	$ADC_GëInje˘edC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
)

1053 
__IO
 
uöt32_t
 
tmp
 = 0;

1056 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1057 
	`as£π_∑øm
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_Inje˘edCh™√l
));

1059 
tmp
 = (
uöt32_t
)
ADCx
;

1060 
tmp
 +
ADC_Inje˘edCh™√l
 + 
JDR_Off£t
;

1063  (
uöt16_t
Ë(*(
__IO
 
uöt32_t
*Ë
tmp
);

1064 
	}
}

1081 
	$ADC_A«logW©chdogCmd
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_A«logW©chdog
)

1083 
uöt32_t
 
tm¥eg
 = 0;

1085 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1086 
	`as£π_∑øm
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_A«logW©chdog
));

1088 
tm¥eg
 = 
ADCx
->
CR1
;

1090 
tm¥eg
 &
CR1_AWDMode_Re£t
;

1092 
tm¥eg
 |
ADC_A«logW©chdog
;

1094 
ADCx
->
CR1
 = 
tm¥eg
;

1095 
	}
}

1106 
	$ADC_A«logW©chdogThªshﬁdsC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
HighThªshﬁd
,

1107 
uöt16_t
 
LowThªshﬁd
)

1110 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1111 
	`as£π_∑øm
(
	`IS_ADC_THRESHOLD
(
HighThªshﬁd
));

1112 
	`as£π_∑øm
(
	`IS_ADC_THRESHOLD
(
LowThªshﬁd
));

1114 
ADCx
->
HTR
 = 
HighThªshﬁd
;

1116 
ADCx
->
LTR
 = 
LowThªshﬁd
;

1117 
	}
}

1144 
	$ADC_A«logW©chdogSögÀCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
)

1146 
uöt32_t
 
tm¥eg
 = 0;

1148 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1149 
	`as£π_∑øm
(
	`IS_ADC_CHANNEL
(
ADC_Ch™√l
));

1151 
tm¥eg
 = 
ADCx
->
CR1
;

1153 
tm¥eg
 &
CR1_AWDCH_Re£t
;

1155 
tm¥eg
 |
ADC_Ch™√l
;

1157 
ADCx
->
CR1
 = 
tm¥eg
;

1158 
	}
}

1166 
	$ADC_TempSís‹VªfötCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1169 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1170 i‡(
NewSèã
 !
DISABLE
)

1173 
ADC1
->
CR2
 |
CR2_TSVREFE_Së
;

1178 
ADC1
->
CR2
 &
CR2_TSVREFE_Re£t
;

1180 
	}
}

1194 
FœgSètus
 
	$ADC_GëFœgSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
)

1196 
FœgSètus
 
bô°©us
 = 
RESET
;

1198 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1199 
	`as£π_∑øm
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1201 i‡((
ADCx
->
SR
 & 
ADC_FLAG
Ë!(
uöt8_t
)
RESET
)

1204 
bô°©us
 = 
SET
;

1209 
bô°©us
 = 
RESET
;

1212  
bô°©us
;

1213 
	}
}

1227 
	$ADC_CÀ¨Fœg
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
)

1230 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1231 
	`as£π_∑øm
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1233 
ADCx
->
SR
 = ~(
uöt32_t
)
ADC_FLAG
;

1234 
	}
}

1246 
ITSètus
 
	$ADC_GëITSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
)

1248 
ITSètus
 
bô°©us
 = 
RESET
;

1249 
uöt32_t
 
ômask
 = 0, 
íabÀ°©us
 = 0;

1251 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1252 
	`as£π_∑øm
(
	`IS_ADC_GET_IT
(
ADC_IT
));

1254 
ômask
 = 
ADC_IT
 >> 8;

1256 
íabÀ°©us
 = (
ADCx
->
CR1
 & (
uöt8_t
)
ADC_IT
) ;

1258 i‡(((
ADCx
->
SR
 & 
ômask
Ë!(
uöt32_t
)
RESET
Ë&& 
íabÀ°©us
)

1261 
bô°©us
 = 
SET
;

1266 
bô°©us
 = 
RESET
;

1269  
bô°©us
;

1270 
	}
}

1282 
	$ADC_CÀ¨ITPídögBô
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
)

1284 
uöt8_t
 
ômask
 = 0;

1286 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1287 
	`as£π_∑øm
(
	`IS_ADC_IT
(
ADC_IT
));

1289 
ômask
 = (
uöt8_t
)(
ADC_IT
 >> 8);

1291 
ADCx
->
SR
 = ~(
uöt32_t
)
ômask
;

1292 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_bkp.c

22 
	~"°m32f10x_bkp.h
"

23 
	~"°m32f10x_rcc.h
"

47 
	#BKP_OFFSET
 (
BKP_BASE
 - 
PERIPH_BASE
)

	)

52 
	#CR_OFFSET
 (
BKP_OFFSET
 + 0x30)

	)

53 
	#TPAL_BôNumbî
 0x01

	)

54 
	#CR_TPAL_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
TPAL_BôNumbî
 * 4))

	)

57 
	#TPE_BôNumbî
 0x00

	)

58 
	#CR_TPE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
TPE_BôNumbî
 * 4))

	)

63 
	#CSR_OFFSET
 (
BKP_OFFSET
 + 0x34)

	)

64 
	#TPIE_BôNumbî
 0x02

	)

65 
	#CSR_TPIE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
TPIE_BôNumbî
 * 4))

	)

68 
	#TIF_BôNumbî
 0x09

	)

69 
	#CSR_TIF_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
TIF_BôNumbî
 * 4))

	)

72 
	#TEF_BôNumbî
 0x08

	)

73 
	#CSR_TEF_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
TEF_BôNumbî
 * 4))

	)

78 
	#RTCCR_CAL_Mask
 ((
uöt16_t
)0xFF80)

	)

79 
	#RTCCR_Mask
 ((
uöt16_t
)0xFC7F)

	)

82 
	#CSR_CTE_Së
 ((
uöt16_t
)0x0001)

	)

83 
	#CSR_CTI_Së
 ((
uöt16_t
)0x0002)

	)

123 
	$BKP_DeInô
()

125 
	`RCC_BackupRe£tCmd
(
ENABLE
);

126 
	`RCC_BackupRe£tCmd
(
DISABLE
);

127 
	}
}

137 
	$BKP_Tam≥rPöLevñC⁄fig
(
uöt16_t
 
BKP_Tam≥rPöLevñ
)

140 
	`as£π_∑øm
(
	`IS_BKP_TAMPER_PIN_LEVEL
(
BKP_Tam≥rPöLevñ
));

141 *(
__IO
 
uöt32_t
 *Ë
CR_TPAL_BB
 = 
BKP_Tam≥rPöLevñ
;

142 
	}
}

150 
	$BKP_Tam≥rPöCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

153 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

154 *(
__IO
 
uöt32_t
 *Ë
CR_TPE_BB
 = (uöt32_t)
NewSèã
;

155 
	}
}

163 
	$BKP_ITC⁄fig
(
Fun˘i⁄ÆSèã
 
NewSèã
)

166 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

167 *(
__IO
 
uöt32_t
 *Ë
CSR_TPIE_BB
 = (uöt32_t)
NewSèã
;

168 
	}
}

183 
	$BKP_RTCOuçutC⁄fig
(
uöt16_t
 
BKP_RTCOuçutSour˚
)

185 
uöt16_t
 
tm¥eg
 = 0;

187 
	`as£π_∑øm
(
	`IS_BKP_RTC_OUTPUT_SOURCE
(
BKP_RTCOuçutSour˚
));

188 
tm¥eg
 = 
BKP
->
RTCCR
;

190 
tm¥eg
 &
RTCCR_Mask
;

193 
tm¥eg
 |
BKP_RTCOuçutSour˚
;

195 
BKP
->
RTCCR
 = 
tm¥eg
;

196 
	}
}

204 
	$BKP_SëRTCCÆibøti⁄VÆue
(
uöt8_t
 
CÆibøti⁄VÆue
)

206 
uöt16_t
 
tm¥eg
 = 0;

208 
	`as£π_∑øm
(
	`IS_BKP_CALIBRATION_VALUE
(
CÆibøti⁄VÆue
));

209 
tm¥eg
 = 
BKP
->
RTCCR
;

211 
tm¥eg
 &
RTCCR_CAL_Mask
;

213 
tm¥eg
 |
CÆibøti⁄VÆue
;

215 
BKP
->
RTCCR
 = 
tm¥eg
;

216 
	}
}

225 
	$BKP_WrôeBackupRegi°î
(
uöt16_t
 
BKP_DR
, uöt16_à
D©a
)

227 
__IO
 
uöt32_t
 
tmp
 = 0;

230 
	`as£π_∑øm
(
	`IS_BKP_DR
(
BKP_DR
));

232 
tmp
 = (
uöt32_t
)
BKP_BASE
;

233 
tmp
 +
BKP_DR
;

235 *(
__IO
 
uöt32_t
 *Ë
tmp
 = 
D©a
;

236 
	}
}

244 
uöt16_t
 
	$BKP_RódBackupRegi°î
(
uöt16_t
 
BKP_DR
)

246 
__IO
 
uöt32_t
 
tmp
 = 0;

249 
	`as£π_∑øm
(
	`IS_BKP_DR
(
BKP_DR
));

251 
tmp
 = (
uöt32_t
)
BKP_BASE
;

252 
tmp
 +
BKP_DR
;

254  (*(
__IO
 
uöt16_t
 *Ë
tmp
);

255 
	}
}

262 
FœgSètus
 
	$BKP_GëFœgSètus
()

264  (
FœgSètus
)(*(
__IO
 
uöt32_t
 *Ë
CSR_TEF_BB
);

265 
	}
}

272 
	$BKP_CÀ¨Fœg
()

275 
BKP
->
CSR
 |
CSR_CTE_Së
;

276 
	}
}

283 
ITSètus
 
	$BKP_GëITSètus
()

285  (
ITSètus
)(*(
__IO
 
uöt32_t
 *Ë
CSR_TIF_BB
);

286 
	}
}

293 
	$BKP_CÀ¨ITPídögBô
()

296 
BKP
->
CSR
 |
CSR_CTI_Së
;

297 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_can.c

22 
	~"°m32f10x_ˇn.h
"

23 
	~"°m32f10x_rcc.h
"

47 
	#MCR_INRQ
 ((
uöt32_t
)0x00000001Ë

	)

48 
	#MCR_SLEEP
 ((
uöt32_t
)0x00000002Ë

	)

49 
	#MCR_TXFP
 ((
uöt32_t
)0x00000004Ë

	)

50 
	#MCR_RFLM
 ((
uöt32_t
)0x00000008Ë

	)

51 
	#MCR_NART
 ((
uöt32_t
)0x00000010Ë

	)

52 
	#MCR_AWUM
 ((
uöt32_t
)0x00000020Ë

	)

53 
	#MCR_ABOM
 ((
uöt32_t
)0x00000040Ë

	)

54 
	#MCR_TTCM
 ((
uöt32_t
)0x00000080Ë

	)

55 
	#MCR_RESET
 ((
uöt32_t
)0x00008000Ë

	)

56 
	#MCR_DBF
 ((
uöt32_t
)0x00010000Ë

	)

59 
	#MSR_INAK
 ((
uöt32_t
)0x00000001Ë

	)

60 
	#MSR_WKUI
 ((
uöt32_t
)0x00000008Ë

	)

61 
	#MSR_SLAKI
 ((
uöt32_t
)0x00000010Ë

	)

64 
	#TSR_RQCP0
 ((
uöt32_t
)0x00000001Ë

	)

65 
	#TSR_TXOK0
 ((
uöt32_t
)0x00000002Ë

	)

66 
	#TSR_ABRQ0
 ((
uöt32_t
)0x00000080Ë

	)

67 
	#TSR_RQCP1
 ((
uöt32_t
)0x00000100Ë

	)

68 
	#TSR_TXOK1
 ((
uöt32_t
)0x00000200Ë

	)

69 
	#TSR_ABRQ1
 ((
uöt32_t
)0x00008000Ë

	)

70 
	#TSR_RQCP2
 ((
uöt32_t
)0x00010000Ë

	)

71 
	#TSR_TXOK2
 ((
uöt32_t
)0x00020000Ë

	)

72 
	#TSR_ABRQ2
 ((
uöt32_t
)0x00800000Ë

	)

73 
	#TSR_TME0
 ((
uöt32_t
)0x04000000Ë

	)

74 
	#TSR_TME1
 ((
uöt32_t
)0x08000000Ë

	)

75 
	#TSR_TME2
 ((
uöt32_t
)0x10000000Ë

	)

78 
	#RF0R_FULL0
 ((
uöt32_t
)0x00000008Ë

	)

79 
	#RF0R_FOVR0
 ((
uöt32_t
)0x00000010Ë

	)

80 
	#RF0R_RFOM0
 ((
uöt32_t
)0x00000020Ë

	)

83 
	#RF1R_FULL1
 ((
uöt32_t
)0x00000008Ë

	)

84 
	#RF1R_FOVR1
 ((
uöt32_t
)0x00000010Ë

	)

85 
	#RF1R_RFOM1
 ((
uöt32_t
)0x00000020Ë

	)

88 
	#ESR_EWGF
 ((
uöt32_t
)0x00000001Ë

	)

89 
	#ESR_EPVF
 ((
uöt32_t
)0x00000002Ë

	)

90 
	#ESR_BOFF
 ((
uöt32_t
)0x00000004Ë

	)

93 
	#TMIDxR_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

96 
	#FMR_FINIT
 ((
uöt32_t
)0x00000001Ë

	)

99 
	#INAK_TimeOut
 ((
uöt32_t
)0x0000FFFF)

	)

102 
	#SLAK_TimeOut
 ((
uöt32_t
)0x0000FFFF)

	)

128 
ITSètus
 
CheckITSètus
(
uöt32_t
 
CAN_Reg
, uöt32_à
It_Bô
);

143 
	$CAN_DeInô
(
CAN_Ty≥Def
* 
CANx
)

146 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

148 i‡(
CANx
 =
CAN1
)

151 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN1
, 
ENABLE
);

153 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN1
, 
DISABLE
);

158 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN2
, 
ENABLE
);

160 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN2
, 
DISABLE
);

162 
	}
}

173 
uöt8_t
 
	$CAN_Inô
(
CAN_Ty≥Def
* 
CANx
, 
CAN_InôTy≥Def
* 
CAN_InôSåu˘
)

175 
uöt8_t
 
InôSètus
 = 
CANINITFAILED
;

176 
uöt32_t
 
waô_ack
 = 0x00000000;

178 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

179 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_TTCM
));

180 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_ABOM
));

181 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_AWUM
));

182 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_NART
));

183 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_RFLM
));

184 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_TXFP
));

185 
	`as£π_∑øm
(
	`IS_CAN_MODE
(
CAN_InôSåu˘
->
CAN_Mode
));

186 
	`as£π_∑øm
(
	`IS_CAN_SJW
(
CAN_InôSåu˘
->
CAN_SJW
));

187 
	`as£π_∑øm
(
	`IS_CAN_BS1
(
CAN_InôSåu˘
->
CAN_BS1
));

188 
	`as£π_∑øm
(
	`IS_CAN_BS2
(
CAN_InôSåu˘
->
CAN_BS2
));

189 
	`as£π_∑øm
(
	`IS_CAN_PRESCALER
(
CAN_InôSåu˘
->
CAN_PªsˇÀr
));

192 
CANx
->
MCR
 &~
MCR_SLEEP
;

195 
CANx
->
MCR
 |
MCR_INRQ
 ;

198 ((
CANx
->
MSR
 & 
MSR_INAK
Ë!MSR_INAKË&& (
waô_ack
 !
INAK_TimeOut
))

200 
waô_ack
++;

204 i‡((
CANx
->
MSR
 & 
MSR_INAK
) != MSR_INAK)

206 
InôSètus
 = 
CANINITFAILED
;

211 i‡(
CAN_InôSåu˘
->
CAN_TTCM
 =
ENABLE
)

213 
CANx
->
MCR
 |
MCR_TTCM
;

217 
CANx
->
MCR
 &~
MCR_TTCM
;

221 i‡(
CAN_InôSåu˘
->
CAN_ABOM
 =
ENABLE
)

223 
CANx
->
MCR
 |
MCR_ABOM
;

227 
CANx
->
MCR
 &~
MCR_ABOM
;

231 i‡(
CAN_InôSåu˘
->
CAN_AWUM
 =
ENABLE
)

233 
CANx
->
MCR
 |
MCR_AWUM
;

237 
CANx
->
MCR
 &~
MCR_AWUM
;

241 i‡(
CAN_InôSåu˘
->
CAN_NART
 =
ENABLE
)

243 
CANx
->
MCR
 |
MCR_NART
;

247 
CANx
->
MCR
 &~
MCR_NART
;

251 i‡(
CAN_InôSåu˘
->
CAN_RFLM
 =
ENABLE
)

253 
CANx
->
MCR
 |
MCR_RFLM
;

257 
CANx
->
MCR
 &~
MCR_RFLM
;

261 i‡(
CAN_InôSåu˘
->
CAN_TXFP
 =
ENABLE
)

263 
CANx
->
MCR
 |
MCR_TXFP
;

267 
CANx
->
MCR
 &~
MCR_TXFP
;

271 
CANx
->
BTR
 = (
uöt32_t
)((uöt32_t)
CAN_InôSåu˘
->
CAN_Mode
 << 30Ë| ((uöt32_t)CAN_InôSåu˘->
CAN_SJW
 << 24) |

272 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_BS1
 << 16Ë| ((uöt32_t)CAN_InôSåu˘->
CAN_BS2
 << 20) |

273 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_PªsˇÀr
 - 1);

276 
CANx
->
MCR
 &~
MCR_INRQ
;

279 
waô_ack
 = 0x00;

281 ((
CANx
->
MSR
 & 
MSR_INAK
Ë=MSR_INAKË&& (
waô_ack
 !
INAK_TimeOut
))

283 
waô_ack
++;

287 i‡((
CANx
->
MSR
 & 
MSR_INAK
) == MSR_INAK)

289 
InôSètus
 = 
CANINITFAILED
;

293 
InôSètus
 = 
CANINITOK
 ;

298  
InôSètus
;

299 
	}
}

308 
	$CAN_FûãrInô
(
CAN_FûãrInôTy≥Def
* 
CAN_FûãrInôSåu˘
)

310 
uöt32_t
 
fûãr_numbî_bô_pos
 = 0;

312 
	`as£π_∑øm
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
));

313 
	`as£π_∑øm
(
	`IS_CAN_FILTER_MODE
(
CAN_FûãrInôSåu˘
->
CAN_FûãrMode
));

314 
	`as£π_∑øm
(
	`IS_CAN_FILTER_SCALE
(
CAN_FûãrInôSåu˘
->
CAN_FûãrSˇÀ
));

315 
	`as£π_∑øm
(
	`IS_CAN_FILTER_FIFO
(
CAN_FûãrInôSåu˘
->
CAN_FûãrFIFOAssignmít
));

316 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_FûãrInôSåu˘
->
CAN_FûãrA˘iv©i⁄
));

318 
fûãr_numbî_bô_pos
 = ((
uöt32_t
)0x00000001Ë<< 
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
;

321 
CAN1
->
FMR
 |
FMR_FINIT
;

324 
CAN1
->
FA1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

327 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrSˇÀ
 =
CAN_FûãrSˇÀ_16bô
)

330 
CAN1
->
FS1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

334 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR1
 =

335 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdLow
) << 16) |

336 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdLow
);

340 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR2
 =

341 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdHigh
) << 16) |

342 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdHigh
);

345 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrSˇÀ
 =
CAN_FûãrSˇÀ_32bô
)

348 
CAN1
->
FS1R
 |
fûãr_numbî_bô_pos
;

350 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR1
 =

351 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdHigh
) << 16) |

352 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdLow
);

354 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR2
 =

355 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdHigh
) << 16) |

356 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdLow
);

360 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrMode
 =
CAN_FûãrMode_IdMask
)

363 
CAN1
->
FM1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

368 
CAN1
->
FM1R
 |(
uöt32_t
)
fûãr_numbî_bô_pos
;

372 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrFIFOAssignmít
 =
CAN_FûãrFIFO0
)

375 
CAN1
->
FFA1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

378 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrFIFOAssignmít
 =
CAN_FûãrFIFO1
)

381 
CAN1
->
FFA1R
 |(
uöt32_t
)
fûãr_numbî_bô_pos
;

385 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrA˘iv©i⁄
 =
ENABLE
)

387 
CAN1
->
FA1R
 |
fûãr_numbî_bô_pos
;

391 
CAN1
->
FMR
 &~
FMR_FINIT
;

392 
	}
}

400 
	$CAN_Såu˘Inô
(
CAN_InôTy≥Def
* 
CAN_InôSåu˘
)

404 
CAN_InôSåu˘
->
CAN_TTCM
 = 
DISABLE
;

406 
CAN_InôSåu˘
->
CAN_ABOM
 = 
DISABLE
;

408 
CAN_InôSåu˘
->
CAN_AWUM
 = 
DISABLE
;

410 
CAN_InôSåu˘
->
CAN_NART
 = 
DISABLE
;

412 
CAN_InôSåu˘
->
CAN_RFLM
 = 
DISABLE
;

414 
CAN_InôSåu˘
->
CAN_TXFP
 = 
DISABLE
;

416 
CAN_InôSåu˘
->
CAN_Mode
 = 
CAN_Mode_N‹mÆ
;

418 
CAN_InôSåu˘
->
CAN_SJW
 = 
CAN_SJW_1tq
;

420 
CAN_InôSåu˘
->
CAN_BS1
 = 
CAN_BS1_4tq
;

422 
CAN_InôSåu˘
->
CAN_BS2
 = 
CAN_BS2_3tq
;

424 
CAN_InôSåu˘
->
CAN_PªsˇÀr
 = 1;

425 
	}
}

433 
	$CAN_SœveSèπB™k
(
uöt8_t
 
CAN_B™kNumbî
)

436 
	`as£π_∑øm
(
	`IS_CAN_BANKNUMBER
(
CAN_B™kNumbî
));

438 
CAN1
->
FMR
 |
FMR_FINIT
;

440 
CAN1
->
FMR
 &(
uöt32_t
)0xFFFFC0F1 ;

441 
CAN1
->
FMR
 |(
uöt32_t
)(
CAN_B™kNumbî
)<<8;

443 
CAN1
->
FMR
 &~
FMR_FINIT
;

444 
	}
}

459 
	$CAN_ITC⁄fig
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

462 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

463 
	`as£π_∑øm
(
	`IS_CAN_ITC⁄fig
(
CAN_IT
));

464 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

466 i‡(
NewSèã
 !
DISABLE
)

469 
CANx
->
IER
 |
CAN_IT
;

474 
CANx
->
IER
 &~
CAN_IT
;

476 
	}
}

486 
uöt8_t
 
	$CAN_Tønsmô
(
CAN_Ty≥Def
* 
CANx
, 
C™TxMsg
* 
TxMesßge
)

488 
uöt8_t
 
å™smô_maûbox
 = 0;

490 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

491 
	`as£π_∑øm
(
	`IS_CAN_IDTYPE
(
TxMesßge
->
IDE
));

492 
	`as£π_∑øm
(
	`IS_CAN_RTR
(
TxMesßge
->
RTR
));

493 
	`as£π_∑øm
(
	`IS_CAN_DLC
(
TxMesßge
->
DLC
));

496 i‡((
CANx
->
TSR
&
TSR_TME0
) == TSR_TME0)

498 
å™smô_maûbox
 = 0;

500 i‡((
CANx
->
TSR
&
TSR_TME1
) == TSR_TME1)

502 
å™smô_maûbox
 = 1;

504 i‡((
CANx
->
TSR
&
TSR_TME2
) == TSR_TME2)

506 
å™smô_maûbox
 = 2;

510 
å™smô_maûbox
 = 
CAN_NO_MB
;

513 i‡(
å™smô_maûbox
 !
CAN_NO_MB
)

516 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 &
TMIDxR_TXRQ
;

517 i‡(
TxMesßge
->
IDE
 =
CAN_ID_STD
)

519 
	`as£π_∑øm
(
	`IS_CAN_STDID
(
TxMesßge
->
StdId
));

520 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 |((
TxMesßge
->
StdId
 << 21Ë| TxMesßge->
RTR
);

524 
	`as£π_∑øm
(
	`IS_CAN_EXTID
(
TxMesßge
->
ExtId
));

525 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 |((
TxMesßge
->
ExtId
<<3Ë| TxMesßge->
IDE
 |

526 
TxMesßge
->
RTR
);

531 
TxMesßge
->
DLC
 &(
uöt8_t
)0x0000000F;

532 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDTR
 &(
uöt32_t
)0xFFFFFFF0;

533 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDTR
 |
TxMesßge
->
DLC
;

536 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDLR
 = (((
uöt32_t
)
TxMesßge
->
D©a
[3] << 24) |

537 ((
uöt32_t
)
TxMesßge
->
D©a
[2] << 16) |

538 ((
uöt32_t
)
TxMesßge
->
D©a
[1] << 8) |

539 ((
uöt32_t
)
TxMesßge
->
D©a
[0]));

540 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDHR
 = (((
uöt32_t
)
TxMesßge
->
D©a
[7] << 24) |

541 ((
uöt32_t
)
TxMesßge
->
D©a
[6] << 16) |

542 ((
uöt32_t
)
TxMesßge
->
D©a
[5] << 8) |

543 ((
uöt32_t
)
TxMesßge
->
D©a
[4]));

545 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 |
TMIDxR_TXRQ
;

547  
å™smô_maûbox
;

548 
	}
}

556 
uöt8_t
 
	$CAN_TønsmôSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
TønsmôMaûbox
)

559 
uöt8_t
 
°©e
 = 0;

561 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

562 
	`as£π_∑øm
(
	`IS_CAN_TRANSMITMAILBOX
(
TønsmôMaûbox
));

563 
TønsmôMaûbox
)

565 (0): 
°©e
 |(
uöt8_t
)((
CANx
->
TSR
 & 
TSR_RQCP0
) << 2);

566 
°©e
 |(
uöt8_t
)((
CANx
->
TSR
 & 
TSR_TXOK0
) >> 0);

567 
°©e
 |(
uöt8_t
)((
CANx
->
TSR
 & 
TSR_TME0
) >> 26);

569 (1): 
°©e
 |(
uöt8_t
)((
CANx
->
TSR
 & 
TSR_RQCP1
) >> 6);

570 
°©e
 |(
uöt8_t
)((
CANx
->
TSR
 & 
TSR_TXOK1
) >> 8);

571 
°©e
 |(
uöt8_t
)((
CANx
->
TSR
 & 
TSR_TME1
) >> 27);

573 (2): 
°©e
 |(
uöt8_t
)((
CANx
->
TSR
 & 
TSR_RQCP2
) >> 14);

574 
°©e
 |(
uöt8_t
)((
CANx
->
TSR
 & 
TSR_TXOK2
) >> 16);

575 
°©e
 |(
uöt8_t
)((
CANx
->
TSR
 & 
TSR_TME2
) >> 28);

578 
°©e
 = 
CANTXFAILED
;

581 
°©e
)

584 (0x0): 
°©e
 = 
CANTXPENDING
;

587 (0x5): 
°©e
 = 
CANTXFAILED
;

590 (0x7): 
°©e
 = 
CANTXOK
;

593 
°©e
 = 
CANTXFAILED
;

596  
°©e
;

597 
	}
}

605 
	$CAN_C™˚lTønsmô
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
Maûbox
)

608 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

609 
	`as£π_∑øm
(
	`IS_CAN_TRANSMITMAILBOX
(
Maûbox
));

611 
Maûbox
)

613 (0): 
CANx
->
TSR
 |
TSR_ABRQ0
;

615 (1): 
CANx
->
TSR
 |
TSR_ABRQ1
;

617 (2): 
CANx
->
TSR
 |
TSR_ABRQ2
;

622 
	}
}

630 
	$CAN_FIFORñó£
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
)

633 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

634 
	`as£π_∑øm
(
	`IS_CAN_FIFO
(
FIFONumbî
));

636 i‡(
FIFONumbî
 =
CAN_FIFO0
)

638 
CANx
->
RF0R
 = 
RF0R_RFOM0
;

643 
CANx
->
RF1R
 = 
RF1R_RFOM1
;

645 
	}
}

653 
uöt8_t
 
	$CAN_MesßgePídög
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
)

655 
uöt8_t
 
mesßge_≥ndög
=0;

657 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

658 
	`as£π_∑øm
(
	`IS_CAN_FIFO
(
FIFONumbî
));

659 i‡(
FIFONumbî
 =
CAN_FIFO0
)

661 
mesßge_≥ndög
 = (
uöt8_t
)(
CANx
->
RF0R
&(
uöt32_t
)0x03);

663 i‡(
FIFONumbî
 =
CAN_FIFO1
)

665 
mesßge_≥ndög
 = (
uöt8_t
)(
CANx
->
RF1R
&(
uöt32_t
)0x03);

669 
mesßge_≥ndög
 = 0;

671  
mesßge_≥ndög
;

672 
	}
}

682 
	$CAN_Re˚ive
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
, 
C™RxMsg
* 
RxMesßge
)

685 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

686 
	`as£π_∑øm
(
	`IS_CAN_FIFO
(
FIFONumbî
));

688 
RxMesßge
->
IDE
 = (
uöt8_t
)0x04 & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
;

689 i‡(
RxMesßge
->
IDE
 =
CAN_ID_STD
)

691 
RxMesßge
->
StdId
 = (
uöt32_t
)0x000007FF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
 >> 21);

695 
RxMesßge
->
ExtId
 = (
uöt32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
 >> 3);

698 
RxMesßge
->
RTR
 = (
uöt8_t
)0x02 & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
;

700 
RxMesßge
->
DLC
 = (
uöt8_t
)0x0F & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDTR
;

702 
RxMesßge
->
FMI
 = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDTR
 >> 8);

704 
RxMesßge
->
D©a
[0] = (
uöt8_t
)0xFF & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
;

705 
RxMesßge
->
D©a
[1] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
 >> 8);

706 
RxMesßge
->
D©a
[2] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
 >> 16);

707 
RxMesßge
->
D©a
[3] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
 >> 24);

708 
RxMesßge
->
D©a
[4] = (
uöt8_t
)0xFF & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
;

709 
RxMesßge
->
D©a
[5] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
 >> 8);

710 
RxMesßge
->
D©a
[6] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
 >> 16);

711 
RxMesßge
->
D©a
[7] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
 >> 24);

713 
	`CAN_FIFORñó£
(
CANx
, 
FIFONumbî
);

714 
	}
}

723 
	$CAN_DBGFªeze
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

726 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

727 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

729 i‡(
NewSèã
 !
DISABLE
)

732 
CANx
->
MCR
 |
MCR_DBF
;

737 
CANx
->
MCR
 &~
MCR_DBF
;

739 
	}
}

746 
uöt8_t
 
	$CAN_SÀï
(
CAN_Ty≥Def
* 
CANx
)

748 
uöt8_t
 
¶ìp°©us
 = 
CANSLEEPFAILED
;

751 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

754 
CANx
->
MCR
 = (((CANx->MCRË& (
uöt32_t
)(~
MCR_INRQ
)Ë| 
MCR_SLEEP
);

757 i‡((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

760 
¶ìp°©us
 = 
CANSLEEPOK
;

763  (
uöt8_t
)
¶ìp°©us
;

764 
	}
}

771 
uöt8_t
 
	$CAN_WakeUp
(
CAN_Ty≥Def
* 
CANx
)

773 
uöt32_t
 
waô_¶ak
 = 
SLAK_TimeOut
 ;

774 
uöt8_t
 
wakeup°©us
 = 
CANWAKEUPFAILED
;

777 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

780 
CANx
->
MCR
 &~
MCR_SLEEP
;

783 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
Ë=CAN_MSR_SLAK)&&(
waô_¶ak
!=0x00))

785 
waô_¶ak
--;

787 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

790 
wakeup°©us
 = 
CANWAKEUPOK
;

793  (
uöt8_t
)
wakeup°©us
;

794 
	}
}

803 
FœgSètus
 
	$CAN_GëFœgSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
)

805 
FœgSètus
 
bô°©us
 = 
RESET
;

807 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

808 
	`as£π_∑øm
(
	`IS_CAN_FLAG
(
CAN_FLAG
));

810 i‡((
CANx
->
ESR
 & 
CAN_FLAG
Ë!(
uöt32_t
)
RESET
)

813 
bô°©us
 = 
SET
;

818 
bô°©us
 = 
RESET
;

821  
bô°©us
;

822 
	}
}

830 
	$CAN_CÀ¨Fœg
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
)

833 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

834 
	`as£π_∑øm
(
	`IS_CAN_FLAG
(
CAN_FLAG
));

836 
CANx
->
ESR
 &~
CAN_FLAG
;

837 
	}
}

849 
ITSètus
 
	$CAN_GëITSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
)

851 
ITSètus
 
≥ndögbô°©us
 = 
RESET
;

853 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

854 
	`as£π_∑øm
(
	`IS_CAN_ITSètus
(
CAN_IT
));

855 
CAN_IT
)

857 
CAN_IT_RQCP0
:

858 
≥ndögbô°©us
 = 
	`CheckITSètus
(
CANx
->
TSR
, 
TSR_RQCP0
);

860 
CAN_IT_RQCP1
:

861 
≥ndögbô°©us
 = 
	`CheckITSètus
(
CANx
->
TSR
, 
TSR_RQCP1
);

863 
CAN_IT_RQCP2
:

864 
≥ndögbô°©us
 = 
	`CheckITSètus
(
CANx
->
TSR
, 
TSR_RQCP2
);

866 
CAN_IT_FF0
:

867 
≥ndögbô°©us
 = 
	`CheckITSètus
(
CANx
->
RF0R
, 
RF0R_FULL0
);

869 
CAN_IT_FOV0
:

870 
≥ndögbô°©us
 = 
	`CheckITSètus
(
CANx
->
RF0R
, 
RF0R_FOVR0
);

872 
CAN_IT_FF1
:

873 
≥ndögbô°©us
 = 
	`CheckITSètus
(
CANx
->
RF1R
, 
RF1R_FULL1
);

875 
CAN_IT_FOV1
:

876 
≥ndögbô°©us
 = 
	`CheckITSètus
(
CANx
->
RF1R
, 
RF1R_FOVR1
);

878 
CAN_IT_EWG
:

879 
≥ndögbô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
ESR_EWGF
);

881 
CAN_IT_EPV
:

882 
≥ndögbô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
ESR_EPVF
);

884 
CAN_IT_BOF
:

885 
≥ndögbô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
ESR_BOFF
);

887 
CAN_IT_SLK
:

888 
≥ndögbô°©us
 = 
	`CheckITSètus
(
CANx
->
MSR
, 
MSR_SLAKI
);

890 
CAN_IT_WKU
:

891 
≥ndögbô°©us
 = 
	`CheckITSètus
(
CANx
->
MSR
, 
MSR_WKUI
);

894 
≥ndögbô°©us
 = 
RESET
;

898  
≥ndögbô°©us
;

899 
	}
}

907 
	$CAN_CÀ¨ITPídögBô
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
)

910 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

911 
	`as£π_∑øm
(
	`IS_CAN_ITSètus
(
CAN_IT
));

912 
CAN_IT
)

914 
CAN_IT_RQCP0
:

915 
CANx
->
TSR
 = 
TSR_RQCP0
;

917 
CAN_IT_RQCP1
:

918 
CANx
->
TSR
 = 
TSR_RQCP1
;

920 
CAN_IT_RQCP2
:

921 
CANx
->
TSR
 = 
TSR_RQCP2
;

923 
CAN_IT_FF0
:

924 
CANx
->
RF0R
 = 
RF0R_FULL0
;

926 
CAN_IT_FOV0
:

927 
CANx
->
RF0R
 = 
RF0R_FOVR0
;

929 
CAN_IT_FF1
:

930 
CANx
->
RF1R
 = 
RF1R_FULL1
;

932 
CAN_IT_FOV1
:

933 
CANx
->
RF1R
 = 
RF1R_FOVR1
;

935 
CAN_IT_EWG
:

936 
CANx
->
ESR
 &~ 
ESR_EWGF
;

938 
CAN_IT_EPV
:

939 
CANx
->
ESR
 &~ 
ESR_EPVF
;

941 
CAN_IT_BOF
:

942 
CANx
->
ESR
 &~ 
ESR_BOFF
;

944 
CAN_IT_WKU
:

945 
CANx
->
MSR
 = 
MSR_WKUI
;

947 
CAN_IT_SLK
:

948 
CANx
->
MSR
 = 
MSR_SLAKI
;

953 
	}
}

961 
ITSètus
 
	$CheckITSètus
(
uöt32_t
 
CAN_Reg
, uöt32_à
It_Bô
)

963 
ITSètus
 
≥ndögbô°©us
 = 
RESET
;

965 i‡((
CAN_Reg
 & 
It_Bô
Ë!(
uöt32_t
)
RESET
)

968 
≥ndögbô°©us
 = 
SET
;

973 
≥ndögbô°©us
 = 
RESET
;

975  
≥ndögbô°©us
;

976 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_crc.c

22 
	~"°m32f10x_¸c.h
"

47 
	#CR_RESET_Së
 ((
uöt32_t
)0x00000001)

	)

86 
	$CRC_Re£tDR
()

89 
CRC
->
CR
 = 
CR_RESET_Së
;

90 
	}
}

97 
uöt32_t
 
	$CRC_CÆcCRC
(
uöt32_t
 
D©a
)

99 
CRC
->
DR
 = 
D©a
;

101  (
CRC
->
DR
);

102 
	}
}

110 
uöt32_t
 
	$CRC_CÆcBlockCRC
(
uöt32_t
 
pBuf„r
[], uöt32_à
Buf„rLígth
)

112 
uöt32_t
 
ödex
 = 0;

114 
ödex
 = 0; index < 
Buf„rLígth
; index++)

116 
CRC
->
DR
 = 
pBuf„r
[
ödex
];

118  (
CRC
->
DR
);

119 
	}
}

126 
uöt32_t
 
	$CRC_GëCRC
()

128  (
CRC
->
DR
);

129 
	}
}

136 
	$CRC_SëIDRegi°î
(
uöt8_t
 
IDVÆue
)

138 
CRC
->
IDR
 = 
IDVÆue
;

139 
	}
}

146 
uöt8_t
 
	$CRC_GëIDRegi°î
()

148  (
CRC
->
IDR
);

149 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_dac.c

22 
	~"°m32f10x_dac.h
"

23 
	~"°m32f10x_rcc.h
"

47 
	#CR_EN_Së
 ((
uöt32_t
)0x00000001)

	)

50 
	#CR_DMAEN_Së
 ((
uöt32_t
)0x00001000)

	)

53 
	#CR_CLEAR_Mask
 ((
uöt32_t
)0x00000FFE)

	)

56 
	#SWTRIGR_SWTRIG_Së
 ((
uöt32_t
)0x00000001)

	)

59 
	#DUAL_SWTRIG_Së
 ((
uöt32_t
)0x00000003)

	)

60 
	#DUAL_SWTRIG_Re£t
 ((
uöt32_t
)0xFFFFFFFC)

	)

63 
	#DHR12R1_Off£t
 ((
uöt32_t
)0x00000008)

	)

64 
	#DHR12R2_Off£t
 ((
uöt32_t
)0x00000014)

	)

65 
	#DHR12RD_Off£t
 ((
uöt32_t
)0x00000020)

	)

68 
	#DOR_Off£t
 ((
uöt32_t
)0x0000002C)

	)

106 
	$DAC_DeInô
()

109 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_DAC
, 
ENABLE
);

111 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_DAC
, 
DISABLE
);

112 
	}
}

125 
	$DAC_Inô
(
uöt32_t
 
DAC_Ch™√l
, 
DAC_InôTy≥Def
* 
DAC_InôSåu˘
)

127 
uöt32_t
 
tm¥eg1
 = 0, 
tm¥eg2
 = 0;

129 
	`as£π_∑øm
(
	`IS_DAC_TRIGGER
(
DAC_InôSåu˘
->
DAC_Triggî
));

130 
	`as£π_∑øm
(
	`IS_DAC_GENERATE_WAVE
(
DAC_InôSåu˘
->
DAC_WaveGíî©i⁄
));

131 
	`as£π_∑øm
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_InôSåu˘
->
DAC_LFSRUnmask_TrüngÀAm∂ôude
));

132 
	`as£π_∑øm
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_InôSåu˘
->
DAC_OuçutBuf„r
));

135 
tm¥eg1
 = 
DAC
->
CR
;

137 
tm¥eg1
 &~(
CR_CLEAR_Mask
 << 
DAC_Ch™√l
);

144 
tm¥eg2
 = (
DAC_InôSåu˘
->
DAC_Triggî
 | DAC_InôSåu˘->
DAC_WaveGíî©i⁄
 |

145 
DAC_InôSåu˘
->
DAC_LFSRUnmask_TrüngÀAm∂ôude
 | DAC_InôSåu˘->
DAC_OuçutBuf„r
);

147 
tm¥eg1
 |
tm¥eg2
 << 
DAC_Ch™√l
;

149 
DAC
->
CR
 = 
tm¥eg1
;

150 
	}
}

158 
	$DAC_Såu˘Inô
(
DAC_InôTy≥Def
* 
DAC_InôSåu˘
)

162 
DAC_InôSåu˘
->
DAC_Triggî
 = 
DAC_Triggî_N⁄e
;

164 
DAC_InôSåu˘
->
DAC_WaveGíî©i⁄
 = 
DAC_WaveGíî©i⁄_N⁄e
;

166 
DAC_InôSåu˘
->
DAC_LFSRUnmask_TrüngÀAm∂ôude
 = 
DAC_LFSRUnmask_Bô0
;

168 
DAC_InôSåu˘
->
DAC_OuçutBuf„r
 = 
DAC_OuçutBuf„r_E«bÀ
;

169 
	}
}

181 
	$DAC_Cmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

184 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

185 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

186 i‡(
NewSèã
 !
DISABLE
)

189 
DAC
->
CR
 |
CR_EN_Së
 << 
DAC_Ch™√l
;

194 
DAC
->
CR
 &~(
CR_EN_Së
 << 
DAC_Ch™√l
);

196 
	}
}

208 
	$DAC_DMACmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

211 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

212 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

213 i‡(
NewSèã
 !
DISABLE
)

216 
DAC
->
CR
 |
CR_DMAEN_Së
 << 
DAC_Ch™√l
;

221 
DAC
->
CR
 &~(
CR_DMAEN_Së
 << 
DAC_Ch™√l
);

223 
	}
}

235 
	$DAC_So·w¨eTriggîCmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

238 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

239 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

240 i‡(
NewSèã
 !
DISABLE
)

243 
DAC
->
SWTRIGR
 |
SWTRIGR_SWTRIG_Së
 << (
DAC_Ch™√l
 >> 4);

248 
DAC
->
SWTRIGR
 &~(
SWTRIGR_SWTRIG_Së
 << (
DAC_Ch™√l
 >> 4));

250 
	}
}

259 
	$DAC_DuÆSo·w¨eTriggîCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

262 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

263 i‡(
NewSèã
 !
DISABLE
)

266 
DAC
->
SWTRIGR
 |
DUAL_SWTRIG_Së
 ;

271 
DAC
->
SWTRIGR
 &
DUAL_SWTRIG_Re£t
;

273 
	}
}

289 
	$DAC_WaveGíî©i⁄Cmd
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_Wave
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

292 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

293 
	`as£π_∑øm
(
	`IS_DAC_WAVE
(
DAC_Wave
));

294 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

295 i‡(
NewSèã
 !
DISABLE
)

298 
DAC
->
CR
 |
DAC_Wave
 << 
DAC_Ch™√l
;

303 
DAC
->
CR
 &~(
DAC_Wave
 << 
DAC_Ch™√l
);

305 
	}
}

317 
	$DAC_SëCh™√l1D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
)

319 
__IO
 
uöt32_t
 
tmp
 = 0;

322 
	`as£π_∑øm
(
	`IS_DAC_ALIGN
(
DAC_Align
));

323 
	`as£π_∑øm
(
	`IS_DAC_DATA
(
D©a
));

325 
tmp
 = (
uöt32_t
)
DAC_BASE
;

326 
tmp
 +
DHR12R1_Off£t
 + 
DAC_Align
;

329 *(
__IO
 
uöt32_t
 *Ë
tmp
 = 
D©a
;

330 
	}
}

342 
	$DAC_SëCh™√l2D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
)

344 
__IO
 
uöt32_t
 
tmp
 = 0;

347 
	`as£π_∑øm
(
	`IS_DAC_ALIGN
(
DAC_Align
));

348 
	`as£π_∑øm
(
	`IS_DAC_DATA
(
D©a
));

350 
tmp
 = (
uöt32_t
)
DAC_BASE
;

351 
tmp
 +
DHR12R2_Off£t
 + 
DAC_Align
;

354 *(
__IO
 
uöt32_t
 *)
tmp
 = 
D©a
;

355 
	}
}

371 
	$DAC_SëDuÆCh™√lD©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a2
, uöt16_à
D©a1
)

373 
uöt32_t
 
d©a
 = 0, 
tmp
 = 0;

376 
	`as£π_∑øm
(
	`IS_DAC_ALIGN
(
DAC_Align
));

377 
	`as£π_∑øm
(
	`IS_DAC_DATA
(
D©a1
));

378 
	`as£π_∑øm
(
	`IS_DAC_DATA
(
D©a2
));

381 i‡(
DAC_Align
 =
DAC_Align_8b_R
)

383 
d©a
 = ((
uöt32_t
)
D©a2
 << 8Ë| 
D©a1
;

387 
d©a
 = ((
uöt32_t
)
D©a2
 << 16Ë| 
D©a1
;

390 
tmp
 = (
uöt32_t
)
DAC_BASE
;

391 
tmp
 +
DHR12RD_Off£t
 + 
DAC_Align
;

394 *(
__IO
 
uöt32_t
 *)
tmp
 = 
d©a
;

395 
	}
}

405 
uöt16_t
 
	$DAC_GëD©aOuçutVÆue
(
uöt32_t
 
DAC_Ch™√l
)

407 
__IO
 
uöt32_t
 
tmp
 = 0;

410 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

412 
tmp
 = (
uöt32_t
Ë
DAC_BASE
 ;

413 
tmp
 +
DOR_Off£t
 + ((
uöt32_t
)
DAC_Ch™√l
 >> 2);

416  (
uöt16_t
Ë(*(
__IO
 
uöt32_t
*Ë
tmp
);

417 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_dbgmcu.c

22 
	~"°m32f10x_dbgmcu.h
"

45 
	#IDCODE_DEVID_Mask
 ((
uöt32_t
)0x00000FFF)

	)

83 
uöt32_t
 
	$DBGMCU_GëREVID
()

85 (
DBGMCU
->
IDCODE
 >> 16);

86 
	}
}

93 
uöt32_t
 
	$DBGMCU_GëDEVID
()

95 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_Mask
);

96 
	}
}

124 
	$DBGMCU_C⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

127 
	`as£π_∑øm
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_Pîùh
));

128 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

130 i‡(
NewSèã
 !
DISABLE
)

132 
DBGMCU
->
CR
 |
DBGMCU_Pîùh
;

136 
DBGMCU
->
CR
 &~
DBGMCU_Pîùh
;

138 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_dma.c

22 
	~"°m32f10x_dma.h
"

23 
	~"°m32f10x_rcc.h
"

46 
	#CCR_ENABLE_Së
 ((
uöt32_t
)0x00000001)

	)

47 
	#CCR_ENABLE_Re£t
 ((
uöt32_t
)0xFFFFFFFE)

	)

50 
	#DMA1_Ch™√l1_IT_Mask
 ((
uöt32_t
)0x0000000F)

	)

51 
	#DMA1_Ch™√l2_IT_Mask
 ((
uöt32_t
)0x000000F0)

	)

52 
	#DMA1_Ch™√l3_IT_Mask
 ((
uöt32_t
)0x00000F00)

	)

53 
	#DMA1_Ch™√l4_IT_Mask
 ((
uöt32_t
)0x0000F000)

	)

54 
	#DMA1_Ch™√l5_IT_Mask
 ((
uöt32_t
)0x000F0000)

	)

55 
	#DMA1_Ch™√l6_IT_Mask
 ((
uöt32_t
)0x00F00000)

	)

56 
	#DMA1_Ch™√l7_IT_Mask
 ((
uöt32_t
)0x0F000000)

	)

59 
	#DMA2_Ch™√l1_IT_Mask
 ((
uöt32_t
)0x0000000F)

	)

60 
	#DMA2_Ch™√l2_IT_Mask
 ((
uöt32_t
)0x000000F0)

	)

61 
	#DMA2_Ch™√l3_IT_Mask
 ((
uöt32_t
)0x00000F00)

	)

62 
	#DMA2_Ch™√l4_IT_Mask
 ((
uöt32_t
)0x0000F000)

	)

63 
	#DMA2_Ch™√l5_IT_Mask
 ((
uöt32_t
)0x000F0000)

	)

66 
	#FLAG_Mask
 ((
uöt32_t
)0x10000000)

	)

69 
	#CCR_CLEAR_Mask
 ((
uöt32_t
)0xFFFF800F)

	)

110 
	$DMA_DeInô
(
DMA_Ch™√l_Ty≥Def
* 
DMAy_Ch™√lx
)

113 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Ch™√lx
));

115 
DMAy_Ch™√lx
->
CCR
 &
CCR_ENABLE_Re£t
;

117 
DMAy_Ch™√lx
->
CCR
 = 0;

120 
DMAy_Ch™√lx
->
CNDTR
 = 0;

123 
DMAy_Ch™√lx
->
CPAR
 = 0;

126 
DMAy_Ch™√lx
->
CMAR
 = 0;

128 i‡(
DMAy_Ch™√lx
 =
DMA1_Ch™√l1
)

131 
DMA1
->
IFCR
 |
DMA1_Ch™√l1_IT_Mask
;

133 i‡(
DMAy_Ch™√lx
 =
DMA1_Ch™√l2
)

136 
DMA1
->
IFCR
 |
DMA1_Ch™√l2_IT_Mask
;

138 i‡(
DMAy_Ch™√lx
 =
DMA1_Ch™√l3
)

141 
DMA1
->
IFCR
 |
DMA1_Ch™√l3_IT_Mask
;

143 i‡(
DMAy_Ch™√lx
 =
DMA1_Ch™√l4
)

146 
DMA1
->
IFCR
 |
DMA1_Ch™√l4_IT_Mask
;

148 i‡(
DMAy_Ch™√lx
 =
DMA1_Ch™√l5
)

151 
DMA1
->
IFCR
 |
DMA1_Ch™√l5_IT_Mask
;

153 i‡(
DMAy_Ch™√lx
 =
DMA1_Ch™√l6
)

156 
DMA1
->
IFCR
 |
DMA1_Ch™√l6_IT_Mask
;

158 i‡(
DMAy_Ch™√lx
 =
DMA1_Ch™√l7
)

161 
DMA1
->
IFCR
 |
DMA1_Ch™√l7_IT_Mask
;

163 i‡(
DMAy_Ch™√lx
 =
DMA2_Ch™√l1
)

166 
DMA2
->
IFCR
 |
DMA2_Ch™√l1_IT_Mask
;

168 i‡(
DMAy_Ch™√lx
 =
DMA2_Ch™√l2
)

171 
DMA2
->
IFCR
 |
DMA2_Ch™√l2_IT_Mask
;

173 i‡(
DMAy_Ch™√lx
 =
DMA2_Ch™√l3
)

176 
DMA2
->
IFCR
 |
DMA2_Ch™√l3_IT_Mask
;

178 i‡(
DMAy_Ch™√lx
 =
DMA2_Ch™√l4
)

181 
DMA2
->
IFCR
 |
DMA2_Ch™√l4_IT_Mask
;

185 i‡(
DMAy_Ch™√lx
 =
DMA2_Ch™√l5
)

188 
DMA2
->
IFCR
 |
DMA2_Ch™√l5_IT_Mask
;

191 
	}
}

202 
	$DMA_Inô
(
DMA_Ch™√l_Ty≥Def
* 
DMAy_Ch™√lx
, 
DMA_InôTy≥Def
* 
DMA_InôSåu˘
)

204 
uöt32_t
 
tm¥eg
 = 0;

207 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Ch™√lx
));

208 
	`as£π_∑øm
(
	`IS_DMA_DIR
(
DMA_InôSåu˘
->
DMA_DIR
));

209 
	`as£π_∑øm
(
	`IS_DMA_BUFFER_SIZE
(
DMA_InôSåu˘
->
DMA_Buf„rSize
));

210 
	`as£π_∑øm
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_InôSåu˘
->
DMA_PîùhîÆInc
));

211 
	`as£π_∑øm
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_InôSåu˘
->
DMA_Mem‹yInc
));

212 
	`as£π_∑øm
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_InôSåu˘
->
DMA_PîùhîÆD©aSize
));

213 
	`as£π_∑øm
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_InôSåu˘
->
DMA_Mem‹yD©aSize
));

214 
	`as£π_∑øm
(
	`IS_DMA_MODE
(
DMA_InôSåu˘
->
DMA_Mode
));

215 
	`as£π_∑øm
(
	`IS_DMA_PRIORITY
(
DMA_InôSåu˘
->
DMA_Pri‹ôy
));

216 
	`as£π_∑øm
(
	`IS_DMA_M2M_STATE
(
DMA_InôSåu˘
->
DMA_M2M
));

220 
tm¥eg
 = 
DMAy_Ch™√lx
->
CCR
;

222 
tm¥eg
 &
CCR_CLEAR_Mask
;

232 
tm¥eg
 |
DMA_InôSåu˘
->
DMA_DIR
 | DMA_InôSåu˘->
DMA_Mode
 |

233 
DMA_InôSåu˘
->
DMA_PîùhîÆInc
 | DMA_InôSåu˘->
DMA_Mem‹yInc
 |

234 
DMA_InôSåu˘
->
DMA_PîùhîÆD©aSize
 | DMA_InôSåu˘->
DMA_Mem‹yD©aSize
 |

235 
DMA_InôSåu˘
->
DMA_Pri‹ôy
 | DMA_InôSåu˘->
DMA_M2M
;

238 
DMAy_Ch™√lx
->
CCR
 = 
tm¥eg
;

242 
DMAy_Ch™√lx
->
CNDTR
 = 
DMA_InôSåu˘
->
DMA_Buf„rSize
;

246 
DMAy_Ch™√lx
->
CPAR
 = 
DMA_InôSåu˘
->
DMA_PîùhîÆBa£Addr
;

250 
DMAy_Ch™√lx
->
CMAR
 = 
DMA_InôSåu˘
->
DMA_Mem‹yBa£Addr
;

251 
	}
}

259 
	$DMA_Såu˘Inô
(
DMA_InôTy≥Def
* 
DMA_InôSåu˘
)

263 
DMA_InôSåu˘
->
DMA_PîùhîÆBa£Addr
 = 0;

265 
DMA_InôSåu˘
->
DMA_Mem‹yBa£Addr
 = 0;

267 
DMA_InôSåu˘
->
DMA_DIR
 = 
DMA_DIR_PîùhîÆSRC
;

269 
DMA_InôSåu˘
->
DMA_Buf„rSize
 = 0;

271 
DMA_InôSåu˘
->
DMA_PîùhîÆInc
 = 
DMA_PîùhîÆInc_DißbÀ
;

273 
DMA_InôSåu˘
->
DMA_Mem‹yInc
 = 
DMA_Mem‹yInc_DißbÀ
;

275 
DMA_InôSåu˘
->
DMA_PîùhîÆD©aSize
 = 
DMA_PîùhîÆD©aSize_Byã
;

277 
DMA_InôSåu˘
->
DMA_Mem‹yD©aSize
 = 
DMA_Mem‹yD©aSize_Byã
;

279 
DMA_InôSåu˘
->
DMA_Mode
 = 
DMA_Mode_N‹mÆ
;

281 
DMA_InôSåu˘
->
DMA_Pri‹ôy
 = 
DMA_Pri‹ôy_Low
;

283 
DMA_InôSåu˘
->
DMA_M2M
 = 
DMA_M2M_DißbÀ
;

284 
	}
}

294 
	$DMA_Cmd
(
DMA_Ch™√l_Ty≥Def
* 
DMAy_Ch™√lx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

297 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Ch™√lx
));

298 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

300 i‡(
NewSèã
 !
DISABLE
)

303 
DMAy_Ch™√lx
->
CCR
 |
CCR_ENABLE_Së
;

308 
DMAy_Ch™√lx
->
CCR
 &
CCR_ENABLE_Re£t
;

310 
	}
}

326 
	$DMA_ITC⁄fig
(
DMA_Ch™√l_Ty≥Def
* 
DMAy_Ch™√lx
, 
uöt32_t
 
DMA_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

329 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Ch™√lx
));

330 
	`as£π_∑øm
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

331 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

332 i‡(
NewSèã
 !
DISABLE
)

335 
DMAy_Ch™√lx
->
CCR
 |
DMA_IT
;

340 
DMAy_Ch™√lx
->
CCR
 &~
DMA_IT
;

342 
	}
}

352 
uöt16_t
 
	$DMA_GëCuºD©aCou¡î
(
DMA_Ch™√l_Ty≥Def
* 
DMAy_Ch™√lx
)

355 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Ch™√lx
));

357  ((
uöt16_t
)(
DMAy_Ch™√lx
->
CNDTR
));

358 
	}
}

414 
FœgSètus
 
	$DMA_GëFœgSètus
(
uöt32_t
 
DMA_FLAG
)

416 
FœgSètus
 
bô°©us
 = 
RESET
;

417 
uöt32_t
 
tm¥eg
 = 0;

419 
	`as£π_∑øm
(
	`IS_DMA_GET_FLAG
(
DMA_FLAG
));

422 i‡((
DMA_FLAG
 & 
FLAG_Mask
Ë!(
uöt32_t
)
RESET
)

425 
tm¥eg
 = 
DMA2
->
ISR
 ;

430 
tm¥eg
 = 
DMA1
->
ISR
 ;

434 i‡((
tm¥eg
 & 
DMA_FLAG
Ë!(
uöt32_t
)
RESET
)

437 
bô°©us
 = 
SET
;

442 
bô°©us
 = 
RESET
;

446  
bô°©us
;

447 
	}
}

503 
	$DMA_CÀ¨Fœg
(
uöt32_t
 
DMA_FLAG
)

506 
	`as£π_∑øm
(
	`IS_DMA_CLEAR_FLAG
(
DMA_FLAG
));

509 i‡((
DMA_FLAG
 & 
FLAG_Mask
Ë!(
uöt32_t
)
RESET
)

512 
DMA2
->
IFCR
 = 
DMA_FLAG
;

517 
DMA1
->
IFCR
 = 
DMA_FLAG
;

519 
	}
}

575 
ITSètus
 
	$DMA_GëITSètus
(
uöt32_t
 
DMA_IT
)

577 
ITSètus
 
bô°©us
 = 
RESET
;

578 
uöt32_t
 
tm¥eg
 = 0;

580 
	`as£π_∑øm
(
	`IS_DMA_GET_IT
(
DMA_IT
));

583 i‡((
DMA_IT
 & 
FLAG_Mask
Ë!(
uöt32_t
)
RESET
)

586 
tm¥eg
 = 
DMA2
->
ISR
 ;

591 
tm¥eg
 = 
DMA1
->
ISR
 ;

595 i‡((
tm¥eg
 & 
DMA_IT
Ë!(
uöt32_t
)
RESET
)

598 
bô°©us
 = 
SET
;

603 
bô°©us
 = 
RESET
;

606  
bô°©us
;

607 
	}
}

663 
	$DMA_CÀ¨ITPídögBô
(
uöt32_t
 
DMA_IT
)

666 
	`as£π_∑øm
(
	`IS_DMA_CLEAR_IT
(
DMA_IT
));

669 i‡((
DMA_IT
 & 
FLAG_Mask
Ë!(
uöt32_t
)
RESET
)

672 
DMA2
->
IFCR
 = 
DMA_IT
;

677 
DMA1
->
IFCR
 = 
DMA_IT
;

679 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_exti.c

22 
	~"°m32f10x_exti.h
"

45 
	#EXTI_LöeN⁄e
 ((
uöt32_t
)0x00000Ë

	)

84 
	$EXTI_DeInô
()

86 
EXTI
->
IMR
 = 0x00000000;

87 
EXTI
->
EMR
 = 0x00000000;

88 
EXTI
->
RTSR
 = 0x00000000;

89 
EXTI
->
FTSR
 = 0x00000000;

90 
EXTI
->
PR
 = 0x000FFFFF;

91 
	}
}

100 
	$EXTI_Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
)

102 
uöt32_t
 
tmp
 = 0;

105 
	`as£π_∑øm
(
	`IS_EXTI_MODE
(
EXTI_InôSåu˘
->
EXTI_Mode
));

106 
	`as£π_∑øm
(
	`IS_EXTI_TRIGGER
(
EXTI_InôSåu˘
->
EXTI_Triggî
));

107 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_InôSåu˘
->
EXTI_Löe
));

108 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
EXTI_InôSåu˘
->
EXTI_LöeCmd
));

110 
tmp
 = (
uöt32_t
)
EXTI_BASE
;

112 i‡(
EXTI_InôSåu˘
->
EXTI_LöeCmd
 !
DISABLE
)

115 
EXTI
->
IMR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

116 
EXTI
->
EMR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

118 
tmp
 +
EXTI_InôSåu˘
->
EXTI_Mode
;

120 *(
__IO
 
uöt32_t
 *Ë
tmp
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

123 
EXTI
->
RTSR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

124 
EXTI
->
FTSR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

127 i‡(
EXTI_InôSåu˘
->
EXTI_Triggî
 =
EXTI_Triggî_Risög_FÆlög
)

130 
EXTI
->
RTSR
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

131 
EXTI
->
FTSR
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

135 
tmp
 = (
uöt32_t
)
EXTI_BASE
;

136 
tmp
 +
EXTI_InôSåu˘
->
EXTI_Triggî
;

138 *(
__IO
 
uöt32_t
 *Ë
tmp
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

143 
tmp
 +
EXTI_InôSåu˘
->
EXTI_Mode
;

146 *(
__IO
 
uöt32_t
 *Ë
tmp
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

148 
	}
}

156 
	$EXTI_Såu˘Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
)

158 
EXTI_InôSåu˘
->
EXTI_Löe
 = 
EXTI_LöeN⁄e
;

159 
EXTI_InôSåu˘
->
EXTI_Mode
 = 
EXTI_Mode_I¡îru±
;

160 
EXTI_InôSåu˘
->
EXTI_Triggî
 = 
EXTI_Triggî_FÆlög
;

161 
EXTI_InôSåu˘
->
EXTI_LöeCmd
 = 
DISABLE
;

162 
	}
}

170 
	$EXTI_Gíî©eSWI¡îru±
(
uöt32_t
 
EXTI_Löe
)

173 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_Löe
));

175 
EXTI
->
SWIER
 |
EXTI_Löe
;

176 
	}
}

185 
FœgSètus
 
	$EXTI_GëFœgSètus
(
uöt32_t
 
EXTI_Löe
)

187 
FœgSètus
 
bô°©us
 = 
RESET
;

189 
	`as£π_∑øm
(
	`IS_GET_EXTI_LINE
(
EXTI_Löe
));

191 i‡((
EXTI
->
PR
 & 
EXTI_Löe
Ë!(
uöt32_t
)
RESET
)

193 
bô°©us
 = 
SET
;

197 
bô°©us
 = 
RESET
;

199  
bô°©us
;

200 
	}
}

208 
	$EXTI_CÀ¨Fœg
(
uöt32_t
 
EXTI_Löe
)

211 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_Löe
));

213 
EXTI
->
PR
 = 
EXTI_Löe
;

214 
	}
}

223 
ITSètus
 
	$EXTI_GëITSètus
(
uöt32_t
 
EXTI_Löe
)

225 
ITSètus
 
bô°©us
 = 
RESET
;

226 
uöt32_t
 
íabÀ°©us
 = 0;

228 
	`as£π_∑øm
(
	`IS_GET_EXTI_LINE
(
EXTI_Löe
));

230 
íabÀ°©us
 = 
EXTI
->
IMR
 & 
EXTI_Löe
;

231 i‡(((
EXTI
->
PR
 & 
EXTI_Löe
Ë!(
uöt32_t
)
RESET
Ë&& (
íabÀ°©us
 != (uint32_t)RESET))

233 
bô°©us
 = 
SET
;

237 
bô°©us
 = 
RESET
;

239  
bô°©us
;

240 
	}
}

248 
	$EXTI_CÀ¨ITPídögBô
(
uöt32_t
 
EXTI_Löe
)

251 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_Löe
));

253 
EXTI
->
PR
 = 
EXTI_Löe
;

254 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_flash.c

22 
	~"°m32f10x_Êash.h
"

46 
	#ACR_LATENCY_Mask
 ((
uöt32_t
)0x00000038)

	)

47 
	#ACR_HLFCYA_Mask
 ((
uöt32_t
)0xFFFFFFF7)

	)

48 
	#ACR_PRFTBE_Mask
 ((
uöt32_t
)0xFFFFFFEF)

	)

51 
	#ACR_PRFTBS_Mask
 ((
uöt32_t
)0x00000020)

	)

54 
	#CR_PG_Së
 ((
uöt32_t
)0x00000001)

	)

55 
	#CR_PG_Re£t
 ((
uöt32_t
)0x00001FFE)

	)

56 
	#CR_PER_Së
 ((
uöt32_t
)0x00000002)

	)

57 
	#CR_PER_Re£t
 ((
uöt32_t
)0x00001FFD)

	)

58 
	#CR_MER_Së
 ((
uöt32_t
)0x00000004)

	)

59 
	#CR_MER_Re£t
 ((
uöt32_t
)0x00001FFB)

	)

60 
	#CR_OPTPG_Së
 ((
uöt32_t
)0x00000010)

	)

61 
	#CR_OPTPG_Re£t
 ((
uöt32_t
)0x00001FEF)

	)

62 
	#CR_OPTER_Së
 ((
uöt32_t
)0x00000020)

	)

63 
	#CR_OPTER_Re£t
 ((
uöt32_t
)0x00001FDF)

	)

64 
	#CR_STRT_Së
 ((
uöt32_t
)0x00000040)

	)

65 
	#CR_LOCK_Së
 ((
uöt32_t
)0x00000080)

	)

68 
	#RDPRT_Mask
 ((
uöt32_t
)0x00000002)

	)

69 
	#WRP0_Mask
 ((
uöt32_t
)0x000000FF)

	)

70 
	#WRP1_Mask
 ((
uöt32_t
)0x0000FF00)

	)

71 
	#WRP2_Mask
 ((
uöt32_t
)0x00FF0000)

	)

72 
	#WRP3_Mask
 ((
uöt32_t
)0xFF000000)

	)

75 
	#RDP_Key
 ((
uöt16_t
)0x00A5)

	)

76 
	#FLASH_KEY1
 ((
uöt32_t
)0x45670123)

	)

77 
	#FLASH_KEY2
 ((
uöt32_t
)0xCDEF89AB)

	)

80 
	#Eø£Timeout
 ((
uöt32_t
)0x00000FFF)

	)

81 
	#ProgømTimeout
 ((
uöt32_t
)0x0000000F)

	)

107 
dñay
();

125 
	$FLASH_SëL©ícy
(
uöt32_t
 
FLASH_L©ícy
)

127 
uöt32_t
 
tm¥eg
 = 0;

130 
	`as£π_∑øm
(
	`IS_FLASH_LATENCY
(
FLASH_L©ícy
));

133 
tm¥eg
 = 
FLASH
->
ACR
;

136 
tm¥eg
 &
ACR_LATENCY_Mask
;

137 
tm¥eg
 |
FLASH_L©ícy
;

140 
FLASH
->
ACR
 = 
tm¥eg
;

141 
	}
}

151 
	$FLASH_HÆfCy˛eAc˚ssCmd
(
uöt32_t
 
FLASH_HÆfCy˛eAc˚ss
)

154 
	`as£π_∑øm
(
	`IS_FLASH_HALFCYCLEACCESS_STATE
(
FLASH_HÆfCy˛eAc˚ss
));

157 
FLASH
->
ACR
 &
ACR_HLFCYA_Mask
;

158 
FLASH
->
ACR
 |
FLASH_HÆfCy˛eAc˚ss
;

159 
	}
}

169 
	$FLASH_Pª„tchBuf„rCmd
(
uöt32_t
 
FLASH_Pª„tchBuf„r
)

172 
	`as£π_∑øm
(
	`IS_FLASH_PREFETCHBUFFER_STATE
(
FLASH_Pª„tchBuf„r
));

175 
FLASH
->
ACR
 &
ACR_PRFTBE_Mask
;

176 
FLASH
->
ACR
 |
FLASH_Pª„tchBuf„r
;

177 
	}
}

184 
	$FLASH_U∆ock
()

187 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

188 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

189 
	}
}

196 
	$FLASH_Lock
()

199 
FLASH
->
CR
 |
CR_LOCK_Së
;

200 
	}
}

208 
FLASH_Sètus
 
	$FLASH_Eø£Page
(
uöt32_t
 
Page_Addªss
)

210 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

212 
	`as£π_∑øm
(
	`IS_FLASH_ADDRESS
(
Page_Addªss
));

214 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
Eø£Timeout
);

216 if(
°©us
 =
FLASH_COMPLETE
)

219 
FLASH
->
CR
|
CR_PER_Së
;

220 
FLASH
->
AR
 = 
Page_Addªss
;

221 
FLASH
->
CR
|
CR_STRT_Së
;

224 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
Eø£Timeout
);

225 if(
°©us
 !
FLASH_TIMEOUT
)

228 
FLASH
->
CR
 &
CR_PER_Re£t
;

232  
°©us
;

233 
	}
}

241 
FLASH_Sètus
 
	$FLASH_Eø£AŒPages
()

243 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

245 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
Eø£Timeout
);

247 if(
°©us
 =
FLASH_COMPLETE
)

250 
FLASH
->
CR
 |
CR_MER_Së
;

251 
FLASH
->
CR
 |
CR_STRT_Së
;

254 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
Eø£Timeout
);

255 if(
°©us
 !
FLASH_TIMEOUT
)

258 
FLASH
->
CR
 &
CR_MER_Re£t
;

262  
°©us
;

263 
	}
}

275 
FLASH_Sètus
 
	$FLASH_Eø£O±i⁄Byãs
()

277 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

280 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
Eø£Timeout
);

281 if(
°©us
 =
FLASH_COMPLETE
)

284 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

285 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

288 
FLASH
->
CR
 |
CR_OPTER_Së
;

289 
FLASH
->
CR
 |
CR_STRT_Së
;

291 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
Eø£Timeout
);

293 if(
°©us
 =
FLASH_COMPLETE
)

296 
FLASH
->
CR
 &
CR_OPTER_Re£t
;

299 
FLASH
->
CR
 |
CR_OPTPG_Së
;

301 
OB
->
RDP

RDP_Key
;

303 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

305 if(
°©us
 !
FLASH_TIMEOUT
)

308 
FLASH
->
CR
 &
CR_OPTPG_Re£t
;

313 i‡(
°©us
 !
FLASH_TIMEOUT
)

316 
FLASH
->
CR
 &
CR_OPTPG_Re£t
;

321  
°©us
;

322 
	}
}

331 
FLASH_Sètus
 
	$FLASH_ProgømW‹d
(
uöt32_t
 
Addªss
, uöt32_à
D©a
)

333 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

334 
__IO
 
uöt32_t
 
tmp
 = 0;

337 
	`as£π_∑øm
(
	`IS_FLASH_ADDRESS
(
Addªss
));

339 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

341 if(
°©us
 =
FLASH_COMPLETE
)

345 
FLASH
->
CR
 |
CR_PG_Së
;

347 *(
__IO
 
uöt16_t
*)
Addªss
 = (uöt16_t)
D©a
;

349 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

351 if(
°©us
 =
FLASH_COMPLETE
)

355 
tmp
 = 
Addªss
 + 2;

357 *(
__IO
 
uöt16_t
*Ë
tmp
 = 
D©a
 >> 16;

360 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

362 if(
°©us
 !
FLASH_TIMEOUT
)

365 
FLASH
->
CR
 &
CR_PG_Re£t
;

370 i‡(
°©us
 !
FLASH_TIMEOUT
)

373 
FLASH
->
CR
 &
CR_PG_Re£t
;

378  
°©us
;

379 
	}
}

388 
FLASH_Sètus
 
	$FLASH_ProgømHÆfW‹d
(
uöt32_t
 
Addªss
, 
uöt16_t
 
D©a
)

390 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

392 
	`as£π_∑øm
(
	`IS_FLASH_ADDRESS
(
Addªss
));

394 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

396 if(
°©us
 =
FLASH_COMPLETE
)

399 
FLASH
->
CR
 |
CR_PG_Së
;

401 *(
__IO
 
uöt16_t
*)
Addªss
 = 
D©a
;

403 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

404 if(
°©us
 !
FLASH_TIMEOUT
)

407 
FLASH
->
CR
 &
CR_PG_Re£t
;

411  
°©us
;

412 
	}
}

422 
FLASH_Sètus
 
	$FLASH_ProgømO±i⁄ByãD©a
(
uöt32_t
 
Addªss
, 
uöt8_t
 
D©a
)

424 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

426 
	`as£π_∑øm
(
	`IS_OB_DATA_ADDRESS
(
Addªss
));

427 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

428 if(
°©us
 =
FLASH_COMPLETE
)

431 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

432 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

434 
FLASH
->
CR
 |
CR_OPTPG_Së
;

435 *(
__IO
 
uöt16_t
*)
Addªss
 = 
D©a
;

438 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

439 if(
°©us
 !
FLASH_TIMEOUT
)

442 
FLASH
->
CR
 &
CR_OPTPG_Re£t
;

446  
°©us
;

447 
	}
}

464 
FLASH_Sètus
 
	$FLASH_E«bÀWrôePrŸe˘i⁄
(
uöt32_t
 
FLASH_Pages
)

466 
uöt16_t
 
WRP0_D©a
 = 0xFFFF, 
WRP1_D©a
 = 0xFFFF, 
WRP2_D©a
 = 0xFFFF, 
WRP3_D©a
 = 0xFFFF;

468 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

471 
	`as£π_∑øm
(
	`IS_FLASH_WRPROT_PAGE
(
FLASH_Pages
));

473 
FLASH_Pages
 = (
uöt32_t
)(~FLASH_Pages);

474 
WRP0_D©a
 = (
uöt16_t
)(
FLASH_Pages
 & 
WRP0_Mask
);

475 
WRP1_D©a
 = (
uöt16_t
)((
FLASH_Pages
 & 
WRP1_Mask
) >> 8);

476 
WRP2_D©a
 = (
uöt16_t
)((
FLASH_Pages
 & 
WRP2_Mask
) >> 16);

477 
WRP3_D©a
 = (
uöt16_t
)((
FLASH_Pages
 & 
WRP3_Mask
) >> 24);

480 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

482 if(
°©us
 =
FLASH_COMPLETE
)

485 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

486 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

487 
FLASH
->
CR
 |
CR_OPTPG_Së
;

488 if(
WRP0_D©a
 != 0xFF)

490 
OB
->
WRP0
 = 
WRP0_D©a
;

493 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

495 if((
°©us
 =
FLASH_COMPLETE
Ë&& (
WRP1_D©a
 != 0xFF))

497 
OB
->
WRP1
 = 
WRP1_D©a
;

500 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

502 if((
°©us
 =
FLASH_COMPLETE
Ë&& (
WRP2_D©a
 != 0xFF))

504 
OB
->
WRP2
 = 
WRP2_D©a
;

507 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

510 if((
°©us
 =
FLASH_COMPLETE
)&& (
WRP3_D©a
 != 0xFF))

512 
OB
->
WRP3
 = 
WRP3_D©a
;

515 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

518 if(
°©us
 !
FLASH_TIMEOUT
)

521 
FLASH
->
CR
 &
CR_OPTPG_Re£t
;

525  
°©us
;

526 
	}
}

537 
FLASH_Sètus
 
	$FLASH_RódOutPrŸe˘i⁄
(
Fun˘i⁄ÆSèã
 
NewSèã
)

539 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

541 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

542 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
Eø£Timeout
);

543 if(
°©us
 =
FLASH_COMPLETE
)

546 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

547 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

548 
FLASH
->
CR
 |
CR_OPTER_Së
;

549 
FLASH
->
CR
 |
CR_STRT_Së
;

551 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
Eø£Timeout
);

552 if(
°©us
 =
FLASH_COMPLETE
)

555 
FLASH
->
CR
 &
CR_OPTER_Re£t
;

557 
FLASH
->
CR
 |
CR_OPTPG_Së
;

558 if(
NewSèã
 !
DISABLE
)

560 
OB
->
RDP
 = 0x00;

564 
OB
->
RDP
 = 
RDP_Key
;

567 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
Eø£Timeout
);

569 if(
°©us
 !
FLASH_TIMEOUT
)

572 
FLASH
->
CR
 &
CR_OPTPG_Re£t
;

577 if(
°©us
 !
FLASH_TIMEOUT
)

580 
FLASH
->
CR
 &
CR_OPTER_Re£t
;

585  
°©us
;

586 
	}
}

605 
FLASH_Sètus
 
	$FLASH_U£rO±i⁄ByãC⁄fig
(
uöt16_t
 
OB_IWDG
, uöt16_à
OB_STOP
, uöt16_à
OB_STDBY
)

607 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

610 
	`as£π_∑øm
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

611 
	`as£π_∑øm
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

612 
	`as£π_∑øm
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

615 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

616 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

619 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

621 if(
°©us
 =
FLASH_COMPLETE
)

624 
FLASH
->
CR
 |
CR_OPTPG_Së
;

626 
OB
->
USER
 = 
OB_IWDG
 | (
uöt16_t
)(
OB_STOP
 | (uöt16_t)(
OB_STDBY
 | ((uint16_t)0xF8)));

629 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

630 if(
°©us
 !
FLASH_TIMEOUT
)

633 
FLASH
->
CR
 &
CR_OPTPG_Re£t
;

637  
°©us
;

638 
	}
}

646 
uöt32_t
 
	$FLASH_GëU£rO±i⁄Byã
()

649  (
uöt32_t
)(
FLASH
->
OBR
 >> 2);

650 
	}
}

657 
uöt32_t
 
	$FLASH_GëWrôePrŸe˘i⁄O±i⁄Byã
()

660  (
uöt32_t
)(
FLASH
->
WRPR
);

661 
	}
}

668 
FœgSètus
 
	$FLASH_GëRódOutPrŸe˘i⁄Sètus
()

670 
FœgSètus
 
ªadout°©us
 = 
RESET
;

671 i‡((
FLASH
->
OBR
 & 
RDPRT_Mask
Ë!(
uöt32_t
)
RESET
)

673 
ªadout°©us
 = 
SET
;

677 
ªadout°©us
 = 
RESET
;

679  
ªadout°©us
;

680 
	}
}

687 
FœgSètus
 
	$FLASH_GëPª„tchBuf„rSètus
()

689 
FœgSètus
 
bô°©us
 = 
RESET
;

691 i‡((
FLASH
->
ACR
 & 
ACR_PRFTBS_Mask
Ë!(
uöt32_t
)
RESET
)

693 
bô°©us
 = 
SET
;

697 
bô°©us
 = 
RESET
;

700  
bô°©us
;

701 
	}
}

713 
	$FLASH_ITC⁄fig
(
uöt16_t
 
FLASH_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

716 
	`as£π_∑øm
(
	`IS_FLASH_IT
(
FLASH_IT
));

717 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

718 if(
NewSèã
 !
DISABLE
)

721 
FLASH
->
CR
 |
FLASH_IT
;

726 
FLASH
->
CR
 &~(
uöt32_t
)
FLASH_IT
;

728 
	}
}

741 
FœgSètus
 
	$FLASH_GëFœgSètus
(
uöt16_t
 
FLASH_FLAG
)

743 
FœgSètus
 
bô°©us
 = 
RESET
;

745 
	`as£π_∑øm
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
)) ;

746 if(
FLASH_FLAG
 =
FLASH_FLAG_OPTERR
)

748 if((
FLASH
->
OBR
 & 
FLASH_FLAG_OPTERR
Ë!(
uöt32_t
)
RESET
)

750 
bô°©us
 = 
SET
;

754 
bô°©us
 = 
RESET
;

759 if((
FLASH
->
SR
 & 
FLASH_FLAG
Ë!(
uöt32_t
)
RESET
)

761 
bô°©us
 = 
SET
;

765 
bô°©us
 = 
RESET
;

769  
bô°©us
;

770 
	}
}

781 
	$FLASH_CÀ¨Fœg
(
uöt16_t
 
FLASH_FLAG
)

784 
	`as£π_∑øm
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
)) ;

787 
FLASH
->
SR
 = 
FLASH_FLAG
;

788 
	}
}

796 
FLASH_Sètus
 
	$FLASH_GëSètus
()

798 
FLASH_Sètus
 
Êash°©us
 = 
FLASH_COMPLETE
;

800 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

802 
Êash°©us
 = 
FLASH_BUSY
;

806 if((
FLASH
->
SR
 & 
FLASH_FLAG_PGERR
) != 0)

808 
Êash°©us
 = 
FLASH_ERROR_PG
;

812 if((
FLASH
->
SR
 & 
FLASH_FLAG_WRPRTERR
) != 0 )

814 
Êash°©us
 = 
FLASH_ERROR_WRP
;

818 
Êash°©us
 = 
FLASH_COMPLETE
;

823  
Êash°©us
;

824 
	}
}

832 
FLASH_Sètus
 
	$FLASH_WaôF‹La°O≥øti⁄
(
uöt32_t
 
Timeout
)

834 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

837 
°©us
 = 
	`FLASH_GëSètus
();

839 (
°©us
 =
FLASH_BUSY
Ë&& (
Timeout
 != 0x00))

841 
	`dñay
();

842 
°©us
 = 
	`FLASH_GëSètus
();

843 
Timeout
--;

845 if(
Timeout
 == 0x00 )

847 
°©us
 = 
FLASH_TIMEOUT
;

850  
°©us
;

851 
	}
}

858 
	$dñay
()

860 
__IO
 
uöt32_t
 
i
 = 0;

861 
i
 = 0xFF; i != 0; i--)

864 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_fsmc.c

22 
	~"°m32f10x_fsmc.h
"

23 
	~"°m32f10x_rcc.h
"

48 
	#BCR_MBKEN_Së
 ((
uöt32_t
)0x00000001)

	)

49 
	#BCR_MBKEN_Re£t
 ((
uöt32_t
)0x000FFFFE)

	)

50 
	#BCR_FACCEN_Së
 ((
uöt32_t
)0x00000040)

	)

53 
	#PCR_PBKEN_Së
 ((
uöt32_t
)0x00000004)

	)

54 
	#PCR_PBKEN_Re£t
 ((
uöt32_t
)0x000FFFFB)

	)

55 
	#PCR_ECCEN_Së
 ((
uöt32_t
)0x00000040)

	)

56 
	#PCR_ECCEN_Re£t
 ((
uöt32_t
)0x000FFFBF)

	)

57 
	#PCR_Mem‹yTy≥_NAND
 ((
uöt32_t
)0x00000008)

	)

101 
	$FSMC_NORSRAMDeInô
(
uöt32_t
 
FSMC_B™k
)

104 
	`as£π_∑øm
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_B™k
));

107 if(
FSMC_B™k
 =
FSMC_B™k1_NORSRAM1
)

109 
FSMC_B™k1
->
BTCR
[
FSMC_B™k
] = 0x000030DB;

114 
FSMC_B™k1
->
BTCR
[
FSMC_B™k
] = 0x000030D2;

116 
FSMC_B™k1
->
BTCR
[
FSMC_B™k
 + 1] = 0x0FFFFFFF;

117 
FSMC_B™k1E
->
BWTR
[
FSMC_B™k
] = 0x0FFFFFFF;

118 
	}
}

128 
	$FSMC_NANDDeInô
(
uöt32_t
 
FSMC_B™k
)

131 
	`as£π_∑øm
(
	`IS_FSMC_NAND_BANK
(
FSMC_B™k
));

133 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

136 
FSMC_B™k2
->
PCR2
 = 0x00000018;

137 
FSMC_B™k2
->
SR2
 = 0x00000040;

138 
FSMC_B™k2
->
PMEM2
 = 0xFCFCFCFC;

139 
FSMC_B™k2
->
PATT2
 = 0xFCFCFCFC;

145 
FSMC_B™k3
->
PCR3
 = 0x00000018;

146 
FSMC_B™k3
->
SR3
 = 0x00000040;

147 
FSMC_B™k3
->
PMEM3
 = 0xFCFCFCFC;

148 
FSMC_B™k3
->
PATT3
 = 0xFCFCFCFC;

150 
	}
}

157 
	$FSMC_PCCARDDeInô
()

160 
FSMC_B™k4
->
PCR4
 = 0x00000018;

161 
FSMC_B™k4
->
SR4
 = 0x00000000;

162 
FSMC_B™k4
->
PMEM4
 = 0xFCFCFCFC;

163 
FSMC_B™k4
->
PATT4
 = 0xFCFCFCFC;

164 
FSMC_B™k4
->
PIO4
 = 0xFCFCFCFC;

165 
	}
}

175 
	$FSMC_NORSRAMInô
(
FSMC_NORSRAMInôTy≥Def
* 
FSMC_NORSRAMInôSåu˘
)

178 
	`as£π_∑øm
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
));

179 
	`as£π_∑øm
(
	`IS_FSMC_MUX
(
FSMC_NORSRAMInôSåu˘
->
FSMC_D©aAddªssMux
));

180 
	`as£π_∑øm
(
	`IS_FSMC_MEMORY
(
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yTy≥
));

181 
	`as£π_∑øm
(
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yD©aWidth
));

182 
	`as£π_∑øm
(
	`IS_FSMC_BURSTMODE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_Bur°Ac˚ssMode
));

183 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_POLARITY
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lPﬁ¨ôy
));

184 
	`as£π_∑øm
(
	`IS_FSMC_WRAP_MODE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WøpMode
));

185 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_SIGNAL_ACTIVE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lA˘ive
));

186 
	`as£π_∑øm
(
	`IS_FSMC_WRITE_OPERATION
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeO≥øti⁄
));

187 
	`as£π_∑øm
(
	`IS_FSMC_WAITE_SIGNAL
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«l
));

188 
	`as£π_∑øm
(
	`IS_FSMC_EXTENDED_MODE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_ExãndedMode
));

189 
	`as£π_∑øm
(
	`IS_FSMC_WRITE_BURST
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeBur°
));

190 
	`as£π_∑øm
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssSëupTime
));

191 
	`as£π_∑øm
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
));

192 
	`as£π_∑øm
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aSëupTime
));

193 
	`as£π_∑øm
(
	`IS_FSMC_TURNAROUND_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_BusTu∫AroundDuøti⁄
));

194 
	`as£π_∑øm
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_CLKDivisi⁄
));

195 
	`as£π_∑øm
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aL©ícy
));

196 
	`as£π_∑øm
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_Ac˚ssMode
));

199 
FSMC_B™k1
->
BTCR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
] =

200 (
uöt32_t
)
FSMC_NORSRAMInôSåu˘
->
FSMC_D©aAddªssMux
 |

201 
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yTy≥
 |

202 
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yD©aWidth
 |

203 
FSMC_NORSRAMInôSåu˘
->
FSMC_Bur°Ac˚ssMode
 |

204 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lPﬁ¨ôy
 |

205 
FSMC_NORSRAMInôSåu˘
->
FSMC_WøpMode
 |

206 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lA˘ive
 |

207 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeO≥øti⁄
 |

208 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«l
 |

209 
FSMC_NORSRAMInôSåu˘
->
FSMC_ExãndedMode
 |

210 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeBur°
;

211 if(
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yTy≥
 =
FSMC_Mem‹yTy≥_NOR
)

213 
FSMC_B™k1
->
BTCR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
] |(
uöt32_t
)
BCR_FACCEN_Së
;

216 
FSMC_B™k1
->
BTCR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
+1] =

217 (
uöt32_t
)
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssSëupTime
 |

218 (
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
 << 4) |

219 (
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aSëupTime
 << 8) |

220 (
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_BusTu∫AroundDuøti⁄
 << 16) |

221 (
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_CLKDivisi⁄
 << 20) |

222 (
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aL©ícy
 << 24) |

223 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_Ac˚ssMode
;

227 if(
FSMC_NORSRAMInôSåu˘
->
FSMC_ExãndedMode
 =
FSMC_ExãndedMode_E«bÀ
)

229 
	`as£π_∑øm
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssSëupTime
));

230 
	`as£π_∑øm
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
));

231 
	`as£π_∑øm
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_D©aSëupTime
));

232 
	`as£π_∑øm
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_CLKDivisi⁄
));

233 
	`as£π_∑øm
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_D©aL©ícy
));

234 
	`as£π_∑øm
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_Ac˚ssMode
));

235 
FSMC_B™k1E
->
BWTR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
] =

236 (
uöt32_t
)
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssSëupTime
 |

237 (
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
 << 4 )|

238 (
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_D©aSëupTime
 << 8) |

239 (
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_CLKDivisi⁄
 << 20) |

240 (
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_D©aL©ícy
 << 24) |

241 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_Ac˚ssMode
;

245 
FSMC_B™k1E
->
BWTR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
] = 0x0FFFFFFF;

247 
	}
}

256 
	$FSMC_NANDInô
(
FSMC_NANDInôTy≥Def
* 
FSMC_NANDInôSåu˘
)

258 
uöt32_t
 
tmµ¸
 = 0x00000000, 
tmµmem
 = 0x00000000, 
tmµ©t
 = 0x00000000;

261 
	`as£π_∑øm
–
	`IS_FSMC_NAND_BANK
(
FSMC_NANDInôSåu˘
->
FSMC_B™k
));

262 
	`as£π_∑øm
–
	`IS_FSMC_WAIT_FEATURE
(
FSMC_NANDInôSåu˘
->
FSMC_Waô„©uª
));

263 
	`as£π_∑øm
–
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NANDInôSåu˘
->
FSMC_Mem‹yD©aWidth
));

264 
	`as£π_∑øm
–
	`IS_FSMC_ECC_STATE
(
FSMC_NANDInôSåu˘
->
FSMC_ECC
));

265 
	`as£π_∑øm
–
	`IS_FSMC_ECCPAGE_SIZE
(
FSMC_NANDInôSåu˘
->
FSMC_ECCPageSize
));

266 
	`as£π_∑øm
–
	`IS_FSMC_TCLR_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_TCLRSëupTime
));

267 
	`as£π_∑øm
–
	`IS_FSMC_TAR_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_TARSëupTime
));

268 
	`as£π_∑øm
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
));

269 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
));

270 
	`as£π_∑øm
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
));

271 
	`as£π_∑øm
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
));

272 
	`as£π_∑øm
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
));

273 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
));

274 
	`as£π_∑øm
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
));

275 
	`as£π_∑øm
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
));

278 
tmµ¸
 = (
uöt32_t
)
FSMC_NANDInôSåu˘
->
FSMC_Waô„©uª
 |

279 
PCR_Mem‹yTy≥_NAND
 |

280 
FSMC_NANDInôSåu˘
->
FSMC_Mem‹yD©aWidth
 |

281 
FSMC_NANDInôSåu˘
->
FSMC_ECC
 |

282 
FSMC_NANDInôSåu˘
->
FSMC_ECCPageSize
 |

283 (
FSMC_NANDInôSåu˘
->
FSMC_TCLRSëupTime
 << 9 )|

284 (
FSMC_NANDInôSåu˘
->
FSMC_TARSëupTime
 << 13);

287 
tmµmem
 = (
uöt32_t
)
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
 |

288 (
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 << 8) |

289 (
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 << 16)|

290 (
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 << 24);

293 
tmµ©t
 = (
uöt32_t
)
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
 |

294 (
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 << 8) |

295 (
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 << 16)|

296 (
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 << 24);

298 if(
FSMC_NANDInôSåu˘
->
FSMC_B™k
 =
FSMC_B™k2_NAND
)

301 
FSMC_B™k2
->
PCR2
 = 
tmµ¸
;

302 
FSMC_B™k2
->
PMEM2
 = 
tmµmem
;

303 
FSMC_B™k2
->
PATT2
 = 
tmµ©t
;

308 
FSMC_B™k3
->
PCR3
 = 
tmµ¸
;

309 
FSMC_B™k3
->
PMEM3
 = 
tmµmem
;

310 
FSMC_B™k3
->
PATT3
 = 
tmµ©t
;

312 
	}
}

321 
	$FSMC_PCCARDInô
(
FSMC_PCCARDInôTy≥Def
* 
FSMC_PCCARDInôSåu˘
)

324 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_FEATURE
(
FSMC_PCCARDInôSåu˘
->
FSMC_Waô„©uª
));

325 
	`as£π_∑øm
(
	`IS_FSMC_TCLR_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_TCLRSëupTime
));

326 
	`as£π_∑øm
(
	`IS_FSMC_TAR_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_TARSëupTime
));

328 
	`as£π_∑øm
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
));

329 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
));

330 
	`as£π_∑øm
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
));

331 
	`as£π_∑øm
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
));

333 
	`as£π_∑øm
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
));

334 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
));

335 
	`as£π_∑øm
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
));

336 
	`as£π_∑øm
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
));

337 
	`as£π_∑øm
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_SëupTime
));

338 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
));

339 
	`as£π_∑øm
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
));

340 
	`as£π_∑øm
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
));

343 
FSMC_B™k4
->
PCR4
 = (
uöt32_t
)
FSMC_PCCARDInôSåu˘
->
FSMC_Waô„©uª
 |

344 
FSMC_Mem‹yD©aWidth_16b
 |

345 (
FSMC_PCCARDInôSåu˘
->
FSMC_TCLRSëupTime
 << 9) |

346 (
FSMC_PCCARDInôSåu˘
->
FSMC_TARSëupTime
 << 13);

349 
FSMC_B™k4
->
PMEM4
 = (
uöt32_t
)
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
 |

350 (
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 << 8) |

351 (
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 << 16)|

352 (
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 << 24);

355 
FSMC_B™k4
->
PATT4
 = (
uöt32_t
)
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
 |

356 (
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 << 8) |

357 (
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 << 16)|

358 (
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 << 24);

361 
FSMC_B™k4
->
PIO4
 = (
uöt32_t
)
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_SëupTime
 |

362 (
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 << 8) |

363 (
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 << 16)|

364 (
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 << 24);

365 
	}
}

373 
	$FSMC_NORSRAMSåu˘Inô
(
FSMC_NORSRAMInôTy≥Def
* 
FSMC_NORSRAMInôSåu˘
)

376 
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
 = 
FSMC_B™k1_NORSRAM1
;

377 
FSMC_NORSRAMInôSåu˘
->
FSMC_D©aAddªssMux
 = 
FSMC_D©aAddªssMux_E«bÀ
;

378 
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yTy≥
 = 
FSMC_Mem‹yTy≥_SRAM
;

379 
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yD©aWidth
 = 
FSMC_Mem‹yD©aWidth_8b
;

380 
FSMC_NORSRAMInôSåu˘
->
FSMC_Bur°Ac˚ssMode
 = 
FSMC_Bur°Ac˚ssMode_DißbÀ
;

381 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lPﬁ¨ôy
 = 
FSMC_WaôSig«lPﬁ¨ôy_Low
;

382 
FSMC_NORSRAMInôSåu˘
->
FSMC_WøpMode
 = 
FSMC_WøpMode_DißbÀ
;

383 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lA˘ive
 = 
FSMC_WaôSig«lA˘ive_Bef‹eWaôSèã
;

384 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeO≥øti⁄
 = 
FSMC_WrôeO≥øti⁄_E«bÀ
;

385 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«l
 = 
FSMC_WaôSig«l_E«bÀ
;

386 
FSMC_NORSRAMInôSåu˘
->
FSMC_ExãndedMode
 = 
FSMC_ExãndedMode_DißbÀ
;

387 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeBur°
 = 
FSMC_WrôeBur°_DißbÀ
;

388 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssSëupTime
 = 0xF;

389 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
 = 0xF;

390 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aSëupTime
 = 0xFF;

391 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_BusTu∫AroundDuøti⁄
 = 0xF;

392 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_CLKDivisi⁄
 = 0xF;

393 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aL©ícy
 = 0xF;

394 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_Ac˚ssMode
 = 
FSMC_Ac˚ssMode_A
;

395 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssSëupTime
 = 0xF;

396 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
 = 0xF;

397 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_D©aSëupTime
 = 0xFF;

398 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_BusTu∫AroundDuøti⁄
 = 0xF;

399 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_CLKDivisi⁄
 = 0xF;

400 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_D©aL©ícy
 = 0xF;

401 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_Ac˚ssMode
 = 
FSMC_Ac˚ssMode_A
;

402 
	}
}

410 
	$FSMC_NANDSåu˘Inô
(
FSMC_NANDInôTy≥Def
* 
FSMC_NANDInôSåu˘
)

413 
FSMC_NANDInôSåu˘
->
FSMC_B™k
 = 
FSMC_B™k2_NAND
;

414 
FSMC_NANDInôSåu˘
->
FSMC_Waô„©uª
 = 
FSMC_Waô„©uª_DißbÀ
;

415 
FSMC_NANDInôSåu˘
->
FSMC_Mem‹yD©aWidth
 = 
FSMC_Mem‹yD©aWidth_8b
;

416 
FSMC_NANDInôSåu˘
->
FSMC_ECC
 = 
FSMC_ECC_DißbÀ
;

417 
FSMC_NANDInôSåu˘
->
FSMC_ECCPageSize
 = 
FSMC_ECCPageSize_256Byãs
;

418 
FSMC_NANDInôSåu˘
->
FSMC_TCLRSëupTime
 = 0x0;

419 
FSMC_NANDInôSåu˘
->
FSMC_TARSëupTime
 = 0x0;

420 
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
 = 0xFC;

421 
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 = 0xFC;

422 
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 = 0xFC;

423 
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 = 0xFC;

424 
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
 = 0xFC;

425 
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 = 0xFC;

426 
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 = 0xFC;

427 
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 = 0xFC;

428 
	}
}

436 
	$FSMC_PCCARDSåu˘Inô
(
FSMC_PCCARDInôTy≥Def
* 
FSMC_PCCARDInôSåu˘
)

439 
FSMC_PCCARDInôSåu˘
->
FSMC_Waô„©uª
 = 
FSMC_Waô„©uª_DißbÀ
;

440 
FSMC_PCCARDInôSåu˘
->
FSMC_TCLRSëupTime
 = 0x0;

441 
FSMC_PCCARDInôSåu˘
->
FSMC_TARSëupTime
 = 0x0;

442 
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
 = 0xFC;

443 
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 = 0xFC;

444 
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 = 0xFC;

445 
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 = 0xFC;

446 
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
 = 0xFC;

447 
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 = 0xFC;

448 
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 = 0xFC;

449 
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 = 0xFC;

450 
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_SëupTime
 = 0xFC;

451 
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 = 0xFC;

452 
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 = 0xFC;

453 
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 = 0xFC;

454 
	}
}

467 
	$FSMC_NORSRAMCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

469 
	`as£π_∑øm
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_B™k
));

470 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

472 i‡(
NewSèã
 !
DISABLE
)

475 
FSMC_B™k1
->
BTCR
[
FSMC_B™k
] |
BCR_MBKEN_Së
;

480 
FSMC_B™k1
->
BTCR
[
FSMC_B™k
] &
BCR_MBKEN_Re£t
;

482 
	}
}

493 
	$FSMC_NANDCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

495 
	`as£π_∑øm
(
	`IS_FSMC_NAND_BANK
(
FSMC_B™k
));

496 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

498 i‡(
NewSèã
 !
DISABLE
)

501 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

503 
FSMC_B™k2
->
PCR2
 |
PCR_PBKEN_Së
;

507 
FSMC_B™k3
->
PCR3
 |
PCR_PBKEN_Së
;

513 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

515 
FSMC_B™k2
->
PCR2
 &
PCR_PBKEN_Re£t
;

519 
FSMC_B™k3
->
PCR3
 &
PCR_PBKEN_Re£t
;

522 
	}
}

530 
	$FSMC_PCCARDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

532 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

534 i‡(
NewSèã
 !
DISABLE
)

537 
FSMC_B™k4
->
PCR4
 |
PCR_PBKEN_Së
;

542 
FSMC_B™k4
->
PCR4
 &
PCR_PBKEN_Re£t
;

544 
	}
}

556 
	$FSMC_NANDECCCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

558 
	`as£π_∑øm
(
	`IS_FSMC_NAND_BANK
(
FSMC_B™k
));

559 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

561 i‡(
NewSèã
 !
DISABLE
)

564 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

566 
FSMC_B™k2
->
PCR2
 |
PCR_ECCEN_Së
;

570 
FSMC_B™k3
->
PCR3
 |
PCR_ECCEN_Së
;

576 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

578 
FSMC_B™k2
->
PCR2
 &
PCR_ECCEN_Re£t
;

582 
FSMC_B™k3
->
PCR3
 &
PCR_ECCEN_Re£t
;

585 
	}
}

595 
uöt32_t
 
	$FSMC_GëECC
(
uöt32_t
 
FSMC_B™k
)

597 
uöt32_t
 
eccvÆ
 = 0x00000000;

599 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

602 
eccvÆ
 = 
FSMC_B™k2
->
ECCR2
;

607 
eccvÆ
 = 
FSMC_B™k3
->
ECCR3
;

610 (
eccvÆ
);

611 
	}
}

629 
	$FSMC_ITC⁄fig
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

631 
	`as£π_∑øm
(
	`IS_FSMC_IT_BANK
(
FSMC_B™k
));

632 
	`as£π_∑øm
(
	`IS_FSMC_IT
(
FSMC_IT
));

633 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

635 i‡(
NewSèã
 !
DISABLE
)

638 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

640 
FSMC_B™k2
->
SR2
 |
FSMC_IT
;

643 i‡(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

645 
FSMC_B™k3
->
SR3
 |
FSMC_IT
;

650 
FSMC_B™k4
->
SR4
 |
FSMC_IT
;

656 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

659 
FSMC_B™k2
->
SR2
 &(
uöt32_t
)~
FSMC_IT
;

662 i‡(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

664 
FSMC_B™k3
->
SR3
 &(
uöt32_t
)~
FSMC_IT
;

669 
FSMC_B™k4
->
SR4
 &(
uöt32_t
)~
FSMC_IT
;

672 
	}
}

689 
FœgSètus
 
	$FSMC_GëFœgSètus
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_FLAG
)

691 
FœgSètus
 
bô°©us
 = 
RESET
;

692 
uöt32_t
 
tmp§
 = 0x00000000;

695 
	`as£π_∑øm
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_B™k
));

696 
	`as£π_∑øm
(
	`IS_FSMC_GET_FLAG
(
FSMC_FLAG
));

698 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

700 
tmp§
 = 
FSMC_B™k2
->
SR2
;

702 if(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

704 
tmp§
 = 
FSMC_B™k3
->
SR3
;

709 
tmp§
 = 
FSMC_B™k4
->
SR4
;

713 i‡((
tmp§
 & 
FSMC_FLAG
Ë!(
uöt16_t
)
RESET
 )

715 
bô°©us
 = 
SET
;

719 
bô°©us
 = 
RESET
;

722  
bô°©us
;

723 
	}
}

739 
	$FSMC_CÀ¨Fœg
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_FLAG
)

742 
	`as£π_∑øm
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_B™k
));

743 
	`as£π_∑øm
(
	`IS_FSMC_CLEAR_FLAG
(
FSMC_FLAG
)) ;

745 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

747 
FSMC_B™k2
->
SR2
 &~
FSMC_FLAG
;

749 if(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

751 
FSMC_B™k3
->
SR3
 &~
FSMC_FLAG
;

756 
FSMC_B™k4
->
SR4
 &~
FSMC_FLAG
;

758 
	}
}

774 
ITSètus
 
	$FSMC_GëITSètus
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
)

776 
ITSètus
 
bô°©us
 = 
RESET
;

777 
uöt32_t
 
tmp§
 = 0x0, 
ô°©us
 = 0x0, 
ôíabÀ
 = 0x0;

780 
	`as£π_∑øm
(
	`IS_FSMC_IT_BANK
(
FSMC_B™k
));

781 
	`as£π_∑øm
(
	`IS_FSMC_GET_IT
(
FSMC_IT
));

783 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

785 
tmp§
 = 
FSMC_B™k2
->
SR2
;

787 if(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

789 
tmp§
 = 
FSMC_B™k3
->
SR3
;

794 
tmp§
 = 
FSMC_B™k4
->
SR4
;

797 
ô°©us
 = 
tmp§
 & 
FSMC_IT
;

799 
ôíabÀ
 = 
tmp§
 & (
FSMC_IT
 >> 3);

800 i‡((
ô°©us
 !(
uöt32_t
)
RESET
Ë&& (
ôíabÀ
 != (uint32_t)RESET))

802 
bô°©us
 = 
SET
;

806 
bô°©us
 = 
RESET
;

808  
bô°©us
;

809 
	}
}

825 
	$FSMC_CÀ¨ITPídögBô
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
)

828 
	`as£π_∑øm
(
	`IS_FSMC_IT_BANK
(
FSMC_B™k
));

829 
	`as£π_∑øm
(
	`IS_FSMC_IT
(
FSMC_IT
));

831 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

833 
FSMC_B™k2
->
SR2
 &~(
FSMC_IT
 >> 3);

835 if(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

837 
FSMC_B™k3
->
SR3
 &~(
FSMC_IT
 >> 3);

842 
FSMC_B™k4
->
SR4
 &~(
FSMC_IT
 >> 3);

844 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_gpio.c

22 
	~"°m32f10x_gpio.h
"

23 
	~"°m32f10x_rcc.h
"

47 
	#AFIO_OFFSET
 (
AFIO_BASE
 - 
PERIPH_BASE
)

	)

52 
	#EVCR_OFFSET
 (
AFIO_OFFSET
 + 0x00)

	)

53 
	#EVOE_BôNumbî
 ((
uöt8_t
)0x07)

	)

54 
	#EVCR_EVOE_BB
 (
PERIPH_BB_BASE
 + (
EVCR_OFFSET
 * 32Ë+ (
EVOE_BôNumbî
 * 4))

	)

59 
	#MAPR_OFFSET
 (
AFIO_OFFSET
 + 0x04)

	)

60 
	#MII_RMII_SEL_BôNumbî
 ((
uöt8_t
)0x17)

	)

61 
	#MAPR_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
MAPR_OFFSET
 * 32Ë+ (
MII_RMII_SEL_BôNumbî
 * 4))

	)

64 
	#EVCR_PORTPINCONFIG_MASK
 ((
uöt16_t
)0xFF80)

	)

65 
	#LSB_MASK
 ((
uöt16_t
)0xFFFF)

	)

66 
	#DBGAFR_POSITION_MASK
 ((
uöt32_t
)0x000F0000)

	)

67 
	#DBGAFR_SWJCFG_MASK
 ((
uöt32_t
)0xF0FFFFFF)

	)

68 
	#DBGAFR_LOCATION_MASK
 ((
uöt32_t
)0x00200000)

	)

69 
	#DBGAFR_NUMBITS_MASK
 ((
uöt32_t
)0x00100000)

	)

107 
	$GPIO_DeInô
(
GPIO_Ty≥Def
* 
GPIOx
)

110 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

112 i‡(
GPIOx
 =
GPIOA
)

114 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOA
, 
ENABLE
);

115 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOA
, 
DISABLE
);

117 i‡(
GPIOx
 =
GPIOB
)

119 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOB
, 
ENABLE
);

120 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOB
, 
DISABLE
);

122 i‡(
GPIOx
 =
GPIOC
)

124 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOC
, 
ENABLE
);

125 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOC
, 
DISABLE
);

127 i‡(
GPIOx
 =
GPIOD
)

129 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOD
, 
ENABLE
);

130 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOD
, 
DISABLE
);

132 i‡(
GPIOx
 =
GPIOE
)

134 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOE
, 
ENABLE
);

135 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOE
, 
DISABLE
);

137 i‡(
GPIOx
 =
GPIOF
)

139 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOF
, 
ENABLE
);

140 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOF
, 
DISABLE
);

144 i‡(
GPIOx
 =
GPIOG
)

146 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOG
, 
ENABLE
);

147 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOG
, 
DISABLE
);

150 
	}
}

158 
	$GPIO_AFIODeInô
()

160 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_AFIO
, 
ENABLE
);

161 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_AFIO
, 
DISABLE
);

162 
	}
}

172 
	$GPIO_Inô
(
GPIO_Ty≥Def
* 
GPIOx
, 
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
)

174 
uöt32_t
 
cuºítmode
 = 0x00, 
cuºíçö
 = 0x00, 
pöpos
 = 0x00, 
pos
 = 0x00;

175 
uöt32_t
 
tm¥eg
 = 0x00, 
pömask
 = 0x00;

177 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

178 
	`as£π_∑øm
(
	`IS_GPIO_MODE
(
GPIO_InôSåu˘
->
GPIO_Mode
));

179 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_InôSåu˘
->
GPIO_Pö
));

182 
cuºítmode
 = ((
uöt32_t
)
GPIO_InôSåu˘
->
GPIO_Mode
) & ((uint32_t)0x0F);

183 i‡((((
uöt32_t
)
GPIO_InôSåu˘
->
GPIO_Mode
) & ((uint32_t)0x10)) != 0x00)

186 
	`as£π_∑øm
(
	`IS_GPIO_SPEED
(
GPIO_InôSåu˘
->
GPIO_S≥ed
));

188 
cuºítmode
 |(
uöt32_t
)
GPIO_InôSåu˘
->
GPIO_S≥ed
;

192 i‡(((
uöt32_t
)
GPIO_InôSåu˘
->
GPIO_Pö
 & ((uint32_t)0x00FF)) != 0x00)

194 
tm¥eg
 = 
GPIOx
->
CRL
;

195 
pöpos
 = 0x00;Öinpos < 0x08;Öinpos++)

197 
pos
 = ((
uöt32_t
)0x01Ë<< 
pöpos
;

199 
cuºíçö
 = (
GPIO_InôSåu˘
->
GPIO_Pö
Ë& 
pos
;

200 i‡(
cuºíçö
 =
pos
)

202 
pos
 = 
pöpos
 << 2;

204 
pömask
 = ((
uöt32_t
)0x0FË<< 
pos
;

205 
tm¥eg
 &~
pömask
;

207 
tm¥eg
 |(
cuºítmode
 << 
pos
);

209 i‡(
GPIO_InôSåu˘
->
GPIO_Mode
 =
GPIO_Mode_IPD
)

211 
GPIOx
->
BRR
 = (((
uöt32_t
)0x01Ë<< 
pöpos
);

216 i‡(
GPIO_InôSåu˘
->
GPIO_Mode
 =
GPIO_Mode_IPU
)

218 
GPIOx
->
BSRR
 = (((
uöt32_t
)0x01Ë<< 
pöpos
);

223 
GPIOx
->
CRL
 = 
tm¥eg
;

227 i‡(
GPIO_InôSåu˘
->
GPIO_Pö
 > 0x00FF)

229 
tm¥eg
 = 
GPIOx
->
CRH
;

230 
pöpos
 = 0x00;Öinpos < 0x08;Öinpos++)

232 
pos
 = (((
uöt32_t
)0x01Ë<< (
pöpos
 + 0x08));

234 
cuºíçö
 = ((
GPIO_InôSåu˘
->
GPIO_Pö
Ë& 
pos
);

235 i‡(
cuºíçö
 =
pos
)

237 
pos
 = 
pöpos
 << 2;

239 
pömask
 = ((
uöt32_t
)0x0FË<< 
pos
;

240 
tm¥eg
 &~
pömask
;

242 
tm¥eg
 |(
cuºítmode
 << 
pos
);

244 i‡(
GPIO_InôSåu˘
->
GPIO_Mode
 =
GPIO_Mode_IPD
)

246 
GPIOx
->
BRR
 = (((
uöt32_t
)0x01Ë<< (
pöpos
 + 0x08));

249 i‡(
GPIO_InôSåu˘
->
GPIO_Mode
 =
GPIO_Mode_IPU
)

251 
GPIOx
->
BSRR
 = (((
uöt32_t
)0x01Ë<< (
pöpos
 + 0x08));

255 
GPIOx
->
CRH
 = 
tm¥eg
;

257 
	}
}

265 
	$GPIO_Såu˘Inô
(
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
)

268 
GPIO_InôSåu˘
->
GPIO_Pö
 = 
GPIO_Pö_AŒ
;

269 
GPIO_InôSåu˘
->
GPIO_S≥ed
 = 
GPIO_S≥ed_2MHz
;

270 
GPIO_InôSåu˘
->
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

271 
	}
}

280 
uöt8_t
 
	$GPIO_RódI≈utD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

282 
uöt8_t
 
bô°©us
 = 0x00;

285 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

286 
	`as£π_∑øm
(
	`IS_GET_GPIO_PIN
(
GPIO_Pö
));

288 i‡((
GPIOx
->
IDR
 & 
GPIO_Pö
Ë!(
uöt32_t
)
Bô_RESET
)

290 
bô°©us
 = (
uöt8_t
)
Bô_SET
;

294 
bô°©us
 = (
uöt8_t
)
Bô_RESET
;

296  
bô°©us
;

297 
	}
}

304 
uöt16_t
 
	$GPIO_RódI≈utD©a
(
GPIO_Ty≥Def
* 
GPIOx
)

307 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

309  ((
uöt16_t
)
GPIOx
->
IDR
);

310 
	}
}

319 
uöt8_t
 
	$GPIO_RódOuçutD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

321 
uöt8_t
 
bô°©us
 = 0x00;

323 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

324 
	`as£π_∑øm
(
	`IS_GET_GPIO_PIN
(
GPIO_Pö
));

326 i‡((
GPIOx
->
ODR
 & 
GPIO_Pö
Ë!(
uöt32_t
)
Bô_RESET
)

328 
bô°©us
 = (
uöt8_t
)
Bô_SET
;

332 
bô°©us
 = (
uöt8_t
)
Bô_RESET
;

334  
bô°©us
;

335 
	}
}

342 
uöt16_t
 
	$GPIO_RódOuçutD©a
(
GPIO_Ty≥Def
* 
GPIOx
)

345 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

347  ((
uöt16_t
)
GPIOx
->
ODR
);

348 
	}
}

357 
	$GPIO_SëBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

360 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

361 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

363 
GPIOx
->
BSRR
 = 
GPIO_Pö
;

364 
	}
}

373 
	$GPIO_Re£tBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

376 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

377 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

379 
GPIOx
->
BRR
 = 
GPIO_Pö
;

380 
	}
}

393 
	$GPIO_WrôeBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
, 
BôA˘i⁄
 
BôVÆ
)

396 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

397 
	`as£π_∑øm
(
	`IS_GET_GPIO_PIN
(
GPIO_Pö
));

398 
	`as£π_∑øm
(
	`IS_GPIO_BIT_ACTION
(
BôVÆ
));

400 i‡(
BôVÆ
 !
Bô_RESET
)

402 
GPIOx
->
BSRR
 = 
GPIO_Pö
;

406 
GPIOx
->
BRR
 = 
GPIO_Pö
;

408 
	}
}

416 
	$GPIO_Wrôe
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
P‹tVÆ
)

419 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

421 
GPIOx
->
ODR
 = 
P‹tVÆ
;

422 
	}
}

431 
	$GPIO_PöLockC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

433 
uöt32_t
 
tmp
 = 0x00010000;

436 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

437 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

439 
tmp
 |
GPIO_Pö
;

441 
GPIOx
->
LCKR
 = 
tmp
;

443 
GPIOx
->
LCKR
 = 
GPIO_Pö
;

445 
GPIOx
->
LCKR
 = 
tmp
;

447 
tmp
 = 
GPIOx
->
LCKR
;

449 
tmp
 = 
GPIOx
->
LCKR
;

450 
	}
}

461 
	$GPIO_EvítOuçutC⁄fig
(
uöt8_t
 
GPIO_P‹tSour˚
, uöt8_à
GPIO_PöSour˚
)

463 
uöt32_t
 
tm¥eg
 = 0x00;

465 
	`as£π_∑øm
(
	`IS_GPIO_EVENTOUT_PORT_SOURCE
(
GPIO_P‹tSour˚
));

466 
	`as£π_∑øm
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PöSour˚
));

468 
tm¥eg
 = 
AFIO
->
EVCR
;

470 
tm¥eg
 &
EVCR_PORTPINCONFIG_MASK
;

471 
tm¥eg
 |(
uöt32_t
)
GPIO_P‹tSour˚
 << 0x04;

472 
tm¥eg
 |
GPIO_PöSour˚
;

473 
AFIO
->
EVCR
 = 
tm¥eg
;

474 
	}
}

482 
	$GPIO_EvítOuçutCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

485 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

487 *(
__IO
 
uöt32_t
 *Ë
EVCR_EVOE_BB
 = (uöt32_t)
NewSèã
;

488 
	}
}

530 
	$GPIO_PöRem≠C⁄fig
(
uöt32_t
 
GPIO_Rem≠
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

532 
uöt32_t
 
tmp
 = 0x00, 
tmp1
 = 0x00, 
tm¥eg
 = 0x00, 
tmpmask
 = 0x00;

535 
	`as£π_∑øm
(
	`IS_GPIO_REMAP
(
GPIO_Rem≠
));

536 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

538 
tm¥eg
 = 
AFIO
->
MAPR
;

540 
tmpmask
 = (
GPIO_Rem≠
 & 
DBGAFR_POSITION_MASK
) >> 0x10;

541 
tmp
 = 
GPIO_Rem≠
 & 
LSB_MASK
;

543 i‡((
GPIO_Rem≠
 & (
DBGAFR_LOCATION_MASK
 | 
DBGAFR_NUMBITS_MASK
)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))

545 
tm¥eg
 &
DBGAFR_SWJCFG_MASK
;

546 
AFIO
->
MAPR
 &
DBGAFR_SWJCFG_MASK
;

548 i‡((
GPIO_Rem≠
 & 
DBGAFR_NUMBITS_MASK
) == DBGAFR_NUMBITS_MASK)

550 
tmp1
 = ((
uöt32_t
)0x03Ë<< 
tmpmask
;

551 
tm¥eg
 &~
tmp1
;

552 
tm¥eg
 |~
DBGAFR_SWJCFG_MASK
;

556 
tm¥eg
 &~(
tmp
 << ((
GPIO_Rem≠
 >> 0x15)*0x10));

557 
tm¥eg
 |~
DBGAFR_SWJCFG_MASK
;

560 i‡(
NewSèã
 !
DISABLE
)

562 
tm¥eg
 |(
tmp
 << ((
GPIO_Rem≠
 >> 0x15)*0x10));

565 
AFIO
->
MAPR
 = 
tm¥eg
;

566 
	}
}

576 
	$GPIO_EXTILöeC⁄fig
(
uöt8_t
 
GPIO_P‹tSour˚
, uöt8_à
GPIO_PöSour˚
)

578 
uöt32_t
 
tmp
 = 0x00;

580 
	`as£π_∑øm
(
	`IS_GPIO_EXTI_PORT_SOURCE
(
GPIO_P‹tSour˚
));

581 
	`as£π_∑øm
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PöSour˚
));

583 
tmp
 = ((
uöt32_t
)0x0FË<< (0x04 * (
GPIO_PöSour˚
 & (
uöt8_t
)0x03));

584 
AFIO
->
EXTICR
[
GPIO_PöSour˚
 >> 0x02] &~
tmp
;

585 
AFIO
->
EXTICR
[
GPIO_PöSour˚
 >> 0x02] |(((
uöt32_t
)
GPIO_P‹tSour˚
Ë<< (0x04 * (GPIO_PöSour˚ & (
uöt8_t
)0x03)));

586 
	}
}

597 
	$GPIO_ETH_MedüI¡îÁ˚C⁄fig
(
uöt32_t
 
GPIO_ETH_MedüI¡îÁ˚
)

599 
	`as£π_∑øm
(
	`IS_GPIO_ETH_MEDIA_INTERFACE
(
GPIO_ETH_MedüI¡îÁ˚
));

602 *(
__IO
 
uöt32_t
 *Ë
MAPR_MII_RMII_SEL_BB
 = 
GPIO_ETH_MedüI¡îÁ˚
;

603 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_i2c.c

22 
	~"°m32f10x_i2c.h
"

23 
	~"°m32f10x_rcc.h
"

48 
	#CR1_PE_Së
 ((
uöt16_t
)0x0001)

	)

49 
	#CR1_PE_Re£t
 ((
uöt16_t
)0xFFFE)

	)

52 
	#CR1_START_Së
 ((
uöt16_t
)0x0100)

	)

53 
	#CR1_START_Re£t
 ((
uöt16_t
)0xFEFF)

	)

56 
	#CR1_STOP_Së
 ((
uöt16_t
)0x0200)

	)

57 
	#CR1_STOP_Re£t
 ((
uöt16_t
)0xFDFF)

	)

60 
	#CR1_ACK_Së
 ((
uöt16_t
)0x0400)

	)

61 
	#CR1_ACK_Re£t
 ((
uöt16_t
)0xFBFF)

	)

64 
	#CR1_ENGC_Së
 ((
uöt16_t
)0x0040)

	)

65 
	#CR1_ENGC_Re£t
 ((
uöt16_t
)0xFFBF)

	)

68 
	#CR1_SWRST_Së
 ((
uöt16_t
)0x8000)

	)

69 
	#CR1_SWRST_Re£t
 ((
uöt16_t
)0x7FFF)

	)

72 
	#CR1_PEC_Së
 ((
uöt16_t
)0x1000)

	)

73 
	#CR1_PEC_Re£t
 ((
uöt16_t
)0xEFFF)

	)

76 
	#CR1_ENPEC_Së
 ((
uöt16_t
)0x0020)

	)

77 
	#CR1_ENPEC_Re£t
 ((
uöt16_t
)0xFFDF)

	)

80 
	#CR1_ENARP_Së
 ((
uöt16_t
)0x0010)

	)

81 
	#CR1_ENARP_Re£t
 ((
uöt16_t
)0xFFEF)

	)

84 
	#CR1_NOSTRETCH_Së
 ((
uöt16_t
)0x0080)

	)

85 
	#CR1_NOSTRETCH_Re£t
 ((
uöt16_t
)0xFF7F)

	)

88 
	#CR1_CLEAR_Mask
 ((
uöt16_t
)0xFBF5)

	)

91 
	#CR2_DMAEN_Së
 ((
uöt16_t
)0x0800)

	)

92 
	#CR2_DMAEN_Re£t
 ((
uöt16_t
)0xF7FF)

	)

95 
	#CR2_LAST_Së
 ((
uöt16_t
)0x1000)

	)

96 
	#CR2_LAST_Re£t
 ((
uöt16_t
)0xEFFF)

	)

99 
	#CR2_FREQ_Re£t
 ((
uöt16_t
)0xFFC0)

	)

102 
	#OAR1_ADD0_Së
 ((
uöt16_t
)0x0001)

	)

103 
	#OAR1_ADD0_Re£t
 ((
uöt16_t
)0xFFFE)

	)

106 
	#OAR2_ENDUAL_Së
 ((
uöt16_t
)0x0001)

	)

107 
	#OAR2_ENDUAL_Re£t
 ((
uöt16_t
)0xFFFE)

	)

110 
	#OAR2_ADD2_Re£t
 ((
uöt16_t
)0xFF01)

	)

113 
	#CCR_FS_Së
 ((
uöt16_t
)0x8000)

	)

116 
	#CCR_CCR_Së
 ((
uöt16_t
)0x0FFF)

	)

119 
	#FLAG_Mask
 ((
uöt32_t
)0x00FFFFFF)

	)

122 
	#ITEN_Mask
 ((
uöt32_t
)0x07000000)

	)

161 
	$I2C_DeInô
(
I2C_Ty≥Def
* 
I2Cx
)

164 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

166 i‡(
I2Cx
 =
I2C1
)

169 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C1
, 
ENABLE
);

171 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C1
, 
DISABLE
);

176 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C2
, 
ENABLE
);

178 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C2
, 
DISABLE
);

180 
	}
}

190 
	$I2C_Inô
(
I2C_Ty≥Def
* 
I2Cx
, 
I2C_InôTy≥Def
* 
I2C_InôSåu˘
)

192 
uöt16_t
 
tm¥eg
 = 0, 
‰eqønge
 = 0;

193 
uöt16_t
 
ªsu…
 = 0x04;

194 
uöt32_t
 
p˛k1
 = 8000000;

195 
RCC_ClocksTy≥Def
 
rcc_˛ocks
;

197 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

198 
	`as£π_∑øm
(
	`IS_I2C_CLOCK_SPEED
(
I2C_InôSåu˘
->
I2C_ClockS≥ed
));

199 
	`as£π_∑øm
(
	`IS_I2C_MODE
(
I2C_InôSåu˘
->
I2C_Mode
));

200 
	`as£π_∑øm
(
	`IS_I2C_DUTY_CYCLE
(
I2C_InôSåu˘
->
I2C_DutyCy˛e
));

201 
	`as£π_∑øm
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_InôSåu˘
->
I2C_OwnAddªss1
));

202 
	`as£π_∑øm
(
	`IS_I2C_ACK_STATE
(
I2C_InôSåu˘
->
I2C_Ack
));

203 
	`as£π_∑øm
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_InôSåu˘
->
I2C_AcknowÀdgedAddªss
));

207 
tm¥eg
 = 
I2Cx
->
CR2
;

209 
tm¥eg
 &
CR2_FREQ_Re£t
;

211 
	`RCC_GëClocksFªq
(&
rcc_˛ocks
);

212 
p˛k1
 = 
rcc_˛ocks
.
PCLK1_Fªquícy
;

214 
‰eqønge
 = (
uöt16_t
)(
p˛k1
 / 1000000);

215 
tm¥eg
 |
‰eqønge
;

217 
I2Cx
->
CR2
 = 
tm¥eg
;

221 
I2Cx
->
CR1
 &
CR1_PE_Re£t
;

224 
tm¥eg
 = 0;

227 i‡(
I2C_InôSåu˘
->
I2C_ClockS≥ed
 <= 100000)

230 
ªsu…
 = (
uöt16_t
)(
p˛k1
 / (
I2C_InôSåu˘
->
I2C_ClockS≥ed
 << 1));

232 i‡(
ªsu…
 < 0x04)

235 
ªsu…
 = 0x04;

238 
tm¥eg
 |
ªsu…
;

240 
I2Cx
->
TRISE
 = 
‰eqønge
 + 1;

245 i‡(
I2C_InôSåu˘
->
I2C_DutyCy˛e
 =
I2C_DutyCy˛e_2
)

248 
ªsu…
 = (
uöt16_t
)(
p˛k1
 / (
I2C_InôSåu˘
->
I2C_ClockS≥ed
 * 3));

253 
ªsu…
 = (
uöt16_t
)(
p˛k1
 / (
I2C_InôSåu˘
->
I2C_ClockS≥ed
 * 25));

255 
ªsu…
 |
I2C_DutyCy˛e_16_9
;

259 i‡((
ªsu…
 & 
CCR_CCR_Së
) == 0)

262 
ªsu…
 |(
uöt16_t
)0x0001;

265 
tm¥eg
 |(
uöt16_t
)(
ªsu…
 | 
CCR_FS_Së
);

267 
I2Cx
->
TRISE
 = (
uöt16_t
)(((
‰eqønge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

271 
I2Cx
->
CCR
 = 
tm¥eg
;

273 
I2Cx
->
CR1
 |
CR1_PE_Së
;

277 
tm¥eg
 = 
I2Cx
->
CR1
;

279 
tm¥eg
 &
CR1_CLEAR_Mask
;

283 
tm¥eg
 |(
uöt16_t
)((
uöt32_t
)
I2C_InôSåu˘
->
I2C_Mode
 | I2C_InôSåu˘->
I2C_Ack
);

285 
I2Cx
->
CR1
 = 
tm¥eg
;

289 
I2Cx
->
OAR1
 = (
I2C_InôSåu˘
->
I2C_AcknowÀdgedAddªss
 | I2C_InôSåu˘->
I2C_OwnAddªss1
);

290 
	}
}

297 
	$I2C_Såu˘Inô
(
I2C_InôTy≥Def
* 
I2C_InôSåu˘
)

301 
I2C_InôSåu˘
->
I2C_ClockS≥ed
 = 5000;

303 
I2C_InôSåu˘
->
I2C_Mode
 = 
I2C_Mode_I2C
;

305 
I2C_InôSåu˘
->
I2C_DutyCy˛e
 = 
I2C_DutyCy˛e_2
;

307 
I2C_InôSåu˘
->
I2C_OwnAddªss1
 = 0;

309 
I2C_InôSåu˘
->
I2C_Ack
 = 
I2C_Ack_DißbÀ
;

311 
I2C_InôSåu˘
->
I2C_AcknowÀdgedAddªss
 = 
I2C_AcknowÀdgedAddªss_7bô
;

312 
	}
}

321 
	$I2C_Cmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

324 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

325 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

326 i‡(
NewSèã
 !
DISABLE
)

329 
I2Cx
->
CR1
 |
CR1_PE_Së
;

334 
I2Cx
->
CR1
 &
CR1_PE_Re£t
;

336 
	}
}

345 
	$I2C_DMACmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

348 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

349 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

350 i‡(
NewSèã
 !
DISABLE
)

353 
I2Cx
->
CR2
 |
CR2_DMAEN_Së
;

358 
I2Cx
->
CR2
 &
CR2_DMAEN_Re£t
;

360 
	}
}

369 
	$I2C_DMALa°Tøns„rCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

372 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

373 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

374 i‡(
NewSèã
 !
DISABLE
)

377 
I2Cx
->
CR2
 |
CR2_LAST_Së
;

382 
I2Cx
->
CR2
 &
CR2_LAST_Re£t
;

384 
	}
}

393 
	$I2C_Gíî©eSTART
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

396 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

397 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

398 i‡(
NewSèã
 !
DISABLE
)

401 
I2Cx
->
CR1
 |
CR1_START_Së
;

406 
I2Cx
->
CR1
 &
CR1_START_Re£t
;

408 
	}
}

417 
	$I2C_Gíî©eSTOP
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

420 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

421 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

422 i‡(
NewSèã
 !
DISABLE
)

425 
I2Cx
->
CR1
 |
CR1_STOP_Së
;

430 
I2Cx
->
CR1
 &
CR1_STOP_Re£t
;

432 
	}
}

441 
	$I2C_AcknowÀdgeC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

444 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

445 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

446 i‡(
NewSèã
 !
DISABLE
)

449 
I2Cx
->
CR1
 |
CR1_ACK_Së
;

454 
I2Cx
->
CR1
 &
CR1_ACK_Re£t
;

456 
	}
}

464 
	$I2C_OwnAddªss2C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
)

466 
uöt16_t
 
tm¥eg
 = 0;

469 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

472 
tm¥eg
 = 
I2Cx
->
OAR2
;

475 
tm¥eg
 &
OAR2_ADD2_Re£t
;

478 
tm¥eg
 |(
uöt16_t
)((uöt16_t)
Addªss
 & (uint16_t)0x00FE);

481 
I2Cx
->
OAR2
 = 
tm¥eg
;

482 
	}
}

491 
	$I2C_DuÆAddªssCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

494 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

495 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

496 i‡(
NewSèã
 !
DISABLE
)

499 
I2Cx
->
OAR2
 |
OAR2_ENDUAL_Së
;

504 
I2Cx
->
OAR2
 &
OAR2_ENDUAL_Re£t
;

506 
	}
}

515 
	$I2C_GíîÆCÆlCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

518 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

519 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

520 i‡(
NewSèã
 !
DISABLE
)

523 
I2Cx
->
CR1
 |
CR1_ENGC_Së
;

528 
I2Cx
->
CR1
 &
CR1_ENGC_Re£t
;

530 
	}
}

544 
	$I2C_ITC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

547 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

548 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

549 
	`as£π_∑øm
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

551 i‡(
NewSèã
 !
DISABLE
)

554 
I2Cx
->
CR2
 |
I2C_IT
;

559 
I2Cx
->
CR2
 &(
uöt16_t
)~
I2C_IT
;

561 
	}
}

569 
	$I2C_SídD©a
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
D©a
)

572 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

574 
I2Cx
->
DR
 = 
D©a
;

575 
	}
}

582 
uöt8_t
 
	$I2C_Re˚iveD©a
(
I2C_Ty≥Def
* 
I2Cx
)

585 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

587  (
uöt8_t
)
I2Cx
->
DR
;

588 
	}
}

600 
	$I2C_Síd7bôAddªss
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
, uöt8_à
I2C_Dúe˘i⁄
)

603 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

604 
	`as£π_∑øm
(
	`IS_I2C_DIRECTION
(
I2C_Dúe˘i⁄
));

606 i‡(
I2C_Dúe˘i⁄
 !
I2C_Dúe˘i⁄_Tønsmôãr
)

609 
Addªss
 |
OAR1_ADD0_Së
;

614 
Addªss
 &
OAR1_ADD0_Re£t
;

617 
I2Cx
->
DR
 = 
Addªss
;

618 
	}
}

635 
uöt16_t
 
	$I2C_RódRegi°î
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
I2C_Regi°î
)

637 
__IO
 
uöt32_t
 
tmp
 = 0;

640 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

641 
	`as£π_∑øm
(
	`IS_I2C_REGISTER
(
I2C_Regi°î
));

643 
tmp
 = (
uöt32_t
Ë
I2Cx
;

644 
tmp
 +
I2C_Regi°î
;

647  (*(
__IO
 
uöt16_t
 *Ë
tmp
);

648 
	}
}

657 
	$I2C_So·w¨eRe£tCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

660 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

661 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

662 i‡(
NewSèã
 !
DISABLE
)

665 
I2Cx
->
CR1
 |
CR1_SWRST_Së
;

670 
I2Cx
->
CR1
 &
CR1_SWRST_Re£t
;

672 
	}
}

683 
	$I2C_SMBusAÀπC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_SMBusAÀπ
)

686 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

687 
	`as£π_∑øm
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusAÀπ
));

688 i‡(
I2C_SMBusAÀπ
 =
I2C_SMBusAÀπ_Low
)

691 
I2Cx
->
CR1
 |
I2C_SMBusAÀπ_Low
;

696 
I2Cx
->
CR1
 &
I2C_SMBusAÀπ_High
;

698 
	}
}

707 
	$I2C_TønsmôPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

710 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

711 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

712 i‡(
NewSèã
 !
DISABLE
)

715 
I2Cx
->
CR1
 |
CR1_PEC_Së
;

720 
I2Cx
->
CR1
 &
CR1_PEC_Re£t
;

722 
	}
}

733 
	$I2C_PECPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_PECPosôi⁄
)

736 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

737 
	`as£π_∑øm
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPosôi⁄
));

738 i‡(
I2C_PECPosôi⁄
 =
I2C_PECPosôi⁄_Next
)

741 
I2Cx
->
CR1
 |
I2C_PECPosôi⁄_Next
;

746 
I2Cx
->
CR1
 &
I2C_PECPosôi⁄_Cuºít
;

748 
	}
}

757 
	$I2C_CÆcuœãPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

760 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

761 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

762 i‡(
NewSèã
 !
DISABLE
)

765 
I2Cx
->
CR1
 |
CR1_ENPEC_Së
;

770 
I2Cx
->
CR1
 &
CR1_ENPEC_Re£t
;

772 
	}
}

779 
uöt8_t
 
	$I2C_GëPEC
(
I2C_Ty≥Def
* 
I2Cx
)

782 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

784  ((
I2Cx
->
SR2
) >> 8);

785 
	}
}

794 
	$I2C_ARPCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

797 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

798 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

799 i‡(
NewSèã
 !
DISABLE
)

802 
I2Cx
->
CR1
 |
CR1_ENARP_Së
;

807 
I2Cx
->
CR1
 &
CR1_ENARP_Re£t
;

809 
	}
}

818 
	$I2C_SåëchClockCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

821 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

822 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

823 i‡(
NewSèã
 =
DISABLE
)

826 
I2Cx
->
CR1
 |
CR1_NOSTRETCH_Së
;

831 
I2Cx
->
CR1
 &
CR1_NOSTRETCH_Re£t
;

833 
	}
}

844 
	$I2C_Fa°ModeDutyCy˛eC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_DutyCy˛e
)

847 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

848 
	`as£π_∑øm
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCy˛e
));

849 i‡(
I2C_DutyCy˛e
 !
I2C_DutyCy˛e_16_9
)

852 
I2Cx
->
CCR
 &
I2C_DutyCy˛e_2
;

857 
I2Cx
->
CCR
 |
I2C_DutyCy˛e_16_9
;

859 
	}
}

866 
uöt32_t
 
	$I2C_GëLa°Evít
(
I2C_Ty≥Def
* 
I2Cx
)

868 
uöt32_t
 
œ°evít
 = 0;

869 
uöt32_t
 
Êag1
 = 0, 
Êag2
 = 0;

871 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

873 
Êag1
 = 
I2Cx
->
SR1
;

874 
Êag2
 = 
I2Cx
->
SR2
;

875 
Êag2
 = flag2 << 16;

877 
œ°evít
 = (
Êag1
 | 
Êag2
Ë& 
FLAG_Mask
;

879  
œ°evít
;

880 
	}
}

902 
Eº‹Sètus
 
	$I2C_CheckEvít
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_EVENT
)

904 
uöt32_t
 
œ°evít
 = 0;

905 
uöt32_t
 
Êag1
 = 0, 
Êag2
 = 0;

906 
Eº‹Sètus
 
°©us
 = 
ERROR
;

908 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

909 
	`as£π_∑øm
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

911 
Êag1
 = 
I2Cx
->
SR1
;

912 
Êag2
 = 
I2Cx
->
SR2
;

913 
Êag2
 = flag2 << 16;

915 
œ°evít
 = (
Êag1
 | 
Êag2
Ë& 
FLAG_Mask
;

917 i‡(
œ°evít
 =
I2C_EVENT
 )

920 
°©us
 = 
SUCCESS
;

925 
°©us
 = 
ERROR
;

928  
°©us
;

929 
	}
}

960 
FœgSètus
 
	$I2C_GëFœgSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
)

962 
FœgSètus
 
bô°©us
 = 
RESET
;

963 
__IO
 
uöt32_t
 
i2¸eg
 = 0, 
i2cxba£
 = 0;

966 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

967 
	`as£π_∑øm
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

970 
i2cxba£
 = (
uöt32_t
)
I2Cx
;

973 
i2¸eg
 = 
I2C_FLAG
 >> 28;

976 
I2C_FLAG
 &
FLAG_Mask
;

978 if(
i2¸eg
 != 0)

981 
i2cxba£
 += 0x14;

986 
I2C_FLAG
 = (
uöt32_t
)(I2C_FLAG >> 16);

988 
i2cxba£
 += 0x18;

991 if(((*(
__IO
 
uöt32_t
 *)
i2cxba£
Ë& 
I2C_FLAG
Ë!(uöt32_t)
RESET
)

994 
bô°©us
 = 
SET
;

999 
bô°©us
 = 
RESET
;

1003  
bô°©us
;

1004 
	}
}

1037 
	$I2C_CÀ¨Fœg
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
)

1039 
uöt32_t
 
Êagpos
 = 0;

1041 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1042 
	`as£π_∑øm
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1044 
Êagpos
 = 
I2C_FLAG
 & 
FLAG_Mask
;

1046 
I2Cx
->
SR1
 = (
uöt16_t
)~
Êagpos
;

1047 
	}
}

1071 
ITSètus
 
	$I2C_GëITSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
)

1073 
ITSètus
 
bô°©us
 = 
RESET
;

1074 
uöt32_t
 
íabÀ°©us
 = 0;

1076 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1077 
	`as£π_∑øm
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1079 
íabÀ°©us
 = (
uöt32_t
)(((
I2C_IT
 & 
ITEN_Mask
Ë>> 16Ë& (
I2Cx
->
CR2
)) ;

1081 
I2C_IT
 &
FLAG_Mask
;

1083 i‡(((
I2Cx
->
SR1
 & 
I2C_IT
Ë!(
uöt32_t
)
RESET
Ë&& 
íabÀ°©us
)

1086 
bô°©us
 = 
SET
;

1091 
bô°©us
 = 
RESET
;

1094  
bô°©us
;

1095 
	}
}

1128 
	$I2C_CÀ¨ITPídögBô
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
)

1130 
uöt32_t
 
Êagpos
 = 0;

1132 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1133 
	`as£π_∑øm
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1135 
Êagpos
 = 
I2C_IT
 & 
FLAG_Mask
;

1137 
I2Cx
->
SR1
 = (
uöt16_t
)~
Êagpos
;

1138 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_iwdg.c

22 
	~"°m32f10x_iwdg.h
"

48 
	#KR_KEY_Rñﬂd
 ((
uöt16_t
)0xAAAA)

	)

49 
	#KR_KEY_E«bÀ
 ((
uöt16_t
)0xCCCC)

	)

91 
	$IWDG_WrôeAc˚ssCmd
(
uöt16_t
 
IWDG_WrôeAc˚ss
)

94 
	`as£π_∑øm
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_WrôeAc˚ss
));

95 
IWDG
->
KR
 = 
IWDG_WrôeAc˚ss
;

96 
	}
}

111 
	$IWDG_SëPªsˇÀr
(
uöt8_t
 
IWDG_PªsˇÀr
)

114 
	`as£π_∑øm
(
	`IS_IWDG_PRESCALER
(
IWDG_PªsˇÀr
));

115 
IWDG
->
PR
 = 
IWDG_PªsˇÀr
;

116 
	}
}

124 
	$IWDG_SëRñﬂd
(
uöt16_t
 
Rñﬂd
)

127 
	`as£π_∑øm
(
	`IS_IWDG_RELOAD
(
Rñﬂd
));

128 
IWDG
->
RLR
 = 
Rñﬂd
;

129 
	}
}

137 
	$IWDG_RñﬂdCou¡î
()

139 
IWDG
->
KR
 = 
KR_KEY_Rñﬂd
;

140 
	}
}

147 
	$IWDG_E«bÀ
()

149 
IWDG
->
KR
 = 
KR_KEY_E«bÀ
;

150 
	}
}

160 
FœgSètus
 
	$IWDG_GëFœgSètus
(
uöt16_t
 
IWDG_FLAG
)

162 
FœgSètus
 
bô°©us
 = 
RESET
;

164 
	`as£π_∑øm
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

165 i‡((
IWDG
->
SR
 & 
IWDG_FLAG
Ë!(
uöt32_t
)
RESET
)

167 
bô°©us
 = 
SET
;

171 
bô°©us
 = 
RESET
;

174  
bô°©us
;

175 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c

22 
	~"°m32f10x_pwr.h
"

23 
	~"°m32f10x_rcc.h
"

47 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

52 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

53 
	#DBP_BôNumbî
 0x08

	)

54 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
DBP_BôNumbî
 * 4))

	)

57 
	#PVDE_BôNumbî
 0x04

	)

58 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PVDE_BôNumbî
 * 4))

	)

63 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

64 
	#EWUP_BôNumbî
 0x08

	)

65 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
EWUP_BôNumbî
 * 4))

	)

70 
	#CR_PDDS_Së
 ((
uöt32_t
)0x00000002)

	)

71 
	#CR_DS_Mask
 ((
uöt32_t
)0xFFFFFFFC)

	)

72 
	#CR_CWUF_Së
 ((
uöt32_t
)0x00000004)

	)

73 
	#CR_PLS_Mask
 ((
uöt32_t
)0xFFFFFF1F)

	)

78 
	#SCB_SysCål
 ((
uöt32_t
)0xE000ED10)

	)

81 
	#SysCål_SLEEPDEEP_Së
 ((
uöt32_t
)0x00000004)

	)

119 
	$PWR_DeInô
()

121 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_PWR
, 
ENABLE
);

122 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_PWR
, 
DISABLE
);

123 
	}
}

131 
	$PWR_BackupAc˚ssCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

134 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

135 *(
__IO
 
uöt32_t
 *Ë
CR_DBP_BB
 = (uöt32_t)
NewSèã
;

136 
	}
}

144 
	$PWR_PVDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

147 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

148 *(
__IO
 
uöt32_t
 *Ë
CR_PVDE_BB
 = (uöt32_t)
NewSèã
;

149 
	}
}

165 
	$PWR_PVDLevñC⁄fig
(
uöt32_t
 
PWR_PVDLevñ
)

167 
uöt32_t
 
tm¥eg
 = 0;

169 
	`as£π_∑øm
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLevñ
));

170 
tm¥eg
 = 
PWR
->
CR
;

172 
tm¥eg
 &
CR_PLS_Mask
;

174 
tm¥eg
 |
PWR_PVDLevñ
;

176 
PWR
->
CR
 = 
tm¥eg
;

177 
	}
}

185 
	$PWR_WakeUpPöCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

188 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

189 *(
__IO
 
uöt32_t
 *Ë
CSR_EWUP_BB
 = (uöt32_t)
NewSèã
;

190 
	}
}

204 
	$PWR_E¡îSTOPMode
(
uöt32_t
 
PWR_Reguœt‹
, 
uöt8_t
 
PWR_STOPE¡ry
)

206 
uöt32_t
 
tm¥eg
 = 0;

208 
	`as£π_∑øm
(
	`IS_PWR_REGULATOR
(
PWR_Reguœt‹
));

209 
	`as£π_∑øm
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPE¡ry
));

212 
tm¥eg
 = 
PWR
->
CR
;

214 
tm¥eg
 &
CR_DS_Mask
;

216 
tm¥eg
 |
PWR_Reguœt‹
;

218 
PWR
->
CR
 = 
tm¥eg
;

220 *(
__IO
 
uöt32_t
 *Ë
SCB_SysCål
 |
SysCål_SLEEPDEEP_Së
;

223 if(
PWR_STOPE¡ry
 =
PWR_STOPE¡ry_WFI
)

226 
	`__WFI
();

231 
	`__WFE
();

233 
	}
}

240 
	$PWR_E¡îSTANDBYMode
()

243 
PWR
->
CR
 |
CR_CWUF_Së
;

245 
PWR
->
CR
 |
CR_PDDS_Së
;

247 *(
__IO
 
uöt32_t
 *Ë
SCB_SysCål
 |
SysCål_SLEEPDEEP_Së
;

249 #i‡
	`deföed
 ( 
__CC_ARM
 )

250 
	`__f‹˚_°‹es
();

253 
	`__WFI
();

254 
	}
}

265 
FœgSètus
 
	$PWR_GëFœgSètus
(
uöt32_t
 
PWR_FLAG
)

267 
FœgSètus
 
bô°©us
 = 
RESET
;

269 
	`as£π_∑øm
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

271 i‡((
PWR
->
CSR
 & 
PWR_FLAG
Ë!(
uöt32_t
)
RESET
)

273 
bô°©us
 = 
SET
;

277 
bô°©us
 = 
RESET
;

280  
bô°©us
;

281 
	}
}

291 
	$PWR_CÀ¨Fœg
(
uöt32_t
 
PWR_FLAG
)

294 
	`as£π_∑øm
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

296 
PWR
->
CR
 |
PWR_FLAG
 << 2;

297 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c

22 
	~"°m32f10x_rcc.h
"

46 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

51 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

52 
	#HSION_BôNumbî
 0x00

	)

53 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
HSION_BôNumbî
 * 4))

	)

56 
	#PLLON_BôNumbî
 0x18

	)

57 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PLLON_BôNumbî
 * 4))

	)

59 #ifde‡
STM32F10X_CL


61 
	#PLL2ON_BôNumbî
 0x1A

	)

62 
	#CR_PLL2ON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PLL2ON_BôNumbî
 * 4))

	)

65 
	#PLL3ON_BôNumbî
 0x1C

	)

66 
	#CR_PLL3ON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PLL3ON_BôNumbî
 * 4))

	)

70 
	#CSSON_BôNumbî
 0x13

	)

71 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
CSSON_BôNumbî
 * 4))

	)

76 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x04)

	)

78 #i‚de‡
STM32F10X_CL


79 
	#USBPRE_BôNumbî
 0x16

	)

80 
	#CFGR_USBPRE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32Ë+ (
USBPRE_BôNumbî
 * 4))

	)

82 
	#OTGFSPRE_BôNumbî
 0x16

	)

83 
	#CFGR_OTGFSPRE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32Ë+ (
OTGFSPRE_BôNumbî
 * 4))

	)

89 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x20)

	)

90 
	#RTCEN_BôNumbî
 0x0F

	)

91 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32Ë+ (
RTCEN_BôNumbî
 * 4))

	)

94 
	#BDRST_BôNumbî
 0x10

	)

95 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32Ë+ (
BDRST_BôNumbî
 * 4))

	)

100 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x24)

	)

101 
	#LSION_BôNumbî
 0x00

	)

102 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
LSION_BôNumbî
 * 4))

	)

104 #ifde‡
STM32F10X_CL


108 
	#CFGR2_OFFSET
 (
RCC_OFFSET
 + 0x2C)

	)

109 
	#I2S2SRC_BôNumbî
 0x11

	)

110 
	#CFGR2_I2S2SRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR2_OFFSET
 * 32Ë+ (
I2S2SRC_BôNumbî
 * 4))

	)

113 
	#I2S3SRC_BôNumbî
 0x12

	)

114 
	#CFGR2_I2S3SRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR2_OFFSET
 * 32Ë+ (
I2S3SRC_BôNumbî
 * 4))

	)

120 
	#CR_HSEBYP_Re£t
 ((
uöt32_t
)0xFFFBFFFF)

	)

121 
	#CR_HSEBYP_Së
 ((
uöt32_t
)0x00040000)

	)

122 
	#CR_HSEON_Re£t
 ((
uöt32_t
)0xFFFEFFFF)

	)

123 
	#CR_HSEON_Së
 ((
uöt32_t
)0x00010000)

	)

124 
	#CR_HSITRIM_Mask
 ((
uöt32_t
)0xFFFFFF07)

	)

127 #i‚de‡
STM32F10X_CL


128 
	#CFGR_PLL_Mask
 ((
uöt32_t
)0xFFC0FFFF)

	)

130 
	#CFGR_PLL_Mask
 ((
uöt32_t
)0xFFC2FFFF)

	)

133 
	#CFGR_PLLMuŒ_Mask
 ((
uöt32_t
)0x003C0000)

	)

134 
	#CFGR_PLLSRC_Mask
 ((
uöt32_t
)0x00010000)

	)

135 
	#CFGR_PLLXTPRE_Mask
 ((
uöt32_t
)0x00020000)

	)

136 
	#CFGR_SWS_Mask
 ((
uöt32_t
)0x0000000C)

	)

137 
	#CFGR_SW_Mask
 ((
uöt32_t
)0xFFFFFFFC)

	)

138 
	#CFGR_HPRE_Re£t_Mask
 ((
uöt32_t
)0xFFFFFF0F)

	)

139 
	#CFGR_HPRE_Së_Mask
 ((
uöt32_t
)0x000000F0)

	)

140 
	#CFGR_PPRE1_Re£t_Mask
 ((
uöt32_t
)0xFFFFF8FF)

	)

141 
	#CFGR_PPRE1_Së_Mask
 ((
uöt32_t
)0x00000700)

	)

142 
	#CFGR_PPRE2_Re£t_Mask
 ((
uöt32_t
)0xFFFFC7FF)

	)

143 
	#CFGR_PPRE2_Së_Mask
 ((
uöt32_t
)0x00003800)

	)

144 
	#CFGR_ADCPRE_Re£t_Mask
 ((
uöt32_t
)0xFFFF3FFF)

	)

145 
	#CFGR_ADCPRE_Së_Mask
 ((
uöt32_t
)0x0000C000)

	)

148 
	#CSR_RMVF_Së
 ((
uöt32_t
)0x01000000)

	)

150 #ifde‡
STM32F10X_CL


152 
	#CFGR2_PREDIV1SRC
 ((
uöt32_t
)0x00010000)

	)

153 
	#CFGR2_PREDIV1
 ((
uöt32_t
)0x0000000F)

	)

154 
	#CFGR2_PREDIV2
 ((
uöt32_t
)0x000000F0)

	)

155 
	#CFGR2_PLL2MUL
 ((
uöt32_t
)0x00000F00)

	)

156 
	#CFGR2_PLL3MUL
 ((
uöt32_t
)0x0000F000)

	)

160 
	#FLAG_Mask
 ((
uöt8_t
)0x1F)

	)

162 #i‚de‡
HSI_VÆue


164 
	#HSI_VÆue
 ((
uöt32_t
)8000000)

	)

168 
	#CIR_BYTE2_ADDRESS
 ((
uöt32_t
)0x40021009)

	)

171 
	#CIR_BYTE3_ADDRESS
 ((
uöt32_t
)0x4002100A)

	)

174 
	#CFGR_BYTE4_ADDRESS
 ((
uöt32_t
)0x40021007)

	)

177 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

179 #i‚de‡
HSESèπUp_TimeOut


181 
	#HSESèπUp_TimeOut
 ((
uöt16_t
)0x0500)

	)

200 
__I
 
uöt8_t
 
	gAPBAHBPªscTabÀ
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

201 
__I
 
uöt8_t
 
	gADCPªscTabÀ
[4] = {2, 4, 6, 8};

224 
	$RCC_DeInô
()

227 
RCC
->
CR
 |(
uöt32_t
)0x00000001;

230 #i‚de‡
STM32F10X_CL


231 
RCC
->
CFGR
 &(
uöt32_t
)0xF8FF0000;

233 
RCC
->
CFGR
 &(
uöt32_t
)0xF0FF0000;

237 
RCC
->
CR
 &(
uöt32_t
)0xFEF6FFFF;

240 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

243 
RCC
->
CFGR
 &(
uöt32_t
)0xFF80FFFF;

245 #i‚de‡
STM32F10X_CL


247 
RCC
->
CIR
 = 0x009F0000;

250 
RCC
->
CR
 &(
uöt32_t
)0xEBFFFFFF;

253 
RCC
->
CIR
 = 0x00FF0000;

256 
RCC
->
CFGR2
 = 0x00000000;

258 
	}
}

270 
	$RCC_HSEC⁄fig
(
uöt32_t
 
RCC_HSE
)

273 
	`as£π_∑øm
(
	`IS_RCC_HSE
(
RCC_HSE
));

276 
RCC
->
CR
 &
CR_HSEON_Re£t
;

278 
RCC
->
CR
 &
CR_HSEBYP_Re£t
;

280 
RCC_HSE
)

282 
RCC_HSE_ON
:

284 
RCC
->
CR
 |
CR_HSEON_Së
;

287 
RCC_HSE_By∑ss
:

289 
RCC
->
CR
 |
CR_HSEBYP_Së
 | 
CR_HSEON_Së
;

295 
	}
}

304 
Eº‹Sètus
 
	$RCC_WaôF‹HSESèπUp
()

306 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0;

307 
Eº‹Sètus
 
°©us
 = 
ERROR
;

308 
FœgSètus
 
HSESètus
 = 
RESET
;

313 
HSESètus
 = 
	`RCC_GëFœgSètus
(
RCC_FLAG_HSERDY
);

314 
SèπUpCou¡î
++;

315 } (
SèπUpCou¡î
 !
HSESèπUp_TimeOut
Ë&& (
HSESètus
 =
RESET
));

317 i‡(
	`RCC_GëFœgSètus
(
RCC_FLAG_HSERDY
Ë!
RESET
)

319 
°©us
 = 
SUCCESS
;

323 
°©us
 = 
ERROR
;

325  (
°©us
);

326 
	}
}

334 
	$RCC_Adju°HSICÆibøti⁄VÆue
(
uöt8_t
 
HSICÆibøti⁄VÆue
)

336 
uöt32_t
 
tm¥eg
 = 0;

338 
	`as£π_∑øm
(
	`IS_RCC_CALIBRATION_VALUE
(
HSICÆibøti⁄VÆue
));

339 
tm¥eg
 = 
RCC
->
CR
;

341 
tm¥eg
 &
CR_HSITRIM_Mask
;

343 
tm¥eg
 |(
uöt32_t
)
HSICÆibøti⁄VÆue
 << 3;

345 
RCC
->
CR
 = 
tm¥eg
;

346 
	}
}

354 
	$RCC_HSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

357 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

358 *(
__IO
 
uöt32_t
 *Ë
CR_HSION_BB
 = (uöt32_t)
NewSèã
;

359 
	}
}

378 
	$RCC_PLLC⁄fig
(
uöt32_t
 
RCC_PLLSour˚
, uöt32_à
RCC_PLLMul
)

380 
uöt32_t
 
tm¥eg
 = 0;

383 
	`as£π_∑øm
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour˚
));

384 
	`as£π_∑øm
(
	`IS_RCC_PLL_MUL
(
RCC_PLLMul
));

386 
tm¥eg
 = 
RCC
->
CFGR
;

388 
tm¥eg
 &
CFGR_PLL_Mask
;

390 
tm¥eg
 |
RCC_PLLSour˚
 | 
RCC_PLLMul
;

392 
RCC
->
CFGR
 = 
tm¥eg
;

393 
	}
}

401 
	$RCC_PLLCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

404 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

406 *(
__IO
 
uöt32_t
 *Ë
CR_PLLON_BB
 = (uöt32_t)
NewSèã
;

407 
	}
}

409 #ifde‡
STM32F10X_CL


423 
	$RCC_PREDIV1C⁄fig
(
uöt32_t
 
RCC_PREDIV1_Sour˚
, uöt32_à
RCC_PREDIV1_Div
)

425 
uöt32_t
 
tm¥eg
 = 0;

428 
	`as£π_∑øm
(
	`IS_RCC_PREDIV1_SOURCE
(
RCC_PREDIV1_Sour˚
));

429 
	`as£π_∑øm
(
	`IS_RCC_PREDIV1
(
RCC_PREDIV1_Div
));

431 
tm¥eg
 = 
RCC
->
CFGR2
;

433 
tm¥eg
 &~(
CFGR2_PREDIV1
 | 
CFGR2_PREDIV1SRC
);

435 
tm¥eg
 |
RCC_PREDIV1_Sour˚
 | 
RCC_PREDIV1_Div
 ;

437 
RCC
->
CFGR2
 = 
tm¥eg
;

438 
	}
}

450 
	$RCC_PREDIV2C⁄fig
(
uöt32_t
 
RCC_PREDIV2_Div
)

452 
uöt32_t
 
tm¥eg
 = 0;

455 
	`as£π_∑øm
(
	`IS_RCC_PREDIV2
(
RCC_PREDIV2_Div
));

457 
tm¥eg
 = 
RCC
->
CFGR2
;

459 
tm¥eg
 &~
CFGR2_PREDIV2
;

461 
tm¥eg
 |
RCC_PREDIV2_Div
;

463 
RCC
->
CFGR2
 = 
tm¥eg
;

464 
	}
}

475 
	$RCC_PLL2C⁄fig
(
uöt32_t
 
RCC_PLL2Mul
)

477 
uöt32_t
 
tm¥eg
 = 0;

480 
	`as£π_∑øm
(
	`IS_RCC_PLL2_MUL
(
RCC_PLL2Mul
));

482 
tm¥eg
 = 
RCC
->
CFGR2
;

484 
tm¥eg
 &~
CFGR2_PLL2MUL
;

486 
tm¥eg
 |
RCC_PLL2Mul
;

488 
RCC
->
CFGR2
 = 
tm¥eg
;

489 
	}
}

501 
	$RCC_PLL2Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

504 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

506 *(
__IO
 
uöt32_t
 *Ë
CR_PLL2ON_BB
 = (uöt32_t)
NewSèã
;

507 
	}
}

519 
	$RCC_PLL3C⁄fig
(
uöt32_t
 
RCC_PLL3Mul
)

521 
uöt32_t
 
tm¥eg
 = 0;

524 
	`as£π_∑øm
(
	`IS_RCC_PLL3_MUL
(
RCC_PLL3Mul
));

526 
tm¥eg
 = 
RCC
->
CFGR2
;

528 
tm¥eg
 &~
CFGR2_PLL3MUL
;

530 
tm¥eg
 |
RCC_PLL3Mul
;

532 
RCC
->
CFGR2
 = 
tm¥eg
;

533 
	}
}

542 
	$RCC_PLL3Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

546 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

547 *(
__IO
 
uöt32_t
 *Ë
CR_PLL3ON_BB
 = (uöt32_t)
NewSèã
;

548 
	}
}

560 
	$RCC_SYSCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLKSour˚
)

562 
uöt32_t
 
tm¥eg
 = 0;

564 
	`as£π_∑øm
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour˚
));

565 
tm¥eg
 = 
RCC
->
CFGR
;

567 
tm¥eg
 &
CFGR_SW_Mask
;

569 
tm¥eg
 |
RCC_SYSCLKSour˚
;

571 
RCC
->
CFGR
 = 
tm¥eg
;

572 
	}
}

583 
uöt8_t
 
	$RCC_GëSYSCLKSour˚
()

585  ((
uöt8_t
)(
RCC
->
CFGR
 & 
CFGR_SWS_Mask
));

586 
	}
}

604 
	$RCC_HCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLK
)

606 
uöt32_t
 
tm¥eg
 = 0;

608 
	`as£π_∑øm
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

609 
tm¥eg
 = 
RCC
->
CFGR
;

611 
tm¥eg
 &
CFGR_HPRE_Re£t_Mask
;

613 
tm¥eg
 |
RCC_SYSCLK
;

615 
RCC
->
CFGR
 = 
tm¥eg
;

616 
	}
}

630 
	$RCC_PCLK1C⁄fig
(
uöt32_t
 
RCC_HCLK
)

632 
uöt32_t
 
tm¥eg
 = 0;

634 
	`as£π_∑øm
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

635 
tm¥eg
 = 
RCC
->
CFGR
;

637 
tm¥eg
 &
CFGR_PPRE1_Re£t_Mask
;

639 
tm¥eg
 |
RCC_HCLK
;

641 
RCC
->
CFGR
 = 
tm¥eg
;

642 
	}
}

656 
	$RCC_PCLK2C⁄fig
(
uöt32_t
 
RCC_HCLK
)

658 
uöt32_t
 
tm¥eg
 = 0;

660 
	`as£π_∑øm
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

661 
tm¥eg
 = 
RCC
->
CFGR
;

663 
tm¥eg
 &
CFGR_PPRE2_Re£t_Mask
;

665 
tm¥eg
 |
RCC_HCLK
 << 3;

667 
RCC
->
CFGR
 = 
tm¥eg
;

668 
	}
}

696 
	$RCC_ITC⁄fig
(
uöt8_t
 
RCC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

699 
	`as£π_∑øm
(
	`IS_RCC_IT
(
RCC_IT
));

700 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

701 i‡(
NewSèã
 !
DISABLE
)

704 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE2_ADDRESS
 |
RCC_IT
;

709 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE2_ADDRESS
 &(uöt8_t)~
RCC_IT
;

711 
	}
}

713 #i‚de‡
STM32F10X_CL


724 
	$RCC_USBCLKC⁄fig
(
uöt32_t
 
RCC_USBCLKSour˚
)

727 
	`as£π_∑øm
(
	`IS_RCC_USBCLK_SOURCE
(
RCC_USBCLKSour˚
));

729 *(
__IO
 
uöt32_t
 *Ë
CFGR_USBPRE_BB
 = 
RCC_USBCLKSour˚
;

730 
	}
}

742 
	$RCC_OTGFSCLKC⁄fig
(
uöt32_t
 
RCC_OTGFSCLKSour˚
)

745 
	`as£π_∑øm
(
	`IS_RCC_OTGFSCLK_SOURCE
(
RCC_OTGFSCLKSour˚
));

747 *(
__IO
 
uöt32_t
 *Ë
CFGR_OTGFSPRE_BB
 = 
RCC_OTGFSCLKSour˚
;

748 
	}
}

762 
	$RCC_ADCCLKC⁄fig
(
uöt32_t
 
RCC_PCLK2
)

764 
uöt32_t
 
tm¥eg
 = 0;

766 
	`as£π_∑øm
(
	`IS_RCC_ADCCLK
(
RCC_PCLK2
));

767 
tm¥eg
 = 
RCC
->
CFGR
;

769 
tm¥eg
 &
CFGR_ADCPRE_Re£t_Mask
;

771 
tm¥eg
 |
RCC_PCLK2
;

773 
RCC
->
CFGR
 = 
tm¥eg
;

774 
	}
}

776 #ifde‡
STM32F10X_CL


788 
	$RCC_I2S2CLKC⁄fig
(
uöt32_t
 
RCC_I2S2CLKSour˚
)

791 
	`as£π_∑øm
(
	`IS_RCC_I2S2CLK_SOURCE
(
RCC_I2S2CLKSour˚
));

793 *(
__IO
 
uöt32_t
 *Ë
CFGR2_I2S2SRC_BB
 = 
RCC_I2S2CLKSour˚
;

794 
	}
}

807 
	$RCC_I2S3CLKC⁄fig
(
uöt32_t
 
RCC_I2S3CLKSour˚
)

810 
	`as£π_∑øm
(
	`IS_RCC_I2S3CLK_SOURCE
(
RCC_I2S3CLKSour˚
));

812 *(
__IO
 
uöt32_t
 *Ë
CFGR2_I2S3SRC_BB
 = 
RCC_I2S3CLKSour˚
;

813 
	}
}

825 
	$RCC_LSEC⁄fig
(
uöt8_t
 
RCC_LSE
)

828 
	`as£π_∑øm
(
	`IS_RCC_LSE
(
RCC_LSE
));

831 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

833 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

835 
RCC_LSE
)

837 
RCC_LSE_ON
:

839 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

842 
RCC_LSE_By∑ss
:

844 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_By∑ss
 | 
RCC_LSE_ON
;

850 
	}
}

858 
	$RCC_LSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

861 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

862 *(
__IO
 
uöt32_t
 *Ë
CSR_LSION_BB
 = (uöt32_t)
NewSèã
;

863 
	}
}

875 
	$RCC_RTCCLKC⁄fig
(
uöt32_t
 
RCC_RTCCLKSour˚
)

878 
	`as£π_∑øm
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour˚
));

880 
RCC
->
BDCR
 |
RCC_RTCCLKSour˚
;

881 
	}
}

889 
	$RCC_RTCCLKCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

892 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

893 *(
__IO
 
uöt32_t
 *Ë
BDCR_RTCEN_BB
 = (uöt32_t)
NewSèã
;

894 
	}
}

902 
	$RCC_GëClocksFªq
(
RCC_ClocksTy≥Def
* 
RCC_Clocks
)

904 
uöt32_t
 
tmp
 = 0, 
∂lmuŒ
 = 0, 
∂lsour˚
 = 0, 
¥esc
 = 0;

906 #ifde‡ 
STM32F10X_CL


907 
uöt32_t
 
¥ediv1sour˚
 = 0, 
¥ediv1Á˘‹
 = 0, 
¥ediv2Á˘‹
 = 0, 
∂l2muŒ
 = 0;

911 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_SWS_Mask
;

913 
tmp
)

916 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSI_VÆue
;

919 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSE_VÆue
;

924 
∂lmuŒ
 = 
RCC
->
CFGR
 & 
CFGR_PLLMuŒ_Mask
;

925 
∂lsour˚
 = 
RCC
->
CFGR
 & 
CFGR_PLLSRC_Mask
;

927 #i‚de‡
STM32F10X_CL


928 
∂lmuŒ
 = (Öllmull >> 18) + 2;

930 i‡(
∂lsour˚
 == 0x00)

932 
RCC_Clocks
->
SYSCLK_Fªquícy
 = (
HSI_VÆue
 >> 1Ë* 
∂lmuŒ
;

936 i‡((
RCC
->
CFGR
 & 
CFGR_PLLXTPRE_Mask
Ë!(
uöt32_t
)
RESET
)

938 
RCC_Clocks
->
SYSCLK_Fªquícy
 = (
HSE_VÆue
 >> 1Ë* 
∂lmuŒ
;

942 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSE_VÆue
 * 
∂lmuŒ
;

946 
∂lmuŒ
 =Öllmull >> 18;

948 i‡(
∂lmuŒ
 != 0x0D)

950 
∂lmuŒ
 += 2;

954 
∂lmuŒ
 = 13 / 2;

957 i‡(
∂lsour˚
 == 0x00)

959 
RCC_Clocks
->
SYSCLK_Fªquícy
 = (
HSI_VÆue
 >> 1Ë* 
∂lmuŒ
;

965 
¥ediv1sour˚
 = 
RCC
->
CFGR2
 & 
CFGR2_PREDIV1SRC
;

966 
¥ediv1Á˘‹
 = (
RCC
->
CFGR2
 & 
CFGR2_PREDIV1
) + 1;

968 i‡(
¥ediv1sour˚
 == 0)

970 
RCC_Clocks
->
SYSCLK_Fªquícy
 = (
HSE_VÆue
 / 
¥ediv1Á˘‹
Ë* 
∂lmuŒ
;

976 
¥ediv2Á˘‹
 = ((
RCC
->
CFGR2
 & 
CFGR2_PREDIV2
) >> 4) + 1;

977 
∂l2muŒ
 = ((
RCC
->
CFGR2
 & 
CFGR2_PLL2MUL
) >> 8 ) + 2;

978 
RCC_Clocks
->
SYSCLK_Fªquícy
 = (((
HSE_VÆue
 / 
¥ediv2Á˘‹
Ë* 
∂l2muŒ
Ë/ 
¥ediv1Á˘‹
Ë* 
∂lmuŒ
;

985 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSI_VÆue
;

991 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_HPRE_Së_Mask
;

992 
tmp
 =Åmp >> 4;

993 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

995 
RCC_Clocks
->
HCLK_Fªquícy
 = RCC_Clocks->
SYSCLK_Fªquícy
 >> 
¥esc
;

997 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_PPRE1_Së_Mask
;

998 
tmp
 =Åmp >> 8;

999 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

1001 
RCC_Clocks
->
PCLK1_Fªquícy
 = RCC_Clocks->
HCLK_Fªquícy
 >> 
¥esc
;

1003 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_PPRE2_Së_Mask
;

1004 
tmp
 =Åmp >> 11;

1005 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

1007 
RCC_Clocks
->
PCLK2_Fªquícy
 = RCC_Clocks->
HCLK_Fªquícy
 >> 
¥esc
;

1009 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_ADCPRE_Së_Mask
;

1010 
tmp
 =Åmp >> 14;

1011 
¥esc
 = 
ADCPªscTabÀ
[
tmp
];

1013 
RCC_Clocks
->
ADCCLK_Fªquícy
 = RCC_Clocks->
PCLK2_Fªquícy
 / 
¥esc
;

1014 
	}
}

1047 
	$RCC_AHBPîùhClockCmd
(
uöt32_t
 
RCC_AHBPîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1050 
	`as£π_∑øm
(
	`IS_RCC_AHB_PERIPH
(
RCC_AHBPîùh
));

1051 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1053 i‡(
NewSèã
 !
DISABLE
)

1055 
RCC
->
AHBENR
 |
RCC_AHBPîùh
;

1059 
RCC
->
AHBENR
 &~
RCC_AHBPîùh
;

1061 
	}
}

1076 
	$RCC_APB2PîùhClockCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1079 
	`as£π_∑øm
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Pîùh
));

1080 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1081 i‡(
NewSèã
 !
DISABLE
)

1083 
RCC
->
APB2ENR
 |
RCC_APB2Pîùh
;

1087 
RCC
->
APB2ENR
 &~
RCC_APB2Pîùh
;

1089 
	}
}

1106 
	$RCC_APB1PîùhClockCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1109 
	`as£π_∑øm
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Pîùh
));

1110 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1111 i‡(
NewSèã
 !
DISABLE
)

1113 
RCC
->
APB1ENR
 |
RCC_APB1Pîùh
;

1117 
RCC
->
APB1ENR
 &~
RCC_APB1Pîùh
;

1119 
	}
}

1121 #ifde‡
STM32F10X_CL


1133 
	$RCC_AHBPîùhRe£tCmd
(
uöt32_t
 
RCC_AHBPîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1136 
	`as£π_∑øm
(
	`IS_RCC_AHB_PERIPH_RESET
(
RCC_AHBPîùh
));

1137 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1139 i‡(
NewSèã
 !
DISABLE
)

1141 
RCC
->
AHBRSTR
 |
RCC_AHBPîùh
;

1145 
RCC
->
AHBRSTR
 &~
RCC_AHBPîùh
;

1147 
	}
}

1163 
	$RCC_APB2PîùhRe£tCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1166 
	`as£π_∑øm
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Pîùh
));

1167 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1168 i‡(
NewSèã
 !
DISABLE
)

1170 
RCC
->
APB2RSTR
 |
RCC_APB2Pîùh
;

1174 
RCC
->
APB2RSTR
 &~
RCC_APB2Pîùh
;

1176 
	}
}

1193 
	$RCC_APB1PîùhRe£tCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1196 
	`as£π_∑øm
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Pîùh
));

1197 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1198 i‡(
NewSèã
 !
DISABLE
)

1200 
RCC
->
APB1RSTR
 |
RCC_APB1Pîùh
;

1204 
RCC
->
APB1RSTR
 &~
RCC_APB1Pîùh
;

1206 
	}
}

1214 
	$RCC_BackupRe£tCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1217 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1218 *(
__IO
 
uöt32_t
 *Ë
BDCR_BDRST_BB
 = (uöt32_t)
NewSèã
;

1219 
	}
}

1227 
	$RCC_ClockSecurôySy°emCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1230 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1231 *(
__IO
 
uöt32_t
 *Ë
CR_CSSON_BB
 = (uöt32_t)
NewSèã
;

1232 
	}
}

1259 
	$RCC_MCOC⁄fig
(
uöt8_t
 
RCC_MCO
)

1262 
	`as£π_∑øm
(
	`IS_RCC_MCO
(
RCC_MCO
));

1265 *(
__IO
 
uöt8_t
 *Ë
CFGR_BYTE4_ADDRESS
 = 
RCC_MCO
;

1266 
	}
}

1303 
FœgSètus
 
	$RCC_GëFœgSètus
(
uöt8_t
 
RCC_FLAG
)

1305 
uöt32_t
 
tmp
 = 0;

1306 
uöt32_t
 
°©u§eg
 = 0;

1307 
FœgSètus
 
bô°©us
 = 
RESET
;

1309 
	`as£π_∑øm
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

1312 
tmp
 = 
RCC_FLAG
 >> 5;

1313 i‡(
tmp
 == 1)

1315 
°©u§eg
 = 
RCC
->
CR
;

1317 i‡(
tmp
 == 2)

1319 
°©u§eg
 = 
RCC
->
BDCR
;

1323 
°©u§eg
 = 
RCC
->
CSR
;

1327 
tmp
 = 
RCC_FLAG
 & 
FLAG_Mask
;

1328 i‡((
°©u§eg
 & ((
uöt32_t
)1 << 
tmp
)Ë!(uöt32_t)
RESET
)

1330 
bô°©us
 = 
SET
;

1334 
bô°©us
 = 
RESET
;

1338  
bô°©us
;

1339 
	}
}

1348 
	$RCC_CÀ¨Fœg
()

1351 
RCC
->
CSR
 |
CSR_RMVF_Së
;

1352 
	}
}

1379 
ITSètus
 
	$RCC_GëITSètus
(
uöt8_t
 
RCC_IT
)

1381 
ITSètus
 
bô°©us
 = 
RESET
;

1383 
	`as£π_∑øm
(
	`IS_RCC_GET_IT
(
RCC_IT
));

1386 i‡((
RCC
->
CIR
 & 
RCC_IT
Ë!(
uöt32_t
)
RESET
)

1388 
bô°©us
 = 
SET
;

1392 
bô°©us
 = 
RESET
;

1396  
bô°©us
;

1397 
	}
}

1425 
	$RCC_CÀ¨ITPídögBô
(
uöt8_t
 
RCC_IT
)

1428 
	`as£π_∑øm
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

1432 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

1433 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rtc.c

22 
	~"°m32f10x_πc.h
"

44 
	#CRL_CNF_Së
 ((
uöt16_t
)0x0010Ë

	)

45 
	#CRL_CNF_Re£t
 ((
uöt16_t
)0xFFEFË

	)

46 
	#RTC_LSB_Mask
 ((
uöt32_t
)0x0000FFFFË

	)

47 
	#PRLH_MSB_Mask
 ((
uöt32_t
)0x000F0000Ë

	)

92 
	$RTC_ITC⁄fig
(
uöt16_t
 
RTC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

95 
	`as£π_∑øm
(
	`IS_RTC_IT
(
RTC_IT
));

96 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

98 i‡(
NewSèã
 !
DISABLE
)

100 
RTC
->
CRH
 |
RTC_IT
;

104 
RTC
->
CRH
 &(
uöt16_t
)~
RTC_IT
;

106 
	}
}

113 
	$RTC_E¡îC⁄figMode
()

116 
RTC
->
CRL
 |
CRL_CNF_Së
;

117 
	}
}

124 
	$RTC_ExôC⁄figMode
()

127 
RTC
->
CRL
 &
CRL_CNF_Re£t
;

128 
	}
}

135 
uöt32_t
 
	$RTC_GëCou¡î
()

137 
uöt16_t
 
tmp
 = 0;

138 
tmp
 = 
RTC
->
CNTL
;

139  (((
uöt32_t
)
RTC
->
CNTH
 << 16 ) | 
tmp
) ;

140 
	}
}

147 
	$RTC_SëCou¡î
(
uöt32_t
 
Cou¡îVÆue
)

149 
	`RTC_E¡îC⁄figMode
();

151 
RTC
->
CNTH
 = 
Cou¡îVÆue
 >> 16;

153 
RTC
->
CNTL
 = (
Cou¡îVÆue
 & 
RTC_LSB_Mask
);

154 
	`RTC_ExôC⁄figMode
();

155 
	}
}

162 
	$RTC_SëPªsˇÀr
(
uöt32_t
 
PªsˇÀrVÆue
)

165 
	`as£π_∑øm
(
	`IS_RTC_PRESCALER
(
PªsˇÀrVÆue
));

167 
	`RTC_E¡îC⁄figMode
();

169 
RTC
->
PRLH
 = (
PªsˇÀrVÆue
 & 
PRLH_MSB_Mask
) >> 16;

171 
RTC
->
PRLL
 = (
PªsˇÀrVÆue
 & 
RTC_LSB_Mask
);

172 
	`RTC_ExôC⁄figMode
();

173 
	}
}

180 
	$RTC_SëAœrm
(
uöt32_t
 
AœrmVÆue
)

182 
	`RTC_E¡îC⁄figMode
();

184 
RTC
->
ALRH
 = 
AœrmVÆue
 >> 16;

186 
RTC
->
ALRL
 = (
AœrmVÆue
 & 
RTC_LSB_Mask
);

187 
	`RTC_ExôC⁄figMode
();

188 
	}
}

195 
uöt32_t
 
	$RTC_GëDividî
()

197 
uöt32_t
 
tmp
 = 0x00;

198 
tmp
 = ((
uöt32_t
)
RTC
->
DIVH
 & (uint32_t)0x000F) << 16;

199 
tmp
 |
RTC
->
DIVL
;

200  
tmp
;

201 
	}
}

209 
	$RTC_WaôF‹La°Task
()

212 (
RTC
->
CRL
 & 
RTC_FLAG_RTOFF
Ë=(
uöt16_t
)
RESET
)

215 
	}
}

225 
	$RTC_WaôF‹Synchro
()

228 
RTC
->
CRL
 &(
uöt16_t
)~
RTC_FLAG_RSF
;

230 (
RTC
->
CRL
 & 
RTC_FLAG_RSF
Ë=(
uöt16_t
)
RESET
)

233 
	}
}

246 
FœgSètus
 
	$RTC_GëFœgSètus
(
uöt16_t
 
RTC_FLAG
)

248 
FœgSètus
 
bô°©us
 = 
RESET
;

251 
	`as£π_∑øm
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

253 i‡((
RTC
->
CRL
 & 
RTC_FLAG
Ë!(
uöt16_t
)
RESET
)

255 
bô°©us
 = 
SET
;

259 
bô°©us
 = 
RESET
;

261  
bô°©us
;

262 
	}
}

275 
	$RTC_CÀ¨Fœg
(
uöt16_t
 
RTC_FLAG
)

278 
	`as£π_∑øm
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

281 
RTC
->
CRL
 &(
uöt16_t
)~
RTC_FLAG
;

282 
	}
}

293 
ITSètus
 
	$RTC_GëITSètus
(
uöt16_t
 
RTC_IT
)

295 
ITSètus
 
bô°©us
 = 
RESET
;

297 
	`as£π_∑øm
(
	`IS_RTC_GET_IT
(
RTC_IT
));

299 
bô°©us
 = (
ITSètus
)(
RTC
->
CRL
 & 
RTC_IT
);

300 i‡(((
RTC
->
CRH
 & 
RTC_IT
Ë!(
uöt16_t
)
RESET
Ë&& (
bô°©us
 != (uint16_t)RESET))

302 
bô°©us
 = 
SET
;

306 
bô°©us
 = 
RESET
;

308  
bô°©us
;

309 
	}
}

320 
	$RTC_CÀ¨ITPídögBô
(
uöt16_t
 
RTC_IT
)

323 
	`as£π_∑øm
(
	`IS_RTC_IT
(
RTC_IT
));

326 
RTC
->
CRL
 &(
uöt16_t
)~
RTC_IT
;

327 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_sdio.c

22 
	~"°m32f10x_sdio.h
"

23 
	~"°m32f10x_rcc.h
"

39 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

44 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

45 
	#CLKEN_BôNumbî
 0x08

	)

46 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32Ë+ (
CLKEN_BôNumbî
 * 4))

	)

51 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

52 
	#SDIOSUSPEND_BôNumbî
 0x0B

	)

53 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Ë+ (
SDIOSUSPEND_BôNumbî
 * 4))

	)

56 
	#ENCMDCOMPL_BôNumbî
 0x0C

	)

57 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Ë+ (
ENCMDCOMPL_BôNumbî
 * 4))

	)

60 
	#NIEN_BôNumbî
 0x0D

	)

61 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Ë+ (
NIEN_BôNumbî
 * 4))

	)

64 
	#ATACMD_BôNumbî
 0x0E

	)

65 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Ë+ (
ATACMD_BôNumbî
 * 4))

	)

70 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

71 
	#DMAEN_BôNumbî
 0x03

	)

72 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
DMAEN_BôNumbî
 * 4))

	)

75 
	#RWSTART_BôNumbî
 0x08

	)

76 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
RWSTART_BôNumbî
 * 4))

	)

79 
	#RWSTOP_BôNumbî
 0x09

	)

80 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
RWSTOP_BôNumbî
 * 4))

	)

83 
	#RWMOD_BôNumbî
 0x0A

	)

84 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
RWMOD_BôNumbî
 * 4))

	)

87 
	#SDIOEN_BôNumbî
 0x0B

	)

88 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
SDIOEN_BôNumbî
 * 4))

	)

95 
	#CLKCR_CLEAR_MASK
 ((
uöt32_t
)0xFFFF8100)

	)

100 
	#PWR_PWRCTRL_MASK
 ((
uöt32_t
)0xFFFFFFFC)

	)

105 
	#DCTRL_CLEAR_MASK
 ((
uöt32_t
)0xFFFFFF08)

	)

110 
	#CMD_CLEAR_MASK
 ((
uöt32_t
)0xFFFFF800)

	)

113 
	#SDIO_RESP_ADDR
 ((
uöt32_t
)(
SDIO_BASE
 + 0x14))

	)

160 
	$SDIO_DeInô
()

162 
SDIO
->
POWER
 = 0x00000000;

163 
SDIO
->
CLKCR
 = 0x00000000;

164 
SDIO
->
ARG
 = 0x00000000;

165 
SDIO
->
CMD
 = 0x00000000;

166 
SDIO
->
DTIMER
 = 0x00000000;

167 
SDIO
->
DLEN
 = 0x00000000;

168 
SDIO
->
DCTRL
 = 0x00000000;

169 
SDIO
->
ICR
 = 0x00C007FF;

170 
SDIO
->
MASK
 = 0x00000000;

171 
	}
}

180 
	$SDIO_Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
)

182 
uöt32_t
 
tm¥eg
 = 0;

185 
	`as£π_∑øm
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_InôSåu˘
->
SDIO_ClockEdge
));

186 
	`as£π_∑øm
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_InôSåu˘
->
SDIO_ClockBy∑ss
));

187 
	`as£π_∑øm
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_InôSåu˘
->
SDIO_ClockPowîSave
));

188 
	`as£π_∑øm
(
	`IS_SDIO_BUS_WIDE
(
SDIO_InôSåu˘
->
SDIO_BusWide
));

189 
	`as£π_∑øm
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_InôSåu˘
->
SDIO_H¨dw¨eFlowC⁄åﬁ
));

193 
tm¥eg
 = 
SDIO
->
CLKCR
;

196 
tm¥eg
 &
CLKCR_CLEAR_MASK
;

204 
tm¥eg
 |(
SDIO_InôSåu˘
->
SDIO_ClockDiv
 | SDIO_InôSåu˘->
SDIO_ClockPowîSave
 |

205 
SDIO_InôSåu˘
->
SDIO_ClockBy∑ss
 | SDIO_InôSåu˘->
SDIO_BusWide
 |

206 
SDIO_InôSåu˘
->
SDIO_ClockEdge
 | SDIO_InôSåu˘->
SDIO_H¨dw¨eFlowC⁄åﬁ
);

209 
SDIO
->
CLKCR
 = 
tm¥eg
;

210 
	}
}

218 
	$SDIO_Såu˘Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
)

221 
SDIO_InôSåu˘
->
SDIO_ClockDiv
 = 0x00;

222 
SDIO_InôSåu˘
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risög
;

223 
SDIO_InôSåu˘
->
SDIO_ClockBy∑ss
 = 
SDIO_ClockBy∑ss_DißbÀ
;

224 
SDIO_InôSåu˘
->
SDIO_ClockPowîSave
 = 
SDIO_ClockPowîSave_DißbÀ
;

225 
SDIO_InôSåu˘
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

226 
SDIO_InôSåu˘
->
SDIO_H¨dw¨eFlowC⁄åﬁ
 = 
SDIO_H¨dw¨eFlowC⁄åﬁ_DißbÀ
;

227 
	}
}

234 
	$SDIO_ClockCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

237 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

239 *(
__IO
 
uöt32_t
 *Ë
CLKCR_CLKEN_BB
 = (uöt32_t)
NewSèã
;

240 
	}
}

250 
	$SDIO_SëPowîSèã
(
uöt32_t
 
SDIO_PowîSèã
)

253 
	`as£π_∑øm
(
	`IS_SDIO_POWER_STATE
(
SDIO_PowîSèã
));

255 
SDIO
->
POWER
 &
PWR_PWRCTRL_MASK
;

256 
SDIO
->
POWER
 |
SDIO_PowîSèã
;

257 
	}
}

268 
uöt32_t
 
	$SDIO_GëPowîSèã
()

270  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

271 
	}
}

306 
	$SDIO_ITC⁄fig
(
uöt32_t
 
SDIO_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

309 
	`as£π_∑øm
(
	`IS_SDIO_IT
(
SDIO_IT
));

310 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

312 i‡(
NewSèã
 !
DISABLE
)

315 
SDIO
->
MASK
 |
SDIO_IT
;

320 
SDIO
->
MASK
 &~
SDIO_IT
;

322 
	}
}

330 
	$SDIO_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

333 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

335 *(
__IO
 
uöt32_t
 *Ë
DCTRL_DMAEN_BB
 = (uöt32_t)
NewSèã
;

336 
	}
}

345 
	$SDIO_SídComm™d
(
SDIO_CmdInôTy≥Def
 *
SDIO_CmdInôSåu˘
)

347 
uöt32_t
 
tm¥eg
 = 0;

350 
	`as£π_∑øm
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdInôSåu˘
->
SDIO_CmdIndex
));

351 
	`as£π_∑øm
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdInôSåu˘
->
SDIO_Re•⁄£
));

352 
	`as£π_∑øm
(
	`IS_SDIO_WAIT
(
SDIO_CmdInôSåu˘
->
SDIO_Waô
));

353 
	`as£π_∑øm
(
	`IS_SDIO_CPSM
(
SDIO_CmdInôSåu˘
->
SDIO_CPSM
));

357 
SDIO
->
ARG
 = 
SDIO_CmdInôSåu˘
->
SDIO_Argumít
;

361 
tm¥eg
 = 
SDIO
->
CMD
;

363 
tm¥eg
 &
CMD_CLEAR_MASK
;

368 
tm¥eg
 |(
uöt32_t
)
SDIO_CmdInôSåu˘
->
SDIO_CmdIndex
 | SDIO_CmdInôSåu˘->
SDIO_Re•⁄£


369 | 
SDIO_CmdInôSåu˘
->
SDIO_Waô
 | SDIO_CmdInôSåu˘->
SDIO_CPSM
;

372 
SDIO
->
CMD
 = 
tm¥eg
;

373 
	}
}

381 
	$SDIO_CmdSåu˘Inô
(
SDIO_CmdInôTy≥Def
* 
SDIO_CmdInôSåu˘
)

384 
SDIO_CmdInôSåu˘
->
SDIO_Argumít
 = 0x00;

385 
SDIO_CmdInôSåu˘
->
SDIO_CmdIndex
 = 0x00;

386 
SDIO_CmdInôSåu˘
->
SDIO_Re•⁄£
 = 
SDIO_Re•⁄£_No
;

387 
SDIO_CmdInôSåu˘
->
SDIO_Waô
 = 
SDIO_Waô_No
;

388 
SDIO_CmdInôSåu˘
->
SDIO_CPSM
 = 
SDIO_CPSM_DißbÀ
;

389 
	}
}

396 
uöt8_t
 
	$SDIO_GëComm™dRe•⁄£
()

398  (
uöt8_t
)(
SDIO
->
RESPCMD
);

399 
	}
}

411 
uöt32_t
 
	$SDIO_GëRe•⁄£
(
uöt32_t
 
SDIO_RESP
)

413 
__IO
 
uöt32_t
 
tmp
 = 0;

416 
	`as£π_∑øm
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

418 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

420  (*(
__IO
 
uöt32_t
 *Ë
tmp
);

421 
	}
}

430 
	$SDIO_D©aC⁄fig
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
)

432 
uöt32_t
 
tm¥eg
 = 0;

435 
	`as£π_∑øm
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_D©aInôSåu˘
->
SDIO_D©aLígth
));

436 
	`as£π_∑øm
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_D©aInôSåu˘
->
SDIO_D©aBlockSize
));

437 
	`as£π_∑øm
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rDú
));

438 
	`as£π_∑øm
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rMode
));

439 
	`as£π_∑øm
(
	`IS_SDIO_DPSM
(
SDIO_D©aInôSåu˘
->
SDIO_DPSM
));

443 
SDIO
->
DTIMER
 = 
SDIO_D©aInôSåu˘
->
SDIO_D©aTimeOut
;

447 
SDIO
->
DLEN
 = 
SDIO_D©aInôSåu˘
->
SDIO_D©aLígth
;

451 
tm¥eg
 = 
SDIO
->
DCTRL
;

453 
tm¥eg
 &
DCTRL_CLEAR_MASK
;

458 
tm¥eg
 |(
uöt32_t
)
SDIO_D©aInôSåu˘
->
SDIO_D©aBlockSize
 | SDIO_D©aInôSåu˘->
SDIO_Tøns„rDú


459 | 
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rMode
 | SDIO_D©aInôSåu˘->
SDIO_DPSM
;

462 
SDIO
->
DCTRL
 = 
tm¥eg
;

463 
	}
}

471 
	$SDIO_D©aSåu˘Inô
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
)

474 
SDIO_D©aInôSåu˘
->
SDIO_D©aTimeOut
 = 0xFFFFFFFF;

475 
SDIO_D©aInôSåu˘
->
SDIO_D©aLígth
 = 0x00;

476 
SDIO_D©aInôSåu˘
->
SDIO_D©aBlockSize
 = 
SDIO_D©aBlockSize_1b
;

477 
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rDú
 = 
SDIO_Tøns„rDú_ToC¨d
;

478 
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rMode
 = 
SDIO_Tøns„rMode_Block
;

479 
SDIO_D©aInôSåu˘
->
SDIO_DPSM
 = 
SDIO_DPSM_DißbÀ
;

480 
	}
}

487 
uöt32_t
 
	$SDIO_GëD©aCou¡î
()

489  
SDIO
->
DCOUNT
;

490 
	}
}

497 
uöt32_t
 
	$SDIO_RódD©a
()

499  
SDIO
->
FIFO
;

500 
	}
}

507 
	$SDIO_WrôeD©a
(
uöt32_t
 
D©a
)

509 
SDIO
->
FIFO
 = 
D©a
;

510 
	}
}

517 
uöt32_t
 
	$SDIO_GëFIFOCou¡
()

519  
SDIO
->
FIFOCNT
;

520 
	}
}

528 
	$SDIO_SèπSDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
)

531 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

533 *(
__IO
 
uöt32_t
 *Ë
DCTRL_RWSTART_BB
 = (uöt32_tË
NewSèã
;

534 
	}
}

542 
	$SDIO_St›SDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
)

545 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

547 *(
__IO
 
uöt32_t
 *Ë
DCTRL_RWSTOP_BB
 = (uöt32_tË
NewSèã
;

548 
	}
}

558 
	$SDIO_SëSDIORódWaôMode
(
uöt32_t
 
SDIO_RódWaôMode
)

561 
	`as£π_∑øm
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_RódWaôMode
));

563 *(
__IO
 
uöt32_t
 *Ë
DCTRL_RWMOD_BB
 = 
SDIO_RódWaôMode
;

564 
	}
}

572 
	$SDIO_SëSDIOO≥øti⁄
(
Fun˘i⁄ÆSèã
 
NewSèã
)

575 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

577 *(
__IO
 
uöt32_t
 *Ë
DCTRL_SDIOEN_BB
 = (uöt32_t)
NewSèã
;

578 
	}
}

586 
	$SDIO_SídSDIOSu•ídCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

589 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

591 *(
__IO
 
uöt32_t
 *Ë
CMD_SDIOSUSPEND_BB
 = (uöt32_t)
NewSèã
;

592 
	}
}

600 
	$SDIO_Comm™dCom∂ëi⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

603 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

605 *(
__IO
 
uöt32_t
 *Ë
CMD_ENCMDCOMPL_BB
 = (uöt32_t)
NewSèã
;

606 
	}
}

613 
	$SDIO_CEATAITCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

616 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

618 *(
__IO
 
uöt32_t
 *Ë
CMD_NIEN_BB
 = (uöt32_t)((~((uöt32_t)
NewSèã
)) & ((uint32_t)0x1));

619 
	}
}

626 
	$SDIO_SídCEATACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

629 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

631 *(
__IO
 
uöt32_t
 *Ë
CMD_ATACMD_BB
 = (uöt32_t)
NewSèã
;

632 
	}
}

665 
FœgSètus
 
	$SDIO_GëFœgSètus
(
uöt32_t
 
SDIO_FLAG
)

667 
FœgSètus
 
bô°©us
 = 
RESET
;

670 
	`as£π_∑øm
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

672 i‡((
SDIO
->
STA
 & 
SDIO_FLAG
Ë!(
uöt32_t
)
RESET
)

674 
bô°©us
 = 
SET
;

678 
bô°©us
 = 
RESET
;

680  
bô°©us
;

681 
	}
}

703 
	$SDIO_CÀ¨Fœg
(
uöt32_t
 
SDIO_FLAG
)

706 
	`as£π_∑øm
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

708 
SDIO
->
ICR
 = 
SDIO_FLAG
;

709 
	}
}

742 
ITSètus
 
	$SDIO_GëITSètus
(
uöt32_t
 
SDIO_IT
)

744 
ITSètus
 
bô°©us
 = 
RESET
;

747 
	`as£π_∑øm
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

748 i‡((
SDIO
->
STA
 & 
SDIO_IT
Ë!(
uöt32_t
)
RESET
)

750 
bô°©us
 = 
SET
;

754 
bô°©us
 = 
RESET
;

756  
bô°©us
;

757 
	}
}

778 
	$SDIO_CÀ¨ITPídögBô
(
uöt32_t
 
SDIO_IT
)

781 
	`as£π_∑øm
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

783 
SDIO
->
ICR
 = 
SDIO_IT
;

784 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_spi.c

22 
	~"°m32f10x_•i.h
"

23 
	~"°m32f10x_rcc.h
"

48 
	#CR1_SPE_Së
 ((
uöt16_t
)0x0040)

	)

49 
	#CR1_SPE_Re£t
 ((
uöt16_t
)0xFFBF)

	)

52 
	#I2SCFGR_I2SE_Së
 ((
uöt16_t
)0x0400)

	)

53 
	#I2SCFGR_I2SE_Re£t
 ((
uöt16_t
)0xFBFF)

	)

56 
	#CR1_CRCNext_Së
 ((
uöt16_t
)0x1000)

	)

59 
	#CR1_CRCEN_Së
 ((
uöt16_t
)0x2000)

	)

60 
	#CR1_CRCEN_Re£t
 ((
uöt16_t
)0xDFFF)

	)

63 
	#CR2_SSOE_Së
 ((
uöt16_t
)0x0004)

	)

64 
	#CR2_SSOE_Re£t
 ((
uöt16_t
)0xFFFB)

	)

67 
	#CR1_CLEAR_Mask
 ((
uöt16_t
)0x3040)

	)

68 
	#I2SCFGR_CLEAR_Mask
 ((
uöt16_t
)0xF040)

	)

71 
	#SPI_Mode_Sñe˘
 ((
uöt16_t
)0xF7FF)

	)

72 
	#I2S_Mode_Sñe˘
 ((
uöt16_t
)0x0800)

	)

75 
	#I2S2_CLOCK_SRC
 ((
uöt32_t
)(0x00020000))

	)

76 
	#I2S3_CLOCK_SRC
 ((
uöt32_t
)(0x00040000))

	)

77 
	#I2S_MUL_MASK
 ((
uöt32_t
)(0x0000F000))

	)

78 
	#I2S_DIV_MASK
 ((
uöt32_t
)(0x000000F0))

	)

118 
	$SPI_I2S_DeInô
(
SPI_Ty≥Def
* 
SPIx
)

121 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

123 i‡(
SPIx
 =
SPI1
)

126 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI1
, 
ENABLE
);

128 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI1
, 
DISABLE
);

130 i‡(
SPIx
 =
SPI2
)

133 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPI2
, 
ENABLE
);

135 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPI2
, 
DISABLE
);

139 i‡(
SPIx
 =
SPI3
)

142 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPI3
, 
ENABLE
);

144 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPI3
, 
DISABLE
);

147 
	}
}

157 
	$SPI_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
SPI_InôTy≥Def
* 
SPI_InôSåu˘
)

159 
uöt16_t
 
tm¥eg
 = 0;

162 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

165 
	`as£π_∑øm
(
	`IS_SPI_DIRECTION_MODE
(
SPI_InôSåu˘
->
SPI_Dúe˘i⁄
));

166 
	`as£π_∑øm
(
	`IS_SPI_MODE
(
SPI_InôSåu˘
->
SPI_Mode
));

167 
	`as£π_∑øm
(
	`IS_SPI_DATASIZE
(
SPI_InôSåu˘
->
SPI_D©aSize
));

168 
	`as£π_∑øm
(
	`IS_SPI_CPOL
(
SPI_InôSåu˘
->
SPI_CPOL
));

169 
	`as£π_∑øm
(
	`IS_SPI_CPHA
(
SPI_InôSåu˘
->
SPI_CPHA
));

170 
	`as£π_∑øm
(
	`IS_SPI_NSS
(
SPI_InôSåu˘
->
SPI_NSS
));

171 
	`as£π_∑øm
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_InôSåu˘
->
SPI_BaudR©ePªsˇÀr
));

172 
	`as£π_∑øm
(
	`IS_SPI_FIRST_BIT
(
SPI_InôSåu˘
->
SPI_Fú°Bô
));

173 
	`as£π_∑øm
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_InôSåu˘
->
SPI_CRCPﬁynomül
));

177 
tm¥eg
 = 
SPIx
->
CR1
;

179 
tm¥eg
 &
CR1_CLEAR_Mask
;

188 
tm¥eg
 |(
uöt16_t
)((
uöt32_t
)
SPI_InôSåu˘
->
SPI_Dúe˘i⁄
 | SPI_InôSåu˘->
SPI_Mode
 |

189 
SPI_InôSåu˘
->
SPI_D©aSize
 | SPI_InôSåu˘->
SPI_CPOL
 |

190 
SPI_InôSåu˘
->
SPI_CPHA
 | SPI_InôSåu˘->
SPI_NSS
 |

191 
SPI_InôSåu˘
->
SPI_BaudR©ePªsˇÀr
 | SPI_InôSåu˘->
SPI_Fú°Bô
);

193 
SPIx
->
CR1
 = 
tm¥eg
;

196 
SPIx
->
I2SCFGR
 &
SPI_Mode_Sñe˘
;

200 
SPIx
->
CRCPR
 = 
SPI_InôSåu˘
->
SPI_CRCPﬁynomül
;

201 
	}
}

218 
	$I2S_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
I2S_InôTy≥Def
* 
I2S_InôSåu˘
)

220 
uöt16_t
 
tm¥eg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
∑ckëÀngth
 = 1;

221 
uöt32_t
 
tmp
 = 0;

222 
RCC_ClocksTy≥Def
 
RCC_Clocks
;

223 
uöt32_t
 
sour˚˛ock
 = 0;

226 
	`as£π_∑øm
(
	`IS_SPI_23_PERIPH
(
SPIx
));

227 
	`as£π_∑øm
(
	`IS_I2S_MODE
(
I2S_InôSåu˘
->
I2S_Mode
));

228 
	`as£π_∑øm
(
	`IS_I2S_STANDARD
(
I2S_InôSåu˘
->
I2S_Sènd¨d
));

229 
	`as£π_∑øm
(
	`IS_I2S_DATA_FORMAT
(
I2S_InôSåu˘
->
I2S_D©aF‹m©
));

230 
	`as£π_∑øm
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_InôSåu˘
->
I2S_MCLKOuçut
));

231 
	`as£π_∑øm
(
	`IS_I2S_AUDIO_FREQ
(
I2S_InôSåu˘
->
I2S_AudioFªq
));

232 
	`as£π_∑øm
(
	`IS_I2S_CPOL
(
I2S_InôSåu˘
->
I2S_CPOL
));

236 
SPIx
->
I2SCFGR
 &
I2SCFGR_CLEAR_Mask
;

237 
SPIx
->
I2SPR
 = 0x0002;

240 
tm¥eg
 = 
SPIx
->
I2SCFGR
;

243 if(
I2S_InôSåu˘
->
I2S_AudioFªq
 =
I2S_AudioFªq_DeÁu…
)

245 
i2sodd
 = (
uöt16_t
)0;

246 
i2sdiv
 = (
uöt16_t
)2;

252 if(
I2S_InôSåu˘
->
I2S_D©aF‹m©
 =
I2S_D©aF‹m©_16b
)

255 
∑ckëÀngth
 = 1;

260 
∑ckëÀngth
 = 2;

264 if(((
uöt32_t
)
SPIx
Ë=
SPI2_BASE
)

267 
tmp
 = 
I2S2_CLOCK_SRC
;

272 
tmp
 = 
I2S3_CLOCK_SRC
;

277 #ifde‡
STM32F10X_CL


278 if((
RCC
->
CFGR2
 & 
tmp
) != 0)

281 
tmp
 = (
uöt32_t
)((
RCC
->
CFGR2
 & 
I2S_MUL_MASK
) >> 12);

284 if((
tmp
 > 5) && (tmp < 15))

287 
tmp
 += 2;

291 i‡(
tmp
 == 15)

294 
tmp
 = 20;

298 
sour˚˛ock
 = (
uöt32_t
)(((
RCC
->
CFGR2
 & 
I2S_DIV_MASK
) >> 4) + 1);

301 
sour˚˛ock
 = (
uöt32_t
Ë((
HSE_VÆue
 / sour˚˛ockË* 
tmp
 * 2);

306 
	`RCC_GëClocksFªq
(&
RCC_Clocks
);

309 
sour˚˛ock
 = 
RCC_Clocks
.
SYSCLK_Fªquícy
;

313 
	`RCC_GëClocksFªq
(&
RCC_Clocks
);

316 
sour˚˛ock
 = 
RCC_Clocks
.
SYSCLK_Fªquícy
;

320 if(
I2S_InôSåu˘
->
I2S_MCLKOuçut
 =
I2S_MCLKOuçut_E«bÀ
)

323 
tmp
 = (
uöt16_t
)(((((
sour˚˛ock
 / 256Ë* 10Ë/ 
I2S_InôSåu˘
->
I2S_AudioFªq
)) + 5);

328 
tmp
 = (
uöt16_t
)(((((
sour˚˛ock
 / (32 * 
∑ckëÀngth
)Ë*10 ) / 
I2S_InôSåu˘
->
I2S_AudioFªq
)) + 5);

332 
tmp
 =Åmp / 10;

335 
i2sodd
 = (
uöt16_t
)(
tmp
 & (uint16_t)0x0001);

338 
i2sdiv
 = (
uöt16_t
)((
tmp
 - 
i2sodd
) / 2);

341 
i2sodd
 = (
uöt16_t
) (i2sodd << 8);

345 i‡((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

348 
i2sdiv
 = 2;

349 
i2sodd
 = 0;

353 
SPIx
->
I2SPR
 = (
uöt16_t
)(
i2sdiv
 | (uöt16_t)(
i2sodd
 | (uöt16_t)
I2S_InôSåu˘
->
I2S_MCLKOuçut
));

356 
tm¥eg
 |(
uöt16_t
)(
I2S_Mode_Sñe˘
 | (uöt16_t)(
I2S_InôSåu˘
->
I2S_Mode
 | \

357 (
uöt16_t
)(
I2S_InôSåu˘
->
I2S_Sènd¨d
 | (uöt16_t)(I2S_InôSåu˘->
I2S_D©aF‹m©
 | \

358 (
uöt16_t
)
I2S_InôSåu˘
->
I2S_CPOL
))));

361 
SPIx
->
I2SCFGR
 = 
tm¥eg
;

362 
	}
}

369 
	$SPI_Såu˘Inô
(
SPI_InôTy≥Def
* 
SPI_InôSåu˘
)

373 
SPI_InôSåu˘
->
SPI_Dúe˘i⁄
 = 
SPI_Dúe˘i⁄_2Löes_FuŒDu∂ex
;

375 
SPI_InôSåu˘
->
SPI_Mode
 = 
SPI_Mode_Sœve
;

377 
SPI_InôSåu˘
->
SPI_D©aSize
 = 
SPI_D©aSize_8b
;

379 
SPI_InôSåu˘
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

381 
SPI_InôSåu˘
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

383 
SPI_InôSåu˘
->
SPI_NSS
 = 
SPI_NSS_H¨d
;

385 
SPI_InôSåu˘
->
SPI_BaudR©ePªsˇÀr
 = 
SPI_BaudR©ePªsˇÀr_2
;

387 
SPI_InôSåu˘
->
SPI_Fú°Bô
 = 
SPI_Fú°Bô_MSB
;

389 
SPI_InôSåu˘
->
SPI_CRCPﬁynomül
 = 7;

390 
	}
}

397 
	$I2S_Såu˘Inô
(
I2S_InôTy≥Def
* 
I2S_InôSåu˘
)

401 
I2S_InôSåu˘
->
I2S_Mode
 = 
I2S_Mode_SœveTx
;

404 
I2S_InôSåu˘
->
I2S_Sènd¨d
 = 
I2S_Sènd¨d_Phûlùs
;

407 
I2S_InôSåu˘
->
I2S_D©aF‹m©
 = 
I2S_D©aF‹m©_16b
;

410 
I2S_InôSåu˘
->
I2S_MCLKOuçut
 = 
I2S_MCLKOuçut_DißbÀ
;

413 
I2S_InôSåu˘
->
I2S_AudioFªq
 = 
I2S_AudioFªq_DeÁu…
;

416 
I2S_InôSåu˘
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

417 
	}
}

426 
	$SPI_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

429 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

430 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

431 i‡(
NewSèã
 !
DISABLE
)

434 
SPIx
->
CR1
 |
CR1_SPE_Së
;

439 
SPIx
->
CR1
 &
CR1_SPE_Re£t
;

441 
	}
}

450 
	$I2S_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

453 
	`as£π_∑øm
(
	`IS_SPI_23_PERIPH
(
SPIx
));

454 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

455 i‡(
NewSèã
 !
DISABLE
)

458 
SPIx
->
I2SCFGR
 |
I2SCFGR_I2SE_Së
;

463 
SPIx
->
I2SCFGR
 &
I2SCFGR_I2SE_Re£t
;

465 
	}
}

481 
	$SPI_I2S_ITC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

483 
uöt16_t
 
ôpos
 = 0, 
ômask
 = 0 ;

485 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

486 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

487 
	`as£π_∑øm
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

490 
ôpos
 = 
SPI_I2S_IT
 >> 4;

493 
ômask
 = (
uöt16_t
)1 << (uöt16_t)
ôpos
;

495 i‡(
NewSèã
 !
DISABLE
)

498 
SPIx
->
CR2
 |
ômask
;

503 
SPIx
->
CR2
 &(
uöt16_t
)~
ômask
;

505 
	}
}

520 
	$SPI_I2S_DMACmd
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

523 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

524 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

525 
	`as£π_∑øm
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

526 i‡(
NewSèã
 !
DISABLE
)

529 
SPIx
->
CR2
 |
SPI_I2S_DMAReq
;

534 
SPIx
->
CR2
 &(
uöt16_t
)~
SPI_I2S_DMAReq
;

536 
	}
}

546 
	$SPI_I2S_SídD©a
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
D©a
)

549 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

552 
SPIx
->
DR
 = 
D©a
;

553 
	}
}

562 
uöt16_t
 
	$SPI_I2S_Re˚iveD©a
(
SPI_Ty≥Def
* 
SPIx
)

565 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

568  
SPIx
->
DR
;

569 
	}
}

580 
	$SPI_NSSI¡î«lSo·w¨eC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_NSSI¡î«lSo·
)

583 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

584 
	`as£π_∑øm
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSI¡î«lSo·
));

585 i‡(
SPI_NSSI¡î«lSo·
 !
SPI_NSSI¡î«lSo·_Re£t
)

588 
SPIx
->
CR1
 |
SPI_NSSI¡î«lSo·_Së
;

593 
SPIx
->
CR1
 &
SPI_NSSI¡î«lSo·_Re£t
;

595 
	}
}

604 
	$SPI_SSOuçutCmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

607 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

608 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

609 i‡(
NewSèã
 !
DISABLE
)

612 
SPIx
->
CR2
 |
CR2_SSOE_Së
;

617 
SPIx
->
CR2
 &
CR2_SSOE_Re£t
;

619 
	}
}

630 
	$SPI_D©aSizeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_D©aSize
)

633 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

634 
	`as£π_∑øm
(
	`IS_SPI_DATASIZE
(
SPI_D©aSize
));

636 
SPIx
->
CR1
 &(
uöt16_t
)~
SPI_D©aSize_16b
;

638 
SPIx
->
CR1
 |
SPI_D©aSize
;

639 
	}
}

646 
	$SPI_TønsmôCRC
(
SPI_Ty≥Def
* 
SPIx
)

649 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

652 
SPIx
->
CR1
 |
CR1_CRCNext_Së
;

653 
	}
}

662 
	$SPI_CÆcuœãCRC
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

665 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

666 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

667 i‡(
NewSèã
 !
DISABLE
)

670 
SPIx
->
CR1
 |
CR1_CRCEN_Së
;

675 
SPIx
->
CR1
 &
CR1_CRCEN_Re£t
;

677 
	}
}

688 
uöt16_t
 
	$SPI_GëCRC
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_CRC
)

690 
uöt16_t
 
¸¸eg
 = 0;

692 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

693 
	`as£π_∑øm
(
	`IS_SPI_CRC
(
SPI_CRC
));

694 i‡(
SPI_CRC
 !
SPI_CRC_Rx
)

697 
¸¸eg
 = 
SPIx
->
TXCRCR
;

702 
¸¸eg
 = 
SPIx
->
RXCRCR
;

705  
¸¸eg
;

706 
	}
}

713 
uöt16_t
 
	$SPI_GëCRCPﬁynomül
(
SPI_Ty≥Def
* 
SPIx
)

716 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

719  
SPIx
->
CRCPR
;

720 
	}
}

731 
	$SPI_BiDúe˘i⁄ÆLöeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_Dúe˘i⁄
)

734 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

735 
	`as£π_∑øm
(
	`IS_SPI_DIRECTION
(
SPI_Dúe˘i⁄
));

736 i‡(
SPI_Dúe˘i⁄
 =
SPI_Dúe˘i⁄_Tx
)

739 
SPIx
->
CR1
 |
SPI_Dúe˘i⁄_Tx
;

744 
SPIx
->
CR1
 &
SPI_Dúe˘i⁄_Rx
;

746 
	}
}

765 
FœgSètus
 
	$SPI_I2S_GëFœgSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
)

767 
FœgSètus
 
bô°©us
 = 
RESET
;

769 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

770 
	`as£π_∑øm
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

772 i‡((
SPIx
->
SR
 & 
SPI_I2S_FLAG
Ë!(
uöt16_t
)
RESET
)

775 
bô°©us
 = 
SET
;

780 
bô°©us
 = 
RESET
;

783  
bô°©us
;

784 
	}
}

803 
	$SPI_I2S_CÀ¨Fœg
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
)

806 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

807 
	`as£π_∑øm
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

810 
SPIx
->
SR
 = (
uöt16_t
)~
SPI_I2S_FLAG
;

811 
	}
}

828 
ITSètus
 
	$SPI_I2S_GëITSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
)

830 
ITSètus
 
bô°©us
 = 
RESET
;

831 
uöt16_t
 
ôpos
 = 0, 
ômask
 = 0, 
íabÀ°©us
 = 0;

834 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

835 
	`as£π_∑øm
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

838 
ôpos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

841 
ômask
 = 
SPI_I2S_IT
 >> 4;

844 
ômask
 = 0x01 << itmask;

847 
íabÀ°©us
 = (
SPIx
->
CR2
 & 
ômask
) ;

850 i‡(((
SPIx
->
SR
 & 
ôpos
Ë!(
uöt16_t
)
RESET
Ë&& 
íabÀ°©us
)

853 
bô°©us
 = 
SET
;

858 
bô°©us
 = 
RESET
;

861  
bô°©us
;

862 
	}
}

882 
	$SPI_I2S_CÀ¨ITPídögBô
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
)

884 
uöt16_t
 
ôpos
 = 0;

886 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

887 
	`as£π_∑øm
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

890 
ôpos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

893 
SPIx
->
SR
 = (
uöt16_t
)~
ôpos
;

894 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_tim.c

22 
	~"°m32f10x_tim.h
"

23 
	~"°m32f10x_rcc.h
"

47 
	#CR1_CEN_Së
 ((
uöt16_t
)0x0001)

	)

48 
	#CR1_CEN_Re£t
 ((
uöt16_t
)0x03FE)

	)

49 
	#CR1_UDIS_Së
 ((
uöt16_t
)0x0002)

	)

50 
	#CR1_UDIS_Re£t
 ((
uöt16_t
)0x03FD)

	)

51 
	#CR1_URS_Së
 ((
uöt16_t
)0x0004)

	)

52 
	#CR1_URS_Re£t
 ((
uöt16_t
)0x03FB)

	)

53 
	#CR1_OPM_Re£t
 ((
uöt16_t
)0x03F7)

	)

54 
	#CR1_Cou¡îMode_Mask
 ((
uöt16_t
)0x038F)

	)

55 
	#CR1_ARPE_Së
 ((
uöt16_t
)0x0080)

	)

56 
	#CR1_ARPE_Re£t
 ((
uöt16_t
)0x037F)

	)

57 
	#CR1_CKD_Mask
 ((
uöt16_t
)0x00FF)

	)

58 
	#CR2_CCPC_Së
 ((
uöt16_t
)0x0001)

	)

59 
	#CR2_CCPC_Re£t
 ((
uöt16_t
)0xFFFE)

	)

60 
	#CR2_CCUS_Së
 ((
uöt16_t
)0x0004)

	)

61 
	#CR2_CCUS_Re£t
 ((
uöt16_t
)0xFFFB)

	)

62 
	#CR2_CCDS_Së
 ((
uöt16_t
)0x0008)

	)

63 
	#CR2_CCDS_Re£t
 ((
uöt16_t
)0xFFF7)

	)

64 
	#CR2_MMS_Mask
 ((
uöt16_t
)0xFF8F)

	)

65 
	#CR2_TI1S_Së
 ((
uöt16_t
)0x0080)

	)

66 
	#CR2_TI1S_Re£t
 ((
uöt16_t
)0xFF7F)

	)

67 
	#CR2_OIS1_Re£t
 ((
uöt16_t
)0x7EFF)

	)

68 
	#CR2_OIS1N_Re£t
 ((
uöt16_t
)0x7DFF)

	)

69 
	#CR2_OIS2_Re£t
 ((
uöt16_t
)0x7BFF)

	)

70 
	#CR2_OIS2N_Re£t
 ((
uöt16_t
)0x77FF)

	)

71 
	#CR2_OIS3_Re£t
 ((
uöt16_t
)0x6FFF)

	)

72 
	#CR2_OIS3N_Re£t
 ((
uöt16_t
)0x5FFF)

	)

73 
	#CR2_OIS4_Re£t
 ((
uöt16_t
)0x3FFF)

	)

74 
	#SMCR_SMS_Mask
 ((
uöt16_t
)0xFFF8)

	)

75 
	#SMCR_ETR_Mask
 ((
uöt16_t
)0x00FF)

	)

76 
	#SMCR_TS_Mask
 ((
uöt16_t
)0xFF8F)

	)

77 
	#SMCR_MSM_Re£t
 ((
uöt16_t
)0xFF7F)

	)

78 
	#SMCR_ECE_Së
 ((
uöt16_t
)0x4000)

	)

79 
	#CCMR_CC13S_Mask
 ((
uöt16_t
)0xFFFC)

	)

80 
	#CCMR_CC24S_Mask
 ((
uöt16_t
)0xFCFF)

	)

81 
	#CCMR_TI13Dúe˘_Së
 ((
uöt16_t
)0x0001)

	)

82 
	#CCMR_TI24Dúe˘_Së
 ((
uöt16_t
)0x0100)

	)

83 
	#CCMR_OC13FE_Re£t
 ((
uöt16_t
)0xFFFB)

	)

84 
	#CCMR_OC24FE_Re£t
 ((
uöt16_t
)0xFBFF)

	)

85 
	#CCMR_OC13PE_Re£t
 ((
uöt16_t
)0xFFF7)

	)

86 
	#CCMR_OC24PE_Re£t
 ((
uöt16_t
)0xF7FF)

	)

87 
	#CCMR_OC13M_Mask
 ((
uöt16_t
)0xFF8F)

	)

88 
	#CCMR_OC24M_Mask
 ((
uöt16_t
)0x8FFF)

	)

89 
	#CCMR_OC13CE_Re£t
 ((
uöt16_t
)0xFF7F)

	)

90 
	#CCMR_OC24CE_Re£t
 ((
uöt16_t
)0x7FFF)

	)

91 
	#CCMR_IC13PSC_Mask
 ((
uöt16_t
)0xFFF3)

	)

92 
	#CCMR_IC24PSC_Mask
 ((
uöt16_t
)0xF3FF)

	)

93 
	#CCMR_IC13F_Mask
 ((
uöt16_t
)0xFF0F)

	)

94 
	#CCMR_IC24F_Mask
 ((
uöt16_t
)0x0FFF)

	)

95 
	#CCMR_Off£t
 ((
uöt16_t
)0x0018)

	)

96 
	#CCER_CCE_Së
 ((
uöt16_t
)0x0001)

	)

97 
	#CCER_CCNE_Së
 ((
uöt16_t
)0x0004)

	)

98 
	#CCER_CC1P_Re£t
 ((
uöt16_t
)0xFFFD)

	)

99 
	#CCER_CC2P_Re£t
 ((
uöt16_t
)0xFFDF)

	)

100 
	#CCER_CC3P_Re£t
 ((
uöt16_t
)0xFDFF)

	)

101 
	#CCER_CC4P_Re£t
 ((
uöt16_t
)0xDFFF)

	)

102 
	#CCER_CC1NP_Re£t
 ((
uöt16_t
)0xFFF7)

	)

103 
	#CCER_CC2NP_Re£t
 ((
uöt16_t
)0xFF7F)

	)

104 
	#CCER_CC3NP_Re£t
 ((
uöt16_t
)0xF7FF)

	)

105 
	#CCER_CC1E_Së
 ((
uöt16_t
)0x0001)

	)

106 
	#CCER_CC1E_Re£t
 ((
uöt16_t
)0xFFFE)

	)

107 
	#CCER_CC1NE_Re£t
 ((
uöt16_t
)0xFFFB)

	)

108 
	#CCER_CC2E_Së
 ((
uöt16_t
)0x0010)

	)

109 
	#CCER_CC2E_Re£t
 ((
uöt16_t
)0xFFEF)

	)

110 
	#CCER_CC2NE_Re£t
 ((
uöt16_t
)0xFFBF)

	)

111 
	#CCER_CC3E_Së
 ((
uöt16_t
)0x0100)

	)

112 
	#CCER_CC3E_Re£t
 ((
uöt16_t
)0xFEFF)

	)

113 
	#CCER_CC3NE_Re£t
 ((
uöt16_t
)0xFBFF)

	)

114 
	#CCER_CC4E_Së
 ((
uöt16_t
)0x1000)

	)

115 
	#CCER_CC4E_Re£t
 ((
uöt16_t
)0xEFFF)

	)

116 
	#BDTR_MOE_Së
 ((
uöt16_t
)0x8000)

	)

117 
	#BDTR_MOE_Re£t
 ((
uöt16_t
)0x7FFF)

	)

142 
TI1_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

143 
uöt16_t
 
TIM_ICFûãr
);

144 
TI2_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

145 
uöt16_t
 
TIM_ICFûãr
);

146 
TI3_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

147 
uöt16_t
 
TIM_ICFûãr
);

148 
TI4_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

149 
uöt16_t
 
TIM_ICFûãr
);

187 
	$TIM_DeInô
(
TIM_Ty≥Def
* 
TIMx
)

190 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

192 i‡(
TIMx
 =
TIM1
)

194 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM1
, 
ENABLE
);

195 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM1
, 
DISABLE
);

197 i‡(
TIMx
 =
TIM2
)

199 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM2
, 
ENABLE
);

200 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM2
, 
DISABLE
);

202 i‡(
TIMx
 =
TIM3
)

204 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM3
, 
ENABLE
);

205 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM3
, 
DISABLE
);

207 i‡(
TIMx
 =
TIM4
)

209 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM4
, 
ENABLE
);

210 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM4
, 
DISABLE
);

212 i‡(
TIMx
 =
TIM5
)

214 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM5
, 
ENABLE
);

215 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM5
, 
DISABLE
);

217 i‡(
TIMx
 =
TIM6
)

219 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM6
, 
ENABLE
);

220 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM6
, 
DISABLE
);

222 i‡(
TIMx
 =
TIM7
)

224 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM7
, 
ENABLE
);

225 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM7
, 
DISABLE
);

229 i‡(
TIMx
 =
TIM8
)

231 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM8
, 
ENABLE
);

232 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM8
, 
DISABLE
);

235 
	}
}

245 
	$TIM_TimeBa£Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
)

248 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

249 
	`as£π_∑øm
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBa£InôSåu˘
->
TIM_Cou¡îMode
));

250 
	`as£π_∑øm
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBa£InôSåu˘
->
TIM_ClockDivisi⁄
));

252 
TIMx
->
CR1
 &
CR1_CKD_Mask
 & 
CR1_Cou¡îMode_Mask
;

253 
TIMx
->
CR1
 |(
uöt32_t
)
TIM_TimeBa£InôSåu˘
->
TIM_ClockDivisi⁄
 |

254 
TIM_TimeBa£InôSåu˘
->
TIM_Cou¡îMode
;

257 
TIMx
->
ARR
 = 
TIM_TimeBa£InôSåu˘
->
TIM_Pîiod
 ;

260 
TIMx
->
PSC
 = 
TIM_TimeBa£InôSåu˘
->
TIM_PªsˇÀr
;

262 i‡((((
uöt32_t
Ë
TIMx
Ë=
TIM1_BASE
Ë|| (((uöt32_tËTIMxË=
TIM8_BASE
))

265 
TIMx
->
RCR
 = 
TIM_TimeBa£InôSåu˘
->
TIM_Rïëôi⁄Cou¡î
;

269 
TIMx
->
EGR
 = 
TIM_PSCRñﬂdMode_Immedüã
;

270 
	}
}

280 
	$TIM_OC1Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

282 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

285 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

286 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

287 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

288 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

290 
TIMx
->
CCER
 &
CCER_CC1E_Re£t
;

293 
tmpc˚r
 = 
TIMx
->
CCER
;

295 
tmp¸2
 = 
TIMx
->
CR2
;

298 
tmpccmrx
 = 
TIMx
->
CCMR1
;

301 
tmpccmrx
 &
CCMR_OC13M_Mask
 & 
CCMR_CC13S_Mask
;

304 
tmpccmrx
 |
TIM_OCInôSåu˘
->
TIM_OCMode
;

307 
tmpc˚r
 &
CCER_CC1P_Re£t
;

309 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
;

312 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OuçutSèã
;

314 if(((
uöt32_t
Ë
TIMx
 =
TIM1_BASE
Ë|| ((uöt32_tËTIMx =
TIM8_BASE
))

316 
	`as£π_∑øm
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
));

317 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
));

318 
	`as£π_∑øm
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
));

319 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

322 
tmpc˚r
 &
CCER_CC1NP_Re£t
;

324 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
;

326 
tmpc˚r
 &
CCER_CC1NE_Re£t
;

329 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
;

331 
tmp¸2
 &
CR2_OIS1_Re£t
;

332 
tmp¸2
 &
CR2_OIS1N_Re£t
;

334 
tmp¸2
 |
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
;

336 
tmp¸2
 |
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
;

339 
TIMx
->
CR2
 = 
tmp¸2
;

342 
TIMx
->
CCMR1
 = 
tmpccmrx
;

345 
TIMx
->
CCR1
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

348 
TIMx
->
CCER
 = 
tmpc˚r
;

349 
	}
}

359 
	$TIM_OC2Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

361 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

364 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

365 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

366 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

367 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

369 
TIMx
->
CCER
 &
CCER_CC2E_Re£t
;

372 
tmpc˚r
 = 
TIMx
->
CCER
;

374 
tmp¸2
 = 
TIMx
->
CR2
;

377 
tmpccmrx
 = 
TIMx
->
CCMR1
;

380 
tmpccmrx
 &
CCMR_OC24M_Mask
 & 
CCMR_CC24S_Mask
;

383 
tmpccmrx
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCMode
 << 8);

386 
tmpc˚r
 &
CCER_CC2P_Re£t
;

388 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 << 4);

391 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 << 4);

393 if(((
uöt32_t
Ë
TIMx
 =
TIM1_BASE
Ë|| ((uöt32_tËTIMx =
TIM8_BASE
))

395 
	`as£π_∑øm
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
));

396 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
));

397 
	`as£π_∑øm
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
));

398 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

401 
tmpc˚r
 &
CCER_CC2NP_Re£t
;

403 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
 << 4);

405 
tmpc˚r
 &
CCER_CC2NE_Re£t
;

408 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
 << 4);

410 
tmp¸2
 &
CR2_OIS2_Re£t
;

411 
tmp¸2
 &
CR2_OIS2N_Re£t
;

413 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 << 2);

415 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
 << 2);

418 
TIMx
->
CR2
 = 
tmp¸2
;

421 
TIMx
->
CCMR1
 = 
tmpccmrx
;

424 
TIMx
->
CCR2
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

427 
TIMx
->
CCER
 = 
tmpc˚r
;

428 
	}
}

438 
	$TIM_OC3Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

440 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

443 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

444 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

445 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

446 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

448 
TIMx
->
CCER
 &
CCER_CC3E_Re£t
;

451 
tmpc˚r
 = 
TIMx
->
CCER
;

453 
tmp¸2
 = 
TIMx
->
CR2
;

456 
tmpccmrx
 = 
TIMx
->
CCMR2
;

459 
tmpccmrx
 &
CCMR_OC13M_Mask
 & 
CCMR_CC13S_Mask
;

462 
tmpccmrx
 |
TIM_OCInôSåu˘
->
TIM_OCMode
;

465 
tmpc˚r
 &
CCER_CC3P_Re£t
;

467 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 << 8);

470 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 << 8);

472 if(((
uöt32_t
Ë
TIMx
 =
TIM1_BASE
Ë|| ((uöt32_tËTIMx =
TIM8_BASE
))

474 
	`as£π_∑øm
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
));

475 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
));

476 
	`as£π_∑øm
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
));

477 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

480 
tmpc˚r
 &
CCER_CC3NP_Re£t
;

482 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
 << 8);

484 
tmpc˚r
 &
CCER_CC3NE_Re£t
;

487 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
 << 8);

489 
tmp¸2
 &
CR2_OIS3_Re£t
;

490 
tmp¸2
 &
CR2_OIS3N_Re£t
;

492 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 << 4);

494 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
 << 4);

497 
TIMx
->
CR2
 = 
tmp¸2
;

500 
TIMx
->
CCMR2
 = 
tmpccmrx
;

503 
TIMx
->
CCR3
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

506 
TIMx
->
CCER
 = 
tmpc˚r
;

507 
	}
}

517 
	$TIM_OC4Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

519 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

522 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

523 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

524 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

525 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

527 
TIMx
->
CCER
 &
CCER_CC4E_Re£t
;

530 
tmpc˚r
 = 
TIMx
->
CCER
;

532 
tmp¸2
 = 
TIMx
->
CR2
;

535 
tmpccmrx
 = 
TIMx
->
CCMR2
;

538 
tmpccmrx
 &
CCMR_OC24M_Mask
 & 
CCMR_CC24S_Mask
;

541 
tmpccmrx
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCMode
 << 8);

544 
tmpc˚r
 &
CCER_CC4P_Re£t
;

546 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 << 12);

549 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 << 12);

551 if(((
uöt32_t
Ë
TIMx
 =
TIM1_BASE
Ë|| ((uöt32_tËTIMx =
TIM8_BASE
))

553 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

555 
tmp¸2
 &
CR2_OIS4_Re£t
;

557 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 << 6);

560 
TIMx
->
CR2
 = 
tmp¸2
;

563 
TIMx
->
CCMR2
 = 
tmpccmrx
;

566 
TIMx
->
CCR4
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

569 
TIMx
->
CCER
 = 
tmpc˚r
;

570 
	}
}

580 
	$TIM_ICInô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
)

583 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

584 
	`as£π_∑øm
(
	`IS_TIM_CHANNEL
(
TIM_ICInôSåu˘
->
TIM_Ch™√l
));

585 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
));

586 
	`as£π_∑øm
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
));

587 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
));

588 
	`as£π_∑øm
(
	`IS_TIM_IC_FILTER
(
TIM_ICInôSåu˘
->
TIM_ICFûãr
));

590 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_1
)

593 
	`TI1_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

594 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

595 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

597 
	`TIM_SëIC1PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

599 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_2
)

602 
	`TI2_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

603 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

604 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

606 
	`TIM_SëIC2PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

608 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_3
)

611 
	`TI3_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

612 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

613 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

615 
	`TIM_SëIC3PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

620 
	`TI4_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

621 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

622 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

624 
	`TIM_SëIC4PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

626 
	}
}

636 
	$TIM_PWMIC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
)

638 
uöt16_t
 
ic›posôïﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_Risög
;

639 
uöt16_t
 
ic›posôe£À˘i⁄
 = 
TIM_ICSñe˘i⁄_Dúe˘TI
;

641 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

643 i‡(
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
 =
TIM_ICPﬁ¨ôy_Risög
)

645 
ic›posôïﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_FÆlög
;

649 
ic›posôïﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_Risög
;

652 i‡(
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
 =
TIM_ICSñe˘i⁄_Dúe˘TI
)

654 
ic›posôe£À˘i⁄
 = 
TIM_ICSñe˘i⁄_Indúe˘TI
;

658 
ic›posôe£À˘i⁄
 = 
TIM_ICSñe˘i⁄_Dúe˘TI
;

660 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_1
)

663 
	`TI1_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
, TIM_ICInôSåu˘->
TIM_ICSñe˘i⁄
,

664 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

666 
	`TIM_SëIC1PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

668 
	`TI2_C⁄fig
(
TIMx
, 
ic›posôïﬁ¨ôy
, 
ic›posôe£À˘i⁄
, 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

670 
	`TIM_SëIC2PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

675 
	`TI2_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
, TIM_ICInôSåu˘->
TIM_ICSñe˘i⁄
,

676 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

678 
	`TIM_SëIC2PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

680 
	`TI1_C⁄fig
(
TIMx
, 
ic›posôïﬁ¨ôy
, 
ic›posôe£À˘i⁄
, 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

682 
	`TIM_SëIC1PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

684 
	}
}

694 
	$TIM_BDTRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_BDTRInôTy≥Def
 *
TIM_BDTRInôSåu˘
)

697 
	`as£π_∑øm
(
	`IS_TIM_18_PERIPH
(
TIMx
));

698 
	`as£π_∑øm
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInôSåu˘
->
TIM_OSSRSèã
));

699 
	`as£π_∑øm
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInôSåu˘
->
TIM_OSSISèã
));

700 
	`as£π_∑øm
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInôSåu˘
->
TIM_LOCKLevñ
));

701 
	`as£π_∑øm
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInôSåu˘
->
TIM_Bªak
));

702 
	`as£π_∑øm
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInôSåu˘
->
TIM_BªakPﬁ¨ôy
));

703 
	`as£π_∑øm
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInôSåu˘
->
TIM_Autom©icOuçut
));

706 
TIMx
->
BDTR
 = (
uöt32_t
)
TIM_BDTRInôSåu˘
->
TIM_OSSRSèã
 | TIM_BDTRInôSåu˘->
TIM_OSSISèã
 |

707 
TIM_BDTRInôSåu˘
->
TIM_LOCKLevñ
 | TIM_BDTRInôSåu˘->
TIM_DódTime
 |

708 
TIM_BDTRInôSåu˘
->
TIM_Bªak
 | TIM_BDTRInôSåu˘->
TIM_BªakPﬁ¨ôy
 |

709 
TIM_BDTRInôSåu˘
->
TIM_Autom©icOuçut
;

710 
	}
}

718 
	$TIM_TimeBa£Såu˘Inô
(
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
)

721 
TIM_TimeBa£InôSåu˘
->
TIM_Pîiod
 = 0xFFFF;

722 
TIM_TimeBa£InôSåu˘
->
TIM_PªsˇÀr
 = 0x0000;

723 
TIM_TimeBa£InôSåu˘
->
TIM_ClockDivisi⁄
 = 
TIM_CKD_DIV1
;

724 
TIM_TimeBa£InôSåu˘
->
TIM_Cou¡îMode
 = 
TIM_Cou¡îMode_Up
;

725 
TIM_TimeBa£InôSåu˘
->
TIM_Rïëôi⁄Cou¡î
 = 0x0000;

726 
	}
}

734 
	$TIM_OCSåu˘Inô
(
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

737 
TIM_OCInôSåu˘
->
TIM_OCMode
 = 
TIM_OCMode_Timög
;

738 
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 = 
TIM_OuçutSèã_DißbÀ
;

739 
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
 = 
TIM_OuçutNSèã_DißbÀ
;

740 
TIM_OCInôSåu˘
->
TIM_Pul£
 = 0x0000;

741 
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 = 
TIM_OCPﬁ¨ôy_High
;

742 
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
 = 
TIM_OCPﬁ¨ôy_High
;

743 
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 = 
TIM_OCIdÀSèã_Re£t
;

744 
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
 = 
TIM_OCNIdÀSèã_Re£t
;

745 
	}
}

753 
	$TIM_ICSåu˘Inô
(
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
)

756 
TIM_ICInôSåu˘
->
TIM_Ch™√l
 = 
TIM_Ch™√l_1
;

757 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_Risög
;

758 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
 = 
TIM_ICSñe˘i⁄_Dúe˘TI
;

759 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
 = 
TIM_ICPSC_DIV1
;

760 
TIM_ICInôSåu˘
->
TIM_ICFûãr
 = 0x00;

761 
	}
}

769 
	$TIM_BDTRSåu˘Inô
(
TIM_BDTRInôTy≥Def
* 
TIM_BDTRInôSåu˘
)

772 
TIM_BDTRInôSåu˘
->
TIM_OSSRSèã
 = 
TIM_OSSRSèã_DißbÀ
;

773 
TIM_BDTRInôSåu˘
->
TIM_OSSISèã
 = 
TIM_OSSISèã_DißbÀ
;

774 
TIM_BDTRInôSåu˘
->
TIM_LOCKLevñ
 = 
TIM_LOCKLevñ_OFF
;

775 
TIM_BDTRInôSåu˘
->
TIM_DódTime
 = 0x00;

776 
TIM_BDTRInôSåu˘
->
TIM_Bªak
 = 
TIM_Bªak_DißbÀ
;

777 
TIM_BDTRInôSåu˘
->
TIM_BªakPﬁ¨ôy
 = 
TIM_BªakPﬁ¨ôy_Low
;

778 
TIM_BDTRInôSåu˘
->
TIM_Autom©icOuçut
 = 
TIM_Autom©icOuçut_DißbÀ
;

779 
	}
}

788 
	$TIM_Cmd
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

791 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

792 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

794 i‡(
NewSèã
 !
DISABLE
)

797 
TIMx
->
CR1
 |
CR1_CEN_Së
;

802 
TIMx
->
CR1
 &
CR1_CEN_Re£t
;

804 
	}
}

813 
	$TIM_CålPWMOuçuts
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

816 
	`as£π_∑øm
(
	`IS_TIM_18_PERIPH
(
TIMx
));

817 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

818 i‡(
NewSèã
 !
DISABLE
)

821 
TIMx
->
BDTR
 |
BDTR_MOE_Së
;

826 
TIMx
->
BDTR
 &
BDTR_MOE_Re£t
;

828 
	}
}

850 
	$TIM_ITC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

853 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

854 
	`as£π_∑øm
(
	`IS_TIM_IT
(
TIM_IT
));

855 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

857 i‡(
NewSèã
 !
DISABLE
)

860 
TIMx
->
DIER
 |
TIM_IT
;

865 
TIMx
->
DIER
 &(
uöt16_t
)~
TIM_IT
;

867 
	}
}

887 
	$TIM_Gíî©eEvít
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EvítSour˚
)

890 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

891 
	`as£π_∑øm
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvítSour˚
));

894 
TIMx
->
EGR
 = 
TIM_EvítSour˚
;

895 
	}
}

914 
	$TIM_DMAC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMABa£
, uöt16_à
TIM_DMABur°Lígth
)

917 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

918 
	`as£π_∑øm
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa£
));

919 
	`as£π_∑øm
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABur°Lígth
));

921 
TIMx
->
DCR
 = 
TIM_DMABa£
 | 
TIM_DMABur°Lígth
;

922 
	}
}

940 
	$TIM_DMACmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMASour˚
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

943 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

944 
	`as£π_∑øm
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour˚
));

945 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

947 i‡(
NewSèã
 !
DISABLE
)

950 
TIMx
->
DIER
 |
TIM_DMASour˚
;

955 
TIMx
->
DIER
 &(
uöt16_t
)~
TIM_DMASour˚
;

957 
	}
}

964 
	$TIM_I¡î«lClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
)

967 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

969 
TIMx
->
SMCR
 &
SMCR_SMS_Mask
;

970 
	}
}

983 
	$TIM_ITRxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
)

986 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

987 
	`as£π_∑øm
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_I≈utTriggîSour˚
));

989 
	`TIM_Sñe˘I≈utTriggî
(
TIMx
, 
TIM_I≈utTriggîSour˚
);

991 
TIMx
->
SMCR
 |
TIM_SœveMode_Exã∫Æ1
;

992 
	}
}

1010 
	$TIM_TIxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TIxExã∫ÆCLKSour˚
,

1011 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
ICFûãr
)

1014 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1015 
	`as£π_∑øm
(
	`IS_TIM_TIXCLK_SOURCE
(
TIM_TIxExã∫ÆCLKSour˚
));

1016 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPﬁ¨ôy
));

1017 
	`as£π_∑øm
(
	`IS_TIM_IC_FILTER
(
ICFûãr
));

1019 i‡(
TIM_TIxExã∫ÆCLKSour˚
 =
TIM_TIxExã∫ÆCLK1Sour˚_TI2
)

1021 
	`TI2_C⁄fig
(
TIMx
, 
TIM_ICPﬁ¨ôy
, 
TIM_ICSñe˘i⁄_Dúe˘TI
, 
ICFûãr
);

1025 
	`TI1_C⁄fig
(
TIMx
, 
TIM_ICPﬁ¨ôy
, 
TIM_ICSñe˘i⁄_Dúe˘TI
, 
ICFûãr
);

1028 
	`TIM_Sñe˘I≈utTriggî
(
TIMx
, 
TIM_TIxExã∫ÆCLKSour˚
);

1030 
TIMx
->
SMCR
 |
TIM_SœveMode_Exã∫Æ1
;

1031 
	}
}

1050 
	$TIM_ETRClockMode1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
, uöt16_à
TIM_ExtTRGPﬁ¨ôy
,

1051 
uöt16_t
 
ExtTRGFûãr
)

1053 
uöt16_t
 
tmpsm¸
 = 0;

1055 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1056 
	`as£π_∑øm
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPªsˇÀr
));

1057 
	`as£π_∑øm
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPﬁ¨ôy
));

1058 
	`as£π_∑øm
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFûãr
));

1060 
	`TIM_ETRC⁄fig
(
TIMx
, 
TIM_ExtTRGPªsˇÀr
, 
TIM_ExtTRGPﬁ¨ôy
, 
ExtTRGFûãr
);

1063 
tmpsm¸
 = 
TIMx
->
SMCR
;

1065 
tmpsm¸
 &
SMCR_SMS_Mask
;

1067 
tmpsm¸
 |
TIM_SœveMode_Exã∫Æ1
;

1069 
tmpsm¸
 &
SMCR_TS_Mask
;

1070 
tmpsm¸
 |
TIM_TS_ETRF
;

1072 
TIMx
->
SMCR
 = 
tmpsm¸
;

1073 
	}
}

1092 
	$TIM_ETRClockMode2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
,

1093 
uöt16_t
 
TIM_ExtTRGPﬁ¨ôy
, uöt16_à
ExtTRGFûãr
)

1096 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1097 
	`as£π_∑øm
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPªsˇÀr
));

1098 
	`as£π_∑øm
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPﬁ¨ôy
));

1099 
	`as£π_∑øm
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFûãr
));

1101 
	`TIM_ETRC⁄fig
(
TIMx
, 
TIM_ExtTRGPªsˇÀr
, 
TIM_ExtTRGPﬁ¨ôy
, 
ExtTRGFûãr
);

1103 
TIMx
->
SMCR
 |
SMCR_ECE_Së
;

1104 
	}
}

1123 
	$TIM_ETRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
, uöt16_à
TIM_ExtTRGPﬁ¨ôy
,

1124 
uöt16_t
 
ExtTRGFûãr
)

1126 
uöt16_t
 
tmpsm¸
 = 0;

1128 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1129 
	`as£π_∑øm
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPªsˇÀr
));

1130 
	`as£π_∑øm
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPﬁ¨ôy
));

1131 
	`as£π_∑øm
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFûãr
));

1132 
tmpsm¸
 = 
TIMx
->
SMCR
;

1134 
tmpsm¸
 &
SMCR_ETR_Mask
;

1136 
tmpsm¸
 |(
uöt16_t
)(
TIM_ExtTRGPªsˇÀr
 | (uöt16_t)(
TIM_ExtTRGPﬁ¨ôy
 | (uöt16_t)(
ExtTRGFûãr
 << (uint16_t)8)));

1138 
TIMx
->
SMCR
 = 
tmpsm¸
;

1139 
	}
}

1151 
	$TIM_PªsˇÀrC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
PªsˇÀr
, uöt16_à
TIM_PSCRñﬂdMode
)

1154 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

1155 
	`as£π_∑øm
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRñﬂdMode
));

1157 
TIMx
->
PSC
 = 
PªsˇÀr
;

1159 
TIMx
->
EGR
 = 
TIM_PSCRñﬂdMode
;

1160 
	}
}

1174 
	$TIM_Cou¡îModeC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Cou¡îMode
)

1176 
uöt16_t
 
tmp¸1
 = 0;

1178 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1179 
	`as£π_∑øm
(
	`IS_TIM_COUNTER_MODE
(
TIM_Cou¡îMode
));

1180 
tmp¸1
 = 
TIMx
->
CR1
;

1182 
tmp¸1
 &
CR1_Cou¡îMode_Mask
;

1184 
tmp¸1
 |
TIM_Cou¡îMode
;

1186 
TIMx
->
CR1
 = 
tmp¸1
;

1187 
	}
}

1204 
	$TIM_Sñe˘I≈utTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
)

1206 
uöt16_t
 
tmpsm¸
 = 0;

1208 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1209 
	`as£π_∑øm
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_I≈utTriggîSour˚
));

1211 
tmpsm¸
 = 
TIMx
->
SMCR
;

1213 
tmpsm¸
 &
SMCR_TS_Mask
;

1215 
tmpsm¸
 |
TIM_I≈utTriggîSour˚
;

1217 
TIMx
->
SMCR
 = 
tmpsm¸
;

1218 
	}
}

1239 
	$TIM_EncodîI¡îÁ˚C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EncodîMode
,

1240 
uöt16_t
 
TIM_IC1Pﬁ¨ôy
, uöt16_à
TIM_IC2Pﬁ¨ôy
)

1242 
uöt16_t
 
tmpsm¸
 = 0;

1243 
uöt16_t
 
tmpccmr1
 = 0;

1244 
uöt16_t
 
tmpc˚r
 = 0;

1247 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1248 
	`as£π_∑øm
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodîMode
));

1249 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pﬁ¨ôy
));

1250 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pﬁ¨ôy
));

1253 
tmpsm¸
 = 
TIMx
->
SMCR
;

1256 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1259 
tmpc˚r
 = 
TIMx
->
CCER
;

1262 
tmpsm¸
 &
SMCR_SMS_Mask
;

1263 
tmpsm¸
 |
TIM_EncodîMode
;

1266 
tmpccmr1
 &
CCMR_CC13S_Mask
 & 
CCMR_CC24S_Mask
;

1267 
tmpccmr1
 |
CCMR_TI13Dúe˘_Së
 | 
CCMR_TI24Dúe˘_Së
;

1270 
tmpc˚r
 &
CCER_CC1P_Re£t
 & 
CCER_CC2P_Re£t
;

1271 
tmpc˚r
 |(
uöt16_t
)(
TIM_IC1Pﬁ¨ôy
 | (uöt16_t)(
TIM_IC2Pﬁ¨ôy
 << (uint16_t)4));

1274 
TIMx
->
SMCR
 = 
tmpsm¸
;

1277 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1280 
TIMx
->
CCER
 = 
tmpc˚r
;

1281 
	}
}

1292 
	$TIM_F‹˚dOC1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1294 
uöt16_t
 
tmpccmr1
 = 0;

1296 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1297 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1298 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1300 
tmpccmr1
 &
CCMR_OC13M_Mask
;

1302 
tmpccmr1
 |
TIM_F‹˚dA˘i⁄
;

1304 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1305 
	}
}

1316 
	$TIM_F‹˚dOC2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1318 
uöt16_t
 
tmpccmr1
 = 0;

1320 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1321 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1322 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1324 
tmpccmr1
 &
CCMR_OC24M_Mask
;

1326 
tmpccmr1
 |(
uöt16_t
)(
TIM_F‹˚dA˘i⁄
 << 8);

1328 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1329 
	}
}

1340 
	$TIM_F‹˚dOC3C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1342 
uöt16_t
 
tmpccmr2
 = 0;

1344 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1345 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1346 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1348 
tmpccmr2
 &
CCMR_OC13M_Mask
;

1350 
tmpccmr2
 |
TIM_F‹˚dA˘i⁄
;

1352 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1353 
	}
}

1364 
	$TIM_F‹˚dOC4C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1366 
uöt16_t
 
tmpccmr2
 = 0;

1368 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1369 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1370 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1372 
tmpccmr2
 &
CCMR_OC24M_Mask
;

1374 
tmpccmr2
 |(
uöt16_t
)(
TIM_F‹˚dA˘i⁄
 << 8);

1376 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1377 
	}
}

1386 
	$TIM_ARRPªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1389 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

1390 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1391 i‡(
NewSèã
 !
DISABLE
)

1394 
TIMx
->
CR1
 |
CR1_ARPE_Së
;

1399 
TIMx
->
CR1
 &
CR1_ARPE_Re£t
;

1401 
	}
}

1410 
	$TIM_Sñe˘COM
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1413 
	`as£π_∑øm
(
	`IS_TIM_18_PERIPH
(
TIMx
));

1414 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1415 i‡(
NewSèã
 !
DISABLE
)

1418 
TIMx
->
CR2
 |
CR2_CCUS_Së
;

1423 
TIMx
->
CR2
 &
CR2_CCUS_Re£t
;

1425 
	}
}

1434 
	$TIM_Sñe˘CCDMA
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1437 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1438 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1439 i‡(
NewSèã
 !
DISABLE
)

1442 
TIMx
->
CR2
 |
CR2_CCDS_Së
;

1447 
TIMx
->
CR2
 &
CR2_CCDS_Re£t
;

1449 
	}
}

1458 
	$TIM_CCPªlﬂdC⁄åﬁ
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1461 
	`as£π_∑øm
(
	`IS_TIM_18_PERIPH
(
TIMx
));

1462 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1463 i‡(
NewSèã
 !
DISABLE
)

1466 
TIMx
->
CR2
 |
CR2_CCPC_Së
;

1471 
TIMx
->
CR2
 &
CR2_CCPC_Re£t
;

1473 
	}
}

1484 
	$TIM_OC1PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1486 
uöt16_t
 
tmpccmr1
 = 0;

1488 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1489 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1490 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1492 
tmpccmr1
 &
CCMR_OC13PE_Re£t
;

1494 
tmpccmr1
 |
TIM_OCPªlﬂd
;

1496 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1497 
	}
}

1508 
	$TIM_OC2PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1510 
uöt16_t
 
tmpccmr1
 = 0;

1512 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1513 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1514 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1516 
tmpccmr1
 &
CCMR_OC24PE_Re£t
;

1518 
tmpccmr1
 |(
uöt16_t
)(
TIM_OCPªlﬂd
 << 8);

1520 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1521 
	}
}

1532 
	$TIM_OC3PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1534 
uöt16_t
 
tmpccmr2
 = 0;

1536 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1537 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1538 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1540 
tmpccmr2
 &
CCMR_OC13PE_Re£t
;

1542 
tmpccmr2
 |
TIM_OCPªlﬂd
;

1544 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1545 
	}
}

1556 
	$TIM_OC4PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1558 
uöt16_t
 
tmpccmr2
 = 0;

1560 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1561 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1562 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1564 
tmpccmr2
 &
CCMR_OC24PE_Re£t
;

1566 
tmpccmr2
 |(
uöt16_t
)(
TIM_OCPªlﬂd
 << 8);

1568 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1569 
	}
}

1580 
	$TIM_OC1Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1582 
uöt16_t
 
tmpccmr1
 = 0;

1584 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1585 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1587 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1589 
tmpccmr1
 &
CCMR_OC13FE_Re£t
;

1591 
tmpccmr1
 |
TIM_OCFa°
;

1593 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1594 
	}
}

1605 
	$TIM_OC2Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1607 
uöt16_t
 
tmpccmr1
 = 0;

1609 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1610 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1612 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1614 
tmpccmr1
 &
CCMR_OC24FE_Re£t
;

1616 
tmpccmr1
 |(
uöt16_t
)(
TIM_OCFa°
 << 8);

1618 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1619 
	}
}

1630 
	$TIM_OC3Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1632 
uöt16_t
 
tmpccmr2
 = 0;

1634 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1635 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1637 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1639 
tmpccmr2
 &
CCMR_OC13FE_Re£t
;

1641 
tmpccmr2
 |
TIM_OCFa°
;

1643 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1644 
	}
}

1655 
	$TIM_OC4Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1657 
uöt16_t
 
tmpccmr2
 = 0;

1659 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1660 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1662 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1664 
tmpccmr2
 &
CCMR_OC24FE_Re£t
;

1666 
tmpccmr2
 |(
uöt16_t
)(
TIM_OCFa°
 << 8);

1668 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1669 
	}
}

1680 
	$TIM_CÀ¨OC1Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1682 
uöt16_t
 
tmpccmr1
 = 0;

1684 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1685 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1686 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1688 
tmpccmr1
 &
CCMR_OC13CE_Re£t
;

1690 
tmpccmr1
 |
TIM_OCCÀ¨
;

1692 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1693 
	}
}

1704 
	$TIM_CÀ¨OC2Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1706 
uöt16_t
 
tmpccmr1
 = 0;

1708 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1709 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1710 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1712 
tmpccmr1
 &
CCMR_OC24CE_Re£t
;

1714 
tmpccmr1
 |(
uöt16_t
)(
TIM_OCCÀ¨
 << 8);

1716 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1717 
	}
}

1728 
	$TIM_CÀ¨OC3Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1730 
uöt16_t
 
tmpccmr2
 = 0;

1732 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1733 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1734 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1736 
tmpccmr2
 &
CCMR_OC13CE_Re£t
;

1738 
tmpccmr2
 |
TIM_OCCÀ¨
;

1740 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1741 
	}
}

1752 
	$TIM_CÀ¨OC4Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1754 
uöt16_t
 
tmpccmr2
 = 0;

1756 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1757 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1758 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1760 
tmpccmr2
 &
CCMR_OC24CE_Re£t
;

1762 
tmpccmr2
 |(
uöt16_t
)(
TIM_OCCÀ¨
 << 8);

1764 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1765 
	}
}

1776 
	$TIM_OC1Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1778 
uöt16_t
 
tmpc˚r
 = 0;

1780 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1781 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1782 
tmpc˚r
 = 
TIMx
->
CCER
;

1784 
tmpc˚r
 &
CCER_CC1P_Re£t
;

1785 
tmpc˚r
 |
TIM_OCPﬁ¨ôy
;

1787 
TIMx
->
CCER
 = 
tmpc˚r
;

1788 
	}
}

1799 
	$TIM_OC1NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
)

1801 
uöt16_t
 
tmpc˚r
 = 0;

1803 
	`as£π_∑øm
(
	`IS_TIM_18_PERIPH
(
TIMx
));

1804 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPﬁ¨ôy
));

1806 
tmpc˚r
 = 
TIMx
->
CCER
;

1808 
tmpc˚r
 &
CCER_CC1NP_Re£t
;

1809 
tmpc˚r
 |
TIM_OCNPﬁ¨ôy
;

1811 
TIMx
->
CCER
 = 
tmpc˚r
;

1812 
	}
}

1823 
	$TIM_OC2Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1825 
uöt16_t
 
tmpc˚r
 = 0;

1827 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1828 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1829 
tmpc˚r
 = 
TIMx
->
CCER
;

1831 
tmpc˚r
 &
CCER_CC2P_Re£t
;

1832 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCPﬁ¨ôy
 << 4);

1834 
TIMx
->
CCER
 = 
tmpc˚r
;

1835 
	}
}

1846 
	$TIM_OC2NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
)

1848 
uöt16_t
 
tmpc˚r
 = 0;

1850 
	`as£π_∑øm
(
	`IS_TIM_18_PERIPH
(
TIMx
));

1851 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPﬁ¨ôy
));

1853 
tmpc˚r
 = 
TIMx
->
CCER
;

1855 
tmpc˚r
 &
CCER_CC2NP_Re£t
;

1856 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCNPﬁ¨ôy
 << 4);

1858 
TIMx
->
CCER
 = 
tmpc˚r
;

1859 
	}
}

1870 
	$TIM_OC3Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1872 
uöt16_t
 
tmpc˚r
 = 0;

1874 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1875 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1876 
tmpc˚r
 = 
TIMx
->
CCER
;

1878 
tmpc˚r
 &
CCER_CC3P_Re£t
;

1879 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCPﬁ¨ôy
 << 8);

1881 
TIMx
->
CCER
 = 
tmpc˚r
;

1882 
	}
}

1893 
	$TIM_OC3NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
)

1895 
uöt16_t
 
tmpc˚r
 = 0;

1898 
	`as£π_∑øm
(
	`IS_TIM_18_PERIPH
(
TIMx
));

1899 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPﬁ¨ôy
));

1901 
tmpc˚r
 = 
TIMx
->
CCER
;

1903 
tmpc˚r
 &
CCER_CC3NP_Re£t
;

1904 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCNPﬁ¨ôy
 << 8);

1906 
TIMx
->
CCER
 = 
tmpc˚r
;

1907 
	}
}

1918 
	$TIM_OC4Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1920 
uöt16_t
 
tmpc˚r
 = 0;

1922 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1923 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1924 
tmpc˚r
 = 
TIMx
->
CCER
;

1926 
tmpc˚r
 &
CCER_CC4P_Re£t
;

1927 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCPﬁ¨ôy
 << 12);

1929 
TIMx
->
CCER
 = 
tmpc˚r
;

1930 
	}
}

1945 
	$TIM_CCxCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCx
)

1947 
uöt16_t
 
tmp
 = 0;

1950 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1951 
	`as£π_∑øm
(
	`IS_TIM_CHANNEL
(
TIM_Ch™√l
));

1952 
	`as£π_∑øm
(
	`IS_TIM_CCX
(
TIM_CCx
));

1954 
tmp
 = 
CCER_CCE_Së
 << 
TIM_Ch™√l
;

1957 
TIMx
->
CCER
 &(
uöt16_t
)~ 
tmp
;

1960 
TIMx
->
CCER
 |(
uöt16_t
)(
TIM_CCx
 << 
TIM_Ch™√l
);

1961 
	}
}

1975 
	$TIM_CCxNCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCxN
)

1977 
uöt16_t
 
tmp
 = 0;

1980 
	`as£π_∑øm
(
	`IS_TIM_18_PERIPH
(
TIMx
));

1981 
	`as£π_∑øm
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Ch™√l
));

1982 
	`as£π_∑øm
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

1984 
tmp
 = 
CCER_CCNE_Së
 << 
TIM_Ch™√l
;

1987 
TIMx
->
CCER
 &(
uöt16_t
Ë~
tmp
;

1990 
TIMx
->
CCER
 |(
uöt16_t
)(
TIM_CCxN
 << 
TIM_Ch™√l
);

1991 
	}
}

2016 
	$TIM_Sñe˘OCxM
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_OCMode
)

2018 
uöt32_t
 
tmp
 = 0;

2019 
uöt16_t
 
tmp1
 = 0;

2022 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2023 
	`as£π_∑øm
(
	`IS_TIM_CHANNEL
(
TIM_Ch™√l
));

2024 
	`as£π_∑øm
(
	`IS_TIM_OCM
(
TIM_OCMode
));

2026 
tmp
 = (
uöt32_t
Ë
TIMx
;

2027 
tmp
 +
CCMR_Off£t
;

2029 
tmp1
 = 
CCER_CCE_Së
 << (
uöt16_t
)
TIM_Ch™√l
;

2032 
TIMx
->
CCER
 &(
uöt16_t
Ë~
tmp1
;

2034 if((
TIM_Ch™√l
 =
TIM_Ch™√l_1
Ë||(TIM_Ch™√»=
TIM_Ch™√l_3
))

2036 
tmp
 +(
TIM_Ch™√l
>>1);

2039 *(
__IO
 
uöt32_t
 *Ë
tmp
 &
CCMR_OC13M_Mask
;

2042 *(
__IO
 
uöt32_t
 *Ë
tmp
 |
TIM_OCMode
;

2046 
tmp
 +(
uöt16_t
)(
TIM_Ch™√l
 - (uint16_t)4)>> (uint16_t)1;

2049 *(
__IO
 
uöt32_t
 *Ë
tmp
 &
CCMR_OC24M_Mask
;

2052 *(
__IO
 
uöt32_t
 *Ë
tmp
 |(
uöt16_t
)(
TIM_OCMode
 << 8);

2054 
	}
}

2063 
	$TIM_Upd©eDißbÀC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2066 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2067 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2068 i‡(
NewSèã
 !
DISABLE
)

2071 
TIMx
->
CR1
 |
CR1_UDIS_Së
;

2076 
TIMx
->
CR1
 &
CR1_UDIS_Re£t
;

2078 
	}
}

2091 
	$TIM_Upd©eReque°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Upd©eSour˚
)

2094 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2095 
	`as£π_∑øm
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_Upd©eSour˚
));

2096 i‡(
TIM_Upd©eSour˚
 !
TIM_Upd©eSour˚_GlobÆ
)

2099 
TIMx
->
CR1
 |
CR1_URS_Së
;

2104 
TIMx
->
CR1
 &
CR1_URS_Re£t
;

2106 
	}
}

2115 
	$TIM_Sñe˘HÆlSís‹
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2118 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2119 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2120 i‡(
NewSèã
 !
DISABLE
)

2123 
TIMx
->
CR2
 |
CR2_TI1S_Së
;

2128 
TIMx
->
CR2
 &
CR2_TI1S_Re£t
;

2130 
	}
}

2141 
	$TIM_Sñe˘O√Pul£Mode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OPMode
)

2144 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2145 
	`as£π_∑øm
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

2147 
TIMx
->
CR1
 &
CR1_OPM_Re£t
;

2149 
TIMx
->
CR1
 |
TIM_OPMode
;

2150 
	}
}

2173 
	$TIM_Sñe˘OuçutTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TRGOSour˚
)

2176 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2177 
	`as£π_∑øm
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour˚
));

2179 
TIMx
->
CR2
 &
CR2_MMS_Mask
;

2181 
TIMx
->
CR2
 |
TIM_TRGOSour˚
;

2182 
	}
}

2196 
	$TIM_Sñe˘SœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_SœveMode
)

2199 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2200 
	`as£π_∑øm
(
	`IS_TIM_SLAVE_MODE
(
TIM_SœveMode
));

2202 
TIMx
->
SMCR
 &
SMCR_SMS_Mask
;

2204 
TIMx
->
SMCR
 |
TIM_SœveMode
;

2205 
	}
}

2217 
	$TIM_Sñe˘Ma°îSœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ma°îSœveMode
)

2220 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2221 
	`as£π_∑øm
(
	`IS_TIM_MSM_STATE
(
TIM_Ma°îSœveMode
));

2223 
TIMx
->
SMCR
 &
SMCR_MSM_Re£t
;

2226 
TIMx
->
SMCR
 |
TIM_Ma°îSœveMode
;

2227 
	}
}

2235 
	$TIM_SëCou¡î
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Cou¡î
)

2238 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2240 
TIMx
->
CNT
 = 
Cou¡î
;

2241 
	}
}

2249 
	$TIM_SëAut‹ñﬂd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Aut‹ñﬂd
)

2252 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2254 
TIMx
->
ARR
 = 
Aut‹ñﬂd
;

2255 
	}
}

2263 
	$TIM_SëCom∑ª1
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Com∑ª1
)

2266 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2268 
TIMx
->
CCR1
 = 
Com∑ª1
;

2269 
	}
}

2277 
	$TIM_SëCom∑ª2
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Com∑ª2
)

2280 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2282 
TIMx
->
CCR2
 = 
Com∑ª2
;

2283 
	}
}

2291 
	$TIM_SëCom∑ª3
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Com∑ª3
)

2294 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2296 
TIMx
->
CCR3
 = 
Com∑ª3
;

2297 
	}
}

2305 
	$TIM_SëCom∑ª4
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Com∑ª4
)

2308 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2310 
TIMx
->
CCR4
 = 
Com∑ª4
;

2311 
	}
}

2324 
	$TIM_SëIC1PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2327 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2328 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2330 
TIMx
->
CCMR1
 &
CCMR_IC13PSC_Mask
;

2332 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2333 
	}
}

2346 
	$TIM_SëIC2PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2349 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2350 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2352 
TIMx
->
CCMR1
 &
CCMR_IC24PSC_Mask
;

2354 
TIMx
->
CCMR1
 |(
uöt16_t
)(
TIM_ICPSC
 << 8);

2355 
	}
}

2368 
	$TIM_SëIC3PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2371 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2372 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2374 
TIMx
->
CCMR2
 &
CCMR_IC13PSC_Mask
;

2376 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2377 
	}
}

2390 
	$TIM_SëIC4PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2393 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2394 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2396 
TIMx
->
CCMR2
 &
CCMR_IC24PSC_Mask
;

2398 
TIMx
->
CCMR2
 |(
uöt16_t
)(
TIM_ICPSC
 << 8);

2399 
	}
}

2411 
	$TIM_SëClockDivisi⁄
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_CKD
)

2414 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2415 
	`as£π_∑øm
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

2417 
TIMx
->
CR1
 &
CR1_CKD_Mask
;

2419 
TIMx
->
CR1
 |
TIM_CKD
;

2420 
	}
}

2427 
uöt16_t
 
	$TIM_GëC≠tuª1
(
TIM_Ty≥Def
* 
TIMx
)

2430 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2432  
TIMx
->
CCR1
;

2433 
	}
}

2440 
uöt16_t
 
	$TIM_GëC≠tuª2
(
TIM_Ty≥Def
* 
TIMx
)

2443 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2445  
TIMx
->
CCR2
;

2446 
	}
}

2453 
uöt16_t
 
	$TIM_GëC≠tuª3
(
TIM_Ty≥Def
* 
TIMx
)

2456 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2458  
TIMx
->
CCR3
;

2459 
	}
}

2466 
uöt16_t
 
	$TIM_GëC≠tuª4
(
TIM_Ty≥Def
* 
TIMx
)

2469 
	`as£π_∑øm
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2471  
TIMx
->
CCR4
;

2472 
	}
}

2479 
uöt16_t
 
	$TIM_GëCou¡î
(
TIM_Ty≥Def
* 
TIMx
)

2482 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2484  
TIMx
->
CNT
;

2485 
	}
}

2492 
uöt16_t
 
	$TIM_GëPªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
)

2495 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2497  
TIMx
->
PSC
;

2498 
	}
}

2522 
FœgSètus
 
	$TIM_GëFœgSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
)

2524 
ITSètus
 
bô°©us
 = 
RESET
;

2526 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2527 
	`as£π_∑øm
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2529 i‡((
TIMx
->
SR
 & 
TIM_FLAG
Ë!(
uöt16_t
)
RESET
)

2531 
bô°©us
 = 
SET
;

2535 
bô°©us
 = 
RESET
;

2537  
bô°©us
;

2538 
	}
}

2562 
	$TIM_CÀ¨Fœg
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
)

2565 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2566 
	`as£π_∑øm
(
	`IS_TIM_CLEAR_FLAG
(
TIM_FLAG
));

2569 
TIMx
->
SR
 = (
uöt16_t
)~
TIM_FLAG
;

2570 
	}
}

2590 
ITSètus
 
	$TIM_GëITSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
)

2592 
ITSètus
 
bô°©us
 = 
RESET
;

2593 
uöt16_t
 
ô°©us
 = 0x0, 
ôíabÀ
 = 0x0;

2595 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2596 
	`as£π_∑øm
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2598 
ô°©us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2600 
ôíabÀ
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2601 i‡((
ô°©us
 !(
uöt16_t
)
RESET
Ë&& (
ôíabÀ
 != (uint16_t)RESET))

2603 
bô°©us
 = 
SET
;

2607 
bô°©us
 = 
RESET
;

2609  
bô°©us
;

2610 
	}
}

2630 
	$TIM_CÀ¨ITPídögBô
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
)

2633 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2634 
	`as£π_∑øm
(
	`IS_TIM_IT
(
TIM_IT
));

2636 
TIMx
->
SR
 = (
uöt16_t
)~
TIM_IT
;

2637 
	}
}

2655 
	$TI1_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

2656 
uöt16_t
 
TIM_ICFûãr
)

2658 
uöt16_t
 
tmpccmr1
 = 0, 
tmpc˚r
 = 0;

2660 
TIMx
->
CCER
 &
CCER_CC1E_Re£t
;

2661 
tmpccmr1
 = 
TIMx
->
CCMR1
;

2662 
tmpc˚r
 = 
TIMx
->
CCER
;

2664 
tmpccmr1
 &
CCMR_CC13S_Mask
 & 
CCMR_IC13F_Mask
;

2665 
tmpccmr1
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 | (uöt16_t)(
TIM_ICFûãr
 << (uint16_t)4));

2667 
tmpc˚r
 &
CCER_CC1P_Re£t
;

2668 
tmpc˚r
 |(
uöt16_t
)(
TIM_ICPﬁ¨ôy
 | (uöt16_t)
CCER_CC1E_Së
);

2670 
TIMx
->
CCMR1
 = 
tmpccmr1
;

2671 
TIMx
->
CCER
 = 
tmpc˚r
;

2672 
	}
}

2690 
	$TI2_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

2691 
uöt16_t
 
TIM_ICFûãr
)

2693 
uöt16_t
 
tmpccmr1
 = 0, 
tmpc˚r
 = 0, 
tmp
 = 0;

2695 
TIMx
->
CCER
 &
CCER_CC2E_Re£t
;

2696 
tmpccmr1
 = 
TIMx
->
CCMR1
;

2697 
tmpc˚r
 = 
TIMx
->
CCER
;

2698 
tmp
 = (
uöt16_t
)(
TIM_ICPﬁ¨ôy
 << 4);

2700 
tmpccmr1
 &
CCMR_CC24S_Mask
 & 
CCMR_IC24F_Mask
;

2701 
tmpccmr1
 |(
uöt16_t
)(
TIM_ICFûãr
 << 12);

2702 
tmpccmr1
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 << 8);

2704 
tmpc˚r
 &
CCER_CC2P_Re£t
;

2705 
tmpc˚r
 |(
uöt16_t
)(
tmp
 | (uöt16_t)
CCER_CC2E_Së
);

2707 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

2708 
TIMx
->
CCER
 = 
tmpc˚r
;

2709 
	}
}

2727 
	$TI3_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

2728 
uöt16_t
 
TIM_ICFûãr
)

2730 
uöt16_t
 
tmpccmr2
 = 0, 
tmpc˚r
 = 0, 
tmp
 = 0;

2732 
TIMx
->
CCER
 &
CCER_CC3E_Re£t
;

2733 
tmpccmr2
 = 
TIMx
->
CCMR2
;

2734 
tmpc˚r
 = 
TIMx
->
CCER
;

2735 
tmp
 = (
uöt16_t
)(
TIM_ICPﬁ¨ôy
 << 8);

2737 
tmpccmr2
 &
CCMR_CC13S_Mask
 & 
CCMR_IC13F_Mask
;

2738 
tmpccmr2
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 | (uöt16_t)(
TIM_ICFûãr
 << (uint16_t)4));

2740 
tmpc˚r
 &
CCER_CC3P_Re£t
;

2741 
tmpc˚r
 |(
uöt16_t
)(
tmp
 | (uöt16_t)
CCER_CC3E_Së
);

2743 
TIMx
->
CCMR2
 = 
tmpccmr2
;

2744 
TIMx
->
CCER
 = 
tmpc˚r
;

2745 
	}
}

2763 
	$TI4_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

2764 
uöt16_t
 
TIM_ICFûãr
)

2766 
uöt16_t
 
tmpccmr2
 = 0, 
tmpc˚r
 = 0, 
tmp
 = 0;

2769 
TIMx
->
CCER
 &
CCER_CC4E_Re£t
;

2770 
tmpccmr2
 = 
TIMx
->
CCMR2
;

2771 
tmpc˚r
 = 
TIMx
->
CCER
;

2772 
tmp
 = (
uöt16_t
)(
TIM_ICPﬁ¨ôy
 << 12);

2775 
tmpccmr2
 &
CCMR_CC24S_Mask
 & 
CCMR_IC24F_Mask
;

2776 
tmpccmr2
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 << 8);

2777 
tmpccmr2
 |(
uöt16_t
)(
TIM_ICFûãr
 << 12);

2780 
tmpc˚r
 &
CCER_CC4P_Re£t
;

2781 
tmpc˚r
 |(
uöt16_t
)(
tmp
 | (uöt16_t)
CCER_CC4E_Së
);

2783 
TIMx
->
CCMR2
 = 
tmpccmr2
;

2784 
TIMx
->
CCER
 = 
tmpc˚r
 ;

2785 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_usart.c

22 
	~"°m32f10x_ußπ.h
"

23 
	~"°m32f10x_rcc.h
"

46 
	#CR1_UE_Së
 ((
uöt16_t
)0x2000Ë

	)

47 
	#CR1_UE_Re£t
 ((
uöt16_t
)0xDFFFË

	)

49 
	#CR1_WAKE_Mask
 ((
uöt16_t
)0xF7FFË

	)

51 
	#CR1_RWU_Së
 ((
uöt16_t
)0x0002Ë

	)

52 
	#CR1_RWU_Re£t
 ((
uöt16_t
)0xFFFDË

	)

53 
	#CR1_SBK_Së
 ((
uöt16_t
)0x0001Ë

	)

54 
	#CR1_CLEAR_Mask
 ((
uöt16_t
)0xE9F3Ë

	)

55 
	#CR2_Addªss_Mask
 ((
uöt16_t
)0xFFF0Ë

	)

57 
	#CR2_LINEN_Së
 ((
uöt16_t
)0x4000Ë

	)

58 
	#CR2_LINEN_Re£t
 ((
uöt16_t
)0xBFFFË

	)

60 
	#CR2_LBDL_Mask
 ((
uöt16_t
)0xFFDFË

	)

61 
	#CR2_STOP_CLEAR_Mask
 ((
uöt16_t
)0xCFFFË

	)

62 
	#CR2_CLOCK_CLEAR_Mask
 ((
uöt16_t
)0xF0FFË

	)

64 
	#CR3_SCEN_Së
 ((
uöt16_t
)0x0020Ë

	)

65 
	#CR3_SCEN_Re£t
 ((
uöt16_t
)0xFFDFË

	)

67 
	#CR3_NACK_Së
 ((
uöt16_t
)0x0010Ë

	)

68 
	#CR3_NACK_Re£t
 ((
uöt16_t
)0xFFEFË

	)

70 
	#CR3_HDSEL_Së
 ((
uöt16_t
)0x0008Ë

	)

71 
	#CR3_HDSEL_Re£t
 ((
uöt16_t
)0xFFF7Ë

	)

73 
	#CR3_IRLP_Mask
 ((
uöt16_t
)0xFFFBË

	)

74 
	#CR3_CLEAR_Mask
 ((
uöt16_t
)0xFCFFË

	)

76 
	#CR3_IREN_Së
 ((
uöt16_t
)0x0002Ë

	)

77 
	#CR3_IREN_Re£t
 ((
uöt16_t
)0xFFFDË

	)

78 
	#GTPR_LSB_Mask
 ((
uöt16_t
)0x00FFË

	)

79 
	#GTPR_MSB_Mask
 ((
uöt16_t
)0xFF00Ë

	)

80 
	#IT_Mask
 ((
uöt16_t
)0x001FË

	)

120 
	$USART_DeInô
(
USART_Ty≥Def
* 
USARTx
)

123 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

125 i‡(
USARTx
 =
USART1
)

127 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART1
, 
ENABLE
);

128 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART1
, 
DISABLE
);

130 i‡(
USARTx
 =
USART2
)

132 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART2
, 
ENABLE
);

133 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART2
, 
DISABLE
);

135 i‡(
USARTx
 =
USART3
)

137 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART3
, 
ENABLE
);

138 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART3
, 
DISABLE
);

140 i‡(
USARTx
 =
UART4
)

142 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART4
, 
ENABLE
);

143 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART4
, 
DISABLE
);

147 i‡(
USARTx
 =
UART5
)

149 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART5
, 
ENABLE
);

150 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART5
, 
DISABLE
);

153 
	}
}

165 
	$USART_Inô
(
USART_Ty≥Def
* 
USARTx
, 
USART_InôTy≥Def
* 
USART_InôSåu˘
)

167 
uöt32_t
 
tm¥eg
 = 0x00, 
≠b˛ock
 = 0x00;

168 
uöt32_t
 
öãgîdividî
 = 0x00;

169 
uöt32_t
 
‰a˘i⁄Ædividî
 = 0x00;

170 
uöt32_t
 
ußπxba£
 = 0;

171 
RCC_ClocksTy≥Def
 
RCC_ClocksSètus
;

173 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

174 
	`as£π_∑øm
(
	`IS_USART_BAUDRATE
(
USART_InôSåu˘
->
USART_BaudR©e
));

175 
	`as£π_∑øm
(
	`IS_USART_WORD_LENGTH
(
USART_InôSåu˘
->
USART_W‹dLígth
));

176 
	`as£π_∑øm
(
	`IS_USART_STOPBITS
(
USART_InôSåu˘
->
USART_St›Bôs
));

177 
	`as£π_∑øm
(
	`IS_USART_PARITY
(
USART_InôSåu˘
->
USART_P¨ôy
));

178 
	`as£π_∑øm
(
	`IS_USART_MODE
(
USART_InôSåu˘
->
USART_Mode
));

179 
	`as£π_∑øm
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
));

181 i‡(
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
 !
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
)

183 
	`as£π_∑øm
(
	`IS_USART_123_PERIPH
(
USARTx
));

186 
ußπxba£
 = (
uöt32_t
)
USARTx
;

189 
tm¥eg
 = 
USARTx
->
CR2
;

191 
tm¥eg
 &
CR2_STOP_CLEAR_Mask
;

194 
tm¥eg
 |(
uöt32_t
)
USART_InôSåu˘
->
USART_St›Bôs
;

197 
USARTx
->
CR2
 = (
uöt16_t
)
tm¥eg
;

200 
tm¥eg
 = 
USARTx
->
CR1
;

202 
tm¥eg
 &
CR1_CLEAR_Mask
;

207 
tm¥eg
 |(
uöt32_t
)
USART_InôSåu˘
->
USART_W‹dLígth
 | USART_InôSåu˘->
USART_P¨ôy
 |

208 
USART_InôSåu˘
->
USART_Mode
;

210 
USARTx
->
CR1
 = (
uöt16_t
)
tm¥eg
;

213 
tm¥eg
 = 
USARTx
->
CR3
;

215 
tm¥eg
 &
CR3_CLEAR_Mask
;

218 
tm¥eg
 |
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
;

220 
USARTx
->
CR3
 = (
uöt16_t
)
tm¥eg
;

224 
	`RCC_GëClocksFªq
(&
RCC_ClocksSètus
);

225 i‡(
ußπxba£
 =
USART1_BASE
)

227 
≠b˛ock
 = 
RCC_ClocksSètus
.
PCLK2_Fªquícy
;

231 
≠b˛ock
 = 
RCC_ClocksSètus
.
PCLK1_Fªquícy
;

234 
öãgîdividî
 = ((0x19 * 
≠b˛ock
Ë/ (0x04 * (
USART_InôSåu˘
->
USART_BaudR©e
)));

235 
tm¥eg
 = (
öãgîdividî
 / 0x64) << 0x04;

237 
‰a˘i⁄Ædividî
 = 
öãgîdividî
 - (0x64 * (
tm¥eg
 >> 0x04));

238 
tm¥eg
 |((((
‰a˘i⁄Ædividî
 * 0x10Ë+ 0x32Ë/ 0x64)Ë& ((
uöt8_t
)0x0F);

240 
USARTx
->
BRR
 = (
uöt16_t
)
tm¥eg
;

241 
	}
}

249 
	$USART_Såu˘Inô
(
USART_InôTy≥Def
* 
USART_InôSåu˘
)

252 
USART_InôSåu˘
->
USART_BaudR©e
 = 9600;

253 
USART_InôSåu˘
->
USART_W‹dLígth
 = 
USART_W‹dLígth_8b
;

254 
USART_InôSåu˘
->
USART_St›Bôs
 = 
USART_St›Bôs_1
;

255 
USART_InôSåu˘
->
USART_P¨ôy
 = 
USART_P¨ôy_No
 ;

256 
USART_InôSåu˘
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

257 
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
 = 
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
;

258 
	}
}

270 
	$USART_ClockInô
(
USART_Ty≥Def
* 
USARTx
, 
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
)

272 
uöt32_t
 
tm¥eg
 = 0x00;

274 
	`as£π_∑øm
(
	`IS_USART_123_PERIPH
(
USARTx
));

275 
	`as£π_∑øm
(
	`IS_USART_CLOCK
(
USART_ClockInôSåu˘
->
USART_Clock
));

276 
	`as£π_∑øm
(
	`IS_USART_CPOL
(
USART_ClockInôSåu˘
->
USART_CPOL
));

277 
	`as£π_∑øm
(
	`IS_USART_CPHA
(
USART_ClockInôSåu˘
->
USART_CPHA
));

278 
	`as£π_∑øm
(
	`IS_USART_LASTBIT
(
USART_ClockInôSåu˘
->
USART_La°Bô
));

281 
tm¥eg
 = 
USARTx
->
CR2
;

283 
tm¥eg
 &
CR2_CLOCK_CLEAR_Mask
;

289 
tm¥eg
 |(
uöt32_t
)
USART_ClockInôSåu˘
->
USART_Clock
 | USART_ClockInôSåu˘->
USART_CPOL
 |

290 
USART_ClockInôSåu˘
->
USART_CPHA
 | USART_ClockInôSåu˘->
USART_La°Bô
;

292 
USARTx
->
CR2
 = (
uöt16_t
)
tm¥eg
;

293 
	}
}

301 
	$USART_ClockSåu˘Inô
(
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
)

304 
USART_ClockInôSåu˘
->
USART_Clock
 = 
USART_Clock_DißbÀ
;

305 
USART_ClockInôSåu˘
->
USART_CPOL
 = 
USART_CPOL_Low
;

306 
USART_ClockInôSåu˘
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

307 
USART_ClockInôSåu˘
->
USART_La°Bô
 = 
USART_La°Bô_DißbÀ
;

308 
	}
}

319 
	$USART_Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

322 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

323 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

325 i‡(
NewSèã
 !
DISABLE
)

328 
USARTx
->
CR1
 |
CR1_UE_Së
;

333 
USARTx
->
CR1
 &
CR1_UE_Re£t
;

335 
	}
}

356 
	$USART_ITC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

358 
uöt32_t
 
ußπªg
 = 0x00, 
ôpos
 = 0x00, 
ômask
 = 0x00;

359 
uöt32_t
 
ußπxba£
 = 0x00;

361 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

362 
	`as£π_∑øm
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

363 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

365 i‡(
USART_IT
 =
USART_IT_CTS
)

367 
	`as£π_∑øm
(
	`IS_USART_123_PERIPH
(
USARTx
));

370 
ußπxba£
 = (
uöt32_t
)
USARTx
;

373 
ußπªg
 = (((
uöt8_t
)
USART_IT
) >> 0x05);

376 
ôpos
 = 
USART_IT
 & 
IT_Mask
;

377 
ômask
 = (((
uöt32_t
)0x01Ë<< 
ôpos
);

379 i‡(
ußπªg
 == 0x01)

381 
ußπxba£
 += 0x0C;

383 i‡(
ußπªg
 == 0x02)

385 
ußπxba£
 += 0x10;

389 
ußπxba£
 += 0x14;

391 i‡(
NewSèã
 !
DISABLE
)

393 *(
__IO
 
uöt32_t
*)
ußπxba£
 |
ômask
;

397 *(
__IO
 
uöt32_t
*)
ußπxba£
 &~
ômask
;

399 
	}
}

415 
	$USART_DMACmd
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

418 
	`as£π_∑øm
(
	`IS_USART_1234_PERIPH
(
USARTx
));

419 
	`as£π_∑øm
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

420 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

421 i‡(
NewSèã
 !
DISABLE
)

425 
USARTx
->
CR3
 |
USART_DMAReq
;

431 
USARTx
->
CR3
 &(
uöt16_t
)~
USART_DMAReq
;

433 
	}
}

443 
	$USART_SëAddªss
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Addªss
)

446 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

447 
	`as£π_∑øm
(
	`IS_USART_ADDRESS
(
USART_Addªss
));

450 
USARTx
->
CR2
 &
CR2_Addªss_Mask
;

452 
USARTx
->
CR2
 |
USART_Addªss
;

453 
	}
}

466 
	$USART_WakeUpC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_WakeUp
)

469 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

470 
	`as£π_∑øm
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

472 
USARTx
->
CR1
 &
CR1_WAKE_Mask
;

473 
USARTx
->
CR1
 |
USART_WakeUp
;

474 
	}
}

485 
	$USART_Re˚ivîWakeUpCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

488 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

489 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

491 i‡(
NewSèã
 !
DISABLE
)

494 
USARTx
->
CR1
 |
CR1_RWU_Së
;

499 
USARTx
->
CR1
 &
CR1_RWU_Re£t
;

501 
	}
}

514 
	$USART_LINBªakDëe˘LígthC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_LINBªakDëe˘Lígth
)

517 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

518 
	`as£π_∑øm
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBªakDëe˘Lígth
));

520 
USARTx
->
CR2
 &
CR2_LBDL_Mask
;

521 
USARTx
->
CR2
 |
USART_LINBªakDëe˘Lígth
;

522 
	}
}

533 
	$USART_LINCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

536 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

537 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

539 i‡(
NewSèã
 !
DISABLE
)

542 
USARTx
->
CR2
 |
CR2_LINEN_Së
;

547 
USARTx
->
CR2
 &
CR2_LINEN_Re£t
;

549 
	}
}

559 
	$USART_SídD©a
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
D©a
)

562 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

563 
	`as£π_∑øm
(
	`IS_USART_DATA
(
D©a
));

566 
USARTx
->
DR
 = (
D©a
 & (
uöt16_t
)0x01FF);

567 
	}
}

576 
uöt16_t
 
	$USART_Re˚iveD©a
(
USART_Ty≥Def
* 
USARTx
)

579 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

582  (
uöt16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

583 
	}
}

592 
	$USART_SídBªak
(
USART_Ty≥Def
* 
USARTx
)

595 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

598 
USARTx
->
CR1
 |
CR1_SBK_Së
;

599 
	}
}

608 
	$USART_SëGu¨dTime
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Gu¨dTime
)

611 
	`as£π_∑øm
(
	`IS_USART_123_PERIPH
(
USARTx
));

614 
USARTx
->
GTPR
 &
GTPR_LSB_Mask
;

616 
USARTx
->
GTPR
 |(
uöt16_t
)((uöt16_t)
USART_Gu¨dTime
 << 0x08);

617 
	}
}

628 
	$USART_SëPªsˇÀr
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_PªsˇÀr
)

631 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

634 
USARTx
->
GTPR
 &
GTPR_MSB_Mask
;

636 
USARTx
->
GTPR
 |
USART_PªsˇÀr
;

637 
	}
}

647 
	$USART_Sm¨tC¨dCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

650 
	`as£π_∑øm
(
	`IS_USART_123_PERIPH
(
USARTx
));

651 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

652 i‡(
NewSèã
 !
DISABLE
)

655 
USARTx
->
CR3
 |
CR3_SCEN_Së
;

660 
USARTx
->
CR3
 &
CR3_SCEN_Re£t
;

662 
	}
}

672 
	$USART_Sm¨tC¨dNACKCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

675 
	`as£π_∑øm
(
	`IS_USART_123_PERIPH
(
USARTx
));

676 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

677 i‡(
NewSèã
 !
DISABLE
)

680 
USARTx
->
CR3
 |
CR3_NACK_Së
;

685 
USARTx
->
CR3
 &
CR3_NACK_Re£t
;

687 
	}
}

698 
	$USART_HÆfDu∂exCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

701 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

702 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

704 i‡(
NewSèã
 !
DISABLE
)

707 
USARTx
->
CR3
 |
CR3_HDSEL_Së
;

712 
USARTx
->
CR3
 &
CR3_HDSEL_Re£t
;

714 
	}
}

727 
	$USART_IrDAC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IrDAMode
)

730 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

731 
	`as£π_∑øm
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

733 
USARTx
->
CR3
 &
CR3_IRLP_Mask
;

734 
USARTx
->
CR3
 |
USART_IrDAMode
;

735 
	}
}

746 
	$USART_IrDACmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

749 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

750 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

752 i‡(
NewSèã
 !
DISABLE
)

755 
USARTx
->
CR3
 |
CR3_IREN_Së
;

760 
USARTx
->
CR3
 &
CR3_IREN_Re£t
;

762 
	}
}

783 
FœgSètus
 
	$USART_GëFœgSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
)

785 
FœgSètus
 
bô°©us
 = 
RESET
;

787 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

788 
	`as£π_∑øm
(
	`IS_USART_FLAG
(
USART_FLAG
));

790 i‡(
USART_FLAG
 =
USART_FLAG_CTS
)

792 
	`as£π_∑øm
(
	`IS_USART_123_PERIPH
(
USARTx
));

795 i‡((
USARTx
->
SR
 & 
USART_FLAG
Ë!(
uöt16_t
)
RESET
)

797 
bô°©us
 = 
SET
;

801 
bô°©us
 = 
RESET
;

803  
bô°©us
;

804 
	}
}

832 
	$USART_CÀ¨Fœg
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
)

835 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

836 
	`as£π_∑øm
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

838 i‡((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

840 
	`as£π_∑øm
(
	`IS_USART_123_PERIPH
(
USARTx
));

843 
USARTx
->
SR
 = (
uöt16_t
)~
USART_FLAG
;

844 
	}
}

865 
ITSètus
 
	$USART_GëITSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
)

867 
uöt32_t
 
bôpos
 = 0x00, 
ômask
 = 0x00, 
ußπªg
 = 0x00;

868 
ITSètus
 
bô°©us
 = 
RESET
;

870 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

871 
	`as£π_∑øm
(
	`IS_USART_GET_IT
(
USART_IT
));

873 i‡(
USART_IT
 =
USART_IT_CTS
)

875 
	`as£π_∑øm
(
	`IS_USART_123_PERIPH
(
USARTx
));

879 
ußπªg
 = (((
uöt8_t
)
USART_IT
) >> 0x05);

881 
ômask
 = 
USART_IT
 & 
IT_Mask
;

882 
ômask
 = (
uöt32_t
)0x01 << itmask;

884 i‡(
ußπªg
 == 0x01)

886 
ômask
 &
USARTx
->
CR1
;

888 i‡(
ußπªg
 == 0x02)

890 
ômask
 &
USARTx
->
CR2
;

894 
ômask
 &
USARTx
->
CR3
;

897 
bôpos
 = 
USART_IT
 >> 0x08;

898 
bôpos
 = (
uöt32_t
)0x01 << bitpos;

899 
bôpos
 &
USARTx
->
SR
;

900 i‡((
ômask
 !(
uöt16_t
)
RESET
)&&(
bôpos
 != (uint16_t)RESET))

902 
bô°©us
 = 
SET
;

906 
bô°©us
 = 
RESET
;

909  
bô°©us
;

910 
	}
}

939 
	$USART_CÀ¨ITPídögBô
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
)

941 
uöt16_t
 
bôpos
 = 0x00, 
ômask
 = 0x00;

943 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

944 
	`as£π_∑øm
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

946 i‡(
USART_IT
 =
USART_IT_CTS
)

948 
	`as£π_∑øm
(
	`IS_USART_123_PERIPH
(
USARTx
));

951 
bôpos
 = 
USART_IT
 >> 0x08;

952 
ômask
 = ((
uöt16_t
)0x01 << (uöt16_t)
bôpos
);

953 
USARTx
->
SR
 = (
uöt16_t
)~
ômask
;

954 
	}
}

	@Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_wwdg.c

22 
	~"°m32f10x_wwdg.h
"

23 
	~"°m32f10x_rcc.h
"

47 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

50 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

51 
	#EWI_BôNumbî
 0x09

	)

52 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32Ë+ (
EWI_BôNumbî
 * 4))

	)

57 
	#CR_WDGA_Së
 ((
uöt32_t
)0x00000080)

	)

60 
	#CFR_WDGTB_Mask
 ((
uöt32_t
)0xFFFFFE7F)

	)

61 
	#CFR_W_Mask
 ((
uöt32_t
)0xFFFFFF80)

	)

62 
	#BIT_Mask
 ((
uöt8_t
)0x7F)

	)

101 
	$WWDG_DeInô
()

103 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_WWDG
, 
ENABLE
);

104 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_WWDG
, 
DISABLE
);

105 
	}
}

117 
	$WWDG_SëPªsˇÀr
(
uöt32_t
 
WWDG_PªsˇÀr
)

119 
uöt32_t
 
tm¥eg
 = 0;

121 
	`as£π_∑øm
(
	`IS_WWDG_PRESCALER
(
WWDG_PªsˇÀr
));

123 
tm¥eg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_Mask
;

125 
tm¥eg
 |
WWDG_PªsˇÀr
;

127 
WWDG
->
CFR
 = 
tm¥eg
;

128 
	}
}

136 
	$WWDG_SëWödowVÆue
(
uöt8_t
 
WödowVÆue
)

138 
__IO
 
uöt32_t
 
tm¥eg
 = 0;

141 
	`as£π_∑øm
(
	`IS_WWDG_WINDOW_VALUE
(
WödowVÆue
));

144 
tm¥eg
 = 
WWDG
->
CFR
 & 
CFR_W_Mask
;

147 
tm¥eg
 |
WödowVÆue
 & (
uöt32_t
Ë
BIT_Mask
;

150 
WWDG
->
CFR
 = 
tm¥eg
;

151 
	}
}

158 
	$WWDG_E«bÀIT
()

160 *(
__IO
 
uöt32_t
 *Ë
CFR_EWI_BB
 = (uöt32_t)
ENABLE
;

161 
	}
}

169 
	$WWDG_SëCou¡î
(
uöt8_t
 
Cou¡î
)

172 
	`as£π_∑øm
(
	`IS_WWDG_COUNTER
(
Cou¡î
));

175 
WWDG
->
CR
 = 
Cou¡î
 & 
BIT_Mask
;

176 
	}
}

184 
	$WWDG_E«bÀ
(
uöt8_t
 
Cou¡î
)

187 
	`as£π_∑øm
(
	`IS_WWDG_COUNTER
(
Cou¡î
));

188 
WWDG
->
CR
 = 
CR_WDGA_Së
 | 
Cou¡î
;

189 
	}
}

196 
FœgSètus
 
	$WWDG_GëFœgSètus
()

198  (
FœgSètus
)(
WWDG
->
SR
);

199 
	}
}

206 
	$WWDG_CÀ¨Fœg
()

208 
WWDG
->
SR
 = (
uöt32_t
)
RESET
;

209 
	}
}

	@
1
.
0
239
12351
App/Adc.c
App/Adc.h
App/Calc_velocity.c
App/Calc_velocity.h
App/Comm_Command.c
App/Commutate_EC.c
App/Commutate_EC.h
App/Control_EC.c
App/Control_ON_OFF.c
App/Control_velocity.c
App/Current_Reg.c
App/Current_Reg.h
App/Current_protection.c
App/Current_protection.h
App/Detect_zero_cross.c
App/Detect_zero_cross.h
App/Drive_param.h
App/FreeRTOSConfig.h
App/Gen_event_comm.c
App/Gen_event_comm.h
App/Mes_time.c
App/Mes_time.h
App/ReadAccTab.c
App/Read_BackEMF.c
App/Read_R1R2R3.c
App/Read_param.c
App/Set_param.c
App/Velocity_Reg.c
App/Velocity_Reg.h
App/Voltage_protection.c
App/Voltage_protection.h
App/WriteAccTab.c
App/comm.c
App/main.c
App/params.c
App/rs485.c
App/rs485.h
App/sound.c
App/sound.h
App/stm32f10x_conf.h
App/util.c
App/util.h
Libraries/CMSIS/Core/CM3/stm32f10x.h
Libraries/CMSIS/Core/CM3/system_stm32f10x.c
Libraries/CMSIS/Core/CM3/system_stm32f10x.h
Libraries/FreeRTOS/Source/croutine.c
Libraries/FreeRTOS/Source/include/FreeRTOS.h
Libraries/FreeRTOS/Source/include/StackMacros.h
Libraries/FreeRTOS/Source/include/croutine.h
Libraries/FreeRTOS/Source/include/list.h
Libraries/FreeRTOS/Source/include/portable.h
Libraries/FreeRTOS/Source/include/projdefs.h
Libraries/FreeRTOS/Source/include/queue.h
Libraries/FreeRTOS/Source/include/semphr.h
Libraries/FreeRTOS/Source/include/task.h
Libraries/FreeRTOS/Source/list.c
Libraries/FreeRTOS/Source/portable/BCC/16BitDOS/Flsh186/port.c
Libraries/FreeRTOS/Source/portable/BCC/16BitDOS/Flsh186/prtmacro.h
Libraries/FreeRTOS/Source/portable/BCC/16BitDOS/PC/port.c
Libraries/FreeRTOS/Source/portable/BCC/16BitDOS/PC/prtmacro.h
Libraries/FreeRTOS/Source/portable/BCC/16BitDOS/common/portasm.h
Libraries/FreeRTOS/Source/portable/BCC/16BitDOS/common/portcomn.c
Libraries/FreeRTOS/Source/portable/CodeWarrior/ColdFire_V2/port.c
Libraries/FreeRTOS/Source/portable/CodeWarrior/ColdFire_V2/portmacro.h
Libraries/FreeRTOS/Source/portable/CodeWarrior/HCS12/port.c
Libraries/FreeRTOS/Source/portable/CodeWarrior/HCS12/portmacro.h
Libraries/FreeRTOS/Source/portable/GCC/ARM7_AT91FR40008/port.c
Libraries/FreeRTOS/Source/portable/GCC/ARM7_AT91FR40008/portISR.c
Libraries/FreeRTOS/Source/portable/GCC/ARM7_AT91FR40008/portmacro.h
Libraries/FreeRTOS/Source/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h
Libraries/FreeRTOS/Source/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h
Libraries/FreeRTOS/Source/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.c
Libraries/FreeRTOS/Source/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h
Libraries/FreeRTOS/Source/portable/GCC/ARM7_AT91SAM7S/port.c
Libraries/FreeRTOS/Source/portable/GCC/ARM7_AT91SAM7S/portISR.c
Libraries/FreeRTOS/Source/portable/GCC/ARM7_AT91SAM7S/portmacro.h
Libraries/FreeRTOS/Source/portable/GCC/ARM7_LPC2000/port.c
Libraries/FreeRTOS/Source/portable/GCC/ARM7_LPC2000/portISR.c
Libraries/FreeRTOS/Source/portable/GCC/ARM7_LPC2000/portmacro.h
Libraries/FreeRTOS/Source/portable/GCC/ARM7_LPC23xx/port.c
Libraries/FreeRTOS/Source/portable/GCC/ARM7_LPC23xx/portISR.c
Libraries/FreeRTOS/Source/portable/GCC/ARM7_LPC23xx/portmacro.h
Libraries/FreeRTOS/Source/portable/GCC/ARM_CM3/port.c
Libraries/FreeRTOS/Source/portable/GCC/ARM_CM3/portmacro.h
Libraries/FreeRTOS/Source/portable/GCC/ATMega323/port.c
Libraries/FreeRTOS/Source/portable/GCC/ATMega323/portmacro.h
Libraries/FreeRTOS/Source/portable/GCC/AVR32_UC3/port.c
Libraries/FreeRTOS/Source/portable/GCC/AVR32_UC3/portmacro.h
Libraries/FreeRTOS/Source/portable/GCC/ColdFire_V2/port.c
Libraries/FreeRTOS/Source/portable/GCC/ColdFire_V2/portmacro.h
Libraries/FreeRTOS/Source/portable/GCC/H8S2329/port.c
Libraries/FreeRTOS/Source/portable/GCC/H8S2329/portmacro.h
Libraries/FreeRTOS/Source/portable/GCC/HCS12/port.c
Libraries/FreeRTOS/Source/portable/GCC/HCS12/portmacro.h
Libraries/FreeRTOS/Source/portable/GCC/MCF5235/port.c
Libraries/FreeRTOS/Source/portable/GCC/MCF5235/portmacro.h
Libraries/FreeRTOS/Source/portable/GCC/MSP430F449/port.c
Libraries/FreeRTOS/Source/portable/GCC/MSP430F449/portmacro.h
Libraries/FreeRTOS/Source/portable/GCC/MicroBlaze/port.c
Libraries/FreeRTOS/Source/portable/GCC/MicroBlaze/portmacro.h
Libraries/FreeRTOS/Source/portable/GCC/PPC405_Xilinx/FPU_Macros.h
Libraries/FreeRTOS/Source/portable/GCC/PPC405_Xilinx/port.c
Libraries/FreeRTOS/Source/portable/GCC/PPC405_Xilinx/portmacro.h
Libraries/FreeRTOS/Source/portable/GCC/STR75x/port.c
Libraries/FreeRTOS/Source/portable/GCC/STR75x/portISR.c
Libraries/FreeRTOS/Source/portable/GCC/STR75x/portmacro.h
Libraries/FreeRTOS/Source/portable/IAR/78K0R/ISR_Support.h
Libraries/FreeRTOS/Source/portable/IAR/78K0R/port.c
Libraries/FreeRTOS/Source/portable/IAR/78K0R/portmacro.h
Libraries/FreeRTOS/Source/portable/IAR/ARM_CM3/port.c
Libraries/FreeRTOS/Source/portable/IAR/ARM_CM3/portmacro.h
Libraries/FreeRTOS/Source/portable/IAR/ATMega323/port.c
Libraries/FreeRTOS/Source/portable/IAR/ATMega323/portmacro.h
Libraries/FreeRTOS/Source/portable/IAR/AVR32_UC3/port.c
Libraries/FreeRTOS/Source/portable/IAR/AVR32_UC3/portmacro.h
Libraries/FreeRTOS/Source/portable/IAR/AVR32_UC3/read.c
Libraries/FreeRTOS/Source/portable/IAR/AVR32_UC3/write.c
Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h
Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h
Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h
Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h
Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h
Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h
Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/ISR_Support.h
Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h
Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h
Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h
Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/port.c
Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM7S64/portmacro.h
Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM9XE/ISR_Support.h
Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM9XE/port.c
Libraries/FreeRTOS/Source/portable/IAR/AtmelSAM9XE/portmacro.h
Libraries/FreeRTOS/Source/portable/IAR/LPC2000/ISR_Support.h
Libraries/FreeRTOS/Source/portable/IAR/LPC2000/port.c
Libraries/FreeRTOS/Source/portable/IAR/LPC2000/portmacro.h
Libraries/FreeRTOS/Source/portable/IAR/MSP430/port.c
Libraries/FreeRTOS/Source/portable/IAR/MSP430/portasm.h
Libraries/FreeRTOS/Source/portable/IAR/MSP430/portmacro.h
Libraries/FreeRTOS/Source/portable/IAR/STR71x/ISR_Support.h
Libraries/FreeRTOS/Source/portable/IAR/STR71x/port.c
Libraries/FreeRTOS/Source/portable/IAR/STR71x/portmacro.h
Libraries/FreeRTOS/Source/portable/IAR/STR75x/ISR_Support.h
Libraries/FreeRTOS/Source/portable/IAR/STR75x/port.c
Libraries/FreeRTOS/Source/portable/IAR/STR75x/portmacro.h
Libraries/FreeRTOS/Source/portable/IAR/STR91x/ISR_Support.h
Libraries/FreeRTOS/Source/portable/IAR/STR91x/port.c
Libraries/FreeRTOS/Source/portable/IAR/STR91x/portmacro.h
Libraries/FreeRTOS/Source/portable/IAR/V850ES/ISR_Support.h
Libraries/FreeRTOS/Source/portable/IAR/V850ES/port.c
Libraries/FreeRTOS/Source/portable/IAR/V850ES/portmacro.h
Libraries/FreeRTOS/Source/portable/MPLAB/PIC18F/port.c
Libraries/FreeRTOS/Source/portable/MPLAB/PIC18F/portmacro.h
Libraries/FreeRTOS/Source/portable/MPLAB/PIC18F/stdio.h
Libraries/FreeRTOS/Source/portable/MPLAB/PIC24_dsPIC/port.c
Libraries/FreeRTOS/Source/portable/MPLAB/PIC24_dsPIC/portmacro.h
Libraries/FreeRTOS/Source/portable/MPLAB/PIC32MX/ISR_Support.h
Libraries/FreeRTOS/Source/portable/MPLAB/PIC32MX/port.c
Libraries/FreeRTOS/Source/portable/MPLAB/PIC32MX/portmacro.h
Libraries/FreeRTOS/Source/portable/MemMang/heap_1.c
Libraries/FreeRTOS/Source/portable/MemMang/heap_2.c
Libraries/FreeRTOS/Source/portable/MemMang/heap_3.c
Libraries/FreeRTOS/Source/portable/Paradigm/Tern_EE/large_untested/port.c
Libraries/FreeRTOS/Source/portable/Paradigm/Tern_EE/large_untested/portasm.h
Libraries/FreeRTOS/Source/portable/Paradigm/Tern_EE/large_untested/portmacro.h
Libraries/FreeRTOS/Source/portable/Paradigm/Tern_EE/small/port.c
Libraries/FreeRTOS/Source/portable/Paradigm/Tern_EE/small/portasm.h
Libraries/FreeRTOS/Source/portable/Paradigm/Tern_EE/small/portmacro.h
Libraries/FreeRTOS/Source/portable/RVDS/ARM7_LPC21xx/port.c
Libraries/FreeRTOS/Source/portable/RVDS/ARM7_LPC21xx/portmacro.h
Libraries/FreeRTOS/Source/portable/RVDS/ARM_CM3/port.c
Libraries/FreeRTOS/Source/portable/RVDS/ARM_CM3/portmacro.h
Libraries/FreeRTOS/Source/portable/Rowley/MSP430F449/port.c
Libraries/FreeRTOS/Source/portable/Rowley/MSP430F449/portasm.h
Libraries/FreeRTOS/Source/portable/Rowley/MSP430F449/portmacro.h
Libraries/FreeRTOS/Source/portable/SDCC/Cygnal/port.c
Libraries/FreeRTOS/Source/portable/SDCC/Cygnal/portmacro.h
Libraries/FreeRTOS/Source/portable/Softune/MB91460/__STD_LIB_sbrk.c
Libraries/FreeRTOS/Source/portable/Softune/MB91460/port.c
Libraries/FreeRTOS/Source/portable/Softune/MB91460/portmacro.h
Libraries/FreeRTOS/Source/portable/Softune/MB96340/__STD_LIB_sbrk.c
Libraries/FreeRTOS/Source/portable/Softune/MB96340/port.c
Libraries/FreeRTOS/Source/portable/Softune/MB96340/portmacro.h
Libraries/FreeRTOS/Source/portable/WizC/PIC18/Drivers/Tick/Tick.c
Libraries/FreeRTOS/Source/portable/WizC/PIC18/Drivers/Tick/isrTick.c
Libraries/FreeRTOS/Source/portable/WizC/PIC18/addFreeRTOS.h
Libraries/FreeRTOS/Source/portable/WizC/PIC18/port.c
Libraries/FreeRTOS/Source/portable/WizC/PIC18/portmacro.h
Libraries/FreeRTOS/Source/portable/oWatcom/16BitDOS/Flsh186/port.c
Libraries/FreeRTOS/Source/portable/oWatcom/16BitDOS/Flsh186/portmacro.h
Libraries/FreeRTOS/Source/portable/oWatcom/16BitDOS/PC/port.c
Libraries/FreeRTOS/Source/portable/oWatcom/16BitDOS/PC/portmacro.h
Libraries/FreeRTOS/Source/portable/oWatcom/16BitDOS/common/portasm.h
Libraries/FreeRTOS/Source/portable/oWatcom/16BitDOS/common/portcomn.c
Libraries/FreeRTOS/Source/queue.c
Libraries/FreeRTOS/Source/tasks.c
Libraries/STM32F10x_StdPeriph_Driver/inc/misc.h
Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_adc.h
Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_bkp.h
Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_can.h
Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_crc.h
Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_dac.h
Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_dbgmcu.h
Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_dma.h
Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_exti.h
Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_flash.h
Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_fsmc.h
Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_gpio.h
Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_i2c.h
Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_iwdg.h
Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_pwr.h
Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_rcc.h
Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_rtc.h
Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_sdio.h
Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_spi.h
Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_tim.h
Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_usart.h
Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_wwdg.h
Libraries/STM32F10x_StdPeriph_Driver/src/misc.c
Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_adc.c
Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_bkp.c
Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_can.c
Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_crc.c
Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_dac.c
Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_dbgmcu.c
Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_dma.c
Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_exti.c
Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_flash.c
Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_fsmc.c
Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_gpio.c
Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_i2c.c
Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_iwdg.c
Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c
Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c
Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rtc.c
Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_sdio.c
Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_spi.c
Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_tim.c
Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_usart.c
Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_wwdg.c
