

================================================================
== Vitis HLS Report for 'backward_Pipeline_VITIS_LOOP_78_2'
================================================================
* Date:           Mon Dec 26 02:54:41 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.396 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2602|     2602|  13.010 us|  13.010 us|  2602|  2602|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_78_2  |     2600|     2600|       585|         32|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    191|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1513|    -|
|Register         |        -|    -|    7921|   1856|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    7921|   3560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       7|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln78_fu_2205_p2        |         +|   0|  0|   7|           7|           1|
    |add_ln81_10_fu_1988_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln81_11_fu_2009_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln81_12_fu_2030_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln81_13_fu_2051_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln81_14_fu_2072_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln81_1_fu_1694_p2      |         +|   0|  0|  10|          10|          10|
    |add_ln81_2_fu_1716_p2      |         +|   0|  0|  10|          10|          10|
    |add_ln81_3_fu_1772_p2      |         +|   0|  0|  11|          11|          11|
    |add_ln81_4_fu_1794_p2      |         +|   0|  0|  11|          11|          11|
    |add_ln81_5_fu_1815_p2      |         +|   0|  0|  11|          11|          11|
    |add_ln81_6_fu_1836_p2      |         +|   0|  0|  11|          11|          11|
    |add_ln81_7_fu_1924_p2      |         +|   0|  0|  12|          12|          12|
    |add_ln81_8_fu_1946_p2      |         +|   0|  0|  12|          12|          12|
    |add_ln81_9_fu_1967_p2      |         +|   0|  0|  12|          12|          12|
    |add_ln81_fu_1653_p2        |         +|   0|  0|   9|           9|           9|
    |ap_block_pp0_stage8_00001  |       and|   0|  0|   1|           1|           1|
    |icmp_ln78_fu_1608_p2       |      icmp|   0|  0|   4|           7|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln81_fu_1619_p2        |       xor|   0|  0|   8|           7|           8|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 191|         192|         189|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  149|         33|    1|         33|
    |ap_done_int                         |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter18            |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter17_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg    |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg    |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg    |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg    |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg    |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg    |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg    |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg    |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg    |    9|          2|    1|          2|
    |ap_sig_allocacmp_j_6                |    9|          2|    7|         14|
    |grad_y_address0                     |  149|         33|    6|        198|
    |grad_y_address1                     |  149|         33|    6|        198|
    |grp_fu_1357_p0                      |   53|         13|   32|        416|
    |grp_fu_1357_p1                      |  149|         33|   32|       1056|
    |grp_fu_1362_p0                      |   53|         13|   32|        416|
    |grp_fu_1362_p1                      |  149|         33|   32|       1056|
    |grp_fu_1366_p0                      |   37|          9|   32|        288|
    |grp_fu_1366_p1                      |   37|          9|   32|        288|
    |grp_fu_1370_p0                      |   37|          9|   32|        288|
    |grp_fu_1370_p1                      |   37|          9|   32|        288|
    |j_fu_240                            |    9|          2|    7|         14|
    |mid_10_blk_n                        |    9|          2|    1|          2|
    |net_next_next_first_param_address0  |  149|         33|   13|        429|
    |net_next_next_first_param_address1  |  149|         33|   13|        429|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               | 1513|        341|  331|       5455|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add_ln81_10_reg_2912                        |  12|   0|   12|          0|
    |add_ln81_11_reg_2947                        |  12|   0|   12|          0|
    |add_ln81_12_reg_2982                        |  12|   0|   12|          0|
    |add_ln81_13_reg_3017                        |  12|   0|   12|          0|
    |add_ln81_14_reg_3052                        |  12|   0|   12|          0|
    |add_ln81_1_reg_2389                         |  10|   0|   10|          0|
    |add_ln81_2_reg_2422                         |  10|   0|   10|          0|
    |add_ln81_3_reg_2512                         |  11|   0|   11|          0|
    |add_ln81_4_reg_2553                         |  11|   0|   11|          0|
    |add_ln81_5_reg_2594                         |  11|   0|   11|          0|
    |add_ln81_6_reg_2635                         |  11|   0|   11|          0|
    |add_ln81_7_reg_2807                         |  12|   0|   12|          0|
    |add_ln81_8_reg_2842                         |  12|   0|   12|          0|
    |add_ln81_9_reg_2877                         |  12|   0|   12|          0|
    |add_ln81_reg_2329                           |   9|   0|    9|          0|
    |ap_CS_fsm                                   |  32|   0|   32|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg            |   1|   0|    1|          0|
    |grad_x_j_1_61_reg_3437                      |  32|   0|   32|          0|
    |grad_y_load_60_reg_3322                     |  32|   0|   32|          0|
    |grad_y_load_61_reg_3332                     |  32|   0|   32|          0|
    |grad_y_load_62_reg_3362                     |  32|   0|   32|          0|
    |grad_y_load_63_reg_3372                     |  32|   0|   32|          0|
    |icmp_ln78_reg_2278                          |   1|   0|    1|          0|
    |j_6_reg_2243                                |   7|   0|    7|          0|
    |j_cast33_reg_2485                           |   7|   0|   11|          4|
    |j_cast42_reg_2374                           |   7|   0|   10|          3|
    |j_cast4_reg_2776                            |   7|   0|   12|          5|
    |j_fu_240                                    |   7|   0|    7|          0|
    |mul18_i_i_10_reg_2691                       |  32|   0|   32|          0|
    |mul18_i_i_11_reg_2716                       |  32|   0|   32|          0|
    |mul18_i_i_12_reg_2721                       |  32|   0|   32|          0|
    |mul18_i_i_13_reg_2746                       |  32|   0|   32|          0|
    |mul18_i_i_14_reg_2751                       |  32|   0|   32|          0|
    |mul18_i_i_15_reg_2787                       |  32|   0|   32|          0|
    |mul18_i_i_16_reg_2792                       |  32|   0|   32|          0|
    |mul18_i_i_17_reg_2822                       |  32|   0|   32|          0|
    |mul18_i_i_18_reg_2827                       |  32|   0|   32|          0|
    |mul18_i_i_19_reg_2857                       |  32|   0|   32|          0|
    |mul18_i_i_1_reg_2497                        |  32|   0|   32|          0|
    |mul18_i_i_20_reg_2862                       |  32|   0|   32|          0|
    |mul18_i_i_21_reg_2892                       |  32|   0|   32|          0|
    |mul18_i_i_22_reg_2897                       |  32|   0|   32|          0|
    |mul18_i_i_23_reg_2927                       |  32|   0|   32|          0|
    |mul18_i_i_24_reg_2932                       |  32|   0|   32|          0|
    |mul18_i_i_25_reg_2962                       |  32|   0|   32|          0|
    |mul18_i_i_26_reg_2967                       |  32|   0|   32|          0|
    |mul18_i_i_27_reg_2997                       |  32|   0|   32|          0|
    |mul18_i_i_28_reg_3002                       |  32|   0|   32|          0|
    |mul18_i_i_29_reg_3032                       |  32|   0|   32|          0|
    |mul18_i_i_2_reg_2528                        |  32|   0|   32|          0|
    |mul18_i_i_30_reg_3037                       |  32|   0|   32|          0|
    |mul18_i_i_31_reg_3067                       |  32|   0|   32|          0|
    |mul18_i_i_32_reg_3072                       |  32|   0|   32|          0|
    |mul18_i_i_33_reg_3097                       |  32|   0|   32|          0|
    |mul18_i_i_34_reg_3102                       |  32|   0|   32|          0|
    |mul18_i_i_35_reg_3127                       |  32|   0|   32|          0|
    |mul18_i_i_36_reg_3132                       |  32|   0|   32|          0|
    |mul18_i_i_37_reg_3157                       |  32|   0|   32|          0|
    |mul18_i_i_38_reg_3162                       |  32|   0|   32|          0|
    |mul18_i_i_39_reg_3187                       |  32|   0|   32|          0|
    |mul18_i_i_3_reg_2533                        |  32|   0|   32|          0|
    |mul18_i_i_40_reg_3192                       |  32|   0|   32|          0|
    |mul18_i_i_41_reg_3217                       |  32|   0|   32|          0|
    |mul18_i_i_42_reg_3222                       |  32|   0|   32|          0|
    |mul18_i_i_43_reg_3247                       |  32|   0|   32|          0|
    |mul18_i_i_44_reg_3252                       |  32|   0|   32|          0|
    |mul18_i_i_45_reg_3277                       |  32|   0|   32|          0|
    |mul18_i_i_46_reg_3282                       |  32|   0|   32|          0|
    |mul18_i_i_47_reg_3307                       |  32|   0|   32|          0|
    |mul18_i_i_48_reg_3312                       |  32|   0|   32|          0|
    |mul18_i_i_49_reg_3347                       |  32|   0|   32|          0|
    |mul18_i_i_4_reg_2569                        |  32|   0|   32|          0|
    |mul18_i_i_4_reg_2569_pp0_iter1_reg          |  32|   0|   32|          0|
    |mul18_i_i_50_reg_3352                       |  32|   0|   32|          0|
    |mul18_i_i_51_reg_3377                       |  32|   0|   32|          0|
    |mul18_i_i_52_reg_3382                       |  32|   0|   32|          0|
    |mul18_i_i_53_reg_3387                       |  32|   0|   32|          0|
    |mul18_i_i_54_reg_3392                       |  32|   0|   32|          0|
    |mul18_i_i_55_reg_3397                       |  32|   0|   32|          0|
    |mul18_i_i_56_reg_3402                       |  32|   0|   32|          0|
    |mul18_i_i_57_reg_3407                       |  32|   0|   32|          0|
    |mul18_i_i_58_reg_3412                       |  32|   0|   32|          0|
    |mul18_i_i_59_reg_3417                       |  32|   0|   32|          0|
    |mul18_i_i_5_reg_2574                        |  32|   0|   32|          0|
    |mul18_i_i_5_reg_2574_pp0_iter1_reg          |  32|   0|   32|          0|
    |mul18_i_i_60_reg_3422                       |  32|   0|   32|          0|
    |mul18_i_i_61_reg_3427                       |  32|   0|   32|          0|
    |mul18_i_i_62_reg_3432                       |  32|   0|   32|          0|
    |mul18_i_i_6_reg_2610                        |  32|   0|   32|          0|
    |mul18_i_i_6_reg_2610_pp0_iter1_reg          |  32|   0|   32|          0|
    |mul18_i_i_7_reg_2615                        |  32|   0|   32|          0|
    |mul18_i_i_8_reg_2651                        |  32|   0|   32|          0|
    |mul18_i_i_9_reg_2656                        |  32|   0|   32|          0|
    |mul18_i_i_reg_2492                          |  32|   0|   32|          0|
    |mul18_i_i_s_reg_2686                        |  32|   0|   32|          0|
    |net_next_next_first_param_load_60_reg_3317  |  32|   0|   32|          0|
    |net_next_next_first_param_load_61_reg_3327  |  32|   0|   32|          0|
    |net_next_next_first_param_load_62_reg_3357  |  32|   0|   32|          0|
    |net_next_next_first_param_load_63_reg_3367  |  32|   0|   32|          0|
    |reg_1374                                    |  32|   0|   32|          0|
    |reg_1379                                    |  32|   0|   32|          0|
    |reg_1384                                    |  32|   0|   32|          0|
    |reg_1389                                    |  32|   0|   32|          0|
    |reg_1394                                    |  32|   0|   32|          0|
    |reg_1399                                    |  32|   0|   32|          0|
    |reg_1404                                    |  32|   0|   32|          0|
    |reg_1409                                    |  32|   0|   32|          0|
    |reg_1414                                    |  32|   0|   32|          0|
    |reg_1419                                    |  32|   0|   32|          0|
    |reg_1424                                    |  32|   0|   32|          0|
    |reg_1429                                    |  32|   0|   32|          0|
    |reg_1434                                    |  32|   0|   32|          0|
    |reg_1439                                    |  32|   0|   32|          0|
    |reg_1444                                    |  32|   0|   32|          0|
    |reg_1449                                    |  32|   0|   32|          0|
    |reg_1454                                    |  32|   0|   32|          0|
    |reg_1459                                    |  32|   0|   32|          0|
    |reg_1464                                    |  32|   0|   32|          0|
    |reg_1469                                    |  32|   0|   32|          0|
    |reg_1474                                    |  32|   0|   32|          0|
    |reg_1479                                    |  32|   0|   32|          0|
    |reg_1484                                    |  32|   0|   32|          0|
    |reg_1489                                    |  32|   0|   32|          0|
    |reg_1494                                    |  32|   0|   32|          0|
    |reg_1499                                    |  32|   0|   32|          0|
    |reg_1504                                    |  32|   0|   32|          0|
    |reg_1509                                    |  32|   0|   32|          0|
    |reg_1514                                    |  32|   0|   32|          0|
    |reg_1519                                    |  32|   0|   32|          0|
    |reg_1524                                    |  32|   0|   32|          0|
    |reg_1529                                    |  32|   0|   32|          0|
    |reg_1534                                    |  32|   0|   32|          0|
    |reg_1539                                    |  32|   0|   32|          0|
    |reg_1544                                    |  32|   0|   32|          0|
    |reg_1550                                    |  32|   0|   32|          0|
    |reg_1555                                    |  32|   0|   32|          0|
    |reg_1560                                    |  32|   0|   32|          0|
    |reg_1565                                    |  32|   0|   32|          0|
    |reg_1570                                    |  32|   0|   32|          0|
    |reg_1575                                    |  32|   0|   32|          0|
    |reg_1580                                    |  32|   0|   32|          0|
    |reg_1585                                    |  32|   0|   32|          0|
    |reg_1590                                    |  32|   0|   32|          0|
    |reg_1595                                    |  32|   0|   32|          0|
    |xor_ln81_reg_2287                           |   7|   0|    7|          0|
    |zext_ln81_15_cast_reg_2538                  |   7|   0|   11|          4|
    |zext_ln81_17_cast_reg_2579                  |   7|   0|   11|          4|
    |zext_ln81_19_cast_reg_2620                  |   7|   0|   11|          4|
    |zext_ln81_1_cast_reg_2311                   |   7|   0|    8|          1|
    |zext_ln81_21_cast_reg_2661                  |   7|   0|   11|          4|
    |zext_ln81_3_cast_reg_2347                   |   7|   0|    9|          2|
    |zext_ln81_7_cast_reg_2406                   |   7|   0|   10|          3|
    |zext_ln81_9_cast_reg_2439                   |   7|   0|   10|          3|
    |icmp_ln78_reg_2278                          |  64|  32|    1|          0|
    |mul18_i_i_10_reg_2691                       |  64|  32|   32|          0|
    |mul18_i_i_11_reg_2716                       |  64|  32|   32|          0|
    |mul18_i_i_12_reg_2721                       |  64|  32|   32|          0|
    |mul18_i_i_13_reg_2746                       |  64|  32|   32|          0|
    |mul18_i_i_14_reg_2751                       |  64|  32|   32|          0|
    |mul18_i_i_15_reg_2787                       |  64|  32|   32|          0|
    |mul18_i_i_16_reg_2792                       |  64|  32|   32|          0|
    |mul18_i_i_17_reg_2822                       |  64|  32|   32|          0|
    |mul18_i_i_18_reg_2827                       |  64|  32|   32|          0|
    |mul18_i_i_19_reg_2857                       |  64|  32|   32|          0|
    |mul18_i_i_20_reg_2862                       |  64|  32|   32|          0|
    |mul18_i_i_21_reg_2892                       |  64|  32|   32|          0|
    |mul18_i_i_22_reg_2897                       |  64|  32|   32|          0|
    |mul18_i_i_23_reg_2927                       |  64|  32|   32|          0|
    |mul18_i_i_24_reg_2932                       |  64|  32|   32|          0|
    |mul18_i_i_25_reg_2962                       |  64|  32|   32|          0|
    |mul18_i_i_26_reg_2967                       |  64|  32|   32|          0|
    |mul18_i_i_27_reg_2997                       |  64|  32|   32|          0|
    |mul18_i_i_28_reg_3002                       |  64|  32|   32|          0|
    |mul18_i_i_29_reg_3032                       |  64|  32|   32|          0|
    |mul18_i_i_30_reg_3037                       |  64|  32|   32|          0|
    |mul18_i_i_31_reg_3067                       |  64|  32|   32|          0|
    |mul18_i_i_32_reg_3072                       |  64|  32|   32|          0|
    |mul18_i_i_33_reg_3097                       |  64|  32|   32|          0|
    |mul18_i_i_34_reg_3102                       |  64|  32|   32|          0|
    |mul18_i_i_35_reg_3127                       |  64|  32|   32|          0|
    |mul18_i_i_36_reg_3132                       |  64|  32|   32|          0|
    |mul18_i_i_37_reg_3157                       |  64|  32|   32|          0|
    |mul18_i_i_38_reg_3162                       |  64|  32|   32|          0|
    |mul18_i_i_39_reg_3187                       |  64|  32|   32|          0|
    |mul18_i_i_40_reg_3192                       |  64|  32|   32|          0|
    |mul18_i_i_41_reg_3217                       |  64|  32|   32|          0|
    |mul18_i_i_42_reg_3222                       |  64|  32|   32|          0|
    |mul18_i_i_43_reg_3247                       |  64|  32|   32|          0|
    |mul18_i_i_44_reg_3252                       |  64|  32|   32|          0|
    |mul18_i_i_45_reg_3277                       |  64|  32|   32|          0|
    |mul18_i_i_46_reg_3282                       |  64|  32|   32|          0|
    |mul18_i_i_47_reg_3307                       |  64|  32|   32|          0|
    |mul18_i_i_48_reg_3312                       |  64|  32|   32|          0|
    |mul18_i_i_49_reg_3347                       |  64|  32|   32|          0|
    |mul18_i_i_50_reg_3352                       |  64|  32|   32|          0|
    |mul18_i_i_51_reg_3377                       |  64|  32|   32|          0|
    |mul18_i_i_52_reg_3382                       |  64|  32|   32|          0|
    |mul18_i_i_53_reg_3387                       |  64|  32|   32|          0|
    |mul18_i_i_54_reg_3392                       |  64|  32|   32|          0|
    |mul18_i_i_55_reg_3397                       |  64|  32|   32|          0|
    |mul18_i_i_56_reg_3402                       |  64|  32|   32|          0|
    |mul18_i_i_57_reg_3407                       |  64|  32|   32|          0|
    |mul18_i_i_58_reg_3412                       |  64|  32|   32|          0|
    |mul18_i_i_59_reg_3417                       |  64|  32|   32|          0|
    |mul18_i_i_60_reg_3422                       |  64|  32|   32|          0|
    |mul18_i_i_61_reg_3427                       |  64|  32|   32|          0|
    |mul18_i_i_62_reg_3432                       |  64|  32|   32|          0|
    |mul18_i_i_7_reg_2615                        |  64|  32|   32|          0|
    |mul18_i_i_8_reg_2651                        |  64|  32|   32|          0|
    |mul18_i_i_9_reg_2656                        |  64|  32|   32|          0|
    |mul18_i_i_s_reg_2686                        |  64|  32|   32|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |7921|1856| 6071|         37|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|grp_fu_220_p_din0                   |  out|   32|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|grp_fu_220_p_din1                   |  out|   32|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|grp_fu_220_p_opcode                 |  out|    1|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|grp_fu_220_p_dout0                  |   in|   32|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|grp_fu_220_p_ce                     |  out|    1|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|grp_fu_224_p_din0                   |  out|   32|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|grp_fu_224_p_din1                   |  out|   32|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|grp_fu_224_p_opcode                 |  out|    2|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|grp_fu_224_p_dout0                  |   in|   32|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|grp_fu_224_p_ce                     |  out|    1|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|grp_fu_228_p_din0                   |  out|   32|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|grp_fu_228_p_din1                   |  out|   32|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|grp_fu_228_p_dout0                  |   in|   32|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|grp_fu_228_p_ce                     |  out|    1|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|grp_fu_232_p_din0                   |  out|   32|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|grp_fu_232_p_din1                   |  out|   32|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|grp_fu_232_p_dout0                  |   in|   32|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|grp_fu_232_p_ce                     |  out|    1|  ap_ctrl_hs|  backward_Pipeline_VITIS_LOOP_78_2|  return value|
|grad_y_address0                     |  out|    6|   ap_memory|                             grad_y|         array|
|grad_y_ce0                          |  out|    1|   ap_memory|                             grad_y|         array|
|grad_y_q0                           |   in|   32|   ap_memory|                             grad_y|         array|
|grad_y_address1                     |  out|    6|   ap_memory|                             grad_y|         array|
|grad_y_ce1                          |  out|    1|   ap_memory|                             grad_y|         array|
|grad_y_q1                           |   in|   32|   ap_memory|                             grad_y|         array|
|mid_10_din                          |  out|   32|     ap_fifo|                             mid_10|       pointer|
|mid_10_full_n                       |   in|    1|     ap_fifo|                             mid_10|       pointer|
|mid_10_write                        |  out|    1|     ap_fifo|                             mid_10|       pointer|
|net_next_next_first_param_address0  |  out|   13|   ap_memory|          net_next_next_first_param|         array|
|net_next_next_first_param_ce0       |  out|    1|   ap_memory|          net_next_next_first_param|         array|
|net_next_next_first_param_q0        |   in|   32|   ap_memory|          net_next_next_first_param|         array|
|net_next_next_first_param_address1  |  out|   13|   ap_memory|          net_next_next_first_param|         array|
|net_next_next_first_param_ce1       |  out|    1|   ap_memory|          net_next_next_first_param|         array|
|net_next_next_first_param_q1        |   in|   32|   ap_memory|          net_next_next_first_param|         array|
+------------------------------------+-----+-----+------------+-----------------------------------+--------------+

