{
    "Function": "clk_cpu_set_rate",
    "astEdges": [
        [
            7,
            8
        ],
        [
            7,
            9
        ],
        [
            6,
            7
        ],
        [
            0,
            3
        ],
        [
            0,
            1
        ],
        [
            0,
            4
        ],
        [
            0,
            21
        ],
        [
            0,
            2
        ],
        [
            4,
            5
        ],
        [
            5,
            15
        ],
        [
            5,
            10
        ],
        [
            5,
            6
        ],
        [
            10,
            11
        ],
        [
            11,
            13
        ],
        [
            11,
            14
        ],
        [
            11,
            12
        ],
        [
            15,
            16
        ],
        [
            17,
            18
        ],
        [
            17,
            20
        ],
        [
            17,
            19
        ],
        [
            16,
            17
        ]
    ],
    "candidateNodeList": [
        8,
        12,
        13,
        14,
        18,
        19,
        20
    ],
    "cfgEdges": [
        [
            7,
            6
        ],
        [
            9,
            7
        ],
        [
            6,
            11
        ],
        [
            6,
            17
        ],
        [
            0,
            9
        ],
        [
            10,
            21
        ],
        [
            11,
            10
        ],
        [
            17,
            16
        ],
        [
            16,
            21
        ]
    ],
    "ddgEdges": [
        [
            6,
            21
        ],
        [
            6,
            21
        ],
        [
            0,
            11
        ],
        [
            0,
            17
        ],
        [
            10,
            21
        ],
        [
            11,
            10
        ],
        [
            11,
            21
        ],
        [
            11,
            21
        ],
        [
            11,
            21
        ],
        [
            11,
            21
        ],
        [
            17,
            21
        ],
        [
            17,
            21
        ],
        [
            17,
            21
        ],
        [
            17,
            21
        ],
        [
            17,
            16
        ],
        [
            16,
            21
        ]
    ],
    "ncsEdges": [
        [
            1,
            2
        ],
        [
            2,
            3
        ],
        [
            3,
            8
        ],
        [
            8,
            9
        ],
        [
            9,
            12
        ],
        [
            12,
            13
        ],
        [
            13,
            14
        ],
        [
            14,
            18
        ],
        [
            18,
            19
        ],
        [
            19,
            20
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "PARAM",
        "3": "PARAM",
        "4": "BLOCK",
        "5": "CONTROL_STRUCTURE",
        "6": "__clk_is_enabled",
        "7": "<operator>.indirectFieldAccess",
        "8": "hwclk",
        "9": "FIELD_IDENTIFIER",
        "10": "RETURN",
        "11": "clk_cpu_on_set_rate",
        "12": "hwclk",
        "13": "rate",
        "14": "parent_rate",
        "15": "CONTROL_STRUCTURE",
        "16": "RETURN",
        "17": "clk_cpu_off_set_rate",
        "18": "hwclk",
        "19": "rate",
        "20": "parent_rate",
        "21": "METHOD_RETURN"
    }
}