# End time: 21:05:22 on Mar 30,2020, Elapsed time: 0:34:39
# Errors: 0, Warnings: 0
#----------------------------------------------------------------------------------------------------------
# compile
#----------------------------------------------------------------------------------------------------------
# vcom -work work -2008 -explicit -stats=time,-cmd,msg ModelSim/LogicUnit.vho
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:22 on Mar 30,2020
# ** Error: (vcom-7) Failed to open design unit file "ModelSim/LogicUnit.vho" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 21:05:22 on Mar 30,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./TimingLogicUnit.do line 7
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work -2008 -explicit -stats=time,-cmd,msg ModelSim/LogicUnit.vho"
