[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   1942       tick       3795432       1702471       1651670       3795432 
      2   1942       tick       5385253       2519487       2503031       5385253 
      3   1942       tick       5370066       2513828       2496694       5370066 
      4   1942       tick       5385333       2518427       2499262       5385333 
      5   1942       tick       5365886       2509917       2485123       5365886 
      6   1942       tick       5367356       2511521       2492356       5367356 
      7   1942       tick       5376098       2515235       2493530       5376098 
      8   1942       tick       5342877       2500499       2480509       5342877 
      9   1942       tick       5377476       2514503       2493679       5377476 
     10   1942       tick       5356780       2506696       2478407       5356780 
     11   1942       tick       5376379       2512546       2493056       5376379 
     12   1942       tick       5374905       2512800       2496532       5374905 
     13   1942       tick       5364062       2509121       2462048       5364062 
     14   1942       tick       5324418       2492724       2466338       5324418 
     15   1942       tick       5400703       2528362       2501152       5400703 
     16   1942       tick       5367995       2511793       2495203       5367995 
     17   1942       tick       5300971       2480323       2459155       5300971 
     18   1942       tick       5434895       2541609       2523085       5434895 
     19   1942       exit       1462276        684160        676611       1462276 
