// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xkernel_2mm_wrapper.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XKernel_2mm_wrapper_CfgInitialize(XKernel_2mm_wrapper *InstancePtr, XKernel_2mm_wrapper_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->For_control_BaseAddress = ConfigPtr->For_control_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XKernel_2mm_wrapper_Start(XKernel_2mm_wrapper *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XKernel_2mm_wrapper_ReadReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_AP_CTRL) & 0x80;
    XKernel_2mm_wrapper_WriteReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XKernel_2mm_wrapper_IsDone(XKernel_2mm_wrapper *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XKernel_2mm_wrapper_ReadReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XKernel_2mm_wrapper_IsIdle(XKernel_2mm_wrapper *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XKernel_2mm_wrapper_ReadReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XKernel_2mm_wrapper_IsReady(XKernel_2mm_wrapper *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XKernel_2mm_wrapper_ReadReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XKernel_2mm_wrapper_EnableAutoRestart(XKernel_2mm_wrapper *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XKernel_2mm_wrapper_WriteReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_AP_CTRL, 0x80);
}

void XKernel_2mm_wrapper_DisableAutoRestart(XKernel_2mm_wrapper *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XKernel_2mm_wrapper_WriteReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_AP_CTRL, 0);
}

void XKernel_2mm_wrapper_Set_A_AXI(XKernel_2mm_wrapper *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XKernel_2mm_wrapper_WriteReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_A_AXI_DATA, Data);
}

u32 XKernel_2mm_wrapper_Get_A_AXI(XKernel_2mm_wrapper *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XKernel_2mm_wrapper_ReadReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_A_AXI_DATA);
    return Data;
}

void XKernel_2mm_wrapper_Set_B_AXI(XKernel_2mm_wrapper *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XKernel_2mm_wrapper_WriteReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_B_AXI_DATA, Data);
}

u32 XKernel_2mm_wrapper_Get_B_AXI(XKernel_2mm_wrapper *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XKernel_2mm_wrapper_ReadReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_B_AXI_DATA);
    return Data;
}

void XKernel_2mm_wrapper_Set_C_AXI(XKernel_2mm_wrapper *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XKernel_2mm_wrapper_WriteReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_C_AXI_DATA, Data);
}

u32 XKernel_2mm_wrapper_Get_C_AXI(XKernel_2mm_wrapper *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XKernel_2mm_wrapper_ReadReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_C_AXI_DATA);
    return Data;
}

void XKernel_2mm_wrapper_Set_D_input_AXI(XKernel_2mm_wrapper *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XKernel_2mm_wrapper_WriteReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_D_INPUT_AXI_DATA, Data);
}

u32 XKernel_2mm_wrapper_Get_D_input_AXI(XKernel_2mm_wrapper *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XKernel_2mm_wrapper_ReadReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_D_INPUT_AXI_DATA);
    return Data;
}

void XKernel_2mm_wrapper_Set_D_output_AXI(XKernel_2mm_wrapper *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XKernel_2mm_wrapper_WriteReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_D_OUTPUT_AXI_DATA, Data);
}

u32 XKernel_2mm_wrapper_Get_D_output_AXI(XKernel_2mm_wrapper *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XKernel_2mm_wrapper_ReadReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_D_OUTPUT_AXI_DATA);
    return Data;
}

void XKernel_2mm_wrapper_InterruptGlobalEnable(XKernel_2mm_wrapper *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XKernel_2mm_wrapper_WriteReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_GIE, 1);
}

void XKernel_2mm_wrapper_InterruptGlobalDisable(XKernel_2mm_wrapper *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XKernel_2mm_wrapper_WriteReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_GIE, 0);
}

void XKernel_2mm_wrapper_InterruptEnable(XKernel_2mm_wrapper *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XKernel_2mm_wrapper_ReadReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_IER);
    XKernel_2mm_wrapper_WriteReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_IER, Register | Mask);
}

void XKernel_2mm_wrapper_InterruptDisable(XKernel_2mm_wrapper *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XKernel_2mm_wrapper_ReadReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_IER);
    XKernel_2mm_wrapper_WriteReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_IER, Register & (~Mask));
}

void XKernel_2mm_wrapper_InterruptClear(XKernel_2mm_wrapper *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XKernel_2mm_wrapper_WriteReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_ISR, Mask);
}

u32 XKernel_2mm_wrapper_InterruptGetEnabled(XKernel_2mm_wrapper *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XKernel_2mm_wrapper_ReadReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_IER);
}

u32 XKernel_2mm_wrapper_InterruptGetStatus(XKernel_2mm_wrapper *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XKernel_2mm_wrapper_ReadReg(InstancePtr->For_control_BaseAddress, XKERNEL_2MM_WRAPPER_FOR_CONTROL_ADDR_ISR);
}

