DSCH 3.5
VERSION 2013-10-09 15:52:16
BB(-299,-260,740,270)
SYM  #14B_ADD
BB(50,-145,390,-125)
TITLE 43 -135  #16B_ADD
MODEL 6000
PROP                                                                                                                                    
REC(55,-140,330,10,r)
VIS 5
PIN(380,-125,0.000,0.000)C0
PIN(60,-125,0.000,0.000)A0
PIN(220,-125,0.000,0.000)B0
PIN(370,-125,0.000,0.000)Bf
PIN(210,-125,0.000,0.000)Af
PIN(360,-125,0.000,0.000)Be
PIN(200,-125,0.000,0.000)Ae
PIN(350,-125,0.000,0.000)Bd
PIN(190,-125,0.000,0.000)Ad
PIN(340,-125,0.000,0.000)Bc
PIN(180,-125,0.000,0.000)Ac
PIN(330,-125,0.000,0.000)Bb
PIN(170,-125,0.000,0.000)Ab
PIN(320,-125,0.000,0.000)Ba
PIN(160,-125,0.000,0.000)Aa
PIN(310,-125,0.000,0.000)B9
PIN(150,-125,0.000,0.000)A9
PIN(300,-125,0.000,0.000)B8
PIN(140,-125,0.000,0.000)A8
PIN(290,-125,0.000,0.000)B7
PIN(130,-125,0.000,0.000)A7
PIN(280,-125,0.000,0.000)B6
PIN(120,-125,0.000,0.000)A6
PIN(270,-125,0.000,0.000)B5
PIN(110,-125,0.000,0.000)A5
PIN(260,-125,0.000,0.000)B4
PIN(100,-125,0.000,0.000)A4
PIN(250,-125,0.000,0.000)B3
PIN(90,-125,0.000,0.000)A3
PIN(240,-125,0.000,0.000)B2
PIN(80,-125,0.000,0.000)A2
PIN(230,-125,0.000,0.000)B1
PIN(70,-125,0.000,0.000)A1
PIN(60,-145,0.006,0.002)Cf
PIN(220,-145,0.006,0.006)Wf
PIN(70,-145,0.006,0.006)W0
PIN(210,-145,0.006,0.006)We
PIN(200,-145,0.006,0.006)Wd
PIN(190,-145,0.006,0.006)Wc
PIN(180,-145,0.006,0.006)Wb
PIN(170,-145,0.006,0.006)Wa
PIN(160,-145,0.006,0.006)W9
PIN(150,-145,0.006,0.006)W8
PIN(140,-145,0.006,0.006)W7
PIN(130,-145,0.006,0.006)W6
PIN(120,-145,0.006,0.006)W5
PIN(110,-145,0.006,0.006)W4
PIN(100,-145,0.006,0.006)W3
PIN(90,-145,0.006,0.006)W2
PIN(80,-145,0.006,0.006)W1
LIG(380,-125,380,-130)
LIG(60,-125,60,-130)
LIG(220,-125,220,-130)
LIG(370,-125,370,-130)
LIG(210,-125,210,-130)
LIG(360,-125,360,-130)
LIG(200,-125,200,-130)
LIG(350,-125,350,-130)
LIG(190,-125,190,-130)
LIG(340,-125,340,-130)
LIG(180,-125,180,-130)
LIG(330,-125,330,-130)
LIG(170,-125,170,-130)
LIG(320,-125,320,-130)
LIG(160,-125,160,-130)
LIG(310,-125,310,-130)
LIG(150,-125,150,-130)
LIG(300,-125,300,-130)
LIG(140,-125,140,-130)
LIG(290,-125,290,-130)
LIG(130,-125,130,-130)
LIG(280,-125,280,-130)
LIG(120,-125,120,-130)
LIG(270,-125,270,-130)
LIG(110,-125,110,-130)
LIG(260,-125,260,-130)
LIG(100,-125,100,-130)
LIG(250,-125,250,-130)
LIG(90,-125,90,-130)
LIG(240,-125,240,-130)
LIG(80,-125,80,-130)
LIG(230,-125,230,-130)
LIG(70,-125,70,-130)
LIG(60,-140,60,-145)
LIG(220,-140,220,-145)
LIG(70,-140,70,-145)
LIG(210,-140,210,-145)
LIG(200,-140,200,-145)
LIG(190,-140,190,-145)
LIG(180,-140,180,-145)
LIG(170,-140,170,-145)
LIG(160,-140,160,-145)
LIG(150,-140,150,-145)
LIG(140,-140,140,-145)
LIG(130,-140,130,-145)
LIG(120,-140,120,-145)
LIG(110,-140,110,-145)
LIG(100,-140,100,-145)
LIG(90,-140,90,-145)
LIG(80,-140,80,-145)
LIG(55,-130,385,-130)
LIG(55,-130,55,-140)
LIG(55,-140,385,-140)
LIG(385,-140,385,-130)
VLG module 14B_ADD( C0,A0,B0,Bf,Af,Be,Ae,Bd,
VLG Ad,Bc,Ac,Bb,Ab,Ba,Aa,B9,
VLG A9,B8,A8,B7,A7,B6,A6,B5,
VLG A5,B4,A4,B3,A3,B2,A2,B1,
VLG A1,Cf,Wf,W0,We,Wd,Wc,Wb,
VLG Wa,W9,W8,W7,W6,W5,W4,W3,
VLG W2,W1);
VLG input C0,A0,B0,Bf,Af,Be,Ae,Bd;
VLG input Ad,Bc,Ac,Bb,Ab,Ba,Aa,B9;
VLG input A9,B8,A8,B7,A7,B6,A6,B5;
VLG input A5,B4,A4,B3,A3,B2,A2,B1;
VLG input A1;
VLG output Cf,Wf,W0,We,Wd,Wc,Wb,Wa;
VLG output W9,W8,W7,W6,W5,W4,W3,W2;
VLG output W1;
VLG wire w6,w12,w16,w26,w30,w40,w44,w54;
VLG wire w55,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130;
VLG or #(2) or3_1_1(w6,w67,w68,w69);
VLG and #(1) and2_2_2(w69,C0,B0);
VLG and #(1) and2_3_3(w68,C0,A0);
VLG and #(1) and2_4_4(w67,B0,A0);
VLG xor #(1) xor2_5_5(W0,w70,C0);
VLG xor #(1) xor2_6_6(w70,A0,B0);
VLG or #(2) or3_1_7(w12,w71,w72,w73);
VLG and #(1) and2_2_8(w73,w6,B1);
VLG and #(1) and2_3_9(w72,w6,A1);
VLG and #(1) and2_4_10(w71,B1,A1);
VLG xor #(1) xor2_5_11(W1,w74,w6);
VLG xor #(1) xor2_6_12(w74,A1,B1);
VLG or #(2) or3_1_13(w16,w75,w76,w77);
VLG and #(1) and2_2_14(w77,w12,B2);
VLG and #(1) and2_3_15(w76,w12,A2);
VLG and #(1) and2_4_16(w75,B2,A2);
VLG xor #(1) xor2_5_17(W2,w78,w12);
VLG xor #(1) xor2_6_18(w78,A2,B2);
VLG or #(2) or3_1_19(w26,w79,w80,w81);
VLG and #(1) and2_2_20(w81,w16,B3);
VLG and #(1) and2_3_21(w80,w16,A3);
VLG and #(1) and2_4_22(w79,B3,A3);
VLG xor #(1) xor2_5_23(W3,w82,w16);
VLG xor #(1) xor2_6_24(w82,A3,B3);
VLG or #(2) or3_1_25(w30,w83,w84,w85);
VLG and #(1) and2_2_26(w85,w26,B4);
VLG and #(1) and2_3_27(w84,w26,A4);
VLG and #(1) and2_4_28(w83,B4,A4);
VLG xor #(1) xor2_5_29(W4,w86,w26);
VLG xor #(1) xor2_6_30(w86,A4,B4);
VLG or #(2) or3_1_31(w40,w87,w88,w89);
VLG and #(1) and2_2_32(w89,w30,B5);
VLG and #(1) and2_3_33(w88,w30,A5);
VLG and #(1) and2_4_34(w87,B5,A5);
VLG xor #(1) xor2_5_35(W5,w90,w30);
VLG xor #(1) xor2_6_36(w90,A5,B5);
VLG or #(2) or3_1_37(w44,w91,w92,w93);
VLG and #(1) and2_2_38(w93,w40,B6);
VLG and #(1) and2_3_39(w92,w40,A6);
VLG and #(1) and2_4_40(w91,B6,A6);
VLG xor #(1) xor2_5_41(W6,w94,w40);
VLG xor #(1) xor2_6_42(w94,A6,B6);
VLG or #(2) or3_1_43(w54,w95,w96,w97);
VLG and #(1) and2_2_44(w97,w44,B7);
VLG and #(1) and2_3_45(w96,w44,A7);
VLG and #(1) and2_4_46(w95,B7,A7);
VLG xor #(1) xor2_5_47(W7,w98,w44);
VLG xor #(1) xor2_6_48(w98,A7,B7);
VLG or #(2) or3_1_49(Cf,w99,w100,w101);
VLG and #(1) and2_2_50(w101,w55,Bf);
VLG and #(1) and2_3_51(w100,w55,Af);
VLG and #(1) and2_4_52(w99,Bf,Af);
VLG xor #(1) xor2_5_53(Wf,w102,w55);
VLG xor #(1) xor2_6_54(w102,Af,Bf);
VLG or #(2) or3_1_55(w55,w103,w104,w105);
VLG and #(1) and2_2_56(w105,w61,Be);
VLG and #(1) and2_3_57(w104,w61,Ae);
VLG and #(1) and2_4_58(w103,Be,Ae);
VLG xor #(1) xor2_5_59(We,w106,w61);
VLG xor #(1) xor2_6_60(w106,Ae,Be);
VLG or #(2) or3_1_61(w61,w107,w108,w109);
VLG and #(1) and2_2_62(w109,w62,Bd);
VLG and #(1) and2_3_63(w108,w62,Ad);
VLG and #(1) and2_4_64(w107,Bd,Ad);
VLG xor #(1) xor2_5_65(Wd,w110,w62);
VLG xor #(1) xor2_6_66(w110,Ad,Bd);
VLG or #(2) or3_1_67(w62,w111,w112,w113);
VLG and #(1) and2_2_68(w113,w63,Bc);
VLG and #(1) and2_3_69(w112,w63,Ac);
VLG and #(1) and2_4_70(w111,Bc,Ac);
VLG xor #(1) xor2_5_71(Wc,w114,w63);
VLG xor #(1) xor2_6_72(w114,Ac,Bc);
VLG or #(2) or3_1_73(w63,w115,w116,w117);
VLG and #(1) and2_2_74(w117,w64,Bb);
VLG and #(1) and2_3_75(w116,w64,Ab);
VLG and #(1) and2_4_76(w115,Bb,Ab);
VLG xor #(1) xor2_5_77(Wb,w118,w64);
VLG xor #(1) xor2_6_78(w118,Ab,Bb);
VLG or #(2) or3_1_79(w64,w119,w120,w121);
VLG and #(1) and2_2_80(w121,w65,Ba);
VLG and #(1) and2_3_81(w120,w65,Aa);
VLG and #(1) and2_4_82(w119,Ba,Aa);
VLG xor #(1) xor2_5_83(Wa,w122,w65);
VLG xor #(1) xor2_6_84(w122,Aa,Ba);
VLG or #(2) or3_1_85(w65,w123,w124,w125);
VLG and #(1) and2_2_86(w125,w66,B9);
VLG and #(1) and2_3_87(w124,w66,A9);
VLG and #(1) and2_4_88(w123,B9,A9);
VLG xor #(1) xor2_5_89(W9,w126,w66);
VLG xor #(1) xor2_6_90(w126,A9,B9);
VLG or #(2) or3_1_91(w66,w127,w128,w129);
VLG and #(1) and2_2_92(w129,w54,B8);
VLG and #(1) and2_3_93(w128,w54,A8);
VLG and #(1) and2_4_94(w127,B8,A8);
VLG xor #(1) xor2_5_95(W8,w130,w54);
VLG xor #(1) xor2_6_96(w130,A8,B8);
VLG endmodule
FSYM
SYM  #mul10
BB(50,-35,220,-15)
TITLE 43 -25  #mul10
MODEL 6000
PROP                                                                                                                                    
REC(55,-30,160,10,r)
VIS 5
PIN(90,-15,0.000,0.000)in3
PIN(100,-15,0.000,0.000)in4
PIN(140,-15,0.000,0.000)in8
PIN(150,-15,0.000,0.000)in9
PIN(60,-15,0.000,0.000)in0
PIN(130,-15,0.000,0.000)in7
PIN(120,-15,0.000,0.000)in6
PIN(110,-15,0.000,0.000)in5
PIN(80,-15,0.000,0.000)in2
PIN(70,-15,0.000,0.000)in1
PIN(210,-35,0.006,0.002)Wf
PIN(190,-35,0.006,0.002)Wd
PIN(170,-35,0.006,0.002)Wb
PIN(160,-35,0.006,0.002)Wa
PIN(150,-35,0.006,0.002)W9
PIN(140,-35,0.006,0.002)W8
PIN(130,-35,0.006,0.002)W7
PIN(120,-35,0.006,0.006)W6
PIN(100,-35,0.006,0.006)W4
PIN(90,-35,0.006,0.006)W3
PIN(70,-35,0.006,0.006)W1
PIN(200,-35,0.006,0.002)We
PIN(60,-35,0.006,0.006)W0
PIN(180,-35,0.006,0.002)Wc
PIN(110,-35,0.006,0.006)W5
PIN(80,-35,0.006,0.006)W2
LIG(90,-15,90,-20)
LIG(100,-15,100,-20)
LIG(140,-15,140,-20)
LIG(150,-15,150,-20)
LIG(60,-15,60,-20)
LIG(130,-15,130,-20)
LIG(120,-15,120,-20)
LIG(110,-15,110,-20)
LIG(80,-15,80,-20)
LIG(70,-15,70,-20)
LIG(210,-30,210,-35)
LIG(190,-30,190,-35)
LIG(170,-30,170,-35)
LIG(160,-30,160,-35)
LIG(150,-30,150,-35)
LIG(140,-30,140,-35)
LIG(130,-30,130,-35)
LIG(120,-30,120,-35)
LIG(100,-30,100,-35)
LIG(90,-30,90,-35)
LIG(70,-30,70,-35)
LIG(200,-30,200,-35)
LIG(60,-30,60,-35)
LIG(180,-30,180,-35)
LIG(110,-30,110,-35)
LIG(80,-30,80,-35)
LIG(55,-20,215,-20)
LIG(55,-20,55,-30)
LIG(55,-30,215,-30)
LIG(215,-30,215,-20)
VLG module mul10( in3,in4,in8,in9,in0,in7,in6,in5,
VLG in2,in1,Wf,Wd,Wb,Wa,W9,W8,
VLG W7,W6,W4,W3,W1,We,W0,Wc,
VLG W5,W2);
VLG input in3,in4,in8,in9,in0,in7,in6,in5;
VLG input in2,in1;
VLG output Wf,Wd,Wb,Wa,W9,W8,W7,W6;
VLG output W4,W3,W1,We,W0,Wc,W5,W2;
VLG wire w14,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG or #(2) or3_1_1_1(w32,w29,w30,w31);
VLG and #(1) and2_2_2_2(w31,vss,vss);
VLG and #(1) and2_3_3_3(w30,vss,vss);
VLG and #(1) and2_4_4_4(w29,vss,vss);
VLG xor #(1) xor2_5_5_5(W0,w33,vss);
VLG xor #(1) xor2_6_6_6(w33,vss,vss);
VLG or #(2) or3_1_7_7(w37,w34,w35,w36);
VLG and #(1) and2_2_8_8(w36,w32,vss);
VLG and #(1) and2_3_9_9(w35,w32,in0);
VLG and #(1) and2_4_10_10(w34,vss,in0);
VLG xor #(1) xor2_5_11_11(W1,w38,w32);
VLG xor #(1) xor2_6_12_12(w38,in0,vss);
VLG or #(2) or3_1_13_13(w42,w39,w40,w41);
VLG and #(1) and2_2_14_14(w41,w37,vss);
VLG and #(1) and2_3_15_15(w40,w37,in1);
VLG and #(1) and2_4_16_16(w39,vss,in1);
VLG xor #(1) xor2_5_17_17(W2,w43,w37);
VLG xor #(1) xor2_6_18_18(w43,in1,vss);
VLG or #(2) or3_1_19_19(w47,w44,w45,w46);
VLG and #(1) and2_2_20_20(w46,w42,in0);
VLG and #(1) and2_3_21_21(w45,w42,in2);
VLG and #(1) and2_4_22_22(w44,in0,in2);
VLG xor #(1) xor2_5_23_23(W3,w48,w42);
VLG xor #(1) xor2_6_24_24(w48,in2,in0);
VLG or #(2) or3_1_25_25(w52,w49,w50,w51);
VLG and #(1) and2_2_26_26(w51,w47,in1);
VLG and #(1) and2_3_27_27(w50,w47,in3);
VLG and #(1) and2_4_28_28(w49,in1,in3);
VLG xor #(1) xor2_5_29_29(W4,w53,w47);
VLG xor #(1) xor2_6_30_30(w53,in3,in1);
VLG or #(2) or3_1_31_31(w57,w54,w55,w56);
VLG and #(1) and2_2_32_32(w56,w52,in2);
VLG and #(1) and2_3_33_33(w55,w52,in4);
VLG and #(1) and2_4_34_34(w54,in2,in4);
VLG xor #(1) xor2_5_35_35(W5,w58,w52);
VLG xor #(1) xor2_6_36_36(w58,in4,in2);
VLG or #(2) or3_1_37_37(w62,w59,w60,w61);
VLG and #(1) and2_2_38_38(w61,w57,in3);
VLG and #(1) and2_3_39_39(w60,w57,in5);
VLG and #(1) and2_4_40_40(w59,in3,in5);
VLG xor #(1) xor2_5_41_41(W6,w63,w57);
VLG xor #(1) xor2_6_42_42(w63,in5,in3);
VLG or #(2) or3_1_43_43(w67,w64,w65,w66);
VLG and #(1) and2_2_44_44(w66,w62,in4);
VLG and #(1) and2_3_45_45(w65,w62,in6);
VLG and #(1) and2_4_46_46(w64,in4,in6);
VLG xor #(1) xor2_5_47_47(W7,w68,w62);
VLG xor #(1) xor2_6_48_48(w68,in6,in4);
VLG or #(1) or3_1_49_49(w14,w69,w70,w71);
VLG and #(1) and2_2_50_50(w71,w72,vss);
VLG and #(1) and2_3_51_51(w70,w72,vss);
VLG and #(1) and2_4_52_52(w69,vss,vss);
VLG xor #(1) xor2_5_53_53(Wf,w73,w72);
VLG xor #(1) xor2_6_54_54(w73,vss,vss);
VLG or #(2) or3_1_55_55(w72,w74,w75,w76);
VLG and #(1) and2_2_56_56(w76,w77,vss);
VLG and #(1) and2_3_57_57(w75,w77,vss);
VLG and #(1) and2_4_58_58(w74,vss,vss);
VLG xor #(1) xor2_5_59_59(We,w78,w77);
VLG xor #(1) xor2_6_60_60(w78,vss,vss);
VLG or #(2) or3_1_61_61(w77,w79,w80,w81);
VLG and #(1) and2_2_62_62(w81,w82,vss);
VLG and #(1) and2_3_63_63(w80,w82,vss);
VLG and #(1) and2_4_64_64(w79,vss,vss);
VLG xor #(1) xor2_5_65_65(Wd,w83,w82);
VLG xor #(1) xor2_6_66_66(w83,vss,vss);
VLG or #(2) or3_1_67_67(w82,w84,w85,w86);
VLG and #(1) and2_2_68_68(w86,w87,in9);
VLG and #(1) and2_3_69_69(w85,w87,vss);
VLG and #(1) and2_4_70_70(w84,in9,vss);
VLG xor #(1) xor2_5_71_71(Wc,w88,w87);
VLG xor #(1) xor2_6_72_72(w88,vss,in9);
VLG or #(2) or3_1_73_73(w87,w89,w90,w91);
VLG and #(1) and2_2_74_74(w91,w92,in8);
VLG and #(1) and2_3_75_75(w90,w92,vss);
VLG and #(1) and2_4_76_76(w89,in8,vss);
VLG xor #(1) xor2_5_77_77(Wb,w93,w92);
VLG xor #(1) xor2_6_78_78(w93,vss,in8);
VLG or #(2) or3_1_79_79(w92,w94,w95,w96);
VLG and #(1) and2_2_80_80(w96,w97,in7);
VLG and #(1) and2_3_81_81(w95,w97,in9);
VLG and #(1) and2_4_82_82(w94,in7,in9);
VLG xor #(1) xor2_5_83_83(Wa,w98,w97);
VLG xor #(1) xor2_6_84_84(w98,in9,in7);
VLG or #(2) or3_1_85_85(w97,w99,w100,w101);
VLG and #(1) and2_2_86_86(w101,w102,in6);
VLG and #(1) and2_3_87_87(w100,w102,in8);
VLG and #(1) and2_4_88_88(w99,in6,in8);
VLG xor #(1) xor2_5_89_89(W9,w103,w102);
VLG xor #(1) xor2_6_90_90(w103,in8,in6);
VLG or #(2) or3_1_91_91(w102,w104,w105,w106);
VLG and #(1) and2_2_92_92(w106,w67,in5);
VLG and #(1) and2_3_93_93(w105,w67,in7);
VLG and #(1) and2_4_94_94(w104,in5,in7);
VLG xor #(1) xor2_5_95_95(W8,w107,w67);
VLG xor #(1) xor2_6_96_96(w107,in7,in5);
VLG endmodule
FSYM
SYM  #button
BB(-299,-34,-290,-26)
TITLE -295 -30  #IN1
MODEL 59
PROP                                                                                                                                    
REC(-298,-33,6,6,r)
VIS 1
PIN(-290,-30,0.000,0.000)IN1
LIG(-291,-30,-290,-30)
LIG(-299,-26,-299,-34)
LIG(-291,-26,-299,-26)
LIG(-291,-34,-291,-26)
LIG(-299,-34,-291,-34)
LIG(-298,-27,-298,-33)
LIG(-292,-27,-298,-27)
LIG(-292,-33,-292,-27)
LIG(-298,-33,-292,-33)
FSYM
SYM  #button
BB(-209,-34,-200,-26)
TITLE -205 -30  #IN2
MODEL 59
PROP                                                                                                                                    
REC(-208,-33,6,6,r)
VIS 1
PIN(-200,-30,0.000,0.000)IN2
LIG(-201,-30,-200,-30)
LIG(-209,-26,-209,-34)
LIG(-201,-26,-209,-26)
LIG(-201,-34,-201,-26)
LIG(-209,-34,-201,-34)
LIG(-208,-27,-208,-33)
LIG(-202,-27,-208,-27)
LIG(-202,-33,-202,-27)
LIG(-208,-33,-202,-33)
FSYM
SYM  #button
BB(-119,-124,-110,-116)
TITLE -115 -120  #IN3
MODEL 59
PROP                                                                                                                                    
REC(-118,-123,6,6,r)
VIS 1
PIN(-110,-120,0.000,0.000)IN3
LIG(-111,-120,-110,-120)
LIG(-119,-116,-119,-124)
LIG(-111,-116,-119,-116)
LIG(-111,-124,-111,-116)
LIG(-119,-124,-111,-124)
LIG(-118,-117,-118,-123)
LIG(-112,-117,-118,-117)
LIG(-112,-123,-112,-117)
LIG(-118,-123,-112,-123)
FSYM
SYM  #1z10_hex
BB(-10,-130,30,-20)
TITLE 0 -137  #1z10_hex
MODEL 6000
PROP                                                                                                                                    
REC(-5,-125,30,100,r)
VIS 5
PIN(-10,-90,0.000,0.000)c33d
PIN(-10,-30,0.000,0.000)c99d
PIN(-10,-40,0.000,0.000)c88d
PIN(-10,-50,0.000,0.000)c77d
PIN(-10,-60,0.000,0.000)c66d
PIN(-10,-70,0.000,0.000)c55d
PIN(-10,-80,0.000,0.000)c44d
PIN(-10,-100,0.000,0.000)c22d
PIN(-10,-110,0.000,0.000)c11d
PIN(-10,-120,0.000,0.000)c00d
PIN(30,-90,0.006,0.006)c88b
PIN(30,-100,0.006,0.006)c44b
PIN(30,-120,0.006,0.006)c11b
PIN(30,-110,0.006,0.006)c22b
LIG(-10,-90,-5,-90)
LIG(-10,-30,-5,-30)
LIG(-10,-40,-5,-40)
LIG(-10,-50,-5,-50)
LIG(-10,-60,-5,-60)
LIG(-10,-70,-5,-70)
LIG(-10,-80,-5,-80)
LIG(-10,-100,-5,-100)
LIG(-10,-110,-5,-110)
LIG(-10,-120,-5,-120)
LIG(25,-90,30,-90)
LIG(25,-100,30,-100)
LIG(25,-120,30,-120)
LIG(25,-110,30,-110)
LIG(-5,-125,-5,-25)
LIG(-5,-125,25,-125)
LIG(25,-125,25,-25)
LIG(25,-25,-5,-25)
VLG module 1z10_hex( c33d,c99d,c88d,c77d,c66d,c55d,c44d,c22d,
VLG c11d,c00d,c88b,c44b,c11b,c22b);
VLG input c33d,c99d,c88d,c77d,c66d,c55d,c44d,c22d;
VLG input c11d,c00d;
VLG output c88b,c44b,c11b,c22b;
VLG wire w12,w13,w17,;
VLG or #(2) or2_1(c88b,c99d,c88d);
VLG or #(3) or3_2(w12,c44d,c55d,c66d);
VLG or #(3) or3_3(c11b,w13,c77d,c99d);
VLG or #(2) or2_4(c44b,w12,c77d);
VLG or #(3) or3_5(w13,c11d,c33d,c55d);
VLG or #(2) or2_6(c22b,w17,c77d);
VLG or #(3) or3_7(w17,c22d,c33d,c66d);
VLG endmodule
FSYM
SYM  #button
BB(-299,-44,-290,-36)
TITLE -295 -40  #IN1
MODEL 59
PROP                                                                                                                                    
REC(-298,-43,6,6,r)
VIS 1
PIN(-290,-40,0.000,0.000)IN1
LIG(-291,-40,-290,-40)
LIG(-299,-36,-299,-44)
LIG(-291,-36,-299,-36)
LIG(-291,-44,-291,-36)
LIG(-299,-44,-291,-44)
LIG(-298,-37,-298,-43)
LIG(-292,-37,-298,-37)
LIG(-292,-43,-292,-37)
LIG(-298,-43,-292,-43)
FSYM
SYM  #button
BB(-299,-54,-290,-46)
TITLE -295 -50  #IN1
MODEL 59
PROP                                                                                                                                    
REC(-298,-53,6,6,r)
VIS 1
PIN(-290,-50,0.000,0.000)IN1
LIG(-291,-50,-290,-50)
LIG(-299,-46,-299,-54)
LIG(-291,-46,-299,-46)
LIG(-291,-54,-291,-46)
LIG(-299,-54,-291,-54)
LIG(-298,-47,-298,-53)
LIG(-292,-47,-298,-47)
LIG(-292,-53,-292,-47)
LIG(-298,-53,-292,-53)
FSYM
SYM  #button
BB(-299,-64,-290,-56)
TITLE -295 -60  #IN1
MODEL 59
PROP                                                                                                                                    
REC(-298,-63,6,6,r)
VIS 1
PIN(-290,-60,0.000,0.000)IN1
LIG(-291,-60,-290,-60)
LIG(-299,-56,-299,-64)
LIG(-291,-56,-299,-56)
LIG(-291,-64,-291,-56)
LIG(-299,-64,-291,-64)
LIG(-298,-57,-298,-63)
LIG(-292,-57,-298,-57)
LIG(-292,-63,-292,-57)
LIG(-298,-63,-292,-63)
FSYM
SYM  #button
BB(-299,-74,-290,-66)
TITLE -295 -70  #IN1
MODEL 59
PROP                                                                                                                                    
REC(-298,-73,6,6,r)
VIS 1
PIN(-290,-70,0.000,0.000)IN1
LIG(-291,-70,-290,-70)
LIG(-299,-66,-299,-74)
LIG(-291,-66,-299,-66)
LIG(-291,-74,-291,-66)
LIG(-299,-74,-291,-74)
LIG(-298,-67,-298,-73)
LIG(-292,-67,-298,-67)
LIG(-292,-73,-292,-67)
LIG(-298,-73,-292,-73)
FSYM
SYM  #button
BB(-299,-84,-290,-76)
TITLE -295 -80  #IN1
MODEL 59
PROP                                                                                                                                    
REC(-298,-83,6,6,r)
VIS 1
PIN(-290,-80,0.000,0.000)IN1
LIG(-291,-80,-290,-80)
LIG(-299,-76,-299,-84)
LIG(-291,-76,-299,-76)
LIG(-291,-84,-291,-76)
LIG(-299,-84,-291,-84)
LIG(-298,-77,-298,-83)
LIG(-292,-77,-298,-77)
LIG(-292,-83,-292,-77)
LIG(-298,-83,-292,-83)
FSYM
SYM  #button
BB(-299,-94,-290,-86)
TITLE -295 -90  #IN1
MODEL 59
PROP                                                                                                                                    
REC(-298,-93,6,6,r)
VIS 1
PIN(-290,-90,0.000,0.000)IN1
LIG(-291,-90,-290,-90)
LIG(-299,-86,-299,-94)
LIG(-291,-86,-299,-86)
LIG(-291,-94,-291,-86)
LIG(-299,-94,-291,-94)
LIG(-298,-87,-298,-93)
LIG(-292,-87,-298,-87)
LIG(-292,-93,-292,-87)
LIG(-298,-93,-292,-93)
FSYM
SYM  #button
BB(-299,-104,-290,-96)
TITLE -295 -100  #IN1
MODEL 59
PROP                                                                                                                                    
REC(-298,-103,6,6,r)
VIS 1
PIN(-290,-100,0.000,0.000)IN1
LIG(-291,-100,-290,-100)
LIG(-299,-96,-299,-104)
LIG(-291,-96,-299,-96)
LIG(-291,-104,-291,-96)
LIG(-299,-104,-291,-104)
LIG(-298,-97,-298,-103)
LIG(-292,-97,-298,-97)
LIG(-292,-103,-292,-97)
LIG(-298,-103,-292,-103)
FSYM
SYM  #button
BB(-299,-114,-290,-106)
TITLE -295 -110  #IN1
MODEL 59
PROP                                                                                                                                    
REC(-298,-113,6,6,r)
VIS 1
PIN(-290,-110,0.000,0.000)IN1
LIG(-291,-110,-290,-110)
LIG(-299,-106,-299,-114)
LIG(-291,-106,-299,-106)
LIG(-291,-114,-291,-106)
LIG(-299,-114,-291,-114)
LIG(-298,-107,-298,-113)
LIG(-292,-107,-298,-107)
LIG(-292,-113,-292,-107)
LIG(-298,-113,-292,-113)
FSYM
SYM  #button
BB(-299,-124,-290,-116)
TITLE -295 -120  #IN1
MODEL 59
PROP                                                                                                                                    
REC(-298,-123,6,6,r)
VIS 1
PIN(-290,-120,0.000,0.000)IN1
LIG(-291,-120,-290,-120)
LIG(-299,-116,-299,-124)
LIG(-291,-116,-299,-116)
LIG(-291,-124,-291,-116)
LIG(-299,-124,-291,-124)
LIG(-298,-117,-298,-123)
LIG(-292,-117,-298,-117)
LIG(-292,-123,-292,-117)
LIG(-298,-123,-292,-123)
FSYM
SYM  #1z10_hex
BB(-280,-130,-240,-20)
TITLE -270 -137  #1z10_hex
MODEL 6000
PROP                                                                                                                                    
REC(-275,-125,30,100,r)
VIS 5
PIN(-280,-90,0.000,0.000)c33d
PIN(-280,-30,0.000,0.000)c99d
PIN(-280,-40,0.000,0.000)c88d
PIN(-280,-50,0.000,0.000)c77d
PIN(-280,-60,0.000,0.000)c66d
PIN(-280,-70,0.000,0.000)c55d
PIN(-280,-80,0.000,0.000)c44d
PIN(-280,-100,0.000,0.000)c22d
PIN(-280,-110,0.000,0.000)c11d
PIN(-280,-120,0.000,0.000)c00d
PIN(-240,-90,0.006,0.011)c88b
PIN(-240,-100,0.006,0.011)c44b
PIN(-240,-120,0.006,0.011)c11b
PIN(-240,-110,0.006,0.011)c22b
LIG(-280,-90,-275,-90)
LIG(-280,-30,-275,-30)
LIG(-280,-40,-275,-40)
LIG(-280,-50,-275,-50)
LIG(-280,-60,-275,-60)
LIG(-280,-70,-275,-70)
LIG(-280,-80,-275,-80)
LIG(-280,-100,-275,-100)
LIG(-280,-110,-275,-110)
LIG(-280,-120,-275,-120)
LIG(-245,-90,-240,-90)
LIG(-245,-100,-240,-100)
LIG(-245,-120,-240,-120)
LIG(-245,-110,-240,-110)
LIG(-275,-125,-275,-25)
LIG(-275,-125,-245,-125)
LIG(-245,-125,-245,-25)
LIG(-245,-25,-275,-25)
VLG module 1z10_hex( c33d,c99d,c88d,c77d,c66d,c55d,c44d,c22d,
VLG c11d,c00d,c88b,c44b,c11b,c22b);
VLG input c33d,c99d,c88d,c77d,c66d,c55d,c44d,c22d;
VLG input c11d,c00d;
VLG output c88b,c44b,c11b,c22b;
VLG wire w12,w13,w17,;
VLG or #(2) or2_1(c88b,c99d,c88d);
VLG or #(3) or3_2(w12,c44d,c55d,c66d);
VLG or #(3) or3_3(c11b,w13,c77d,c99d);
VLG or #(2) or2_4(c44b,w12,c77d);
VLG or #(3) or3_5(w13,c11d,c33d,c55d);
VLG or #(2) or2_6(c22b,w17,c77d);
VLG or #(3) or3_7(w17,c22d,c33d,c66d);
VLG endmodule
FSYM
SYM  #button
BB(-209,-44,-200,-36)
TITLE -205 -40  #IN2
MODEL 59
PROP                                                                                                                                    
REC(-208,-43,6,6,r)
VIS 1
PIN(-200,-40,0.000,0.000)IN2
LIG(-201,-40,-200,-40)
LIG(-209,-36,-209,-44)
LIG(-201,-36,-209,-36)
LIG(-201,-44,-201,-36)
LIG(-209,-44,-201,-44)
LIG(-208,-37,-208,-43)
LIG(-202,-37,-208,-37)
LIG(-202,-43,-202,-37)
LIG(-208,-43,-202,-43)
FSYM
SYM  #button
BB(-209,-54,-200,-46)
TITLE -205 -50  #IN2
MODEL 59
PROP                                                                                                                                    
REC(-208,-53,6,6,r)
VIS 1
PIN(-200,-50,0.000,0.000)IN2
LIG(-201,-50,-200,-50)
LIG(-209,-46,-209,-54)
LIG(-201,-46,-209,-46)
LIG(-201,-54,-201,-46)
LIG(-209,-54,-201,-54)
LIG(-208,-47,-208,-53)
LIG(-202,-47,-208,-47)
LIG(-202,-53,-202,-47)
LIG(-208,-53,-202,-53)
FSYM
SYM  #button
BB(-209,-64,-200,-56)
TITLE -205 -60  #IN2
MODEL 59
PROP                                                                                                                                    
REC(-208,-63,6,6,r)
VIS 1
PIN(-200,-60,0.000,0.000)IN2
LIG(-201,-60,-200,-60)
LIG(-209,-56,-209,-64)
LIG(-201,-56,-209,-56)
LIG(-201,-64,-201,-56)
LIG(-209,-64,-201,-64)
LIG(-208,-57,-208,-63)
LIG(-202,-57,-208,-57)
LIG(-202,-63,-202,-57)
LIG(-208,-63,-202,-63)
FSYM
SYM  #button
BB(-209,-74,-200,-66)
TITLE -205 -70  #IN2
MODEL 59
PROP                                                                                                                                    
REC(-208,-73,6,6,r)
VIS 1
PIN(-200,-70,0.000,0.000)IN2
LIG(-201,-70,-200,-70)
LIG(-209,-66,-209,-74)
LIG(-201,-66,-209,-66)
LIG(-201,-74,-201,-66)
LIG(-209,-74,-201,-74)
LIG(-208,-67,-208,-73)
LIG(-202,-67,-208,-67)
LIG(-202,-73,-202,-67)
LIG(-208,-73,-202,-73)
FSYM
SYM  #button
BB(-209,-84,-200,-76)
TITLE -205 -80  #IN2
MODEL 59
PROP                                                                                                                                    
REC(-208,-83,6,6,r)
VIS 1
PIN(-200,-80,0.000,0.000)IN2
LIG(-201,-80,-200,-80)
LIG(-209,-76,-209,-84)
LIG(-201,-76,-209,-76)
LIG(-201,-84,-201,-76)
LIG(-209,-84,-201,-84)
LIG(-208,-77,-208,-83)
LIG(-202,-77,-208,-77)
LIG(-202,-83,-202,-77)
LIG(-208,-83,-202,-83)
FSYM
SYM  #button
BB(-209,-94,-200,-86)
TITLE -205 -90  #IN2
MODEL 59
PROP                                                                                                                                    
REC(-208,-93,6,6,r)
VIS 1
PIN(-200,-90,0.000,0.000)IN2
LIG(-201,-90,-200,-90)
LIG(-209,-86,-209,-94)
LIG(-201,-86,-209,-86)
LIG(-201,-94,-201,-86)
LIG(-209,-94,-201,-94)
LIG(-208,-87,-208,-93)
LIG(-202,-87,-208,-87)
LIG(-202,-93,-202,-87)
LIG(-208,-93,-202,-93)
FSYM
SYM  #button
BB(-209,-104,-200,-96)
TITLE -205 -100  #IN2
MODEL 59
PROP                                                                                                                                    
REC(-208,-103,6,6,r)
VIS 1
PIN(-200,-100,0.000,0.000)IN2
LIG(-201,-100,-200,-100)
LIG(-209,-96,-209,-104)
LIG(-201,-96,-209,-96)
LIG(-201,-104,-201,-96)
LIG(-209,-104,-201,-104)
LIG(-208,-97,-208,-103)
LIG(-202,-97,-208,-97)
LIG(-202,-103,-202,-97)
LIG(-208,-103,-202,-103)
FSYM
SYM  #button
BB(-209,-114,-200,-106)
TITLE -205 -110  #IN2
MODEL 59
PROP                                                                                                                                    
REC(-208,-113,6,6,r)
VIS 1
PIN(-200,-110,0.000,0.000)IN2
LIG(-201,-110,-200,-110)
LIG(-209,-106,-209,-114)
LIG(-201,-106,-209,-106)
LIG(-201,-114,-201,-106)
LIG(-209,-114,-201,-114)
LIG(-208,-107,-208,-113)
LIG(-202,-107,-208,-107)
LIG(-202,-113,-202,-107)
LIG(-208,-113,-202,-113)
FSYM
SYM  #button
BB(-209,-124,-200,-116)
TITLE -205 -120  #IN2
MODEL 59
PROP                                                                                                                                    
REC(-208,-123,6,6,r)
VIS 1
PIN(-200,-120,0.000,0.000)IN2
LIG(-201,-120,-200,-120)
LIG(-209,-116,-209,-124)
LIG(-201,-116,-209,-116)
LIG(-201,-124,-201,-116)
LIG(-209,-124,-201,-124)
LIG(-208,-117,-208,-123)
LIG(-202,-117,-208,-117)
LIG(-202,-123,-202,-117)
LIG(-208,-123,-202,-123)
FSYM
SYM  #1z10_hex
BB(-190,-130,-150,-20)
TITLE -180 -137  #1z10_hex
MODEL 6000
PROP                                                                                                                                    
REC(-185,-125,30,100,r)
VIS 5
PIN(-190,-90,0.000,0.000)c33d
PIN(-190,-30,0.000,0.000)c99d
PIN(-190,-40,0.000,0.000)c88d
PIN(-190,-50,0.000,0.000)c77d
PIN(-190,-60,0.000,0.000)c66d
PIN(-190,-70,0.000,0.000)c55d
PIN(-190,-80,0.000,0.000)c44d
PIN(-190,-100,0.000,0.000)c22d
PIN(-190,-110,0.000,0.000)c11d
PIN(-190,-120,0.000,0.000)c00d
PIN(-150,-90,0.006,0.011)c88b
PIN(-150,-100,0.006,0.011)c44b
PIN(-150,-120,0.006,0.011)c11b
PIN(-150,-110,0.006,0.011)c22b
LIG(-190,-90,-185,-90)
LIG(-190,-30,-185,-30)
LIG(-190,-40,-185,-40)
LIG(-190,-50,-185,-50)
LIG(-190,-60,-185,-60)
LIG(-190,-70,-185,-70)
LIG(-190,-80,-185,-80)
LIG(-190,-100,-185,-100)
LIG(-190,-110,-185,-110)
LIG(-190,-120,-185,-120)
LIG(-155,-90,-150,-90)
LIG(-155,-100,-150,-100)
LIG(-155,-120,-150,-120)
LIG(-155,-110,-150,-110)
LIG(-185,-125,-185,-25)
LIG(-185,-125,-155,-125)
LIG(-155,-125,-155,-25)
LIG(-155,-25,-185,-25)
VLG module 1z10_hex( c33d,c99d,c88d,c77d,c66d,c55d,c44d,c22d,
VLG c11d,c00d,c88b,c44b,c11b,c22b);
VLG input c33d,c99d,c88d,c77d,c66d,c55d,c44d,c22d;
VLG input c11d,c00d;
VLG output c88b,c44b,c11b,c22b;
VLG wire w12,w13,w17,;
VLG or #(2) or2_1(c88b,c99d,c88d);
VLG or #(3) or3_2(w12,c44d,c55d,c66d);
VLG or #(3) or3_3(c11b,w13,c77d,c99d);
VLG or #(2) or2_4(c44b,w12,c77d);
VLG or #(3) or3_5(w13,c11d,c33d,c55d);
VLG or #(2) or2_6(c22b,w17,c77d);
VLG or #(3) or3_7(w17,c22d,c33d,c66d);
VLG endmodule
FSYM
SYM  #vss
BB(130,-13,140,-5)
TITLE 134 -8  #vss
MODEL 0
PROP                                                                                                                                    
REC(130,-15,0,0,b)
VIS 0
PIN(135,-15,0.000,0.000)vss
LIG(135,-15,135,-10)
LIG(130,-10,140,-10)
LIG(130,-7,132,-10)
LIG(132,-7,134,-10)
LIG(134,-7,136,-10)
LIG(136,-7,138,-10)
FSYM
SYM  #vss
BB(285,-118,295,-110)
TITLE 289 -113  #vss
MODEL 0
PROP                                                                                                                                    
REC(285,-120,0,0,b)
VIS 0
PIN(290,-120,0.000,0.000)vss
LIG(290,-120,290,-115)
LIG(285,-115,295,-115)
LIG(285,-112,287,-115)
LIG(287,-112,289,-115)
LIG(289,-112,291,-115)
LIG(291,-112,293,-115)
FSYM
SYM  #14B_ADD
BB(540,-225,560,115)
TITLE 550 -232  #16B_ADD
MODEL 6000
PROP                                                                                                                                    
REC(545,-220,10,330,r)
VIS 5
PIN(540,105,0.000,0.000)C0
PIN(540,-215,0.000,0.000)A0
PIN(540,-55,0.000,0.000)B0
PIN(540,95,0.000,0.000)Bf
PIN(540,-65,0.000,0.000)Af
PIN(540,85,0.000,0.000)Be
PIN(540,-75,0.000,0.000)Ae
PIN(540,75,0.000,0.000)Bd
PIN(540,-85,0.000,0.000)Ad
PIN(540,65,0.000,0.000)Bc
PIN(540,-95,0.000,0.000)Ac
PIN(540,55,0.000,0.000)Bb
PIN(540,-105,0.000,0.000)Ab
PIN(540,45,0.000,0.000)Ba
PIN(540,-115,0.000,0.000)Aa
PIN(540,35,0.000,0.000)B9
PIN(540,-125,0.000,0.000)A9
PIN(540,25,0.000,0.000)B8
PIN(540,-135,0.000,0.000)A8
PIN(540,15,0.000,0.000)B7
PIN(540,-145,0.000,0.000)A7
PIN(540,5,0.000,0.000)B6
PIN(540,-155,0.000,0.000)A6
PIN(540,-5,0.000,0.000)B5
PIN(540,-165,0.000,0.000)A5
PIN(540,-15,0.000,0.000)B4
PIN(540,-175,0.000,0.000)A4
PIN(540,-25,0.000,0.000)B3
PIN(540,-185,0.000,0.000)A3
PIN(540,-35,0.000,0.000)B2
PIN(540,-195,0.000,0.000)A2
PIN(540,-45,0.000,0.000)B1
PIN(540,-205,0.000,0.000)A1
PIN(560,-215,0.006,0.002)Cf
PIN(560,-55,0.006,0.003)Wf
PIN(560,-205,0.006,0.003)W0
PIN(560,-65,0.006,0.003)We
PIN(560,-75,0.006,0.003)Wd
PIN(560,-85,0.006,0.003)Wc
PIN(560,-95,0.006,0.003)Wb
PIN(560,-105,0.006,0.003)Wa
PIN(560,-115,0.006,0.003)W9
PIN(560,-125,0.006,0.003)W8
PIN(560,-135,0.006,0.003)W7
PIN(560,-145,0.006,0.003)W6
PIN(560,-155,0.006,0.003)W5
PIN(560,-165,0.006,0.003)W4
PIN(560,-175,0.006,0.003)W3
PIN(560,-185,0.006,0.003)W2
PIN(560,-195,0.006,0.003)W1
LIG(540,105,545,105)
LIG(540,-215,545,-215)
LIG(540,-55,545,-55)
LIG(540,95,545,95)
LIG(540,-65,545,-65)
LIG(540,85,545,85)
LIG(540,-75,545,-75)
LIG(540,75,545,75)
LIG(540,-85,545,-85)
LIG(540,65,545,65)
LIG(540,-95,545,-95)
LIG(540,55,545,55)
LIG(540,-105,545,-105)
LIG(540,45,545,45)
LIG(540,-115,545,-115)
LIG(540,35,545,35)
LIG(540,-125,545,-125)
LIG(540,25,545,25)
LIG(540,-135,545,-135)
LIG(540,15,545,15)
LIG(540,-145,545,-145)
LIG(540,5,545,5)
LIG(540,-155,545,-155)
LIG(540,-5,545,-5)
LIG(540,-165,545,-165)
LIG(540,-15,545,-15)
LIG(540,-175,545,-175)
LIG(540,-25,545,-25)
LIG(540,-185,545,-185)
LIG(540,-35,545,-35)
LIG(540,-195,545,-195)
LIG(540,-45,545,-45)
LIG(540,-205,545,-205)
LIG(555,-215,560,-215)
LIG(555,-55,560,-55)
LIG(555,-205,560,-205)
LIG(555,-65,560,-65)
LIG(555,-75,560,-75)
LIG(555,-85,560,-85)
LIG(555,-95,560,-95)
LIG(555,-105,560,-105)
LIG(555,-115,560,-115)
LIG(555,-125,560,-125)
LIG(555,-135,560,-135)
LIG(555,-145,560,-145)
LIG(555,-155,560,-155)
LIG(555,-165,560,-165)
LIG(555,-175,560,-175)
LIG(555,-185,560,-185)
LIG(555,-195,560,-195)
LIG(545,-220,545,110)
LIG(545,-220,555,-220)
LIG(555,-220,555,110)
LIG(555,110,545,110)
VLG module 14B_ADD( C0,A0,B0,Bf,Af,Be,Ae,Bd,
VLG Ad,Bc,Ac,Bb,Ab,Ba,Aa,B9,
VLG A9,B8,A8,B7,A7,B6,A6,B5,
VLG A5,B4,A4,B3,A3,B2,A2,B1,
VLG A1,Cf,Wf,W0,We,Wd,Wc,Wb,
VLG Wa,W9,W8,W7,W6,W5,W4,W3,
VLG W2,W1);
VLG input C0,A0,B0,Bf,Af,Be,Ae,Bd;
VLG input Ad,Bc,Ac,Bb,Ab,Ba,Aa,B9;
VLG input A9,B8,A8,B7,A7,B6,A6,B5;
VLG input A5,B4,A4,B3,A3,B2,A2,B1;
VLG input A1;
VLG output Cf,Wf,W0,We,Wd,Wc,Wb,Wa;
VLG output W9,W8,W7,W6,W5,W4,W3,W2;
VLG output W1;
VLG wire w6,w12,w16,w26,w30,w40,w44,w54;
VLG wire w55,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130;
VLG or #(2) or3_1_1(w6,w67,w68,w69);
VLG and #(1) and2_2_2(w69,C0,B0);
VLG and #(1) and2_3_3(w68,C0,A0);
VLG and #(1) and2_4_4(w67,B0,A0);
VLG xor #(1) xor2_5_5(W0,w70,C0);
VLG xor #(1) xor2_6_6(w70,A0,B0);
VLG or #(2) or3_1_7(w12,w71,w72,w73);
VLG and #(1) and2_2_8(w73,w6,B1);
VLG and #(1) and2_3_9(w72,w6,A1);
VLG and #(1) and2_4_10(w71,B1,A1);
VLG xor #(1) xor2_5_11(W1,w74,w6);
VLG xor #(1) xor2_6_12(w74,A1,B1);
VLG or #(2) or3_1_13(w16,w75,w76,w77);
VLG and #(1) and2_2_14(w77,w12,B2);
VLG and #(1) and2_3_15(w76,w12,A2);
VLG and #(1) and2_4_16(w75,B2,A2);
VLG xor #(1) xor2_5_17(W2,w78,w12);
VLG xor #(1) xor2_6_18(w78,A2,B2);
VLG or #(2) or3_1_19(w26,w79,w80,w81);
VLG and #(1) and2_2_20(w81,w16,B3);
VLG and #(1) and2_3_21(w80,w16,A3);
VLG and #(1) and2_4_22(w79,B3,A3);
VLG xor #(1) xor2_5_23(W3,w82,w16);
VLG xor #(1) xor2_6_24(w82,A3,B3);
VLG or #(2) or3_1_25(w30,w83,w84,w85);
VLG and #(1) and2_2_26(w85,w26,B4);
VLG and #(1) and2_3_27(w84,w26,A4);
VLG and #(1) and2_4_28(w83,B4,A4);
VLG xor #(1) xor2_5_29(W4,w86,w26);
VLG xor #(1) xor2_6_30(w86,A4,B4);
VLG or #(2) or3_1_31(w40,w87,w88,w89);
VLG and #(1) and2_2_32(w89,w30,B5);
VLG and #(1) and2_3_33(w88,w30,A5);
VLG and #(1) and2_4_34(w87,B5,A5);
VLG xor #(1) xor2_5_35(W5,w90,w30);
VLG xor #(1) xor2_6_36(w90,A5,B5);
VLG or #(2) or3_1_37(w44,w91,w92,w93);
VLG and #(1) and2_2_38(w93,w40,B6);
VLG and #(1) and2_3_39(w92,w40,A6);
VLG and #(1) and2_4_40(w91,B6,A6);
VLG xor #(1) xor2_5_41(W6,w94,w40);
VLG xor #(1) xor2_6_42(w94,A6,B6);
VLG or #(2) or3_1_43(w54,w95,w96,w97);
VLG and #(1) and2_2_44(w97,w44,B7);
VLG and #(1) and2_3_45(w96,w44,A7);
VLG and #(1) and2_4_46(w95,B7,A7);
VLG xor #(1) xor2_5_47(W7,w98,w44);
VLG xor #(1) xor2_6_48(w98,A7,B7);
VLG or #(2) or3_1_49(Cf,w99,w100,w101);
VLG and #(1) and2_2_50(w101,w55,Bf);
VLG and #(1) and2_3_51(w100,w55,Af);
VLG and #(1) and2_4_52(w99,Bf,Af);
VLG xor #(1) xor2_5_53(Wf,w102,w55);
VLG xor #(1) xor2_6_54(w102,Af,Bf);
VLG or #(2) or3_1_55(w55,w103,w104,w105);
VLG and #(1) and2_2_56(w105,w61,Be);
VLG and #(1) and2_3_57(w104,w61,Ae);
VLG and #(1) and2_4_58(w103,Be,Ae);
VLG xor #(1) xor2_5_59(We,w106,w61);
VLG xor #(1) xor2_6_60(w106,Ae,Be);
VLG or #(2) or3_1_61(w61,w107,w108,w109);
VLG and #(1) and2_2_62(w109,w62,Bd);
VLG and #(1) and2_3_63(w108,w62,Ad);
VLG and #(1) and2_4_64(w107,Bd,Ad);
VLG xor #(1) xor2_5_65(Wd,w110,w62);
VLG xor #(1) xor2_6_66(w110,Ad,Bd);
VLG or #(2) or3_1_67(w62,w111,w112,w113);
VLG and #(1) and2_2_68(w113,w63,Bc);
VLG and #(1) and2_3_69(w112,w63,Ac);
VLG and #(1) and2_4_70(w111,Bc,Ac);
VLG xor #(1) xor2_5_71(Wc,w114,w63);
VLG xor #(1) xor2_6_72(w114,Ac,Bc);
VLG or #(2) or3_1_73(w63,w115,w116,w117);
VLG and #(1) and2_2_74(w117,w64,Bb);
VLG and #(1) and2_3_75(w116,w64,Ab);
VLG and #(1) and2_4_76(w115,Bb,Ab);
VLG xor #(1) xor2_5_77(Wb,w118,w64);
VLG xor #(1) xor2_6_78(w118,Ab,Bb);
VLG or #(2) or3_1_79(w64,w119,w120,w121);
VLG and #(1) and2_2_80(w121,w65,Ba);
VLG and #(1) and2_3_81(w120,w65,Aa);
VLG and #(1) and2_4_82(w119,Ba,Aa);
VLG xor #(1) xor2_5_83(Wa,w122,w65);
VLG xor #(1) xor2_6_84(w122,Aa,Ba);
VLG or #(2) or3_1_85(w65,w123,w124,w125);
VLG and #(1) and2_2_86(w125,w66,B9);
VLG and #(1) and2_3_87(w124,w66,A9);
VLG and #(1) and2_4_88(w123,B9,A9);
VLG xor #(1) xor2_5_89(W9,w126,w66);
VLG xor #(1) xor2_6_90(w126,A9,B9);
VLG or #(2) or3_1_91(w66,w127,w128,w129);
VLG and #(1) and2_2_92(w129,w54,B8);
VLG and #(1) and2_3_93(w128,w54,A8);
VLG and #(1) and2_4_94(w127,B8,A8);
VLG xor #(1) xor2_5_95(W8,w130,w54);
VLG xor #(1) xor2_6_96(w130,A8,B8);
VLG endmodule
FSYM
SYM  #vss
BB(310,57,320,65)
TITLE 314 62  #vss
MODEL 0
PROP                                                                                                                                    
REC(310,55,0,0,b)
VIS 0
PIN(315,55,0.000,0.000)vss
LIG(315,55,315,60)
LIG(310,60,320,60)
LIG(310,63,312,60)
LIG(312,63,314,60)
LIG(314,63,316,60)
LIG(316,63,318,60)
FSYM
SYM  #mul10
BB(240,85,260,255)
TITLE 250 78  #mul10
MODEL 6000
PROP                                                                                                                                    
REC(245,90,10,160,r)
VIS 5
PIN(240,125,0.000,0.000)in3
PIN(240,135,0.000,0.000)in4
PIN(240,175,0.000,0.000)in8
PIN(240,185,0.000,0.000)in9
PIN(240,95,0.000,0.000)in0
PIN(240,165,0.000,0.000)in7
PIN(240,155,0.000,0.000)in6
PIN(240,145,0.000,0.000)in5
PIN(240,115,0.000,0.000)in2
PIN(240,105,0.000,0.000)in1
PIN(260,245,0.006,0.002)Wf
PIN(260,225,0.006,0.002)Wd
PIN(260,205,0.006,0.002)Wb
PIN(260,195,0.006,0.002)Wa
PIN(260,185,0.006,0.011)W9
PIN(260,175,0.006,0.011)W8
PIN(260,165,0.006,0.011)W7
PIN(260,155,0.006,0.011)W6
PIN(260,135,0.006,0.011)W4
PIN(260,125,0.006,0.011)W3
PIN(260,105,0.006,0.011)W1
PIN(260,235,0.006,0.002)We
PIN(260,95,0.006,0.011)W0
PIN(260,215,0.006,0.002)Wc
PIN(260,145,0.006,0.011)W5
PIN(260,115,0.006,0.011)W2
LIG(240,125,245,125)
LIG(240,135,245,135)
LIG(240,175,245,175)
LIG(240,185,245,185)
LIG(240,95,245,95)
LIG(240,165,245,165)
LIG(240,155,245,155)
LIG(240,145,245,145)
LIG(240,115,245,115)
LIG(240,105,245,105)
LIG(255,245,260,245)
LIG(255,225,260,225)
LIG(255,205,260,205)
LIG(255,195,260,195)
LIG(255,185,260,185)
LIG(255,175,260,175)
LIG(255,165,260,165)
LIG(255,155,260,155)
LIG(255,135,260,135)
LIG(255,125,260,125)
LIG(255,105,260,105)
LIG(255,235,260,235)
LIG(255,95,260,95)
LIG(255,215,260,215)
LIG(255,145,260,145)
LIG(255,115,260,115)
LIG(245,90,245,250)
LIG(245,90,255,90)
LIG(255,90,255,250)
LIG(255,250,245,250)
VLG module mul10( in3,in4,in8,in9,in0,in7,in6,in5,
VLG in2,in1,Wf,Wd,Wb,Wa,W9,W8,
VLG W7,W6,W4,W3,W1,We,W0,Wc,
VLG W5,W2);
VLG input in3,in4,in8,in9,in0,in7,in6,in5;
VLG input in2,in1;
VLG output Wf,Wd,Wb,Wa,W9,W8,W7,W6;
VLG output W4,W3,W1,We,W0,Wc,W5,W2;
VLG wire w14,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG or #(2) or3_1_1_1(w32,w29,w30,w31);
VLG and #(1) and2_2_2_2(w31,vss,vss);
VLG and #(1) and2_3_3_3(w30,vss,vss);
VLG and #(1) and2_4_4_4(w29,vss,vss);
VLG xor #(1) xor2_5_5_5(W0,w33,vss);
VLG xor #(1) xor2_6_6_6(w33,vss,vss);
VLG or #(2) or3_1_7_7(w37,w34,w35,w36);
VLG and #(1) and2_2_8_8(w36,w32,vss);
VLG and #(1) and2_3_9_9(w35,w32,in0);
VLG and #(1) and2_4_10_10(w34,vss,in0);
VLG xor #(1) xor2_5_11_11(W1,w38,w32);
VLG xor #(1) xor2_6_12_12(w38,in0,vss);
VLG or #(2) or3_1_13_13(w42,w39,w40,w41);
VLG and #(1) and2_2_14_14(w41,w37,vss);
VLG and #(1) and2_3_15_15(w40,w37,in1);
VLG and #(1) and2_4_16_16(w39,vss,in1);
VLG xor #(1) xor2_5_17_17(W2,w43,w37);
VLG xor #(1) xor2_6_18_18(w43,in1,vss);
VLG or #(2) or3_1_19_19(w47,w44,w45,w46);
VLG and #(1) and2_2_20_20(w46,w42,in0);
VLG and #(1) and2_3_21_21(w45,w42,in2);
VLG and #(1) and2_4_22_22(w44,in0,in2);
VLG xor #(1) xor2_5_23_23(W3,w48,w42);
VLG xor #(1) xor2_6_24_24(w48,in2,in0);
VLG or #(2) or3_1_25_25(w52,w49,w50,w51);
VLG and #(1) and2_2_26_26(w51,w47,in1);
VLG and #(1) and2_3_27_27(w50,w47,in3);
VLG and #(1) and2_4_28_28(w49,in1,in3);
VLG xor #(1) xor2_5_29_29(W4,w53,w47);
VLG xor #(1) xor2_6_30_30(w53,in3,in1);
VLG or #(2) or3_1_31_31(w57,w54,w55,w56);
VLG and #(1) and2_2_32_32(w56,w52,in2);
VLG and #(1) and2_3_33_33(w55,w52,in4);
VLG and #(1) and2_4_34_34(w54,in2,in4);
VLG xor #(1) xor2_5_35_35(W5,w58,w52);
VLG xor #(1) xor2_6_36_36(w58,in4,in2);
VLG or #(2) or3_1_37_37(w62,w59,w60,w61);
VLG and #(1) and2_2_38_38(w61,w57,in3);
VLG and #(1) and2_3_39_39(w60,w57,in5);
VLG and #(1) and2_4_40_40(w59,in3,in5);
VLG xor #(1) xor2_5_41_41(W6,w63,w57);
VLG xor #(1) xor2_6_42_42(w63,in5,in3);
VLG or #(2) or3_1_43_43(w67,w64,w65,w66);
VLG and #(1) and2_2_44_44(w66,w62,in4);
VLG and #(1) and2_3_45_45(w65,w62,in6);
VLG and #(1) and2_4_46_46(w64,in4,in6);
VLG xor #(1) xor2_5_47_47(W7,w68,w62);
VLG xor #(1) xor2_6_48_48(w68,in6,in4);
VLG or #(1) or3_1_49_49(w14,w69,w70,w71);
VLG and #(1) and2_2_50_50(w71,w72,vss);
VLG and #(1) and2_3_51_51(w70,w72,vss);
VLG and #(1) and2_4_52_52(w69,vss,vss);
VLG xor #(1) xor2_5_53_53(Wf,w73,w72);
VLG xor #(1) xor2_6_54_54(w73,vss,vss);
VLG or #(2) or3_1_55_55(w72,w74,w75,w76);
VLG and #(1) and2_2_56_56(w76,w77,vss);
VLG and #(1) and2_3_57_57(w75,w77,vss);
VLG and #(1) and2_4_58_58(w74,vss,vss);
VLG xor #(1) xor2_5_59_59(We,w78,w77);
VLG xor #(1) xor2_6_60_60(w78,vss,vss);
VLG or #(2) or3_1_61_61(w77,w79,w80,w81);
VLG and #(1) and2_2_62_62(w81,w82,vss);
VLG and #(1) and2_3_63_63(w80,w82,vss);
VLG and #(1) and2_4_64_64(w79,vss,vss);
VLG xor #(1) xor2_5_65_65(Wd,w83,w82);
VLG xor #(1) xor2_6_66_66(w83,vss,vss);
VLG or #(2) or3_1_67_67(w82,w84,w85,w86);
VLG and #(1) and2_2_68_68(w86,w87,in9);
VLG and #(1) and2_3_69_69(w85,w87,vss);
VLG and #(1) and2_4_70_70(w84,in9,vss);
VLG xor #(1) xor2_5_71_71(Wc,w88,w87);
VLG xor #(1) xor2_6_72_72(w88,vss,in9);
VLG or #(2) or3_1_73_73(w87,w89,w90,w91);
VLG and #(1) and2_2_74_74(w91,w92,in8);
VLG and #(1) and2_3_75_75(w90,w92,vss);
VLG and #(1) and2_4_76_76(w89,in8,vss);
VLG xor #(1) xor2_5_77_77(Wb,w93,w92);
VLG xor #(1) xor2_6_78_78(w93,vss,in8);
VLG or #(2) or3_1_79_79(w92,w94,w95,w96);
VLG and #(1) and2_2_80_80(w96,w97,in7);
VLG and #(1) and2_3_81_81(w95,w97,in9);
VLG and #(1) and2_4_82_82(w94,in7,in9);
VLG xor #(1) xor2_5_83_83(Wa,w98,w97);
VLG xor #(1) xor2_6_84_84(w98,in9,in7);
VLG or #(2) or3_1_85_85(w97,w99,w100,w101);
VLG and #(1) and2_2_86_86(w101,w102,in6);
VLG and #(1) and2_3_87_87(w100,w102,in8);
VLG and #(1) and2_4_88_88(w99,in6,in8);
VLG xor #(1) xor2_5_89_89(W9,w103,w102);
VLG xor #(1) xor2_6_90_90(w103,in8,in6);
VLG or #(2) or3_1_91_91(w102,w104,w105,w106);
VLG and #(1) and2_2_92_92(w106,w67,in5);
VLG and #(1) and2_3_93_93(w105,w67,in7);
VLG and #(1) and2_4_94_94(w104,in5,in7);
VLG xor #(1) xor2_5_95_95(W8,w107,w67);
VLG xor #(1) xor2_6_96_96(w107,in7,in5);
VLG endmodule
FSYM
SYM  #button
BB(-119,-114,-110,-106)
TITLE -115 -110  #IN3
MODEL 59
PROP                                                                                                                                    
REC(-118,-113,6,6,r)
VIS 1
PIN(-110,-110,0.000,0.000)IN3
LIG(-111,-110,-110,-110)
LIG(-119,-106,-119,-114)
LIG(-111,-106,-119,-106)
LIG(-111,-114,-111,-106)
LIG(-119,-114,-111,-114)
LIG(-118,-107,-118,-113)
LIG(-112,-107,-118,-107)
LIG(-112,-113,-112,-107)
LIG(-118,-113,-112,-113)
FSYM
SYM  #button
BB(-119,-104,-110,-96)
TITLE -115 -100  #IN3
MODEL 59
PROP                                                                                                                                    
REC(-118,-103,6,6,r)
VIS 1
PIN(-110,-100,0.000,0.000)IN3
LIG(-111,-100,-110,-100)
LIG(-119,-96,-119,-104)
LIG(-111,-96,-119,-96)
LIG(-111,-104,-111,-96)
LIG(-119,-104,-111,-104)
LIG(-118,-97,-118,-103)
LIG(-112,-97,-118,-97)
LIG(-112,-103,-112,-97)
LIG(-118,-103,-112,-103)
FSYM
SYM  #button
BB(-119,-94,-110,-86)
TITLE -115 -90  #IN3
MODEL 59
PROP                                                                                                                                    
REC(-118,-93,6,6,r)
VIS 1
PIN(-110,-90,0.000,0.000)IN3
LIG(-111,-90,-110,-90)
LIG(-119,-86,-119,-94)
LIG(-111,-86,-119,-86)
LIG(-111,-94,-111,-86)
LIG(-119,-94,-111,-94)
LIG(-118,-87,-118,-93)
LIG(-112,-87,-118,-87)
LIG(-112,-93,-112,-87)
LIG(-118,-93,-112,-93)
FSYM
SYM  #button
BB(-119,-84,-110,-76)
TITLE -115 -80  #IN3
MODEL 59
PROP                                                                                                                                    
REC(-118,-83,6,6,r)
VIS 1
PIN(-110,-80,0.000,0.000)IN3
LIG(-111,-80,-110,-80)
LIG(-119,-76,-119,-84)
LIG(-111,-76,-119,-76)
LIG(-111,-84,-111,-76)
LIG(-119,-84,-111,-84)
LIG(-118,-77,-118,-83)
LIG(-112,-77,-118,-77)
LIG(-112,-83,-112,-77)
LIG(-118,-83,-112,-83)
FSYM
SYM  #button
BB(-119,-74,-110,-66)
TITLE -115 -70  #IN3
MODEL 59
PROP                                                                                                                                    
REC(-118,-73,6,6,r)
VIS 1
PIN(-110,-70,0.000,0.000)IN3
LIG(-111,-70,-110,-70)
LIG(-119,-66,-119,-74)
LIG(-111,-66,-119,-66)
LIG(-111,-74,-111,-66)
LIG(-119,-74,-111,-74)
LIG(-118,-67,-118,-73)
LIG(-112,-67,-118,-67)
LIG(-112,-73,-112,-67)
LIG(-118,-73,-112,-73)
FSYM
SYM  #button
BB(-119,-64,-110,-56)
TITLE -115 -60  #IN3
MODEL 59
PROP                                                                                                                                    
REC(-118,-63,6,6,r)
VIS 1
PIN(-110,-60,0.000,0.000)IN3
LIG(-111,-60,-110,-60)
LIG(-119,-56,-119,-64)
LIG(-111,-56,-119,-56)
LIG(-111,-64,-111,-56)
LIG(-119,-64,-111,-64)
LIG(-118,-57,-118,-63)
LIG(-112,-57,-118,-57)
LIG(-112,-63,-112,-57)
LIG(-118,-63,-112,-63)
FSYM
SYM  #button
BB(-119,-54,-110,-46)
TITLE -115 -50  #IN3
MODEL 59
PROP                                                                                                                                    
REC(-118,-53,6,6,r)
VIS 1
PIN(-110,-50,0.000,0.000)IN3
LIG(-111,-50,-110,-50)
LIG(-119,-46,-119,-54)
LIG(-111,-46,-119,-46)
LIG(-111,-54,-111,-46)
LIG(-119,-54,-111,-54)
LIG(-118,-47,-118,-53)
LIG(-112,-47,-118,-47)
LIG(-112,-53,-112,-47)
LIG(-118,-53,-112,-53)
FSYM
SYM  #button
BB(-119,-44,-110,-36)
TITLE -115 -40  #IN3
MODEL 59
PROP                                                                                                                                    
REC(-118,-43,6,6,r)
VIS 1
PIN(-110,-40,0.000,0.000)IN3
LIG(-111,-40,-110,-40)
LIG(-119,-36,-119,-44)
LIG(-111,-36,-119,-36)
LIG(-111,-44,-111,-36)
LIG(-119,-44,-111,-44)
LIG(-118,-37,-118,-43)
LIG(-112,-37,-118,-37)
LIG(-112,-43,-112,-37)
LIG(-118,-43,-112,-43)
FSYM
SYM  #button
BB(-119,-34,-110,-26)
TITLE -115 -30  #IN3
MODEL 59
PROP                                                                                                                                    
REC(-118,-33,6,6,r)
VIS 1
PIN(-110,-30,0.000,0.000)IN3
LIG(-111,-30,-110,-30)
LIG(-119,-26,-119,-34)
LIG(-111,-26,-119,-26)
LIG(-111,-34,-111,-26)
LIG(-119,-34,-111,-34)
LIG(-118,-27,-118,-33)
LIG(-112,-27,-118,-27)
LIG(-112,-33,-112,-27)
LIG(-118,-33,-112,-33)
FSYM
SYM  #1z10_hex
BB(-100,-130,-60,-20)
TITLE -90 -137  #1z10_hex
MODEL 6000
PROP                                                                                                                                    
REC(-95,-125,30,100,r)
VIS 5
PIN(-100,-90,0.000,0.000)c33d
PIN(-100,-30,0.000,0.000)c99d
PIN(-100,-40,0.000,0.000)c88d
PIN(-100,-50,0.000,0.000)c77d
PIN(-100,-60,0.000,0.000)c66d
PIN(-100,-70,0.000,0.000)c55d
PIN(-100,-80,0.000,0.000)c44d
PIN(-100,-100,0.000,0.000)c22d
PIN(-100,-110,0.000,0.000)c11d
PIN(-100,-120,0.000,0.000)c00d
PIN(-60,-90,0.006,0.011)c88b
PIN(-60,-100,0.006,0.011)c44b
PIN(-60,-120,0.006,0.011)c11b
PIN(-60,-110,0.006,0.011)c22b
LIG(-100,-90,-95,-90)
LIG(-100,-30,-95,-30)
LIG(-100,-40,-95,-40)
LIG(-100,-50,-95,-50)
LIG(-100,-60,-95,-60)
LIG(-100,-70,-95,-70)
LIG(-100,-80,-95,-80)
LIG(-100,-100,-95,-100)
LIG(-100,-110,-95,-110)
LIG(-100,-120,-95,-120)
LIG(-65,-90,-60,-90)
LIG(-65,-100,-60,-100)
LIG(-65,-120,-60,-120)
LIG(-65,-110,-60,-110)
LIG(-95,-125,-95,-25)
LIG(-95,-125,-65,-125)
LIG(-65,-125,-65,-25)
LIG(-65,-25,-95,-25)
VLG module 1z10_hex( c33d,c99d,c88d,c77d,c66d,c55d,c44d,c22d,
VLG c11d,c00d,c88b,c44b,c11b,c22b);
VLG input c33d,c99d,c88d,c77d,c66d,c55d,c44d,c22d;
VLG input c11d,c00d;
VLG output c88b,c44b,c11b,c22b;
VLG wire w12,w13,w17,;
VLG or #(2) or2_1(c88b,c99d,c88d);
VLG or #(3) or3_2(w12,c44d,c55d,c66d);
VLG or #(3) or3_3(c11b,w13,c77d,c99d);
VLG or #(2) or2_4(c44b,w12,c77d);
VLG or #(3) or3_5(w13,c11d,c33d,c55d);
VLG or #(2) or2_6(c22b,w17,c77d);
VLG or #(3) or3_7(w17,c22d,c33d,c66d);
VLG endmodule
FSYM
SYM  #button
BB(-29,-54,-20,-46)
TITLE -25 -50  #IN4
MODEL 59
PROP                                                                                                                                    
REC(-28,-53,6,6,r)
VIS 1
PIN(-20,-50,0.000,0.000)IN4
LIG(-21,-50,-20,-50)
LIG(-29,-46,-29,-54)
LIG(-21,-46,-29,-46)
LIG(-21,-54,-21,-46)
LIG(-29,-54,-21,-54)
LIG(-28,-47,-28,-53)
LIG(-22,-47,-28,-47)
LIG(-22,-53,-22,-47)
LIG(-28,-53,-22,-53)
FSYM
SYM  #button
BB(-29,-64,-20,-56)
TITLE -25 -60  #IN4
MODEL 59
PROP                                                                                                                                    
REC(-28,-63,6,6,r)
VIS 1
PIN(-20,-60,0.000,0.000)IN4
LIG(-21,-60,-20,-60)
LIG(-29,-56,-29,-64)
LIG(-21,-56,-29,-56)
LIG(-21,-64,-21,-56)
LIG(-29,-64,-21,-64)
LIG(-28,-57,-28,-63)
LIG(-22,-57,-28,-57)
LIG(-22,-63,-22,-57)
LIG(-28,-63,-22,-63)
FSYM
SYM  #button
BB(-29,-74,-20,-66)
TITLE -25 -70  #IN4
MODEL 59
PROP                                                                                                                                    
REC(-28,-73,6,6,r)
VIS 1
PIN(-20,-70,0.000,0.000)IN4
LIG(-21,-70,-20,-70)
LIG(-29,-66,-29,-74)
LIG(-21,-66,-29,-66)
LIG(-21,-74,-21,-66)
LIG(-29,-74,-21,-74)
LIG(-28,-67,-28,-73)
LIG(-22,-67,-28,-67)
LIG(-22,-73,-22,-67)
LIG(-28,-73,-22,-73)
FSYM
SYM  #button
BB(-29,-84,-20,-76)
TITLE -25 -80  #IN4
MODEL 59
PROP                                                                                                                                    
REC(-28,-83,6,6,r)
VIS 1
PIN(-20,-80,0.000,0.000)IN4
LIG(-21,-80,-20,-80)
LIG(-29,-76,-29,-84)
LIG(-21,-76,-29,-76)
LIG(-21,-84,-21,-76)
LIG(-29,-84,-21,-84)
LIG(-28,-77,-28,-83)
LIG(-22,-77,-28,-77)
LIG(-22,-83,-22,-77)
LIG(-28,-83,-22,-83)
FSYM
SYM  #button
BB(-29,-94,-20,-86)
TITLE -25 -90  #IN4
MODEL 59
PROP                                                                                                                                    
REC(-28,-93,6,6,r)
VIS 1
PIN(-20,-90,0.000,0.000)IN4
LIG(-21,-90,-20,-90)
LIG(-29,-86,-29,-94)
LIG(-21,-86,-29,-86)
LIG(-21,-94,-21,-86)
LIG(-29,-94,-21,-94)
LIG(-28,-87,-28,-93)
LIG(-22,-87,-28,-87)
LIG(-22,-93,-22,-87)
LIG(-28,-93,-22,-93)
FSYM
SYM  #button
BB(-29,-104,-20,-96)
TITLE -25 -100  #IN4
MODEL 59
PROP                                                                                                                                    
REC(-28,-103,6,6,r)
VIS 1
PIN(-20,-100,0.000,0.000)IN4
LIG(-21,-100,-20,-100)
LIG(-29,-96,-29,-104)
LIG(-21,-96,-29,-96)
LIG(-21,-104,-21,-96)
LIG(-29,-104,-21,-104)
LIG(-28,-97,-28,-103)
LIG(-22,-97,-28,-97)
LIG(-22,-103,-22,-97)
LIG(-28,-103,-22,-103)
FSYM
SYM  #button
BB(-29,-114,-20,-106)
TITLE -25 -110  #IN4
MODEL 59
PROP                                                                                                                                    
REC(-28,-113,6,6,r)
VIS 1
PIN(-20,-110,0.000,0.000)IN4
LIG(-21,-110,-20,-110)
LIG(-29,-106,-29,-114)
LIG(-21,-106,-29,-106)
LIG(-21,-114,-21,-106)
LIG(-29,-114,-21,-114)
LIG(-28,-107,-28,-113)
LIG(-22,-107,-28,-107)
LIG(-22,-113,-22,-107)
LIG(-28,-113,-22,-113)
FSYM
SYM  #button
BB(-29,-124,-20,-116)
TITLE -25 -120  #IN4
MODEL 59
PROP                                                                                                                                    
REC(-28,-123,6,6,r)
VIS 1
PIN(-20,-120,0.000,0.000)IN4
LIG(-21,-120,-20,-120)
LIG(-29,-116,-29,-124)
LIG(-21,-116,-29,-116)
LIG(-21,-124,-21,-116)
LIG(-29,-124,-21,-124)
LIG(-28,-117,-28,-123)
LIG(-22,-117,-28,-117)
LIG(-22,-123,-22,-117)
LIG(-28,-123,-22,-123)
FSYM
SYM  #button
BB(-29,-44,-20,-36)
TITLE -25 -40  #IN4
MODEL 59
PROP                                                                                                                                    
REC(-28,-43,6,6,r)
VIS 1
PIN(-20,-40,0.000,0.000)IN4
LIG(-21,-40,-20,-40)
LIG(-29,-36,-29,-44)
LIG(-21,-36,-29,-36)
LIG(-21,-44,-21,-36)
LIG(-29,-44,-21,-44)
LIG(-28,-37,-28,-43)
LIG(-22,-37,-28,-37)
LIG(-22,-43,-22,-37)
LIG(-28,-43,-22,-43)
FSYM
SYM  #button
BB(-29,-34,-20,-26)
TITLE -25 -30  #IN4
MODEL 59
PROP                                                                                                                                    
REC(-28,-33,6,6,r)
VIS 1
PIN(-20,-30,0.000,0.000)IN4
LIG(-21,-30,-20,-30)
LIG(-29,-26,-29,-34)
LIG(-21,-26,-29,-26)
LIG(-21,-34,-21,-26)
LIG(-29,-34,-21,-34)
LIG(-28,-27,-28,-33)
LIG(-22,-27,-28,-27)
LIG(-22,-33,-22,-27)
LIG(-28,-33,-22,-33)
FSYM
SYM  #mul10
BB(280,85,300,255)
TITLE 290 78  #mul10
MODEL 6000
PROP                                                                                                                                    
REC(285,90,10,160,r)
VIS 5
PIN(280,125,0.000,0.000)in3
PIN(280,135,0.000,0.000)in4
PIN(280,175,0.000,0.000)in8
PIN(280,185,0.000,0.000)in9
PIN(280,95,0.000,0.000)in0
PIN(280,165,0.000,0.000)in7
PIN(280,155,0.000,0.000)in6
PIN(280,145,0.000,0.000)in5
PIN(280,115,0.000,0.000)in2
PIN(280,105,0.000,0.000)in1
PIN(300,245,0.006,0.006)Wf
PIN(300,225,0.006,0.006)Wd
PIN(300,205,0.006,0.006)Wb
PIN(300,195,0.006,0.006)Wa
PIN(300,185,0.006,0.006)W9
PIN(300,175,0.006,0.006)W8
PIN(300,165,0.006,0.006)W7
PIN(300,155,0.006,0.006)W6
PIN(300,135,0.006,0.006)W4
PIN(300,125,0.006,0.006)W3
PIN(300,105,0.006,0.006)W1
PIN(300,235,0.006,0.006)We
PIN(300,95,0.006,0.006)W0
PIN(300,215,0.006,0.006)Wc
PIN(300,145,0.006,0.006)W5
PIN(300,115,0.006,0.006)W2
LIG(280,125,285,125)
LIG(280,135,285,135)
LIG(280,175,285,175)
LIG(280,185,285,185)
LIG(280,95,285,95)
LIG(280,165,285,165)
LIG(280,155,285,155)
LIG(280,145,285,145)
LIG(280,115,285,115)
LIG(280,105,285,105)
LIG(295,245,300,245)
LIG(295,225,300,225)
LIG(295,205,300,205)
LIG(295,195,300,195)
LIG(295,185,300,185)
LIG(295,175,300,175)
LIG(295,165,300,165)
LIG(295,155,300,155)
LIG(295,135,300,135)
LIG(295,125,300,125)
LIG(295,105,300,105)
LIG(295,235,300,235)
LIG(295,95,300,95)
LIG(295,215,300,215)
LIG(295,145,300,145)
LIG(295,115,300,115)
LIG(285,90,285,250)
LIG(285,90,295,90)
LIG(295,90,295,250)
LIG(295,250,285,250)
VLG module mul10( in3,in4,in8,in9,in0,in7,in6,in5,
VLG in2,in1,Wf,Wd,Wb,Wa,W9,W8,
VLG W7,W6,W4,W3,W1,We,W0,Wc,
VLG W5,W2);
VLG input in3,in4,in8,in9,in0,in7,in6,in5;
VLG input in2,in1;
VLG output Wf,Wd,Wb,Wa,W9,W8,W7,W6;
VLG output W4,W3,W1,We,W0,Wc,W5,W2;
VLG wire w14,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG or #(2) or3_1_1_1(w32,w29,w30,w31);
VLG and #(1) and2_2_2_2(w31,vss,vss);
VLG and #(1) and2_3_3_3(w30,vss,vss);
VLG and #(1) and2_4_4_4(w29,vss,vss);
VLG xor #(1) xor2_5_5_5(W0,w33,vss);
VLG xor #(1) xor2_6_6_6(w33,vss,vss);
VLG or #(2) or3_1_7_7(w37,w34,w35,w36);
VLG and #(1) and2_2_8_8(w36,w32,vss);
VLG and #(1) and2_3_9_9(w35,w32,in0);
VLG and #(1) and2_4_10_10(w34,vss,in0);
VLG xor #(1) xor2_5_11_11(W1,w38,w32);
VLG xor #(1) xor2_6_12_12(w38,in0,vss);
VLG or #(2) or3_1_13_13(w42,w39,w40,w41);
VLG and #(1) and2_2_14_14(w41,w37,vss);
VLG and #(1) and2_3_15_15(w40,w37,in1);
VLG and #(1) and2_4_16_16(w39,vss,in1);
VLG xor #(1) xor2_5_17_17(W2,w43,w37);
VLG xor #(1) xor2_6_18_18(w43,in1,vss);
VLG or #(2) or3_1_19_19(w47,w44,w45,w46);
VLG and #(1) and2_2_20_20(w46,w42,in0);
VLG and #(1) and2_3_21_21(w45,w42,in2);
VLG and #(1) and2_4_22_22(w44,in0,in2);
VLG xor #(1) xor2_5_23_23(W3,w48,w42);
VLG xor #(1) xor2_6_24_24(w48,in2,in0);
VLG or #(2) or3_1_25_25(w52,w49,w50,w51);
VLG and #(1) and2_2_26_26(w51,w47,in1);
VLG and #(1) and2_3_27_27(w50,w47,in3);
VLG and #(1) and2_4_28_28(w49,in1,in3);
VLG xor #(1) xor2_5_29_29(W4,w53,w47);
VLG xor #(1) xor2_6_30_30(w53,in3,in1);
VLG or #(2) or3_1_31_31(w57,w54,w55,w56);
VLG and #(1) and2_2_32_32(w56,w52,in2);
VLG and #(1) and2_3_33_33(w55,w52,in4);
VLG and #(1) and2_4_34_34(w54,in2,in4);
VLG xor #(1) xor2_5_35_35(W5,w58,w52);
VLG xor #(1) xor2_6_36_36(w58,in4,in2);
VLG or #(2) or3_1_37_37(w62,w59,w60,w61);
VLG and #(1) and2_2_38_38(w61,w57,in3);
VLG and #(1) and2_3_39_39(w60,w57,in5);
VLG and #(1) and2_4_40_40(w59,in3,in5);
VLG xor #(1) xor2_5_41_41(W6,w63,w57);
VLG xor #(1) xor2_6_42_42(w63,in5,in3);
VLG or #(2) or3_1_43_43(w67,w64,w65,w66);
VLG and #(1) and2_2_44_44(w66,w62,in4);
VLG and #(1) and2_3_45_45(w65,w62,in6);
VLG and #(1) and2_4_46_46(w64,in4,in6);
VLG xor #(1) xor2_5_47_47(W7,w68,w62);
VLG xor #(1) xor2_6_48_48(w68,in6,in4);
VLG or #(1) or3_1_49_49(w14,w69,w70,w71);
VLG and #(1) and2_2_50_50(w71,w72,vss);
VLG and #(1) and2_3_51_51(w70,w72,vss);
VLG and #(1) and2_4_52_52(w69,vss,vss);
VLG xor #(1) xor2_5_53_53(Wf,w73,w72);
VLG xor #(1) xor2_6_54_54(w73,vss,vss);
VLG or #(2) or3_1_55_55(w72,w74,w75,w76);
VLG and #(1) and2_2_56_56(w76,w77,vss);
VLG and #(1) and2_3_57_57(w75,w77,vss);
VLG and #(1) and2_4_58_58(w74,vss,vss);
VLG xor #(1) xor2_5_59_59(We,w78,w77);
VLG xor #(1) xor2_6_60_60(w78,vss,vss);
VLG or #(2) or3_1_61_61(w77,w79,w80,w81);
VLG and #(1) and2_2_62_62(w81,w82,vss);
VLG and #(1) and2_3_63_63(w80,w82,vss);
VLG and #(1) and2_4_64_64(w79,vss,vss);
VLG xor #(1) xor2_5_65_65(Wd,w83,w82);
VLG xor #(1) xor2_6_66_66(w83,vss,vss);
VLG or #(2) or3_1_67_67(w82,w84,w85,w86);
VLG and #(1) and2_2_68_68(w86,w87,in9);
VLG and #(1) and2_3_69_69(w85,w87,vss);
VLG and #(1) and2_4_70_70(w84,in9,vss);
VLG xor #(1) xor2_5_71_71(Wc,w88,w87);
VLG xor #(1) xor2_6_72_72(w88,vss,in9);
VLG or #(2) or3_1_73_73(w87,w89,w90,w91);
VLG and #(1) and2_2_74_74(w91,w92,in8);
VLG and #(1) and2_3_75_75(w90,w92,vss);
VLG and #(1) and2_4_76_76(w89,in8,vss);
VLG xor #(1) xor2_5_77_77(Wb,w93,w92);
VLG xor #(1) xor2_6_78_78(w93,vss,in8);
VLG or #(2) or3_1_79_79(w92,w94,w95,w96);
VLG and #(1) and2_2_80_80(w96,w97,in7);
VLG and #(1) and2_3_81_81(w95,w97,in9);
VLG and #(1) and2_4_82_82(w94,in7,in9);
VLG xor #(1) xor2_5_83_83(Wa,w98,w97);
VLG xor #(1) xor2_6_84_84(w98,in9,in7);
VLG or #(2) or3_1_85_85(w97,w99,w100,w101);
VLG and #(1) and2_2_86_86(w101,w102,in6);
VLG and #(1) and2_3_87_87(w100,w102,in8);
VLG and #(1) and2_4_88_88(w99,in6,in8);
VLG xor #(1) xor2_5_89_89(W9,w103,w102);
VLG xor #(1) xor2_6_90_90(w103,in8,in6);
VLG or #(2) or3_1_91_91(w102,w104,w105,w106);
VLG and #(1) and2_2_92_92(w106,w67,in5);
VLG and #(1) and2_3_93_93(w105,w67,in7);
VLG and #(1) and2_4_94_94(w104,in5,in7);
VLG xor #(1) xor2_5_95_95(W8,w107,w67);
VLG xor #(1) xor2_6_96_96(w107,in7,in5);
VLG endmodule
FSYM
SYM  #vss
BB(130,207,140,215)
TITLE 134 212  #vss
MODEL 0
PROP                                                                                                                                    
REC(130,205,0,0,b)
VIS 0
PIN(135,205,0.000,0.000)vss
LIG(135,205,135,210)
LIG(130,210,140,210)
LIG(130,213,132,210)
LIG(132,213,134,210)
LIG(134,213,136,210)
LIG(136,213,138,210)
FSYM
SYM  #14B_ADD
BB(330,-75,350,265)
TITLE 340 -82  #16B_ADD
MODEL 6000
PROP                                                                                                                                    
REC(335,-70,10,330,r)
VIS 5
PIN(330,255,0.000,0.000)C0
PIN(330,-65,0.000,0.000)A0
PIN(330,95,0.000,0.000)B0
PIN(330,245,0.000,0.000)Bf
PIN(330,85,0.000,0.000)Af
PIN(330,235,0.000,0.000)Be
PIN(330,75,0.000,0.000)Ae
PIN(330,225,0.000,0.000)Bd
PIN(330,65,0.000,0.000)Ad
PIN(330,215,0.000,0.000)Bc
PIN(330,55,0.000,0.000)Ac
PIN(330,205,0.000,0.000)Bb
PIN(330,45,0.000,0.000)Ab
PIN(330,195,0.000,0.000)Ba
PIN(330,35,0.000,0.000)Aa
PIN(330,185,0.000,0.000)B9
PIN(330,25,0.000,0.000)A9
PIN(330,175,0.000,0.000)B8
PIN(330,15,0.000,0.000)A8
PIN(330,165,0.000,0.000)B7
PIN(330,5,0.000,0.000)A7
PIN(330,155,0.000,0.000)B6
PIN(330,-5,0.000,0.000)A6
PIN(330,145,0.000,0.000)B5
PIN(330,-15,0.000,0.000)A5
PIN(330,135,0.000,0.000)B4
PIN(330,-25,0.000,0.000)A4
PIN(330,125,0.000,0.000)B3
PIN(330,-35,0.000,0.000)A3
PIN(330,115,0.000,0.000)B2
PIN(330,-45,0.000,0.000)A2
PIN(330,105,0.000,0.000)B1
PIN(330,-55,0.000,0.000)A1
PIN(350,-65,0.006,0.002)Cf
PIN(350,95,0.006,0.006)Wf
PIN(350,-55,0.006,0.006)W0
PIN(350,85,0.006,0.006)We
PIN(350,75,0.006,0.006)Wd
PIN(350,65,0.006,0.006)Wc
PIN(350,55,0.006,0.006)Wb
PIN(350,45,0.006,0.006)Wa
PIN(350,35,0.006,0.006)W9
PIN(350,25,0.006,0.006)W8
PIN(350,15,0.006,0.006)W7
PIN(350,5,0.006,0.006)W6
PIN(350,-5,0.006,0.006)W5
PIN(350,-15,0.006,0.006)W4
PIN(350,-25,0.006,0.006)W3
PIN(350,-35,0.006,0.006)W2
PIN(350,-45,0.006,0.006)W1
LIG(330,255,335,255)
LIG(330,-65,335,-65)
LIG(330,95,335,95)
LIG(330,245,335,245)
LIG(330,85,335,85)
LIG(330,235,335,235)
LIG(330,75,335,75)
LIG(330,225,335,225)
LIG(330,65,335,65)
LIG(330,215,335,215)
LIG(330,55,335,55)
LIG(330,205,335,205)
LIG(330,45,335,45)
LIG(330,195,335,195)
LIG(330,35,335,35)
LIG(330,185,335,185)
LIG(330,25,335,25)
LIG(330,175,335,175)
LIG(330,15,335,15)
LIG(330,165,335,165)
LIG(330,5,335,5)
LIG(330,155,335,155)
LIG(330,-5,335,-5)
LIG(330,145,335,145)
LIG(330,-15,335,-15)
LIG(330,135,335,135)
LIG(330,-25,335,-25)
LIG(330,125,335,125)
LIG(330,-35,335,-35)
LIG(330,115,335,115)
LIG(330,-45,335,-45)
LIG(330,105,335,105)
LIG(330,-55,335,-55)
LIG(345,-65,350,-65)
LIG(345,95,350,95)
LIG(345,-55,350,-55)
LIG(345,85,350,85)
LIG(345,75,350,75)
LIG(345,65,350,65)
LIG(345,55,350,55)
LIG(345,45,350,45)
LIG(345,35,350,35)
LIG(345,25,350,25)
LIG(345,15,350,15)
LIG(345,5,350,5)
LIG(345,-5,350,-5)
LIG(345,-15,350,-15)
LIG(345,-25,350,-25)
LIG(345,-35,350,-35)
LIG(345,-45,350,-45)
LIG(335,-70,335,260)
LIG(335,-70,345,-70)
LIG(345,-70,345,260)
LIG(345,260,335,260)
VLG module 14B_ADD( C0,A0,B0,Bf,Af,Be,Ae,Bd,
VLG Ad,Bc,Ac,Bb,Ab,Ba,Aa,B9,
VLG A9,B8,A8,B7,A7,B6,A6,B5,
VLG A5,B4,A4,B3,A3,B2,A2,B1,
VLG A1,Cf,Wf,W0,We,Wd,Wc,Wb,
VLG Wa,W9,W8,W7,W6,W5,W4,W3,
VLG W2,W1);
VLG input C0,A0,B0,Bf,Af,Be,Ae,Bd;
VLG input Ad,Bc,Ac,Bb,Ab,Ba,Aa,B9;
VLG input A9,B8,A8,B7,A7,B6,A6,B5;
VLG input A5,B4,A4,B3,A3,B2,A2,B1;
VLG input A1;
VLG output Cf,Wf,W0,We,Wd,Wc,Wb,Wa;
VLG output W9,W8,W7,W6,W5,W4,W3,W2;
VLG output W1;
VLG wire w6,w12,w16,w26,w30,w40,w44,w54;
VLG wire w55,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130;
VLG or #(2) or3_1_1(w6,w67,w68,w69);
VLG and #(1) and2_2_2(w69,C0,B0);
VLG and #(1) and2_3_3(w68,C0,A0);
VLG and #(1) and2_4_4(w67,B0,A0);
VLG xor #(1) xor2_5_5(W0,w70,C0);
VLG xor #(1) xor2_6_6(w70,A0,B0);
VLG or #(2) or3_1_7(w12,w71,w72,w73);
VLG and #(1) and2_2_8(w73,w6,B1);
VLG and #(1) and2_3_9(w72,w6,A1);
VLG and #(1) and2_4_10(w71,B1,A1);
VLG xor #(1) xor2_5_11(W1,w74,w6);
VLG xor #(1) xor2_6_12(w74,A1,B1);
VLG or #(2) or3_1_13(w16,w75,w76,w77);
VLG and #(1) and2_2_14(w77,w12,B2);
VLG and #(1) and2_3_15(w76,w12,A2);
VLG and #(1) and2_4_16(w75,B2,A2);
VLG xor #(1) xor2_5_17(W2,w78,w12);
VLG xor #(1) xor2_6_18(w78,A2,B2);
VLG or #(2) or3_1_19(w26,w79,w80,w81);
VLG and #(1) and2_2_20(w81,w16,B3);
VLG and #(1) and2_3_21(w80,w16,A3);
VLG and #(1) and2_4_22(w79,B3,A3);
VLG xor #(1) xor2_5_23(W3,w82,w16);
VLG xor #(1) xor2_6_24(w82,A3,B3);
VLG or #(2) or3_1_25(w30,w83,w84,w85);
VLG and #(1) and2_2_26(w85,w26,B4);
VLG and #(1) and2_3_27(w84,w26,A4);
VLG and #(1) and2_4_28(w83,B4,A4);
VLG xor #(1) xor2_5_29(W4,w86,w26);
VLG xor #(1) xor2_6_30(w86,A4,B4);
VLG or #(2) or3_1_31(w40,w87,w88,w89);
VLG and #(1) and2_2_32(w89,w30,B5);
VLG and #(1) and2_3_33(w88,w30,A5);
VLG and #(1) and2_4_34(w87,B5,A5);
VLG xor #(1) xor2_5_35(W5,w90,w30);
VLG xor #(1) xor2_6_36(w90,A5,B5);
VLG or #(2) or3_1_37(w44,w91,w92,w93);
VLG and #(1) and2_2_38(w93,w40,B6);
VLG and #(1) and2_3_39(w92,w40,A6);
VLG and #(1) and2_4_40(w91,B6,A6);
VLG xor #(1) xor2_5_41(W6,w94,w40);
VLG xor #(1) xor2_6_42(w94,A6,B6);
VLG or #(2) or3_1_43(w54,w95,w96,w97);
VLG and #(1) and2_2_44(w97,w44,B7);
VLG and #(1) and2_3_45(w96,w44,A7);
VLG and #(1) and2_4_46(w95,B7,A7);
VLG xor #(1) xor2_5_47(W7,w98,w44);
VLG xor #(1) xor2_6_48(w98,A7,B7);
VLG or #(2) or3_1_49(Cf,w99,w100,w101);
VLG and #(1) and2_2_50(w101,w55,Bf);
VLG and #(1) and2_3_51(w100,w55,Af);
VLG and #(1) and2_4_52(w99,Bf,Af);
VLG xor #(1) xor2_5_53(Wf,w102,w55);
VLG xor #(1) xor2_6_54(w102,Af,Bf);
VLG or #(2) or3_1_55(w55,w103,w104,w105);
VLG and #(1) and2_2_56(w105,w61,Be);
VLG and #(1) and2_3_57(w104,w61,Ae);
VLG and #(1) and2_4_58(w103,Be,Ae);
VLG xor #(1) xor2_5_59(We,w106,w61);
VLG xor #(1) xor2_6_60(w106,Ae,Be);
VLG or #(2) or3_1_61(w61,w107,w108,w109);
VLG and #(1) and2_2_62(w109,w62,Bd);
VLG and #(1) and2_3_63(w108,w62,Ad);
VLG and #(1) and2_4_64(w107,Bd,Ad);
VLG xor #(1) xor2_5_65(Wd,w110,w62);
VLG xor #(1) xor2_6_66(w110,Ad,Bd);
VLG or #(2) or3_1_67(w62,w111,w112,w113);
VLG and #(1) and2_2_68(w113,w63,Bc);
VLG and #(1) and2_3_69(w112,w63,Ac);
VLG and #(1) and2_4_70(w111,Bc,Ac);
VLG xor #(1) xor2_5_71(Wc,w114,w63);
VLG xor #(1) xor2_6_72(w114,Ac,Bc);
VLG or #(2) or3_1_73(w63,w115,w116,w117);
VLG and #(1) and2_2_74(w117,w64,Bb);
VLG and #(1) and2_3_75(w116,w64,Ab);
VLG and #(1) and2_4_76(w115,Bb,Ab);
VLG xor #(1) xor2_5_77(Wb,w118,w64);
VLG xor #(1) xor2_6_78(w118,Ab,Bb);
VLG or #(2) or3_1_79(w64,w119,w120,w121);
VLG and #(1) and2_2_80(w121,w65,Ba);
VLG and #(1) and2_3_81(w120,w65,Aa);
VLG and #(1) and2_4_82(w119,Ba,Aa);
VLG xor #(1) xor2_5_83(Wa,w122,w65);
VLG xor #(1) xor2_6_84(w122,Aa,Ba);
VLG or #(2) or3_1_85(w65,w123,w124,w125);
VLG and #(1) and2_2_86(w125,w66,B9);
VLG and #(1) and2_3_87(w124,w66,A9);
VLG and #(1) and2_4_88(w123,B9,A9);
VLG xor #(1) xor2_5_89(W9,w126,w66);
VLG xor #(1) xor2_6_90(w126,A9,B9);
VLG or #(2) or3_1_91(w66,w127,w128,w129);
VLG and #(1) and2_2_92(w129,w54,B8);
VLG and #(1) and2_3_93(w128,w54,A8);
VLG and #(1) and2_4_94(w127,B8,A8);
VLG xor #(1) xor2_5_95(W8,w130,w54);
VLG xor #(1) xor2_6_96(w130,A8,B8);
VLG endmodule
FSYM
SYM  #mul10
BB(50,185,220,205)
TITLE 43 195  #mul10
MODEL 6000
PROP                                                                                                                                    
REC(55,190,160,10,r)
VIS 5
PIN(90,205,0.000,0.000)in3
PIN(100,205,0.000,0.000)in4
PIN(140,205,0.000,0.000)in8
PIN(150,205,0.000,0.000)in9
PIN(60,205,0.000,0.000)in0
PIN(130,205,0.000,0.000)in7
PIN(120,205,0.000,0.000)in6
PIN(110,205,0.000,0.000)in5
PIN(80,205,0.000,0.000)in2
PIN(70,205,0.000,0.000)in1
PIN(210,185,0.006,0.002)Wf
PIN(190,185,0.006,0.002)Wd
PIN(170,185,0.006,0.002)Wb
PIN(160,185,0.006,0.002)Wa
PIN(150,185,0.006,0.002)W9
PIN(140,185,0.006,0.002)W8
PIN(130,185,0.006,0.002)W7
PIN(120,185,0.006,0.011)W6
PIN(100,185,0.006,0.011)W4
PIN(90,185,0.006,0.011)W3
PIN(70,185,0.006,0.011)W1
PIN(200,185,0.006,0.002)We
PIN(60,185,0.006,0.011)W0
PIN(180,185,0.006,0.002)Wc
PIN(110,185,0.006,0.011)W5
PIN(80,185,0.006,0.011)W2
LIG(90,205,90,200)
LIG(100,205,100,200)
LIG(140,205,140,200)
LIG(150,205,150,200)
LIG(60,205,60,200)
LIG(130,205,130,200)
LIG(120,205,120,200)
LIG(110,205,110,200)
LIG(80,205,80,200)
LIG(70,205,70,200)
LIG(210,190,210,185)
LIG(190,190,190,185)
LIG(170,190,170,185)
LIG(160,190,160,185)
LIG(150,190,150,185)
LIG(140,190,140,185)
LIG(130,190,130,185)
LIG(120,190,120,185)
LIG(100,190,100,185)
LIG(90,190,90,185)
LIG(70,190,70,185)
LIG(200,190,200,185)
LIG(60,190,60,185)
LIG(180,190,180,185)
LIG(110,190,110,185)
LIG(80,190,80,185)
LIG(55,200,215,200)
LIG(55,200,55,190)
LIG(55,190,215,190)
LIG(215,190,215,200)
VLG module mul10( in3,in4,in8,in9,in0,in7,in6,in5,
VLG in2,in1,Wf,Wd,Wb,Wa,W9,W8,
VLG W7,W6,W4,W3,W1,We,W0,Wc,
VLG W5,W2);
VLG input in3,in4,in8,in9,in0,in7,in6,in5;
VLG input in2,in1;
VLG output Wf,Wd,Wb,Wa,W9,W8,W7,W6;
VLG output W4,W3,W1,We,W0,Wc,W5,W2;
VLG wire w14,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG or #(2) or3_1_1_1(w32,w29,w30,w31);
VLG and #(1) and2_2_2_2(w31,vss,vss);
VLG and #(1) and2_3_3_3(w30,vss,vss);
VLG and #(1) and2_4_4_4(w29,vss,vss);
VLG xor #(1) xor2_5_5_5(W0,w33,vss);
VLG xor #(1) xor2_6_6_6(w33,vss,vss);
VLG or #(2) or3_1_7_7(w37,w34,w35,w36);
VLG and #(1) and2_2_8_8(w36,w32,vss);
VLG and #(1) and2_3_9_9(w35,w32,in0);
VLG and #(1) and2_4_10_10(w34,vss,in0);
VLG xor #(1) xor2_5_11_11(W1,w38,w32);
VLG xor #(1) xor2_6_12_12(w38,in0,vss);
VLG or #(2) or3_1_13_13(w42,w39,w40,w41);
VLG and #(1) and2_2_14_14(w41,w37,vss);
VLG and #(1) and2_3_15_15(w40,w37,in1);
VLG and #(1) and2_4_16_16(w39,vss,in1);
VLG xor #(1) xor2_5_17_17(W2,w43,w37);
VLG xor #(1) xor2_6_18_18(w43,in1,vss);
VLG or #(2) or3_1_19_19(w47,w44,w45,w46);
VLG and #(1) and2_2_20_20(w46,w42,in0);
VLG and #(1) and2_3_21_21(w45,w42,in2);
VLG and #(1) and2_4_22_22(w44,in0,in2);
VLG xor #(1) xor2_5_23_23(W3,w48,w42);
VLG xor #(1) xor2_6_24_24(w48,in2,in0);
VLG or #(2) or3_1_25_25(w52,w49,w50,w51);
VLG and #(1) and2_2_26_26(w51,w47,in1);
VLG and #(1) and2_3_27_27(w50,w47,in3);
VLG and #(1) and2_4_28_28(w49,in1,in3);
VLG xor #(1) xor2_5_29_29(W4,w53,w47);
VLG xor #(1) xor2_6_30_30(w53,in3,in1);
VLG or #(2) or3_1_31_31(w57,w54,w55,w56);
VLG and #(1) and2_2_32_32(w56,w52,in2);
VLG and #(1) and2_3_33_33(w55,w52,in4);
VLG and #(1) and2_4_34_34(w54,in2,in4);
VLG xor #(1) xor2_5_35_35(W5,w58,w52);
VLG xor #(1) xor2_6_36_36(w58,in4,in2);
VLG or #(2) or3_1_37_37(w62,w59,w60,w61);
VLG and #(1) and2_2_38_38(w61,w57,in3);
VLG and #(1) and2_3_39_39(w60,w57,in5);
VLG and #(1) and2_4_40_40(w59,in3,in5);
VLG xor #(1) xor2_5_41_41(W6,w63,w57);
VLG xor #(1) xor2_6_42_42(w63,in5,in3);
VLG or #(2) or3_1_43_43(w67,w64,w65,w66);
VLG and #(1) and2_2_44_44(w66,w62,in4);
VLG and #(1) and2_3_45_45(w65,w62,in6);
VLG and #(1) and2_4_46_46(w64,in4,in6);
VLG xor #(1) xor2_5_47_47(W7,w68,w62);
VLG xor #(1) xor2_6_48_48(w68,in6,in4);
VLG or #(1) or3_1_49_49(w14,w69,w70,w71);
VLG and #(1) and2_2_50_50(w71,w72,vss);
VLG and #(1) and2_3_51_51(w70,w72,vss);
VLG and #(1) and2_4_52_52(w69,vss,vss);
VLG xor #(1) xor2_5_53_53(Wf,w73,w72);
VLG xor #(1) xor2_6_54_54(w73,vss,vss);
VLG or #(2) or3_1_55_55(w72,w74,w75,w76);
VLG and #(1) and2_2_56_56(w76,w77,vss);
VLG and #(1) and2_3_57_57(w75,w77,vss);
VLG and #(1) and2_4_58_58(w74,vss,vss);
VLG xor #(1) xor2_5_59_59(We,w78,w77);
VLG xor #(1) xor2_6_60_60(w78,vss,vss);
VLG or #(2) or3_1_61_61(w77,w79,w80,w81);
VLG and #(1) and2_2_62_62(w81,w82,vss);
VLG and #(1) and2_3_63_63(w80,w82,vss);
VLG and #(1) and2_4_64_64(w79,vss,vss);
VLG xor #(1) xor2_5_65_65(Wd,w83,w82);
VLG xor #(1) xor2_6_66_66(w83,vss,vss);
VLG or #(2) or3_1_67_67(w82,w84,w85,w86);
VLG and #(1) and2_2_68_68(w86,w87,in9);
VLG and #(1) and2_3_69_69(w85,w87,vss);
VLG and #(1) and2_4_70_70(w84,in9,vss);
VLG xor #(1) xor2_5_71_71(Wc,w88,w87);
VLG xor #(1) xor2_6_72_72(w88,vss,in9);
VLG or #(2) or3_1_73_73(w87,w89,w90,w91);
VLG and #(1) and2_2_74_74(w91,w92,in8);
VLG and #(1) and2_3_75_75(w90,w92,vss);
VLG and #(1) and2_4_76_76(w89,in8,vss);
VLG xor #(1) xor2_5_77_77(Wb,w93,w92);
VLG xor #(1) xor2_6_78_78(w93,vss,in8);
VLG or #(2) or3_1_79_79(w92,w94,w95,w96);
VLG and #(1) and2_2_80_80(w96,w97,in7);
VLG and #(1) and2_3_81_81(w95,w97,in9);
VLG and #(1) and2_4_82_82(w94,in7,in9);
VLG xor #(1) xor2_5_83_83(Wa,w98,w97);
VLG xor #(1) xor2_6_84_84(w98,in9,in7);
VLG or #(2) or3_1_85_85(w97,w99,w100,w101);
VLG and #(1) and2_2_86_86(w101,w102,in6);
VLG and #(1) and2_3_87_87(w100,w102,in8);
VLG and #(1) and2_4_88_88(w99,in6,in8);
VLG xor #(1) xor2_5_89_89(W9,w103,w102);
VLG xor #(1) xor2_6_90_90(w103,in8,in6);
VLG or #(2) or3_1_91_91(w102,w104,w105,w106);
VLG and #(1) and2_2_92_92(w106,w67,in5);
VLG and #(1) and2_3_93_93(w105,w67,in7);
VLG and #(1) and2_4_94_94(w104,in5,in7);
VLG xor #(1) xor2_5_95_95(W8,w107,w67);
VLG xor #(1) xor2_6_96_96(w107,in7,in5);
VLG endmodule
FSYM
SYM  #mul10
BB(50,75,220,95)
TITLE 43 85  #mul10
MODEL 6000
PROP                                                                                                                                    
REC(55,80,160,10,r)
VIS 5
PIN(90,95,0.000,0.000)in3
PIN(100,95,0.000,0.000)in4
PIN(140,95,0.000,0.000)in8
PIN(150,95,0.000,0.000)in9
PIN(60,95,0.000,0.000)in0
PIN(130,95,0.000,0.000)in7
PIN(120,95,0.000,0.000)in6
PIN(110,95,0.000,0.000)in5
PIN(80,95,0.000,0.000)in2
PIN(70,95,0.000,0.000)in1
PIN(210,75,0.006,0.002)Wf
PIN(190,75,0.006,0.002)Wd
PIN(170,75,0.006,0.002)Wb
PIN(160,75,0.006,0.002)Wa
PIN(150,75,0.006,0.011)W9
PIN(140,75,0.006,0.011)W8
PIN(130,75,0.006,0.011)W7
PIN(120,75,0.006,0.011)W6
PIN(100,75,0.006,0.011)W4
PIN(90,75,0.006,0.011)W3
PIN(70,75,0.006,0.011)W1
PIN(200,75,0.006,0.002)We
PIN(60,75,0.006,0.011)W0
PIN(180,75,0.006,0.002)Wc
PIN(110,75,0.006,0.011)W5
PIN(80,75,0.006,0.011)W2
LIG(90,95,90,90)
LIG(100,95,100,90)
LIG(140,95,140,90)
LIG(150,95,150,90)
LIG(60,95,60,90)
LIG(130,95,130,90)
LIG(120,95,120,90)
LIG(110,95,110,90)
LIG(80,95,80,90)
LIG(70,95,70,90)
LIG(210,80,210,75)
LIG(190,80,190,75)
LIG(170,80,170,75)
LIG(160,80,160,75)
LIG(150,80,150,75)
LIG(140,80,140,75)
LIG(130,80,130,75)
LIG(120,80,120,75)
LIG(100,80,100,75)
LIG(90,80,90,75)
LIG(70,80,70,75)
LIG(200,80,200,75)
LIG(60,80,60,75)
LIG(180,80,180,75)
LIG(110,80,110,75)
LIG(80,80,80,75)
LIG(55,90,215,90)
LIG(55,90,55,80)
LIG(55,80,215,80)
LIG(215,80,215,90)
VLG module mul10( in3,in4,in8,in9,in0,in7,in6,in5,
VLG in2,in1,Wf,Wd,Wb,Wa,W9,W8,
VLG W7,W6,W4,W3,W1,We,W0,Wc,
VLG W5,W2);
VLG input in3,in4,in8,in9,in0,in7,in6,in5;
VLG input in2,in1;
VLG output Wf,Wd,Wb,Wa,W9,W8,W7,W6;
VLG output W4,W3,W1,We,W0,Wc,W5,W2;
VLG wire w14,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG or #(2) or3_1_1_1(w32,w29,w30,w31);
VLG and #(1) and2_2_2_2(w31,vss,vss);
VLG and #(1) and2_3_3_3(w30,vss,vss);
VLG and #(1) and2_4_4_4(w29,vss,vss);
VLG xor #(1) xor2_5_5_5(W0,w33,vss);
VLG xor #(1) xor2_6_6_6(w33,vss,vss);
VLG or #(2) or3_1_7_7(w37,w34,w35,w36);
VLG and #(1) and2_2_8_8(w36,w32,vss);
VLG and #(1) and2_3_9_9(w35,w32,in0);
VLG and #(1) and2_4_10_10(w34,vss,in0);
VLG xor #(1) xor2_5_11_11(W1,w38,w32);
VLG xor #(1) xor2_6_12_12(w38,in0,vss);
VLG or #(2) or3_1_13_13(w42,w39,w40,w41);
VLG and #(1) and2_2_14_14(w41,w37,vss);
VLG and #(1) and2_3_15_15(w40,w37,in1);
VLG and #(1) and2_4_16_16(w39,vss,in1);
VLG xor #(1) xor2_5_17_17(W2,w43,w37);
VLG xor #(1) xor2_6_18_18(w43,in1,vss);
VLG or #(2) or3_1_19_19(w47,w44,w45,w46);
VLG and #(1) and2_2_20_20(w46,w42,in0);
VLG and #(1) and2_3_21_21(w45,w42,in2);
VLG and #(1) and2_4_22_22(w44,in0,in2);
VLG xor #(1) xor2_5_23_23(W3,w48,w42);
VLG xor #(1) xor2_6_24_24(w48,in2,in0);
VLG or #(2) or3_1_25_25(w52,w49,w50,w51);
VLG and #(1) and2_2_26_26(w51,w47,in1);
VLG and #(1) and2_3_27_27(w50,w47,in3);
VLG and #(1) and2_4_28_28(w49,in1,in3);
VLG xor #(1) xor2_5_29_29(W4,w53,w47);
VLG xor #(1) xor2_6_30_30(w53,in3,in1);
VLG or #(2) or3_1_31_31(w57,w54,w55,w56);
VLG and #(1) and2_2_32_32(w56,w52,in2);
VLG and #(1) and2_3_33_33(w55,w52,in4);
VLG and #(1) and2_4_34_34(w54,in2,in4);
VLG xor #(1) xor2_5_35_35(W5,w58,w52);
VLG xor #(1) xor2_6_36_36(w58,in4,in2);
VLG or #(2) or3_1_37_37(w62,w59,w60,w61);
VLG and #(1) and2_2_38_38(w61,w57,in3);
VLG and #(1) and2_3_39_39(w60,w57,in5);
VLG and #(1) and2_4_40_40(w59,in3,in5);
VLG xor #(1) xor2_5_41_41(W6,w63,w57);
VLG xor #(1) xor2_6_42_42(w63,in5,in3);
VLG or #(2) or3_1_43_43(w67,w64,w65,w66);
VLG and #(1) and2_2_44_44(w66,w62,in4);
VLG and #(1) and2_3_45_45(w65,w62,in6);
VLG and #(1) and2_4_46_46(w64,in4,in6);
VLG xor #(1) xor2_5_47_47(W7,w68,w62);
VLG xor #(1) xor2_6_48_48(w68,in6,in4);
VLG or #(1) or3_1_49_49(w14,w69,w70,w71);
VLG and #(1) and2_2_50_50(w71,w72,vss);
VLG and #(1) and2_3_51_51(w70,w72,vss);
VLG and #(1) and2_4_52_52(w69,vss,vss);
VLG xor #(1) xor2_5_53_53(Wf,w73,w72);
VLG xor #(1) xor2_6_54_54(w73,vss,vss);
VLG or #(2) or3_1_55_55(w72,w74,w75,w76);
VLG and #(1) and2_2_56_56(w76,w77,vss);
VLG and #(1) and2_3_57_57(w75,w77,vss);
VLG and #(1) and2_4_58_58(w74,vss,vss);
VLG xor #(1) xor2_5_59_59(We,w78,w77);
VLG xor #(1) xor2_6_60_60(w78,vss,vss);
VLG or #(2) or3_1_61_61(w77,w79,w80,w81);
VLG and #(1) and2_2_62_62(w81,w82,vss);
VLG and #(1) and2_3_63_63(w80,w82,vss);
VLG and #(1) and2_4_64_64(w79,vss,vss);
VLG xor #(1) xor2_5_65_65(Wd,w83,w82);
VLG xor #(1) xor2_6_66_66(w83,vss,vss);
VLG or #(2) or3_1_67_67(w82,w84,w85,w86);
VLG and #(1) and2_2_68_68(w86,w87,in9);
VLG and #(1) and2_3_69_69(w85,w87,vss);
VLG and #(1) and2_4_70_70(w84,in9,vss);
VLG xor #(1) xor2_5_71_71(Wc,w88,w87);
VLG xor #(1) xor2_6_72_72(w88,vss,in9);
VLG or #(2) or3_1_73_73(w87,w89,w90,w91);
VLG and #(1) and2_2_74_74(w91,w92,in8);
VLG and #(1) and2_3_75_75(w90,w92,vss);
VLG and #(1) and2_4_76_76(w89,in8,vss);
VLG xor #(1) xor2_5_77_77(Wb,w93,w92);
VLG xor #(1) xor2_6_78_78(w93,vss,in8);
VLG or #(2) or3_1_79_79(w92,w94,w95,w96);
VLG and #(1) and2_2_80_80(w96,w97,in7);
VLG and #(1) and2_3_81_81(w95,w97,in9);
VLG and #(1) and2_4_82_82(w94,in7,in9);
VLG xor #(1) xor2_5_83_83(Wa,w98,w97);
VLG xor #(1) xor2_6_84_84(w98,in9,in7);
VLG or #(2) or3_1_85_85(w97,w99,w100,w101);
VLG and #(1) and2_2_86_86(w101,w102,in6);
VLG and #(1) and2_3_87_87(w100,w102,in8);
VLG and #(1) and2_4_88_88(w99,in6,in8);
VLG xor #(1) xor2_5_89_89(W9,w103,w102);
VLG xor #(1) xor2_6_90_90(w103,in8,in6);
VLG or #(2) or3_1_91_91(w102,w104,w105,w106);
VLG and #(1) and2_2_92_92(w106,w67,in5);
VLG and #(1) and2_3_93_93(w105,w67,in7);
VLG and #(1) and2_4_94_94(w104,in5,in7);
VLG xor #(1) xor2_5_95_95(W8,w107,w67);
VLG xor #(1) xor2_6_96_96(w107,in7,in5);
VLG endmodule
FSYM
SYM  #vss
BB(130,97,140,105)
TITLE 134 102  #vss
MODEL 0
PROP                                                                                                                                    
REC(130,95,0,0,b)
VIS 0
PIN(135,95,0.000,0.000)vss
LIG(135,95,135,100)
LIG(130,100,140,100)
LIG(130,103,132,100)
LIG(132,103,134,100)
LIG(134,103,136,100)
LIG(136,103,138,100)
FSYM
SYM  #mul10
BB(50,45,220,65)
TITLE 43 55  #mul10
MODEL 6000
PROP                                                                                                                                    
REC(55,50,160,10,r)
VIS 5
PIN(90,65,0.000,0.000)in3
PIN(100,65,0.000,0.000)in4
PIN(140,65,0.000,0.000)in8
PIN(150,65,0.000,0.000)in9
PIN(60,65,0.000,0.000)in0
PIN(130,65,0.000,0.000)in7
PIN(120,65,0.000,0.000)in6
PIN(110,65,0.000,0.000)in5
PIN(80,65,0.000,0.000)in2
PIN(70,65,0.000,0.000)in1
PIN(210,45,0.006,0.002)Wf
PIN(190,45,0.006,0.002)Wd
PIN(170,45,0.006,0.002)Wb
PIN(160,45,0.006,0.002)Wa
PIN(150,45,0.006,0.006)W9
PIN(140,45,0.006,0.006)W8
PIN(130,45,0.006,0.006)W7
PIN(120,45,0.006,0.006)W6
PIN(100,45,0.006,0.006)W4
PIN(90,45,0.006,0.006)W3
PIN(70,45,0.006,0.006)W1
PIN(200,45,0.006,0.002)We
PIN(60,45,0.006,0.006)W0
PIN(180,45,0.006,0.002)Wc
PIN(110,45,0.006,0.006)W5
PIN(80,45,0.006,0.006)W2
LIG(90,65,90,60)
LIG(100,65,100,60)
LIG(140,65,140,60)
LIG(150,65,150,60)
LIG(60,65,60,60)
LIG(130,65,130,60)
LIG(120,65,120,60)
LIG(110,65,110,60)
LIG(80,65,80,60)
LIG(70,65,70,60)
LIG(210,50,210,45)
LIG(190,50,190,45)
LIG(170,50,170,45)
LIG(160,50,160,45)
LIG(150,50,150,45)
LIG(140,50,140,45)
LIG(130,50,130,45)
LIG(120,50,120,45)
LIG(100,50,100,45)
LIG(90,50,90,45)
LIG(70,50,70,45)
LIG(200,50,200,45)
LIG(60,50,60,45)
LIG(180,50,180,45)
LIG(110,50,110,45)
LIG(80,50,80,45)
LIG(55,60,215,60)
LIG(55,60,55,50)
LIG(55,50,215,50)
LIG(215,50,215,60)
VLG module mul10( in3,in4,in8,in9,in0,in7,in6,in5,
VLG in2,in1,Wf,Wd,Wb,Wa,W9,W8,
VLG W7,W6,W4,W3,W1,We,W0,Wc,
VLG W5,W2);
VLG input in3,in4,in8,in9,in0,in7,in6,in5;
VLG input in2,in1;
VLG output Wf,Wd,Wb,Wa,W9,W8,W7,W6;
VLG output W4,W3,W1,We,W0,Wc,W5,W2;
VLG wire w14,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG or #(2) or3_1_1_1(w32,w29,w30,w31);
VLG and #(1) and2_2_2_2(w31,vss,vss);
VLG and #(1) and2_3_3_3(w30,vss,vss);
VLG and #(1) and2_4_4_4(w29,vss,vss);
VLG xor #(1) xor2_5_5_5(W0,w33,vss);
VLG xor #(1) xor2_6_6_6(w33,vss,vss);
VLG or #(2) or3_1_7_7(w37,w34,w35,w36);
VLG and #(1) and2_2_8_8(w36,w32,vss);
VLG and #(1) and2_3_9_9(w35,w32,in0);
VLG and #(1) and2_4_10_10(w34,vss,in0);
VLG xor #(1) xor2_5_11_11(W1,w38,w32);
VLG xor #(1) xor2_6_12_12(w38,in0,vss);
VLG or #(2) or3_1_13_13(w42,w39,w40,w41);
VLG and #(1) and2_2_14_14(w41,w37,vss);
VLG and #(1) and2_3_15_15(w40,w37,in1);
VLG and #(1) and2_4_16_16(w39,vss,in1);
VLG xor #(1) xor2_5_17_17(W2,w43,w37);
VLG xor #(1) xor2_6_18_18(w43,in1,vss);
VLG or #(2) or3_1_19_19(w47,w44,w45,w46);
VLG and #(1) and2_2_20_20(w46,w42,in0);
VLG and #(1) and2_3_21_21(w45,w42,in2);
VLG and #(1) and2_4_22_22(w44,in0,in2);
VLG xor #(1) xor2_5_23_23(W3,w48,w42);
VLG xor #(1) xor2_6_24_24(w48,in2,in0);
VLG or #(2) or3_1_25_25(w52,w49,w50,w51);
VLG and #(1) and2_2_26_26(w51,w47,in1);
VLG and #(1) and2_3_27_27(w50,w47,in3);
VLG and #(1) and2_4_28_28(w49,in1,in3);
VLG xor #(1) xor2_5_29_29(W4,w53,w47);
VLG xor #(1) xor2_6_30_30(w53,in3,in1);
VLG or #(2) or3_1_31_31(w57,w54,w55,w56);
VLG and #(1) and2_2_32_32(w56,w52,in2);
VLG and #(1) and2_3_33_33(w55,w52,in4);
VLG and #(1) and2_4_34_34(w54,in2,in4);
VLG xor #(1) xor2_5_35_35(W5,w58,w52);
VLG xor #(1) xor2_6_36_36(w58,in4,in2);
VLG or #(2) or3_1_37_37(w62,w59,w60,w61);
VLG and #(1) and2_2_38_38(w61,w57,in3);
VLG and #(1) and2_3_39_39(w60,w57,in5);
VLG and #(1) and2_4_40_40(w59,in3,in5);
VLG xor #(1) xor2_5_41_41(W6,w63,w57);
VLG xor #(1) xor2_6_42_42(w63,in5,in3);
VLG or #(2) or3_1_43_43(w67,w64,w65,w66);
VLG and #(1) and2_2_44_44(w66,w62,in4);
VLG and #(1) and2_3_45_45(w65,w62,in6);
VLG and #(1) and2_4_46_46(w64,in4,in6);
VLG xor #(1) xor2_5_47_47(W7,w68,w62);
VLG xor #(1) xor2_6_48_48(w68,in6,in4);
VLG or #(1) or3_1_49_49(w14,w69,w70,w71);
VLG and #(1) and2_2_50_50(w71,w72,vss);
VLG and #(1) and2_3_51_51(w70,w72,vss);
VLG and #(1) and2_4_52_52(w69,vss,vss);
VLG xor #(1) xor2_5_53_53(Wf,w73,w72);
VLG xor #(1) xor2_6_54_54(w73,vss,vss);
VLG or #(2) or3_1_55_55(w72,w74,w75,w76);
VLG and #(1) and2_2_56_56(w76,w77,vss);
VLG and #(1) and2_3_57_57(w75,w77,vss);
VLG and #(1) and2_4_58_58(w74,vss,vss);
VLG xor #(1) xor2_5_59_59(We,w78,w77);
VLG xor #(1) xor2_6_60_60(w78,vss,vss);
VLG or #(2) or3_1_61_61(w77,w79,w80,w81);
VLG and #(1) and2_2_62_62(w81,w82,vss);
VLG and #(1) and2_3_63_63(w80,w82,vss);
VLG and #(1) and2_4_64_64(w79,vss,vss);
VLG xor #(1) xor2_5_65_65(Wd,w83,w82);
VLG xor #(1) xor2_6_66_66(w83,vss,vss);
VLG or #(2) or3_1_67_67(w82,w84,w85,w86);
VLG and #(1) and2_2_68_68(w86,w87,in9);
VLG and #(1) and2_3_69_69(w85,w87,vss);
VLG and #(1) and2_4_70_70(w84,in9,vss);
VLG xor #(1) xor2_5_71_71(Wc,w88,w87);
VLG xor #(1) xor2_6_72_72(w88,vss,in9);
VLG or #(2) or3_1_73_73(w87,w89,w90,w91);
VLG and #(1) and2_2_74_74(w91,w92,in8);
VLG and #(1) and2_3_75_75(w90,w92,vss);
VLG and #(1) and2_4_76_76(w89,in8,vss);
VLG xor #(1) xor2_5_77_77(Wb,w93,w92);
VLG xor #(1) xor2_6_78_78(w93,vss,in8);
VLG or #(2) or3_1_79_79(w92,w94,w95,w96);
VLG and #(1) and2_2_80_80(w96,w97,in7);
VLG and #(1) and2_3_81_81(w95,w97,in9);
VLG and #(1) and2_4_82_82(w94,in7,in9);
VLG xor #(1) xor2_5_83_83(Wa,w98,w97);
VLG xor #(1) xor2_6_84_84(w98,in9,in7);
VLG or #(2) or3_1_85_85(w97,w99,w100,w101);
VLG and #(1) and2_2_86_86(w101,w102,in6);
VLG and #(1) and2_3_87_87(w100,w102,in8);
VLG and #(1) and2_4_88_88(w99,in6,in8);
VLG xor #(1) xor2_5_89_89(W9,w103,w102);
VLG xor #(1) xor2_6_90_90(w103,in8,in6);
VLG or #(2) or3_1_91_91(w102,w104,w105,w106);
VLG and #(1) and2_2_92_92(w106,w67,in5);
VLG and #(1) and2_3_93_93(w105,w67,in7);
VLG and #(1) and2_4_94_94(w104,in5,in7);
VLG xor #(1) xor2_5_95_95(W8,w107,w67);
VLG xor #(1) xor2_6_96_96(w107,in7,in5);
VLG endmodule
FSYM
SYM  #vss
BB(315,262,325,270)
TITLE 319 267  #vss
MODEL 0
PROP                                                                                                                                    
REC(315,260,0,0,b)
VIS 0
PIN(320,260,0.000,0.000)vss
LIG(320,260,320,265)
LIG(315,265,325,265)
LIG(315,268,317,265)
LIG(317,268,319,265)
LIG(319,268,321,265)
LIG(321,268,323,265)
FSYM
SYM  #vss
BB(525,112,535,120)
TITLE 529 117  #vss
MODEL 0
PROP                                                                                                                                    
REC(525,110,0,0,b)
VIS 0
PIN(530,110,0.000,0.000)vss
LIG(530,110,530,115)
LIG(525,115,535,115)
LIG(525,118,527,115)
LIG(527,118,529,115)
LIG(529,118,531,115)
LIG(531,118,533,115)
FSYM
SYM  #digit
BB(625,-260,650,-225)
TITLE 625 -228  #digit1
MODEL 89
PROP                                                                                                                                   
REC(630,-255,15,21,r)
VIS 4
PIN(630,-225,0.000,0.000)digit1[1]
PIN(635,-225,0.000,0.000)digit1[2]
PIN(640,-225,0.000,0.000)digit1[3]
PIN(645,-225,0.000,0.000)digit1[4]
LIG(625,-260,625,-230)
LIG(650,-260,625,-260)
LIG(650,-230,650,-260)
LIG(625,-230,650,-230)
LIG(630,-230,630,-225)
LIG(635,-230,635,-225)
LIG(640,-230,640,-225)
LIG(645,-230,645,-225)
FSYM
SYM  #digit
BB(655,-260,680,-225)
TITLE 655 -228  #digit1
MODEL 89
PROP                                                                                                                                   
REC(660,-255,15,21,r)
VIS 4
PIN(660,-225,0.000,0.000)digit1[1]
PIN(665,-225,0.000,0.000)digit1[2]
PIN(670,-225,0.000,0.000)digit1[3]
PIN(675,-225,0.000,0.000)digit1[4]
LIG(655,-260,655,-230)
LIG(680,-260,655,-260)
LIG(680,-230,680,-260)
LIG(655,-230,680,-230)
LIG(660,-230,660,-225)
LIG(665,-230,665,-225)
LIG(670,-230,670,-225)
LIG(675,-230,675,-225)
FSYM
SYM  #digit
BB(685,-260,710,-225)
TITLE 685 -228  #digit1
MODEL 89
PROP                                                                                                                                   
REC(690,-255,15,21,r)
VIS 4
PIN(690,-225,0.000,0.000)digit1[1]
PIN(695,-225,0.000,0.000)digit1[2]
PIN(700,-225,0.000,0.000)digit1[3]
PIN(705,-225,0.000,0.000)digit1[4]
LIG(685,-260,685,-230)
LIG(710,-260,685,-260)
LIG(710,-230,710,-260)
LIG(685,-230,710,-230)
LIG(690,-230,690,-225)
LIG(695,-230,695,-225)
LIG(700,-230,700,-225)
LIG(705,-230,705,-225)
FSYM
SYM  #digit
BB(715,-260,740,-225)
TITLE 715 -228  #digit1
MODEL 89
PROP                                                                                                                                   
REC(720,-255,15,21,r)
VIS 4
PIN(720,-225,0.000,0.000)digit1[1]
PIN(725,-225,0.000,0.000)digit1[2]
PIN(730,-225,0.000,0.000)digit1[3]
PIN(735,-225,0.000,0.000)digit1[4]
LIG(715,-260,715,-230)
LIG(740,-260,715,-260)
LIG(740,-230,740,-260)
LIG(715,-230,740,-230)
LIG(720,-230,720,-225)
LIG(725,-230,725,-225)
LIG(730,-230,730,-225)
LIG(735,-230,735,-225)
FSYM
CNC(155 -125)
CNC(305 -125)
CNC(240 180)
CNC(330 50)
LIG(100,-65,260,-65)
LIG(260,-125,260,-65)
LIG(100,-35,100,-65)
LIG(250,-70,250,-125)
LIG(90,-70,250,-70)
LIG(90,-35,90,-70)
LIG(240,-75,240,-125)
LIG(80,-75,240,-75)
LIG(80,-35,80,-75)
LIG(230,-80,230,-125)
LIG(70,-80,230,-80)
LIG(70,-35,70,-80)
LIG(60,-15,60,-10)
LIG(-35,-120,-60,-120)
LIG(60,-85,220,-85)
LIG(220,-125,220,-85)
LIG(60,-35,60,-85)
LIG(90,-90,30,-90)
LIG(90,-125,90,-90)
LIG(70,-15,70,0)
LIG(80,-100,80,-125)
LIG(-60,-110,-40,-110)
LIG(80,-15,80,10)
LIG(30,-100,80,-100)
LIG(-60,-100,-45,-100)
LIG(90,-15,90,20)
LIG(-60,-90,-50,-90)
LIG(70,-110,30,-110)
LIG(30,-120,60,-120)
LIG(60,-120,60,-130)
LIG(70,-125,70,-110)
LIG(540,95,350,95)
LIG(350,85,540,85)
LIG(-240,-120,-215,-120)
LIG(-220,-110,-240,-110)
LIG(540,75,350,75)
LIG(350,65,540,65)
LIG(540,55,350,55)
LIG(350,45,540,45)
LIG(540,35,350,35)
LIG(305,-125,380,-125)
LIG(350,25,540,25)
LIG(-240,-100,-225,-100)
LIG(-240,-90,-230,-90)
LIG(-290,-70,-280,-70)
LIG(-290,-80,-280,-80)
LIG(-290,-30,-280,-30)
LIG(-290,-40,-280,-40)
LIG(-290,-50,-280,-50)
LIG(-290,-60,-280,-60)
LIG(-200,-30,-190,-30)
LIG(-200,-40,-190,-40)
LIG(-200,-50,-190,-50)
LIG(-200,-60,-190,-60)
LIG(-200,-70,-190,-70)
LIG(-200,-80,-190,-80)
LIG(-200,-90,-190,-90)
LIG(-200,-100,-190,-100)
LIG(-200,-110,-190,-110)
LIG(-200,-120,-190,-120)
LIG(100,-15,150,-15)
LIG(155,-125,155,-120)
LIG(100,-125,155,-125)
LIG(155,-125,210,-125)
LIG(155,-120,305,-120)
LIG(305,-120,305,-125)
LIG(120,-55,120,-35)
LIG(280,-55,120,-55)
LIG(280,-125,280,-55)
LIG(290,-125,305,-125)
LIG(270,-60,270,-125)
LIG(110,-60,110,-35)
LIG(110,-60,270,-60)
LIG(540,15,350,15)
LIG(350,5,540,5)
LIG(540,-5,350,-5)
LIG(350,-15,540,-15)
LIG(540,-25,350,-25)
LIG(350,-35,540,-35)
LIG(540,-45,350,-45)
LIG(320,255,320,260)
LIG(100,20,265,20)
LIG(90,25,260,25)
LIG(110,15,270,15)
LIG(80,30,255,30)
LIG(150,-5,290,-5)
LIG(70,35,250,35)
LIG(255,30,255,-40)
LIG(250,-45,250,35)
LIG(290,-45,250,-45)
LIG(290,-55,290,-45)
LIG(290,-55,330,-55)
LIG(255,-40,295,-40)
LIG(285,-65,330,-65)
LIG(295,-40,295,-45)
LIG(-110,-120,-100,-120)
LIG(-110,-110,-100,-110)
LIG(-110,-100,-100,-100)
LIG(-110,-90,-100,-90)
LIG(-110,-80,-100,-80)
LIG(-110,-70,-100,-70)
LIG(-110,-60,-100,-60)
LIG(-110,-50,-100,-50)
LIG(-110,-40,-100,-40)
LIG(-110,-30,-100,-30)
LIG(-20,-50,-10,-50)
LIG(-20,-60,-10,-60)
LIG(-20,-70,-10,-70)
LIG(-20,-80,-10,-80)
LIG(-20,-90,-10,-90)
LIG(-20,-100,-10,-100)
LIG(-20,-110,-10,-110)
LIG(-20,-120,-10,-120)
LIG(-20,-40,-10,-40)
LIG(-20,-30,-10,-30)
LIG(60,95,60,100)
LIG(-125,-120,-150,-120)
LIG(70,95,70,110)
LIG(-130,-110,-150,-110)
LIG(80,95,80,120)
LIG(-135,-100,-150,-100)
LIG(90,95,90,130)
LIG(-150,-90,-140,-90)
LIG(100,95,150,95)
LIG(60,205,60,210)
LIG(-290,-90,-280,-90)
LIG(70,205,70,220)
LIG(-290,-100,-280,-100)
LIG(80,205,80,230)
LIG(-290,-110,-280,-110)
LIG(90,205,90,240)
LIG(-290,-120,-280,-120)
LIG(300,245,330,245)
LIG(260,95,280,95)
LIG(260,105,280,105)
LIG(260,115,280,115)
LIG(330,50,330,35)
LIG(140,45,140,0)
LIG(330,85,330,50)
LIG(130,45,130,5)
LIG(315,50,330,50)
LIG(260,165,280,165)
LIG(260,175,280,175)
LIG(260,185,280,185)
LIG(260,145,285,145)
LIG(120,45,120,10)
LIG(260,135,280,135)
LIG(260,125,285,125)
LIG(280,155,260,155)
LIG(300,235,330,235)
LIG(60,75,60,65)
LIG(70,75,70,65)
LIG(315,55,315,50)
LIG(90,75,90,60)
LIG(100,75,100,65)
LIG(110,75,110,65)
LIG(120,75,120,65)
LIG(130,75,130,65)
LIG(140,75,140,65)
LIG(150,75,150,65)
LIG(60,45,60,40)
LIG(300,-5,330,-5)
LIG(70,45,70,35)
LIG(300,10,300,-5)
LIG(80,45,80,30)
LIG(120,10,300,10)
LIG(90,45,90,25)
LIG(130,5,330,5)
LIG(100,45,100,20)
LIG(295,15,330,15)
LIG(110,45,110,15)
LIG(295,0,295,15)
LIG(140,0,295,0)
LIG(290,25,330,25)
LIG(290,-5,290,25)
LIG(270,-15,270,15)
LIG(330,-15,270,-15)
LIG(80,65,80,75)
LIG(60,185,60,135)
LIG(60,135,95,135)
LIG(300,225,330,225)
LIG(300,215,330,215)
LIG(240,95,160,95)
LIG(160,95,160,105)
LIG(160,105,95,105)
LIG(95,135,95,105)
LIG(300,205,330,205)
LIG(70,185,70,140)
LIG(70,140,100,140)
LIG(100,140,100,110)
LIG(100,110,165,110)
LIG(165,110,165,105)
LIG(165,105,240,105)
LIG(300,195,330,195)
LIG(105,115,105,145)
LIG(105,145,80,145)
LIG(80,145,80,185)
LIG(90,185,90,150)
LIG(90,150,110,150)
LIG(300,185,330,185)
LIG(300,175,330,175)
LIG(300,165,330,165)
LIG(105,115,240,115)
LIG(240,125,110,125)
LIG(110,150,110,125)
LIG(300,155,330,155)
LIG(300,145,330,145)
LIG(240,135,115,135)
LIG(300,135,330,135)
LIG(115,135,115,155)
LIG(300,125,330,125)
LIG(100,155,100,185)
LIG(115,155,100,155)
LIG(300,115,330,115)
LIG(110,185,110,160)
LIG(110,160,120,160)
LIG(300,105,330,105)
LIG(300,95,330,95)
LIG(100,205,220,205)
LIG(220,180,220,205)
LIG(240,180,240,185)
LIG(125,155,125,165)
LIG(240,180,220,180)
LIG(120,145,120,160)
LIG(120,145,240,145)
LIG(150,45,150,-5)
LIG(265,-25,265,20)
LIG(330,-25,265,-25)
LIG(260,-35,260,25)
LIG(330,-35,260,-35)
LIG(295,-45,330,-45)
LIG(60,40,245,40)
LIG(245,40,245,-50)
LIG(245,-50,285,-50)
LIG(285,-50,285,-65)
LIG(180,-145,180,-170)
LIG(170,-145,170,-175)
LIG(390,-65,540,-65)
LIG(390,-65,390,-150)
LIG(390,-150,220,-150)
LIG(220,-150,220,-145)
LIG(210,-145,210,-155)
LIG(210,-155,395,-155)
LIG(395,-155,395,-75)
LIG(395,-75,540,-75)
LIG(540,-85,400,-85)
LIG(400,-85,400,-160)
LIG(400,-160,200,-160)
LIG(200,-160,200,-145)
LIG(190,-145,190,-165)
LIG(190,-165,405,-165)
LIG(405,-165,405,-95)
LIG(405,-95,540,-95)
LIG(540,-105,410,-105)
LIG(540,-115,415,-115)
LIG(540,-125,420,-125)
LIG(540,-135,425,-135)
LIG(540,-145,430,-145)
LIG(540,-155,435,-155)
LIG(540,-165,440,-165)
LIG(540,-175,445,-175)
LIG(540,-185,450,-185)
LIG(540,-195,455,-195)
LIG(540,-205,460,-205)
LIG(160,-145,160,-180)
LIG(410,-105,410,-170)
LIG(415,-175,415,-115)
LIG(420,-125,420,-180)
LIG(425,-185,425,-135)
LIG(430,-145,430,-190)
LIG(435,-195,435,-155)
LIG(440,-165,440,-200)
LIG(445,-205,445,-175)
LIG(450,-185,450,-210)
LIG(455,-215,455,-195)
LIG(460,-205,460,-220)
LIG(150,-145,150,-185)
LIG(465,-215,540,-215)
LIG(465,-215,465,-225)
LIG(410,-170,180,-170)
LIG(170,-175,415,-175)
LIG(420,-180,160,-180)
LIG(150,-185,425,-185)
LIG(430,-190,140,-190)
LIG(130,-195,435,-195)
LIG(440,-200,120,-200)
LIG(110,-205,445,-205)
LIG(450,-210,100,-210)
LIG(90,-215,455,-215)
LIG(460,-220,80,-220)
LIG(465,-225,70,-225)
LIG(70,-145,70,-225)
LIG(80,-145,80,-220)
LIG(90,-145,90,-215)
LIG(100,-145,100,-210)
LIG(110,-145,110,-205)
LIG(120,-145,120,-200)
LIG(130,-145,130,-195)
LIG(140,-145,140,-190)
LIG(350,-55,540,-55)
LIG(530,105,540,105)
LIG(530,105,530,110)
LIG(320,255,330,255)
LIG(120,185,120,165)
LIG(120,165,125,165)
LIG(240,155,125,155)
LIG(240,165,240,180)
LIG(560,-175,720,-175)
LIG(720,-225,720,-175)
LIG(725,-185,725,-225)
LIG(560,-185,725,-185)
LIG(730,-225,730,-195)
LIG(730,-195,560,-195)
LIG(560,-205,735,-205)
LIG(735,-205,735,-225)
LIG(705,-225,705,-165)
LIG(700,-155,700,-225)
LIG(695,-225,695,-145)
LIG(690,-135,690,-225)
LIG(690,-135,560,-135)
LIG(560,-145,695,-145)
LIG(700,-155,560,-155)
LIG(560,-165,705,-165)
LIG(675,-225,675,-125)
LIG(670,-115,670,-225)
LIG(665,-225,665,-105)
LIG(660,-95,660,-225)
LIG(675,-125,560,-125)
LIG(560,-115,670,-115)
LIG(665,-105,560,-105)
LIG(560,-95,660,-95)
LIG(645,-225,645,-85)
LIG(640,-225,640,-75)
LIG(635,-65,635,-225)
LIG(630,-55,630,-225)
LIG(645,-85,560,-85)
LIG(560,-75,640,-75)
LIG(635,-65,560,-65)
LIG(560,-55,630,-55)
LIG(-50,-90,-50,20)
LIG(-50,20,90,20)
LIG(-45,10,-45,-100)
LIG(-45,10,80,10)
LIG(-40,0,70,0)
LIG(-40,-110,-40,0)
LIG(-35,-10,-35,-120)
LIG(-35,-10,60,-10)
LIG(-140,130,-140,-90)
LIG(-140,130,90,130)
LIG(-135,120,-135,-100)
LIG(-135,120,80,120)
LIG(-130,110,-130,-110)
LIG(-130,110,70,110)
LIG(-125,100,-125,-120)
LIG(-125,100,60,100)
LIG(-230,-90,-230,240)
LIG(-225,230,-225,-100)
LIG(-220,-110,-220,220)
LIG(-230,240,90,240)
LIG(-225,230,80,230)
LIG(-220,220,70,220)
LIG(-215,210,60,210)
LIG(-215,-120,-215,210)
FFIG D:\dane\chmura\Dropbox\Moje\rozne\liczenie\na studia\Ukady Cyfrowe i Mikroprocesorowe\zadania\zlecone\orlowski\sch_ost_dziala2.sch
