
---------- Begin Simulation Statistics ----------
final_tick                                 8452382000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52340                       # Simulator instruction rate (inst/s)
host_mem_usage                                 810428                       # Number of bytes of host memory used
host_op_rate                                    99306                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   191.06                       # Real time elapsed on the host
host_tick_rate                               44240098                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008452                       # Number of seconds simulated
sim_ticks                                  8452382000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11903479                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7225672                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973114                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.690476                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.690476                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    487647                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   266851                       # number of floating regfile writes
system.cpu.idleCycles                         1551026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               294441                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2499366                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.432948                       # Inst execution rate
system.cpu.iew.exec_refs                      4914017                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1803206                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1116852                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3453986                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1442                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             26492                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2053962                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            26813553                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3110811                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            450747                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              24223650                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5933                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                437112                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 251322                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                445507                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           4153                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       213620                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80821                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26873435                       # num instructions consuming a value
system.cpu.iew.wb_count                      23947444                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.637966                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17144337                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.416609                       # insts written-back per cycle
system.cpu.iew.wb_sent                       24081843                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 34333333                       # number of integer regfile reads
system.cpu.int_regfile_writes                19136256                       # number of integer regfile writes
system.cpu.ipc                               0.591549                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.591549                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            435963      1.77%      1.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              19011332     77.05%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14333      0.06%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  6952      0.03%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               18761      0.08%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3626      0.01%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                37466      0.15%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   60      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                22871      0.09%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               61964      0.25%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4111      0.02%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              21      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             157      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               8      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             26      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3079613     12.48%     91.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1655387      6.71%     98.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          124623      0.51%     99.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         197027      0.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24674397                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  521126                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1013578                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       469410                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             779608                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      334655                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013563                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  267476     79.93%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    758      0.23%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    212      0.06%     80.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   160      0.05%     80.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   53      0.02%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17381      5.19%     85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19268      5.76%     91.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             22233      6.64%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             7114      2.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               24051963                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           64062570                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     23478034                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          33878265                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   26808011                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  24674397                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5542                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         7840439                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             38960                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3548                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      9046425                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15353739                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.607061                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.225957                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8475060     55.20%     55.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1258761      8.20%     63.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1200709      7.82%     71.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1161582      7.57%     78.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1013005      6.60%     85.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              836437      5.45%     90.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              761902      4.96%     95.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              446409      2.91%     98.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              199874      1.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15353739                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.459612                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            160426                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           210767                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3453986                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2053962                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10683976                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         16904765                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          129475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23082                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         54357                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          852                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       400583                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          156                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       802469                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            156                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3403860                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2558675                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            284693                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1470381                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1243351                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             84.559784                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  188477                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                309                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          214080                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              56143                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           157937                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        33017                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         7757471                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            243781                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     14205366                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.335630                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.299532                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8815549     62.06%     62.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1526026     10.74%     72.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          787753      5.55%     78.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1125997      7.93%     86.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          466923      3.29%     89.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          248847      1.75%     91.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          174059      1.23%     92.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          144386      1.02%     93.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          915826      6.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     14205366                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973114                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761635                       # Number of memory references committed
system.cpu.commit.loads                       2352569                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110701                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664119                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879156     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315698     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973114                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        915826                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      4133656                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4133656                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4151963                       # number of overall hits
system.cpu.dcache.overall_hits::total         4151963                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       146544                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         146544                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       147624                       # number of overall misses
system.cpu.dcache.overall_misses::total        147624                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3812919496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3812919496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3812919496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3812919496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4280200                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4280200                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4299587                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4299587                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034238                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034238                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034334                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034334                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26018.939677                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26018.939677                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25828.588143                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25828.588143                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        49800                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          296                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1137                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.799472                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           37                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        65678                       # number of writebacks
system.cpu.dcache.writebacks::total             65678                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55500                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55500                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55500                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55500                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        91044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        91044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        91658                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        91658                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2205136996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2205136996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2230958496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2230958496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021271                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021271                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021318                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021318                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24220.563640                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24220.563640                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24340.030286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24340.030286                       # average overall mshr miss latency
system.cpu.dcache.replacements                  90994                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2747271                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2747271                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       123758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        123758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2850384000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2850384000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2871029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2871029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.043106                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043106                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23031.917129                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23031.917129                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        54651                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        54651                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        69107                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        69107                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1277392500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1277392500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024070                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024070                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18484.270769                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18484.270769                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386385                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386385                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22786                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22786                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    962535496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    962535496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016170                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016170                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42242.407443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42242.407443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          849                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          849                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21937                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21937                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    927744496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    927744496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015567                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015567                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42291.311301                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42291.311301                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18307                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18307                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1080                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1080                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19387                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19387                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.055707                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.055707                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          614                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          614                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25821500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25821500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031671                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031671                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42054.560261                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42054.560261                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8452382000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.023985                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4243761                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             91506                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.376861                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.023985                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996141                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996141                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          331                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8690680                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8690680                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8452382000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7736290                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2841516                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4284238                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                240373                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 251322                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1223662                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 43787                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28934016                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                190362                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3110123                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1803688                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         15562                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1899                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8452382000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8452382000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8452382000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            8203545                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15953266                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3403860                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1487971                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6834050                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  588568                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         23                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 2335                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         19027                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          466                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2533495                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                153277                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples           15353739                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.980262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.174724                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 10449363     68.06%     68.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   247397      1.61%     69.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   293838      1.91%     71.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   313527      2.04%     73.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   430779      2.81%     76.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   381285      2.48%     78.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   301181      1.96%     80.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   298808      1.95%     82.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2637561     17.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             15353739                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.201355                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.943714                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      2198616                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2198616                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2198616                       # number of overall hits
system.cpu.icache.overall_hits::total         2198616                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       334878                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         334878                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       334878                       # number of overall misses
system.cpu.icache.overall_misses::total        334878                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5166738992                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5166738992                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5166738992                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5166738992                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2533494                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2533494                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2533494                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2533494                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.132180                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.132180                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.132180                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.132180                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15428.720286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15428.720286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15428.720286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15428.720286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4742                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               185                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.632432                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       309579                       # number of writebacks
system.cpu.icache.writebacks::total            309579                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        24640                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        24640                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        24640                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        24640                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       310238                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       310238                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       310238                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       310238                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4553611995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4553611995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4553611995                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4553611995                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.122455                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.122455                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.122455                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.122455                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14677.802187                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14677.802187                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14677.802187                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14677.802187                       # average overall mshr miss latency
system.cpu.icache.replacements                 309579                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2198616                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2198616                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       334878                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        334878                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5166738992                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5166738992                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2533494                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2533494                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.132180                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.132180                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15428.720286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15428.720286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        24640                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        24640                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       310238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       310238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4553611995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4553611995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.122455                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.122455                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14677.802187                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14677.802187                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8452382000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.555622                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2508853                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            310237                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.086892                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.555622                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995226                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995226                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          287                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5377225                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5377225                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8452382000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2537159                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         36209                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8452382000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8452382000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8452382000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      204417                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1101417                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2244                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                4153                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 644896                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 5985                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    874                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   8452382000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 251322                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7912220                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1774117                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4591                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4324216                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1087273                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28190611                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13127                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 146845                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  15124                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 894097                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              34                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            31292712                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    69369825                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 41316516                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    572524                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459478                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  9833230                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      95                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  82                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    689263                       # count of insts added to the skid buffer
system.cpu.rob.reads                         39966461                       # The number of ROB reads
system.cpu.rob.writes                        54616274                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973114                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               297247                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                73051                       # number of demand (read+write) hits
system.l2.demand_hits::total                   370298                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              297247                       # number of overall hits
system.l2.overall_hits::.cpu.data               73051                       # number of overall hits
system.l2.overall_hits::total                  370298                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12820                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18455                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31275                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12820                       # number of overall misses
system.l2.overall_misses::.cpu.data             18455                       # number of overall misses
system.l2.overall_misses::total                 31275                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    939198000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1314065000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2253263000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    939198000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1314065000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2253263000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           310067                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            91506                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               401573                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          310067                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           91506                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              401573                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.041346                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.201681                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077881                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.041346                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.201681                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077881                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73260.374415                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71203.738824                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72046.778577                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73260.374415                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71203.738824                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72046.778577                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10088                       # number of writebacks
system.l2.writebacks::total                     10088                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12820                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31275                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31275                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    808454250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1125674000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1934128250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    808454250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1125674000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1934128250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.041346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.201681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077881                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.041346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.201681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077881                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63061.953978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60995.610946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61842.629896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63061.953978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60995.610946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61842.629896                       # average overall mshr miss latency
system.l2.replacements                          23187                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        65678                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            65678                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        65678                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        65678                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       309451                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           309451                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       309451                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       309451                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              152                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  152                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          152                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              152                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10539                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10539                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11281                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11281                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    781487500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     781487500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21820                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21820                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.517003                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.517003                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69274.665367                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69274.665367                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    666170750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    666170750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.517003                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.517003                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59052.455456                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59052.455456                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         297247                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             297247                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12820                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12820                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    939198000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    939198000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       310067                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         310067                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.041346                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.041346                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73260.374415                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73260.374415                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12820                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12820                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    808454250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    808454250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.041346                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.041346                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63061.953978                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63061.953978                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         62512                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             62512                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7174                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7174                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    532577500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    532577500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        69686                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         69686                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.102948                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.102948                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74237.175913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74237.175913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    459503250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    459503250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.102948                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.102948                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64051.191804                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64051.191804                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8452382000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7930.107865                       # Cycle average of tags in use
system.l2.tags.total_refs                      802116                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31379                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.562191                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.019220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3678.633057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4229.455587                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.449052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.516291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968031                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2418                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5528                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6448539                       # Number of tag accesses
system.l2.tags.data_accesses                  6448539                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8452382000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000758306500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          606                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          606                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               73843                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9465                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31275                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10088                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31275                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10088                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     38                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.33                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31275                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10088                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.511551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.563086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    250.532944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           602     99.34%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.50%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           606                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.603960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.577334                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.959468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              429     70.79%     70.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.66%     71.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              158     26.07%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      2.31%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           606                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2001600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               645632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    236.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    8451588000                       # Total gap between requests
system.mem_ctrls.avgGap                     204327.25                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       820480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1178688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       643968                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 97070861.208118617535                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 139450393.983613133430                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 76187753.937292471528                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12820                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18455                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10088                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    385387750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    517024000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 196906381250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30061.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28015.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19518872.05                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       820480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1181120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2001600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       820480                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       820480                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       645632                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       645632                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12820                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18455                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          31275                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10088                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10088                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     97070861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    139738124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        236808985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     97070861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     97070861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     76384622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        76384622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     76384622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     97070861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    139738124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       313193606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                31237                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               10062                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2033                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2158                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1828                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1407                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1834                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1961                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1615                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1687                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          752                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          803                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          577                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          487                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          653                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          634                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          606                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          749                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               316718000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             156185000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          902411750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10139.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28889.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23157                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6104                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.13                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.66                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12035                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   219.578230                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   139.783363                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   253.013190                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5368     44.60%     44.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3389     28.16%     72.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1218     10.12%     82.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          586      4.87%     87.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          360      2.99%     90.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          230      1.91%     92.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          152      1.26%     93.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          111      0.92%     94.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          621      5.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12035                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1999168                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             643968                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              236.521255                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               76.187754                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8452382000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        42904260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        22796565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      115903620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      25102980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 666884400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2326540500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1286522880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4486655205                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   530.815480                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3321081250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    282100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4849200750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        43047060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22876260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      107128560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27420660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 666884400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2389111680                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1233831360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4490299980                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   531.246692                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3184204500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    282100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4986077500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8452382000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19994                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10088                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12994                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11281                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11281                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19994                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        85632                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        85632                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  85632                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2647232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2647232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2647232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31275                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31275    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31275                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8452382000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23677250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           39093750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            379923                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        75766                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       309579                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           38415                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             152                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            152                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21820                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21820                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        310238                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        69686                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       929883                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       274310                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1204193                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     39657280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10059776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               49717056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           23358                       # Total snoops (count)
system.tol2bus.snoopTraffic                    656576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           425083                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002378                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.048710                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 424072     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1011      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             425083                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8452382000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          776491500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         465445320                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         137395379                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
