#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul  5 12:40:10 2022
# Process ID: 30852
# Current directory: /home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware
# Command line: vivado -mode batch -source nexys4ddr.tcl
# Log file: /home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/vivado.log
# Journal file: /home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/vivado.jou
#-----------------------------------------------------------
source nexys4ddr.tcl
# create_project -force -name nexys4ddr -part xc7a100t-CSG324-1
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/camara.v}
# read_verilog {/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/buffer_ram_dp.v}
# read_verilog {/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/cam_read.v}
# read_verilog {/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/procesamiento.v}
# read_verilog {/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/VGA_driver.v}
# read_verilog {/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/PLL/clk24_25_nexys4.v}
# read_verilog {/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/pwm/pwm.v}
# read_verilog {/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/infrarrojo/infrarrojo.v}
# read_verilog {/opt/Litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v}
# read_verilog {/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v}
# read_xdc nexys4ddr.xdc
# set_property PROCESSING_ORDER EARLY [get_files nexys4ddr.xdc]
# synth_design -directive default -top nexys4ddr -part xc7a100t-CSG324-1
Command: synth_design -directive default -top nexys4ddr -part xc7a100t-CSG324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31009
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2386.500 ; gain = 0.000 ; free physical = 2421 ; free virtual = 10560
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nexys4ddr' [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:20]
INFO: [Synth 8-3876] $readmem data file 'nexys4ddr_rom.init' is read successfully [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:3560]
INFO: [Synth 8-3876] $readmem data file 'nexys4ddr_sram.init' is read successfully [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:3575]
INFO: [Synth 8-3876] $readmem data file 'nexys4ddr_main_ram.init' is read successfully [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:3598]
INFO: [Synth 8-3876] $readmem data file 'nexys4ddr_bootrom.init' is read successfully [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:3740]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:2907]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:2916]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:2958]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:2981]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:3042]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:3058]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:3126]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:3194]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:3206]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:3232]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:3241]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:3296]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:3338]
INFO: [Synth 8-6157] synthesizing module 'camara' [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/camara.v:21]
	Parameter CAM_SCREEN_X bound to: 160 - type: integer 
	Parameter CAM_SCREEN_Y bound to: 120 - type: integer 
	Parameter DW bound to: 12 - type: integer 
	Parameter AW bound to: 15 - type: integer 
	Parameter imaSiz bound to: 19200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk24_25_nexys4' [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/PLL/clk24_25_nexys4.v:69]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 12.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 48.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 50 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
INFO: [Synth 8-6155] done synthesizing module 'clk24_25_nexys4' (3#1) [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/PLL/clk24_25_nexys4.v:69]
WARNING: [Synth 8-7071] port 'LOCKED' of module 'clk24_25_nexys4' is unconnected for instance 'clk25_24' [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/camara.v:114]
WARNING: [Synth 8-7023] instance 'clk25_24' of module 'clk24_25_nexys4' has 5 connections declared, but only 4 given [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/camara.v:114]
INFO: [Synth 8-6157] synthesizing module 'cam_read' [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/cam_read.v:21]
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 12 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter BYTE1 bound to: 1 - type: integer 
	Parameter BYTE2 bound to: 2 - type: integer 
	Parameter NOTHING bound to: 3 - type: integer 
	Parameter imaSiz bound to: 19199 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/cam_read.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cam_read' (4#1) [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/cam_read.v:21]
INFO: [Synth 8-6157] synthesizing module 'procesamiento' [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/procesamiento.v:3]
	Parameter n bound to: 120 - type: integer 
	Parameter m bound to: 160 - type: integer 
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 12 - type: integer 
	Parameter min_R bound to: 0 - type: integer 
	Parameter min_G bound to: 0 - type: integer 
	Parameter min_B bound to: 0 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter ADD_COL bound to: 1 - type: integer 
	Parameter SEL_COL bound to: 2 - type: integer 
	Parameter ADD_ACH_MAY bound to: 3 - type: integer 
	Parameter DONE_state bound to: 4 - type: integer 
	Parameter CARGAR_DATO bound to: 5 - type: integer 
	Parameter NOTHING bound to: 6 - type: integer 
	Parameter imaSiz bound to: 19200 - type: integer 
	Parameter min_ancho_actual bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'procesamiento' (5#1) [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/procesamiento.v:3]
INFO: [Synth 8-6157] synthesizing module 'buffer_ram_dp' [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/buffer_ram_dp.v:27]
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 12 - type: integer 
	Parameter imageFILE bound to: /home/sebastian/Descargas/work02-simulation-grupo-2-master/hw/src/image.men - type: string 
	Parameter NPOS bound to: 32768 - type: integer 
	Parameter imaSiz bound to: 19200 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/sebastian/Descargas/work02-simulation-grupo-2-master/hw/src/image.men' is read successfully [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/buffer_ram_dp.v:78]
INFO: [Synth 8-6155] done synthesizing module 'buffer_ram_dp' (6#1) [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/buffer_ram_dp.v:27]
INFO: [Synth 8-6157] synthesizing module 'VGA_Driver' [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/VGA_driver.v:19]
	Parameter DW bound to: 12 - type: integer 
	Parameter SCREEN_X bound to: 640 - type: integer 
	Parameter FRONT_PORCH_X bound to: 16 - type: integer 
	Parameter SYNC_PULSE_X bound to: 96 - type: integer 
	Parameter BACK_PORCH_X bound to: 48 - type: integer 
	Parameter TOTAL_SCREEN_X bound to: 800 - type: integer 
	Parameter SCREEN_Y bound to: 480 - type: integer 
	Parameter FRONT_PORCH_Y bound to: 10 - type: integer 
	Parameter SYNC_PULSE_Y bound to: 2 - type: integer 
	Parameter BACK_PORCH_Y bound to: 33 - type: integer 
	Parameter TOTAL_SCREEN_Y bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_Driver' (7#1) [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/VGA_driver.v:19]
INFO: [Synth 8-6155] done synthesizing module 'camara' (8#1) [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/camara.v:21]
INFO: [Synth 8-6157] synthesizing module 'pwm' [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/pwm/pwm.v:5]
	Parameter INITIAL bound to: 2'b00 
	Parameter PWM_on bound to: 2'b01 
	Parameter PWM_off bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pwm' (9#1) [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/pwm/pwm.v:5]
INFO: [Synth 8-6157] synthesizing module 'infrarrojo' [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/infrarrojo/infrarrojo.v:5]
INFO: [Synth 8-6155] done synthesizing module 'infrarrojo' (10#1) [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/infrarrojo/infrarrojo.v:5]
INFO: [Synth 8-6157] synthesizing module 'picorv32' [/opt/Litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:62]
	Parameter ENABLE_COUNTERS bound to: 1'b1 
	Parameter ENABLE_COUNTERS64 bound to: 1'b1 
	Parameter ENABLE_REGS_16_31 bound to: 1'b1 
	Parameter ENABLE_REGS_DUALPORT bound to: 1'b1 
	Parameter LATCHED_MEM_RDATA bound to: 1'b0 
	Parameter TWO_STAGE_SHIFT bound to: 1'b1 
	Parameter BARREL_SHIFTER bound to: 1'b0 
	Parameter TWO_CYCLE_COMPARE bound to: 1'b0 
	Parameter TWO_CYCLE_ALU bound to: 1'b0 
	Parameter COMPRESSED_ISA bound to: 1'b0 
	Parameter CATCH_MISALIGN bound to: 1'b1 
	Parameter CATCH_ILLINSN bound to: 1'b1 
	Parameter ENABLE_PCPI bound to: 1'b0 
	Parameter ENABLE_MUL bound to: 1'b1 
	Parameter ENABLE_FAST_MUL bound to: 1'b0 
	Parameter ENABLE_DIV bound to: 1'b1 
	Parameter ENABLE_IRQ bound to: 1'b1 
	Parameter ENABLE_IRQ_QREGS bound to: 1'b1 
	Parameter ENABLE_IRQ_TIMER bound to: 1'b1 
	Parameter ENABLE_TRACE bound to: 1'b0 
	Parameter REGS_INIT_ZERO bound to: 1'b0 
	Parameter MASKED_IRQ bound to: 0 - type: integer 
	Parameter LATCHED_IRQ bound to: -1 - type: integer 
	Parameter PROGADDR_RESET bound to: 0 - type: integer 
	Parameter PROGADDR_IRQ bound to: 16 - type: integer 
	Parameter STACKADDR bound to: -1 - type: integer 
	Parameter irq_timer bound to: 0 - type: integer 
	Parameter irq_ebreak bound to: 1 - type: integer 
	Parameter irq_buserror bound to: 2 - type: integer 
	Parameter irqregs_offset bound to: 32 - type: integer 
	Parameter regfile_size bound to: 36 - type: integer 
	Parameter regindex_bits bound to: 6 - type: integer 
	Parameter WITH_PCPI bound to: 1'b1 
	Parameter TRACE_BRANCH bound to: 36'b000100000000000000000000000000000000 
	Parameter TRACE_ADDR bound to: 36'b001000000000000000000000000000000000 
	Parameter TRACE_IRQ bound to: 36'b100000000000000000000000000000000000 
	Parameter cpu_state_trap bound to: 8'b10000000 
	Parameter cpu_state_fetch bound to: 8'b01000000 
	Parameter cpu_state_ld_rs1 bound to: 8'b00100000 
	Parameter cpu_state_ld_rs2 bound to: 8'b00010000 
	Parameter cpu_state_exec bound to: 8'b00001000 
	Parameter cpu_state_shift bound to: 8'b00000100 
	Parameter cpu_state_stmem bound to: 8'b00000010 
	Parameter cpu_state_ldmem bound to: 8'b00000001 
INFO: [Synth 8-6157] synthesizing module 'picorv32_pcpi_mul' [/opt/Litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2192]
	Parameter STEPS_AT_ONCE bound to: 1 - type: integer 
	Parameter CARRY_CHAIN bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/opt/Litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2223]
INFO: [Synth 8-6155] done synthesizing module 'picorv32_pcpi_mul' (11#1) [/opt/Litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2192]
INFO: [Synth 8-6157] synthesizing module 'picorv32_pcpi_div' [/opt/Litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2415]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/Litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2440]
INFO: [Synth 8-6155] done synthesizing module 'picorv32_pcpi_div' (12#1) [/opt/Litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2415]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/Litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:332]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/opt/Litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1264]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/Litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1310]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/Litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1493]
INFO: [Synth 8-6155] done synthesizing module 'picorv32' (13#1) [/opt/Litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:62]
WARNING: [Synth 8-7071] port 'trace_valid' of module 'picorv32' is unconnected for instance 'picorv32' [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:3773]
WARNING: [Synth 8-7071] port 'trace_data' of module 'picorv32' is unconnected for instance 'picorv32' [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:3773]
WARNING: [Synth 8-7023] instance 'picorv32' of module 'picorv32' has 27 connections declared, but only 25 given [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:3773]
INFO: [Synth 8-6155] done synthesizing module 'nexys4ddr' (14#1) [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2416.398 ; gain = 29.898 ; free physical = 3185 ; free virtual = 11313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2434.211 ; gain = 47.711 ; free physical = 3195 ; free virtual = 11324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2434.211 ; gain = 47.711 ; free physical = 3195 ; free virtual = 11324
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2437.180 ; gain = 0.000 ; free physical = 3183 ; free virtual = 11310
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.xdc:344]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.xdc:344]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.xdc:346]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.xdc:346]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.xdc:346]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.xdc:346]
Finished Parsing XDC File [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nexys4ddr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nexys4ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.023 ; gain = 0.000 ; free physical = 3102 ; free virtual = 11254
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2593.023 ; gain = 0.000 ; free physical = 3104 ; free virtual = 11254
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2593.023 ; gain = 206.523 ; free physical = 3129 ; free virtual = 11281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2593.023 ; gain = 206.523 ; free physical = 3129 ; free virtual = 11281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2593.023 ; gain = 206.523 ; free physical = 3124 ; free virtual = 11278
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'status_reg' in module 'cam_read'
INFO: [Synth 8-802] inferred FSM for state register 'status_reg' in module 'procesamiento'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'pwm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
                   BYTE2 |                               01 |                               10
                   BYTE1 |                               10 |                               01
                 NOTHING |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'status_reg' using encoding 'sequential' in module 'cam_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                          0000001 |                              000
              DONE_state |                          0000010 |                              100
                 NOTHING |                          0000100 |                              110
             CARGAR_DATO |                          0001000 |                              101
                 SEL_COL |                          0010000 |                              010
             ADD_ACH_MAY |                          0100000 |                              011
                 ADD_COL |                          1000000 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'status_reg' using encoding 'one-hot' in module 'procesamiento'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 INITIAL |                              001 |                               00
                  PWM_on |                              010 |                               01
                 PWM_off |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'pwm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2593.023 ; gain = 206.523 ; free physical = 3122 ; free virtual = 11265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   63 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 15    
	   3 Input   32 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 4     
	   3 Input    5 Bit       Adders := 16    
	   2 Input    5 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 17    
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               63 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 57    
	               24 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 23    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 181   
+---RAMs : 
	             384K Bit	(32768 X 12 bit)          RAMs := 1     
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
	              64K Bit	(2048 X 32 bit)          RAMs := 1     
	               1K Bit	(36 X 32 bit)          RAMs := 1     
	              160 Bit	(16 X 10 bit)          RAMs := 4     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 4     
	   2 Input   63 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 55    
	   5 Input   32 Bit        Muxes := 5     
	  12 Input   32 Bit        Muxes := 4     
	   9 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 8     
	   6 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 1     
	 257 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 2     
	   4 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 3     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 5     
	  12 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 28    
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 10    
	   4 Input    7 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   9 Input    6 Bit        Muxes := 1     
	  12 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   9 Input    5 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 15    
	   9 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 131   
	   4 Input    1 Bit        Muxes := 22    
	   7 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 3     
	   9 Input    1 Bit        Muxes := 34    
	   5 Input    1 Bit        Muxes := 2     
	  12 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP DP_RAM_addr_out0, operation Mode is: C+A*(B:0xa0).
DSP Report: operator DP_RAM_addr_out0 is absorbed into DSP DP_RAM_addr_out0.
DSP Report: operator DP_RAM_addr_out1 is absorbed into DSP DP_RAM_addr_out0.
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM main_ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM main_ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM main_ram_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 2593.023 ; gain = 206.523 ; free physical = 3048 ; free virtual = 11221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|nexys4ddr   | rom_dat0_reg | 8192x32       | Block RAM      | 
+------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|nexys4ddr   | sram_reg     | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|nexys4ddr   | main_ram_reg | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+----------------+-----------+----------------------+---------------------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives                | 
+------------+----------------+-----------+----------------------+---------------------------+
|camara      | DP_RAM/ram_reg | Implied   | 32 K x 12            | RAM64M x 4096	            | 
|picorv32    | cpuregs_reg    | Implied   | 64 x 32              | RAM64X1D x 4	RAM64M x 20	 | 
|nexys4ddr   | storage_reg    | Implied   | 16 x 8               | RAM32M x 2	               | 
|nexys4ddr   | storage_2_reg  | Implied   | 16 x 8               | RAM32M x 2	               | 
|nexys4ddr   | storage_1_reg  | Implied   | 16 x 8               | RAM32M x 2	               | 
|nexys4ddr   | storage_3_reg  | Implied   | 16 x 8               | RAM32M x 2	               | 
+------------+----------------+-----------+----------------------+---------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|camara      | C+A*(B:0xa0) | 10     | 8      | 10     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 2593.023 ; gain = 206.523 ; free physical = 2886 ; free virtual = 11071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 2593.023 ; gain = 206.523 ; free physical = 2863 ; free virtual = 11049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|nexys4ddr   | sram_reg     | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|nexys4ddr   | main_ram_reg | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+----------------+-----------+----------------------+---------------------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives                | 
+------------+----------------+-----------+----------------------+---------------------------+
|camara      | DP_RAM/ram_reg | Implied   | 32 K x 12            | RAM64M x 4096	            | 
|picorv32    | cpuregs_reg    | Implied   | 64 x 32              | RAM64X1D x 4	RAM64M x 20	 | 
|nexys4ddr   | storage_reg    | Implied   | 16 x 8               | RAM32M x 2	               | 
|nexys4ddr   | storage_2_reg  | Implied   | 16 x 8               | RAM32M x 2	               | 
|nexys4ddr   | storage_1_reg  | Implied   | 16 x 8               | RAM32M x 2	               | 
|nexys4ddr   | storage_3_reg  | Implied   | 16 x 8               | RAM32M x 2	               | 
+------------+----------------+-----------+----------------------+---------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance main_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance main_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance main_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance main_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 2758.055 ; gain = 371.555 ; free physical = 2835 ; free virtual = 11014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver \camara/clk25_24/clkin1_buf :O [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/module/verilog/camara/PLL/clk24_25_nexys4.v:82]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 2758.055 ; gain = 371.555 ; free physical = 2843 ; free virtual = 11024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 2758.055 ; gain = 371.555 ; free physical = 2842 ; free virtual = 11023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 2758.055 ; gain = 371.555 ; free physical = 2866 ; free virtual = 11048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 2758.055 ; gain = 371.555 ; free physical = 2866 ; free virtual = 11047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 2758.055 ; gain = 371.555 ; free physical = 2865 ; free virtual = 11047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 2758.055 ; gain = 371.555 ; free physical = 2865 ; free virtual = 11046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     7|
|2     |CARRY4     |   411|
|3     |DSP48E1    |     1|
|4     |LUT1       |   495|
|5     |LUT2       |   660|
|6     |LUT3       |   359|
|7     |LUT4       |  4327|
|8     |LUT5       |   872|
|9     |LUT6       |  7600|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |  1672|
|12    |MUXF8      |   784|
|13    |RAM32M     |     8|
|14    |RAM64M     |  4116|
|15    |RAM64X1D   |     4|
|16    |RAMB36E1   |    14|
|26    |FDRE       |  3188|
|27    |FDSE       |   172|
|28    |IBUF       |    27|
|29    |OBUF       |    52|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 2758.055 ; gain = 371.555 ; free physical = 2865 ; free virtual = 11046
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 2758.055 ; gain = 212.742 ; free physical = 2920 ; free virtual = 11101
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 2758.062 ; gain = 371.555 ; free physical = 2920 ; free virtual = 11101
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2758.062 ; gain = 0.000 ; free physical = 2988 ; free virtual = 11167
INFO: [Netlist 29-17] Analyzing 7011 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.xdc:344]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.xdc:344]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.xdc:346]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.xdc:346]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.xdc:346]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.xdc:346]
Finished Parsing XDC File [/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.070 ; gain = 0.000 ; free physical = 2893 ; free virtual = 11072
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4128 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM64M => RAM64M (RAMD64E(x4)): 4116 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:42 . Memory (MB): peak = 2790.070 ; gain = 403.672 ; free physical = 3073 ; free virtual = 11251
# report_timing_summary -file nexys4ddr_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3050.785 ; gain = 260.715 ; free physical = 2684 ; free virtual = 10873
# report_utilization -hierarchical -file nexys4ddr_utilization_hierarchical_synth.rpt
# report_utilization -file nexys4ddr_utilization_synth.rpt
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3195.160 ; gain = 144.375 ; free physical = 2666 ; free virtual = 10855

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1ca6ea72d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3195.160 ; gain = 0.000 ; free physical = 2666 ; free virtual = 10855

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1db180f70

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3252.145 ; gain = 0.000 ; free physical = 2616 ; free virtual = 10810
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells
INFO: [Opt 31-1021] In phase Retarget, 13 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 281b7785b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3252.145 ; gain = 0.000 ; free physical = 2616 ; free virtual = 10810
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d403eb0c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3252.145 ; gain = 0.000 ; free physical = 2618 ; free virtual = 10812
INFO: [Opt 31-389] Phase Sweep created 10 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Sweep, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d403eb0c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3252.145 ; gain = 0.000 ; free physical = 2616 ; free virtual = 10807
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d403eb0c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3252.145 ; gain = 0.000 ; free physical = 2616 ; free virtual = 10807
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d403eb0c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3252.145 ; gain = 0.000 ; free physical = 2615 ; free virtual = 10806
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               5  |                                             13  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              10  |               4  |                                             52  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3252.145 ; gain = 0.000 ; free physical = 2616 ; free virtual = 10806
Ending Logic Optimization Task | Checksum: 1bfb8d3df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3252.145 ; gain = 0.000 ; free physical = 2616 ; free virtual = 10806

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 1bfb8d3df

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2731 ; free virtual = 10925
Ending Power Optimization Task | Checksum: 1bfb8d3df

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3527.105 ; gain = 274.961 ; free physical = 2756 ; free virtual = 10950

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1bfb8d3df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2756 ; free virtual = 10950

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2756 ; free virtual = 10950
Ending Netlist Obfuscation Task | Checksum: 1bfb8d3df

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2756 ; free virtual = 10950
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3527.105 ; gain = 476.320 ; free physical = 2756 ; free virtual = 10950
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2637 ; free virtual = 10833
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16ed87c4f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2637 ; free virtual = 10833
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2637 ; free virtual = 10833

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	cam_pclk_IBUF_inst (IBUF.O) is locked to IOB_X1Y115
	cam_pclk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y1
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c6b36425

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2663 ; free virtual = 10859

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f53adc79

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2718 ; free virtual = 10916

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f53adc79

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2718 ; free virtual = 10915
Phase 1 Placer Initialization | Checksum: f53adc79

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2715 ; free virtual = 10912

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f53adc79

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2709 ; free virtual = 10907

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f53adc79

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2709 ; free virtual = 10907

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 1437ea946

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2668 ; free virtual = 10867
Phase 2 Global Placement | Checksum: 1437ea946

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2674 ; free virtual = 10874

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1437ea946

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2673 ; free virtual = 10873

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a5943f4e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2663 ; free virtual = 10863

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15bfc0791

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2659 ; free virtual = 10859

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15bfc0791

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2658 ; free virtual = 10858

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14298b6d9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2661 ; free virtual = 10861

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e0797713

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2661 ; free virtual = 10861

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e0797713

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2661 ; free virtual = 10861
Phase 3 Detail Placement | Checksum: e0797713

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2661 ; free virtual = 10861

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: e0797713

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2661 ; free virtual = 10861

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e0797713

Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2663 ; free virtual = 10863

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e0797713

Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2663 ; free virtual = 10863
Phase 4.3 Placer Reporting | Checksum: e0797713

Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2663 ; free virtual = 10863

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2663 ; free virtual = 10863

Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2663 ; free virtual = 10863
Phase 4 Post Placement Optimization and Clean-Up | Checksum: bda0f2a9

Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2663 ; free virtual = 10863
Ending Placer Task | Checksum: 81a2487b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2662 ; free virtual = 10862
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:30 ; elapsed = 00:00:43 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2711 ; free virtual = 10910
# report_utilization -hierarchical -file nexys4ddr_utilization_hierarchical_place.rpt
# report_utilization -file nexys4ddr_utilization_place.rpt
# report_io -file nexys4ddr_io.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2689 ; free virtual = 10888
# report_control_sets -verbose -file nexys4ddr_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2693 ; free virtual = 10893
# report_clock_utilization -file nexys4ddr_clock_utilization.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	cam_pclk_IBUF_inst (IBUF.O) is locked to IOB_X1Y115
	cam_pclk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y1
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 76a53c1b ConstDB: 0 ShapeSum: afd0c60 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11c5fdfca

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2405 ; free virtual = 10605
Post Restoration Checksum: NetGraph: 3efd88ac NumContArr: dd62571e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11c5fdfca

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2420 ; free virtual = 10621

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11c5fdfca

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2383 ; free virtual = 10584

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11c5fdfca

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2382 ; free virtual = 10583
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: d2086f32

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2354 ; free virtual = 10555
Phase 2 Router Initialization | Checksum: 1360759dd

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2353 ; free virtual = 10554

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 25664
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 25664
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1360759dd

Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 3527.105 ; gain = 0.000 ; free physical = 2347 ; free virtual = 10548
Phase 3 Initial Routing | Checksum: 1a5f33cdd

Time (s): cpu = 00:01:24 ; elapsed = 00:00:35 . Memory (MB): peak = 3891.375 ; gain = 364.270 ; free physical = 2311 ; free virtual = 10513

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1a5f33cdd

Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 3891.375 ; gain = 364.270 ; free physical = 2307 ; free virtual = 10509
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 18e785e7f

Time (s): cpu = 00:01:31 ; elapsed = 00:00:37 . Memory (MB): peak = 3891.375 ; gain = 364.270 ; free physical = 2338 ; free virtual = 10539

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3665
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 258fd0d24

Time (s): cpu = 00:02:07 ; elapsed = 00:00:53 . Memory (MB): peak = 3891.375 ; gain = 364.270 ; free physical = 2299 ; free virtual = 10504
Phase 4 Rip-up And Reroute | Checksum: 258fd0d24

Time (s): cpu = 00:02:07 ; elapsed = 00:00:53 . Memory (MB): peak = 3891.375 ; gain = 364.270 ; free physical = 2298 ; free virtual = 10503

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 258fd0d24

Time (s): cpu = 00:02:08 ; elapsed = 00:00:54 . Memory (MB): peak = 3891.375 ; gain = 364.270 ; free physical = 2298 ; free virtual = 10502

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 258fd0d24

Time (s): cpu = 00:02:08 ; elapsed = 00:00:54 . Memory (MB): peak = 3891.375 ; gain = 364.270 ; free physical = 2297 ; free virtual = 10502
Phase 5 Delay and Skew Optimization | Checksum: 258fd0d24

Time (s): cpu = 00:02:08 ; elapsed = 00:00:54 . Memory (MB): peak = 3891.375 ; gain = 364.270 ; free physical = 2297 ; free virtual = 10502

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 258fd0d24

Time (s): cpu = 00:02:10 ; elapsed = 00:00:55 . Memory (MB): peak = 3891.375 ; gain = 364.270 ; free physical = 2321 ; free virtual = 10521
Phase 6.1 Hold Fix Iter | Checksum: 258fd0d24

Time (s): cpu = 00:02:10 ; elapsed = 00:00:55 . Memory (MB): peak = 3891.375 ; gain = 364.270 ; free physical = 2316 ; free virtual = 10518
Phase 6 Post Hold Fix | Checksum: 258fd0d24

Time (s): cpu = 00:02:11 ; elapsed = 00:00:55 . Memory (MB): peak = 3891.375 ; gain = 364.270 ; free physical = 2316 ; free virtual = 10517

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 18.7167 %
  Global Horizontal Routing Utilization  = 16.5825 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 258fd0d24

Time (s): cpu = 00:02:11 ; elapsed = 00:00:55 . Memory (MB): peak = 3891.375 ; gain = 364.270 ; free physical = 2316 ; free virtual = 10518

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 258fd0d24

Time (s): cpu = 00:02:11 ; elapsed = 00:00:56 . Memory (MB): peak = 3891.375 ; gain = 364.270 ; free physical = 2316 ; free virtual = 10518

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fc70fcf6

Time (s): cpu = 00:02:14 ; elapsed = 00:00:57 . Memory (MB): peak = 3923.391 ; gain = 396.285 ; free physical = 2312 ; free virtual = 10510

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1fc70fcf6

Time (s): cpu = 00:02:14 ; elapsed = 00:00:58 . Memory (MB): peak = 3923.391 ; gain = 396.285 ; free physical = 2319 ; free virtual = 10516
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:14 ; elapsed = 00:00:58 . Memory (MB): peak = 3923.391 ; gain = 396.285 ; free physical = 2372 ; free virtual = 10570

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:40 ; elapsed = 00:01:05 . Memory (MB): peak = 3923.391 ; gain = 396.285 ; free physical = 2372 ; free virtual = 10570
# phys_opt_design -directive default
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force nexys4ddr_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3923.391 ; gain = 0.000 ; free physical = 2251 ; free virtual = 10513
INFO: [Common 17-1381] The checkpoint '/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3923.391 ; gain = 0.000 ; free physical = 2284 ; free virtual = 10485
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19920)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (136491)
5. checking no_input_delay (25)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19920)
----------------------------
 There are 16826 register/latch pins with no clock driven by root clock pin: cam_pclk (HIGH)

 There are 3057 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pwm_1/clk_1M_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (136491)
-----------------------------------------------------
 There are 136491 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


# report_route_status -file nexys4ddr_route_status.rpt
# report_drc -file nexys4ddr_drc.rpt
Command: report_drc -file nexys4ddr_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/nexys4ddr_drc.rpt.
report_drc completed successfully
# report_timing_summary -datasheet -max_paths 10 -file nexys4ddr_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file nexys4ddr_power.rpt
Command: report_power -file nexys4ddr_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3947.402 ; gain = 24.012 ; free physical = 2266 ; free virtual = 10478
# set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
# write_bitstream -force nexys4ddr.bit 
Command: write_bitstream -force nexys4ddr.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP camara/DP_RAM_addr_out0 input camara/DP_RAM_addr_out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP camara/DP_RAM_addr_out0 input camara/DP_RAM_addr_out0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP camara/DP_RAM_addr_out0 output camara/DP_RAM_addr_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP camara/DP_RAM_addr_out0 multiplier stage camara/DP_RAM_addr_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./nexys4ddr.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/sebastian/ElectronicaDigital2/LabDigital2022_1/SocProject/SoC_myProject_2022/SoC_myProject_2022/build/nexys4ddr/gateware/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Jul  5 12:45:21 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:03 ; elapsed = 00:00:26 . Memory (MB): peak = 3947.402 ; gain = 0.000 ; free physical = 2156 ; free virtual = 10378
# write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit "up 0x0 nexys4ddr.bit" -file nexys4ddr.bin
Command: write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit {up 0x0 nexys4ddr.bit} -file nexys4ddr.bin
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile nexys4ddr.bit
Writing file ./nexys4ddr.bin
Writing log file ./nexys4ddr.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x003A607B    Jul  5 12:45:17 2022    nexys4ddr.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# quit
INFO: [Common 17-206] Exiting Vivado at Tue Jul  5 12:45:23 2022...
