#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001d3528b4800 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001d3528ba0d0 .scope module, "tb_top" "tb_top" 3 3;
 .timescale -9 -12;
P_000001d352828d10 .param/l "CLK_PERIOD" 1 3 6, +C4<00000000000000000000000000101000>;
P_000001d352828d48 .param/l "SPI_PICO_SCLK_PERIOD" 1 3 7, +C4<00000000000000000000000111110100>;
v000001d352913d30_0 .var "tb_bypass_switch", 0 0;
v000001d352913150_0 .var "tb_clk_25mhz", 0 0;
v000001d352913790_0 .var "tb_reset", 0 0;
v000001d3529136f0_0 .var "tb_spi_dac_miso", 0 0;
v000001d352912cf0_0 .var "tb_spi_pico_cs", 0 0;
v000001d352912e30_0 .var "tb_spi_pico_mosi", 0 0;
v000001d352912ed0_0 .var "tb_spi_pico_sclk", 0 0;
v000001d352913290_0 .net "w_spi_dac_cs", 0 0, v000001d3528b41a0_0;  1 drivers
v000001d352913330_0 .net "w_spi_dac_mosi", 0 0, v000001d352913c90_0;  1 drivers
v000001d3529135b0_0 .net "w_spi_dac_sclk", 0 0, L_000001d3528ab5c0;  1 drivers
E_000001d3528a4010 .event posedge, v000001d3528b44c0_0;
S_000001d3528b8db0 .scope module, "dut" "top" 3 26, 4 1 0, S_000001d3528ba0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_25mhz";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mode_sound";
    .port_info 3 /INPUT 1 "com_sclk_in";
    .port_info 4 /INPUT 1 "com_mosi_in";
    .port_info 5 /INPUT 1 "com_active";
    .port_info 6 /OUTPUT 1 "spi_audio_clk";
    .port_info 7 /OUTPUT 1 "spi_mosi_out";
    .port_info 8 /OUTPUT 1 "spi_active_out";
    .port_info 9 /INPUT 1 "spi_miso_out";
P_000001d352828a90 .param/l "audio_clk" 0 4 3, C4<00000000000000000000000110010000>;
P_000001d352828ac8 .param/l "clock_max" 0 4 2, C4<00000001011111010111100001000000>;
v000001d3529121b0_0 .net "clk_25mhz", 0 0, v000001d352913150_0;  1 drivers
v000001d352912250_0 .net "com_active", 0 0, v000001d352912cf0_0;  1 drivers
v000001d3529122f0_0 .net "com_mosi_in", 0 0, v000001d352912e30_0;  1 drivers
v000001d352913010_0 .net "com_sclk_in", 0 0, v000001d352912ed0_0;  1 drivers
v000001d352912390_0 .net "data_is_ready", 0 0, v000001d3528b44c0_0;  1 drivers
o000001d3528bd118 .functor BUFZ 1, C4<z>; HiZ drive
v000001d352913650_0 .net "mode_sound", 0 0, o000001d3528bd118;  0 drivers
v000001d352912d90_0 .net "modified_audio", 15 0, v000001d352913fb0_0;  1 drivers
v000001d352912bb0_0 .net "modified_status", 0 0, v000001d352913bf0_0;  1 drivers
v000001d352912890_0 .net "original_audio", 15 0, v000001d3528b3ac0_0;  1 drivers
v000001d352912610_0 .net "output_audio", 15 0, L_000001d352913830;  1 drivers
v000001d3529131f0_0 .net "reset", 0 0, v000001d352913790_0;  1 drivers
v000001d352912110_0 .net "spi_active_out", 0 0, v000001d3528b41a0_0;  alias, 1 drivers
v000001d352912c50_0 .net "spi_audio_clk", 0 0, L_000001d3528ab5c0;  alias, 1 drivers
o000001d3528bcd28 .functor BUFZ 1, C4<z>; HiZ drive
v000001d3529126b0_0 .net "spi_miso_out", 0 0, o000001d3528bcd28;  0 drivers
v000001d3529130b0_0 .net "spi_mosi_out", 0 0, v000001d352913c90_0;  alias, 1 drivers
L_000001d352913830 .functor MUXZ 16, v000001d3528b3ac0_0, v000001d352913fb0_0, v000001d352913790_0, C4<>;
S_000001d3528b8f40 .scope module, "u_comunication" "comunication" 4 27, 5 3 0, S_000001d3528b8db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_25mhz";
    .port_info 1 /INPUT 1 "sclk_in";
    .port_info 2 /INPUT 1 "mosi_in";
    .port_info 3 /INPUT 1 "active";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 1 "data_ready";
    .port_info 6 /OUTPUT 16 "audio_out";
P_000001d3528a4250 .param/l "clock_max" 0 5 4, C4<00000001011111010111100001000000>;
enum000001d35289f510 .enum4 (1)
   "IDLE" 1'b0,
   "RECEIVING" 1'b1
 ;
L_000001d352930088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001d3528abfd0 .functor XNOR 1, v000001d3528b3e80_0, L_000001d352930088, C4<0>, C4<0>;
L_000001d3529300d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001d3528ac040 .functor XNOR 1, v000001d3528b4420_0, L_000001d3529300d0, C4<0>, C4<0>;
L_000001d3528ab630 .functor AND 1, L_000001d3528abfd0, L_000001d3528ac040, C4<1>, C4<1>;
v000001d3528b4060_0 .net/2u *"_ivl_0", 0 0, L_000001d352930088;  1 drivers
v000001d3528b3b60_0 .net *"_ivl_2", 0 0, L_000001d3528abfd0;  1 drivers
v000001d3528b3ca0_0 .net/2u *"_ivl_4", 0 0, L_000001d3529300d0;  1 drivers
v000001d3528b4560_0 .net *"_ivl_6", 0 0, L_000001d3528ac040;  1 drivers
v000001d3528b38e0_0 .net "active", 0 0, v000001d352912cf0_0;  alias, 1 drivers
v000001d3528b3ac0_0 .var "audio_out", 15 0;
v000001d3528b3c00_0 .var "bit_counter", 3 0;
v000001d3528b4380_0 .net "clk_25mhz", 0 0, v000001d352913150_0;  alias, 1 drivers
v000001d3528b44c0_0 .var "data_ready", 0 0;
v000001d3528b3fc0_0 .net "mosi_in", 0 0, v000001d352912e30_0;  alias, 1 drivers
v000001d3528b3d40_0 .net "reset", 0 0, v000001d352913790_0;  alias, 1 drivers
v000001d3528b3e80_0 .var "sclk_d1", 0 0;
v000001d3528b4420_0 .var "sclk_d2", 0 0;
v000001d3528b4100_0 .net "sclk_in", 0 0, v000001d352912ed0_0;  alias, 1 drivers
v000001d3528b3840_0 .net "sclk_posedge", 0 0, L_000001d3528ab630;  1 drivers
v000001d3528b3980_0 .var "shift_reg", 15 0;
v000001d3528b3de0_0 .var "state", 0 0;
E_000001d3528a4ed0 .event posedge, v000001d3528b3d40_0, v000001d3528b4380_0;
E_000001d3528a58d0 .event posedge, v000001d3528b4380_0;
S_000001d3528b6570 .scope module, "u_dac_driver" "dac_driver" 4 49, 6 1 0, S_000001d3528b8db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_25mhz";
    .port_info 1 /INPUT 1 "data_ready";
    .port_info 2 /INPUT 16 "mosi_in";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "sclk_out";
    .port_info 5 /OUTPUT 1 "mosi_out";
    .port_info 6 /OUTPUT 1 "active_out";
    .port_info 7 /INPUT 1 "miso_out";
P_000001d352828690 .param/l "clock_max" 0 6 2, C4<00000001011111010111100001000000>;
P_000001d3528286c8 .param/l "sclk_div_count" 1 6 27, +C4<00000000000000000000000000000101>;
enum000001d35289fd70 .enum4 (1)
   "DAC_IDLE" 1'b0,
   "DAC_TRANSFER" 1'b1
 ;
L_000001d3528ab5c0 .functor BUFZ 1, v000001d3528b3a20_0, C4<0>, C4<0>, C4<0>;
v000001d3528b41a0_0 .var "active_out", 0 0;
v000001d3528b3f20_0 .var "bit_counter", 3 0;
v000001d3528b4600_0 .var "busy", 0 0;
v000001d3528b46a0_0 .net "clk_25mhz", 0 0, v000001d352913150_0;  alias, 1 drivers
v000001d3528b4240_0 .var "count_clock", 2 0;
v000001d3528b4740_0 .net "data_ready", 0 0, v000001d3528b44c0_0;  alias, 1 drivers
v000001d3528b3a20_0 .var "internal_clock", 0 0;
v000001d352912570_0 .net "miso_out", 0 0, o000001d3528bcd28;  alias, 0 drivers
v000001d3529129d0_0 .net "mosi_in", 15 0, L_000001d352913830;  alias, 1 drivers
v000001d352913c90_0 .var "mosi_out", 0 0;
v000001d352912a70_0 .net "reset", 0 0, v000001d352913790_0;  alias, 1 drivers
v000001d3529127f0_0 .net "sclk_out", 0 0, L_000001d3528ab5c0;  alias, 1 drivers
v000001d3529133d0_0 .var "shift_reg", 15 0;
v000001d352913470_0 .var "state", 0 0;
S_000001d3528b6700 .scope module, "u_eff_1" "eff_1" 4 38, 7 1 0, S_000001d3528b8db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_25mhz";
    .port_info 1 /INPUT 1 "data_ready";
    .port_info 2 /INPUT 16 "audio_in";
    .port_info 3 /OUTPUT 16 "audio_out";
    .port_info 4 /OUTPUT 1 "process_status";
P_000001d352828c90 .param/l "CLIP_LEVEL" 0 7 12, +C4<0010011100010000>;
P_000001d352828cc8 .param/l "clock_max" 0 7 2, C4<00000001011111010111100001000000>;
v000001d352912b10_0 .net/s "audio_in", 15 0, v000001d3528b3ac0_0;  alias, 1 drivers
v000001d352913fb0_0 .var/s "audio_out", 15 0;
v000001d352912930_0 .net "clk_25mhz", 0 0, v000001d352913150_0;  alias, 1 drivers
v000001d352912f70_0 .net "data_ready", 0 0, v000001d3528b44c0_0;  alias, 1 drivers
v000001d352913bf0_0 .var "process_status", 0 0;
S_000001d352877fe0 .scope task, "send_spi_word" "send_spi_word" 3 51, 3 51 0, S_000001d3528ba0d0;
 .timescale -9 -12;
v000001d352913510_0 .var "data_word", 15 0;
TD_tb_top.send_spi_word ;
    %wait E_000001d3528a58d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d352912cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d352912ed0_0, 0;
    %delay 80000, 0;
    %fork t_1, S_000001d352878170;
    %jmp t_0;
    .scope S_000001d352878170;
t_1 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000001d352912750_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001d352912750_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001d352913510_0;
    %load/vec4 v000001d352912750_0;
    %part/s 1;
    %assign/vec4 v000001d352912e30_0, 0;
    %delay 250000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d352912ed0_0, 0;
    %delay 250000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d352912ed0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v000001d352912750_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v000001d352912750_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_000001d352877fe0;
t_0 %join;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d352912cf0_0, 0;
    %end;
S_000001d352878170 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 59, 3 59 0, S_000001d352877fe0;
 .timescale -9 -12;
v000001d352912750_0 .var/2s "i", 31 0;
    .scope S_000001d3528b8f40;
T_1 ;
    %wait E_000001d3528a58d0;
    %load/vec4 v000001d3528b4100_0;
    %assign/vec4 v000001d3528b3e80_0, 0;
    %load/vec4 v000001d3528b3e80_0;
    %assign/vec4 v000001d3528b4420_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d3528b8f40;
T_2 ;
    %wait E_000001d3528a4ed0;
    %load/vec4 v000001d3528b3d40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3528b3de0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d3528b3980_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3528b3c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3528b44c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d3528b3ac0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d3528b44c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3528b44c0_0, 0;
T_2.2 ;
    %load/vec4 v000001d3528b3de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v000001d3528b38e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3528b3de0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d3528b3980_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3528b3c00_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v000001d3528b38e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3528b3de0_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v000001d3528b3840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v000001d3528b3980_0;
    %parti/s 15, 0, 2;
    %load/vec4 v000001d3528b3fc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001d3528b3980_0, 0;
    %load/vec4 v000001d3528b3c00_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_2.13, 4;
    %load/vec4 v000001d3528b3980_0;
    %parti/s 15, 0, 2;
    %load/vec4 v000001d3528b3fc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001d3528b3ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3528b3de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3528b44c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3528b3c00_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v000001d3528b3c00_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001d3528b3c00_0, 0;
T_2.14 ;
T_2.11 ;
T_2.10 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d3528b6700;
T_3 ;
    %wait E_000001d3528a58d0;
    %load/vec4 v000001d352912f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d352913bf0_0, 0;
    %load/vec4 v000001d352912b10_0;
    %cmpi/s 10000, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.2, 5;
    %pushi/vec4 10000, 0, 16;
    %assign/vec4 v000001d352913fb0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001d352912b10_0;
    %cmpi/s 55536, 0, 16;
    %jmp/0xz  T_3.4, 5;
    %pushi/vec4 55536, 0, 16;
    %assign/vec4 v000001d352913fb0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001d352912b10_0;
    %assign/vec4 v000001d352913fb0_0, 0;
T_3.5 ;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d352913bf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d352913fb0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d3528b6570;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d3528b4240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3528b3a20_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000001d3528b6570;
T_5 ;
    %wait E_000001d3528a4ed0;
    %load/vec4 v000001d352912a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d3528b4240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3528b3a20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d352913470_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v000001d3528b4240_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d3528b4240_0, 0;
    %load/vec4 v000001d3528b3a20_0;
    %inv;
    %assign/vec4 v000001d3528b3a20_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000001d3528b4240_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001d3528b4240_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d3528b4240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3528b3a20_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d3528b6570;
T_6 ;
    %wait E_000001d3528a4ed0;
    %load/vec4 v000001d352912a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d352913470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3528b41a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d352913c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3528b4600_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3528b3f20_0, 0;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3528b4600_0, 0;
    %load/vec4 v000001d352913470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3528b41a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d352913c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3528b4600_0, 0;
    %load/vec4 v000001d3528b4740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d352913470_0, 0;
    %pushi/vec4 1, 0, 1;
    %concati/vec4 0, 0, 3;
    %load/vec4 v000001d3529129d0_0;
    %parti/s 12, 4, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001d3529133d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3528b3f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3528b41a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3528b4600_0, 0;
T_6.5 ;
    %jmp T_6.4;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3528b4600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3528b41a0_0, 0;
    %load/vec4 v000001d3528b4240_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_6.7, 4;
    %load/vec4 v000001d3528b3f20_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v000001d3529133d0_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v000001d352913c90_0, 0;
    %load/vec4 v000001d3529133d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001d3529133d0_0, 0;
    %load/vec4 v000001d3528b3f20_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001d3528b3f20_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d352913470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3528b41a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3528b4600_0, 0;
T_6.10 ;
T_6.7 ;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001d3528ba0d0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d352913150_0, 0, 1;
T_7.0 ;
    %delay 20000, 0;
    %load/vec4 v000001d352913150_0;
    %inv;
    %store/vec4 v000001d352913150_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000001d3528ba0d0;
T_8 ;
    %vpi_call/w 3 73 "$dumpfile", "dump_top.vcd" {0 0 0};
    %vpi_call/w 3 74 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d3528ba0d0 {0 0 0};
    %vpi_call/w 3 76 "$display", "Iniciando simula\303\247\303\243o do pedal_top... Reset ativado." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d352913790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d352912ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d352912e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d352912cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d352913d30_0, 0;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v000001d3529136f0_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d352913790_0, 0;
    %vpi_call/w 3 88 "$display", "Reset liberado. M\303\263dulo top em IDLE." {0 0 0};
    %wait E_000001d3528a58d0;
    %vpi_call/w 3 93 "$display", "TESTE PASSTHROUGH: Enviando 16'hC0DE..." {0 0 0};
    %fork t_3, S_000001d3528ba0d0;
    %join/detach 1;
    %jmp t_2;
t_3 ;
    %pushi/vec4 49374, 0, 16;
    %store/vec4 v000001d352913510_0, 0, 16;
    %fork TD_tb_top.send_spi_word, S_000001d352877fe0;
    %join;
    %end;
    .scope S_000001d3528ba0d0;
t_2 ;
    %wait E_000001d3528a4010;
    %vpi_call/w 3 103 "$display", "... Pulso 'data_is_ready' (interno do DUT) detectado!(%h)", v000001d352912390_0 {0 0 0};
    %vpi_call/w 3 104 "$display", "... Conteudo em mosi_out!(%h)", v000001d3529126b0_0 {0 0 0};
    %wait E_000001d3528a58d0;
    %vpi_call/w 3 111 "$display", "... Verificando sinal na entrada do dac_driver ('dut.output_audio')..." {0 0 0};
    %load/vec4 v000001d352912610_0;
    %cmpi/e 49374, 0, 16;
    %jmp/0xz  T_8.0, 4;
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 113 "$error", "FALHA PASSTHROUGH: Valor esperado na entrada do DAC Driver era C0DE, mas foi %h", v000001d352912610_0 {0 0 0};
T_8.1 ;
    %vpi_call/w 3 115 "$display", "... Valor correto (%h) chegou \303\240 entrada do dac_driver.", v000001d352912610_0 {0 0 0};
    %vpi_call/w 3 116 "$display", "Valor de sa\303\255da truncado em dac_driver (%h)", v000001d3529126b0_0 {0 0 0};
    %vpi_call/w 3 117 "$display", "TESTE PASSTHROUGH: Conclu\303\255do com sucesso!" {0 0 0};
    %delay 2000000, 0;
    %vpi_call/w 3 121 "$display", "Simula\303\247\303\243o do pedal_top conclu\303\255da." {0 0 0};
    %vpi_call/w 3 122 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "tb_top.sv";
    "top.sv";
    "comunication.sv";
    "dac_driver.sv";
    "eff_1.sv";
