{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729480398757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729480398758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 21:13:18 2024 " "Processing started: Sun Oct 20 21:13:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729480398758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480398758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480398759 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729480399267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729480399267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory/drom.v 1 1 " "Found 1 design units, including 1 entities, in source file Memory/drom.v" { { "Info" "ISGN_ENTITY_NAME" "1 drom " "Found entity 1: drom" {  } { { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480418996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480418996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory/dram.v 1 1 " "Found 1 design units, including 1 entities, in source file Memory/dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dram " "Found entity 1: dram" {  } { { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480418998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480418998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480418999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480418999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_Decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU_Decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/ALU_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control_Unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file Control_Unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Data_Memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file Data_Memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decode_Cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file Decode_Cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Cycle " "Found entity 1: Decode_Cycle" {  } { { "Decode_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Decode_Cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Execute_Cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file Execute_Cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute_Cycle " "Found entity 1: Execute_Cycle" {  } { { "Execute_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Execute_Cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fetch_Cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file Fetch_Cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Cycle " "Found entity 1: Fetch_Cycle" {  } { { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Hazard_Unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file Hazard_Unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Unit " "Found entity 1: Hazard_Unit" {  } { { "Hazard_Unit.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Hazard_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_Memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_Memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Main_Decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file Main_Decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Decoder " "Found entity 1: Main_Decoder" {  } { { "Main_Decoder.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Main_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory_Cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file Memory_Cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Cycle " "Found entity 1: Memory_Cycle" {  } { { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419009 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.sv " "Entity \"Mux\" obtained from \"Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "Mux.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1729480419010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_3_by_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file Mux_3_by_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3_by_1 " "Found entity 1: Mux_3_by_1" {  } { { "Mux_3_by_1.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Mux_3_by_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_Module.sv 1 1 " "Found 1 design units, including 1 entities, in source file PC_Module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Module " "Found entity 1: PC_Module" {  } { { "PC_Module.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/PC_Module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_Adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file PC_Adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Adder " "Found entity 1: PC_Adder" {  } { { "PC_Adder.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/PC_Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_File.sv 1 1 " "Found 1 design units, including 1 entities, in source file Register_File.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sign_Extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file Sign_Extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "Sign_Extend.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Sign_Extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Writeback_Cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file Writeback_Cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Writeback_Cycle " "Found entity 1: Writeback_Cycle" {  } { { "Writeback_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Writeback_Cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrROM.v 1 1 " "Found 1 design units, including 1 entities, in source file instrROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrROM " "Found entity 1: instrROM" {  } { { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb2.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb2 " "Found entity 1: cpu_tb2" {  } { { "cpu_tb2.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu_tb2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419020 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ForwardAE Execute_Cycle.sv(36) " "Verilog HDL Implicit Net warning at Execute_Cycle.sv(36): created implicit net for \"ForwardAE\"" {  } { { "Execute_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Execute_Cycle.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419021 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ForwardBE Execute_Cycle.sv(45) " "Verilog HDL Implicit Net warning at Execute_Cycle.sv(45): created implicit net for \"ForwardBE\"" {  } { { "Execute_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Execute_Cycle.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419021 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ResultW cpu_tb2.sv(140) " "Verilog HDL Implicit Net warning at cpu_tb2.sv(140): created implicit net for \"ResultW\"" {  } { { "cpu_tb2.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu_tb2.sv" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729480419151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_Cycle Fetch_Cycle:Fetch " "Elaborating entity \"Fetch_Cycle\" for hierarchy \"Fetch_Cycle:Fetch\"" {  } { { "cpu.sv" "Fetch" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Fetch_Cycle:Fetch\|Mux:PC_MUX " "Elaborating entity \"Mux\" for hierarchy \"Fetch_Cycle:Fetch\|Mux:PC_MUX\"" {  } { { "Fetch_Cycle.sv" "PC_MUX" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Module Fetch_Cycle:Fetch\|PC_Module:Program_Counter " "Elaborating entity \"PC_Module\" for hierarchy \"Fetch_Cycle:Fetch\|PC_Module:Program_Counter\"" {  } { { "Fetch_Cycle.sv" "Program_Counter" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Fetch_Cycle:Fetch\|Instruction_Memory:IMEM " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\"" {  } { { "Fetch_Cycle.sv" "IMEM" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrROM Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst " "Elaborating entity \"instrROM\" for hierarchy \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\"" {  } { { "Instruction_Memory.sv" "rom_inst" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "instrROM.v" "altsyncram_component" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instrMEM.mif " "Parameter \"init_file\" = \"instrMEM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419248 ""}  } { { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729480419248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9nf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9nf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9nf1 " "Found entity 1: altsyncram_9nf1" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9nf1 Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated " "Elaborating entity \"altsyncram_9nf1\" for hierarchy \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Adder Fetch_Cycle:Fetch\|PC_Adder:PC_adder " "Elaborating entity \"PC_Adder\" for hierarchy \"Fetch_Cycle:Fetch\|PC_Adder:PC_adder\"" {  } { { "Fetch_Cycle.sv" "PC_adder" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_Cycle Decode_Cycle:Decode " "Elaborating entity \"Decode_Cycle\" for hierarchy \"Decode_Cycle:Decode\"" {  } { { "cpu.sv" "Decode" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419348 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_mem_index Decode_Cycle.sv(32) " "Verilog HDL or VHDL warning at Decode_Cycle.sv(32): object \"flag_mem_index\" assigned a value but never read" {  } { { "Decode_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Decode_Cycle.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729480419352 "|cpu|Decode_Cycle:Decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Decode_Cycle:Decode\|Control_Unit:control " "Elaborating entity \"Control_Unit\" for hierarchy \"Decode_Cycle:Decode\|Control_Unit:control\"" {  } { { "Decode_Cycle.sv" "control" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Decode_Cycle.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Decoder Decode_Cycle:Decode\|Control_Unit:control\|Main_Decoder:Main_Decoder " "Elaborating entity \"Main_Decoder\" for hierarchy \"Decode_Cycle:Decode\|Control_Unit:control\|Main_Decoder:Main_Decoder\"" {  } { { "Control_Unit.sv" "Main_Decoder" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Control_Unit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder Decode_Cycle:Decode\|Control_Unit:control\|ALU_Decoder:ALU_Decoder " "Elaborating entity \"ALU_Decoder\" for hierarchy \"Decode_Cycle:Decode\|Control_Unit:control\|ALU_Decoder:ALU_Decoder\"" {  } { { "Control_Unit.sv" "ALU_Decoder" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Control_Unit.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Decode_Cycle:Decode\|Register_File:rf " "Elaborating entity \"Register_File\" for hierarchy \"Decode_Cycle:Decode\|Register_File:rf\"" {  } { { "Decode_Cycle.sv" "rf" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Decode_Cycle.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend Decode_Cycle:Decode\|Sign_Extend:extension " "Elaborating entity \"Sign_Extend\" for hierarchy \"Decode_Cycle:Decode\|Sign_Extend:extension\"" {  } { { "Decode_Cycle.sv" "extension" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Decode_Cycle.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute_Cycle Execute_Cycle:Execute " "Elaborating entity \"Execute_Cycle\" for hierarchy \"Execute_Cycle:Execute\"" {  } { { "cpu.sv" "Execute" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3_by_1 Execute_Cycle:Execute\|Mux_3_by_1:srca_mux " "Elaborating entity \"Mux_3_by_1\" for hierarchy \"Execute_Cycle:Execute\|Mux_3_by_1:srca_mux\"" {  } { { "Execute_Cycle.sv" "srca_mux" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Execute_Cycle.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execute_Cycle:Execute\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Execute_Cycle:Execute\|ALU:alu\"" {  } { { "Execute_Cycle.sv" "alu" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Execute_Cycle.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Cycle Memory_Cycle:Memory " "Elaborating entity \"Memory_Cycle\" for hierarchy \"Memory_Cycle:Memory\"" {  } { { "cpu.sv" "Memory" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Memory_Cycle:Memory\|Data_Memory:dmem " "Elaborating entity \"Data_Memory\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\"" {  } { { "Memory_Cycle.sv" "dmem" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drom Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data " "Elaborating entity \"drom\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\"" {  } { { "Data_Memory.sv" "rom_data" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\"" {  } { { "Memory/drom.v" "altsyncram_component" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\"" {  } { { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Memory/image.mif " "Parameter \"init_file\" = \"./Memory/image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 160000 " "Parameter \"numwords_a\" = \"160000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 160000 " "Parameter \"numwords_b\" = \"160000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419402 ""}  } { { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729480419402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l092.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l092.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l092 " "Found entity 1: altsyncram_l092" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l092 Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated " "Elaborating entity \"altsyncram_l092\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_pma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_pma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_pma " "Found entity 1: decode_pma" {  } { { "db/decode_pma.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/decode_pma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_pma Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|decode_pma:decode2 " "Elaborating entity \"decode_pma\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|decode_pma:decode2\"" {  } { { "db/altsyncram_l092.tdf" "decode2" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_i2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_i2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_i2a " "Found entity 1: decode_i2a" {  } { { "db/decode_i2a.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/decode_i2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_i2a Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|decode_i2a:rden_decode_a " "Elaborating entity \"decode_i2a\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|decode_i2a:rden_decode_a\"" {  } { { "db/altsyncram_l092.tdf" "rden_decode_a" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/mux_9hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480419833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480419833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|mux_9hb:mux4 " "Elaborating entity \"mux_9hb\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|mux_9hb:mux4\"" {  } { { "db/altsyncram_l092.tdf" "mux4" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result " "Elaborating entity \"dram\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\"" {  } { { "Data_Memory.sv" "ram_result" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\"" {  } { { "Memory/dram.v" "altsyncram_component" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\"" {  } { { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480419869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Memory/result.mif " "Parameter \"init_file\" = \"./Memory/result.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 160006 " "Parameter \"numwords_a\" = \"160006\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 160006 " "Parameter \"numwords_b\" = \"160006\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729480419870 ""}  } { { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729480419870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_agp2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_agp2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_agp2 " "Found entity 1: altsyncram_agp2" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480420325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480420325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_agp2 Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated " "Elaborating entity \"altsyncram_agp2\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480420326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mib " "Found entity 1: mux_mib" {  } { { "db/mux_mib.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/mux_mib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729480420478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480420478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mib Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|mux_mib:mux4 " "Elaborating entity \"mux_mib\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|mux_mib:mux4\"" {  } { { "db/altsyncram_agp2.tdf" "mux4" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480420479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Writeback_Cycle Writeback_Cycle:WriteBack " "Elaborating entity \"Writeback_Cycle\" for hierarchy \"Writeback_Cycle:WriteBack\"" {  } { { "cpu.sv" "WriteBack" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480420522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Unit Hazard_Unit:Forwarding_block " "Elaborating entity \"Hazard_Unit\" for hierarchy \"Hazard_Unit:Forwarding_block\"" {  } { { "cpu.sv" "Forwarding_block" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480420525 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a0 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a1 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a2 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a3 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a4 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a5 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a6 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a7 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a8 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a9 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a10 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a11 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a12 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a13 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a14 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a15 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a16 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 694 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a17 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a18 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 774 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a19 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a20 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 854 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a21 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 894 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a22 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 934 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a23 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 974 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a24 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1014 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a25 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a26 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a27 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1134 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a28 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1174 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a29 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1214 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a30 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1254 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a31 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1294 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a32 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1334 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a33 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1374 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a34 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1414 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a35 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1454 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a36 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1494 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a37 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1534 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a38 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1574 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a39 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1614 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a40 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1654 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a41 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1694 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a42 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1734 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a43 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1774 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a44 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1814 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a45 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1854 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a46 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1894 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a47 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1934 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a48 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 1974 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a49 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2014 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a50 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2054 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a51 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2094 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a52 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2134 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a53 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2174 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a54 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2214 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a55 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2254 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a56 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2294 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a57 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2334 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a58 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2374 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a59 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2414 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a60 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2454 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a61 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2494 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a62 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2534 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a63 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2574 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a64 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2614 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a65 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2654 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a66 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2694 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a67 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2734 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a68 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2774 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a69 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2814 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a70 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2854 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a71 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2894 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a72 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2934 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a73 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 2974 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a74 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3014 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a75 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3054 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a76 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3094 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a77 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3134 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a78 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3174 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a79 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3214 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a80 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3254 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a81 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3294 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a82 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3334 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a83 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3374 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a84 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3414 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a85 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3454 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a86 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3494 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a87 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3534 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a88 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3574 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a89 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3614 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a90 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3654 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a91 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3694 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a92 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3734 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a93 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3774 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a94 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3814 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a95 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3854 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a96 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3894 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a97 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3934 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a98 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 3974 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a99 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4014 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a100 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4054 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a101 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4094 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a102 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4134 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a103 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4174 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a104 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4214 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a105 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4254 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a106 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4294 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a107 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4334 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a108 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4374 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a109 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4414 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a110 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4454 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a111 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4494 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a112 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4534 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a113 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4574 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a114 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4614 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a115 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4654 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a116 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4694 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a117 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4734 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a118 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4774 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a119 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4814 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a120 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4854 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a121 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4894 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a122 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4934 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a123 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 4974 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a124 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5014 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a125 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5054 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a126 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5094 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a127 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5134 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a128 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5174 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a129 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5214 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a130 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5254 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a131 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5294 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a132 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5334 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a133 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5374 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a134 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5414 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a135 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5454 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a136 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5494 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a137 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5534 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a138 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5574 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a139 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5614 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a140 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5654 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a141 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5694 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a142 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5734 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a143 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5774 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a144 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5814 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a145 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5854 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a146 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5894 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a147 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5934 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a148 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 5974 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a149 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 6014 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a150 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 6054 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a151 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 6094 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a152 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 6134 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a153 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 6174 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a154 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 6214 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a155 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 6254 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a156 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 6294 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a157 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 6334 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a158 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 6374 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a159 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 6414 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|drom:rom_data|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[14\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[30\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 694 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[31\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421636 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1729480421636 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1729480421636 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a0 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a1 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 96 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a2 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a3 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a4 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a5 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a6 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a7 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a8 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a9 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a10 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a11 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a12 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a13 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a14 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a15 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a16 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a17 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a18 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a19 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a20 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a21 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a22 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a23 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a24 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a25 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a26 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a27 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a28 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a29 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a30 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a31 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a32 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a33 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a34 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a35 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a36 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a37 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a38 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a39 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a40 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a41 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a42 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a43 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a44 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a45 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a46 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a47 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a48 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 1976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a49 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a50 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a51 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a52 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a53 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a54 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a55 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a56 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a57 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a58 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a59 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a60 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a61 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a62 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a63 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a64 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a65 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a66 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a67 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a68 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a69 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a70 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a71 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a72 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a73 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 2976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a74 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a75 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a76 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a77 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a78 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a79 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a80 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a81 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a82 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a83 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a84 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a85 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a86 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a87 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a88 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a89 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a90 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a91 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a92 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a93 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a94 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a95 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a96 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a97 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a98 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 3976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a99 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a100 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a101 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a102 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a103 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a104 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a105 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a106 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a107 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a108 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a109 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a110 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a111 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a112 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a113 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a114 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a115 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a116 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a117 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a118 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a119 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a120 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a121 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a122 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a123 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 4976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a124 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a125 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a126 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a127 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a128 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a129 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a130 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a131 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a132 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a133 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a134 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a135 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a136 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a137 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a138 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a139 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a140 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a141 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a142 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a143 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a144 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a145 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a146 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a147 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a148 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 5976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a149 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a150 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a151 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a152 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a153 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a154 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a155 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a156 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a157 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a158 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a159 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a160 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a161 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a162 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a163 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a164 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a165 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a166 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a167 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a168 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a169 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a170 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a171 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a172 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a173 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 6976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a174 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a175 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a176 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a177 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a178 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a179 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a180 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a181 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a182 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a183 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a184 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a185 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a186 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a187 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a188 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a189 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a190 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a191 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a192 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a193 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a194 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a195 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a196 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a197 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a198 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 7976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a199 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a200 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a201 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a202 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a203 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a204 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a205 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a206 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a207 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a208 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a209 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a210 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a211 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a212 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a213 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a214 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a215 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a216 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a217 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a218 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a219 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a220 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a221 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a222 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a223 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 8976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a224 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a225 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a226 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a227 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a228 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a229 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a230 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a231 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a232 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a233 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a234 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a235 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a236 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a237 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a238 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a239 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a240 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a241 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a242 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a243 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a244 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a245 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a246 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a247 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a248 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 9976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a249 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a250 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a251 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a252 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a253 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a254 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a255 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a256 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a257 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a258 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a259 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a260 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a261 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a262 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a263 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a264 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a265 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a266 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a267 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a268 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a269 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a270 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a271 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a272 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a273 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 10976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a274 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a275 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a276 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a277 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a278 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a279 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a280 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a281 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a282 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a283 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a284 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a285 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a286 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a287 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a288 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a289 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a290 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a291 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a292 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a293 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a294 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a295 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a296 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a297 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a298 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 11976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a299 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a300 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a301 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a302 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a303 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a303"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a304 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a304"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a305 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a305"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a306 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a306"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a307 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a307"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a308 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a308"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a309 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a309"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a310 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a310"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a311 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a311"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a312 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a312"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a313 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a313"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a314 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a314"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a315 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a315"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a316 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a316"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a317 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a317"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a318 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a318"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a319 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a319"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a320 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a320"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a321 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a321"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a322 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a322"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a323 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 12976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a323"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a324 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a324"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a325 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a325"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a326 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a326"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a327 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a327"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a328 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a328"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a329 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a329"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a330 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a330"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a331 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a331"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a332 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a332"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a333 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a333"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a334 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a334"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a335 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a335"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a336 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a336"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a337 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a337"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a338 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a338"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a339 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a339"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a340 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a340"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a341 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a341"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a342 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a342"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a343 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a343"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a344 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a344"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a345 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a345"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a346 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a346"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a347 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a347"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a348 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 13976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a348"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a349 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a349"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a350 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a350"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a351 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a351"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a352 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a352"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a353 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a353"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a354 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a354"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a355 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a355"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a356 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a356"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a357 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a357"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a358 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a358"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a359 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a359"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a360 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a360"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a361 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a361"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a362 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a362"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a363 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a363"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a364 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a364"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a365 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a365"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a366 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a366"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a367 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a367"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a368 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a368"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a369 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a369"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a370 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a370"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a371 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a371"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a372 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a372"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a373 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 14976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a373"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a374 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a374"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a375 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a375"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a376 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a376"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a377 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a377"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a378 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a378"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a379 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a379"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a380 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a380"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a381 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a381"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a382 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a382"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a383 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a383"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a384 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a384"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a385 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a385"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a386 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a386"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a387 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a387"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a388 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a388"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a389 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a389"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a390 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a390"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a391 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a391"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a392 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a392"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a393 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a393"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a394 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a394"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a395 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a395"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a396 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a396"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a397 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a397"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a398 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 15976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a398"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a399 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a399"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a400 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a400"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a401 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a401"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a402 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a402"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a403 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a403"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a404 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a404"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a405 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a405"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a406 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a406"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a407 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a407"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a408 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a408"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a409 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a409"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a410 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a410"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a411 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a411"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a412 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a413 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a413"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a414 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a414"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a415 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a415"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a416 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a416"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a417 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a417"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a418 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a418"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a419 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a419"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a420 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a420"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a421 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a421"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a422 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a422"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a423 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 16976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a423"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a424 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a424"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a425 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a425"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a426 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a426"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a427 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a427"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a428 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a428"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a429 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a429"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a430 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a430"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a431 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a431"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a432 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a432\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a432"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a433 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a433\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a433"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a434 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a434\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a434"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a435 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a435\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a435"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a436 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a436\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a436"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a437 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a437\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a437"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a438 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a438\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a438"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a439 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a439\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a439"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a440 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a440\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a440"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a441 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a441\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a441"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a442 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a442\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a442"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a443 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a443\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a443"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a444 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a444\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a444"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a445 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a445\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a445"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a446 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a446\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a446"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a447 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a447\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a447"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a448 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a448\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 17976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a448"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a449 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a449\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a449"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a450 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a450\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a450"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a451 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a451\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a451"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a452 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a452\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a452"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a453 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a453\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a453"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a454 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a454\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a454"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a455 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a455\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a455"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a456 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a456"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a457 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a457"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a458 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a458"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a459 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a459"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a460 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a460"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a461 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a461"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a462 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a462"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a463 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a463"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a464 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a464"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a465 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a465"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a466 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a466"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a467 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a467"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a468 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a468"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a469 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a469"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a470 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a470"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a471 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a471"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a472 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a472"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a473 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 18976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a473"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a474 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a474"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a475 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a475"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a476 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a476"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a477 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a477"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a478 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a478"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a479 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a479"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a480 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a480"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a481 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a481"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a482 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a482"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a483 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a483"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a484 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a484"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a485 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a485"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a486 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a486"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a487 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a487"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a488 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a488"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a489 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a489"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a490 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a490"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a491 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a491"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a492 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a492"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a493 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a493"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a494 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a494"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a495 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a495"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a496 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a496"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a497 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a497"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a498 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 19976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a498"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a499 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a499"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a500 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a500\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a500"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a501 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a501\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a501"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a502 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a502\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a502"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a503 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a503\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a503"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a504 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a504\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a504"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a505 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a505\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a505"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a506 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a506\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a506"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a507 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a507\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a507"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a508 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a508\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a508"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a509 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a509\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a509"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a510 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a510\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a510"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a511 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a511\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a511"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a512 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a512\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a512"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a513 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a513\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a513"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a514 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a514\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a514"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a515 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a515\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a515"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a516 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a516\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a516"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a517 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a517\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a517"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a518 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a518\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a518"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a519 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a519\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a519"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a520 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a520\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a520"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a521 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a521\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a521"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a522 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a522\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a522"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a523 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a523\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 20976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a523"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a524 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a524\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a524"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a525 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a525\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a525"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a526 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a526\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a526"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a527 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a527\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a527"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a528 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a528\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a528"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a529 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a529\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a529"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a530 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a530\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a530"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a531 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a531\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a531"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a532 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a532\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a532"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a533 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a533\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a533"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a534 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a534\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a534"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a535 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a535\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a535"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a536 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a536\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a537 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a537\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a537"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a538 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a538\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a538"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a539 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a539\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a539"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a540 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a540\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a540"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a541 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a541\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a541"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a542 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a542\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a542"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a543 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a543\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a543"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a544 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a544\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a544"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a545 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a545\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a545"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a546 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a546\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a546"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a547 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a547\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a547"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a548 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a548\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 21976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a548"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a549 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a549\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a549"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a550 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a550\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a550"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a551 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a551\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a551"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a552 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a552\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a552"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a553 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a553\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a554 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a554\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a554"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a555 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a555\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a555"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a556 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a556\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a556"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a557 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a557\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a557"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a558 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a558\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a558"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a559 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a559\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a559"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a560 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a560\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a560"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a561 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a561\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a561"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a562 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a562\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a562"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a563 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a563\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a563"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a564 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a564\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a564"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a565 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a565\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a565"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a566 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a566\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a566"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a567 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a567\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a567"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a568 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a568\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a568"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a569 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a569\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a569"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a570 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a570\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a570"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a571 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a571\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a571"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a572 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a572\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a572"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a573 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a573\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 22976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a573"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a574 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a574\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a574"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a575 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a575\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a575"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a576 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a576\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a576"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a577 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a577\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a577"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a578 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a578\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a578"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a579 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a579\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a579"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a580 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a580\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a580"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a581 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a581\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a581"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a582 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a582\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a582"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a583 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a583\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a583"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a584 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a584\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a584"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a585 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a585\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a585"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a586 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a586\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a586"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a587 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a587\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a588 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a588\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a588"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a589 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a589\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a589"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a590 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a590\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a590"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a591 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a591\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a591"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a592 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a592\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a592"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a593 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a593\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a593"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a594 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a594\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a594"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a595 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a595\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a595"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a596 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a596\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a596"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a597 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a597\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a597"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a598 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a598\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 23976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a598"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a599 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a599\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a599"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a600 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a600\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a600"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a601 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a601\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a601"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a602 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a602\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a602"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a603 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a603\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a603"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a604 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a604\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a604"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a605 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a605\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a605"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a606 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a606\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a606"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a607 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a607\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a607"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a608 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a608\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a608"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a609 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a609\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a609"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a610 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a610\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a610"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a611 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a611\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a611"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a612 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a612\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a612"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a613 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a613\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a613"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a614 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a614\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a614"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a615 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a615\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24656 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a615"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a616 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a616\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24696 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a616"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a617 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a617\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24736 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a617"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a618 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a618\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24776 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a618"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a619 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a619\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24816 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a619"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a620 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a620\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24856 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a620"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a621 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a621\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24896 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a621"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a622 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a622\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24936 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a622"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a623 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a623\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 24976 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a623"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a624 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a624\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 25016 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a624"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a625 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a625\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 25056 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a625"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a626 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a626\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 25096 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a626"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a627 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a627\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 25136 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a627"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a628 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a628\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 25176 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a628"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a629 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a629\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 25216 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a629"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a630 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a630\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 25256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a630"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a631 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a631\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 25296 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a631"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a632 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a632\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 25336 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a632"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a633 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a633\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 25376 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a633"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a634 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a634\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 25416 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a634"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a635 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a635\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 25456 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a635"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a636 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a636\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 25496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a636"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a637 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a637\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 25536 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a637"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a638 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a638\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 25576 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a638"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a639 " "Synthesized away node \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|ram_block1a639\"" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 25616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } } { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } } { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Memory_Cycle:Memory|Data_Memory:dmem|dram:ram_result|altsyncram:altsyncram_component|altsyncram_agp2:auto_generated|ram_block1a639"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[0\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[1\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[2\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[3\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[4\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[5\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[6\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[7\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[8\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[9\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[10\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[11\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[12\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[13\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[15\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[16\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[17\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[18\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[19\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[20\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[21\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[22\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[23\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[24\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 562 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[25\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 584 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[26\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[27\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[28\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[29\] " "Synthesized away node \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 672 2 0 } } { "altsyncram.tdf" "" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } } { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } } { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } } { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480421703 "|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ram_block1a29"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1729480421703 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1729480421703 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1729480422572 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "384 " "384 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1729480422646 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729480423005 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729480423005 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480423063 "|cpu|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729480423063 "|cpu|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1729480423063 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729480423064 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729480423064 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729480423064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 846 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 846 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1047 " "Peak virtual memory: 1047 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729480423215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 20 21:13:43 2024 " "Processing ended: Sun Oct 20 21:13:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729480423215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729480423215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729480423215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729480423215 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1729480424859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729480424860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 21:13:44 2024 " "Processing started: Sun Oct 20 21:13:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729480424860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1729480424860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1729480424860 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1729480424927 ""}
{ "Info" "0" "" "Project  = cpu" {  } {  } 0 0 "Project  = cpu" 0 0 "Fitter" 0 0 1729480424928 ""}
{ "Info" "0" "" "Revision = cpu" {  } {  } 0 0 "Revision = cpu" 0 0 "Fitter" 0 0 1729480424928 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1729480425201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1729480425202 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu 5CSXFC5D6F31C6 " "Selected device 5CSXFC5D6F31C6 for design \"cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1729480425230 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729480425341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729480425341 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1729480426278 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1729480426315 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1729480426405 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1729480426864 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1729480447066 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729480447127 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1729480447130 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729480447131 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729480447131 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1729480447131 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1729480447131 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1729480447131 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1729480447131 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1729480447132 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1729480447132 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729480447147 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1729480458739 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1729480458740 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1729480458741 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1729480458742 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1729480458743 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1729480458743 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1729480458743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1729480458746 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1729480458817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729480459599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1729480460250 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1729480460839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729480460839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1729480462641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "/home/ale/Documents/GitHub/RIDA-architecture/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1729480470460 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1729480470460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1729480470810 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1729480470810 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1729480470810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729480470815 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1729480472424 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729480472495 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729480473187 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729480473187 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729480473820 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729480476070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2728 " "Peak virtual memory: 2728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729480477322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 20 21:14:37 2024 " "Processing ended: Sun Oct 20 21:14:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729480477322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729480477322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:10 " "Total CPU time (on all processors): 00:02:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729480477322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1729480477322 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1729480478879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729480478881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 21:14:38 2024 " "Processing started: Sun Oct 20 21:14:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729480478881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1729480478881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1729480478881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1729480480113 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1729480489866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "952 " "Peak virtual memory: 952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729480491239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 20 21:14:51 2024 " "Processing ended: Sun Oct 20 21:14:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729480491239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729480491239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729480491239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1729480491239 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1729480491504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1729480492703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729480492704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 21:14:52 2024 " "Processing started: Sun Oct 20 21:14:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729480492704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1729480492704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu -c cpu " "Command: quartus_sta cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1729480492704 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1729480492777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1729480493709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1729480493709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729480493823 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729480493823 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1729480495070 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1729480495071 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1729480495071 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1729480495071 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1729480495072 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1729480495072 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1729480495073 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1729480495082 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729480495083 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480495085 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480495092 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480495094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480495096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480495098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480495100 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729480495106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729480495192 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729480496704 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1729480496767 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1729480496767 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1729480496767 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1729480496768 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480496769 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480496771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480496772 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480496774 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480496775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480496776 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729480496778 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729480497077 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729480498331 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1729480498400 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1729480498400 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1729480498400 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1729480498401 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480498403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480498404 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480498406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480498407 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480498408 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729480498411 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1729480498691 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1729480498691 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1729480498691 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1729480498691 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480498693 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480498694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480498696 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480498697 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729480498698 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729480499819 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729480499819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1233 " "Peak virtual memory: 1233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729480499850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 20 21:14:59 2024 " "Processing ended: Sun Oct 20 21:14:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729480499850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729480499850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729480499850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1729480499850 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1729480501370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729480501371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 21:15:01 2024 " "Processing started: Sun Oct 20 21:15:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729480501371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1729480501371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1729480501371 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1729480502732 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu.vo /home/ale/Documents/GitHub/RIDA-architecture/CPU/simulation/modelsim/ simulation " "Generated file cpu.vo in folder \"/home/ale/Documents/GitHub/RIDA-architecture/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1729480502748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1096 " "Peak virtual memory: 1096 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729480502809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 20 21:15:02 2024 " "Processing ended: Sun Oct 20 21:15:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729480502809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729480502809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729480502809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1729480502809 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 860 s " "Quartus Prime Full Compilation was successful. 0 errors, 860 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1729480503022 ""}
