#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Aug  6 16:08:57 2022
# Process ID: 21272
# Current directory: E:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.runs/design_1_fir_wrap_0_0_synth_1
# Command line: vivado.exe -log design_1_fir_wrap_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fir_wrap_0_0.tcl
# Log file: E:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.runs/design_1_fir_wrap_0_0_synth_1/design_1_fir_wrap_0_0.vds
# Journal file: E:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.runs/design_1_fir_wrap_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_fir_wrap_0_0.tcl -notrace
