package scale

import chisel3._
import chisel3.util._
import chisel3.testers._

object Main extends App {


//  val verilog = new FileWriter(new File(dir, s"${chirrtl.main}.v"))
//  new firrtl.VerilogCompiler compile (
//    firrtl.CircuitState(chirrtl, firrtl.ChirrtlForm), verilog)
//  verilog.close
}