package OpenSoC

import Chisel._
import scala.collection.mutable.HashMap

/*
abstract class RoutingFunction(parms: Parameters) extends Module(parms) {
	val widthRoutingMode = parms.get[Int]("widthRoutingMode")
	val widthPortID = parms.get[Int]("widthPortID")
	val widthVCID = parms.get[Int]("widthVCID")
	val io = new Bundle {
		// val RoutingMode = UInt(width = RoutingModeWidth)
		// val PacketType = PacketEnum // Enum of Packet Types
		// val Destination = Vec(Dim + 1)[UInt(width = AddressWidth)] // Addresswidth is the width for one's dimension coordinate. This has one more entry (the processor ID port to be ejected in the most significant position)
		// val RouterCoords = Vec(Dim)[UInt(width = AddressWidth)]
		val headFlit = new HeadFlit(parms)
		
		val inRoutingMode = UInt(width = widthRoutingMode)
		val inPortID = UInt(width = widthPortID) // Input the flit arrived in the current router. Width depends on router radix.
		val inVCID = UInt(width = widthVCID) // VC the flit arrived in the current router. Width depends on number of VCs.
		
		val outRoutingMode = UInt(width = widthRoutingMode) 
		val outPortID = UInt(width = widthPortID)
		val outVCID = UInt(width = widthVCID)
	}
	
}
*/

// This class also provides member routing functions with the proper interface
// It passes a child routing function instance to each instantiated router
abstract class RoutingFunction(parms: Parameters) extends Module(parms) {
	val routingCoord = parms.get[Vector[Int]]("routingCoord")
	val numResources = parms.get[Int]("numResources")
	val numVCs = parms.get[Int]("numVCs")
	val io = new Bundle {
		val inHeadFlit = new HeadFlit(parms).asInput
		val outHeadFlit = new HeadFlit(parms).asOutput
		val result = UInt(width=log2Up(numResources)).asOutput
		// val vcsAvailable = UInt(width=(numVCs*numResources)).asOutput
		val vcsAvailable = Vec(numResources, { UInt(width=numVCs) }.asOutput )
	}
}

// Dimension-order routing for the mesh topology. The destination field it expects is a vector of coordinates (least significant index is the first dimension
// such as X). In the most significant index position is a processor ID in the destination router. For example, 1 means ejection channel 1 once the flit/packet reaches the router.
class CMeshDOR(parms: Parameters) extends RoutingFunction(parms) {

	def priorityEncoder(a: UInt, b: UInt) : UInt = {
		val result = Wire(UInt(width=Math.max(a.getWidth, b.getWidth)))
		when (a =/= UInt(0)) {
			result := a
		} .otherwise {
			result := b
		}
		result
	}

	val Dim = parms.get[Int]("TopologyDimension") // Dimension of topology
	val K = parms.get[Vector[Int]]("RoutersPerDim") // Routers per dimension.
	val C = parms.get[Int]("Concentration") // Processors (endpoints) per router.

	val flitDest = io.inHeadFlit.destination
	val dimResults = Vec(Seq.fill(Dim)(Wire(UInt(width=log2Up(numResources)))))
	// Now we examine the coordinates one by one
	// CONVENTION: We assume the LSBs contain the destination in the first dimension (e.g., X), and so on.
	for (i <- 0 until Dim) {
		when (flitDest(i) > UInt(routingCoord(i))) {
			dimResults(i) := UInt(i * 2 + 0 + C) // Remember the convention on how output ports are numbered
		} .elsewhen (flitDest(i) < UInt(routingCoord(i))) {
			dimResults(i) := UInt(i * 2 + 1 + C)
		} .otherwise { // (flitDest(i) === UInt(routingCoord(i)))
			dimResults(i) := UInt(0)
		}
	}
	val resultReduction = dimResults.reduceLeft(priorityEncoder(_,_))
	when (resultReduction === UInt(0)) {
		io.result := flitDest(Dim)
	} .otherwise {
		io.result := resultReduction
	}

	// io.vcsAvailable := Fill(UInt(1,width=1), numVCs*numResources)
	io.vcsAvailable.zipWithIndex.foreach{ case (a, i) =>
		a := Fill( numVCs, io.result === UInt(i) )
	}
	
	io.outHeadFlit <> io.inHeadFlit
}

// Dimension-order routing for the flattened butterfly topology. The destination field it expects is a vector of coordinates (least significant index is the first dimension
// such as X). In the most significant index position is a processor ID in the destination router. For example, 1 means ejection channel 1 once the flit/packet reaches the router.
class CFlatBflyDOR(parms: Parameters) extends RoutingFunction(parms) {

	def priorityEncoder(a: UInt, b: UInt) : UInt = {
		val result = UInt(width=Math.max(a.getWidth, b.getWidth))
		when (a != UInt(0)) {
			result := a
		} .otherwise {
			result := b
		}
		result
	}

	val Dim = parms.get[Int]("TopologyDimension") // Dimension of topology
	val K = parms.get[Vector[Int]]("RoutersPerDim") // Routers per dimension.
	val C = parms.get[Int]("Concentration") // Processors (endpoints) per router.

	val flitDest = io.inHeadFlit.destination
	val dimResults = Vec(Dim, UInt(width=log2Up(numResources)))
	// Now we examine the coordinates one by one
	// CONVENTION: We assume the LSBs contain the destination in the first dimension (e.g., X), and so on.
	for (i <- 0 until Dim) {
		val dimOffset = if (i == 0) { 0 } else { K.slice(0, i).sum - i }
		when (flitDest(i) > UInt(routingCoord(i))) {
			dimResults(i) := flitDest(i) - UInt(routingCoord(i), width=log2Up(numResources)) + UInt(C - 1, width=log2Up(numResources)) + UInt(dimOffset, width=log2Up(numResources)) // Remember the convention on how output ports are numbered
		} .elsewhen (flitDest(i) < UInt(routingCoord(i))) {
			dimResults(i) := UInt(K(i) - 1, width=log2Up(numResources)) - flitDest(i) + UInt(C - 1 + dimOffset, width=log2Up(numResources))
		} .otherwise { // (flitDest(i) === UInt(routingCoord(i)))
			dimResults(i) := UInt(0)
		}
	}
	val resultReduction = dimResults.reduceLeft(priorityEncoder(_,_))
	when (resultReduction === UInt(0)) {
		io.result := flitDest(Dim)
	} .otherwise {
		io.result := resultReduction
	}
	
	// io.vcsAvailable := Fill(UInt(1,width=1), numVCs*numResources)
	io.vcsAvailable.zipWithIndex.foreach{ case (a, i) =>
		a := Fill( numVCs, io.result === UInt(i) )
	}

	io.outHeadFlit <> io.inHeadFlit
}
