Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
 
****************************************
Report : area
Design : design_top
Version: J-2014.09-SP4
Date   : Thu Jun  6 11:35:54 2019
****************************************

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)
    saed32sram_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32sram_tt1p05vn40c.db)
    gtech (File: /ecelib/linware/synopsys15/dc/libraries/syn/gtech.db)

Number of ports:                          114
Number of nets:                           105
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              11346.767213
Buf/Inv area:                      406.122110
Noncombinational area:           10053.682825
Macro/Black Box area:           101335.367188
Net Interconnect area:            7297.721495

Total cell area:                122735.817226
Total area:                     130033.538720

Information: This design contains unmapped logic. (RPT-7)

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area                Local cell area
                                  --------------------  ----------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-      Noncombi-   Black-
                                  Total        Total    national    national    boxes        Design
--------------------------------  -----------  -------  ----------  ----------  -----------  ---------------------------------------------------------
design_top                        122735.8172    100.0      0.0000      0.0000       0.0000  design_top
riscv_inst                        122735.8172    100.0     52.3537      0.0000   50667.6836  riscv
riscv_inst/dp_inst                 21348.0964     17.4   4567.9843   3287.3527       0.0000  datapath_AW32_I_ctrl_controller_if__I_dmem_if_memory_if__
riscv_inst/dp_inst/regf_inst       13492.7593     11.0   6726.4293   6766.3301       0.0000  register_file_AW5_DW32
riscv_inst/imem_inst               50667.6836     41.3      0.0000      0.0000   50667.6836  instruction_memory
--------------------------------  -----------  -------  ----------  ----------  -----------  ---------------------------------------------------------
Total                                                   11346.7672  10053.6828  101335.3672


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                                      Estimated  Perc. of
  Module              Implem.  Count       Area cell area
  ------------------- -------  ----- ---------- ---------
  DP_OP_91J2_122_1922     str      1   298.1339      0.2%
  DW01_add            apparch      1   117.1760      0.1%
  DW01_inc            apparch      2    53.7898      0.0%
  DW_cmp              apparch     12   921.9576      0.8%
  DW_leftsh              astr      1   400.7853      0.3%
  DW_rightsh             astr      2   791.9133      0.6%
  ------------------- -------  ----- ---------- ---------
  DP_OP Subtotal:                  1   298.1339      0.2%
  Total:                          19  2583.7560      2.1%

Subtotal of datapath(DP_OP) cell area:  298.1339  0.2%  (estimated)
Total synthetic cell area:              2583.7560  2.1%  (estimated)

1
