# How to verify ?

![image-20250708210153598](SystemVerilog_for_Verification.assets/image-20250708210153598.png)

# Why System Verilog for Verification?

![image-20250708210309285](SystemVerilog_for_Verification.assets/image-20250708210309285.png)

# System Verilog Features

![image-20250708210410156](SystemVerilog_for_Verification.assets/image-20250708210410156.png)

# Basic types of System Verilog

[æ•°æ®ç±»å‹ | EasyFormal](https://easyformal.com/systemverilog/01.data-types/)

## Logic

* **logic** replaces **reg** of Verilog
* reg keyword gets confused with filpflop
  * user was not able to understand whether reg will derectly mapped with filp-flop, latch, or any other thing
  * But in System Verilog, user doesn't need to worry about that
* logic can be net or reg depending on usage
* logic is a 4 state data type

| 4-State value |               Represents               | Equivalent 2-State value |
| :-----------: | :------------------------------------: | :----------------------: |
|       0       |    logic zero or a false condition     |            0             |
|       1       |     logic one or a true condition      |            1             |
|       X       |    unknown logic value (don't care)    |            0             |
|       Z       | high-impedance state (open connection) |            0             |

**The advantage of having logic as data type is there is no need of port list rules.**

[SystemVerilog logicã€wireã€regæ•°æ®ç±»å‹è¯¦è§£ - çŸ¥ä¹](https://zhuanlan.zhihu.com/p/38563777)

**SystemVerilogçš„logicç±»å‹**

SystemVerilogåœ¨VerilogåŸºç¡€ä¸Šæ–°å¢æ”¯æŒ**logic**æ•°æ®ç±»å‹ï¼Œ**logic**æ˜¯**reg**ç±»å‹çš„æ”¹è¿›ï¼Œå®ƒæ—¢å¯è¢«è¿‡ç¨‹èµ‹å€¼ä¹Ÿèƒ½è¢«è¿ç»­èµ‹å€¼ï¼Œç¼–è¯‘å™¨å¯è‡ªåŠ¨æ¨æ–­**logic**æ˜¯**reg**è¿˜æ˜¯**wire**ã€‚å”¯ä¸€çš„é™åˆ¶æ˜¯**logic**åªå…è®¸ä¸€ä¸ªè¾“å…¥ï¼Œä¸èƒ½è¢«å¤šé‡é©±åŠ¨ï¼Œæ‰€ä»¥**inout**ç±»å‹ç«¯å£ä¸èƒ½å®šä¹‰ä¸º**logic**ã€‚ä¸è¿‡è¿™ä¸ªé™åˆ¶ä¹Ÿå¸¦æ¥äº†ä¸€ä¸ªå¥½å¤„ï¼Œç”±äºå¤§éƒ¨åˆ†ç”µè·¯ç»“æ„æœ¬å°±æ˜¯å•é©±åŠ¨ï¼Œå¦‚æœè¯¯æ¥äº†å¤šä¸ªé©±åŠ¨ï¼Œä½¿ç”¨**logic**åœ¨ç¼–è¯‘æ—¶ä¼šæŠ¥é”™ï¼Œå¸®åŠ©å‘ç°bugã€‚æ‰€ä»¥å•é©±åŠ¨æ—¶ç”¨**logic**ï¼Œå¤šé©±åŠ¨æ—¶ç”¨**wire**ã€‚

åœ¨[Jasonçš„åšå®¢](https://link.zhihu.com/?target=http%3A//www.verilogpro.com/verilog-reg-verilog-wire-systemverilog-logic)è¯„è®ºä¸­ï¼ŒEvanè¿˜æåˆ°ä¸€ç‚¹**logic**å’Œ**wire**çš„åŒºåˆ«ã€‚**wire**å®šä¹‰æ—¶èµ‹å€¼æ˜¯è¿ç»­èµ‹å€¼ï¼Œè€Œ**logic**å®šä¹‰æ—¶èµ‹å€¼åªæ˜¯èµ‹åˆå€¼ï¼Œå¹¶ä¸”èµ‹åˆå€¼æ˜¯ä¸èƒ½è¢«ç»¼åˆçš„ã€‚

```verilog
wire mysignal0 = A & B;     // continuous assignment, AND gate
logic mysignal1 = A & B;    // not synthesizable, initializes mysignal1 to the value of A & B at time 0 and then makes no further changes to it.
logic mysignal2;
assign mysignal2 = A & B;   // Continuous assignment, AND gate
```

## Data Type Classification

![image-20250709094413383](SystemVerilog_for_Verification.assets/image-20250709094413383.png)

## Groups of Data Object

![image-20250709094844390](SystemVerilog_for_Verification.assets/image-20250709094844390.png)

## Net

![image-20250709100650077](SystemVerilog_for_Verification.assets/image-20250709100650077.png)

ä¸ªäººç†è§£ï¼Œwireç†è§£ä¸ºå¯¼çº¿ï¼Œtriç†è§£ä¸ºä¸‰æ€å¯¼çº¿ï¼Œuwireç†è§£ä¸ºæœªè¿æ¥çš„å¯¼çº¿ï¼ˆåªå…è®¸æœ‰ä¸€ä¸ªé©±åŠ¨ï¼‰ã€‚wor, trioråˆ†åˆ«æ˜¯æˆ–é—¨ï¼Œä¸‰æ€æˆ–é—¨ï¼›wand, triandåˆ†åˆ«æ˜¯ä¸é—¨ï¼Œä¸‰æ€ä¸é—¨ã€‚

multiple driverså¤šä¸ªé©±åŠ¨çš„æ„æ€æ˜¯ï¼Œå¯¹netç±»å‹çš„æ•°æ®ç±»å‹çš„æ•°æ®è¿›è¡Œå¤šä¸ªé€»è¾‘é©±åŠ¨ã€‚ä¾‹å¦‚ï¼š

```verilog
module abc ();
    wire a;
    wor b;
    wand c;
    tri data;
    logic bus0, bus1, s0, s1;
    
    // multiple drivers of a 
    assign a = bus0;
    assign a = bus1;
    
    // multiple drivers of b
    assign b = b0;
    assign b = b1;
    
    // multiple drivers of c
    assign c = b0;
    assign c = b1;
    
    // multiple drivers of data
    assign data = s0 ? bus0 : 1'bz;
    assign data = s1 ? bus0 : 1'bz;
    
    initial begin
        bus0 = 1'b1;
        bus1 = 1'b1;
        s0 = 1'b1;
        s1 = 1'b1;
        b0 = 1'b1;
        b1 = 1'b0;
        #1 $display{"a = %b, data = %b, b = %b, c = %b", a , data, b, c};
    end

endmodule
```

ä¸Šè¿°ä»¿çœŸæ–‡ä»¶çš„ç»“æœä¸º

```shell
a = x, data = x, b = 1; c = 0;
```

æ ¹æ®ä»¿çœŸç»“æœå¯çŸ¥ï¼Œå½“netç±»å‹å‡ºç°multiple driversçš„æƒ…å†µæ—¶ï¼Œä¼šæŒ‰ç…§ä¸Šå›¾çš„çœŸå€¼è¡¨è¿›è¡Œè¾“å‡ºã€‚

![image-20250709202033459](SystemVerilog_for_Verification.assets/image-20250709202033459.png)

åœ¨ SystemVerilog ä¸­ï¼Œ**net ç±»å‹**ï¼ˆNet Typesï¼‰ç”¨äºå»ºæ¨¡ç‰©ç†ä¿¡å·çº¿çš„è¡Œä¸ºï¼Œå®ƒä»¬çš„å€¼ç”±é©±åŠ¨æºå†³å®šï¼ˆä¸èƒ½ç›´æ¥èµ‹å€¼ï¼Œéœ€é€šè¿‡è¿ç»­èµ‹å€¼æˆ–æ¨¡å—ç«¯å£é©±åŠ¨ï¼‰ã€‚SystemVerilog æä¾›äº†å¤šç§ net ç±»å‹ï¼Œæ¯ç§ç±»å‹å¯¹åº”ä¸åŒçš„ç¡¬ä»¶è¡Œä¸ºå’Œé©±åŠ¨å†²çªè§£å†³è§„åˆ™ã€‚ä»¥ä¸‹æ˜¯æ‰€æœ‰ **net ç±»å‹çš„è¯¦è§£**ã€‚

---

### **1. åŸºæœ¬ Net ç±»å‹**
#### **1.1 `wire`**
- **è¡Œä¸º**ï¼šæœ€å¸¸ç”¨çš„ net ç±»å‹ï¼Œè¡¨ç¤ºç‰©ç†å¯¼çº¿ã€‚
- **é©±åŠ¨å†²çª**ï¼šå¤šä¸ªé©±åŠ¨æºå†²çªæ—¶ï¼Œç»“æœä¸º `x`ï¼ˆæœªçŸ¥æ€ï¼‰ã€‚
- **é»˜è®¤å€¼**ï¼šæœªé©±åŠ¨æ—¶ä¸º `z`ï¼ˆé«˜é˜»æ€ï¼‰ã€‚
- **ç”¨é€”**ï¼šæ™®é€šä¿¡å·è¿æ¥ã€‚
- **ç¤ºä¾‹**ï¼š
  ```systemverilog
  wire a;
  assign a = b & c; // é€šè¿‡è¿ç»­èµ‹å€¼é©±åŠ¨
  ```

#### **1.2 `tri`**
- **è¡Œä¸º**ï¼šä¸ `wire` å®Œå…¨ç›¸åŒï¼Œä»…ç”¨äºæé«˜ä»£ç å¯è¯»æ€§ï¼ˆè¡¨ç¤ºä¸‰æ€ä¿¡å·ï¼‰ã€‚
- **é©±åŠ¨å†²çª**ï¼šåŒ `wire`ã€‚
- **ç”¨é€”**ï¼šå»ºæ¨¡ä¸‰æ€æ€»çº¿ï¼ˆä½†éœ€é…åˆä¸‰æ€é©±åŠ¨å™¨ä½¿ç”¨ï¼‰ã€‚
- **ç¤ºä¾‹**ï¼š
  ```systemverilog
  tri [7:0] data_bus;
  assign data_bus = enable ? data : 'z;
  ```

---

### **2. ç‰¹æ®Šé©±åŠ¨è§„åˆ™çš„ Net ç±»å‹**
#### **2.1 `wand`ï¼ˆWired-ANDï¼‰**
- **è¡Œä¸º**ï¼šçº¿ä¸é€»è¾‘ï¼ˆæ‰€æœ‰é©±åŠ¨å¿…é¡»ä¸º `1`ï¼Œå¦åˆ™ç»“æœä¸º `0`ï¼‰ã€‚
- **é©±åŠ¨å†²çª**ï¼šå¤šä¸ªé©±åŠ¨æºæŒ‰é€»è¾‘ä¸åˆå¹¶ã€‚
- **ç”¨é€”**ï¼šå¼€æ¼è¾“å‡ºï¼ˆå¦‚ IÂ²C æ€»çº¿ï¼‰ã€‚
- **ç¤ºä¾‹**ï¼š
  
  ```systemverilog
  wand sda;
  assign sda = (enable1) ? 1'b0 : 1'bz; // è®¾å¤‡ 1 é©±åŠ¨
  assign sda = (enable2) ? 1'b0 : 1'bz; // è®¾å¤‡ 2 é©±åŠ¨
  ```

#### **2.2 `triand`**

- **è¡Œä¸º**ï¼šä¸ `tri` ç±»ä¼¼ï¼Œä½†é©±åŠ¨å†²çªæ—¶æŒ‰çº¿ä¸é€»è¾‘åˆå¹¶ã€‚

- **ç”¨é€”**ï¼šå»ºæ¨¡å¤šé©±åŠ¨çº¿æˆ–æ€»çº¿ï¼ˆç±»ä¼¼ `wand`ï¼Œä½†æ›´æ˜ç¡®ä¸‰æ€ç‰¹æ€§ï¼‰ã€‚

- **ç¤ºä¾‹**ï¼š

  ```systemverilog
  trior [3:0] bus;
  assign bus = (drv1) ? 4'hF : 'z;
  assign bus = (drv2) ? 4'h3 : 'z; // ç»“æœä¸º 4'hF and 4'h3 = 4'h3
  ```

#### **2.3 `wor`ï¼ˆWired-ORï¼‰**

- **è¡Œä¸º**ï¼šçº¿æˆ–é€»è¾‘ï¼ˆæ‰€æœ‰é©±åŠ¨å¿…é¡»ä¸º `0`ï¼Œå¦åˆ™ç»“æœä¸º `1`ï¼‰ã€‚
- **é©±åŠ¨å†²çª**ï¼šå¤šä¸ªé©±åŠ¨æºæŒ‰é€»è¾‘æˆ–åˆå¹¶ã€‚
- **ç”¨é€”**ï¼šçº¿æˆ–æ€»çº¿ï¼ˆå¦‚ä¸­æ–­ä¿¡å·ï¼‰ã€‚
- **ç¤ºä¾‹**ï¼š
  ```systemverilog
  wor interrupt;
  assign interrupt = (irq1) ? 1'b1 : 1'bz;
  assign interrupt = (irq2) ? 1'b1 : 1'bz;
  ```

#### **2.4 `trior`**
- **è¡Œä¸º**ï¼šä¸ `tri` ç±»ä¼¼ï¼Œä½†é©±åŠ¨å†²çªæ—¶æŒ‰çº¿æˆ–é€»è¾‘åˆå¹¶ã€‚
- **ç”¨é€”**ï¼šå»ºæ¨¡å¤šé©±åŠ¨çº¿æˆ–æ€»çº¿ï¼ˆç±»ä¼¼ `wor`ï¼Œä½†æ›´æ˜ç¡®ä¸‰æ€ç‰¹æ€§ï¼‰ã€‚
- **ç¤ºä¾‹**ï¼š
  
  ```systemverilog
  trior [3:0] bus;
  assign bus = (drv1) ? 4'hF : 'z;
  assign bus = (drv2) ? 4'h3 : 'z; // ç»“æœä¸º 4'hF | 4'h3 = 4'hF
  ```

---

### **3. ä¿æŒç‰¹æ€§çš„ Net ç±»å‹**
#### **3.1 `trireg`**
- **è¡Œä¸º**ï¼šå½“æ— é©±åŠ¨æ—¶ï¼Œä¿æŒæœ€åä¸€æ¬¡é©±åŠ¨çš„å€¼ï¼ˆæ¨¡æ‹Ÿç”µå®¹ç‰¹æ€§ï¼‰ã€‚
- **é©±åŠ¨å†²çª**ï¼šå¤šä¸ªé©±åŠ¨æºå†²çªæ—¶ï¼Œç»“æœä¸º `x`ã€‚
- **ç”¨é€”**ï¼šä¸‰æ€æ€»çº¿ä¿æŒã€æ¨¡æ‹Ÿç¡¬ä»¶ç”µå®¹æ•ˆåº”ã€‚
- **ç¤ºä¾‹**ï¼š
  ```systemverilog
  trireg [7:0] hold_bus;
  assign hold_bus = enable ? data : 'z; // æ–­å¼€åä¿æŒ data çš„å€¼
  ```

---

### **4. ç”µæºå’Œåœ° Net ç±»å‹**
#### **4.1 `supply0`**
- **è¡Œä¸º**ï¼šå›ºå®šä¸ºé€»è¾‘ `0`ï¼ˆåœ°ï¼‰ã€‚
- **ç”¨é€”**ï¼šå»ºæ¨¡å…¨å±€åœ°ä¿¡å·ã€‚
- **ç¤ºä¾‹**ï¼š
  ```systemverilog
  supply0 vss;
  ```

#### **4.2 `supply1`**
- **è¡Œä¸º**ï¼šå›ºå®šä¸ºé€»è¾‘ `1`ï¼ˆç”µæºï¼‰ã€‚
- **ç”¨é€”**ï¼šå»ºæ¨¡å…¨å±€ç”µæºä¿¡å·ã€‚
- **ç¤ºä¾‹**ï¼š
  ```systemverilog
  supply1 vdd;
  ```

---

### **5. å…¶ä»– Net ç±»å‹ï¼ˆç»„åˆé€»è¾‘ï¼‰**
#### **5.1 `tri0`**
- **è¡Œä¸º**ï¼šæœªé©±åŠ¨æ—¶é»˜è®¤ä¸º `0`ï¼Œé©±åŠ¨å†²çªæ—¶æŒ‰ `wire` è§„åˆ™å¤„ç†ã€‚
- **ç”¨é€”**ï¼šæ¨¡æ‹Ÿæœ‰ä¸‹æ‹‰ç”µé˜»çš„ä¿¡å·çº¿ã€‚
- **ç¤ºä¾‹**ï¼š
  ```systemverilog
  tri0 with_pull0;
  assign with_pull0 = (drv) ? 1'b1 : 'z; // æœªé©±åŠ¨æ—¶ä¸º 0
  ```

#### **5.2 `tri1`**
- **è¡Œä¸º**ï¼šæœªé©±åŠ¨æ—¶é»˜è®¤ä¸º `1`ï¼Œé©±åŠ¨å†²çªæ—¶æŒ‰ `wire` è§„åˆ™å¤„ç†ã€‚
- **ç”¨é€”**ï¼šæ¨¡æ‹Ÿæœ‰ä¸Šæ‹‰ç”µé˜»çš„ä¿¡å·çº¿ã€‚
- **ç¤ºä¾‹**ï¼š
  ```systemverilog
  tri1 with_pull1;
  assign with_pull1 = (drv) ? 1'b0 : 'z; // æœªé©±åŠ¨æ—¶ä¸º 1
  ```

#### **5.3 `triz`**
- **è¡Œä¸º**ï¼šä¸ `tri` ç›¸åŒï¼Œä»…ç”¨äºæé«˜ä»£ç å¯è¯»æ€§ã€‚
- **ç”¨é€”**ï¼šæ˜¾å¼è¡¨ç¤ºé«˜é˜»æ€é©±åŠ¨ã€‚

#### **5.4 `uwire`ï¼ˆUnresolved Wireï¼‰**
- **è¡Œä¸º**ï¼šä¸å…è®¸å¤šä¸ªé©±åŠ¨æºï¼Œå¦åˆ™æŠ¥é”™ã€‚
- **ç”¨é€”**ï¼šç¡®ä¿ä¿¡å·çº¿åªæœ‰ä¸€ä¸ªé©±åŠ¨æºï¼ˆæé«˜è®¾è®¡å®‰å…¨æ€§ï¼‰ã€‚
- **ç¤ºä¾‹**ï¼š
  ```systemverilog
  uwire single_drv;
  assign single_drv = a & b; // å¿…é¡»å”¯ä¸€é©±åŠ¨
  ```

---

### **6. Net ç±»å‹å¯¹æ¯”è¡¨**
| Net ç±»å‹  | åˆå§‹å€¼ | æ— é©±åŠ¨æ—¶å€¼ | é©±åŠ¨å†²çªè§„åˆ™      | å¯ç»¼åˆæ€§ | å…¸å‹ç”¨é€”           |
| --------- | ------ | ---------- | ----------------- | -------- | ------------------ |
| `wire`    | `z`    | `z`        | å¤šé©±åŠ¨ â†’ `x`      | âœ”ï¸        | æ™®é€šä¿¡å·è¿æ¥       |
| `tri`     | `z`    | `z`        | åŒ `wire`         | âœ”ï¸        | ä¸‰æ€æ€»çº¿           |
| `wand`    | `z`    | `z`        | çº¿ä¸ï¼ˆ0 > z > 1ï¼‰ | âœ”ï¸        | å¼€æ¼æ€»çº¿ï¼ˆIÂ²Cï¼‰    |
| `wor`     | `z`    | `z`        | çº¿æˆ–ï¼ˆ1 > z > 0ï¼‰ | âœ”ï¸        | ä¸­æ–­ä¿¡å·           |
| `trior`   | `z`    | `z`        | çº¿æˆ–              | âœ–ï¸        | å¤šé©±åŠ¨çº¿æˆ–æ€»çº¿     |
| `triand`  | `z`    | `z`        | çº¿ä¸              | âœ”ï¸(éƒ¨åˆ†)  | ä¸‰æ€çº¿ä¸æ€»çº¿       |
| `trireg`  | `x`    | ä¿æŒæœ€åå€¼ | å¤šé©±åŠ¨ â†’ `x`      | âœ–ï¸        | ç”µå®¹ä¿æŒã€ä¸‰æ€æ€»çº¿ |
| `supply0` | `0`    | `0`        | å›ºå®šå€¼            | âœ”ï¸        | åœ°ä¿¡å·             |
| `supply1` | `1`    | `1`        | å›ºå®šå€¼            | âœ”ï¸        | ç”µæºä¿¡å·           |
| `tri0`    | `0`    | `0`        | å¤šé©±åŠ¨ â†’ `wire`   | âœ”ï¸        | ä¸‹æ‹‰ç”µé˜»æ¨¡æ‹Ÿ       |
| `tri1`    | `1`    | `1`        | å¤šé©±åŠ¨ â†’ `wire`   | âœ”ï¸        | ä¸Šæ‹‰ç”µé˜»æ¨¡æ‹Ÿ       |
| `uwire`   | `z`    | `z`        | ä¸å…è®¸å¤šé©±åŠ¨      | âœ”ï¸        | å•é©±åŠ¨ä¿¡å·çº¿       |

---

### **7. ä½¿ç”¨æ³¨æ„äº‹é¡¹**
1. **å¯ç»¼åˆæ€§**ï¼š
   - `trireg`ã€`trior` ç­‰ä¸å¯ç»¼åˆï¼ˆä»…ç”¨äºä»¿çœŸï¼‰ã€‚
   - `wire`ã€`tri`ã€`wand`ã€`wor` ç­‰å¯ç»¼åˆï¼ˆéœ€ç¬¦åˆç»¼åˆå·¥å…·æ”¯æŒï¼‰ã€‚

2. **é©±åŠ¨ä¼˜å…ˆçº§**ï¼š
   
- `wand` å’Œ `wor` çš„å†²çªè§£å†³è§„åˆ™ä¾èµ–ä¿¡å·å¼ºåº¦ï¼ˆå¦‚ `0` > `z` > `1`ï¼‰ã€‚
  
3. **åˆå§‹åŒ–**ï¼š
   - `trireg` å¯é€šè¿‡ `initial` å—åˆå§‹åŒ–ï¼š
     ```systemverilog
     initial begin
       r = 1'b1; // åˆå§‹åŒ– trireg
     end
     ```

4. **é¿å…æ··æ·†**ï¼š
   
   - `wire` å’Œ `reg` æ˜¯ä¸¤ç§ä¸åŒç±»å‹ï¼š`wire` æ˜¯ net ç±»å‹ï¼Œ`reg` æ˜¯å˜é‡ç±»å‹ï¼ˆç”¨äºè¿‡ç¨‹èµ‹å€¼ï¼‰ã€‚

---

### **8. æ€»ç»“**
SystemVerilog çš„ net ç±»å‹è¦†ç›–äº†ä»ç®€å•ä¿¡å·çº¿åˆ°å¤æ‚ç¡¬ä»¶è¡Œä¸ºçš„å»ºæ¨¡éœ€æ±‚ï¼š
- **åŸºç¡€ç±»å‹**ï¼š`wire`ã€`tri`ã€‚
- **ç‰¹æ®Šé€»è¾‘**ï¼š`wand`ï¼ˆçº¿ä¸ï¼‰ã€`wor`ï¼ˆçº¿æˆ–ï¼‰ã€‚
- **ä¿æŒç‰¹æ€§**ï¼š`trireg`ï¼ˆç”µå®¹ä¿æŒï¼‰ã€‚
- **ç”µæº/åœ°**ï¼š`supply0`ã€`supply1`ã€‚
- **å®‰å…¨è®¾è®¡**ï¼š`uwire`ï¼ˆå•é©±åŠ¨æ£€æŸ¥ï¼‰ã€‚

é€‰æ‹©åˆé€‚çš„ net ç±»å‹éœ€æ ¹æ®è®¾è®¡éœ€æ±‚ï¼ˆå¦‚ä¸‰æ€ã€çº¿ä¸ã€ä¿æŒç‰¹æ€§ï¼‰å’Œç»¼åˆå·¥å…·çš„æ”¯æŒæƒ…å†µã€‚åœ¨å®é™…è®¾è®¡ä¸­ï¼Œ`wire` æ˜¯æœ€å¸¸ç”¨çš„ç±»å‹ï¼Œè€Œ `trireg` å’Œ `wand` å¤šç”¨äºä»¿çœŸå’ŒéªŒè¯åœºæ™¯ã€‚

## Variable -- a data storage 

### Integer

![image-20250710082429896](SystemVerilog_for_Verification.assets/image-20250710082429896.png)

**Example 1 -- example of integer**

```systemverilog
module integer_example;
    shortint a;
    int b;
    longint c;
    byte d;
    logic [3:0] e;
    
    initial begin
        // æŸ¥çœ‹a, b, c, d, eçš„åˆå§‹å€¼(é»˜è®¤å€¼)
        $display(a, b, c, d, e); 
    end
    
endmodule
```

**The result of Example 1** 

![image-20250710083028597](SystemVerilog_for_Verification.assets/image-20250710083028597.png)

ç»“æœæ˜¾ç¤º `shortint`, `int`, `longint`, `byte`, `logic` çš„åˆå€¼(Default Value)åˆ†åˆ«æ˜¯ 0, 0, 0, x, x

### Real

![image-20250710085159767](SystemVerilog_for_Verification.assets/image-20250710085159767.png)

**Example 2 -- example of  \$realtime vs â€‹\$time**

```systemverilog
`timescale 1ns/10ps
module realtime_example;
    logic value;
    
    initial begin
        $monitor("realtime = ", $realtime, "\t time = ", $time, "value = ", value);
		#1.55 value = 0;
        #1.55 value = 1;
    end
    
endmodule
```

**The result of Example 2** 

![image-20250710153942482](SystemVerilog_for_Verification.assets/image-20250710153942482.png)

### Void

![image-20250710195313204](SystemVerilog_for_Verification.assets/image-20250710195313204.png)

### Class

![image-20250710195417649](SystemVerilog_for_Verification.assets/image-20250710195417649.png)

### String

![image-20250711084004063](SystemVerilog_for_Verification.assets/image-20250711084004063.png)

![image-20250711084107599](SystemVerilog_for_Verification.assets/image-20250711084107599.png)

**Example 3 -- example of  string**

```systemverilog
`timescale 1ns/10ps
module string_example;
	string s;
    initial begin
        s = "Hello";
        $display("%s \t %0d", s, s.len());
        s = {s, "World"};
        $display("%s \t %0d", s, s.len());
        s = s.toupper();
        $display("%s \t %0d", s, s.len());
    end
    
endmodule
```

**The result of Example 3**

![image-20250711093652318](SystemVerilog_for_Verification.assets/image-20250711093652318.png)

### Event

![image-20250711093617415](SystemVerilog_for_Verification.assets/image-20250711093617415.png)

**Example 4 -- example of  event**

```systemverilog
`timescale 1ns/10ps
module event_example;
	event a;
    logic b,c;
    
    initial begin
        b = 0;
        #10 b = 1;
        -> a;
    end
    
    initial begin
        c = 1;
        @(a) c = 0;
    end
    
    initial begin
        $monitor($time, "b = %b, c = %b", b, c); 
    end
    
endmodule
```

**The result of Example 4**

![image-20250711095612121](SystemVerilog_for_Verification.assets/image-20250711095612121.png)

### User-Defined

![image-20250711095824237](SystemVerilog_for_Verification.assets/image-20250711095824237.png)

Just like `typedef` in C.

### Enumeration

![image-20250711100519607](SystemVerilog_for_Verification.assets/image-20250711100519607.png)

Just like `enum` in C.

**Example 5 -- example of  enum**

```systemverilog
`timescale 1ns/10ps
module enum_example;
    typedef enum {one, two, three} numbers;
    numbers n1;
    initial begin
        n1 = n1.first();
        while(1) begin
            $display("enum numbers:", n1.name());
            if (n1 == n1.last()) begin
                break;
            end
            n1 = n1.next;
        end
    end
endmodule
```

**The result of Example 5**

![image-20250711103422099](SystemVerilog_for_Verification.assets/image-20250711103422099.png)

## Aggregate data types

### Structure

Mostly like structure in C.

![image-20250711104601540](SystemVerilog_for_Verification.assets/image-20250711104601540.png)

ä»¥å·¦ä¸‹è§’çš„å®šä¹‰æ–¹å¼ä¸ºä¾‹ï¼Œè¯´æ˜ç»“æ„ä½“çš„å®šä¹‰æ–¹å¼ã€‚

* è‹¥ä½¿ç”¨`typedef`åˆ™å¯ä»¥å¤ç”¨æ­¤ç»“æ„ä½“ã€‚

- `struct packed`: å®šä¹‰ä¸€ä¸ª **æ‰“åŒ…ç»“æ„ä½“ï¼ˆpacked structï¼‰** ã€‚è¿™æ„å‘³ç€å®ƒçš„æˆå‘˜æ˜¯è¿ç»­å­˜å‚¨åœ¨å†…å­˜ä¸­çš„ï¼Œå¯ä»¥å½“ä½œä¸€ä¸ªæ•´ä½“è¿›è¡Œä½æ“ä½œã€‚
- `signed`: è¡¨ç¤ºè¿™ä¸ªç»“æ„ä½“ä¸­æ‰€æœ‰çš„å­—æ®µéƒ½é»˜è®¤æ˜¯æœ‰ç¬¦å·çš„ï¼ˆsign-extendedï¼‰ï¼ŒåŒ…æ‹¬å…¶æ•´ä½“ç±»å‹å’Œå†…éƒ¨å­—æ®µï¼ˆå¦‚æœå®ƒä»¬æ˜¯æ•´æ•°ç±»å‹çš„è¯ï¼‰ã€‚
- `bit [3:0] addr;`ï¼šä¸€ä¸ª 4 ä½å®½çš„æ— ç¬¦å· `bit` ç±»å‹å­—æ®µï¼ˆæ³¨æ„ï¼š`bit` æ˜¯æ— ç¬¦å·çš„ï¼Œå³ä½¿æ•´ä¸ªç»“æ„ä½“æ˜¯ `signed`ï¼Œä¹Ÿä¸ä¼šæ”¹å˜è¿™ä¸€ç‚¹ï¼‰ã€‚
- `int data;`ï¼šä¸€ä¸ª 32 ä½çš„æ•´æ•°å­—æ®µï¼ˆSystemVerilog ä¸­ `int` é»˜è®¤æ˜¯ 32 ä½æœ‰ç¬¦å·æ•´æ•°ï¼‰ã€‚
- `} IR;`ï¼šå£°æ˜ä¸€ä¸ªåä¸º `IR` çš„ç»“æ„ä½“å˜é‡ã€‚

Structureå¸¸è¢«ç”¨äºå£°æ˜ä½œä¸ºæè¿°å¯„å­˜å™¨çš„å€¼ã€‚ä¾‹å¦‚ï¼š

**Example 1 -- example of  structure**

```systemverilog
typedef struct packed { //7.1
    logic [26:0]reserved;
    logic [4:0] CLKDIV;
}LCD CFG REG;

typedef struct packed { //7.2
    logic [7:0] HBP;
    logic [7:0] HFP;
    logic [7:0] HSW;
    logic [5:0] PPL;
    logic [1:0]reserved;
}LCD TIMT REG;

typedef struct packed { //7.3
    logic [7:0] VBP;
    logic [7:0] VFP;
    logic [5:0] VSW;
    logic [9:0] LPP;
} LCD_TIMV_REG;
```

### Union

- A single piece of storage that can be accessed using one of the named member data types.
- Just like union in C;

![image-20250711150745222](SystemVerilog_for_Verification.assets/image-20250711150745222.png)

ä»¥å·¦ä¸Šè§’å®šä¹‰çš„è”åˆä¸ºä¾‹ï¼Œintç±»å‹çš„å˜é‡aå’Œshortrealç±»å‹çš„å˜é‡bæ‹¥æœ‰ç›¸åŒçš„å†…å­˜ä½ç½®ï¼Œå³ä»–ä»¬ç”¨åŒä¸€å—å†…å­˜å­˜å‚¨ã€‚

* `union`: æ™®é€šunionä¸è®°å½•å½“å‰ä½¿ç”¨çš„æ˜¯å“ªä¸€ä¸ªå­—æ®µï¼ˆå³æ²¡æœ‰â€œæ ‡ç­¾â€ï¼‰ï¼Œç”¨æˆ·å¿…é¡»è‡ªå·±è®°ä½å½“å‰ä½¿ç”¨çš„æ˜¯å“ªä¸ªå­—æ®µã€‚ä¿®æ”¹ä¸€ä¸ªå­—æ®µä¼šå½±å“å…¶ä»–å­—æ®µçš„å€¼ã€‚å¯ç”¨äºä»¿çœŸå’Œéƒ¨åˆ†ç»¼åˆåœºæ™¯ï¼ˆå–å†³äºå·¥å…·æ”¯æŒï¼‰ã€‚

- `packed union`: è¢«packedä¿®é¥°çš„unionæ„å‘³ç€è¿™ä¸ªunionå†…éƒ¨çš„æ‰€æœ‰å˜é‡åº”è¯¥å æ®ç›¸åŒçš„å†…å­˜å¤§å°ã€‚
- `tagged union`: è¢«taggedä¿®é¥°çš„unionæ„å‘³ç€
  - æ¯ä¸ªåˆ†æ”¯éƒ½æœ‰ä¸€ä¸ªâ€œæ ‡ç­¾â€ï¼ˆå¦‚ `A`, `B`, `C`ï¼‰ï¼Œè¡¨ç¤ºå½“å‰ä½¿ç”¨çš„æ˜¯å“ªä¸€ä¸ªå­—æ®µï¼›
  - ç³»ç»Ÿä¼šè‡ªåŠ¨è®°å½•å½“å‰ä½¿ç”¨çš„æ˜¯å“ªä¸ªåˆ†æ”¯ï¼›
  - æ”¯æŒæ¨¡å¼åŒ¹é…ï¼ˆpattern matchingï¼‰æ“ä½œï¼Œä¾¿äºå®‰å…¨è®¿é—®ï¼›
  - æ›´é€‚åˆé¢å‘å¯¹è±¡ç¼–ç¨‹å’Œæµ‹è¯•å¹³å°å»ºæ¨¡ï¼›
  - â—ä¸å¯ç»¼åˆï¼ˆä»…ç”¨äºä»¿çœŸç¯å¢ƒï¼Œå¦‚ UVM æµ‹è¯•å¹³å°ï¼‰ï¼›

`tagged union`ä½¿ç”¨æ–¹å¼ï¼š

```systemverilog
// å®šä¹‰
typedef union tagged {
    int     A;
    real    B;
    struct packed {
        logic valid;
        logic [7:0] data;
    } C;
} value_t;

// èµ‹å€¼
value_t v;

v = value_t'(A: 42);
v = value_t'(B: 3.14);
v = value_t'(C: '{valid: 1'b1, data: 8'hFF});

// è®¿é—®+æ¨¡å¼åŒ¹é…åˆ¤æ–­
case (v)
    matches (A: ) : $display("int value = %0d", v.A);
    matches (B: ) : $display("real value = %f", v.B);
    matches (C: ) : $display("struct value: valid=%b, data=%h", v.C.valid, v.C.data);
    default       : $display("Unknown variant");
endcase
```

**æ™®é€š Union vs Tagged Union å¯¹æ¯”è¡¨**

| ç‰¹æ€§                                 | æ™®é€š union               | tagged union     |
| ------------------------------------ | ------------------------ | ---------------- |
| æ˜¯å¦è®°å½•å½“å‰ä½¿ç”¨çš„å­—æ®µ               | âŒ å¦                     | âœ… æ˜¯ï¼ˆé€šè¿‡æ ‡ç­¾ï¼‰ |
| æ˜¯å¦éœ€è¦æ‰‹åŠ¨ç®¡ç†å­—æ®µçŠ¶æ€             | âœ… æ˜¯                     | âŒ å¦             |
| æ˜¯å¦æ”¯æŒæ¨¡å¼åŒ¹é…ï¼ˆpattern matchingï¼‰ | âŒ å¦                     | âœ… æ˜¯             |
| æ˜¯å¦å¯ç»¼åˆ                           | âš ï¸ éƒ¨åˆ†æ”¯æŒï¼ˆè§†å·¥å…·è€Œå®šï¼‰ | âŒ å¦ï¼ˆä»…é™ä»¿çœŸï¼‰ |
| æ˜¯å¦æ”¯æŒç»“æ„ä½“ã€æšä¸¾ç­‰å¤æ‚ç±»å‹       | âœ… æ˜¯                     | âœ… æ˜¯             |
| æ˜¯å¦é€‚ç”¨äº RTL è®¾è®¡                  | âš ï¸ æœ‰é™                   | âŒ å¦             |
| æ˜¯å¦é€‚ç”¨äºæµ‹è¯•å¹³å°/UVM               | âœ… æ˜¯                     | âœ… æ›´æ¨è         |

**Example 2 -- example of  union**

```systemverilog
module tagged_union();
    typedef union tagged packed {
        bit [31:0] a1;
        int a2;
    } u;
    
    u u1;
    
    initial begin
        u1 = tagged a2 10;
        a = u1.a2;
        $dispaly("a = %0d", a);
    end
endmodule
```

**The result of Example 2**

![image-20250711152944460](SystemVerilog_for_Verification.assets/image-20250711152944460.png)

### Arrays

![image-20250711154309648](SystemVerilog_for_Verification.assets/image-20250711154309648.png)

å³ä¸‹è§’ä¸ºSystem Verilogä¸­å¸¸è§çš„æ•°ç»„åˆå§‹åŒ–çš„æ–¹å¼ï¼Œå…¶ä»–å‡ éƒ¨åˆ†ä¸ºæ•°ç»„å¸¸è§çš„å‡ ç§å‚¨å­˜æ–¹å¼ã€‚

### Dynamic Array

* Unpacked array, whose size can be set/ change at runtime.
* declared by []
  * Ex. -  int a[];

![image-20250711154626271](SystemVerilog_for_Verification.assets/image-20250711154626271.png)

**Example 3 -- example of  union**

```systemverilog
module dynamic_array();
    int a[];
    int b[4] = '{1,2,3,4};
    
    initial begin
        // åŠ¨æ€æ•°ç»„åˆå§‹åŒ–å¹¶éå†å±•ç¤ºå€¼å’Œsize
        a = new [4];
        for (int i = 0; i < a.size; i++) begin
            $display("a[%0d] = %0d, size of a = %0d", i, a[i], a.size);
        end
        $display("\n\n\n");
        
        // åŠ¨æ€æ•°ç»„èµ‹å€¼ä¸ºbçš„å€¼å¹¶éå†å±•ç¤ºå€¼å’Œsize
        a = new[4](b);
        for (int i = 0; i < a.size; i++) begin
            $display("a[%0d] = %0d, size of a = %0d", i, a[i], a.size);
        end
        $display("\n\n\n");
        
        // åŠ¨æ€æ•°ç»„èµ‹å€¼æ‰©å®¹ä¸º8å¹¶éå†å±•ç¤ºå€¼å’Œsize
        a = new[8](a);
        for (int i = 0; i < a.size; i++) begin
            $display("a[%0d] = %0d, size of a = %0d", i, a[i], a.size);
        end
        $display("\n\n\n");
        
        // åŠ¨æ€æ•°ç»„åˆ é™¤å¹¶é‡Šæ”¾å†…å­˜, å±•ç¤ºsize
        a.delete();
        $display("size of array = %0d", a.size());
    end

endmodule
```

**The result of Example 3**

![image-20250711160434615](SystemVerilog_for_Verification.assets/image-20250711160434615.png)

![image-20250711162230752](SystemVerilog_for_Verification.assets/image-20250711162230752.png)

### Associative Array

æˆ‘è®¤ä¸ºä¸dictionary(å­—å…¸) in python ç›¸åŒï¼Œä¸Hash Map(å“ˆå¸Œè¡¨)æœ‰ç›¸ä¼¼ä¹‹å¤„ã€‚

- æ˜¯ä¸€ç§é”®å€¼å¯¹ï¼ˆkey-valueï¼‰å½¢å¼çš„æ•°ç»„ï¼›
- é”®ï¼ˆkeyï¼‰å¯ä»¥æ˜¯ä»»æ„ç±»å‹ï¼ˆå¦‚ `int`, `bit [31:0]`, `string` ç­‰ï¼‰ï¼›
- ä¸éœ€è¦é¢„å…ˆåˆ†é…å¤§å°ï¼Œå…ƒç´ æŒ‰éœ€æ’å…¥æˆ–åˆ é™¤ï¼›
- ç±»ä¼¼äº C++ çš„ `map` æˆ– Python çš„ `dict`ï¼›

#### ğŸ”§ ç¤ºä¾‹

```systemverilog
int assoc_array[string];

initial begin
	assoc_array["apple"] = 10;
	assoc_array["banana"] = 20;
	$display("apple: %0d", assoc_array["apple"]);  // è¾“å‡º 10

end
```

#### ğŸ” ç‰¹ç‚¹

|            |                                       |
| ---------- | ------------------------------------- |
| ç´¢å¼•æ–¹å¼   | éè¿ç»­ã€ä»»æ„ç±»å‹çš„ key                |
| å†…å­˜åˆ†é…   | æŒ‰éœ€è‡ªåŠ¨åˆ†é…ï¼ˆç¨€ç–å­˜å‚¨ï¼‰              |
| æ•°æ®å­˜å‚¨   | ä¸è¿ç»­ï¼Œä»¥ hash è¡¨æˆ–æ ‘ç»“æ„å®ç°        |
| æ˜¯å¦å¯ç»¼åˆ | âŒ å¦ï¼ˆä»…é™ä»¿çœŸç¯å¢ƒï¼‰                  |
| æ”¯æŒæ“ä½œ   | æ’å…¥ã€æŸ¥æ‰¾ã€åˆ é™¤ã€éå†                |
| æ¨èç”¨é€”   | æµ‹è¯•å¹³å°ä¸­ç”¨å­—ç¬¦ä¸²/ä»»æ„é”®å¿«é€ŸæŸ¥æ‰¾æ•°æ® |

#### ğŸ†š Dynamic Array vs Associative Array å¯¹æ¯”è¡¨

|                      |                      |                                    |
| -------------------- | -------------------- | ---------------------------------- |
| ç´¢å¼•ç±»å‹             | å›ºå®šä¸ºæ•´æ•°ï¼ˆintï¼‰    | ä»»æ„ç±»å‹ï¼ˆint, string, struct ç­‰ï¼‰ |
| å­˜å‚¨æ–¹å¼             | è¿ç»­å†…å­˜             | ç¨€ç–å­˜å‚¨ï¼ˆhash/mapï¼‰               |
| æ˜¯å¦éœ€è¦é¢„åˆ†é…       | âœ… æ˜¯ï¼ˆä½¿ç”¨`new[]`ï¼‰  | âŒ å¦ï¼ˆè‡ªåŠ¨æŒ‰éœ€åˆ†é…ï¼‰               |
| æ˜¯å¦æ”¯æŒéšæœºè®¿é—®     | âœ… æ˜¯                 | âœ… æ˜¯ï¼ˆé€šè¿‡ keyï¼‰                   |
| æ˜¯å¦æ”¯æŒæ’å…¥ä¸­é—´å…ƒç´  | âŒ å¦ï¼ˆå¿…é¡»é‡æ–°åˆ†é…ï¼‰ | âœ… æ˜¯                               |
| æ˜¯å¦å¯ç»¼åˆ           | âŒ å¦                 | âŒ å¦                               |
| æ˜¯å¦é€‚åˆæŸ¥æ‰¾         | âŒ å¦ï¼ˆéœ€éå†ï¼‰       | âœ… æ˜¯ï¼ˆé€šè¿‡ key å¿«é€ŸæŸ¥æ‰¾ï¼‰          |
| å†…å­˜æ•ˆç‡             | è¾ƒé«˜ï¼ˆè¿ç»­ï¼‰         | è¾ƒä½ï¼ˆç¨€ç–ï¼‰                       |
| æ¨èç”¨é€”             | å­˜å‚¨æœ‰åºã€å˜é•¿æ•°æ®   | å­˜å‚¨æ— åºã€é”®å€¼å¯¹æ•°æ®               |

#### Frequently-used Methods of associative array

![image-20250711164555166](SystemVerilog_for_Verification.assets/image-20250711164555166.png)

### Queue

- **Queue** æ˜¯ä¸€ä¸ªå¸¦æœ‰ `$` ç¬¦å·çš„ç‰¹æ®Šç±»å‹æ•°ç»„ï¼Œè¡¨ç¤ºä¸ºï¼š`T queue[$];`
- å¯ä»¥åŠ¨æ€å¢é•¿æˆ–ç¼©å°ï¼›
- æ”¯æŒä»é˜Ÿåˆ—çš„ä»»æ„ä¸€ç«¯ï¼ˆå¤´éƒ¨æˆ–å°¾éƒ¨ï¼‰æ’å…¥æˆ–åˆ é™¤å…ƒç´ ï¼›
- ç±»ä¼¼äº C++ çš„ `std::deque` æˆ– Python çš„ `list`ï¼›

**ğŸ“Œ å£°æ˜ä¸€ä¸ªé˜Ÿåˆ—ï¼š**

```systemverilog
int q_ints[$];       // æ•´å‹é˜Ÿåˆ—
logic [7:0] bytes[$]; // å­—èŠ‚é˜Ÿåˆ—
string names[$];     // å­—ç¬¦ä¸²é˜Ÿåˆ—
```

------------------

**ğŸ“Œ æ·»åŠ å…ƒç´ åˆ°é˜Ÿåˆ—**

| æ–¹æ³•               | æè¿°               |
| ------------------ | ------------------ |
| `push_front(item)` | åœ¨é˜Ÿåˆ—å¤´éƒ¨æ’å…¥å…ƒç´  |
| `push_back(item)`  | åœ¨é˜Ÿåˆ—å°¾éƒ¨æ’å…¥å…ƒç´  |

```systemverilog
q_ints.push_back(10);
q_ints.push_front(5);
```

æ­¤æ—¶é˜Ÿåˆ—å†…å®¹æ˜¯ï¼š`[5, 10]`

---

**ğŸ“Œ åˆ é™¤å…ƒç´ **

| æ–¹æ³•          | æè¿°                 |
| ------------- | -------------------- |
| `pop_front()` | åˆ é™¤é˜Ÿåˆ—ç¬¬ä¸€ä¸ªå…ƒç´    |
| `pop_back()`  | åˆ é™¤é˜Ÿåˆ—æœ€åä¸€ä¸ªå…ƒç´  |

```systemverilog
q_ints.pop_front(); // åˆ é™¤ 5
q_ints.pop_back();  // åˆ é™¤ 10
```

---

**ğŸ“Œ å…¶ä»–å¸¸ç”¨æ“ä½œ**

| æ“ä½œ     | ç¤ºä¾‹             | æè¿°                               |
| -------- | ---------------- | ---------------------------------- |
| è·å–å¤§å° | `q.size()`       | è¿”å›å½“å‰é˜Ÿåˆ—ä¸­å…ƒç´ ä¸ªæ•°             |
| è®¿é—®å…ƒç´  | `q[index]`       | ç›´æ¥è®¿é—®æŒ‡å®šä½ç½®å…ƒç´ ï¼ˆä¸æ”¹å˜é˜Ÿåˆ—ï¼‰ |
| æ¸…ç©ºé˜Ÿåˆ— | `q.delete()`     | åˆ é™¤æ‰€æœ‰å…ƒç´                        |
| èµ‹å€¼     | `q = '{1,2,3};`  | ä½¿ç”¨ Array Literal åˆå§‹åŒ–          |
| éå†     | `foreach (q[i])` | éå†æ¯ä¸ªå…ƒç´                        |

---

#### Queue çš„å­˜å‚¨æœºåˆ¶ä¸å†…å­˜è¡Œä¸º

##### ğŸ”¹ å­˜å‚¨æ–¹å¼

- SystemVerilog ä¸­çš„é˜Ÿåˆ—æ˜¯ **ä»¿çœŸå™¨å†…éƒ¨å®ç°çš„é“¾å¼ç»“æ„**ï¼›
- ä¸åƒå›ºå®šæ•°ç»„é‚£æ ·å ç”¨è¿ç»­å†…å­˜ï¼›
- å®ç°ä¸Šç±»ä¼¼äºé“¾è¡¨æˆ–åŠ¨æ€æ•°ç»„çš„æ··åˆä½“ï¼›
- æ”¯æŒå¿«é€Ÿæ’å…¥å’Œåˆ é™¤æ“ä½œï¼›

##### âš ï¸ æ³¨æ„äº‹é¡¹

- **ä¸å¯ç»¼åˆ**ï¼šä»…ç”¨äºä»¿çœŸç¯å¢ƒï¼ˆå¦‚ UVM æµ‹è¯•å¹³å°ï¼‰ï¼›
- **æ•ˆç‡è¾ƒé«˜**ï¼šç›¸æ¯”åŠ¨æ€æ•°ç»„ï¼Œåœ¨é¢‘ç¹æ’å…¥/åˆ é™¤æ—¶æ€§èƒ½æ›´ä¼˜ï¼›
- **æ²¡æœ‰ç´¢å¼•è¶Šç•Œæ£€æŸ¥**ï¼šéœ€è¦è‡ªå·±ä¿è¯è®¿é—®åˆæ³•æ€§ï¼›

---

#### Queue ä¸ Dynamic Array / Associative Array å¯¹æ¯”

| ç‰¹æ€§              | Queue               | Dynamic Array        | Associative Array     |
| ----------------- | ------------------- | -------------------- | --------------------- |
| æ˜¯å¦å¯ç»¼åˆ        | âŒ å¦                | âŒ å¦                 | âŒ å¦                  |
| ç´¢å¼•æ–¹å¼          | è¿ç»­æ•´æ•°            | è¿ç»­æ•´æ•°             | ä»»æ„ç±»å‹              |
| æ’å…¥/åˆ é™¤æ•ˆç‡     | âœ… é«˜ï¼ˆå°¤å…¶åœ¨å¤´å°¾ï¼‰  | âŒ è¾ƒä½ï¼ˆéœ€é‡æ–°åˆ†é…ï¼‰ | âœ… é«˜ï¼ˆæŒ‰ key æŸ¥æ‰¾ï¼‰   |
| å†…å­˜åˆ†é…          | åŠ¨æ€                | æ˜¾å¼ new[]           | æŒ‰éœ€è‡ªåŠ¨åˆ†é…          |
| æ¨èç”¨é€”          | FIFO/LIFOã€ç¼“å­˜æ•°æ® | å˜é•¿æ•°æ®é›†åˆ         | å¿«é€ŸæŸ¥æ‰¾ï¼ˆkey-valueï¼‰ |
| æ˜¯å¦æ”¯æŒ push/pop | âœ… æ˜¯                | âŒ å¦                 | âŒ å¦                  |

---

#### Queue çš„å…¸å‹åº”ç”¨åœºæ™¯

##### âœ… 1. æ•°æ®ç¼“å­˜ï¼ˆBufferingï¼‰

åœ¨æµ‹è¯•å¹³å°ä¸­æ¨¡æ‹Ÿ FIFO è¡Œä¸ºï¼š

```systemverilog
class packet;
    int data;
endclass

packet pkt_q[$];

initial begin
    packet p;

    p = new();
    p.data = 10;
    pkt_q.push_back(p);

    $display("Data in queue: %0d", pkt_q[0].data);
end
```

---

##### âœ… 2. æ¶ˆæ¯é˜Ÿåˆ—ï¼ˆMessage Queueï¼‰

ç”¨äºç»„ä»¶ä¹‹é—´é€šä¿¡ï¼Œä¾‹å¦‚é©±åŠ¨å™¨ä¸ç›‘è§†å™¨ä¹‹é—´çš„äº‹åŠ¡ä¼ é€’ã€‚

```systemverilog
transaction_t trans_q[$];

task send_transaction(transaction_t t);
    trans_q.push_back(t);
endtask

function transaction_t get_transaction();
    if (trans_q.size() > 0)
        return trans_q.pop_front();
    else
        return null;
endfunction
```

---

##### âœ… 3. æ—¥å¿—è®°å½• / æ•°æ®æ”¶é›†

åœ¨æµ‹è¯•ä¸­è®°å½•å¤šä¸ªäº‹ä»¶ï¼š

```systemverilog
string log_queue[$];

task log(string msg);
    log_queue.push_back($sformatf("%t: %s", $time, msg));
endtask

initial begin
    log("Test started");
    log("Reset complete");
    log("Test done");

    foreach (log_queue[i])
        $display("%s", log_queue[i]);
end
```

---

##### âœ… 4. å®ç°æ ˆï¼ˆStackï¼‰

é€šè¿‡ `push_back` å’Œ `pop_back` å¯è½»æ¾å®ç° LIFO è¡Œä¸ºï¼š

```systemverilog
int stack[$];

stack.push_back(1);
stack.push_back(2);
$display("Pop: %0d", stack.pop_back());  // è¾“å‡º 2
```

---

#### Queue çš„é™åˆ¶

| é™åˆ¶                 | è¯´æ˜                             |
| -------------------- | -------------------------------- |
| ä¸å¯ç»¼åˆ             | åªèƒ½åœ¨ä»¿çœŸä¸­ä½¿ç”¨                 |
| æ— è¾¹ç•Œæ£€æŸ¥           | è¶…å‡ºèŒƒå›´ä¸ä¼šæŠ¥é”™ï¼ˆå¯èƒ½å¯¼è‡´å´©æºƒï¼‰ |
| ä¸èƒ½ä½œä¸ºæ¨¡å—ç«¯å£     | ä¸æ”¯æŒä½œä¸ºæ¨¡å—è¾“å…¥è¾“å‡ºæ¥å£       |
| ä¸é€‚åˆå¤§è§„æ¨¡æ•°æ®å¤„ç† | å¤§é‡æ•°æ®å¯èƒ½å½±å“ä»¿çœŸæ€§èƒ½         |

---

#### âœ… æ€»ç»“

| é¡¹ç›®          | Queue                                                        |
| ------------- | ------------------------------------------------------------ |
| ç±»å‹          | åŠ¨æ€å¢é•¿æ•°ç»„                                                 |
| æ˜¯å¦å¯ç»¼åˆ    | âŒ å¦                                                         |
| æ’å…¥/åˆ é™¤æ•ˆç‡ | é«˜ï¼ˆå°¤å…¶åœ¨å¤´å°¾ï¼‰                                             |
| æ¨èç”¨é€”      | ç¼“å†²ã€FIFOã€æ¶ˆæ¯é˜Ÿåˆ—ã€æ—¥å¿—è®°å½•ç­‰                             |
| å¸¸ç”¨æ–¹æ³•      | `push_back`, `push_front`, `pop_back`, `pop_front`, `size`, `delete` |
| ä¼˜åŠ¿          | ç®€æ´ã€çµæ´»ã€æ˜“äºç®¡ç†å˜é•¿æ•°æ®æµ                               |

---

å¦‚æœä½ æ­£åœ¨ç¼–å†™æµ‹è¯•å¹³å°ã€UVM ç»„ä»¶æˆ–äº‹åŠ¡æ¨¡å‹ï¼Œå¹¶è€ƒè™‘ä½¿ç”¨é˜Ÿåˆ—æ¥ç®¡ç†æ•°æ®æµï¼Œæ¬¢è¿è´´å‡ºä½ çš„å…·ä½“ä»£ç ç‰‡æ®µæˆ–éœ€æ±‚ï¼Œæˆ‘å¯ä»¥å¸®ä½ ä¼˜åŒ–é˜Ÿåˆ—çš„ä½¿ç”¨æ–¹å¼å¹¶æä¾›æœ€ä½³å®è·µå»ºè®®ã€‚

## Constant/Parameter

- named data objects that never change.

There are two type of constants. 

- **parameter**: Elaboration-time constant.
- **const**: Run-time constant.

å¸¸è§çš„å¸¸æ•°çš„å®šä¹‰æ–¹å¼ï¼š

- `parameter logic flag = 1; ` å®šä¹‰ä¸€ä¸ªparameterï¼Œåå­—æ˜¯flagï¼Œå€¼æ˜¯1ã€‚
- `module vector #(size = 1);` å®šä¹‰ä¸€ä¸ªmoduleçš„å‚æ•°parameterï¼Œåå­—æ˜¯sizeï¼Œé»˜è®¤å€¼æ˜¯1
  - `vector v #(3);` å®ä¾‹åŒ–ä¸€ä¸ªvectorçš„æ¨¡å—vï¼Œå°†vçš„å‚æ•°sizeé‡å†™ä¸º3
- `const logic option = a.b.c;  // acts like a variable that cannot be written`
  - `a.b.c` ï¼šè¿™çœ‹èµ·æ¥åƒæ˜¯ä¸€ä¸ªå±‚æ¬¡åŒ–çš„å¼•ç”¨ï¼Œå¯èƒ½æ˜¯ï¼š
    - ç»“æ„ä½“æˆå‘˜è®¿é—®ï¼ˆå¦‚ `a.b.c` æ˜¯æŸä¸ªç»“æ„ä½“å­—æ®µï¼‰
    - æˆ–æ¨¡å—å®ä¾‹ä¸­çš„ä¿¡å·ï¼ˆå¦‚æ¨¡å— `a` ä¸­æœ‰ä¸€ä¸ªå­æ¨¡å— `b`ï¼Œå…¶ä¸­åˆæœ‰ä¿¡å· `c`ï¼‰

## Scope & Lifetime (ä½œç”¨åŸŸå’Œç”Ÿå‘½å‘¨æœŸ)

### Scope

**Just like C.**

![image-20250711184706152](SystemVerilog_for_Verification.assets/image-20250711184706152.png)

### Lifetime

![image-20250711192823092](SystemVerilog_for_Verification.assets/image-20250711192823092.png)

![image-20250711194920632](SystemVerilog_for_Verification.assets/image-20250711194920632.png)

å…³äºlifetimeçš„ç†è§£ï¼š

* å¤–é¢çš„å—æ˜¯static/automaticï¼Œå†…éƒ¨å£°æ˜çš„variableé»˜è®¤å°±æ˜¯static/automatic
* æ‰€æœ‰çš„å—åŠå—å†…éƒ¨çš„variableé»˜è®¤éƒ½æ˜¯staticï¼Œè‹¥æƒ³è¦automaticï¼Œéœ€è¦æ˜¾ç¤ºå£°æ˜ã€‚
* ä¸ªäººæ€€ç–‘Verilogçš„éƒ¨åˆ†çš„ç‰¹æ€§é»˜è®¤éƒ½æ˜¯staticï¼Œæ–¹ä¾¿ç¡¬ä»¶æè¿°ï¼›C/C++çš„éƒ¨åˆ†çš„ç‰¹æ€§é»˜è®¤éƒ½æ˜¯automaticï¼Œæ–¹ä¾¿æµ‹è¯•éªŒè¯ã€‚

## Casting (æ•°æ®ç±»å‹è½¬æ¢)

![image-20250711195023061](SystemVerilog_for_Verification.assets/image-20250711195023061.png)

# Class & OOPs

[ç±»å’Œé¢å‘å¯¹è±¡ | EasyFormal](https://easyformal.com/systemverilog/15.classes-and-oops/)

[ä»€ä¹ˆæ˜¯å¤šæ€?ä¸ºä»€ä¹ˆç”¨å¤šæ€?æœ‰ä»€ä¹ˆå¥½å¤„?å¤šæ€åœ¨ä»€ä¹ˆåœ°æ–¹ç”¨ï¼Ÿ - æŠ€æœ¯_èœé¸Ÿ - åšå®¢å›­](https://www.cnblogs.com/hai-ping/articles/2807750.html)

## Class Basics

![image-20250712114753261](SystemVerilog_for_Verification.assets/image-20250712114753261.png)

## Class Format

![image-20250712115842466](SystemVerilog_for_Verification.assets/image-20250712115842466.png)

**Example 1 -- class Format**

```systemverilog
class home;
    bit light;
    int fan;
    logic door;
    const integer window = 1;
    
    function new();
        light = 0;
        fan = 0;
        door = x;
    endfunction
    
    task open_electricity();
    	light = 1;
        fan = 1;
    endtask
    
    function logic door_status();
        door_status = door;
    endfunction
    
endclass : home
```

åœ¨ **SystemVerilog** ä¸­ï¼Œ`function` å’Œ `task` éƒ½æ˜¯ç±»ï¼ˆclassï¼‰ä¸­ç”¨æ¥å°è£…è¡Œä¸ºçš„å­ç¨‹åºï¼ˆsubroutineï¼‰ï¼Œä½†å®ƒä»¬æœ‰æ˜æ˜¾çš„åŒºåˆ«å’Œä¸åŒçš„ä½¿ç”¨åœºæ™¯ã€‚

---

## ğŸ§  ä¸€ã€åŸºæœ¬åŒºåˆ«æ€»ç»“

| ç‰¹æ€§                           | `function`   | `task`                               |
| ------------------------------ | ------------ | ------------------------------------ |
| æ˜¯å¦å…è®¸å»¶è¿Ÿï¼ˆå¦‚ `#10`ï¼‰       | âŒ ä¸å…è®¸     | âœ… å…è®¸                               |
| æ˜¯å¦å¯ä»¥è°ƒç”¨ task              | âŒ ä¸å…è®¸     | âœ… å¯ä»¥è°ƒç”¨å…¶ä»– task                  |
| æ˜¯å¦å¯ä»¥åŒ…å«éé˜»å¡èµ‹å€¼ï¼ˆ`<=`ï¼‰ | âŒ ä¸å»ºè®®     | âœ… å…è®¸                               |
| æ‰§è¡Œæ—¶é—´                       | é›¶ä»¿çœŸæ—¶é—´   | å¯èƒ½æ¶ˆè€—ä»¿çœŸæ—¶é—´                     |
| è¿”å›å€¼                         | âœ… æ”¯æŒè¿”å›å€¼ | âŒ ä¸æ”¯æŒç›´æ¥è¿”å›å€¼ï¼ˆå¯é€šè¿‡è¾“å‡ºå‚æ•°ï¼‰ |
| è°ƒç”¨æ–¹å¼                       | åŒæ­¥è°ƒç”¨     | å¼‚æ­¥æˆ–åŒæ­¥è°ƒç”¨                       |

---

## ğŸ“Œ äºŒã€ä»€ä¹ˆæ—¶å€™ç”¨ `function`ï¼Ÿ

### âœ… ä½¿ç”¨åœºæ™¯ï¼š
- **ä¸éœ€è¦ç­‰å¾…æ—¶é—´** çš„æ“ä½œã€‚
- çº¯é€»è¾‘è®¡ç®—ã€æ•°æ®è½¬æ¢ã€çŠ¶æ€æŸ¥è¯¢ç­‰ã€‚
- å¿«é€Ÿè·å–æŸä¸ªå˜é‡çš„å€¼ã€åˆ¤æ–­æ¡ä»¶ã€æ‰§è¡Œç®€å•è¿ç®—ã€‚

### ğŸ” ç¤ºä¾‹ï¼š

```systemverilog
function logic door_status();
    door_status = door;
endfunction
```

- æŸ¥è¯¢é—¨çš„çŠ¶æ€ï¼Œä¸æ¶‰åŠæ—¶é—´å»¶è¿Ÿã€‚
- ç±»ä¼¼ getter æ–¹æ³•ï¼Œé€‚åˆç”¨ `function`ã€‚

---

## â±ï¸ ä¸‰ã€ä»€ä¹ˆæ—¶å€™ç”¨ `task`ï¼Ÿ

### âœ… ä½¿ç”¨åœºæ™¯ï¼š
- **éœ€è¦æ—¶é—´å»¶è¿Ÿ** æˆ– **å¼‚æ­¥æ“ä½œ** çš„åœºåˆã€‚
- æ¨¡æ‹ŸçœŸå®ç¡¬ä»¶è¡Œä¸ºï¼ˆå¦‚æ‰“å¼€ç¯ã€å¯åŠ¨ç”µæœºã€å‘é€ä¿¡å·ç­‰ï¼‰ã€‚
- æ“ä½œå¯èƒ½å½±å“ä»¿çœŸæ—¶é—´çº¿ç¨‹ã€‚

### ğŸ” ç¤ºä¾‹ï¼š

```systemverilog
task open_electricity();
    light = 1;
    fan = 1;
endtask
```

- è™½ç„¶è¿™é‡Œæ²¡æœ‰æ˜¾å¼å»¶è¿Ÿï¼Œä½†å¦‚æœå°†æ¥æƒ³æ¨¡æ‹Ÿâ€œé€šç”µåè®¾å¤‡éœ€è¦ä¸€å®šæ—¶é—´å¯åŠ¨â€ï¼Œå°±å¯ä»¥åŠ å»¶è¿Ÿï¼š

```systemverilog
task open_electricity();
    #10;         // å»¶è¿Ÿ 10 æ—¶é—´å•ä½
    light = 1;
    fan = 1;
endtask
```

---

## ğŸ§© å››ã€ä¸¾ä¸ªç”Ÿæ´»åŒ–çš„ä¾‹å­æ¥ç†è§£ï¼š

æƒ³è±¡ä½ å†™ä¸€ä¸ªæ™ºèƒ½å®¶å±…ç³»ç»Ÿï¼š

- **Functionï¼š**
  - â€œå‘Šè¯‰æˆ‘å®¢å…ç¯æ˜¯å¦äº®ç€ï¼Ÿâ€ â†’ ç¬é—´å›ç­”ï¼Œæ— éœ€ç­‰å¾…ã€‚
  - å°±åƒä¸€ä¸ªâ€œæŸ¥è¯¢â€æˆ–â€œè®¡ç®—â€ã€‚

- **Taskï¼š**
  - â€œæ‰“å¼€å®¢å…çš„ç¯ã€‚â€ â†’ è¿™æ˜¯ä¸€ä¸ªåŠ¨ä½œï¼Œå¯èƒ½æ¶‰åŠåˆ°ç‰©ç†è¿‡ç¨‹ï¼ˆæ¯”å¦‚ç¯å…‰æ¸äº®ï¼‰ï¼Œå¯ä»¥ç”¨å»¶è¿Ÿæ¨¡æ‹Ÿè¿™ä¸ªè¿‡ç¨‹ã€‚
  - æˆ–è€…ï¼šâ€œæ’­æ”¾ä¸€é¦–æ­Œâ€ï¼Œè¿™éœ€è¦æ—¶é—´æ‰èƒ½å®Œæˆã€‚

---

## ğŸ¯ æ€»ç»“ä¸€å¥è¯ï¼š

> **ç”¨ `function` æ¥åšå¿«é€Ÿå†³ç­–æˆ–è¿”å›å€¼ï¼›ç”¨ `task` æ¥æ‰§è¡Œè€—æ—¶æ“ä½œæˆ–æ”¹å˜ç³»ç»ŸçŠ¶æ€ã€‚**

---

å¦‚æœä½ æ­£åœ¨å†™ä¸€ä¸ªç±»çš„æ–¹æ³•ï¼Œå¹¶ä¸”ï¼š

- âœ… æƒ³è¦è¿”å›ä¸€ä¸ªå€¼ â†’ ç”¨ `function`
- â±ï¸ æƒ³è¦åŠ å…¥å»¶è¿Ÿï¼ˆ`#10`ï¼‰ã€è§¦å‘äº‹ä»¶ã€æ”¹å˜çŠ¶æ€ â†’ ç”¨ `task`
- ğŸ” æƒ³è°ƒç”¨å¦ä¸€ä¸ªè€—æ—¶çš„æ“ä½œ â†’ ç”¨ `task`

---

å¦‚æœä½ è¿˜æƒ³äº†è§£ `void function`ã€`ref` å‚æ•°ã€æˆ–è€…ä»»åŠ¡ä¹‹é—´çš„å¹¶å‘æ§åˆ¶ï¼ˆå¦‚ `fork...join`ï¼‰ï¼Œä¹Ÿå¯ä»¥ç»§ç»­é—®æˆ‘ï¼

åœ¨ **SystemVerilog** ä¸­ï¼Œ`function` å¯ä»¥æœ‰è¿”å›å€¼ï¼ˆreturn valueï¼‰ï¼Œç”¨äºä»å‡½æ•°ä¸­è¿”å›ä¸€ä¸ªè®¡ç®—ç»“æœæˆ–çŠ¶æ€ä¿¡æ¯ã€‚ç†è§£å¦‚ä½•ä½¿ç”¨ `function` çš„è¿”å›å€¼å¯¹äºç¼–å†™æ¸…æ™°ã€é«˜æ•ˆçš„é¢å‘å¯¹è±¡ä»£ç éå¸¸é‡è¦ã€‚

---

## `function`åŸºæœ¬è¯­æ³•

```systemverilog
function [è¿”å›ç±»å‹] å‡½æ•°å();
    // å‡½æ•°ä½“
    å‡½æ•°å = å€¼;  // è®¾ç½®è¿”å›å€¼
endfunction
```

æˆ–è€…ï¼ˆSystemVerilog æ”¯æŒæ›´ç°ä»£çš„å†™æ³•ï¼‰ï¼š

```systemverilog
function return_type function_name(arguments);
    return value;
endfunction
```

> âš ï¸ æ³¨æ„ï¼šSystemVerilog å…è®¸ä¸¤ç§é£æ ¼ï¼š
- ä½¿ç”¨å‡½æ•°åä½œä¸ºè¿”å›å˜é‡ï¼ˆä¼ ç»Ÿ Verilog é£æ ¼ï¼‰
- ä½¿ç”¨ `return` è¯­å¥ï¼ˆC/C++ é£æ ¼ï¼‰

## Class Object

## Class Constructor

## Class v/s Structure

## Static Property

## Static Method

# å¥æŸ„vsæŒ‡é’ˆ

å‚è€ƒåšå®¢ï¼š

* [system verilog å¥æŸ„ refå‚æ•°ä¼ é€’ Cè¯­è¨€æŒ‡é’ˆ_systemverilog ref-CSDNåšå®¢](https://blog.csdn.net/qq_40456702/article/details/126730545)

system verilog å¥æŸ„
svå¯¹è±¡çš„å¼•ç”¨æ˜¯é‡‡ç”¨å¯¹è±¡å¥æŸ„(object handle)ï¼Œå®ƒä¸CæŒ‡é’ˆæ¦‚å¿µæ¥è¿‘ï¼Œä½†åˆä¸å®Œå…¨ç›¸åŒ

 å¥æŸ„çš„åŸºæœ¬åŠŸèƒ½è·ŸæŒ‡é’ˆä¸€æ ·ï¼Œéƒ½æ˜¯ç”¨æ¥æŒ‡å‘å…·ä½“å¯¹è±¡ï¼ŒåŠå¥æŸ„æœ¬èº«çš„å€¼å°±æ˜¯å¯¹è±¡æ‰€å å†…å­˜ç©ºé—´çš„èµ·å§‹åœ°å€
 ä½†å¥æŸ„ä¸æŒ‡é’ˆç›¸æ¯”ï¼Œèƒ½åŠ›æœ‰é™ï¼ŒåŒºåˆ«ä¸»è¦ä½“ç°åœ¨ä»¥ä¸‹å‡ æ–¹é¢

![img](https://i-blog.csdnimg.cn/blog_migrate/e78aaaa848f1279f4a9c3f329feaaf44.png)

systemverilog ä¸­çš„å˜é‡å¯ä»¥åˆ†ä¸ºä¸¤ç§ï¼Œä¸€ç§æ™®é€šå˜é‡ç±»å‹ï¼Œä¸€ç§æ˜¯å¥æŸ„å˜é‡ç±»å‹

å†…ç½®ç±»å‹ï¼Œæ¯”å¦‚ intï¼Œbitï¼Œè¿™äº›ç±»å‹å®šä¹‰çš„å˜é‡éƒ½æ˜¯æ™®é€šå˜é‡
è‡ªå®šä¹‰çš„ class é€šè¿‡ new çš„æ–¹å¼å®šä¹‰çš„å˜é‡éƒ½æ˜¯å¥æŸ„å˜é‡
å˜é‡èµ‹å€¼

æ™®é€šå˜é‡èµ‹å€¼ï¼Œç›´æ¥æ˜¯æ‹·è´å€¼
å¥æŸ„å˜é‡èµ‹å€¼ï¼Œåªæ˜¯æ‹·è´äº†å¥æŸ„ï¼Œä½¿å¾—ä¸¤ä¸ªå¥æŸ„æŒ‡å‘åŒä¸€ä¸ªç©ºé—´
system verilog æ²¡æœ‰æ‹·è´æ„é€ å‡½æ•°ï¼Œæ‰€ä»¥å¥æŸ„å˜é‡æ‹·è´çš„æ—¶å€™åªæ˜¯è¿›è¡Œäº†å¥æŸ„çš„æ‹·è´ï¼Œæ²¡æœ‰è¿›è¡ŒæŒ‡å‘ç©ºé—´çš„æ‹·è´ã€‚ä¸ºäº†å®ŒæˆæŒ‡å‘ç©ºé—´çš„æ‹·è´ï¼Œä¸€èˆ¬å®ç°çš„æ–¹å¼æ˜¯å…ˆ new ä¸€å—ç©ºé—´ï¼Œè®©åè°ƒç”¨ copy å‡½æ•°ï¼Œcopy å‡½æ•°å®ç°äº†æ‹·è´æ„é€ å‡½æ•°çš„åŠŸèƒ½ã€‚
