// Seed: 3869629739
module module_0;
  logic id_1 = 1;
  logic id_2;
  reg   id_3;
  assign id_2 = 1;
  always @(1) begin
    if (id_0) begin
      if (id_2) id_3 <= id_0 >> 1 - id_2;
    end else begin
      #1;
    end
  end
  assign id_1 = 1;
  logic id_4;
endmodule
