{"&cites=6574480671858865714&as_sdt=2005&sciodt=0,5&hl=en":[{"title":"Progress and challenges in VLSI placement research","url":"https://ieeexplore.ieee.org/abstract/document/7295553/","authors":["IL Markov","IL Markov J Hu","IL Markov J Hu MC Kim"],"year":2015,"numCitations":89,"pdf":"https://www.researchgate.net/profile/Igor_Markov/publication/283644741_Progress_and_Challenges_in_VLSI_Placement_Research/links/564665bd08ae451880aa5330/Progress-and-Challenges-in-VLSI-Placement-Research.pdf","citationUrl":"http://scholar.google.com/scholar?cites=1130098917486773870&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:bkbaWfrqrg8J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=1130098917486773870&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org","p":1,"exp":1596906117778},{"title":"A SimPLR method for routability-driven placement","url":"https://ieeexplore.ieee.org/abstract/document/6105307/","authors":["MC Kim","MC Kim J Hu","MC Kim J Hu DJ Lee","MC Kim J Hu DJ Lee IL Markov"],"year":2011,"numCitations":88,"pdf":"https://www.academia.edu/download/30836380/iccad11-simplr.pdf","citationUrl":"http://scholar.google.com/scholar?cites=16657452806551712717&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:zTNZlRIpK-cJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=16657452806551712717&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"LAYGEN II—Automatic layout generation of analog integrated circuits","url":"https://ieeexplore.ieee.org/abstract/document/6634591/","authors":["R Martins","R Martins N Lourenco","R Martins N Lourenco N Horta"],"year":2013,"numCitations":73,"citationUrl":"http://scholar.google.com/scholar?cites=2259974967970321149&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:_VIlb0ILXR8J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2259974967970321149&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"What makes a design difficult to route","url":"https://dl.acm.org/doi/abs/10.1145/1735023.1735028","authors":["CJ Alpert","CJ Alpert Z Li","CJ Alpert Z Li MD Moffitt","CJ Alpert Z Li MD Moffitt GJ Nam","CJ Alpert Z Li MD Moffitt GJ Nam JA Roy…"],"year":2010,"numCitations":66,"pdf":"https://pdfs.semanticscholar.org/18bb/1ed43ec6a859fd322bb94854848efbf56962.pdf","citationUrl":"http://scholar.google.com/scholar?cites=16385870676430555887&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:7woibJBOZuMJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=16385870676430555887&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"Digital microfluidic biochips: recent research and emerging challenges","url":"https://dl.acm.org/doi/abs/10.1145/2039370.2039422","authors":["TY Ho","TY Ho K Chakrabarty","TY Ho K Chakrabarty P Pop"],"year":2011,"numCitations":64,"pdf":"http://www.imm.dtu.dk/~paupo/publications/Ho2011aa-Digital%20Microfluidic%20Biochips%20-International%20Conference%20on%20Ha.pdf","citationUrl":"http://scholar.google.com/scholar?cites=17190212269815398462&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:PoDoU_vmj-4J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=17190212269815398462&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"CRISP: Congestion reduction by iterated spreading during placement","url":"https://dl.acm.org/doi/abs/10.1145/1687399.1687467","authors":["JA Roy","JA Roy N Viswanathan","JA Roy N Viswanathan GJ Nam","JA Roy N Viswanathan GJ Nam CJ Alpert…"],"year":2009,"numCitations":57,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.158.4190&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=16727117620510193973&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:NfmvDtqoIugJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=16727117620510193973&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"A hybrid simulated annealing algorithm for nonslicing VLSI floorplanning","url":"https://ieeexplore.ieee.org/abstract/document/5571036/","authors":["J Chen","J Chen W Zhu","J Chen W Zhu MM Ali"],"year":2010,"numCitations":53,"pdf":"https://www.academia.edu/download/39143694/554218860cf21b214375a699.pdf","citationUrl":"http://scholar.google.com/scholar?cites=15130770735274578090&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:qtDqRdFL-9EJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15130770735274578090&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Floorplanning for partially reconfigurable FPGAs","url":"https://ieeexplore.ieee.org/abstract/document/5671549/","authors":["P Banerjee","P Banerjee M Sangtani…"],"year":2010,"numCitations":44,"citationUrl":"http://scholar.google.com/scholar?cites=9398000077593539000&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:uHEOIEdnbIIJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=9398000077593539000&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Ispd2009 clock network synthesis contest","url":"https://dl.acm.org/doi/abs/10.1145/1514932.1514965","authors":["CN Sze","CN Sze P Restle","CN Sze P Restle GJ Nam","CN Sze P Restle GJ Nam C Alpert"],"year":2009,"numCitations":44,"pdf":"https://pdfs.semanticscholar.org/bf97/e166b75bd70bda3e79e020f2ecf7f1b0cfd3.pdf","citationUrl":"http://scholar.google.com/scholar?cites=3991294280627608463&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:j1vbXgDtYzcJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=3991294280627608463&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"Low-power clock trees for CPUs","url":"https://ieeexplore.ieee.org/abstract/document/5653738/","authors":["DJ Lee","DJ Lee MC Kim","DJ Lee MC Kim IL Markov"],"year":2010,"numCitations":39,"pdf":"https://www.researchgate.net/profile/Igor_Markov/publication/221628116_Low-power_clock_trees_for_CPUs/links/00b7d5213613bb3528000000/Low-power-clock-trees-for-CPUs.pdf","citationUrl":"http://scholar.google.com/scholar?cites=567345830829203760&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:MKFf9wae3wcJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=567345830829203760&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"}]}