
I2CLCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001e30  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08001ef0  08001ef0  00011ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001f3c  08001f3c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001f3c  08001f3c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001f3c  08001f3c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001f3c  08001f3c  00011f3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001f40  08001f40  00011f40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001f44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  2000000c  08001f50  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  08001f50  00020078  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006766  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000160a  00000000  00000000  0002679a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006a8  00000000  00000000  00027da8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005e0  00000000  00000000  00028450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e56b  00000000  00000000  00028a30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008f95  00000000  00000000  00036f9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000546c5  00000000  00000000  0003ff30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000945f5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001644  00000000  00000000  00094648  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001ed8 	.word	0x08001ed8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08001ed8 	.word	0x08001ed8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <lcdSendCmd>:

extern I2C_HandleTypeDef hi2c1;
#define SLAVE_ADDRESS_LCD 0x4E

void lcdSendCmd (char cmd)
{
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b087      	sub	sp, #28
 8000224:	af02      	add	r7, sp, #8
 8000226:	0002      	movs	r2, r0
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	701a      	strb	r2, [r3, #0]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 800022c:	200f      	movs	r0, #15
 800022e:	183b      	adds	r3, r7, r0
 8000230:	1dfa      	adds	r2, r7, #7
 8000232:	7812      	ldrb	r2, [r2, #0]
 8000234:	210f      	movs	r1, #15
 8000236:	438a      	bics	r2, r1
 8000238:	701a      	strb	r2, [r3, #0]
	data_l = ((cmd<<4)&0xf0);
 800023a:	1dfb      	adds	r3, r7, #7
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	011a      	lsls	r2, r3, #4
 8000240:	240e      	movs	r4, #14
 8000242:	193b      	adds	r3, r7, r4
 8000244:	701a      	strb	r2, [r3, #0]
	data_t[0] = data_u|0x0C;
 8000246:	183b      	adds	r3, r7, r0
 8000248:	781b      	ldrb	r3, [r3, #0]
 800024a:	220c      	movs	r2, #12
 800024c:	4313      	orrs	r3, r2
 800024e:	b2da      	uxtb	r2, r3
 8000250:	2108      	movs	r1, #8
 8000252:	187b      	adds	r3, r7, r1
 8000254:	701a      	strb	r2, [r3, #0]
	data_t[1] = data_u|0x08;
 8000256:	183b      	adds	r3, r7, r0
 8000258:	781b      	ldrb	r3, [r3, #0]
 800025a:	2208      	movs	r2, #8
 800025c:	4313      	orrs	r3, r2
 800025e:	b2da      	uxtb	r2, r3
 8000260:	187b      	adds	r3, r7, r1
 8000262:	705a      	strb	r2, [r3, #1]
	data_t[2] = data_l|0x0C;
 8000264:	193b      	adds	r3, r7, r4
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	220c      	movs	r2, #12
 800026a:	4313      	orrs	r3, r2
 800026c:	b2da      	uxtb	r2, r3
 800026e:	187b      	adds	r3, r7, r1
 8000270:	709a      	strb	r2, [r3, #2]
	data_t[3] = data_l|0x08;
 8000272:	193b      	adds	r3, r7, r4
 8000274:	781b      	ldrb	r3, [r3, #0]
 8000276:	2208      	movs	r2, #8
 8000278:	4313      	orrs	r3, r2
 800027a:	b2da      	uxtb	r2, r3
 800027c:	187b      	adds	r3, r7, r1
 800027e:	70da      	strb	r2, [r3, #3]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000280:	187a      	adds	r2, r7, r1
 8000282:	4805      	ldr	r0, [pc, #20]	; (8000298 <lcdSendCmd+0x78>)
 8000284:	2364      	movs	r3, #100	; 0x64
 8000286:	9300      	str	r3, [sp, #0]
 8000288:	2304      	movs	r3, #4
 800028a:	214e      	movs	r1, #78	; 0x4e
 800028c:	f000 fdb2 	bl	8000df4 <HAL_I2C_Master_Transmit>
}
 8000290:	46c0      	nop			; (mov r8, r8)
 8000292:	46bd      	mov	sp, r7
 8000294:	b005      	add	sp, #20
 8000296:	bd90      	pop	{r4, r7, pc}
 8000298:	20000028 	.word	0x20000028

0800029c <lcdSendData>:

void lcdSendData (char data)
{
 800029c:	b590      	push	{r4, r7, lr}
 800029e:	b087      	sub	sp, #28
 80002a0:	af02      	add	r7, sp, #8
 80002a2:	0002      	movs	r2, r0
 80002a4:	1dfb      	adds	r3, r7, #7
 80002a6:	701a      	strb	r2, [r3, #0]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80002a8:	200f      	movs	r0, #15
 80002aa:	183b      	adds	r3, r7, r0
 80002ac:	1dfa      	adds	r2, r7, #7
 80002ae:	7812      	ldrb	r2, [r2, #0]
 80002b0:	210f      	movs	r1, #15
 80002b2:	438a      	bics	r2, r1
 80002b4:	701a      	strb	r2, [r3, #0]
	data_l = ((data<<4)&0xf0);
 80002b6:	1dfb      	adds	r3, r7, #7
 80002b8:	781b      	ldrb	r3, [r3, #0]
 80002ba:	011a      	lsls	r2, r3, #4
 80002bc:	240e      	movs	r4, #14
 80002be:	193b      	adds	r3, r7, r4
 80002c0:	701a      	strb	r2, [r3, #0]
	data_t[0] = data_u|0x0D;
 80002c2:	183b      	adds	r3, r7, r0
 80002c4:	781b      	ldrb	r3, [r3, #0]
 80002c6:	220d      	movs	r2, #13
 80002c8:	4313      	orrs	r3, r2
 80002ca:	b2da      	uxtb	r2, r3
 80002cc:	2108      	movs	r1, #8
 80002ce:	187b      	adds	r3, r7, r1
 80002d0:	701a      	strb	r2, [r3, #0]
	data_t[1] = data_u|0x09;
 80002d2:	183b      	adds	r3, r7, r0
 80002d4:	781b      	ldrb	r3, [r3, #0]
 80002d6:	2209      	movs	r2, #9
 80002d8:	4313      	orrs	r3, r2
 80002da:	b2da      	uxtb	r2, r3
 80002dc:	187b      	adds	r3, r7, r1
 80002de:	705a      	strb	r2, [r3, #1]
	data_t[2] = data_l|0x0D;
 80002e0:	193b      	adds	r3, r7, r4
 80002e2:	781b      	ldrb	r3, [r3, #0]
 80002e4:	220d      	movs	r2, #13
 80002e6:	4313      	orrs	r3, r2
 80002e8:	b2da      	uxtb	r2, r3
 80002ea:	187b      	adds	r3, r7, r1
 80002ec:	709a      	strb	r2, [r3, #2]
	data_t[3] = data_l|0x09;
 80002ee:	193b      	adds	r3, r7, r4
 80002f0:	781b      	ldrb	r3, [r3, #0]
 80002f2:	2209      	movs	r2, #9
 80002f4:	4313      	orrs	r3, r2
 80002f6:	b2da      	uxtb	r2, r3
 80002f8:	187b      	adds	r3, r7, r1
 80002fa:	70da      	strb	r2, [r3, #3]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80002fc:	187a      	adds	r2, r7, r1
 80002fe:	4805      	ldr	r0, [pc, #20]	; (8000314 <lcdSendData+0x78>)
 8000300:	2364      	movs	r3, #100	; 0x64
 8000302:	9300      	str	r3, [sp, #0]
 8000304:	2304      	movs	r3, #4
 8000306:	214e      	movs	r1, #78	; 0x4e
 8000308:	f000 fd74 	bl	8000df4 <HAL_I2C_Master_Transmit>
}
 800030c:	46c0      	nop			; (mov r8, r8)
 800030e:	46bd      	mov	sp, r7
 8000310:	b005      	add	sp, #20
 8000312:	bd90      	pop	{r4, r7, pc}
 8000314:	20000028 	.word	0x20000028

08000318 <lcdClear>:

void lcdClear (void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b082      	sub	sp, #8
 800031c:	af00      	add	r7, sp, #0
	lcdSendCmd (0x80);
 800031e:	2080      	movs	r0, #128	; 0x80
 8000320:	f7ff ff7e 	bl	8000220 <lcdSendCmd>

	for (int i=0; i<70; i++)
 8000324:	2300      	movs	r3, #0
 8000326:	607b      	str	r3, [r7, #4]
 8000328:	e005      	b.n	8000336 <lcdClear+0x1e>
	{
		lcdSendData (' ');
 800032a:	2020      	movs	r0, #32
 800032c:	f7ff ffb6 	bl	800029c <lcdSendData>
	for (int i=0; i<70; i++)
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	3301      	adds	r3, #1
 8000334:	607b      	str	r3, [r7, #4]
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	2b45      	cmp	r3, #69	; 0x45
 800033a:	ddf6      	ble.n	800032a <lcdClear+0x12>
	}
}
 800033c:	46c0      	nop			; (mov r8, r8)
 800033e:	46c0      	nop			; (mov r8, r8)
 8000340:	46bd      	mov	sp, r7
 8000342:	b002      	add	sp, #8
 8000344:	bd80      	pop	{r7, pc}

08000346 <lcdPutCur>:

void lcdPutCur(int row, int col)
{
 8000346:	b580      	push	{r7, lr}
 8000348:	b082      	sub	sp, #8
 800034a:	af00      	add	r7, sp, #0
 800034c:	6078      	str	r0, [r7, #4]
 800034e:	6039      	str	r1, [r7, #0]
    switch (row)
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	2b00      	cmp	r3, #0
 8000354:	d003      	beq.n	800035e <lcdPutCur+0x18>
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	2b01      	cmp	r3, #1
 800035a:	d005      	beq.n	8000368 <lcdPutCur+0x22>
 800035c:	e009      	b.n	8000372 <lcdPutCur+0x2c>
    {
        case 0:
            col |= 0x80;
 800035e:	683b      	ldr	r3, [r7, #0]
 8000360:	2280      	movs	r2, #128	; 0x80
 8000362:	4313      	orrs	r3, r2
 8000364:	603b      	str	r3, [r7, #0]
            break;
 8000366:	e004      	b.n	8000372 <lcdPutCur+0x2c>
        case 1:
            col |= 0xC0;
 8000368:	683b      	ldr	r3, [r7, #0]
 800036a:	22c0      	movs	r2, #192	; 0xc0
 800036c:	4313      	orrs	r3, r2
 800036e:	603b      	str	r3, [r7, #0]
            break;
 8000370:	46c0      	nop			; (mov r8, r8)
    }

    lcdSendCmd (col);
 8000372:	683b      	ldr	r3, [r7, #0]
 8000374:	b2db      	uxtb	r3, r3
 8000376:	0018      	movs	r0, r3
 8000378:	f7ff ff52 	bl	8000220 <lcdSendCmd>
}
 800037c:	46c0      	nop			; (mov r8, r8)
 800037e:	46bd      	mov	sp, r7
 8000380:	b002      	add	sp, #8
 8000382:	bd80      	pop	{r7, pc}

08000384 <lcdInit>:


void lcdInit (void)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 8000388:	2032      	movs	r0, #50	; 0x32
 800038a:	f000 fa55 	bl	8000838 <HAL_Delay>
	lcdSendCmd(0x30);
 800038e:	2030      	movs	r0, #48	; 0x30
 8000390:	f7ff ff46 	bl	8000220 <lcdSendCmd>
	HAL_Delay(5);
 8000394:	2005      	movs	r0, #5
 8000396:	f000 fa4f 	bl	8000838 <HAL_Delay>
	lcdSendCmd(0x30);
 800039a:	2030      	movs	r0, #48	; 0x30
 800039c:	f7ff ff40 	bl	8000220 <lcdSendCmd>
	HAL_Delay(1);
 80003a0:	2001      	movs	r0, #1
 80003a2:	f000 fa49 	bl	8000838 <HAL_Delay>
	lcdSendCmd(0x30);
 80003a6:	2030      	movs	r0, #48	; 0x30
 80003a8:	f7ff ff3a 	bl	8000220 <lcdSendCmd>
	HAL_Delay(10);
 80003ac:	200a      	movs	r0, #10
 80003ae:	f000 fa43 	bl	8000838 <HAL_Delay>
	lcdSendCmd(0x20);
 80003b2:	2020      	movs	r0, #32
 80003b4:	f7ff ff34 	bl	8000220 <lcdSendCmd>
	HAL_Delay(10);
 80003b8:	200a      	movs	r0, #10
 80003ba:	f000 fa3d 	bl	8000838 <HAL_Delay>
	lcdSendCmd (0x28);
 80003be:	2028      	movs	r0, #40	; 0x28
 80003c0:	f7ff ff2e 	bl	8000220 <lcdSendCmd>
	HAL_Delay(1);
 80003c4:	2001      	movs	r0, #1
 80003c6:	f000 fa37 	bl	8000838 <HAL_Delay>
	lcdSendCmd (0x08);
 80003ca:	2008      	movs	r0, #8
 80003cc:	f7ff ff28 	bl	8000220 <lcdSendCmd>
	HAL_Delay(1);
 80003d0:	2001      	movs	r0, #1
 80003d2:	f000 fa31 	bl	8000838 <HAL_Delay>
	lcdSendCmd (0x01);
 80003d6:	2001      	movs	r0, #1
 80003d8:	f7ff ff22 	bl	8000220 <lcdSendCmd>
	HAL_Delay(1);
 80003dc:	2001      	movs	r0, #1
 80003de:	f000 fa2b 	bl	8000838 <HAL_Delay>
	HAL_Delay(1);
 80003e2:	2001      	movs	r0, #1
 80003e4:	f000 fa28 	bl	8000838 <HAL_Delay>
	lcdSendCmd (0x06);
 80003e8:	2006      	movs	r0, #6
 80003ea:	f7ff ff19 	bl	8000220 <lcdSendCmd>
	HAL_Delay(1);
 80003ee:	2001      	movs	r0, #1
 80003f0:	f000 fa22 	bl	8000838 <HAL_Delay>
	lcdSendCmd (0x0C);
 80003f4:	200c      	movs	r0, #12
 80003f6:	f7ff ff13 	bl	8000220 <lcdSendCmd>
}
 80003fa:	46c0      	nop			; (mov r8, r8)
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bd80      	pop	{r7, pc}

08000400 <lcdSendString>:

void lcdSendString (char *str)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b082      	sub	sp, #8
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
	while (*str) lcdSendData (*str++);
 8000408:	e006      	b.n	8000418 <lcdSendString+0x18>
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	1c5a      	adds	r2, r3, #1
 800040e:	607a      	str	r2, [r7, #4]
 8000410:	781b      	ldrb	r3, [r3, #0]
 8000412:	0018      	movs	r0, r3
 8000414:	f7ff ff42 	bl	800029c <lcdSendData>
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	781b      	ldrb	r3, [r3, #0]
 800041c:	2b00      	cmp	r3, #0
 800041e:	d1f4      	bne.n	800040a <lcdSendString+0xa>
}
 8000420:	46c0      	nop			; (mov r8, r8)
 8000422:	46c0      	nop			; (mov r8, r8)
 8000424:	46bd      	mov	sp, r7
 8000426:	b002      	add	sp, #8
 8000428:	bd80      	pop	{r7, pc}
	...

0800042c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000430:	f000 f99e 	bl	8000770 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000434:	f000 f81e 	bl	8000474 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000438:	f000 f8b6 	bl	80005a8 <MX_GPIO_Init>
  MX_I2C1_Init();
 800043c:	f000 f874 	bl	8000528 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  	lcdInit();
 8000440:	f7ff ffa0 	bl	8000384 <lcdInit>
  	lcdClear();
 8000444:	f7ff ff68 	bl	8000318 <lcdClear>
  	lcdPutCur(0,0);
 8000448:	2100      	movs	r1, #0
 800044a:	2000      	movs	r0, #0
 800044c:	f7ff ff7b 	bl	8000346 <lcdPutCur>
  	lcdSendString("ONUR BiLKE");
 8000450:	4b06      	ldr	r3, [pc, #24]	; (800046c <main+0x40>)
 8000452:	0018      	movs	r0, r3
 8000454:	f7ff ffd4 	bl	8000400 <lcdSendString>
  	lcdPutCur(1,0);
 8000458:	2100      	movs	r1, #0
 800045a:	2001      	movs	r0, #1
 800045c:	f7ff ff73 	bl	8000346 <lcdPutCur>
    lcdSendString("STM32 EXAMPLES");
 8000460:	4b03      	ldr	r3, [pc, #12]	; (8000470 <main+0x44>)
 8000462:	0018      	movs	r0, r3
 8000464:	f7ff ffcc 	bl	8000400 <lcdSendString>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000468:	e7fe      	b.n	8000468 <main+0x3c>
 800046a:	46c0      	nop			; (mov r8, r8)
 800046c:	08001ef0 	.word	0x08001ef0
 8000470:	08001efc 	.word	0x08001efc

08000474 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000474:	b590      	push	{r4, r7, lr}
 8000476:	b095      	sub	sp, #84	; 0x54
 8000478:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800047a:	2420      	movs	r4, #32
 800047c:	193b      	adds	r3, r7, r4
 800047e:	0018      	movs	r0, r3
 8000480:	2330      	movs	r3, #48	; 0x30
 8000482:	001a      	movs	r2, r3
 8000484:	2100      	movs	r1, #0
 8000486:	f001 fd1f 	bl	8001ec8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800048a:	2310      	movs	r3, #16
 800048c:	18fb      	adds	r3, r7, r3
 800048e:	0018      	movs	r0, r3
 8000490:	2310      	movs	r3, #16
 8000492:	001a      	movs	r2, r3
 8000494:	2100      	movs	r1, #0
 8000496:	f001 fd17 	bl	8001ec8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800049a:	003b      	movs	r3, r7
 800049c:	0018      	movs	r0, r3
 800049e:	2310      	movs	r3, #16
 80004a0:	001a      	movs	r2, r3
 80004a2:	2100      	movs	r1, #0
 80004a4:	f001 fd10 	bl	8001ec8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80004a8:	0021      	movs	r1, r4
 80004aa:	187b      	adds	r3, r7, r1
 80004ac:	2203      	movs	r2, #3
 80004ae:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80004b0:	187b      	adds	r3, r7, r1
 80004b2:	2201      	movs	r2, #1
 80004b4:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004b6:	187b      	adds	r3, r7, r1
 80004b8:	2201      	movs	r2, #1
 80004ba:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004bc:	187b      	adds	r3, r7, r1
 80004be:	2210      	movs	r2, #16
 80004c0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004c2:	187b      	adds	r3, r7, r1
 80004c4:	2200      	movs	r2, #0
 80004c6:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004c8:	187b      	adds	r3, r7, r1
 80004ca:	0018      	movs	r0, r3
 80004cc:	f000 ffbe 	bl	800144c <HAL_RCC_OscConfig>
 80004d0:	1e03      	subs	r3, r0, #0
 80004d2:	d001      	beq.n	80004d8 <SystemClock_Config+0x64>
  {
    Error_Handler();
 80004d4:	f000 f88e 	bl	80005f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004d8:	2110      	movs	r1, #16
 80004da:	187b      	adds	r3, r7, r1
 80004dc:	2207      	movs	r2, #7
 80004de:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80004e0:	187b      	adds	r3, r7, r1
 80004e2:	2201      	movs	r2, #1
 80004e4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004e6:	187b      	adds	r3, r7, r1
 80004e8:	2200      	movs	r2, #0
 80004ea:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004ec:	187b      	adds	r3, r7, r1
 80004ee:	2200      	movs	r2, #0
 80004f0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004f2:	187b      	adds	r3, r7, r1
 80004f4:	2100      	movs	r1, #0
 80004f6:	0018      	movs	r0, r3
 80004f8:	f001 fac2 	bl	8001a80 <HAL_RCC_ClockConfig>
 80004fc:	1e03      	subs	r3, r0, #0
 80004fe:	d001      	beq.n	8000504 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000500:	f000 f878 	bl	80005f4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000504:	003b      	movs	r3, r7
 8000506:	2220      	movs	r2, #32
 8000508:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800050a:	003b      	movs	r3, r7
 800050c:	2200      	movs	r2, #0
 800050e:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000510:	003b      	movs	r3, r7
 8000512:	0018      	movs	r0, r3
 8000514:	f001 fbe6 	bl	8001ce4 <HAL_RCCEx_PeriphCLKConfig>
 8000518:	1e03      	subs	r3, r0, #0
 800051a:	d001      	beq.n	8000520 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800051c:	f000 f86a 	bl	80005f4 <Error_Handler>
  }
}
 8000520:	46c0      	nop			; (mov r8, r8)
 8000522:	46bd      	mov	sp, r7
 8000524:	b015      	add	sp, #84	; 0x54
 8000526:	bd90      	pop	{r4, r7, pc}

08000528 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800052c:	4b1b      	ldr	r3, [pc, #108]	; (800059c <MX_I2C1_Init+0x74>)
 800052e:	4a1c      	ldr	r2, [pc, #112]	; (80005a0 <MX_I2C1_Init+0x78>)
 8000530:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000532:	4b1a      	ldr	r3, [pc, #104]	; (800059c <MX_I2C1_Init+0x74>)
 8000534:	4a1b      	ldr	r2, [pc, #108]	; (80005a4 <MX_I2C1_Init+0x7c>)
 8000536:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000538:	4b18      	ldr	r3, [pc, #96]	; (800059c <MX_I2C1_Init+0x74>)
 800053a:	2200      	movs	r2, #0
 800053c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800053e:	4b17      	ldr	r3, [pc, #92]	; (800059c <MX_I2C1_Init+0x74>)
 8000540:	2201      	movs	r2, #1
 8000542:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000544:	4b15      	ldr	r3, [pc, #84]	; (800059c <MX_I2C1_Init+0x74>)
 8000546:	2200      	movs	r2, #0
 8000548:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800054a:	4b14      	ldr	r3, [pc, #80]	; (800059c <MX_I2C1_Init+0x74>)
 800054c:	2200      	movs	r2, #0
 800054e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000550:	4b12      	ldr	r3, [pc, #72]	; (800059c <MX_I2C1_Init+0x74>)
 8000552:	2200      	movs	r2, #0
 8000554:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000556:	4b11      	ldr	r3, [pc, #68]	; (800059c <MX_I2C1_Init+0x74>)
 8000558:	2200      	movs	r2, #0
 800055a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800055c:	4b0f      	ldr	r3, [pc, #60]	; (800059c <MX_I2C1_Init+0x74>)
 800055e:	2200      	movs	r2, #0
 8000560:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000562:	4b0e      	ldr	r3, [pc, #56]	; (800059c <MX_I2C1_Init+0x74>)
 8000564:	0018      	movs	r0, r3
 8000566:	f000 fbaf 	bl	8000cc8 <HAL_I2C_Init>
 800056a:	1e03      	subs	r3, r0, #0
 800056c:	d001      	beq.n	8000572 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800056e:	f000 f841 	bl	80005f4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000572:	4b0a      	ldr	r3, [pc, #40]	; (800059c <MX_I2C1_Init+0x74>)
 8000574:	2100      	movs	r1, #0
 8000576:	0018      	movs	r0, r3
 8000578:	f000 fed0 	bl	800131c <HAL_I2CEx_ConfigAnalogFilter>
 800057c:	1e03      	subs	r3, r0, #0
 800057e:	d001      	beq.n	8000584 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000580:	f000 f838 	bl	80005f4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000584:	4b05      	ldr	r3, [pc, #20]	; (800059c <MX_I2C1_Init+0x74>)
 8000586:	2100      	movs	r1, #0
 8000588:	0018      	movs	r0, r3
 800058a:	f000 ff13 	bl	80013b4 <HAL_I2CEx_ConfigDigitalFilter>
 800058e:	1e03      	subs	r3, r0, #0
 8000590:	d001      	beq.n	8000596 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000592:	f000 f82f 	bl	80005f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000596:	46c0      	nop			; (mov r8, r8)
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	20000028 	.word	0x20000028
 80005a0:	40005400 	.word	0x40005400
 80005a4:	2000090e 	.word	0x2000090e

080005a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005ae:	4b10      	ldr	r3, [pc, #64]	; (80005f0 <MX_GPIO_Init+0x48>)
 80005b0:	695a      	ldr	r2, [r3, #20]
 80005b2:	4b0f      	ldr	r3, [pc, #60]	; (80005f0 <MX_GPIO_Init+0x48>)
 80005b4:	2180      	movs	r1, #128	; 0x80
 80005b6:	03c9      	lsls	r1, r1, #15
 80005b8:	430a      	orrs	r2, r1
 80005ba:	615a      	str	r2, [r3, #20]
 80005bc:	4b0c      	ldr	r3, [pc, #48]	; (80005f0 <MX_GPIO_Init+0x48>)
 80005be:	695a      	ldr	r2, [r3, #20]
 80005c0:	2380      	movs	r3, #128	; 0x80
 80005c2:	03db      	lsls	r3, r3, #15
 80005c4:	4013      	ands	r3, r2
 80005c6:	607b      	str	r3, [r7, #4]
 80005c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ca:	4b09      	ldr	r3, [pc, #36]	; (80005f0 <MX_GPIO_Init+0x48>)
 80005cc:	695a      	ldr	r2, [r3, #20]
 80005ce:	4b08      	ldr	r3, [pc, #32]	; (80005f0 <MX_GPIO_Init+0x48>)
 80005d0:	2180      	movs	r1, #128	; 0x80
 80005d2:	0289      	lsls	r1, r1, #10
 80005d4:	430a      	orrs	r2, r1
 80005d6:	615a      	str	r2, [r3, #20]
 80005d8:	4b05      	ldr	r3, [pc, #20]	; (80005f0 <MX_GPIO_Init+0x48>)
 80005da:	695a      	ldr	r2, [r3, #20]
 80005dc:	2380      	movs	r3, #128	; 0x80
 80005de:	029b      	lsls	r3, r3, #10
 80005e0:	4013      	ands	r3, r2
 80005e2:	603b      	str	r3, [r7, #0]
 80005e4:	683b      	ldr	r3, [r7, #0]

}
 80005e6:	46c0      	nop			; (mov r8, r8)
 80005e8:	46bd      	mov	sp, r7
 80005ea:	b002      	add	sp, #8
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	46c0      	nop			; (mov r8, r8)
 80005f0:	40021000 	.word	0x40021000

080005f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005f8:	b672      	cpsid	i
}
 80005fa:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005fc:	e7fe      	b.n	80005fc <Error_Handler+0x8>
	...

08000600 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000606:	4b0f      	ldr	r3, [pc, #60]	; (8000644 <HAL_MspInit+0x44>)
 8000608:	699a      	ldr	r2, [r3, #24]
 800060a:	4b0e      	ldr	r3, [pc, #56]	; (8000644 <HAL_MspInit+0x44>)
 800060c:	2101      	movs	r1, #1
 800060e:	430a      	orrs	r2, r1
 8000610:	619a      	str	r2, [r3, #24]
 8000612:	4b0c      	ldr	r3, [pc, #48]	; (8000644 <HAL_MspInit+0x44>)
 8000614:	699b      	ldr	r3, [r3, #24]
 8000616:	2201      	movs	r2, #1
 8000618:	4013      	ands	r3, r2
 800061a:	607b      	str	r3, [r7, #4]
 800061c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800061e:	4b09      	ldr	r3, [pc, #36]	; (8000644 <HAL_MspInit+0x44>)
 8000620:	69da      	ldr	r2, [r3, #28]
 8000622:	4b08      	ldr	r3, [pc, #32]	; (8000644 <HAL_MspInit+0x44>)
 8000624:	2180      	movs	r1, #128	; 0x80
 8000626:	0549      	lsls	r1, r1, #21
 8000628:	430a      	orrs	r2, r1
 800062a:	61da      	str	r2, [r3, #28]
 800062c:	4b05      	ldr	r3, [pc, #20]	; (8000644 <HAL_MspInit+0x44>)
 800062e:	69da      	ldr	r2, [r3, #28]
 8000630:	2380      	movs	r3, #128	; 0x80
 8000632:	055b      	lsls	r3, r3, #21
 8000634:	4013      	ands	r3, r2
 8000636:	603b      	str	r3, [r7, #0]
 8000638:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800063a:	46c0      	nop			; (mov r8, r8)
 800063c:	46bd      	mov	sp, r7
 800063e:	b002      	add	sp, #8
 8000640:	bd80      	pop	{r7, pc}
 8000642:	46c0      	nop			; (mov r8, r8)
 8000644:	40021000 	.word	0x40021000

08000648 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000648:	b590      	push	{r4, r7, lr}
 800064a:	b08b      	sub	sp, #44	; 0x2c
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000650:	2414      	movs	r4, #20
 8000652:	193b      	adds	r3, r7, r4
 8000654:	0018      	movs	r0, r3
 8000656:	2314      	movs	r3, #20
 8000658:	001a      	movs	r2, r3
 800065a:	2100      	movs	r1, #0
 800065c:	f001 fc34 	bl	8001ec8 <memset>
  if(hi2c->Instance==I2C1)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a1d      	ldr	r2, [pc, #116]	; (80006dc <HAL_I2C_MspInit+0x94>)
 8000666:	4293      	cmp	r3, r2
 8000668:	d133      	bne.n	80006d2 <HAL_I2C_MspInit+0x8a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800066a:	4b1d      	ldr	r3, [pc, #116]	; (80006e0 <HAL_I2C_MspInit+0x98>)
 800066c:	695a      	ldr	r2, [r3, #20]
 800066e:	4b1c      	ldr	r3, [pc, #112]	; (80006e0 <HAL_I2C_MspInit+0x98>)
 8000670:	2180      	movs	r1, #128	; 0x80
 8000672:	0289      	lsls	r1, r1, #10
 8000674:	430a      	orrs	r2, r1
 8000676:	615a      	str	r2, [r3, #20]
 8000678:	4b19      	ldr	r3, [pc, #100]	; (80006e0 <HAL_I2C_MspInit+0x98>)
 800067a:	695a      	ldr	r2, [r3, #20]
 800067c:	2380      	movs	r3, #128	; 0x80
 800067e:	029b      	lsls	r3, r3, #10
 8000680:	4013      	ands	r3, r2
 8000682:	613b      	str	r3, [r7, #16]
 8000684:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000686:	193b      	adds	r3, r7, r4
 8000688:	22c0      	movs	r2, #192	; 0xc0
 800068a:	00d2      	lsls	r2, r2, #3
 800068c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800068e:	0021      	movs	r1, r4
 8000690:	187b      	adds	r3, r7, r1
 8000692:	2212      	movs	r2, #18
 8000694:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000696:	187b      	adds	r3, r7, r1
 8000698:	2200      	movs	r2, #0
 800069a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800069c:	187b      	adds	r3, r7, r1
 800069e:	2203      	movs	r2, #3
 80006a0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80006a2:	187b      	adds	r3, r7, r1
 80006a4:	2204      	movs	r2, #4
 80006a6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a8:	187a      	adds	r2, r7, r1
 80006aa:	2390      	movs	r3, #144	; 0x90
 80006ac:	05db      	lsls	r3, r3, #23
 80006ae:	0011      	movs	r1, r2
 80006b0:	0018      	movs	r0, r3
 80006b2:	f000 f999 	bl	80009e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80006b6:	4b0a      	ldr	r3, [pc, #40]	; (80006e0 <HAL_I2C_MspInit+0x98>)
 80006b8:	69da      	ldr	r2, [r3, #28]
 80006ba:	4b09      	ldr	r3, [pc, #36]	; (80006e0 <HAL_I2C_MspInit+0x98>)
 80006bc:	2180      	movs	r1, #128	; 0x80
 80006be:	0389      	lsls	r1, r1, #14
 80006c0:	430a      	orrs	r2, r1
 80006c2:	61da      	str	r2, [r3, #28]
 80006c4:	4b06      	ldr	r3, [pc, #24]	; (80006e0 <HAL_I2C_MspInit+0x98>)
 80006c6:	69da      	ldr	r2, [r3, #28]
 80006c8:	2380      	movs	r3, #128	; 0x80
 80006ca:	039b      	lsls	r3, r3, #14
 80006cc:	4013      	ands	r3, r2
 80006ce:	60fb      	str	r3, [r7, #12]
 80006d0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80006d2:	46c0      	nop			; (mov r8, r8)
 80006d4:	46bd      	mov	sp, r7
 80006d6:	b00b      	add	sp, #44	; 0x2c
 80006d8:	bd90      	pop	{r4, r7, pc}
 80006da:	46c0      	nop			; (mov r8, r8)
 80006dc:	40005400 	.word	0x40005400
 80006e0:	40021000 	.word	0x40021000

080006e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006e8:	e7fe      	b.n	80006e8 <NMI_Handler+0x4>

080006ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006ea:	b580      	push	{r7, lr}
 80006ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006ee:	e7fe      	b.n	80006ee <HardFault_Handler+0x4>

080006f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006f4:	46c0      	nop			; (mov r8, r8)
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}

080006fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006fa:	b580      	push	{r7, lr}
 80006fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006fe:	46c0      	nop			; (mov r8, r8)
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}

08000704 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000708:	f000 f87a 	bl	8000800 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800070c:	46c0      	nop			; (mov r8, r8)
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}

08000712 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000712:	b580      	push	{r7, lr}
 8000714:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000716:	46c0      	nop			; (mov r8, r8)
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}

0800071c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800071c:	480d      	ldr	r0, [pc, #52]	; (8000754 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800071e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000720:	480d      	ldr	r0, [pc, #52]	; (8000758 <LoopForever+0x6>)
  ldr r1, =_edata
 8000722:	490e      	ldr	r1, [pc, #56]	; (800075c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000724:	4a0e      	ldr	r2, [pc, #56]	; (8000760 <LoopForever+0xe>)
  movs r3, #0
 8000726:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000728:	e002      	b.n	8000730 <LoopCopyDataInit>

0800072a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800072a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800072c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800072e:	3304      	adds	r3, #4

08000730 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000730:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000732:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000734:	d3f9      	bcc.n	800072a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000736:	4a0b      	ldr	r2, [pc, #44]	; (8000764 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000738:	4c0b      	ldr	r4, [pc, #44]	; (8000768 <LoopForever+0x16>)
  movs r3, #0
 800073a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800073c:	e001      	b.n	8000742 <LoopFillZerobss>

0800073e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800073e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000740:	3204      	adds	r2, #4

08000742 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000742:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000744:	d3fb      	bcc.n	800073e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000746:	f7ff ffe4 	bl	8000712 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800074a:	f001 fb99 	bl	8001e80 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800074e:	f7ff fe6d 	bl	800042c <main>

08000752 <LoopForever>:

LoopForever:
    b LoopForever
 8000752:	e7fe      	b.n	8000752 <LoopForever>
  ldr   r0, =_estack
 8000754:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000758:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800075c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000760:	08001f44 	.word	0x08001f44
  ldr r2, =_sbss
 8000764:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000768:	20000078 	.word	0x20000078

0800076c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800076c:	e7fe      	b.n	800076c <ADC1_IRQHandler>
	...

08000770 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000774:	4b07      	ldr	r3, [pc, #28]	; (8000794 <HAL_Init+0x24>)
 8000776:	681a      	ldr	r2, [r3, #0]
 8000778:	4b06      	ldr	r3, [pc, #24]	; (8000794 <HAL_Init+0x24>)
 800077a:	2110      	movs	r1, #16
 800077c:	430a      	orrs	r2, r1
 800077e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000780:	2003      	movs	r0, #3
 8000782:	f000 f809 	bl	8000798 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000786:	f7ff ff3b 	bl	8000600 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800078a:	2300      	movs	r3, #0
}
 800078c:	0018      	movs	r0, r3
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	46c0      	nop			; (mov r8, r8)
 8000794:	40022000 	.word	0x40022000

08000798 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000798:	b590      	push	{r4, r7, lr}
 800079a:	b083      	sub	sp, #12
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007a0:	4b14      	ldr	r3, [pc, #80]	; (80007f4 <HAL_InitTick+0x5c>)
 80007a2:	681c      	ldr	r4, [r3, #0]
 80007a4:	4b14      	ldr	r3, [pc, #80]	; (80007f8 <HAL_InitTick+0x60>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	0019      	movs	r1, r3
 80007aa:	23fa      	movs	r3, #250	; 0xfa
 80007ac:	0098      	lsls	r0, r3, #2
 80007ae:	f7ff fcab 	bl	8000108 <__udivsi3>
 80007b2:	0003      	movs	r3, r0
 80007b4:	0019      	movs	r1, r3
 80007b6:	0020      	movs	r0, r4
 80007b8:	f7ff fca6 	bl	8000108 <__udivsi3>
 80007bc:	0003      	movs	r3, r0
 80007be:	0018      	movs	r0, r3
 80007c0:	f000 f905 	bl	80009ce <HAL_SYSTICK_Config>
 80007c4:	1e03      	subs	r3, r0, #0
 80007c6:	d001      	beq.n	80007cc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80007c8:	2301      	movs	r3, #1
 80007ca:	e00f      	b.n	80007ec <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	2b03      	cmp	r3, #3
 80007d0:	d80b      	bhi.n	80007ea <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007d2:	6879      	ldr	r1, [r7, #4]
 80007d4:	2301      	movs	r3, #1
 80007d6:	425b      	negs	r3, r3
 80007d8:	2200      	movs	r2, #0
 80007da:	0018      	movs	r0, r3
 80007dc:	f000 f8e2 	bl	80009a4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007e0:	4b06      	ldr	r3, [pc, #24]	; (80007fc <HAL_InitTick+0x64>)
 80007e2:	687a      	ldr	r2, [r7, #4]
 80007e4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80007e6:	2300      	movs	r3, #0
 80007e8:	e000      	b.n	80007ec <HAL_InitTick+0x54>
    return HAL_ERROR;
 80007ea:	2301      	movs	r3, #1
}
 80007ec:	0018      	movs	r0, r3
 80007ee:	46bd      	mov	sp, r7
 80007f0:	b003      	add	sp, #12
 80007f2:	bd90      	pop	{r4, r7, pc}
 80007f4:	20000000 	.word	0x20000000
 80007f8:	20000008 	.word	0x20000008
 80007fc:	20000004 	.word	0x20000004

08000800 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000804:	4b05      	ldr	r3, [pc, #20]	; (800081c <HAL_IncTick+0x1c>)
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	001a      	movs	r2, r3
 800080a:	4b05      	ldr	r3, [pc, #20]	; (8000820 <HAL_IncTick+0x20>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	18d2      	adds	r2, r2, r3
 8000810:	4b03      	ldr	r3, [pc, #12]	; (8000820 <HAL_IncTick+0x20>)
 8000812:	601a      	str	r2, [r3, #0]
}
 8000814:	46c0      	nop			; (mov r8, r8)
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	46c0      	nop			; (mov r8, r8)
 800081c:	20000008 	.word	0x20000008
 8000820:	20000074 	.word	0x20000074

08000824 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  return uwTick;
 8000828:	4b02      	ldr	r3, [pc, #8]	; (8000834 <HAL_GetTick+0x10>)
 800082a:	681b      	ldr	r3, [r3, #0]
}
 800082c:	0018      	movs	r0, r3
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	46c0      	nop			; (mov r8, r8)
 8000834:	20000074 	.word	0x20000074

08000838 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b084      	sub	sp, #16
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000840:	f7ff fff0 	bl	8000824 <HAL_GetTick>
 8000844:	0003      	movs	r3, r0
 8000846:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	3301      	adds	r3, #1
 8000850:	d005      	beq.n	800085e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000852:	4b0a      	ldr	r3, [pc, #40]	; (800087c <HAL_Delay+0x44>)
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	001a      	movs	r2, r3
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	189b      	adds	r3, r3, r2
 800085c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800085e:	46c0      	nop			; (mov r8, r8)
 8000860:	f7ff ffe0 	bl	8000824 <HAL_GetTick>
 8000864:	0002      	movs	r2, r0
 8000866:	68bb      	ldr	r3, [r7, #8]
 8000868:	1ad3      	subs	r3, r2, r3
 800086a:	68fa      	ldr	r2, [r7, #12]
 800086c:	429a      	cmp	r2, r3
 800086e:	d8f7      	bhi.n	8000860 <HAL_Delay+0x28>
  {
  }
}
 8000870:	46c0      	nop			; (mov r8, r8)
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	46bd      	mov	sp, r7
 8000876:	b004      	add	sp, #16
 8000878:	bd80      	pop	{r7, pc}
 800087a:	46c0      	nop			; (mov r8, r8)
 800087c:	20000008 	.word	0x20000008

08000880 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000880:	b590      	push	{r4, r7, lr}
 8000882:	b083      	sub	sp, #12
 8000884:	af00      	add	r7, sp, #0
 8000886:	0002      	movs	r2, r0
 8000888:	6039      	str	r1, [r7, #0]
 800088a:	1dfb      	adds	r3, r7, #7
 800088c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800088e:	1dfb      	adds	r3, r7, #7
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	2b7f      	cmp	r3, #127	; 0x7f
 8000894:	d828      	bhi.n	80008e8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000896:	4a2f      	ldr	r2, [pc, #188]	; (8000954 <__NVIC_SetPriority+0xd4>)
 8000898:	1dfb      	adds	r3, r7, #7
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	b25b      	sxtb	r3, r3
 800089e:	089b      	lsrs	r3, r3, #2
 80008a0:	33c0      	adds	r3, #192	; 0xc0
 80008a2:	009b      	lsls	r3, r3, #2
 80008a4:	589b      	ldr	r3, [r3, r2]
 80008a6:	1dfa      	adds	r2, r7, #7
 80008a8:	7812      	ldrb	r2, [r2, #0]
 80008aa:	0011      	movs	r1, r2
 80008ac:	2203      	movs	r2, #3
 80008ae:	400a      	ands	r2, r1
 80008b0:	00d2      	lsls	r2, r2, #3
 80008b2:	21ff      	movs	r1, #255	; 0xff
 80008b4:	4091      	lsls	r1, r2
 80008b6:	000a      	movs	r2, r1
 80008b8:	43d2      	mvns	r2, r2
 80008ba:	401a      	ands	r2, r3
 80008bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	019b      	lsls	r3, r3, #6
 80008c2:	22ff      	movs	r2, #255	; 0xff
 80008c4:	401a      	ands	r2, r3
 80008c6:	1dfb      	adds	r3, r7, #7
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	0018      	movs	r0, r3
 80008cc:	2303      	movs	r3, #3
 80008ce:	4003      	ands	r3, r0
 80008d0:	00db      	lsls	r3, r3, #3
 80008d2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008d4:	481f      	ldr	r0, [pc, #124]	; (8000954 <__NVIC_SetPriority+0xd4>)
 80008d6:	1dfb      	adds	r3, r7, #7
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	b25b      	sxtb	r3, r3
 80008dc:	089b      	lsrs	r3, r3, #2
 80008de:	430a      	orrs	r2, r1
 80008e0:	33c0      	adds	r3, #192	; 0xc0
 80008e2:	009b      	lsls	r3, r3, #2
 80008e4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80008e6:	e031      	b.n	800094c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008e8:	4a1b      	ldr	r2, [pc, #108]	; (8000958 <__NVIC_SetPriority+0xd8>)
 80008ea:	1dfb      	adds	r3, r7, #7
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	0019      	movs	r1, r3
 80008f0:	230f      	movs	r3, #15
 80008f2:	400b      	ands	r3, r1
 80008f4:	3b08      	subs	r3, #8
 80008f6:	089b      	lsrs	r3, r3, #2
 80008f8:	3306      	adds	r3, #6
 80008fa:	009b      	lsls	r3, r3, #2
 80008fc:	18d3      	adds	r3, r2, r3
 80008fe:	3304      	adds	r3, #4
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	1dfa      	adds	r2, r7, #7
 8000904:	7812      	ldrb	r2, [r2, #0]
 8000906:	0011      	movs	r1, r2
 8000908:	2203      	movs	r2, #3
 800090a:	400a      	ands	r2, r1
 800090c:	00d2      	lsls	r2, r2, #3
 800090e:	21ff      	movs	r1, #255	; 0xff
 8000910:	4091      	lsls	r1, r2
 8000912:	000a      	movs	r2, r1
 8000914:	43d2      	mvns	r2, r2
 8000916:	401a      	ands	r2, r3
 8000918:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	019b      	lsls	r3, r3, #6
 800091e:	22ff      	movs	r2, #255	; 0xff
 8000920:	401a      	ands	r2, r3
 8000922:	1dfb      	adds	r3, r7, #7
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	0018      	movs	r0, r3
 8000928:	2303      	movs	r3, #3
 800092a:	4003      	ands	r3, r0
 800092c:	00db      	lsls	r3, r3, #3
 800092e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000930:	4809      	ldr	r0, [pc, #36]	; (8000958 <__NVIC_SetPriority+0xd8>)
 8000932:	1dfb      	adds	r3, r7, #7
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	001c      	movs	r4, r3
 8000938:	230f      	movs	r3, #15
 800093a:	4023      	ands	r3, r4
 800093c:	3b08      	subs	r3, #8
 800093e:	089b      	lsrs	r3, r3, #2
 8000940:	430a      	orrs	r2, r1
 8000942:	3306      	adds	r3, #6
 8000944:	009b      	lsls	r3, r3, #2
 8000946:	18c3      	adds	r3, r0, r3
 8000948:	3304      	adds	r3, #4
 800094a:	601a      	str	r2, [r3, #0]
}
 800094c:	46c0      	nop			; (mov r8, r8)
 800094e:	46bd      	mov	sp, r7
 8000950:	b003      	add	sp, #12
 8000952:	bd90      	pop	{r4, r7, pc}
 8000954:	e000e100 	.word	0xe000e100
 8000958:	e000ed00 	.word	0xe000ed00

0800095c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	1e5a      	subs	r2, r3, #1
 8000968:	2380      	movs	r3, #128	; 0x80
 800096a:	045b      	lsls	r3, r3, #17
 800096c:	429a      	cmp	r2, r3
 800096e:	d301      	bcc.n	8000974 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000970:	2301      	movs	r3, #1
 8000972:	e010      	b.n	8000996 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000974:	4b0a      	ldr	r3, [pc, #40]	; (80009a0 <SysTick_Config+0x44>)
 8000976:	687a      	ldr	r2, [r7, #4]
 8000978:	3a01      	subs	r2, #1
 800097a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800097c:	2301      	movs	r3, #1
 800097e:	425b      	negs	r3, r3
 8000980:	2103      	movs	r1, #3
 8000982:	0018      	movs	r0, r3
 8000984:	f7ff ff7c 	bl	8000880 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000988:	4b05      	ldr	r3, [pc, #20]	; (80009a0 <SysTick_Config+0x44>)
 800098a:	2200      	movs	r2, #0
 800098c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800098e:	4b04      	ldr	r3, [pc, #16]	; (80009a0 <SysTick_Config+0x44>)
 8000990:	2207      	movs	r2, #7
 8000992:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000994:	2300      	movs	r3, #0
}
 8000996:	0018      	movs	r0, r3
 8000998:	46bd      	mov	sp, r7
 800099a:	b002      	add	sp, #8
 800099c:	bd80      	pop	{r7, pc}
 800099e:	46c0      	nop			; (mov r8, r8)
 80009a0:	e000e010 	.word	0xe000e010

080009a4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	60b9      	str	r1, [r7, #8]
 80009ac:	607a      	str	r2, [r7, #4]
 80009ae:	210f      	movs	r1, #15
 80009b0:	187b      	adds	r3, r7, r1
 80009b2:	1c02      	adds	r2, r0, #0
 80009b4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80009b6:	68ba      	ldr	r2, [r7, #8]
 80009b8:	187b      	adds	r3, r7, r1
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	b25b      	sxtb	r3, r3
 80009be:	0011      	movs	r1, r2
 80009c0:	0018      	movs	r0, r3
 80009c2:	f7ff ff5d 	bl	8000880 <__NVIC_SetPriority>
}
 80009c6:	46c0      	nop			; (mov r8, r8)
 80009c8:	46bd      	mov	sp, r7
 80009ca:	b004      	add	sp, #16
 80009cc:	bd80      	pop	{r7, pc}

080009ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009ce:	b580      	push	{r7, lr}
 80009d0:	b082      	sub	sp, #8
 80009d2:	af00      	add	r7, sp, #0
 80009d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	0018      	movs	r0, r3
 80009da:	f7ff ffbf 	bl	800095c <SysTick_Config>
 80009de:	0003      	movs	r3, r0
}
 80009e0:	0018      	movs	r0, r3
 80009e2:	46bd      	mov	sp, r7
 80009e4:	b002      	add	sp, #8
 80009e6:	bd80      	pop	{r7, pc}

080009e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b086      	sub	sp, #24
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
 80009f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009f2:	2300      	movs	r3, #0
 80009f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009f6:	e14f      	b.n	8000c98 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	2101      	movs	r1, #1
 80009fe:	697a      	ldr	r2, [r7, #20]
 8000a00:	4091      	lsls	r1, r2
 8000a02:	000a      	movs	r2, r1
 8000a04:	4013      	ands	r3, r2
 8000a06:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d100      	bne.n	8000a10 <HAL_GPIO_Init+0x28>
 8000a0e:	e140      	b.n	8000c92 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	2203      	movs	r2, #3
 8000a16:	4013      	ands	r3, r2
 8000a18:	2b01      	cmp	r3, #1
 8000a1a:	d005      	beq.n	8000a28 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	685b      	ldr	r3, [r3, #4]
 8000a20:	2203      	movs	r2, #3
 8000a22:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000a24:	2b02      	cmp	r3, #2
 8000a26:	d130      	bne.n	8000a8a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	689b      	ldr	r3, [r3, #8]
 8000a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	005b      	lsls	r3, r3, #1
 8000a32:	2203      	movs	r2, #3
 8000a34:	409a      	lsls	r2, r3
 8000a36:	0013      	movs	r3, r2
 8000a38:	43da      	mvns	r2, r3
 8000a3a:	693b      	ldr	r3, [r7, #16]
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	68da      	ldr	r2, [r3, #12]
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	005b      	lsls	r3, r3, #1
 8000a48:	409a      	lsls	r2, r3
 8000a4a:	0013      	movs	r3, r2
 8000a4c:	693a      	ldr	r2, [r7, #16]
 8000a4e:	4313      	orrs	r3, r2
 8000a50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	693a      	ldr	r2, [r7, #16]
 8000a56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	685b      	ldr	r3, [r3, #4]
 8000a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a5e:	2201      	movs	r2, #1
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	409a      	lsls	r2, r3
 8000a64:	0013      	movs	r3, r2
 8000a66:	43da      	mvns	r2, r3
 8000a68:	693b      	ldr	r3, [r7, #16]
 8000a6a:	4013      	ands	r3, r2
 8000a6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	685b      	ldr	r3, [r3, #4]
 8000a72:	091b      	lsrs	r3, r3, #4
 8000a74:	2201      	movs	r2, #1
 8000a76:	401a      	ands	r2, r3
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	409a      	lsls	r2, r3
 8000a7c:	0013      	movs	r3, r2
 8000a7e:	693a      	ldr	r2, [r7, #16]
 8000a80:	4313      	orrs	r3, r2
 8000a82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	693a      	ldr	r2, [r7, #16]
 8000a88:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	685b      	ldr	r3, [r3, #4]
 8000a8e:	2203      	movs	r2, #3
 8000a90:	4013      	ands	r3, r2
 8000a92:	2b03      	cmp	r3, #3
 8000a94:	d017      	beq.n	8000ac6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	68db      	ldr	r3, [r3, #12]
 8000a9a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	005b      	lsls	r3, r3, #1
 8000aa0:	2203      	movs	r2, #3
 8000aa2:	409a      	lsls	r2, r3
 8000aa4:	0013      	movs	r3, r2
 8000aa6:	43da      	mvns	r2, r3
 8000aa8:	693b      	ldr	r3, [r7, #16]
 8000aaa:	4013      	ands	r3, r2
 8000aac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	689a      	ldr	r2, [r3, #8]
 8000ab2:	697b      	ldr	r3, [r7, #20]
 8000ab4:	005b      	lsls	r3, r3, #1
 8000ab6:	409a      	lsls	r2, r3
 8000ab8:	0013      	movs	r3, r2
 8000aba:	693a      	ldr	r2, [r7, #16]
 8000abc:	4313      	orrs	r3, r2
 8000abe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	693a      	ldr	r2, [r7, #16]
 8000ac4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	685b      	ldr	r3, [r3, #4]
 8000aca:	2203      	movs	r2, #3
 8000acc:	4013      	ands	r3, r2
 8000ace:	2b02      	cmp	r3, #2
 8000ad0:	d123      	bne.n	8000b1a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ad2:	697b      	ldr	r3, [r7, #20]
 8000ad4:	08da      	lsrs	r2, r3, #3
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	3208      	adds	r2, #8
 8000ada:	0092      	lsls	r2, r2, #2
 8000adc:	58d3      	ldr	r3, [r2, r3]
 8000ade:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ae0:	697b      	ldr	r3, [r7, #20]
 8000ae2:	2207      	movs	r2, #7
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	009b      	lsls	r3, r3, #2
 8000ae8:	220f      	movs	r2, #15
 8000aea:	409a      	lsls	r2, r3
 8000aec:	0013      	movs	r3, r2
 8000aee:	43da      	mvns	r2, r3
 8000af0:	693b      	ldr	r3, [r7, #16]
 8000af2:	4013      	ands	r3, r2
 8000af4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	691a      	ldr	r2, [r3, #16]
 8000afa:	697b      	ldr	r3, [r7, #20]
 8000afc:	2107      	movs	r1, #7
 8000afe:	400b      	ands	r3, r1
 8000b00:	009b      	lsls	r3, r3, #2
 8000b02:	409a      	lsls	r2, r3
 8000b04:	0013      	movs	r3, r2
 8000b06:	693a      	ldr	r2, [r7, #16]
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b0c:	697b      	ldr	r3, [r7, #20]
 8000b0e:	08da      	lsrs	r2, r3, #3
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	3208      	adds	r2, #8
 8000b14:	0092      	lsls	r2, r2, #2
 8000b16:	6939      	ldr	r1, [r7, #16]
 8000b18:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b20:	697b      	ldr	r3, [r7, #20]
 8000b22:	005b      	lsls	r3, r3, #1
 8000b24:	2203      	movs	r2, #3
 8000b26:	409a      	lsls	r2, r3
 8000b28:	0013      	movs	r3, r2
 8000b2a:	43da      	mvns	r2, r3
 8000b2c:	693b      	ldr	r3, [r7, #16]
 8000b2e:	4013      	ands	r3, r2
 8000b30:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	685b      	ldr	r3, [r3, #4]
 8000b36:	2203      	movs	r2, #3
 8000b38:	401a      	ands	r2, r3
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	005b      	lsls	r3, r3, #1
 8000b3e:	409a      	lsls	r2, r3
 8000b40:	0013      	movs	r3, r2
 8000b42:	693a      	ldr	r2, [r7, #16]
 8000b44:	4313      	orrs	r3, r2
 8000b46:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	693a      	ldr	r2, [r7, #16]
 8000b4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	685a      	ldr	r2, [r3, #4]
 8000b52:	23c0      	movs	r3, #192	; 0xc0
 8000b54:	029b      	lsls	r3, r3, #10
 8000b56:	4013      	ands	r3, r2
 8000b58:	d100      	bne.n	8000b5c <HAL_GPIO_Init+0x174>
 8000b5a:	e09a      	b.n	8000c92 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b5c:	4b54      	ldr	r3, [pc, #336]	; (8000cb0 <HAL_GPIO_Init+0x2c8>)
 8000b5e:	699a      	ldr	r2, [r3, #24]
 8000b60:	4b53      	ldr	r3, [pc, #332]	; (8000cb0 <HAL_GPIO_Init+0x2c8>)
 8000b62:	2101      	movs	r1, #1
 8000b64:	430a      	orrs	r2, r1
 8000b66:	619a      	str	r2, [r3, #24]
 8000b68:	4b51      	ldr	r3, [pc, #324]	; (8000cb0 <HAL_GPIO_Init+0x2c8>)
 8000b6a:	699b      	ldr	r3, [r3, #24]
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	4013      	ands	r3, r2
 8000b70:	60bb      	str	r3, [r7, #8]
 8000b72:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b74:	4a4f      	ldr	r2, [pc, #316]	; (8000cb4 <HAL_GPIO_Init+0x2cc>)
 8000b76:	697b      	ldr	r3, [r7, #20]
 8000b78:	089b      	lsrs	r3, r3, #2
 8000b7a:	3302      	adds	r3, #2
 8000b7c:	009b      	lsls	r3, r3, #2
 8000b7e:	589b      	ldr	r3, [r3, r2]
 8000b80:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	2203      	movs	r2, #3
 8000b86:	4013      	ands	r3, r2
 8000b88:	009b      	lsls	r3, r3, #2
 8000b8a:	220f      	movs	r2, #15
 8000b8c:	409a      	lsls	r2, r3
 8000b8e:	0013      	movs	r3, r2
 8000b90:	43da      	mvns	r2, r3
 8000b92:	693b      	ldr	r3, [r7, #16]
 8000b94:	4013      	ands	r3, r2
 8000b96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b98:	687a      	ldr	r2, [r7, #4]
 8000b9a:	2390      	movs	r3, #144	; 0x90
 8000b9c:	05db      	lsls	r3, r3, #23
 8000b9e:	429a      	cmp	r2, r3
 8000ba0:	d013      	beq.n	8000bca <HAL_GPIO_Init+0x1e2>
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	4a44      	ldr	r2, [pc, #272]	; (8000cb8 <HAL_GPIO_Init+0x2d0>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d00d      	beq.n	8000bc6 <HAL_GPIO_Init+0x1de>
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	4a43      	ldr	r2, [pc, #268]	; (8000cbc <HAL_GPIO_Init+0x2d4>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d007      	beq.n	8000bc2 <HAL_GPIO_Init+0x1da>
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	4a42      	ldr	r2, [pc, #264]	; (8000cc0 <HAL_GPIO_Init+0x2d8>)
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d101      	bne.n	8000bbe <HAL_GPIO_Init+0x1d6>
 8000bba:	2303      	movs	r3, #3
 8000bbc:	e006      	b.n	8000bcc <HAL_GPIO_Init+0x1e4>
 8000bbe:	2305      	movs	r3, #5
 8000bc0:	e004      	b.n	8000bcc <HAL_GPIO_Init+0x1e4>
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	e002      	b.n	8000bcc <HAL_GPIO_Init+0x1e4>
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	e000      	b.n	8000bcc <HAL_GPIO_Init+0x1e4>
 8000bca:	2300      	movs	r3, #0
 8000bcc:	697a      	ldr	r2, [r7, #20]
 8000bce:	2103      	movs	r1, #3
 8000bd0:	400a      	ands	r2, r1
 8000bd2:	0092      	lsls	r2, r2, #2
 8000bd4:	4093      	lsls	r3, r2
 8000bd6:	693a      	ldr	r2, [r7, #16]
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000bdc:	4935      	ldr	r1, [pc, #212]	; (8000cb4 <HAL_GPIO_Init+0x2cc>)
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	089b      	lsrs	r3, r3, #2
 8000be2:	3302      	adds	r3, #2
 8000be4:	009b      	lsls	r3, r3, #2
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000bea:	4b36      	ldr	r3, [pc, #216]	; (8000cc4 <HAL_GPIO_Init+0x2dc>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	43da      	mvns	r2, r3
 8000bf4:	693b      	ldr	r3, [r7, #16]
 8000bf6:	4013      	ands	r3, r2
 8000bf8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	685a      	ldr	r2, [r3, #4]
 8000bfe:	2380      	movs	r3, #128	; 0x80
 8000c00:	025b      	lsls	r3, r3, #9
 8000c02:	4013      	ands	r3, r2
 8000c04:	d003      	beq.n	8000c0e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c0e:	4b2d      	ldr	r3, [pc, #180]	; (8000cc4 <HAL_GPIO_Init+0x2dc>)
 8000c10:	693a      	ldr	r2, [r7, #16]
 8000c12:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000c14:	4b2b      	ldr	r3, [pc, #172]	; (8000cc4 <HAL_GPIO_Init+0x2dc>)
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	43da      	mvns	r2, r3
 8000c1e:	693b      	ldr	r3, [r7, #16]
 8000c20:	4013      	ands	r3, r2
 8000c22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	685a      	ldr	r2, [r3, #4]
 8000c28:	2380      	movs	r3, #128	; 0x80
 8000c2a:	029b      	lsls	r3, r3, #10
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	d003      	beq.n	8000c38 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000c30:	693a      	ldr	r2, [r7, #16]
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	4313      	orrs	r3, r2
 8000c36:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c38:	4b22      	ldr	r3, [pc, #136]	; (8000cc4 <HAL_GPIO_Init+0x2dc>)
 8000c3a:	693a      	ldr	r2, [r7, #16]
 8000c3c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c3e:	4b21      	ldr	r3, [pc, #132]	; (8000cc4 <HAL_GPIO_Init+0x2dc>)
 8000c40:	689b      	ldr	r3, [r3, #8]
 8000c42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	43da      	mvns	r2, r3
 8000c48:	693b      	ldr	r3, [r7, #16]
 8000c4a:	4013      	ands	r3, r2
 8000c4c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	685a      	ldr	r2, [r3, #4]
 8000c52:	2380      	movs	r3, #128	; 0x80
 8000c54:	035b      	lsls	r3, r3, #13
 8000c56:	4013      	ands	r3, r2
 8000c58:	d003      	beq.n	8000c62 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000c5a:	693a      	ldr	r2, [r7, #16]
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	4313      	orrs	r3, r2
 8000c60:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c62:	4b18      	ldr	r3, [pc, #96]	; (8000cc4 <HAL_GPIO_Init+0x2dc>)
 8000c64:	693a      	ldr	r2, [r7, #16]
 8000c66:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000c68:	4b16      	ldr	r3, [pc, #88]	; (8000cc4 <HAL_GPIO_Init+0x2dc>)
 8000c6a:	68db      	ldr	r3, [r3, #12]
 8000c6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	43da      	mvns	r2, r3
 8000c72:	693b      	ldr	r3, [r7, #16]
 8000c74:	4013      	ands	r3, r2
 8000c76:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	685a      	ldr	r2, [r3, #4]
 8000c7c:	2380      	movs	r3, #128	; 0x80
 8000c7e:	039b      	lsls	r3, r3, #14
 8000c80:	4013      	ands	r3, r2
 8000c82:	d003      	beq.n	8000c8c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000c84:	693a      	ldr	r2, [r7, #16]
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c8c:	4b0d      	ldr	r3, [pc, #52]	; (8000cc4 <HAL_GPIO_Init+0x2dc>)
 8000c8e:	693a      	ldr	r2, [r7, #16]
 8000c90:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	3301      	adds	r3, #1
 8000c96:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	40da      	lsrs	r2, r3
 8000ca0:	1e13      	subs	r3, r2, #0
 8000ca2:	d000      	beq.n	8000ca6 <HAL_GPIO_Init+0x2be>
 8000ca4:	e6a8      	b.n	80009f8 <HAL_GPIO_Init+0x10>
  } 
}
 8000ca6:	46c0      	nop			; (mov r8, r8)
 8000ca8:	46c0      	nop			; (mov r8, r8)
 8000caa:	46bd      	mov	sp, r7
 8000cac:	b006      	add	sp, #24
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	40021000 	.word	0x40021000
 8000cb4:	40010000 	.word	0x40010000
 8000cb8:	48000400 	.word	0x48000400
 8000cbc:	48000800 	.word	0x48000800
 8000cc0:	48000c00 	.word	0x48000c00
 8000cc4:	40010400 	.word	0x40010400

08000cc8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d101      	bne.n	8000cda <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e082      	b.n	8000de0 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	2241      	movs	r2, #65	; 0x41
 8000cde:	5c9b      	ldrb	r3, [r3, r2]
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d107      	bne.n	8000cf6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	2240      	movs	r2, #64	; 0x40
 8000cea:	2100      	movs	r1, #0
 8000cec:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	0018      	movs	r0, r3
 8000cf2:	f7ff fca9 	bl	8000648 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	2241      	movs	r2, #65	; 0x41
 8000cfa:	2124      	movs	r1, #36	; 0x24
 8000cfc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	2101      	movs	r1, #1
 8000d0a:	438a      	bics	r2, r1
 8000d0c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	685a      	ldr	r2, [r3, #4]
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	4934      	ldr	r1, [pc, #208]	; (8000de8 <HAL_I2C_Init+0x120>)
 8000d18:	400a      	ands	r2, r1
 8000d1a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	689a      	ldr	r2, [r3, #8]
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4931      	ldr	r1, [pc, #196]	; (8000dec <HAL_I2C_Init+0x124>)
 8000d28:	400a      	ands	r2, r1
 8000d2a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	2b01      	cmp	r3, #1
 8000d32:	d108      	bne.n	8000d46 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	689a      	ldr	r2, [r3, #8]
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	2180      	movs	r1, #128	; 0x80
 8000d3e:	0209      	lsls	r1, r1, #8
 8000d40:	430a      	orrs	r2, r1
 8000d42:	609a      	str	r2, [r3, #8]
 8000d44:	e007      	b.n	8000d56 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	689a      	ldr	r2, [r3, #8]
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	2184      	movs	r1, #132	; 0x84
 8000d50:	0209      	lsls	r1, r1, #8
 8000d52:	430a      	orrs	r2, r1
 8000d54:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	68db      	ldr	r3, [r3, #12]
 8000d5a:	2b02      	cmp	r3, #2
 8000d5c:	d104      	bne.n	8000d68 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	2280      	movs	r2, #128	; 0x80
 8000d64:	0112      	lsls	r2, r2, #4
 8000d66:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	685a      	ldr	r2, [r3, #4]
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	491f      	ldr	r1, [pc, #124]	; (8000df0 <HAL_I2C_Init+0x128>)
 8000d74:	430a      	orrs	r2, r1
 8000d76:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	68da      	ldr	r2, [r3, #12]
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	491a      	ldr	r1, [pc, #104]	; (8000dec <HAL_I2C_Init+0x124>)
 8000d84:	400a      	ands	r2, r1
 8000d86:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	691a      	ldr	r2, [r3, #16]
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	695b      	ldr	r3, [r3, #20]
 8000d90:	431a      	orrs	r2, r3
 8000d92:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	699b      	ldr	r3, [r3, #24]
 8000d98:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	430a      	orrs	r2, r1
 8000da0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	69d9      	ldr	r1, [r3, #28]
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	6a1a      	ldr	r2, [r3, #32]
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	430a      	orrs	r2, r1
 8000db0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	430a      	orrs	r2, r1
 8000dc0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	2241      	movs	r2, #65	; 0x41
 8000dcc:	2120      	movs	r1, #32
 8000dce:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	2242      	movs	r2, #66	; 0x42
 8000dda:	2100      	movs	r1, #0
 8000ddc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000dde:	2300      	movs	r3, #0
}
 8000de0:	0018      	movs	r0, r3
 8000de2:	46bd      	mov	sp, r7
 8000de4:	b002      	add	sp, #8
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	f0ffffff 	.word	0xf0ffffff
 8000dec:	ffff7fff 	.word	0xffff7fff
 8000df0:	02008000 	.word	0x02008000

08000df4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8000df4:	b590      	push	{r4, r7, lr}
 8000df6:	b089      	sub	sp, #36	; 0x24
 8000df8:	af02      	add	r7, sp, #8
 8000dfa:	60f8      	str	r0, [r7, #12]
 8000dfc:	0008      	movs	r0, r1
 8000dfe:	607a      	str	r2, [r7, #4]
 8000e00:	0019      	movs	r1, r3
 8000e02:	230a      	movs	r3, #10
 8000e04:	18fb      	adds	r3, r7, r3
 8000e06:	1c02      	adds	r2, r0, #0
 8000e08:	801a      	strh	r2, [r3, #0]
 8000e0a:	2308      	movs	r3, #8
 8000e0c:	18fb      	adds	r3, r7, r3
 8000e0e:	1c0a      	adds	r2, r1, #0
 8000e10:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	2241      	movs	r2, #65	; 0x41
 8000e16:	5c9b      	ldrb	r3, [r3, r2]
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	2b20      	cmp	r3, #32
 8000e1c:	d000      	beq.n	8000e20 <HAL_I2C_Master_Transmit+0x2c>
 8000e1e:	e0e7      	b.n	8000ff0 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	2240      	movs	r2, #64	; 0x40
 8000e24:	5c9b      	ldrb	r3, [r3, r2]
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d101      	bne.n	8000e2e <HAL_I2C_Master_Transmit+0x3a>
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	e0e1      	b.n	8000ff2 <HAL_I2C_Master_Transmit+0x1fe>
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	2240      	movs	r2, #64	; 0x40
 8000e32:	2101      	movs	r1, #1
 8000e34:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8000e36:	f7ff fcf5 	bl	8000824 <HAL_GetTick>
 8000e3a:	0003      	movs	r3, r0
 8000e3c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000e3e:	2380      	movs	r3, #128	; 0x80
 8000e40:	0219      	lsls	r1, r3, #8
 8000e42:	68f8      	ldr	r0, [r7, #12]
 8000e44:	697b      	ldr	r3, [r7, #20]
 8000e46:	9300      	str	r3, [sp, #0]
 8000e48:	2319      	movs	r3, #25
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	f000 f8fc 	bl	8001048 <I2C_WaitOnFlagUntilTimeout>
 8000e50:	1e03      	subs	r3, r0, #0
 8000e52:	d001      	beq.n	8000e58 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8000e54:	2301      	movs	r3, #1
 8000e56:	e0cc      	b.n	8000ff2 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	2241      	movs	r2, #65	; 0x41
 8000e5c:	2121      	movs	r1, #33	; 0x21
 8000e5e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	2242      	movs	r2, #66	; 0x42
 8000e64:	2110      	movs	r1, #16
 8000e66:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	687a      	ldr	r2, [r7, #4]
 8000e72:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	2208      	movs	r2, #8
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	8812      	ldrh	r2, [r2, #0]
 8000e7c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	2200      	movs	r2, #0
 8000e82:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e88:	b29b      	uxth	r3, r3
 8000e8a:	2bff      	cmp	r3, #255	; 0xff
 8000e8c:	d911      	bls.n	8000eb2 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	22ff      	movs	r2, #255	; 0xff
 8000e92:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000e98:	b2da      	uxtb	r2, r3
 8000e9a:	2380      	movs	r3, #128	; 0x80
 8000e9c:	045c      	lsls	r4, r3, #17
 8000e9e:	230a      	movs	r3, #10
 8000ea0:	18fb      	adds	r3, r7, r3
 8000ea2:	8819      	ldrh	r1, [r3, #0]
 8000ea4:	68f8      	ldr	r0, [r7, #12]
 8000ea6:	4b55      	ldr	r3, [pc, #340]	; (8000ffc <HAL_I2C_Master_Transmit+0x208>)
 8000ea8:	9300      	str	r3, [sp, #0]
 8000eaa:	0023      	movs	r3, r4
 8000eac:	f000 fa00 	bl	80012b0 <I2C_TransferConfig>
 8000eb0:	e075      	b.n	8000f9e <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000eb6:	b29a      	uxth	r2, r3
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000ec0:	b2da      	uxtb	r2, r3
 8000ec2:	2380      	movs	r3, #128	; 0x80
 8000ec4:	049c      	lsls	r4, r3, #18
 8000ec6:	230a      	movs	r3, #10
 8000ec8:	18fb      	adds	r3, r7, r3
 8000eca:	8819      	ldrh	r1, [r3, #0]
 8000ecc:	68f8      	ldr	r0, [r7, #12]
 8000ece:	4b4b      	ldr	r3, [pc, #300]	; (8000ffc <HAL_I2C_Master_Transmit+0x208>)
 8000ed0:	9300      	str	r3, [sp, #0]
 8000ed2:	0023      	movs	r3, r4
 8000ed4:	f000 f9ec 	bl	80012b0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8000ed8:	e061      	b.n	8000f9e <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000eda:	697a      	ldr	r2, [r7, #20]
 8000edc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	0018      	movs	r0, r3
 8000ee2:	f000 f8f0 	bl	80010c6 <I2C_WaitOnTXISFlagUntilTimeout>
 8000ee6:	1e03      	subs	r3, r0, #0
 8000ee8:	d001      	beq.n	8000eee <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8000eea:	2301      	movs	r3, #1
 8000eec:	e081      	b.n	8000ff2 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ef2:	781a      	ldrb	r2, [r3, #0]
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000efe:	1c5a      	adds	r2, r3, #1
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f08:	b29b      	uxth	r3, r3
 8000f0a:	3b01      	subs	r3, #1
 8000f0c:	b29a      	uxth	r2, r3
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f16:	3b01      	subs	r3, #1
 8000f18:	b29a      	uxth	r2, r3
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f22:	b29b      	uxth	r3, r3
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d03a      	beq.n	8000f9e <HAL_I2C_Master_Transmit+0x1aa>
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d136      	bne.n	8000f9e <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000f30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000f32:	68f8      	ldr	r0, [r7, #12]
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	9300      	str	r3, [sp, #0]
 8000f38:	0013      	movs	r3, r2
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2180      	movs	r1, #128	; 0x80
 8000f3e:	f000 f883 	bl	8001048 <I2C_WaitOnFlagUntilTimeout>
 8000f42:	1e03      	subs	r3, r0, #0
 8000f44:	d001      	beq.n	8000f4a <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8000f46:	2301      	movs	r3, #1
 8000f48:	e053      	b.n	8000ff2 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f4e:	b29b      	uxth	r3, r3
 8000f50:	2bff      	cmp	r3, #255	; 0xff
 8000f52:	d911      	bls.n	8000f78 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	22ff      	movs	r2, #255	; 0xff
 8000f58:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f5e:	b2da      	uxtb	r2, r3
 8000f60:	2380      	movs	r3, #128	; 0x80
 8000f62:	045c      	lsls	r4, r3, #17
 8000f64:	230a      	movs	r3, #10
 8000f66:	18fb      	adds	r3, r7, r3
 8000f68:	8819      	ldrh	r1, [r3, #0]
 8000f6a:	68f8      	ldr	r0, [r7, #12]
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	9300      	str	r3, [sp, #0]
 8000f70:	0023      	movs	r3, r4
 8000f72:	f000 f99d 	bl	80012b0 <I2C_TransferConfig>
 8000f76:	e012      	b.n	8000f9e <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f7c:	b29a      	uxth	r2, r3
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f86:	b2da      	uxtb	r2, r3
 8000f88:	2380      	movs	r3, #128	; 0x80
 8000f8a:	049c      	lsls	r4, r3, #18
 8000f8c:	230a      	movs	r3, #10
 8000f8e:	18fb      	adds	r3, r7, r3
 8000f90:	8819      	ldrh	r1, [r3, #0]
 8000f92:	68f8      	ldr	r0, [r7, #12]
 8000f94:	2300      	movs	r3, #0
 8000f96:	9300      	str	r3, [sp, #0]
 8000f98:	0023      	movs	r3, r4
 8000f9a:	f000 f989 	bl	80012b0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fa2:	b29b      	uxth	r3, r3
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d198      	bne.n	8000eda <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000fa8:	697a      	ldr	r2, [r7, #20]
 8000faa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	0018      	movs	r0, r3
 8000fb0:	f000 f8c8 	bl	8001144 <I2C_WaitOnSTOPFlagUntilTimeout>
 8000fb4:	1e03      	subs	r3, r0, #0
 8000fb6:	d001      	beq.n	8000fbc <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	e01a      	b.n	8000ff2 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	2220      	movs	r2, #32
 8000fc2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	685a      	ldr	r2, [r3, #4]
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	490c      	ldr	r1, [pc, #48]	; (8001000 <HAL_I2C_Master_Transmit+0x20c>)
 8000fd0:	400a      	ands	r2, r1
 8000fd2:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	2241      	movs	r2, #65	; 0x41
 8000fd8:	2120      	movs	r1, #32
 8000fda:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	2242      	movs	r2, #66	; 0x42
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	2240      	movs	r2, #64	; 0x40
 8000fe8:	2100      	movs	r1, #0
 8000fea:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8000fec:	2300      	movs	r3, #0
 8000fee:	e000      	b.n	8000ff2 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8000ff0:	2302      	movs	r3, #2
  }
}
 8000ff2:	0018      	movs	r0, r3
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	b007      	add	sp, #28
 8000ff8:	bd90      	pop	{r4, r7, pc}
 8000ffa:	46c0      	nop			; (mov r8, r8)
 8000ffc:	80002000 	.word	0x80002000
 8001000:	fe00e800 	.word	0xfe00e800

08001004 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	699b      	ldr	r3, [r3, #24]
 8001012:	2202      	movs	r2, #2
 8001014:	4013      	ands	r3, r2
 8001016:	2b02      	cmp	r3, #2
 8001018:	d103      	bne.n	8001022 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	2200      	movs	r2, #0
 8001020:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	699b      	ldr	r3, [r3, #24]
 8001028:	2201      	movs	r2, #1
 800102a:	4013      	ands	r3, r2
 800102c:	2b01      	cmp	r3, #1
 800102e:	d007      	beq.n	8001040 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	699a      	ldr	r2, [r3, #24]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	2101      	movs	r1, #1
 800103c:	430a      	orrs	r2, r1
 800103e:	619a      	str	r2, [r3, #24]
  }
}
 8001040:	46c0      	nop			; (mov r8, r8)
 8001042:	46bd      	mov	sp, r7
 8001044:	b002      	add	sp, #8
 8001046:	bd80      	pop	{r7, pc}

08001048 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
 800104e:	60f8      	str	r0, [r7, #12]
 8001050:	60b9      	str	r1, [r7, #8]
 8001052:	603b      	str	r3, [r7, #0]
 8001054:	1dfb      	adds	r3, r7, #7
 8001056:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001058:	e021      	b.n	800109e <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	3301      	adds	r3, #1
 800105e:	d01e      	beq.n	800109e <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001060:	f7ff fbe0 	bl	8000824 <HAL_GetTick>
 8001064:	0002      	movs	r2, r0
 8001066:	69bb      	ldr	r3, [r7, #24]
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	683a      	ldr	r2, [r7, #0]
 800106c:	429a      	cmp	r2, r3
 800106e:	d302      	bcc.n	8001076 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d113      	bne.n	800109e <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800107a:	2220      	movs	r2, #32
 800107c:	431a      	orrs	r2, r3
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	2241      	movs	r2, #65	; 0x41
 8001086:	2120      	movs	r1, #32
 8001088:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	2242      	movs	r2, #66	; 0x42
 800108e:	2100      	movs	r1, #0
 8001090:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	2240      	movs	r2, #64	; 0x40
 8001096:	2100      	movs	r1, #0
 8001098:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 800109a:	2301      	movs	r3, #1
 800109c:	e00f      	b.n	80010be <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	699b      	ldr	r3, [r3, #24]
 80010a4:	68ba      	ldr	r2, [r7, #8]
 80010a6:	4013      	ands	r3, r2
 80010a8:	68ba      	ldr	r2, [r7, #8]
 80010aa:	1ad3      	subs	r3, r2, r3
 80010ac:	425a      	negs	r2, r3
 80010ae:	4153      	adcs	r3, r2
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	001a      	movs	r2, r3
 80010b4:	1dfb      	adds	r3, r7, #7
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d0ce      	beq.n	800105a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80010bc:	2300      	movs	r3, #0
}
 80010be:	0018      	movs	r0, r3
 80010c0:	46bd      	mov	sp, r7
 80010c2:	b004      	add	sp, #16
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80010c6:	b580      	push	{r7, lr}
 80010c8:	b084      	sub	sp, #16
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	60f8      	str	r0, [r7, #12]
 80010ce:	60b9      	str	r1, [r7, #8]
 80010d0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80010d2:	e02b      	b.n	800112c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80010d4:	687a      	ldr	r2, [r7, #4]
 80010d6:	68b9      	ldr	r1, [r7, #8]
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	0018      	movs	r0, r3
 80010dc:	f000 f86e 	bl	80011bc <I2C_IsAcknowledgeFailed>
 80010e0:	1e03      	subs	r3, r0, #0
 80010e2:	d001      	beq.n	80010e8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e029      	b.n	800113c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	3301      	adds	r3, #1
 80010ec:	d01e      	beq.n	800112c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80010ee:	f7ff fb99 	bl	8000824 <HAL_GetTick>
 80010f2:	0002      	movs	r2, r0
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	1ad3      	subs	r3, r2, r3
 80010f8:	68ba      	ldr	r2, [r7, #8]
 80010fa:	429a      	cmp	r2, r3
 80010fc:	d302      	bcc.n	8001104 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80010fe:	68bb      	ldr	r3, [r7, #8]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d113      	bne.n	800112c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001108:	2220      	movs	r2, #32
 800110a:	431a      	orrs	r2, r3
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	2241      	movs	r2, #65	; 0x41
 8001114:	2120      	movs	r1, #32
 8001116:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	2242      	movs	r2, #66	; 0x42
 800111c:	2100      	movs	r1, #0
 800111e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	2240      	movs	r2, #64	; 0x40
 8001124:	2100      	movs	r1, #0
 8001126:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001128:	2301      	movs	r3, #1
 800112a:	e007      	b.n	800113c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	699b      	ldr	r3, [r3, #24]
 8001132:	2202      	movs	r2, #2
 8001134:	4013      	ands	r3, r2
 8001136:	2b02      	cmp	r3, #2
 8001138:	d1cc      	bne.n	80010d4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800113a:	2300      	movs	r3, #0
}
 800113c:	0018      	movs	r0, r3
 800113e:	46bd      	mov	sp, r7
 8001140:	b004      	add	sp, #16
 8001142:	bd80      	pop	{r7, pc}

08001144 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af00      	add	r7, sp, #0
 800114a:	60f8      	str	r0, [r7, #12]
 800114c:	60b9      	str	r1, [r7, #8]
 800114e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001150:	e028      	b.n	80011a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	68b9      	ldr	r1, [r7, #8]
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	0018      	movs	r0, r3
 800115a:	f000 f82f 	bl	80011bc <I2C_IsAcknowledgeFailed>
 800115e:	1e03      	subs	r3, r0, #0
 8001160:	d001      	beq.n	8001166 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001162:	2301      	movs	r3, #1
 8001164:	e026      	b.n	80011b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001166:	f7ff fb5d 	bl	8000824 <HAL_GetTick>
 800116a:	0002      	movs	r2, r0
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	1ad3      	subs	r3, r2, r3
 8001170:	68ba      	ldr	r2, [r7, #8]
 8001172:	429a      	cmp	r2, r3
 8001174:	d302      	bcc.n	800117c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d113      	bne.n	80011a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001180:	2220      	movs	r2, #32
 8001182:	431a      	orrs	r2, r3
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	2241      	movs	r2, #65	; 0x41
 800118c:	2120      	movs	r1, #32
 800118e:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	2242      	movs	r2, #66	; 0x42
 8001194:	2100      	movs	r1, #0
 8001196:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	2240      	movs	r2, #64	; 0x40
 800119c:	2100      	movs	r1, #0
 800119e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80011a0:	2301      	movs	r3, #1
 80011a2:	e007      	b.n	80011b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	699b      	ldr	r3, [r3, #24]
 80011aa:	2220      	movs	r2, #32
 80011ac:	4013      	ands	r3, r2
 80011ae:	2b20      	cmp	r3, #32
 80011b0:	d1cf      	bne.n	8001152 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80011b2:	2300      	movs	r3, #0
}
 80011b4:	0018      	movs	r0, r3
 80011b6:	46bd      	mov	sp, r7
 80011b8:	b004      	add	sp, #16
 80011ba:	bd80      	pop	{r7, pc}

080011bc <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	60f8      	str	r0, [r7, #12]
 80011c4:	60b9      	str	r1, [r7, #8]
 80011c6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	699b      	ldr	r3, [r3, #24]
 80011ce:	2210      	movs	r2, #16
 80011d0:	4013      	ands	r3, r2
 80011d2:	2b10      	cmp	r3, #16
 80011d4:	d164      	bne.n	80012a0 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	685a      	ldr	r2, [r3, #4]
 80011dc:	2380      	movs	r3, #128	; 0x80
 80011de:	049b      	lsls	r3, r3, #18
 80011e0:	401a      	ands	r2, r3
 80011e2:	2380      	movs	r3, #128	; 0x80
 80011e4:	049b      	lsls	r3, r3, #18
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d02b      	beq.n	8001242 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	685a      	ldr	r2, [r3, #4]
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	2180      	movs	r1, #128	; 0x80
 80011f6:	01c9      	lsls	r1, r1, #7
 80011f8:	430a      	orrs	r2, r1
 80011fa:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80011fc:	e021      	b.n	8001242 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80011fe:	68bb      	ldr	r3, [r7, #8]
 8001200:	3301      	adds	r3, #1
 8001202:	d01e      	beq.n	8001242 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001204:	f7ff fb0e 	bl	8000824 <HAL_GetTick>
 8001208:	0002      	movs	r2, r0
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	1ad3      	subs	r3, r2, r3
 800120e:	68ba      	ldr	r2, [r7, #8]
 8001210:	429a      	cmp	r2, r3
 8001212:	d302      	bcc.n	800121a <I2C_IsAcknowledgeFailed+0x5e>
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d113      	bne.n	8001242 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800121e:	2220      	movs	r2, #32
 8001220:	431a      	orrs	r2, r3
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	2241      	movs	r2, #65	; 0x41
 800122a:	2120      	movs	r1, #32
 800122c:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	2242      	movs	r2, #66	; 0x42
 8001232:	2100      	movs	r1, #0
 8001234:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	2240      	movs	r2, #64	; 0x40
 800123a:	2100      	movs	r1, #0
 800123c:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	e02f      	b.n	80012a2 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	699b      	ldr	r3, [r3, #24]
 8001248:	2220      	movs	r2, #32
 800124a:	4013      	ands	r3, r2
 800124c:	2b20      	cmp	r3, #32
 800124e:	d1d6      	bne.n	80011fe <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2210      	movs	r2, #16
 8001256:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	2220      	movs	r2, #32
 800125e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	0018      	movs	r0, r3
 8001264:	f7ff fece 	bl	8001004 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	685a      	ldr	r2, [r3, #4]
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	490e      	ldr	r1, [pc, #56]	; (80012ac <I2C_IsAcknowledgeFailed+0xf0>)
 8001274:	400a      	ands	r2, r1
 8001276:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800127c:	2204      	movs	r2, #4
 800127e:	431a      	orrs	r2, r3
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	2241      	movs	r2, #65	; 0x41
 8001288:	2120      	movs	r1, #32
 800128a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	2242      	movs	r2, #66	; 0x42
 8001290:	2100      	movs	r1, #0
 8001292:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	2240      	movs	r2, #64	; 0x40
 8001298:	2100      	movs	r1, #0
 800129a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800129c:	2301      	movs	r3, #1
 800129e:	e000      	b.n	80012a2 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 80012a0:	2300      	movs	r3, #0
}
 80012a2:	0018      	movs	r0, r3
 80012a4:	46bd      	mov	sp, r7
 80012a6:	b004      	add	sp, #16
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	46c0      	nop			; (mov r8, r8)
 80012ac:	fe00e800 	.word	0xfe00e800

080012b0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80012b0:	b590      	push	{r4, r7, lr}
 80012b2:	b085      	sub	sp, #20
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60f8      	str	r0, [r7, #12]
 80012b8:	0008      	movs	r0, r1
 80012ba:	0011      	movs	r1, r2
 80012bc:	607b      	str	r3, [r7, #4]
 80012be:	240a      	movs	r4, #10
 80012c0:	193b      	adds	r3, r7, r4
 80012c2:	1c02      	adds	r2, r0, #0
 80012c4:	801a      	strh	r2, [r3, #0]
 80012c6:	2009      	movs	r0, #9
 80012c8:	183b      	adds	r3, r7, r0
 80012ca:	1c0a      	adds	r2, r1, #0
 80012cc:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	6a3a      	ldr	r2, [r7, #32]
 80012d6:	0d51      	lsrs	r1, r2, #21
 80012d8:	2280      	movs	r2, #128	; 0x80
 80012da:	00d2      	lsls	r2, r2, #3
 80012dc:	400a      	ands	r2, r1
 80012de:	490e      	ldr	r1, [pc, #56]	; (8001318 <I2C_TransferConfig+0x68>)
 80012e0:	430a      	orrs	r2, r1
 80012e2:	43d2      	mvns	r2, r2
 80012e4:	401a      	ands	r2, r3
 80012e6:	0011      	movs	r1, r2
 80012e8:	193b      	adds	r3, r7, r4
 80012ea:	881b      	ldrh	r3, [r3, #0]
 80012ec:	059b      	lsls	r3, r3, #22
 80012ee:	0d9a      	lsrs	r2, r3, #22
 80012f0:	183b      	adds	r3, r7, r0
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	0418      	lsls	r0, r3, #16
 80012f6:	23ff      	movs	r3, #255	; 0xff
 80012f8:	041b      	lsls	r3, r3, #16
 80012fa:	4003      	ands	r3, r0
 80012fc:	431a      	orrs	r2, r3
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	431a      	orrs	r2, r3
 8001302:	6a3b      	ldr	r3, [r7, #32]
 8001304:	431a      	orrs	r2, r3
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	430a      	orrs	r2, r1
 800130c:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 800130e:	46c0      	nop			; (mov r8, r8)
 8001310:	46bd      	mov	sp, r7
 8001312:	b005      	add	sp, #20
 8001314:	bd90      	pop	{r4, r7, pc}
 8001316:	46c0      	nop			; (mov r8, r8)
 8001318:	03ff63ff 	.word	0x03ff63ff

0800131c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2241      	movs	r2, #65	; 0x41
 800132a:	5c9b      	ldrb	r3, [r3, r2]
 800132c:	b2db      	uxtb	r3, r3
 800132e:	2b20      	cmp	r3, #32
 8001330:	d138      	bne.n	80013a4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	2240      	movs	r2, #64	; 0x40
 8001336:	5c9b      	ldrb	r3, [r3, r2]
 8001338:	2b01      	cmp	r3, #1
 800133a:	d101      	bne.n	8001340 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800133c:	2302      	movs	r3, #2
 800133e:	e032      	b.n	80013a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2240      	movs	r2, #64	; 0x40
 8001344:	2101      	movs	r1, #1
 8001346:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2241      	movs	r2, #65	; 0x41
 800134c:	2124      	movs	r1, #36	; 0x24
 800134e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	2101      	movs	r1, #1
 800135c:	438a      	bics	r2, r1
 800135e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4911      	ldr	r1, [pc, #68]	; (80013b0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800136c:	400a      	ands	r2, r1
 800136e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	6819      	ldr	r1, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	683a      	ldr	r2, [r7, #0]
 800137c:	430a      	orrs	r2, r1
 800137e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	2101      	movs	r1, #1
 800138c:	430a      	orrs	r2, r1
 800138e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2241      	movs	r2, #65	; 0x41
 8001394:	2120      	movs	r1, #32
 8001396:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2240      	movs	r2, #64	; 0x40
 800139c:	2100      	movs	r1, #0
 800139e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80013a0:	2300      	movs	r3, #0
 80013a2:	e000      	b.n	80013a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80013a4:	2302      	movs	r3, #2
  }
}
 80013a6:	0018      	movs	r0, r3
 80013a8:	46bd      	mov	sp, r7
 80013aa:	b002      	add	sp, #8
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	46c0      	nop			; (mov r8, r8)
 80013b0:	ffffefff 	.word	0xffffefff

080013b4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2241      	movs	r2, #65	; 0x41
 80013c2:	5c9b      	ldrb	r3, [r3, r2]
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	2b20      	cmp	r3, #32
 80013c8:	d139      	bne.n	800143e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2240      	movs	r2, #64	; 0x40
 80013ce:	5c9b      	ldrb	r3, [r3, r2]
 80013d0:	2b01      	cmp	r3, #1
 80013d2:	d101      	bne.n	80013d8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80013d4:	2302      	movs	r3, #2
 80013d6:	e033      	b.n	8001440 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2240      	movs	r2, #64	; 0x40
 80013dc:	2101      	movs	r1, #1
 80013de:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2241      	movs	r2, #65	; 0x41
 80013e4:	2124      	movs	r1, #36	; 0x24
 80013e6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	2101      	movs	r1, #1
 80013f4:	438a      	bics	r2, r1
 80013f6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	4a11      	ldr	r2, [pc, #68]	; (8001448 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001404:	4013      	ands	r3, r2
 8001406:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	021b      	lsls	r3, r3, #8
 800140c:	68fa      	ldr	r2, [r7, #12]
 800140e:	4313      	orrs	r3, r2
 8001410:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	68fa      	ldr	r2, [r7, #12]
 8001418:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2101      	movs	r1, #1
 8001426:	430a      	orrs	r2, r1
 8001428:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2241      	movs	r2, #65	; 0x41
 800142e:	2120      	movs	r1, #32
 8001430:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2240      	movs	r2, #64	; 0x40
 8001436:	2100      	movs	r1, #0
 8001438:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800143a:	2300      	movs	r3, #0
 800143c:	e000      	b.n	8001440 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800143e:	2302      	movs	r3, #2
  }
}
 8001440:	0018      	movs	r0, r3
 8001442:	46bd      	mov	sp, r7
 8001444:	b004      	add	sp, #16
 8001446:	bd80      	pop	{r7, pc}
 8001448:	fffff0ff 	.word	0xfffff0ff

0800144c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b088      	sub	sp, #32
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d101      	bne.n	800145e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	e301      	b.n	8001a62 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	2201      	movs	r2, #1
 8001464:	4013      	ands	r3, r2
 8001466:	d100      	bne.n	800146a <HAL_RCC_OscConfig+0x1e>
 8001468:	e08d      	b.n	8001586 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800146a:	4bc3      	ldr	r3, [pc, #780]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	220c      	movs	r2, #12
 8001470:	4013      	ands	r3, r2
 8001472:	2b04      	cmp	r3, #4
 8001474:	d00e      	beq.n	8001494 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001476:	4bc0      	ldr	r3, [pc, #768]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	220c      	movs	r2, #12
 800147c:	4013      	ands	r3, r2
 800147e:	2b08      	cmp	r3, #8
 8001480:	d116      	bne.n	80014b0 <HAL_RCC_OscConfig+0x64>
 8001482:	4bbd      	ldr	r3, [pc, #756]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 8001484:	685a      	ldr	r2, [r3, #4]
 8001486:	2380      	movs	r3, #128	; 0x80
 8001488:	025b      	lsls	r3, r3, #9
 800148a:	401a      	ands	r2, r3
 800148c:	2380      	movs	r3, #128	; 0x80
 800148e:	025b      	lsls	r3, r3, #9
 8001490:	429a      	cmp	r2, r3
 8001492:	d10d      	bne.n	80014b0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001494:	4bb8      	ldr	r3, [pc, #736]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	2380      	movs	r3, #128	; 0x80
 800149a:	029b      	lsls	r3, r3, #10
 800149c:	4013      	ands	r3, r2
 800149e:	d100      	bne.n	80014a2 <HAL_RCC_OscConfig+0x56>
 80014a0:	e070      	b.n	8001584 <HAL_RCC_OscConfig+0x138>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d000      	beq.n	80014ac <HAL_RCC_OscConfig+0x60>
 80014aa:	e06b      	b.n	8001584 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80014ac:	2301      	movs	r3, #1
 80014ae:	e2d8      	b.n	8001a62 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d107      	bne.n	80014c8 <HAL_RCC_OscConfig+0x7c>
 80014b8:	4baf      	ldr	r3, [pc, #700]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	4bae      	ldr	r3, [pc, #696]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 80014be:	2180      	movs	r1, #128	; 0x80
 80014c0:	0249      	lsls	r1, r1, #9
 80014c2:	430a      	orrs	r2, r1
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	e02f      	b.n	8001528 <HAL_RCC_OscConfig+0xdc>
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d10c      	bne.n	80014ea <HAL_RCC_OscConfig+0x9e>
 80014d0:	4ba9      	ldr	r3, [pc, #676]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	4ba8      	ldr	r3, [pc, #672]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 80014d6:	49a9      	ldr	r1, [pc, #676]	; (800177c <HAL_RCC_OscConfig+0x330>)
 80014d8:	400a      	ands	r2, r1
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	4ba6      	ldr	r3, [pc, #664]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	4ba5      	ldr	r3, [pc, #660]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 80014e2:	49a7      	ldr	r1, [pc, #668]	; (8001780 <HAL_RCC_OscConfig+0x334>)
 80014e4:	400a      	ands	r2, r1
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	e01e      	b.n	8001528 <HAL_RCC_OscConfig+0xdc>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	2b05      	cmp	r3, #5
 80014f0:	d10e      	bne.n	8001510 <HAL_RCC_OscConfig+0xc4>
 80014f2:	4ba1      	ldr	r3, [pc, #644]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	4ba0      	ldr	r3, [pc, #640]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 80014f8:	2180      	movs	r1, #128	; 0x80
 80014fa:	02c9      	lsls	r1, r1, #11
 80014fc:	430a      	orrs	r2, r1
 80014fe:	601a      	str	r2, [r3, #0]
 8001500:	4b9d      	ldr	r3, [pc, #628]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	4b9c      	ldr	r3, [pc, #624]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 8001506:	2180      	movs	r1, #128	; 0x80
 8001508:	0249      	lsls	r1, r1, #9
 800150a:	430a      	orrs	r2, r1
 800150c:	601a      	str	r2, [r3, #0]
 800150e:	e00b      	b.n	8001528 <HAL_RCC_OscConfig+0xdc>
 8001510:	4b99      	ldr	r3, [pc, #612]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	4b98      	ldr	r3, [pc, #608]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 8001516:	4999      	ldr	r1, [pc, #612]	; (800177c <HAL_RCC_OscConfig+0x330>)
 8001518:	400a      	ands	r2, r1
 800151a:	601a      	str	r2, [r3, #0]
 800151c:	4b96      	ldr	r3, [pc, #600]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	4b95      	ldr	r3, [pc, #596]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 8001522:	4997      	ldr	r1, [pc, #604]	; (8001780 <HAL_RCC_OscConfig+0x334>)
 8001524:	400a      	ands	r2, r1
 8001526:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d014      	beq.n	800155a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001530:	f7ff f978 	bl	8000824 <HAL_GetTick>
 8001534:	0003      	movs	r3, r0
 8001536:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001538:	e008      	b.n	800154c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800153a:	f7ff f973 	bl	8000824 <HAL_GetTick>
 800153e:	0002      	movs	r2, r0
 8001540:	69bb      	ldr	r3, [r7, #24]
 8001542:	1ad3      	subs	r3, r2, r3
 8001544:	2b64      	cmp	r3, #100	; 0x64
 8001546:	d901      	bls.n	800154c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001548:	2303      	movs	r3, #3
 800154a:	e28a      	b.n	8001a62 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800154c:	4b8a      	ldr	r3, [pc, #552]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	2380      	movs	r3, #128	; 0x80
 8001552:	029b      	lsls	r3, r3, #10
 8001554:	4013      	ands	r3, r2
 8001556:	d0f0      	beq.n	800153a <HAL_RCC_OscConfig+0xee>
 8001558:	e015      	b.n	8001586 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800155a:	f7ff f963 	bl	8000824 <HAL_GetTick>
 800155e:	0003      	movs	r3, r0
 8001560:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001562:	e008      	b.n	8001576 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001564:	f7ff f95e 	bl	8000824 <HAL_GetTick>
 8001568:	0002      	movs	r2, r0
 800156a:	69bb      	ldr	r3, [r7, #24]
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	2b64      	cmp	r3, #100	; 0x64
 8001570:	d901      	bls.n	8001576 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001572:	2303      	movs	r3, #3
 8001574:	e275      	b.n	8001a62 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001576:	4b80      	ldr	r3, [pc, #512]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	2380      	movs	r3, #128	; 0x80
 800157c:	029b      	lsls	r3, r3, #10
 800157e:	4013      	ands	r3, r2
 8001580:	d1f0      	bne.n	8001564 <HAL_RCC_OscConfig+0x118>
 8001582:	e000      	b.n	8001586 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001584:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	2202      	movs	r2, #2
 800158c:	4013      	ands	r3, r2
 800158e:	d100      	bne.n	8001592 <HAL_RCC_OscConfig+0x146>
 8001590:	e069      	b.n	8001666 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001592:	4b79      	ldr	r3, [pc, #484]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	220c      	movs	r2, #12
 8001598:	4013      	ands	r3, r2
 800159a:	d00b      	beq.n	80015b4 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800159c:	4b76      	ldr	r3, [pc, #472]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	220c      	movs	r2, #12
 80015a2:	4013      	ands	r3, r2
 80015a4:	2b08      	cmp	r3, #8
 80015a6:	d11c      	bne.n	80015e2 <HAL_RCC_OscConfig+0x196>
 80015a8:	4b73      	ldr	r3, [pc, #460]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 80015aa:	685a      	ldr	r2, [r3, #4]
 80015ac:	2380      	movs	r3, #128	; 0x80
 80015ae:	025b      	lsls	r3, r3, #9
 80015b0:	4013      	ands	r3, r2
 80015b2:	d116      	bne.n	80015e2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015b4:	4b70      	ldr	r3, [pc, #448]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2202      	movs	r2, #2
 80015ba:	4013      	ands	r3, r2
 80015bc:	d005      	beq.n	80015ca <HAL_RCC_OscConfig+0x17e>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	68db      	ldr	r3, [r3, #12]
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d001      	beq.n	80015ca <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e24b      	b.n	8001a62 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015ca:	4b6b      	ldr	r3, [pc, #428]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	22f8      	movs	r2, #248	; 0xf8
 80015d0:	4393      	bics	r3, r2
 80015d2:	0019      	movs	r1, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	691b      	ldr	r3, [r3, #16]
 80015d8:	00da      	lsls	r2, r3, #3
 80015da:	4b67      	ldr	r3, [pc, #412]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 80015dc:	430a      	orrs	r2, r1
 80015de:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015e0:	e041      	b.n	8001666 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	68db      	ldr	r3, [r3, #12]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d024      	beq.n	8001634 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015ea:	4b63      	ldr	r3, [pc, #396]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	4b62      	ldr	r3, [pc, #392]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 80015f0:	2101      	movs	r1, #1
 80015f2:	430a      	orrs	r2, r1
 80015f4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f6:	f7ff f915 	bl	8000824 <HAL_GetTick>
 80015fa:	0003      	movs	r3, r0
 80015fc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015fe:	e008      	b.n	8001612 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001600:	f7ff f910 	bl	8000824 <HAL_GetTick>
 8001604:	0002      	movs	r2, r0
 8001606:	69bb      	ldr	r3, [r7, #24]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	2b02      	cmp	r3, #2
 800160c:	d901      	bls.n	8001612 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e227      	b.n	8001a62 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001612:	4b59      	ldr	r3, [pc, #356]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	2202      	movs	r2, #2
 8001618:	4013      	ands	r3, r2
 800161a:	d0f1      	beq.n	8001600 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800161c:	4b56      	ldr	r3, [pc, #344]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	22f8      	movs	r2, #248	; 0xf8
 8001622:	4393      	bics	r3, r2
 8001624:	0019      	movs	r1, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	691b      	ldr	r3, [r3, #16]
 800162a:	00da      	lsls	r2, r3, #3
 800162c:	4b52      	ldr	r3, [pc, #328]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 800162e:	430a      	orrs	r2, r1
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	e018      	b.n	8001666 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001634:	4b50      	ldr	r3, [pc, #320]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	4b4f      	ldr	r3, [pc, #316]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 800163a:	2101      	movs	r1, #1
 800163c:	438a      	bics	r2, r1
 800163e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001640:	f7ff f8f0 	bl	8000824 <HAL_GetTick>
 8001644:	0003      	movs	r3, r0
 8001646:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001648:	e008      	b.n	800165c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800164a:	f7ff f8eb 	bl	8000824 <HAL_GetTick>
 800164e:	0002      	movs	r2, r0
 8001650:	69bb      	ldr	r3, [r7, #24]
 8001652:	1ad3      	subs	r3, r2, r3
 8001654:	2b02      	cmp	r3, #2
 8001656:	d901      	bls.n	800165c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001658:	2303      	movs	r3, #3
 800165a:	e202      	b.n	8001a62 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800165c:	4b46      	ldr	r3, [pc, #280]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2202      	movs	r2, #2
 8001662:	4013      	ands	r3, r2
 8001664:	d1f1      	bne.n	800164a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2208      	movs	r2, #8
 800166c:	4013      	ands	r3, r2
 800166e:	d036      	beq.n	80016de <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	69db      	ldr	r3, [r3, #28]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d019      	beq.n	80016ac <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001678:	4b3f      	ldr	r3, [pc, #252]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 800167a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800167c:	4b3e      	ldr	r3, [pc, #248]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 800167e:	2101      	movs	r1, #1
 8001680:	430a      	orrs	r2, r1
 8001682:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001684:	f7ff f8ce 	bl	8000824 <HAL_GetTick>
 8001688:	0003      	movs	r3, r0
 800168a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800168c:	e008      	b.n	80016a0 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800168e:	f7ff f8c9 	bl	8000824 <HAL_GetTick>
 8001692:	0002      	movs	r2, r0
 8001694:	69bb      	ldr	r3, [r7, #24]
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	2b02      	cmp	r3, #2
 800169a:	d901      	bls.n	80016a0 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 800169c:	2303      	movs	r3, #3
 800169e:	e1e0      	b.n	8001a62 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016a0:	4b35      	ldr	r3, [pc, #212]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 80016a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a4:	2202      	movs	r2, #2
 80016a6:	4013      	ands	r3, r2
 80016a8:	d0f1      	beq.n	800168e <HAL_RCC_OscConfig+0x242>
 80016aa:	e018      	b.n	80016de <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016ac:	4b32      	ldr	r3, [pc, #200]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 80016ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016b0:	4b31      	ldr	r3, [pc, #196]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 80016b2:	2101      	movs	r1, #1
 80016b4:	438a      	bics	r2, r1
 80016b6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016b8:	f7ff f8b4 	bl	8000824 <HAL_GetTick>
 80016bc:	0003      	movs	r3, r0
 80016be:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016c0:	e008      	b.n	80016d4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016c2:	f7ff f8af 	bl	8000824 <HAL_GetTick>
 80016c6:	0002      	movs	r2, r0
 80016c8:	69bb      	ldr	r3, [r7, #24]
 80016ca:	1ad3      	subs	r3, r2, r3
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	d901      	bls.n	80016d4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80016d0:	2303      	movs	r3, #3
 80016d2:	e1c6      	b.n	8001a62 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016d4:	4b28      	ldr	r3, [pc, #160]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 80016d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d8:	2202      	movs	r2, #2
 80016da:	4013      	ands	r3, r2
 80016dc:	d1f1      	bne.n	80016c2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	2204      	movs	r2, #4
 80016e4:	4013      	ands	r3, r2
 80016e6:	d100      	bne.n	80016ea <HAL_RCC_OscConfig+0x29e>
 80016e8:	e0b4      	b.n	8001854 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016ea:	201f      	movs	r0, #31
 80016ec:	183b      	adds	r3, r7, r0
 80016ee:	2200      	movs	r2, #0
 80016f0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016f2:	4b21      	ldr	r3, [pc, #132]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 80016f4:	69da      	ldr	r2, [r3, #28]
 80016f6:	2380      	movs	r3, #128	; 0x80
 80016f8:	055b      	lsls	r3, r3, #21
 80016fa:	4013      	ands	r3, r2
 80016fc:	d110      	bne.n	8001720 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016fe:	4b1e      	ldr	r3, [pc, #120]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 8001700:	69da      	ldr	r2, [r3, #28]
 8001702:	4b1d      	ldr	r3, [pc, #116]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 8001704:	2180      	movs	r1, #128	; 0x80
 8001706:	0549      	lsls	r1, r1, #21
 8001708:	430a      	orrs	r2, r1
 800170a:	61da      	str	r2, [r3, #28]
 800170c:	4b1a      	ldr	r3, [pc, #104]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 800170e:	69da      	ldr	r2, [r3, #28]
 8001710:	2380      	movs	r3, #128	; 0x80
 8001712:	055b      	lsls	r3, r3, #21
 8001714:	4013      	ands	r3, r2
 8001716:	60fb      	str	r3, [r7, #12]
 8001718:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800171a:	183b      	adds	r3, r7, r0
 800171c:	2201      	movs	r2, #1
 800171e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001720:	4b18      	ldr	r3, [pc, #96]	; (8001784 <HAL_RCC_OscConfig+0x338>)
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	2380      	movs	r3, #128	; 0x80
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	4013      	ands	r3, r2
 800172a:	d11a      	bne.n	8001762 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800172c:	4b15      	ldr	r3, [pc, #84]	; (8001784 <HAL_RCC_OscConfig+0x338>)
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	4b14      	ldr	r3, [pc, #80]	; (8001784 <HAL_RCC_OscConfig+0x338>)
 8001732:	2180      	movs	r1, #128	; 0x80
 8001734:	0049      	lsls	r1, r1, #1
 8001736:	430a      	orrs	r2, r1
 8001738:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800173a:	f7ff f873 	bl	8000824 <HAL_GetTick>
 800173e:	0003      	movs	r3, r0
 8001740:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001742:	e008      	b.n	8001756 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001744:	f7ff f86e 	bl	8000824 <HAL_GetTick>
 8001748:	0002      	movs	r2, r0
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	2b64      	cmp	r3, #100	; 0x64
 8001750:	d901      	bls.n	8001756 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001752:	2303      	movs	r3, #3
 8001754:	e185      	b.n	8001a62 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001756:	4b0b      	ldr	r3, [pc, #44]	; (8001784 <HAL_RCC_OscConfig+0x338>)
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	2380      	movs	r3, #128	; 0x80
 800175c:	005b      	lsls	r3, r3, #1
 800175e:	4013      	ands	r3, r2
 8001760:	d0f0      	beq.n	8001744 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	2b01      	cmp	r3, #1
 8001768:	d10e      	bne.n	8001788 <HAL_RCC_OscConfig+0x33c>
 800176a:	4b03      	ldr	r3, [pc, #12]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 800176c:	6a1a      	ldr	r2, [r3, #32]
 800176e:	4b02      	ldr	r3, [pc, #8]	; (8001778 <HAL_RCC_OscConfig+0x32c>)
 8001770:	2101      	movs	r1, #1
 8001772:	430a      	orrs	r2, r1
 8001774:	621a      	str	r2, [r3, #32]
 8001776:	e035      	b.n	80017e4 <HAL_RCC_OscConfig+0x398>
 8001778:	40021000 	.word	0x40021000
 800177c:	fffeffff 	.word	0xfffeffff
 8001780:	fffbffff 	.word	0xfffbffff
 8001784:	40007000 	.word	0x40007000
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d10c      	bne.n	80017aa <HAL_RCC_OscConfig+0x35e>
 8001790:	4bb6      	ldr	r3, [pc, #728]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 8001792:	6a1a      	ldr	r2, [r3, #32]
 8001794:	4bb5      	ldr	r3, [pc, #724]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 8001796:	2101      	movs	r1, #1
 8001798:	438a      	bics	r2, r1
 800179a:	621a      	str	r2, [r3, #32]
 800179c:	4bb3      	ldr	r3, [pc, #716]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 800179e:	6a1a      	ldr	r2, [r3, #32]
 80017a0:	4bb2      	ldr	r3, [pc, #712]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80017a2:	2104      	movs	r1, #4
 80017a4:	438a      	bics	r2, r1
 80017a6:	621a      	str	r2, [r3, #32]
 80017a8:	e01c      	b.n	80017e4 <HAL_RCC_OscConfig+0x398>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	689b      	ldr	r3, [r3, #8]
 80017ae:	2b05      	cmp	r3, #5
 80017b0:	d10c      	bne.n	80017cc <HAL_RCC_OscConfig+0x380>
 80017b2:	4bae      	ldr	r3, [pc, #696]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80017b4:	6a1a      	ldr	r2, [r3, #32]
 80017b6:	4bad      	ldr	r3, [pc, #692]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80017b8:	2104      	movs	r1, #4
 80017ba:	430a      	orrs	r2, r1
 80017bc:	621a      	str	r2, [r3, #32]
 80017be:	4bab      	ldr	r3, [pc, #684]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80017c0:	6a1a      	ldr	r2, [r3, #32]
 80017c2:	4baa      	ldr	r3, [pc, #680]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80017c4:	2101      	movs	r1, #1
 80017c6:	430a      	orrs	r2, r1
 80017c8:	621a      	str	r2, [r3, #32]
 80017ca:	e00b      	b.n	80017e4 <HAL_RCC_OscConfig+0x398>
 80017cc:	4ba7      	ldr	r3, [pc, #668]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80017ce:	6a1a      	ldr	r2, [r3, #32]
 80017d0:	4ba6      	ldr	r3, [pc, #664]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80017d2:	2101      	movs	r1, #1
 80017d4:	438a      	bics	r2, r1
 80017d6:	621a      	str	r2, [r3, #32]
 80017d8:	4ba4      	ldr	r3, [pc, #656]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80017da:	6a1a      	ldr	r2, [r3, #32]
 80017dc:	4ba3      	ldr	r3, [pc, #652]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80017de:	2104      	movs	r1, #4
 80017e0:	438a      	bics	r2, r1
 80017e2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d014      	beq.n	8001816 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ec:	f7ff f81a 	bl	8000824 <HAL_GetTick>
 80017f0:	0003      	movs	r3, r0
 80017f2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017f4:	e009      	b.n	800180a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017f6:	f7ff f815 	bl	8000824 <HAL_GetTick>
 80017fa:	0002      	movs	r2, r0
 80017fc:	69bb      	ldr	r3, [r7, #24]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	4a9b      	ldr	r2, [pc, #620]	; (8001a70 <HAL_RCC_OscConfig+0x624>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d901      	bls.n	800180a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001806:	2303      	movs	r3, #3
 8001808:	e12b      	b.n	8001a62 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800180a:	4b98      	ldr	r3, [pc, #608]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 800180c:	6a1b      	ldr	r3, [r3, #32]
 800180e:	2202      	movs	r2, #2
 8001810:	4013      	ands	r3, r2
 8001812:	d0f0      	beq.n	80017f6 <HAL_RCC_OscConfig+0x3aa>
 8001814:	e013      	b.n	800183e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001816:	f7ff f805 	bl	8000824 <HAL_GetTick>
 800181a:	0003      	movs	r3, r0
 800181c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800181e:	e009      	b.n	8001834 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001820:	f7ff f800 	bl	8000824 <HAL_GetTick>
 8001824:	0002      	movs	r2, r0
 8001826:	69bb      	ldr	r3, [r7, #24]
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	4a91      	ldr	r2, [pc, #580]	; (8001a70 <HAL_RCC_OscConfig+0x624>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d901      	bls.n	8001834 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001830:	2303      	movs	r3, #3
 8001832:	e116      	b.n	8001a62 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001834:	4b8d      	ldr	r3, [pc, #564]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 8001836:	6a1b      	ldr	r3, [r3, #32]
 8001838:	2202      	movs	r2, #2
 800183a:	4013      	ands	r3, r2
 800183c:	d1f0      	bne.n	8001820 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800183e:	231f      	movs	r3, #31
 8001840:	18fb      	adds	r3, r7, r3
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	2b01      	cmp	r3, #1
 8001846:	d105      	bne.n	8001854 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001848:	4b88      	ldr	r3, [pc, #544]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 800184a:	69da      	ldr	r2, [r3, #28]
 800184c:	4b87      	ldr	r3, [pc, #540]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 800184e:	4989      	ldr	r1, [pc, #548]	; (8001a74 <HAL_RCC_OscConfig+0x628>)
 8001850:	400a      	ands	r2, r1
 8001852:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2210      	movs	r2, #16
 800185a:	4013      	ands	r3, r2
 800185c:	d063      	beq.n	8001926 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	695b      	ldr	r3, [r3, #20]
 8001862:	2b01      	cmp	r3, #1
 8001864:	d12a      	bne.n	80018bc <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001866:	4b81      	ldr	r3, [pc, #516]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 8001868:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800186a:	4b80      	ldr	r3, [pc, #512]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 800186c:	2104      	movs	r1, #4
 800186e:	430a      	orrs	r2, r1
 8001870:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001872:	4b7e      	ldr	r3, [pc, #504]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 8001874:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001876:	4b7d      	ldr	r3, [pc, #500]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 8001878:	2101      	movs	r1, #1
 800187a:	430a      	orrs	r2, r1
 800187c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800187e:	f7fe ffd1 	bl	8000824 <HAL_GetTick>
 8001882:	0003      	movs	r3, r0
 8001884:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001886:	e008      	b.n	800189a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001888:	f7fe ffcc 	bl	8000824 <HAL_GetTick>
 800188c:	0002      	movs	r2, r0
 800188e:	69bb      	ldr	r3, [r7, #24]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	2b02      	cmp	r3, #2
 8001894:	d901      	bls.n	800189a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e0e3      	b.n	8001a62 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800189a:	4b74      	ldr	r3, [pc, #464]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 800189c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800189e:	2202      	movs	r2, #2
 80018a0:	4013      	ands	r3, r2
 80018a2:	d0f1      	beq.n	8001888 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80018a4:	4b71      	ldr	r3, [pc, #452]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80018a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018a8:	22f8      	movs	r2, #248	; 0xf8
 80018aa:	4393      	bics	r3, r2
 80018ac:	0019      	movs	r1, r3
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	699b      	ldr	r3, [r3, #24]
 80018b2:	00da      	lsls	r2, r3, #3
 80018b4:	4b6d      	ldr	r3, [pc, #436]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80018b6:	430a      	orrs	r2, r1
 80018b8:	635a      	str	r2, [r3, #52]	; 0x34
 80018ba:	e034      	b.n	8001926 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	695b      	ldr	r3, [r3, #20]
 80018c0:	3305      	adds	r3, #5
 80018c2:	d111      	bne.n	80018e8 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80018c4:	4b69      	ldr	r3, [pc, #420]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80018c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018c8:	4b68      	ldr	r3, [pc, #416]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80018ca:	2104      	movs	r1, #4
 80018cc:	438a      	bics	r2, r1
 80018ce:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80018d0:	4b66      	ldr	r3, [pc, #408]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80018d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018d4:	22f8      	movs	r2, #248	; 0xf8
 80018d6:	4393      	bics	r3, r2
 80018d8:	0019      	movs	r1, r3
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	699b      	ldr	r3, [r3, #24]
 80018de:	00da      	lsls	r2, r3, #3
 80018e0:	4b62      	ldr	r3, [pc, #392]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80018e2:	430a      	orrs	r2, r1
 80018e4:	635a      	str	r2, [r3, #52]	; 0x34
 80018e6:	e01e      	b.n	8001926 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80018e8:	4b60      	ldr	r3, [pc, #384]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80018ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018ec:	4b5f      	ldr	r3, [pc, #380]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80018ee:	2104      	movs	r1, #4
 80018f0:	430a      	orrs	r2, r1
 80018f2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80018f4:	4b5d      	ldr	r3, [pc, #372]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80018f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018f8:	4b5c      	ldr	r3, [pc, #368]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80018fa:	2101      	movs	r1, #1
 80018fc:	438a      	bics	r2, r1
 80018fe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001900:	f7fe ff90 	bl	8000824 <HAL_GetTick>
 8001904:	0003      	movs	r3, r0
 8001906:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001908:	e008      	b.n	800191c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800190a:	f7fe ff8b 	bl	8000824 <HAL_GetTick>
 800190e:	0002      	movs	r2, r0
 8001910:	69bb      	ldr	r3, [r7, #24]
 8001912:	1ad3      	subs	r3, r2, r3
 8001914:	2b02      	cmp	r3, #2
 8001916:	d901      	bls.n	800191c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001918:	2303      	movs	r3, #3
 800191a:	e0a2      	b.n	8001a62 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800191c:	4b53      	ldr	r3, [pc, #332]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 800191e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001920:	2202      	movs	r2, #2
 8001922:	4013      	ands	r3, r2
 8001924:	d1f1      	bne.n	800190a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6a1b      	ldr	r3, [r3, #32]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d100      	bne.n	8001930 <HAL_RCC_OscConfig+0x4e4>
 800192e:	e097      	b.n	8001a60 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001930:	4b4e      	ldr	r3, [pc, #312]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	220c      	movs	r2, #12
 8001936:	4013      	ands	r3, r2
 8001938:	2b08      	cmp	r3, #8
 800193a:	d100      	bne.n	800193e <HAL_RCC_OscConfig+0x4f2>
 800193c:	e06b      	b.n	8001a16 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6a1b      	ldr	r3, [r3, #32]
 8001942:	2b02      	cmp	r3, #2
 8001944:	d14c      	bne.n	80019e0 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001946:	4b49      	ldr	r3, [pc, #292]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	4b48      	ldr	r3, [pc, #288]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 800194c:	494a      	ldr	r1, [pc, #296]	; (8001a78 <HAL_RCC_OscConfig+0x62c>)
 800194e:	400a      	ands	r2, r1
 8001950:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001952:	f7fe ff67 	bl	8000824 <HAL_GetTick>
 8001956:	0003      	movs	r3, r0
 8001958:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800195a:	e008      	b.n	800196e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800195c:	f7fe ff62 	bl	8000824 <HAL_GetTick>
 8001960:	0002      	movs	r2, r0
 8001962:	69bb      	ldr	r3, [r7, #24]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	2b02      	cmp	r3, #2
 8001968:	d901      	bls.n	800196e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800196a:	2303      	movs	r3, #3
 800196c:	e079      	b.n	8001a62 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800196e:	4b3f      	ldr	r3, [pc, #252]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	2380      	movs	r3, #128	; 0x80
 8001974:	049b      	lsls	r3, r3, #18
 8001976:	4013      	ands	r3, r2
 8001978:	d1f0      	bne.n	800195c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800197a:	4b3c      	ldr	r3, [pc, #240]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 800197c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800197e:	220f      	movs	r2, #15
 8001980:	4393      	bics	r3, r2
 8001982:	0019      	movs	r1, r3
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001988:	4b38      	ldr	r3, [pc, #224]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 800198a:	430a      	orrs	r2, r1
 800198c:	62da      	str	r2, [r3, #44]	; 0x2c
 800198e:	4b37      	ldr	r3, [pc, #220]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	4a3a      	ldr	r2, [pc, #232]	; (8001a7c <HAL_RCC_OscConfig+0x630>)
 8001994:	4013      	ands	r3, r2
 8001996:	0019      	movs	r1, r3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019a0:	431a      	orrs	r2, r3
 80019a2:	4b32      	ldr	r3, [pc, #200]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80019a4:	430a      	orrs	r2, r1
 80019a6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019a8:	4b30      	ldr	r3, [pc, #192]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	4b2f      	ldr	r3, [pc, #188]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80019ae:	2180      	movs	r1, #128	; 0x80
 80019b0:	0449      	lsls	r1, r1, #17
 80019b2:	430a      	orrs	r2, r1
 80019b4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019b6:	f7fe ff35 	bl	8000824 <HAL_GetTick>
 80019ba:	0003      	movs	r3, r0
 80019bc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019be:	e008      	b.n	80019d2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019c0:	f7fe ff30 	bl	8000824 <HAL_GetTick>
 80019c4:	0002      	movs	r2, r0
 80019c6:	69bb      	ldr	r3, [r7, #24]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e047      	b.n	8001a62 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019d2:	4b26      	ldr	r3, [pc, #152]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	2380      	movs	r3, #128	; 0x80
 80019d8:	049b      	lsls	r3, r3, #18
 80019da:	4013      	ands	r3, r2
 80019dc:	d0f0      	beq.n	80019c0 <HAL_RCC_OscConfig+0x574>
 80019de:	e03f      	b.n	8001a60 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019e0:	4b22      	ldr	r3, [pc, #136]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	4b21      	ldr	r3, [pc, #132]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 80019e6:	4924      	ldr	r1, [pc, #144]	; (8001a78 <HAL_RCC_OscConfig+0x62c>)
 80019e8:	400a      	ands	r2, r1
 80019ea:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ec:	f7fe ff1a 	bl	8000824 <HAL_GetTick>
 80019f0:	0003      	movs	r3, r0
 80019f2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019f4:	e008      	b.n	8001a08 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019f6:	f7fe ff15 	bl	8000824 <HAL_GetTick>
 80019fa:	0002      	movs	r2, r0
 80019fc:	69bb      	ldr	r3, [r7, #24]
 80019fe:	1ad3      	subs	r3, r2, r3
 8001a00:	2b02      	cmp	r3, #2
 8001a02:	d901      	bls.n	8001a08 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001a04:	2303      	movs	r3, #3
 8001a06:	e02c      	b.n	8001a62 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a08:	4b18      	ldr	r3, [pc, #96]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	2380      	movs	r3, #128	; 0x80
 8001a0e:	049b      	lsls	r3, r3, #18
 8001a10:	4013      	ands	r3, r2
 8001a12:	d1f0      	bne.n	80019f6 <HAL_RCC_OscConfig+0x5aa>
 8001a14:	e024      	b.n	8001a60 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6a1b      	ldr	r3, [r3, #32]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d101      	bne.n	8001a22 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e01f      	b.n	8001a62 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001a22:	4b12      	ldr	r3, [pc, #72]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001a28:	4b10      	ldr	r3, [pc, #64]	; (8001a6c <HAL_RCC_OscConfig+0x620>)
 8001a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a2c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a2e:	697a      	ldr	r2, [r7, #20]
 8001a30:	2380      	movs	r3, #128	; 0x80
 8001a32:	025b      	lsls	r3, r3, #9
 8001a34:	401a      	ands	r2, r3
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	d10e      	bne.n	8001a5c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	220f      	movs	r2, #15
 8001a42:	401a      	ands	r2, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	d107      	bne.n	8001a5c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001a4c:	697a      	ldr	r2, [r7, #20]
 8001a4e:	23f0      	movs	r3, #240	; 0xf0
 8001a50:	039b      	lsls	r3, r3, #14
 8001a52:	401a      	ands	r2, r3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d001      	beq.n	8001a60 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e000      	b.n	8001a62 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001a60:	2300      	movs	r3, #0
}
 8001a62:	0018      	movs	r0, r3
 8001a64:	46bd      	mov	sp, r7
 8001a66:	b008      	add	sp, #32
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	46c0      	nop			; (mov r8, r8)
 8001a6c:	40021000 	.word	0x40021000
 8001a70:	00001388 	.word	0x00001388
 8001a74:	efffffff 	.word	0xefffffff
 8001a78:	feffffff 	.word	0xfeffffff
 8001a7c:	ffc2ffff 	.word	0xffc2ffff

08001a80 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b084      	sub	sp, #16
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
 8001a88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d101      	bne.n	8001a94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a90:	2301      	movs	r3, #1
 8001a92:	e0b3      	b.n	8001bfc <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a94:	4b5b      	ldr	r3, [pc, #364]	; (8001c04 <HAL_RCC_ClockConfig+0x184>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2201      	movs	r2, #1
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	683a      	ldr	r2, [r7, #0]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d911      	bls.n	8001ac6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aa2:	4b58      	ldr	r3, [pc, #352]	; (8001c04 <HAL_RCC_ClockConfig+0x184>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	4393      	bics	r3, r2
 8001aaa:	0019      	movs	r1, r3
 8001aac:	4b55      	ldr	r3, [pc, #340]	; (8001c04 <HAL_RCC_ClockConfig+0x184>)
 8001aae:	683a      	ldr	r2, [r7, #0]
 8001ab0:	430a      	orrs	r2, r1
 8001ab2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ab4:	4b53      	ldr	r3, [pc, #332]	; (8001c04 <HAL_RCC_ClockConfig+0x184>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2201      	movs	r2, #1
 8001aba:	4013      	ands	r3, r2
 8001abc:	683a      	ldr	r2, [r7, #0]
 8001abe:	429a      	cmp	r2, r3
 8001ac0:	d001      	beq.n	8001ac6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e09a      	b.n	8001bfc <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	2202      	movs	r2, #2
 8001acc:	4013      	ands	r3, r2
 8001ace:	d015      	beq.n	8001afc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2204      	movs	r2, #4
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	d006      	beq.n	8001ae8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001ada:	4b4b      	ldr	r3, [pc, #300]	; (8001c08 <HAL_RCC_ClockConfig+0x188>)
 8001adc:	685a      	ldr	r2, [r3, #4]
 8001ade:	4b4a      	ldr	r3, [pc, #296]	; (8001c08 <HAL_RCC_ClockConfig+0x188>)
 8001ae0:	21e0      	movs	r1, #224	; 0xe0
 8001ae2:	00c9      	lsls	r1, r1, #3
 8001ae4:	430a      	orrs	r2, r1
 8001ae6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ae8:	4b47      	ldr	r3, [pc, #284]	; (8001c08 <HAL_RCC_ClockConfig+0x188>)
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	22f0      	movs	r2, #240	; 0xf0
 8001aee:	4393      	bics	r3, r2
 8001af0:	0019      	movs	r1, r3
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	689a      	ldr	r2, [r3, #8]
 8001af6:	4b44      	ldr	r3, [pc, #272]	; (8001c08 <HAL_RCC_ClockConfig+0x188>)
 8001af8:	430a      	orrs	r2, r1
 8001afa:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2201      	movs	r2, #1
 8001b02:	4013      	ands	r3, r2
 8001b04:	d040      	beq.n	8001b88 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	2b01      	cmp	r3, #1
 8001b0c:	d107      	bne.n	8001b1e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b0e:	4b3e      	ldr	r3, [pc, #248]	; (8001c08 <HAL_RCC_ClockConfig+0x188>)
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	2380      	movs	r3, #128	; 0x80
 8001b14:	029b      	lsls	r3, r3, #10
 8001b16:	4013      	ands	r3, r2
 8001b18:	d114      	bne.n	8001b44 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e06e      	b.n	8001bfc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d107      	bne.n	8001b36 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b26:	4b38      	ldr	r3, [pc, #224]	; (8001c08 <HAL_RCC_ClockConfig+0x188>)
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	2380      	movs	r3, #128	; 0x80
 8001b2c:	049b      	lsls	r3, r3, #18
 8001b2e:	4013      	ands	r3, r2
 8001b30:	d108      	bne.n	8001b44 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e062      	b.n	8001bfc <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b36:	4b34      	ldr	r3, [pc, #208]	; (8001c08 <HAL_RCC_ClockConfig+0x188>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2202      	movs	r2, #2
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	d101      	bne.n	8001b44 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e05b      	b.n	8001bfc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b44:	4b30      	ldr	r3, [pc, #192]	; (8001c08 <HAL_RCC_ClockConfig+0x188>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	2203      	movs	r2, #3
 8001b4a:	4393      	bics	r3, r2
 8001b4c:	0019      	movs	r1, r3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	685a      	ldr	r2, [r3, #4]
 8001b52:	4b2d      	ldr	r3, [pc, #180]	; (8001c08 <HAL_RCC_ClockConfig+0x188>)
 8001b54:	430a      	orrs	r2, r1
 8001b56:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b58:	f7fe fe64 	bl	8000824 <HAL_GetTick>
 8001b5c:	0003      	movs	r3, r0
 8001b5e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b60:	e009      	b.n	8001b76 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b62:	f7fe fe5f 	bl	8000824 <HAL_GetTick>
 8001b66:	0002      	movs	r2, r0
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	4a27      	ldr	r2, [pc, #156]	; (8001c0c <HAL_RCC_ClockConfig+0x18c>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d901      	bls.n	8001b76 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001b72:	2303      	movs	r3, #3
 8001b74:	e042      	b.n	8001bfc <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b76:	4b24      	ldr	r3, [pc, #144]	; (8001c08 <HAL_RCC_ClockConfig+0x188>)
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	220c      	movs	r2, #12
 8001b7c:	401a      	ands	r2, r3
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d1ec      	bne.n	8001b62 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b88:	4b1e      	ldr	r3, [pc, #120]	; (8001c04 <HAL_RCC_ClockConfig+0x184>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	4013      	ands	r3, r2
 8001b90:	683a      	ldr	r2, [r7, #0]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d211      	bcs.n	8001bba <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b96:	4b1b      	ldr	r3, [pc, #108]	; (8001c04 <HAL_RCC_ClockConfig+0x184>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	4393      	bics	r3, r2
 8001b9e:	0019      	movs	r1, r3
 8001ba0:	4b18      	ldr	r3, [pc, #96]	; (8001c04 <HAL_RCC_ClockConfig+0x184>)
 8001ba2:	683a      	ldr	r2, [r7, #0]
 8001ba4:	430a      	orrs	r2, r1
 8001ba6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ba8:	4b16      	ldr	r3, [pc, #88]	; (8001c04 <HAL_RCC_ClockConfig+0x184>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2201      	movs	r2, #1
 8001bae:	4013      	ands	r3, r2
 8001bb0:	683a      	ldr	r2, [r7, #0]
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d001      	beq.n	8001bba <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e020      	b.n	8001bfc <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	2204      	movs	r2, #4
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	d009      	beq.n	8001bd8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001bc4:	4b10      	ldr	r3, [pc, #64]	; (8001c08 <HAL_RCC_ClockConfig+0x188>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	4a11      	ldr	r2, [pc, #68]	; (8001c10 <HAL_RCC_ClockConfig+0x190>)
 8001bca:	4013      	ands	r3, r2
 8001bcc:	0019      	movs	r1, r3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	68da      	ldr	r2, [r3, #12]
 8001bd2:	4b0d      	ldr	r3, [pc, #52]	; (8001c08 <HAL_RCC_ClockConfig+0x188>)
 8001bd4:	430a      	orrs	r2, r1
 8001bd6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001bd8:	f000 f820 	bl	8001c1c <HAL_RCC_GetSysClockFreq>
 8001bdc:	0001      	movs	r1, r0
 8001bde:	4b0a      	ldr	r3, [pc, #40]	; (8001c08 <HAL_RCC_ClockConfig+0x188>)
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	091b      	lsrs	r3, r3, #4
 8001be4:	220f      	movs	r2, #15
 8001be6:	4013      	ands	r3, r2
 8001be8:	4a0a      	ldr	r2, [pc, #40]	; (8001c14 <HAL_RCC_ClockConfig+0x194>)
 8001bea:	5cd3      	ldrb	r3, [r2, r3]
 8001bec:	000a      	movs	r2, r1
 8001bee:	40da      	lsrs	r2, r3
 8001bf0:	4b09      	ldr	r3, [pc, #36]	; (8001c18 <HAL_RCC_ClockConfig+0x198>)
 8001bf2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001bf4:	2003      	movs	r0, #3
 8001bf6:	f7fe fdcf 	bl	8000798 <HAL_InitTick>
  
  return HAL_OK;
 8001bfa:	2300      	movs	r3, #0
}
 8001bfc:	0018      	movs	r0, r3
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	b004      	add	sp, #16
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	40022000 	.word	0x40022000
 8001c08:	40021000 	.word	0x40021000
 8001c0c:	00001388 	.word	0x00001388
 8001c10:	fffff8ff 	.word	0xfffff8ff
 8001c14:	08001f2c 	.word	0x08001f2c
 8001c18:	20000000 	.word	0x20000000

08001c1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c1c:	b590      	push	{r4, r7, lr}
 8001c1e:	b08f      	sub	sp, #60	; 0x3c
 8001c20:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001c22:	2314      	movs	r3, #20
 8001c24:	18fb      	adds	r3, r7, r3
 8001c26:	4a2b      	ldr	r2, [pc, #172]	; (8001cd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c28:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001c2a:	c313      	stmia	r3!, {r0, r1, r4}
 8001c2c:	6812      	ldr	r2, [r2, #0]
 8001c2e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001c30:	1d3b      	adds	r3, r7, #4
 8001c32:	4a29      	ldr	r2, [pc, #164]	; (8001cd8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001c34:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001c36:	c313      	stmia	r3!, {r0, r1, r4}
 8001c38:	6812      	ldr	r2, [r2, #0]
 8001c3a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c40:	2300      	movs	r3, #0
 8001c42:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c44:	2300      	movs	r3, #0
 8001c46:	637b      	str	r3, [r7, #52]	; 0x34
 8001c48:	2300      	movs	r3, #0
 8001c4a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001c50:	4b22      	ldr	r3, [pc, #136]	; (8001cdc <HAL_RCC_GetSysClockFreq+0xc0>)
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c58:	220c      	movs	r2, #12
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	2b04      	cmp	r3, #4
 8001c5e:	d002      	beq.n	8001c66 <HAL_RCC_GetSysClockFreq+0x4a>
 8001c60:	2b08      	cmp	r3, #8
 8001c62:	d003      	beq.n	8001c6c <HAL_RCC_GetSysClockFreq+0x50>
 8001c64:	e02d      	b.n	8001cc2 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c66:	4b1e      	ldr	r3, [pc, #120]	; (8001ce0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001c68:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001c6a:	e02d      	b.n	8001cc8 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c6e:	0c9b      	lsrs	r3, r3, #18
 8001c70:	220f      	movs	r2, #15
 8001c72:	4013      	ands	r3, r2
 8001c74:	2214      	movs	r2, #20
 8001c76:	18ba      	adds	r2, r7, r2
 8001c78:	5cd3      	ldrb	r3, [r2, r3]
 8001c7a:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001c7c:	4b17      	ldr	r3, [pc, #92]	; (8001cdc <HAL_RCC_GetSysClockFreq+0xc0>)
 8001c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c80:	220f      	movs	r2, #15
 8001c82:	4013      	ands	r3, r2
 8001c84:	1d3a      	adds	r2, r7, #4
 8001c86:	5cd3      	ldrb	r3, [r2, r3]
 8001c88:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001c8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c8c:	2380      	movs	r3, #128	; 0x80
 8001c8e:	025b      	lsls	r3, r3, #9
 8001c90:	4013      	ands	r3, r2
 8001c92:	d009      	beq.n	8001ca8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001c94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c96:	4812      	ldr	r0, [pc, #72]	; (8001ce0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001c98:	f7fe fa36 	bl	8000108 <__udivsi3>
 8001c9c:	0003      	movs	r3, r0
 8001c9e:	001a      	movs	r2, r3
 8001ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca2:	4353      	muls	r3, r2
 8001ca4:	637b      	str	r3, [r7, #52]	; 0x34
 8001ca6:	e009      	b.n	8001cbc <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001ca8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001caa:	000a      	movs	r2, r1
 8001cac:	0152      	lsls	r2, r2, #5
 8001cae:	1a52      	subs	r2, r2, r1
 8001cb0:	0193      	lsls	r3, r2, #6
 8001cb2:	1a9b      	subs	r3, r3, r2
 8001cb4:	00db      	lsls	r3, r3, #3
 8001cb6:	185b      	adds	r3, r3, r1
 8001cb8:	021b      	lsls	r3, r3, #8
 8001cba:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8001cbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cbe:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001cc0:	e002      	b.n	8001cc8 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001cc2:	4b07      	ldr	r3, [pc, #28]	; (8001ce0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001cc4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001cc6:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001cca:	0018      	movs	r0, r3
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	b00f      	add	sp, #60	; 0x3c
 8001cd0:	bd90      	pop	{r4, r7, pc}
 8001cd2:	46c0      	nop			; (mov r8, r8)
 8001cd4:	08001f0c 	.word	0x08001f0c
 8001cd8:	08001f1c 	.word	0x08001f1c
 8001cdc:	40021000 	.word	0x40021000
 8001ce0:	007a1200 	.word	0x007a1200

08001ce4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b086      	sub	sp, #24
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001cec:	2300      	movs	r3, #0
 8001cee:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	2380      	movs	r3, #128	; 0x80
 8001cfa:	025b      	lsls	r3, r3, #9
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	d100      	bne.n	8001d02 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001d00:	e08e      	b.n	8001e20 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001d02:	2017      	movs	r0, #23
 8001d04:	183b      	adds	r3, r7, r0
 8001d06:	2200      	movs	r2, #0
 8001d08:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d0a:	4b57      	ldr	r3, [pc, #348]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d0c:	69da      	ldr	r2, [r3, #28]
 8001d0e:	2380      	movs	r3, #128	; 0x80
 8001d10:	055b      	lsls	r3, r3, #21
 8001d12:	4013      	ands	r3, r2
 8001d14:	d110      	bne.n	8001d38 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d16:	4b54      	ldr	r3, [pc, #336]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d18:	69da      	ldr	r2, [r3, #28]
 8001d1a:	4b53      	ldr	r3, [pc, #332]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d1c:	2180      	movs	r1, #128	; 0x80
 8001d1e:	0549      	lsls	r1, r1, #21
 8001d20:	430a      	orrs	r2, r1
 8001d22:	61da      	str	r2, [r3, #28]
 8001d24:	4b50      	ldr	r3, [pc, #320]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d26:	69da      	ldr	r2, [r3, #28]
 8001d28:	2380      	movs	r3, #128	; 0x80
 8001d2a:	055b      	lsls	r3, r3, #21
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	60bb      	str	r3, [r7, #8]
 8001d30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d32:	183b      	adds	r3, r7, r0
 8001d34:	2201      	movs	r2, #1
 8001d36:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d38:	4b4c      	ldr	r3, [pc, #304]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	2380      	movs	r3, #128	; 0x80
 8001d3e:	005b      	lsls	r3, r3, #1
 8001d40:	4013      	ands	r3, r2
 8001d42:	d11a      	bne.n	8001d7a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d44:	4b49      	ldr	r3, [pc, #292]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	4b48      	ldr	r3, [pc, #288]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001d4a:	2180      	movs	r1, #128	; 0x80
 8001d4c:	0049      	lsls	r1, r1, #1
 8001d4e:	430a      	orrs	r2, r1
 8001d50:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d52:	f7fe fd67 	bl	8000824 <HAL_GetTick>
 8001d56:	0003      	movs	r3, r0
 8001d58:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d5a:	e008      	b.n	8001d6e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d5c:	f7fe fd62 	bl	8000824 <HAL_GetTick>
 8001d60:	0002      	movs	r2, r0
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	2b64      	cmp	r3, #100	; 0x64
 8001d68:	d901      	bls.n	8001d6e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e077      	b.n	8001e5e <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d6e:	4b3f      	ldr	r3, [pc, #252]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	2380      	movs	r3, #128	; 0x80
 8001d74:	005b      	lsls	r3, r3, #1
 8001d76:	4013      	ands	r3, r2
 8001d78:	d0f0      	beq.n	8001d5c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001d7a:	4b3b      	ldr	r3, [pc, #236]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d7c:	6a1a      	ldr	r2, [r3, #32]
 8001d7e:	23c0      	movs	r3, #192	; 0xc0
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	4013      	ands	r3, r2
 8001d84:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d034      	beq.n	8001df6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	685a      	ldr	r2, [r3, #4]
 8001d90:	23c0      	movs	r3, #192	; 0xc0
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	4013      	ands	r3, r2
 8001d96:	68fa      	ldr	r2, [r7, #12]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d02c      	beq.n	8001df6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001d9c:	4b32      	ldr	r3, [pc, #200]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d9e:	6a1b      	ldr	r3, [r3, #32]
 8001da0:	4a33      	ldr	r2, [pc, #204]	; (8001e70 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001da2:	4013      	ands	r3, r2
 8001da4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001da6:	4b30      	ldr	r3, [pc, #192]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001da8:	6a1a      	ldr	r2, [r3, #32]
 8001daa:	4b2f      	ldr	r3, [pc, #188]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001dac:	2180      	movs	r1, #128	; 0x80
 8001dae:	0249      	lsls	r1, r1, #9
 8001db0:	430a      	orrs	r2, r1
 8001db2:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001db4:	4b2c      	ldr	r3, [pc, #176]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001db6:	6a1a      	ldr	r2, [r3, #32]
 8001db8:	4b2b      	ldr	r3, [pc, #172]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001dba:	492e      	ldr	r1, [pc, #184]	; (8001e74 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8001dbc:	400a      	ands	r2, r1
 8001dbe:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001dc0:	4b29      	ldr	r3, [pc, #164]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001dc2:	68fa      	ldr	r2, [r7, #12]
 8001dc4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2201      	movs	r2, #1
 8001dca:	4013      	ands	r3, r2
 8001dcc:	d013      	beq.n	8001df6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dce:	f7fe fd29 	bl	8000824 <HAL_GetTick>
 8001dd2:	0003      	movs	r3, r0
 8001dd4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dd6:	e009      	b.n	8001dec <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dd8:	f7fe fd24 	bl	8000824 <HAL_GetTick>
 8001ddc:	0002      	movs	r2, r0
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	4a25      	ldr	r2, [pc, #148]	; (8001e78 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d901      	bls.n	8001dec <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001de8:	2303      	movs	r3, #3
 8001dea:	e038      	b.n	8001e5e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dec:	4b1e      	ldr	r3, [pc, #120]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001dee:	6a1b      	ldr	r3, [r3, #32]
 8001df0:	2202      	movs	r2, #2
 8001df2:	4013      	ands	r3, r2
 8001df4:	d0f0      	beq.n	8001dd8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001df6:	4b1c      	ldr	r3, [pc, #112]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001df8:	6a1b      	ldr	r3, [r3, #32]
 8001dfa:	4a1d      	ldr	r2, [pc, #116]	; (8001e70 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	0019      	movs	r1, r3
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	685a      	ldr	r2, [r3, #4]
 8001e04:	4b18      	ldr	r3, [pc, #96]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e06:	430a      	orrs	r2, r1
 8001e08:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001e0a:	2317      	movs	r3, #23
 8001e0c:	18fb      	adds	r3, r7, r3
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d105      	bne.n	8001e20 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e14:	4b14      	ldr	r3, [pc, #80]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e16:	69da      	ldr	r2, [r3, #28]
 8001e18:	4b13      	ldr	r3, [pc, #76]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e1a:	4918      	ldr	r1, [pc, #96]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8001e1c:	400a      	ands	r2, r1
 8001e1e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	2201      	movs	r2, #1
 8001e26:	4013      	ands	r3, r2
 8001e28:	d009      	beq.n	8001e3e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001e2a:	4b0f      	ldr	r3, [pc, #60]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2e:	2203      	movs	r2, #3
 8001e30:	4393      	bics	r3, r2
 8001e32:	0019      	movs	r1, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	689a      	ldr	r2, [r3, #8]
 8001e38:	4b0b      	ldr	r3, [pc, #44]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e3a:	430a      	orrs	r2, r1
 8001e3c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	2220      	movs	r2, #32
 8001e44:	4013      	ands	r3, r2
 8001e46:	d009      	beq.n	8001e5c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001e48:	4b07      	ldr	r3, [pc, #28]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4c:	2210      	movs	r2, #16
 8001e4e:	4393      	bics	r3, r2
 8001e50:	0019      	movs	r1, r3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	68da      	ldr	r2, [r3, #12]
 8001e56:	4b04      	ldr	r3, [pc, #16]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	0018      	movs	r0, r3
 8001e60:	46bd      	mov	sp, r7
 8001e62:	b006      	add	sp, #24
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	46c0      	nop			; (mov r8, r8)
 8001e68:	40021000 	.word	0x40021000
 8001e6c:	40007000 	.word	0x40007000
 8001e70:	fffffcff 	.word	0xfffffcff
 8001e74:	fffeffff 	.word	0xfffeffff
 8001e78:	00001388 	.word	0x00001388
 8001e7c:	efffffff 	.word	0xefffffff

08001e80 <__libc_init_array>:
 8001e80:	b570      	push	{r4, r5, r6, lr}
 8001e82:	2600      	movs	r6, #0
 8001e84:	4d0c      	ldr	r5, [pc, #48]	; (8001eb8 <__libc_init_array+0x38>)
 8001e86:	4c0d      	ldr	r4, [pc, #52]	; (8001ebc <__libc_init_array+0x3c>)
 8001e88:	1b64      	subs	r4, r4, r5
 8001e8a:	10a4      	asrs	r4, r4, #2
 8001e8c:	42a6      	cmp	r6, r4
 8001e8e:	d109      	bne.n	8001ea4 <__libc_init_array+0x24>
 8001e90:	2600      	movs	r6, #0
 8001e92:	f000 f821 	bl	8001ed8 <_init>
 8001e96:	4d0a      	ldr	r5, [pc, #40]	; (8001ec0 <__libc_init_array+0x40>)
 8001e98:	4c0a      	ldr	r4, [pc, #40]	; (8001ec4 <__libc_init_array+0x44>)
 8001e9a:	1b64      	subs	r4, r4, r5
 8001e9c:	10a4      	asrs	r4, r4, #2
 8001e9e:	42a6      	cmp	r6, r4
 8001ea0:	d105      	bne.n	8001eae <__libc_init_array+0x2e>
 8001ea2:	bd70      	pop	{r4, r5, r6, pc}
 8001ea4:	00b3      	lsls	r3, r6, #2
 8001ea6:	58eb      	ldr	r3, [r5, r3]
 8001ea8:	4798      	blx	r3
 8001eaa:	3601      	adds	r6, #1
 8001eac:	e7ee      	b.n	8001e8c <__libc_init_array+0xc>
 8001eae:	00b3      	lsls	r3, r6, #2
 8001eb0:	58eb      	ldr	r3, [r5, r3]
 8001eb2:	4798      	blx	r3
 8001eb4:	3601      	adds	r6, #1
 8001eb6:	e7f2      	b.n	8001e9e <__libc_init_array+0x1e>
 8001eb8:	08001f3c 	.word	0x08001f3c
 8001ebc:	08001f3c 	.word	0x08001f3c
 8001ec0:	08001f3c 	.word	0x08001f3c
 8001ec4:	08001f40 	.word	0x08001f40

08001ec8 <memset>:
 8001ec8:	0003      	movs	r3, r0
 8001eca:	1882      	adds	r2, r0, r2
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d100      	bne.n	8001ed2 <memset+0xa>
 8001ed0:	4770      	bx	lr
 8001ed2:	7019      	strb	r1, [r3, #0]
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	e7f9      	b.n	8001ecc <memset+0x4>

08001ed8 <_init>:
 8001ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001eda:	46c0      	nop			; (mov r8, r8)
 8001edc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ede:	bc08      	pop	{r3}
 8001ee0:	469e      	mov	lr, r3
 8001ee2:	4770      	bx	lr

08001ee4 <_fini>:
 8001ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ee6:	46c0      	nop			; (mov r8, r8)
 8001ee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001eea:	bc08      	pop	{r3}
 8001eec:	469e      	mov	lr, r3
 8001eee:	4770      	bx	lr
