
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003339                       # Number of seconds simulated
sim_ticks                                  3338596242                       # Number of ticks simulated
final_tick                               574869633918                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61589                       # Simulator instruction rate (inst/s)
host_op_rate                                    80904                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  97718                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893060                       # Number of bytes of host memory used
host_seconds                                 34165.53                       # Real time elapsed on the host
sim_insts                                  2104228319                       # Number of instructions simulated
sim_ops                                    2764132113                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       188544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        82688                       # Number of bytes read from this memory
system.physmem.bytes_read::total               281984                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10752                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        78208                       # Number of bytes written to this memory
system.physmem.bytes_written::total             78208                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1473                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          646                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2203                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             611                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  611                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1686937                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     56474035                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1533579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     24767296                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                84461846                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1686937                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1533579                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3220515                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          23425414                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               23425414                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          23425414                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1686937                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     56474035                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1533579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     24767296                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              107887260                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8006227                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2851857                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2486917                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188869                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1437085                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1382327                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200233                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5797                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3496538                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15851624                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2851857                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582560                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3354601                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         873645                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        336315                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1719128                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90690                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7871084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.319646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.293334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4516483     57.38%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600540      7.63%     65.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294619      3.74%     68.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221453      2.81%     71.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          179711      2.28%     73.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158590      2.01%     75.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54938      0.70%     76.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195431      2.48%     79.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1649319     20.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7871084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.356205                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.979912                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3619514                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       313166                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3241414                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16196                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        680793                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312472                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2856                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17711854                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4435                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        680793                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3770130                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         133467                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        39882                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3105717                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       141088                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17151907                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70878                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        57550                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22719106                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78096617                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78096617                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903412                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7815658                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2154                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1155                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           361072                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2620138                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       594989                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7621                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       244896                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16127276                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2162                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13757981                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17679                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4642592                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12638054                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          125                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7871084                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.747914                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.855406                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2809488     35.69%     35.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1664538     21.15%     56.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       873421     11.10%     67.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1002218     12.73%     80.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       733437      9.32%     89.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476158      6.05%     96.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204050      2.59%     98.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        61083      0.78%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46691      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7871084                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58461     73.59%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12154     15.30%     88.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8828     11.11%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10800677     78.50%     78.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109477      0.80%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2357948     17.14%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       488883      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13757981                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.718410                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              79443                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005774                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35484163                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20772132                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13276106                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13837424                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22504                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       732059                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          107                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155231                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        680793                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          74838                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6971                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16129439                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63223                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2620138                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       594989                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1146                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3916                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           40                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          107                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95558                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111029                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206587                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13457074                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2255855                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       300902                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2732490                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2016044                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            476635                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.680826                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13301430                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13276106                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7991909                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19686477                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.658223                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405959                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370183                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4759360                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2037                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187105                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7190291                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.581324                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.290517                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3354705     46.66%     46.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1531314     21.30%     67.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836066     11.63%     79.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305558      4.25%     83.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       263516      3.66%     87.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       118064      1.64%     89.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       282369      3.93%     93.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        78127      1.09%     94.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       420572      5.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7190291                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370183                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928957                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       420572                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22899158                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32940736                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3224                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 135143                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.800623                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.800623                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.249028                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.249028                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62307870                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17431560                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18273123                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2034                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8006227                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3028822                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2467148                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201242                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1238933                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1174841                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          323301                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8933                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3117661                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16533294                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3028822                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1498142                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3463205                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1083157                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        440738                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1529537                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        86678                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7900701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.592419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.375772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4437496     56.17%     56.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          241690      3.06%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          249946      3.16%     62.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          400650      5.07%     67.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          186291      2.36%     69.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          264794      3.35%     73.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          178378      2.26%     75.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          132652      1.68%     77.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1808804     22.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7900701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378308                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.065054                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3283818                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       398176                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3313062                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27476                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        878165                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       514214                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          906                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19750176                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3514                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        878165                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3449317                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          96206                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        89515                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3173142                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       214352                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19037441                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        123720                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        63318                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26663417                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88740244                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88740244                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16237273                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10426143                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3263                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1667                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           565036                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1772773                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       913981                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9996                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       410466                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17837217                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3282                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14150487                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        24446                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6161906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19034891                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7900701                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.791042                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.922985                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2717251     34.39%     34.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1690380     21.40%     55.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1173852     14.86%     70.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       763096      9.66%     80.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       673828      8.53%     88.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       387276      4.90%     93.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       346368      4.38%     98.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        75985      0.96%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72665      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7900701                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         106224     77.98%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15375     11.29%     89.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14621     10.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11819512     83.53%     83.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188219      1.33%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1596      0.01%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1403488      9.92%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       737672      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14150487                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.767435                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             136220                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009627                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36362340                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24002523                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13748681                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14286707                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        20748                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       710373                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       241615                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        878165                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56511                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12255                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17840504                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        44152                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1772773                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       913981                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1659                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10261                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          124                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       121013                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       113586                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       234599                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13897075                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1308874                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       253411                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2024449                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1976331                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            715575                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.735783                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13759267                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13748681                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9025072                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25659638                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.717248                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351722                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9461217                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11648297                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6192248                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3259                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       203112                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7022536                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658702                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172096                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2674804     38.09%     38.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1993567     28.39%     66.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       790065     11.25%     77.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       397110      5.65%     83.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       370052      5.27%     88.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       169613      2.42%     91.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       184834      2.63%     93.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93935      1.34%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       348556      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7022536                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9461217                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11648297                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1734766                       # Number of memory references committed
system.switch_cpus1.commit.loads              1062400                       # Number of loads committed
system.switch_cpus1.commit.membars               1623                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1681774                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10493383                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       240063                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       348556                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24514356                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36560237                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3416                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 105526                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9461217                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11648297                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9461217                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846215                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846215                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181732                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181732                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62386596                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19079851                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18175798                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3246                       # number of misc regfile writes
system.l2.replacements                           2204                       # number of replacements
system.l2.tagsinuse                      16381.448518                       # Cycle average of tags in use
system.l2.total_refs                           425488                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18584                       # Sample count of references to valid blocks.
system.l2.avg_refs                          22.895394                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           369.762328                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     39.005656                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    767.317322                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     37.447112                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    323.211629                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           9301.992825                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5542.711647                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022569                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002381                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.046833                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002286                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.019727                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.567749                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.338300                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999844                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3962                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3554                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7521                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2048                       # number of Writeback hits
system.l2.Writeback_hits::total                  2048                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    76                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3986                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3606                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7597                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3986                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3606                       # number of overall hits
system.l2.overall_hits::total                    7597                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1473                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          646                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2203                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1473                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          646                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2203                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1473                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          646                       # number of overall misses
system.l2.overall_misses::total                  2203                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2383996                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     91759894                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2436680                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     41726563                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       138307133                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2383996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     91759894                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2436680                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     41726563                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        138307133                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2383996                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     91759894                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2436680                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     41726563                       # number of overall miss cycles
system.l2.overall_miss_latency::total       138307133                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5435                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4200                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9724                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2048                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2048                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                76                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5459                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4252                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9800                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5459                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4252                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9800                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.936170                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.271021                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.153810                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.226553                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.936170                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.269830                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.151929                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.224796                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.936170                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.269830                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.151929                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.224796                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 54181.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62294.564834                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        60917                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 64592.202786                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62781.267817                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 54181.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62294.564834                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        60917                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 64592.202786                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62781.267817                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 54181.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62294.564834                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        60917                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 64592.202786                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62781.267817                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  611                       # number of writebacks
system.l2.writebacks::total                       611                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1473                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          646                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2203                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1473                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          646                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2203                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1473                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          646                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2203                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2136910                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     83224602                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2211675                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     38000990                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    125574177                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2136910                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     83224602                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2211675                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     38000990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    125574177                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2136910                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     83224602                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2211675                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     38000990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    125574177                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.936170                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.271021                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.153810                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.226553                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.936170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.269830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.151929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.224796                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.936170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.269830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.151929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.224796                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48566.136364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56500.069246                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55291.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58825.061920                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 57001.442124                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 48566.136364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56500.069246                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 55291.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58825.061920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 57001.442124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 48566.136364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56500.069246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 55291.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58825.061920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 57001.442124                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               557.263995                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001751591                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1773011.665487                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.889831                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.374164                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067131                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825920                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.893051                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1719070                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1719070                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1719070                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1719070                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1719070                       # number of overall hits
system.cpu0.icache.overall_hits::total        1719070                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3280346                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3280346                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3280346                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3280346                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3280346                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3280346                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1719128                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1719128                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1719128                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1719128                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1719128                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1719128                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 56557.689655                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56557.689655                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 56557.689655                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56557.689655                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 56557.689655                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56557.689655                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2767057                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2767057                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2767057                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2767057                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2767057                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2767057                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 58873.553191                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58873.553191                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 58873.553191                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58873.553191                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 58873.553191                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58873.553191                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5459                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249700                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5715                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39063.814523                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.678382                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.321618                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.787806                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.212194                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055243                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055243                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1125                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1125                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1017                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1017                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492827                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492827                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492827                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492827                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16579                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16579                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16651                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16651                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16651                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16651                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    732032683                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    732032683                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2514206                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2514206                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    734546889                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    734546889                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    734546889                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    734546889                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2071822                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2071822                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2509478                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2509478                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2509478                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2509478                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008002                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008002                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006635                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006635                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006635                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006635                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44154.212136                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44154.212136                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34919.527778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34919.527778                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44114.280764                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44114.280764                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44114.280764                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44114.280764                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1122                       # number of writebacks
system.cpu0.dcache.writebacks::total             1122                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11144                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11144                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11192                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11192                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11192                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11192                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5435                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5435                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5459                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5459                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5459                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5459                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    125083954                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    125083954                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       580925                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       580925                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    125664879                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    125664879                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    125664879                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    125664879                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002623                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002623                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002175                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002175                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002175                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002175                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23014.526955                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23014.526955                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 24205.208333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24205.208333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23019.761678                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23019.761678                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23019.761678                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23019.761678                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.417680                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086305508                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2155368.071429                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.417680                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063169                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.803554                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1529482                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1529482                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1529482                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1529482                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1529482                       # number of overall hits
system.cpu1.icache.overall_hits::total        1529482                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3471826                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3471826                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3471826                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3471826                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3471826                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3471826                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1529537                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1529537                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1529537                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1529537                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1529537                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1529537                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 63124.109091                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63124.109091                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 63124.109091                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63124.109091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 63124.109091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63124.109091                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2696451                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2696451                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2696451                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2696451                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2696451                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2696451                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 64201.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64201.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 64201.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64201.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 64201.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64201.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4252                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166150545                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4508                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36856.820098                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.154282                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.845718                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.871696                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.128304                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1023791                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1023791                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       668928                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        668928                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1625                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1625                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1623                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1692719                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1692719                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1692719                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1692719                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10531                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10531                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          165                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10696                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10696                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10696                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10696                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    358636435                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    358636435                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5147083                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5147083                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    363783518                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    363783518                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    363783518                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    363783518                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1034322                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1034322                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       669093                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       669093                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1703415                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1703415                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1703415                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1703415                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010182                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010182                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000247                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000247                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006279                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006279                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006279                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006279                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34055.306714                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34055.306714                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31194.442424                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31194.442424                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34011.174084                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34011.174084                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34011.174084                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34011.174084                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          926                       # number of writebacks
system.cpu1.dcache.writebacks::total              926                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6331                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6331                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6444                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6444                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6444                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6444                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4200                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4200                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4252                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4252                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4252                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4252                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     72120977                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     72120977                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1109190                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1109190                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     73230167                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     73230167                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     73230167                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     73230167                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004061                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004061                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002496                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002496                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002496                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002496                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17171.661190                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17171.661190                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21330.576923                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21330.576923                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17222.522813                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17222.522813                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17222.522813                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17222.522813                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
