INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projectQiangda2/projectQiangda.srcs/sources_1/new/BeginState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BeginState
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projectQiangda2/projectQiangda.srcs/sources_1/new/Scores.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scores
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/qiangda/qiangda.srcs/sim_1/new/begin_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begin_tb
