# CNN_Hardware_Accelerator
A fully streaming 3Ã—3 CNN hardware accelerator in Verilog, targeting real-time image processing applications. Implemented line buffers, sliding window generator, and parallel MAC array for efficient hardware convolution. Integrated border handling, output clamping, and valid signaling, and verified functionality using a self-checking testbench.
