
---------- Begin Simulation Statistics ----------
final_tick                               1973145138500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101998                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703444                       # Number of bytes of host memory used
host_op_rate                                   102328                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23085.76                       # Real time elapsed on the host
host_tick_rate                               85470222                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354701247                       # Number of instructions simulated
sim_ops                                    2362310152                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.973145                       # Number of seconds simulated
sim_ticks                                1973145138500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.783606                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              305117412                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           347579035                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         31333960                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        462033207                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          39527188                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       40060202                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          533014                       # Number of indirect misses.
system.cpu0.branchPred.lookups              595212560                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3959999                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801855                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         17675425                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 554990550                       # Number of branches committed
system.cpu0.commit.bw_lim_events             57616075                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419483                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      123901701                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224645266                       # Number of instructions committed
system.cpu0.commit.committedOps            2228452419                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3621285728                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.615376                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.356514                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2532055081     69.92%     69.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    651293926     17.99%     87.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    150564982      4.16%     92.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    152377298      4.21%     96.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     47948963      1.32%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15606202      0.43%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8621234      0.24%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5201967      0.14%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     57616075      1.59%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3621285728                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44160374                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150759647                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691520620                       # Number of loads committed
system.cpu0.commit.membars                    7608891                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608897      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238679103     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695322467     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264722420     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228452419                       # Class of committed instruction
system.cpu0.commit.refs                     960044915                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224645266                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228452419                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.771286                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.771286                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            624321405                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             13672479                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           298340366                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2390229314                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1356339277                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1641285249                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              17690697                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             19975046                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10220017                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  595212560                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                404590029                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2296486652                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             12738628                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           93                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2428767442                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          342                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               62698574                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.151051                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1322020201                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         344644600                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.616363                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3649856645                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.666485                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.914068                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1942424169     53.22%     53.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1261427508     34.56%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               234200081      6.42%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               168017267      4.60%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32780580      0.90%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6082257      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1117959      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     435      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3806389      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3649856645                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       45                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      290625868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            18251056                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               565876997                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.592110                       # Inst execution rate
system.cpu0.iew.exec_refs                  1033549944                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 275348955                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              530307776                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            756175448                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810801                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8783674                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           276903452                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2352320055                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            758200989                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17291046                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2333200012                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3757204                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5439640                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              17690697                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13330567                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       146837                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        35931696                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        94142                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14924                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8681871                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     64654828                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8379157                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14924                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1986229                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      16264827                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1036295015                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2310413755                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.842416                       # average fanout of values written-back
system.cpu0.iew.wb_producers                872991155                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.586328                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2310549763                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2847188580                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1485931499                       # number of integer regfile writes
system.cpu0.ipc                              0.564562                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.564562                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611816      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1282535364     54.56%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650394      0.79%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802441      0.16%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           765929091     32.59%     88.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          271961898     11.57%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             11      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            21      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2350491058                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     58                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                112                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           53                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                80                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4239914                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001804                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 630595     14.87%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    10      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3228946     76.16%     91.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               380359      8.97%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2347119098                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8355305305                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2310413702                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2476201373                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2340900171                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2350491058                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11419884                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      123867633                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           226742                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           401                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     34996532                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3649856645                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.643995                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.852838                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2002973236     54.88%     54.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1115243138     30.56%     85.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          384029530     10.52%     95.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          128671813      3.53%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16059671      0.44%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1147645      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1167499      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             321386      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             242727      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3649856645                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.596498                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         34860905                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         7146694                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           756175448                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          276903452                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2894                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3940482513                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5807814                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              572696835                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421251152                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25023116                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1370904927                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13397653                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                72373                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2902293785                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2380475788                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1543454270                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1634979049                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14535162                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              17690697                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             53371518                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               122203114                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               45                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2902293740                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        213619                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8827                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 50876236                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8818                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5915986658                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4733318605                       # The number of ROB writes
system.cpu0.timesIdled                       42246220                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2861                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.597835                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17382608                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18571592                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1777612                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31353620                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            919670                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         927589                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7919                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34538184                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47364                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801573                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1371053                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29515026                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2462114                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405395                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12075241                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130055981                       # Number of instructions committed
system.cpu1.commit.committedOps             133857733                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    639205987                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.209413                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.870887                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    581093762     90.91%     90.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29315526      4.59%     95.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     10142370      1.59%     97.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9329910      1.46%     98.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2078759      0.33%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       863695      0.14%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3501643      0.55%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       418208      0.07%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2462114      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    639205987                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1456791                       # Number of function calls committed.
system.cpu1.commit.int_insts                125262148                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36888463                       # Number of loads committed
system.cpu1.commit.membars                    7603268                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603268      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77443372     57.85%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40690036     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8120913      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133857733                       # Class of committed instruction
system.cpu1.commit.refs                      48810961                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130055981                       # Number of Instructions Simulated
system.cpu1.committedOps                    133857733                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.952390                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.952390                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            556501549                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               423830                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            16742018                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             151341406                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23008650                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52383573                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1371987                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1159785                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8400987                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34538184                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22634853                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    615335436                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               350793                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     152565539                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3557092                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.053623                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24552763                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18302278                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.236871                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         641666746                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.243690                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.690400                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               546114749     85.11%     85.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                57206742      8.92%     94.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23067984      3.60%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10536417      1.64%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3150315      0.49%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  729759      0.11%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  860302      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     465      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           641666746                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2421202                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1463259                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31133601                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.221115                       # Inst execution rate
system.cpu1.iew.exec_refs                    51710902                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12401887                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              480199238                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             39754723                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802242                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1487270                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12759865                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          145919809                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39309015                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1285050                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            142417233                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3147788                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4166887                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1371987                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11807395                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        36577                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          990057                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        34305                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1122                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2690                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2866260                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       837367                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1122                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       489427                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        973832                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 80328825                       # num instructions consuming a value
system.cpu1.iew.wb_count                    141491781                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.851854                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 68428471                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.219678                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     141538159                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               177079753                       # number of integer regfile reads
system.cpu1.int_regfile_writes               94965151                       # number of integer regfile writes
system.cpu1.ipc                              0.201923                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.201923                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603371      5.29%      5.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84051311     58.49%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43397532     30.20%     93.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8649923      6.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             143702283                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3781885                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026318                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 496107     13.12%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3017490     79.79%     92.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               268284      7.09%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             139880781                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         933060404                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    141491769                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        157982791                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 134514161                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                143702283                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405648                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12062075                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           207235                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           253                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4877718                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    641666746                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.223952                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.673741                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          551059312     85.88%     85.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           59600014      9.29%     95.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18430813      2.87%     98.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6179474      0.96%     99.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4761439      0.74%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             609712      0.10%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             712083      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             175785      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             138114      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      641666746                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.223110                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23598298                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2262665                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            39754723                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12759865                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       644087948                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3302184458                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              518418840                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89317699                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24207877                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26066320                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5060571                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                38800                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            186539165                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             149347986                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          100223251                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54999917                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9837889                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1371987                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             40777939                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10905552                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       186539153                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31743                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               620                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 51509620                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           620                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   782676639                       # The number of ROB reads
system.cpu1.rob.rob_writes                  294333421                       # The number of ROB writes
system.cpu1.timesIdled                          55487                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10518619                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2078088                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13104597                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               6664                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                663707                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14103803                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      28063790                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       753567                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       237195                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     97151811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6973332                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    194293472                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7210527                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9835331                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5589525                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8370339                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              331                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            259                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4267598                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4267593                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9835331                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           402                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     42166709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               42166709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1260316736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1260316736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              537                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14103921                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14103921    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14103921                       # Request fanout histogram
system.membus.respLayer1.occupancy        73488865053                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         54172715853                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       362988875                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   580447918.849914                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        78500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1585309000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1970241227500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2903911000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    348650304                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       348650304                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    348650304                       # number of overall hits
system.cpu0.icache.overall_hits::total      348650304                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     55939724                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      55939724                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     55939724                       # number of overall misses
system.cpu0.icache.overall_misses::total     55939724                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 736805975997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 736805975997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 736805975997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 736805975997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    404590028                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    404590028                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    404590028                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    404590028                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138263                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138263                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138263                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138263                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13171.426731                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13171.426731                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13171.426731                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13171.426731                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         9155                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              258                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.484496                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     52122392                       # number of writebacks
system.cpu0.icache.writebacks::total         52122392                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3817298                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3817298                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3817298                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3817298                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     52122426                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     52122426                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     52122426                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     52122426                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 649193898497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 649193898497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 649193898497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 649193898497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.128828                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.128828                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.128828                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.128828                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12455.174256                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12455.174256                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12455.174256                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12455.174256                       # average overall mshr miss latency
system.cpu0.icache.replacements              52122392                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    348650304                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      348650304                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     55939724                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     55939724                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 736805975997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 736805975997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    404590028                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    404590028                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138263                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138263                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13171.426731                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13171.426731                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3817298                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3817298                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     52122426                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     52122426                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 649193898497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 649193898497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.128828                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.128828                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12455.174256                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12455.174256                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999976                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          400771312                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         52122393                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.689043                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999976                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        861302481                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       861302481                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    922316388                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       922316388                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    922316388                       # number of overall hits
system.cpu0.dcache.overall_hits::total      922316388                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     55366292                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      55366292                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     55366292                       # number of overall misses
system.cpu0.dcache.overall_misses::total     55366292                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1425830044000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1425830044000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1425830044000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1425830044000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    977682680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    977682680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    977682680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    977682680                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.056630                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.056630                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.056630                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.056630                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25752.673558                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25752.673558                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25752.673558                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25752.673558                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7613052                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       975125                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           162902                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           9399                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.733938                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   103.747739                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41309589                       # number of writebacks
system.cpu0.dcache.writebacks::total         41309589                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15514211                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15514211                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15514211                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15514211                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39852081                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39852081                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39852081                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39852081                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 752554721346                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 752554721346                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 752554721346                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 752554721346                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.040762                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.040762                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.040762                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.040762                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18883.699482                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18883.699482                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18883.699482                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18883.699482                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41309589                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    669782412                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      669782412                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     43183699                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     43183699                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 987082264000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 987082264000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    712966111                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    712966111                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.060569                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.060569                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22857.751579                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22857.751579                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8116049                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8116049                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35067650                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35067650                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 579914378000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 579914378000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049186                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049186                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16537.018534                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16537.018534                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    252533976                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     252533976                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12182593                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12182593                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 438747780000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 438747780000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264716569                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264716569                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.046021                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.046021                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 36014.318134                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36014.318134                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7398162                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7398162                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4784431                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4784431                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 172640343346                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 172640343346                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 36083.777433                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36083.777433                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4540                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4540                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1382                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1382                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9924500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9924500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.233367                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.233367                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7181.259045                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7181.259045                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1370                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1370                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       796000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       796000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002026                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002026                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 66333.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66333.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5719                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5719                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       704000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       704000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.025724                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.025724                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4662.251656                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4662.251656                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       553000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       553000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.025724                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.025724                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3662.251656                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3662.251656                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336633                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336633                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465222                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465222                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 125220386000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 125220386000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801855                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801855                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385397                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385397                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85461.715699                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85461.715699                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465222                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465222                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 123755164000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 123755164000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385397                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385397                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84461.715699                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84461.715699                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994934                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          965980702                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41317077                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.379696                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994934                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999842                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999842                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2004309763                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2004309763                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            51973569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            37896235                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               48797                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1150060                       # number of demand (read+write) hits
system.l2.demand_hits::total                 91068661                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           51973569                       # number of overall hits
system.l2.overall_hits::.cpu0.data           37896235                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              48797                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1150060                       # number of overall hits
system.l2.overall_hits::total                91068661                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            148851                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3411761                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14702                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2492396                       # number of demand (read+write) misses
system.l2.demand_misses::total                6067710                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           148851                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3411761                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14702                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2492396                       # number of overall misses
system.l2.overall_misses::total               6067710                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  13485091954                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 338212803947                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1454177983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 258949038822                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     612101112706                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  13485091954                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 338212803947                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1454177983                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 258949038822                       # number of overall miss cycles
system.l2.overall_miss_latency::total    612101112706                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        52122420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41307996                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           63499                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3642456                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             97136371                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       52122420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41307996                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          63499                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3642456                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            97136371                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002856                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.082593                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.231531                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.684262                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062466                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002856                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.082593                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.231531                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.684262                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062466                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90594.567413                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99131.446765                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98910.215141                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103895.624460                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100878.438934                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90594.567413                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99131.446765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98910.215141                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103895.624460                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100878.438934                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             236333                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5551                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      42.574851                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6046081                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5589525                       # number of writebacks
system.l2.writebacks::total                   5589525                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            536                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         265683                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            497                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         113337                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              380053                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           536                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        265683                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           497                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        113337                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             380053                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       148315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3146078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2379059                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5687657                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       148315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3146078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2379059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8594086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14281743                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  11963475454                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 287203416526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1277445485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 225419412846                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 525863750311                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  11963475454                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 287203416526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1277445485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 225419412846                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 751351119635                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1277214869946                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.076161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.223704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.653147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058553                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.076161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.223704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.653147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.147028                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80662.613047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91289.350272                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89929.284407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94751.501684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92457.008274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80662.613047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91289.350272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89929.284407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94751.501684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87426.530248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89429.901515                       # average overall mshr miss latency
system.l2.replacements                       20957487                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9276624                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9276624                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9276624                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9276624                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     87484337                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         87484337                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     87484337                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     87484337                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8594086                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8594086                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 751351119635                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 751351119635                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87426.530248                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87426.530248                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 50                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       421500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       212500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       634000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.848485                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.709677                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.781250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15053.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9659.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        12680                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       563000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       429000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       992000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.848485                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.709677                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.781250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20107.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19840                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        63500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        83000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20750                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3781206                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           487754                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4268960                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2459607                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1983737                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4443344                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 244096027329                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 202972246465                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  447068273794                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6240813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2471491                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8712304                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.394116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.802648                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.510008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99241.881865                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102318.123050                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100615.273945                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       122682                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        57646                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           180328                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2336925                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1926091                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4263016                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 210290547862                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 178178472483                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 388469020345                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.374458                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.779323                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.489310                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89986.006338                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92507.816340                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91125.395810                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      51973569                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         48797                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           52022366                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       148851                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14702                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           163553                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  13485091954                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1454177983                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14939269937                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     52122420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        63499                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       52185919                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002856                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.231531                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003134                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90594.567413                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98910.215141                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91342.072215                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          536                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          497                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1033                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       148315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14205                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       162520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  11963475454                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1277445485                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13240920939                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002846                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.223704                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80662.613047                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89929.284407                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81472.563001                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     34115029                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       662306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34777335                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       952154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       508659                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1460813                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  94116776618                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  55976792357                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 150093568975                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35067183                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1170965                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36238148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.027152                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.434393                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.040311                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98846.170491                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110047.777307                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102746.599993                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       143001                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        55691                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       198692                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       809153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       452968                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1262121                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  76912868664                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  47240940363                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 124153809027                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023074                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.386833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034829                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95053.554351                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104292.003768                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98369.180948                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          714                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           33                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               747                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          516                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           35                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             551                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10166496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       876000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11042496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1230                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           68                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1298                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.419512                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.514706                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.424499                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19702.511628                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 25028.571429                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20040.827586                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          140                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          150                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          376                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          401                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7447991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       510499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7958490                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.305691                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.367647                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.308937                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19808.486702                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20419.960000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19846.608479                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999954                       # Cycle average of tags in use
system.l2.tags.total_refs                   201933220                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  20958383                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.634962                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.556836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.453931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.804983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.022492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.409747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.751965                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.399326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.085218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.153203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.339874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            49                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.765625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.234375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1572148079                       # Number of tag accesses
system.l2.tags.data_accesses               1572148079                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       9492160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     201631360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        909120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     152375552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    538178944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          902587136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      9492160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       909120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10401280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    357729600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       357729600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         148315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3150490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2380868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8409046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14102924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5589525                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5589525                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4810675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        102187800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           460747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         77224705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    272751828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             457435755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4810675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       460747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5271422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      181299182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            181299182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      181299182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4810675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       102187800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          460747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        77224705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    272751828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            638734937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5548847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    148315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3067222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14205.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2313131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8386063.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015168885250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       338829                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       338830                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            27478748                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5228303                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14102924                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5589525                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14102924                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5589525                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 173988                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 40678                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            717849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            730178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            896302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1140208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1007952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            972521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            982448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            906931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            866850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            876095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1030507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           760399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           775549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           774721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           733878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           756548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            287709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            295123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            347778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            332720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            427432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            398410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            415847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            389508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            370873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            382208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           357149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           325862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           310102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           318585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           297933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           291580                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 515583678627                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                69644680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            776751228627                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37015.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55765.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9909705                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2960922                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14102924                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5589525                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3261764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3388856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2145644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1315027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  650967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  526761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  448958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  389593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  332885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  279288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 259728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 412885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 199052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 103455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  77234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  59327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  44636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  28567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  36349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  41541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 125619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 235772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 303996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 334716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 351998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 362957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 371260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 376040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 381687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 391139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 375648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 372114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 364499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 352445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 350806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 348224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     23                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6607125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.671385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.073295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.803569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2846045     43.08%     43.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2277109     34.46%     77.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       583843      8.84%     86.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       301298      4.56%     90.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       196791      2.98%     93.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       110202      1.67%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        65257      0.99%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        42111      0.64%     97.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       184469      2.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6607125                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       338830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.108922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.925676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    412.254503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       338825    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        338830                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       338829                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.376432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.349225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.000660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           286423     84.53%     84.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7722      2.28%     86.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            27107      8.00%     94.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10431      3.08%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4213      1.24%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1555      0.46%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              673      0.20%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              359      0.11%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              161      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               85      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               55      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               27      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        338829                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              891451904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11135232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               355124416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               902587136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            357729600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       451.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       179.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    457.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    181.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1973145115500                       # Total gap between requests
system.mem_ctrls.avgGap                     100198.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      9492160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    196302208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       909120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    148040384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    536708032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    355124416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4810675.005497067235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 99486958.242326989770                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 460746.643650917627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 75027620.174226731062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 272006362.597335100174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 179978861.701966971159                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       148315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3150490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14205                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2380868                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8409046                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5589525                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5812218612                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 156967186806                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    678941588                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 126869563145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 486423318476                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 47014381930800                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39188.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49823.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47795.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53287.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57845.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8411158.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          22877302560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12159567090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         46942265580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13855378140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     155758380960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     322848845880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     485815020960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1060256761170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.343524                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1259580898648                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  65887640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 647676599852                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          24297591360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12914468490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         52510337460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        15109430940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     155758380960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     485082349620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     349197333600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1094869892430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        554.885635                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 902565672789                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  65887640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1004691825711                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    18974730402.298851                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   91588259207.555145                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     94.25%     94.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        71000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 713981308000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   322343593500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1650801545000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22565285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22565285                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22565285                       # number of overall hits
system.cpu1.icache.overall_hits::total       22565285                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        69568                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         69568                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        69568                       # number of overall misses
system.cpu1.icache.overall_misses::total        69568                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2307054000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2307054000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2307054000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2307054000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22634853                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22634853                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22634853                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22634853                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003073                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003073                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003073                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003073                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 33162.574747                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33162.574747                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 33162.574747                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33162.574747                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        63467                       # number of writebacks
system.cpu1.icache.writebacks::total            63467                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6069                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6069                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6069                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6069                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        63499                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        63499                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        63499                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        63499                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2100570500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2100570500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2100570500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2100570500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002805                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002805                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002805                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002805                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33080.371344                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33080.371344                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33080.371344                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33080.371344                       # average overall mshr miss latency
system.cpu1.icache.replacements                 63467                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22565285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22565285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        69568                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        69568                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2307054000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2307054000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22634853                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22634853                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003073                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003073                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 33162.574747                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33162.574747                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6069                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6069                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        63499                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        63499                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2100570500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2100570500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002805                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002805                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33080.371344                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33080.371344                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.943503                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22347540                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            63467                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           352.112752                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        299677000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.943503                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.998234                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998234                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         45333205                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        45333205                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38394186                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38394186                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38394186                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38394186                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7913449                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7913449                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7913449                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7913449                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 524195219123                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 524195219123                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 524195219123                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 524195219123                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46307635                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46307635                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46307635                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46307635                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.170889                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.170889                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.170889                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.170889                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66241.056096                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66241.056096                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66241.056096                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66241.056096                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2134628                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       768914                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            36684                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6119                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.189619                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   125.660075                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3642135                       # number of writebacks
system.cpu1.dcache.writebacks::total          3642135                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5609574                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5609574                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5609574                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5609574                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2303875                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2303875                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2303875                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2303875                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 162954121896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 162954121896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 162954121896                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 162954121896                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049752                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049752                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049752                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049752                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 70730.452779                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70730.452779                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 70730.452779                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70730.452779                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3642135                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33763109                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33763109                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4424052                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4424052                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 271839426500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 271839426500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38187161                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38187161                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.115852                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.115852                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 61445.802739                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61445.802739                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3252857                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3252857                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1171195                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1171195                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  65683804000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  65683804000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030670                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030670                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 56082.722348                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 56082.722348                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4631077                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4631077                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3489397                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3489397                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 252355792623                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 252355792623                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8120474                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8120474                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.429704                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.429704                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72320.745568                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72320.745568                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2356717                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2356717                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1132680                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1132680                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  97270317896                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  97270317896                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139484                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139484                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85876.256221                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85876.256221                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7216000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7216000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.322851                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.322851                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46857.142857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46857.142857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3427500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3427500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098532                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098532                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 72925.531915                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72925.531915                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       479000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       479000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.247216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.247216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4315.315315                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4315.315315                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       369000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       369000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.247216                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.247216                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3324.324324                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3324.324324                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455315                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455315                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346258                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346258                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 117141140000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 117141140000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801573                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801573                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354132                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354132                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87012.400298                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87012.400298                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346258                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346258                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 115794882000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 115794882000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354132                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354132                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86012.400298                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86012.400298                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.799085                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44497988                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3650020                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.191163                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        299688500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.799085                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.962471                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.962471                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        103870314                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       103870314                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          88424776                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14866149                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     87860953                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15367962                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13142901                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             341                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            602                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8727004                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8727004                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      52185925                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36238852                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1298                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1298                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    156367237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    123936323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       190465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10934980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             291429005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6671667904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5287525760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8125824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    466213632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12433533120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        34116339                       # Total snoops (count)
system.tol2bus.snoopTraffic                 358716416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        131255398                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062605                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.249696                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              123278043     93.92%     93.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7737928      5.90%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 238967      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    460      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          131255398                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       194285376375                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       61982575534                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       78263307835                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5478811599                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          95530433                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12014                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2176589649000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 689056                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711444                       # Number of bytes of host memory used
host_op_rate                                   691234                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3934.75                       # Real time elapsed on the host
host_tick_rate                               51704556                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711262431                       # Number of instructions simulated
sim_ops                                    2719831649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.203445                       # Number of seconds simulated
sim_ticks                                203444510500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.167567                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               37797544                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            41009593                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7068665                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         68638531                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             48493                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          65757                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17264                       # Number of indirect misses.
system.cpu0.branchPred.lookups               74145052                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11506                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9796                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5280380                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38606666                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10746504                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1376402                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      102419528                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           181953107                       # Number of instructions committed
system.cpu0.commit.committedOps             182634221                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    376780784                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.484723                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.559426                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    315206592     83.66%     83.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     33213870      8.82%     92.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6454769      1.71%     94.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4826909      1.28%     95.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1578885      0.42%     95.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1128077      0.30%     96.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1274117      0.34%     96.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2351061      0.62%     97.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10746504      2.85%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    376780784                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               89859                       # Number of function calls committed.
system.cpu0.commit.int_insts                179066485                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42122955                       # Number of loads committed
system.cpu0.commit.membars                    1024776                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1025541      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133777884     73.25%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7746      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42132123     23.07%     96.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5685086      3.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        182634221                       # Class of committed instruction
system.cpu0.commit.refs                      47818173                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  181953107                       # Number of Instructions Simulated
system.cpu0.committedOps                    182634221                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.222945                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.222945                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            194101679                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1795938                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            32889656                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             310668774                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                31549481                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                158794380                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5282600                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5397403                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5717359                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   74145052                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 21633042                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    360752448                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               257605                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          450                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     353423893                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 268                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          231                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14141846                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.183313                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          27621179                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          37846037                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.873791                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         395445499                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.899877                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.015032                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               172183923     43.54%     43.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               126664411     32.03%     75.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                69924795     17.68%     93.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22023078      5.57%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1960430      0.50%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1622194      0.41%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  571743      0.14%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   73609      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  421316      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           395445499                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3128                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2312                       # number of floating regfile writes
system.cpu0.idleCycles                        9026271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5709837                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                51516296                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.626614                       # Inst execution rate
system.cpu0.iew.exec_refs                    71912260                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5867297                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               99117895                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             66313240                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            644920                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3356412                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6206235                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          284896777                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             66044963                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5879520                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            253447593                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1074190                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             12920374                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5282600                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14763352                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1516914                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          117069                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          421                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          529                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24190285                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       511017                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           529                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1784802                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3925035                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                189850235                       # num instructions consuming a value
system.cpu0.iew.wb_count                    241170074                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.804818                       # average fanout of values written-back
system.cpu0.iew.wb_producers                152794838                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.596259                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     241700111                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               325557805                       # number of integer regfile reads
system.cpu0.int_regfile_writes              183728633                       # number of integer regfile writes
system.cpu0.ipc                              0.449854                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.449854                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1027391      0.40%      0.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            184306762     71.07%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8924      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2279      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1546      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              9      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            68114464     26.27%     97.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5863550      2.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            731      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           338      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             259327113                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3759                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7502                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3685                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3823                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2537803                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.009786                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1415948     55.79%     55.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   103      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     55      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1076584     42.42%     98.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                45097      1.78%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             260833766                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         917638157                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    241166389                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        387156027                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 282899181                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                259327113                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1997596                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      102262558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1008131                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        621194                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     49594491                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    395445499                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.655785                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.192081                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          260969677     65.99%     65.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           70709587     17.88%     83.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           32109712      8.12%     91.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14675683      3.71%     95.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10614418      2.68%     98.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2421987      0.61%     99.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2120042      0.54%     99.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1511950      0.38%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             312443      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      395445499                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.641150                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1058240                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           90422                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            66313240                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6206235                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5752                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       404471770                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2417252                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              133030263                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137705401                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4307166                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                39206808                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              29109441                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               979402                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            385866936                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             299378511                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          229725657                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                154869812                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1988254                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5282600                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             37690774                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                92020260                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3170                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       385863766                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      25365242                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            640090                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 19110192                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        640120                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   651067879                       # The number of ROB reads
system.cpu0.rob.rob_writes                  588829319                       # The number of ROB writes
system.cpu0.timesIdled                         122199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1781                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.291523                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               35874786                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            36873496                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6653431                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         64586375                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             25374                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          31421                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6047                       # Number of indirect misses.
system.cpu1.branchPred.lookups               69775667                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1721                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8886                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5037608                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36918285                       # Number of branches committed
system.cpu1.commit.bw_lim_events             10586645                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         570040                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      101301407                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           174608077                       # Number of instructions committed
system.cpu1.commit.committedOps             174887276                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    349651965                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.500175                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.596412                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    292189429     83.57%     83.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     30715371      8.78%     92.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5529313      1.58%     93.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4492874      1.28%     95.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1513464      0.43%     95.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1124749      0.32%     95.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1236944      0.35%     96.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2263176      0.65%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     10586645      3.03%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    349651965                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37218                       # Number of function calls committed.
system.cpu1.commit.int_insts                171954966                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40417844                       # Number of loads committed
system.cpu1.commit.membars                     422119                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       422119      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129248188     73.90%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40426730     23.12%     97.26% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4789540      2.74%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        174887276                       # Class of committed instruction
system.cpu1.commit.refs                      45216270                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  174608077                       # Number of Instructions Simulated
system.cpu1.committedOps                    174887276                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.119341                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.119341                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            174472238                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1622883                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            32139445                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             301166223                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                27950474                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                155114530                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5038650                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5137811                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5463221                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   69775667                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19234766                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    338458854                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               222130                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     336114238                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13308946                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.188555                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22925783                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          35900160                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.908284                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         368039113                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.915703                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.987701                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               154523407     41.99%     41.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               121444986     33.00%     74.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                67181184     18.25%     93.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                21089415      5.73%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1777152      0.48%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1588990      0.43%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  268765      0.07%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   49095      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  116119      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           368039113                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2014928                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5462327                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                49802805                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.663170                       # Inst execution rate
system.cpu1.iew.exec_refs                    68989263                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4964108                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               99207426                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             64230714                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            195924                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3369506                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5053380                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          276040509                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             64025155                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5859877                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            245408880                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1077643                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             11342607                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5038650                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13192793                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1469230                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          106798                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          271                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          211                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     23812870                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       254954                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           211                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1757963                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3704364                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                185595176                       # num instructions consuming a value
system.cpu1.iew.wb_count                    233337464                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.803752                       # average fanout of values written-back
system.cpu1.iew.wb_producers                149172473                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.630550                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     233862066                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               314881876                       # number of integer regfile reads
system.cpu1.int_regfile_writes              178882924                       # number of integer regfile writes
system.cpu1.ipc                              0.471845                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.471845                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           422992      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            179806110     71.56%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 320      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            66079604     26.30%     98.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4959349      1.97%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             251268757                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2453082                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.009763                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1407703     57.39%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1042186     42.48%     99.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 3193      0.13%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             253298847                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         874024114                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    233337464                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        377193948                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 275358722                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                251268757                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             681787                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      101153233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           994405                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        111747                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     48843273                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    368039113                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.682723                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.214266                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          239076007     64.96%     64.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           66350259     18.03%     82.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31754749      8.63%     91.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14238793      3.87%     95.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10406613      2.83%     98.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2318480      0.63%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2091000      0.57%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1497927      0.41%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             305285      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      368039113                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.679006                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           747208                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           57475                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            64230714                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5053380                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    873                       # number of misc regfile reads
system.cpu1.numCycles                       370054041                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    36761591                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              131466015                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            132917926                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4317188                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                35390582                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              28218409                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               975200                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            374160329                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             290499896                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          224457723                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                151160406                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                881656                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5038650                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             35510054                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                91539797                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       374160329                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       9473406                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            179263                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 18436058                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        179290                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   615248842                       # The number of ROB reads
system.cpu1.rob.rob_writes                  570821553                       # The number of ROB writes
system.cpu1.timesIdled                          23693                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11332392                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2033832                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13925064                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                101                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                571079                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14863461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      29076131                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1274900                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       550760                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11088074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7420860                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22177445                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7971620                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14652684                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       846639                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13366325                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           103184                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3635                       # Transaction distribution
system.membus.trans_dist::ReadExReq            103085                       # Transaction distribution
system.membus.trans_dist::ReadExResp           102713                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14652686                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           577                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     43831528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               43831528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    998530304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               998530304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            92822                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14863167                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14863167    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14863167                       # Request fanout histogram
system.membus.respLayer1.occupancy        75889046143                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             37.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         35183279281                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   203444510500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   203444510500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                460                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          230                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5255395.652174                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14373241.451880                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          230    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    137282500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            230                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   202235769500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1208741000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     21502588                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21502588                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     21502588                       # number of overall hits
system.cpu0.icache.overall_hits::total       21502588                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       130450                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        130450                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       130450                       # number of overall misses
system.cpu0.icache.overall_misses::total       130450                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7479556499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7479556499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7479556499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7479556499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     21633038                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21633038                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     21633038                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21633038                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006030                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006030                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006030                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006030                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 57336.577225                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57336.577225                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 57336.577225                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57336.577225                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        24195                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              364                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.469780                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    16.666667                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       120304                       # number of writebacks
system.cpu0.icache.writebacks::total           120304                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10118                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10118                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10118                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10118                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       120332                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       120332                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       120332                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       120332                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6863190999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6863190999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6863190999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6863190999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005562                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005562                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005562                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005562                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 57035.460218                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57035.460218                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 57035.460218                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57035.460218                       # average overall mshr miss latency
system.cpu0.icache.replacements                120304                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     21502588                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21502588                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       130450                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       130450                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7479556499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7479556499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     21633038                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21633038                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 57336.577225                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57336.577225                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10118                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10118                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       120332                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       120332                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6863190999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6863190999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005562                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005562                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 57035.460218                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57035.460218                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.960684                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21624336                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           120363                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           179.659331                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.960684                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998771                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998771                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         43386407                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43386407                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     46100054                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        46100054                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     46100054                       # number of overall hits
system.cpu0.dcache.overall_hits::total       46100054                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     17626756                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      17626756                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     17626756                       # number of overall misses
system.cpu0.dcache.overall_misses::total     17626756                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1020923109930                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1020923109930                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1020923109930                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1020923109930                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     63726810                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     63726810                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     63726810                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     63726810                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.276599                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.276599                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.276599                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.276599                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 57918.944923                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57918.944923                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 57918.944923                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57918.944923                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     70120750                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        39196                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1620498                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            619                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.271112                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.321486                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5521867                       # number of writebacks
system.cpu0.dcache.writebacks::total          5521867                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11976100                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11976100                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11976100                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11976100                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5650656                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5650656                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5650656                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5650656                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 364897819768                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 364897819768                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 364897819768                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 364897819768                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088670                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088670                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088670                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088670                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 64576.187219                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 64576.187219                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 64576.187219                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 64576.187219                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5521752                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     42275780                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       42275780                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     16104891                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     16104891                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 943403563500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 943403563500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     58380671                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     58380671                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.275860                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.275860                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 58578.699073                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58578.699073                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10746934                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10746934                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5357957                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5357957                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 352984653000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 352984653000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091776                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091776                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 65880.456487                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65880.456487                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3824274                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3824274                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1521865                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1521865                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  77519546430                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  77519546430                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5346139                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5346139                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.284666                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.284666                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50937.202991                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50937.202991                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1229166                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1229166                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       292699                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       292699                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11913166768                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11913166768                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054750                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054750                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40701.084623                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40701.084623                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338548                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338548                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1502                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1502                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     53645000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     53645000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       340050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       340050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004417                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004417                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35715.712383                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35715.712383                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1113                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1113                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          389                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          389                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      8564000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      8564000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001144                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001144                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22015.424165                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22015.424165                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       337013                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       337013                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2225                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2225                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     18830000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     18830000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339238                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339238                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006559                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006559                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8462.921348                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8462.921348                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2186                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2186                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     16667000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     16667000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006444                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006444                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7624.428179                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7624.428179                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       261000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       261000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       238000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       238000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2535                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2535                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7261                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7261                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    117863000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    117863000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9796                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9796                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.741221                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.741221                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16232.337144                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16232.337144                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7261                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7261                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    110602000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    110602000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.741221                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.741221                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15232.337144                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15232.337144                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.942211                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           52451246                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5603602                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.360273                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.942211                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998194                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998194                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        134435358                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       134435358                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               49510                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2172356                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9360                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2089239                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4320465                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              49510                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2172356                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9360                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2089239                       # number of overall hits
system.l2.overall_hits::total                 4320465                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             70794                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3343705                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15052                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3183513                       # number of demand (read+write) misses
system.l2.demand_misses::total                6613064                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            70794                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3343705                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15052                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3183513                       # number of overall misses
system.l2.overall_misses::total               6613064                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6137220500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 327128044896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1358356499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 313341746852                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     647965368747                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6137220500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 327128044896                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1358356499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 313341746852                       # number of overall miss cycles
system.l2.overall_miss_latency::total    647965368747                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          120304                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5516061                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24412                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5272752                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10933529                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         120304                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5516061                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24412                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5272752                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10933529                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.588459                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.606176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.616582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.603767                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.604843                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.588459                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.606176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.616582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.603767                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.604843                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86691.252084                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97834.002969                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90244.253189                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98426.407196                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97982.624809                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86691.252084                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97834.002969                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90244.253189                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98426.407196                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97982.624809                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             855163                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     36380                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.506405                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6646088                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              846639                       # number of writebacks
system.l2.writebacks::total                    846639                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1863                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         326796                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            556                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         287020                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              616235                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1863                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        326796                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           556                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        287020                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             616235                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        68931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3016909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2896493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5996829                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        68931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3016909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2896493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9202228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15199057                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5325047501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 278738600051                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1184282006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 268605437509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 553853367067                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5325047501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 278738600051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1184282006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 268605437509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 726525180448                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1280378547515                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.572973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.546932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.593806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.549332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.548481                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.572973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.546932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.593806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.549332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.390133                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77251.853317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92392.113932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81697.158251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92734.709702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92357.705559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77251.853317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92392.113932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81697.158251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92734.709702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78951.008435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84240.657004                       # average overall mshr miss latency
system.l2.replacements                       21706460                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1213635                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1213635                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1213635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1213635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8601388                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8601388                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      8601388                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8601388                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9202228                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9202228                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 726525180448                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 726525180448                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78951.008435                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78951.008435                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            6129                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            6341                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12470                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          6904                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          6896                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              13800                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     13161500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     10627000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     23788500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        13033                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        13237                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            26270                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.529732                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.520964                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.525314                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1906.358633                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1541.038283                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1723.804348                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         6903                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6896                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         13799                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    138554474                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    138186448                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    276740922                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.529655                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.520964                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.525276                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20071.631754                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20038.638051                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20055.143271                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           280                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            93                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                373                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          257                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          186                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              443                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4481000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1472000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5953000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          537                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          279                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            816                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.478585                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.542892                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17435.797665                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  7913.978495                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13437.923251                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          257                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          186                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          443                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      5166000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3727000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      8893000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.478585                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.542892                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20101.167315                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20037.634409                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20074.492099                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           113009                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            93536                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                206545                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         104512                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          57029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161541                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   9414764495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   5504637494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14919401989                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       217521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       150565                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            368086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.480469                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.378767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.438868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90083.095673                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 96523.479177                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92356.751469                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        44283                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        15888                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            60171                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        60229                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        41141                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         101370                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5996542001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4061215994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10057757995                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.276888                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.273244                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.275398                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99562.370303                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98714.566831                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99218.289385                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         49510                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9360                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              58870                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        70794                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15052                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            85846                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6137220500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1358356499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7495576999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       120304                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24412                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         144716                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.588459                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.616582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.593203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86691.252084                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90244.253189                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87314.225462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1863                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          556                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2419                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        68931                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14496                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        83427                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5325047501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1184282006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6509329507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.572973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.593806                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.576488                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77251.853317                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81697.158251                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78024.254822                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2059347                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1995703                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4055050                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3239193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3126484                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6365677                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 317713280401                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 307837109358                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 625550389759                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5298540                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5122187                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10420727                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.611337                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.610381                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.610867                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98084.084647                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98461.117779                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98269.263388                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       282513                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       271132                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       553645                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2956680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2855352                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5812032                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 272742058050                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 264544221515                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 537286279565                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.558018                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.557448                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.557738                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92246.052346                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92648.549641                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92443.792389                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1845                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           37                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1882                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1811                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           49                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1860                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     82280000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       559000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     82839000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3656                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           86                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3742                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.495350                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.569767                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.497060                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 45433.462176                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11408.163265                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 44537.096774                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1317                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1330                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          494                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           36                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          530                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10301453                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       707000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11008453                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.135120                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.418605                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.141635                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20853.143725                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19638.888889                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20770.666038                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998926                       # Cycle average of tags in use
system.l2.tags.total_refs                    28906866                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21709689                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.331519                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.448697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.433957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.525007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.086636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.546009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.958620                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.303886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.133203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.117906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.436853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999983                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 187949649                       # Number of tag accesses
system.l2.tags.data_accesses                187949649                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4411968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     193490432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        928064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     185680192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    559834752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          944345408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4411968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       928064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5340032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     54184896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54184896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          68937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3023288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2901253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8747418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14755397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       846639                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             846639                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         21686346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        951072268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          4561755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        912682242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2751781066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4641783677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     21686346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      4561755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26248101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      266337469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            266337469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      266337469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        21686346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       951072268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         4561755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       912682242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2751781066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4908121146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    808604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     68938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2995197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2874779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8726191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000988586750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49331                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49330                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23890992                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             763896                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14755399                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     846639                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14755399                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   846639                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  75793                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 38035                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            494382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            522634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            750525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            990333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            960010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2045615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2424154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1847230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            811609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            500012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           822186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           529633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           500578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           495896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           496604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           488205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             57696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             63484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             57819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45182                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 481176078566                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                73398030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            756418691066                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32778.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51528.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 12974949                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  733713                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14755399                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               846639                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1378640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1806005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1747238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1644840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1446544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1243454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1039396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  866622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  714073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  595415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 536787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 664478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 416883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 222503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 154834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 104210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  63585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  29097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  52524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  53053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  54141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  55700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  52822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  52589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1779548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    557.019935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   394.362340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.603746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       155012      8.71%      8.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       369811     20.78%     29.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       224301     12.60%     42.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       148732      8.36%     50.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       122150      6.86%     57.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        73393      4.12%     61.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        54566      3.07%     64.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        43695      2.46%     66.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       587888     33.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1779548                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     297.579424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    129.944502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    475.219047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         39014     79.09%     79.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         7694     15.60%     94.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535         2080      4.22%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          324      0.66%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          104      0.21%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           48      0.10%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           12      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            5      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            5      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119           10      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            2      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           17      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49330                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.391782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.363452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.018688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            41574     84.28%     84.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1018      2.06%     86.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3845      7.79%     94.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1752      3.55%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              675      1.37%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              275      0.56%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              119      0.24%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               42      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49331                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              939494784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4850752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51751296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               944345536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54184896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4617.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       254.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4641.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    266.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    36.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  203444487000                       # Total gap between requests
system.mem_ctrls.avgGap                      13039.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4412032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    191692608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       928064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    183985856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    558476224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51751296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 21686660.353511970490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 942235342.349038124084                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 4561754.936120529659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 904353995.828262925148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2745103432.024035930634                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 254375484.857331633568                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        68938                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3023288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14501                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2901253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8747419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       846639                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2471079756                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 153178114715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    581640698                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 148072453056                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 452115402841                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5031126751879                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35844.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50666.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40110.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51037.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51685.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5942469.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4259245620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2263827555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         33163322220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2005591860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16059313920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      86417025690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5350460160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       149518787025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        734.936453                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  12925086814                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6793280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 183726143686                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8446798500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4489560900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         71649064620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2215399320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16059313920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      88122760950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3914051520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       194896949730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        957.985788                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9222206230                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6793280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 187429024270                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                952                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          477                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    38611589.098532                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   151745796.672373                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          477    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1801648500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            477                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   185026782500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  18417728000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19208393                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19208393                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19208393                       # number of overall hits
system.cpu1.icache.overall_hits::total       19208393                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26373                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26373                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26373                       # number of overall misses
system.cpu1.icache.overall_misses::total        26373                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1647434500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1647434500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1647434500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1647434500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19234766                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19234766                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19234766                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19234766                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001371                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001371                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001371                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001371                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62466.708376                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62466.708376                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62466.708376                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62466.708376                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          292                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    24.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets            7                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24412                       # number of writebacks
system.cpu1.icache.writebacks::total            24412                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1961                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1961                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1961                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1961                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24412                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24412                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24412                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24412                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1500883500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1500883500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1500883500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1500883500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001269                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001269                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001269                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001269                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61481.382107                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61481.382107                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61481.382107                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61481.382107                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24412                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19208393                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19208393                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26373                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26373                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1647434500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1647434500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19234766                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19234766                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001371                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001371                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62466.708376                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62466.708376                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1961                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1961                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24412                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24412                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1500883500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1500883500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001269                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001269                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61481.382107                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61481.382107                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19514049                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24444                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           798.316519                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38493944                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38493944                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     44477318                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        44477318                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     44477318                       # number of overall hits
system.cpu1.dcache.overall_hits::total       44477318                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     16934000                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      16934000                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     16934000                       # number of overall misses
system.cpu1.dcache.overall_misses::total     16934000                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 981858852152                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 981858852152                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 981858852152                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 981858852152                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     61411318                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     61411318                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     61411318                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     61411318                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.275747                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.275747                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.275747                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.275747                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 57981.507745                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 57981.507745                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 57981.507745                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 57981.507745                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     67350909                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        39854                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1558091                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            678                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    43.226557                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    58.781711                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5272140                       # number of writebacks
system.cpu1.dcache.writebacks::total          5272140                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11531338                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11531338                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11531338                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11531338                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5402662                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5402662                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5402662                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5402662                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 349679496380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 349679496380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 349679496380                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 349679496380                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.087975                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.087975                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.087975                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.087975                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 64723.555977                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 64723.555977                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 64723.555977                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 64723.555977                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5272023                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     40971383                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       40971383                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     15788557                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     15788557                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 925237889000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 925237889000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     56759940                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     56759940                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.278164                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.278164                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 58601.801862                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58601.801862                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     10607652                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     10607652                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5180905                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5180905                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 342134706500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 342134706500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.091277                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.091277                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 66037.633676                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66037.633676                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3505935                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3505935                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1145443                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1145443                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  56620963152                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  56620963152                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4651378                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4651378                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.246259                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.246259                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 49431.497815                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 49431.497815                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       923686                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       923686                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       221757                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       221757                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   7544789880                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   7544789880                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047676                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047676                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 34022.781152                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 34022.781152                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137665                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137665                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          781                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          781                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     44112000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     44112000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138446                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138446                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.005641                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.005641                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 56481.434059                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 56481.434059                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          314                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          314                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          467                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          467                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     23756000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     23756000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003373                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003373                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 50869.379015                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50869.379015                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136240                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136240                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1885                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1885                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     13663500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     13663500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138125                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138125                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.013647                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.013647                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7248.541114                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7248.541114                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1858                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1858                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     11818500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11818500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.013452                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.013452                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6360.871905                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6360.871905                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       185000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       185000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       172000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       172000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1754                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1754                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7132                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7132                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    122721500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    122721500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8886                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8886                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.802611                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.802611                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 17207.164891                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 17207.164891                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7131                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7131                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    115589500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    115589500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.802498                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.802498                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 16209.437667                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 16209.437667                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.599616                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           50179833                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5355653                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.369508                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.599616                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987488                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987488                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        128749177                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       128749177                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10685536                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2060274                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9724814                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20859821                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14378223                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          115528                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4008                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         119536                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           36                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           36                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           414858                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          414858                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        144743                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10540793                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3742                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3742                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       360939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16718670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     15973676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33126521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15398912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    706418432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3124736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    674864960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1399807040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        36344041                       # Total snoops (count)
system.tol2bus.snoopTraffic                  64867008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         47316726                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.210026                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.435001                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               37930282     80.16%     80.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8835391     18.67%     98.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 550826      1.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    227      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           47316726                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22041458868                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8457239218                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         181132226                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8088310372                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36909915                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
