Flip Flop 
===================

The flip flop design was implemented to be the smallest area performance

.. image:: /Research/FPGAdescription/true_flip.png

(Schematic taken from Sue)

This is a "true single-phase edge-triggered flip-flop with reset".







