Analysis & Synthesis report for final_pro_main
Mon Feb 23 22:13:12 2026
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for increment:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component
 12. Source assignments for increment:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component
 13. Parameter Settings for User Entity Instance: BUSMUX:inst21
 14. Parameter Settings for User Entity Instance: increment:inst1|button_controller1:inst33
 15. Parameter Settings for User Entity Instance: increment:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component
 16. Parameter Settings for User Entity Instance: increment:inst1|button_controller1:inst34
 17. Parameter Settings for User Entity Instance: increment:inst2|button_controller1:inst33
 18. Parameter Settings for User Entity Instance: increment:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component
 19. Parameter Settings for User Entity Instance: increment:inst2|button_controller1:inst34
 20. Parameter Settings for User Entity Instance: BUSMUX:inst15
 21. Parameter Settings for Inferred Entity Instance: alu_32bit:inst|lpm_mult:Mult0
 22. Parameter Settings for Inferred Entity Instance: alu_32bit:inst|lpm_divide:Div0
 23. lpm_mult Parameter Settings by Entity Instance
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Feb 23 22:13:12 2026        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; final_pro_main                               ;
; Top-level Entity Name              ; final_main                                   ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 1,485                                        ;
;     Total combinational functions  ; 1,477                                        ;
;     Dedicated logic registers      ; 180                                          ;
; Total registers                    ; 180                                          ;
; Total pins                         ; 37                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 2                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; final_main         ; final_pro_main     ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                    ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+
; increment.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/apps/quartus_pro/final_pro_2.0/increment.bdf                 ;
; but_con.v                        ; yes             ; User Verilog HDL File              ; C:/apps/quartus_pro/final_pro_2.0/but_con.v                     ;
; ALU.v                            ; yes             ; User Verilog HDL File              ; C:/apps/quartus_pro/final_pro_2.0/ALU.v                         ;
; final_main.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/apps/quartus_pro/final_pro_2.0/final_main.bdf                ;
; 32bit_7seg.vhd                   ; yes             ; User VHDL File                     ; C:/apps/quartus_pro/final_pro_2.0/32bit_7seg.vhd                ;
; 16to32.v                         ; yes             ; User Verilog HDL File              ; C:/apps/quartus_pro/final_pro_2.0/16to32.v                      ;
; busmux.tdf                       ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf      ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf     ;
; db/mux_irc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/apps/quartus_pro/final_pro_2.0/db/mux_irc.tdf                ;
; lpm_counter0.tdf                 ; yes             ; Auto-Found Wizard-Generated File   ; C:/apps/quartus_pro/final_pro_2.0/lpm_counter0.tdf              ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.inc ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf ;
; db/cntr_94j.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/apps/quartus_pro/final_pro_2.0/db/cntr_94j.tdf               ;
; db/cmpr_4hc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/apps/quartus_pro/final_pro_2.0/db/cmpr_4hc.tdf               ;
; db/mux_krc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/apps/quartus_pro/final_pro_2.0/db/mux_krc.tdf                ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf    ;
; db/mult_ubt.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/apps/quartus_pro/final_pro_2.0/db/mult_ubt.tdf               ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_divide.tdf  ;
; db/lpm_divide_cjm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/apps/quartus_pro/final_pro_2.0/db/lpm_divide_cjm.tdf         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/apps/quartus_pro/final_pro_2.0/db/sign_div_unsign_dnh.tdf    ;
; db/alt_u_div_59f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/apps/quartus_pro/final_pro_2.0/db/alt_u_div_59f.tdf          ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/apps/quartus_pro/final_pro_2.0/db/add_sub_unc.tdf            ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/apps/quartus_pro/final_pro_2.0/db/add_sub_vnc.tdf            ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,485     ;
;                                             ;           ;
; Total combinational functions               ; 1477      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 886       ;
;     -- 3 input functions                    ; 398       ;
;     -- <=2 input functions                  ; 193       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1157      ;
;     -- arithmetic mode                      ; 320       ;
;                                             ;           ;
; Total registers                             ; 180       ;
;     -- Dedicated logic registers            ; 180       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 37        ;
; Embedded Multiplier 9-bit elements          ; 2         ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 180       ;
; Total fan-out                               ; 5794      ;
; Average fan-out                             ; 3.34      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |final_main                                  ; 1477 (5)          ; 180 (0)      ; 0           ; 2            ; 0       ; 1         ; 37   ; 0            ; |final_main                                                                                                                                      ; work         ;
;    |alu_32bit:inst|                          ; 339 (60)          ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |final_main|alu_32bit:inst                                                                                                                       ;              ;
;       |lpm_divide:Div0|                      ; 279 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_main|alu_32bit:inst|lpm_divide:Div0                                                                                                       ;              ;
;          |lpm_divide_cjm:auto_generated|     ; 279 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_main|alu_32bit:inst|lpm_divide:Div0|lpm_divide_cjm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_dnh:divider|    ; 279 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_main|alu_32bit:inst|lpm_divide:Div0|lpm_divide_cjm:auto_generated|sign_div_unsign_dnh:divider                                             ;              ;
;                |alt_u_div_59f:divider|       ; 279 (278)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_main|alu_32bit:inst|lpm_divide:Div0|lpm_divide_cjm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_59f:divider                       ;              ;
;                   |add_sub_vnc:add_sub_1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_main|alu_32bit:inst|lpm_divide:Div0|lpm_divide_cjm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_59f:divider|add_sub_vnc:add_sub_1 ;              ;
;       |lpm_mult:Mult0|                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |final_main|alu_32bit:inst|lpm_mult:Mult0                                                                                                        ;              ;
;          |mult_ubt:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |final_main|alu_32bit:inst|lpm_mult:Mult0|mult_ubt:auto_generated                                                                                ;              ;
;    |bin32_to_bcd_switchable:inst38|          ; 630 (630)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_main|bin32_to_bcd_switchable:inst38                                                                                                       ;              ;
;    |busmux:inst21|                           ; 77 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_main|busmux:inst21                                                                                                                        ;              ;
;       |lpm_mux:$00000|                       ; 77 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_main|busmux:inst21|lpm_mux:$00000                                                                                                         ;              ;
;          |mux_irc:auto_generated|            ; 77 (77)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_main|busmux:inst21|lpm_mux:$00000|mux_irc:auto_generated                                                                                  ;              ;
;    |increment:inst1|                         ; 213 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_main|increment:inst1                                                                                                                      ;              ;
;       |button_controller1:inst33|            ; 94 (94)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_main|increment:inst1|button_controller1:inst33                                                                                            ;              ;
;       |button_controller1:inst34|            ; 93 (93)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_main|increment:inst1|button_controller1:inst34                                                                                            ;              ;
;       |lpm_counter0:inst|                    ; 26 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_main|increment:inst1|lpm_counter0:inst                                                                                                    ;              ;
;          |lpm_counter:lpm_counter_component| ; 26 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_main|increment:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component                                                                  ;              ;
;             |cntr_94j:auto_generated|        ; 26 (26)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_main|increment:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_94j:auto_generated                                          ;              ;
;    |increment:inst2|                         ; 213 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_main|increment:inst2                                                                                                                      ;              ;
;       |button_controller1:inst33|            ; 94 (94)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_main|increment:inst2|button_controller1:inst33                                                                                            ;              ;
;       |button_controller1:inst34|            ; 93 (93)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_main|increment:inst2|button_controller1:inst34                                                                                            ;              ;
;       |lpm_counter0:inst|                    ; 26 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_main|increment:inst2|lpm_counter0:inst                                                                                                    ;              ;
;          |lpm_counter:lpm_counter_component| ; 26 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_main|increment:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component                                                                  ;              ;
;             |cntr_94j:auto_generated|        ; 26 (26)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_main|increment:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_94j:auto_generated                                          ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 180   ;
; Number of registers using Synchronous Clear  ; 80    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 112   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |final_main|increment:inst1|button_controller1:inst33|repeat_counter[12]        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |final_main|increment:inst1|button_controller1:inst34|repeat_counter[6]         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |final_main|increment:inst2|button_controller1:inst33|repeat_counter[6]         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |final_main|increment:inst2|button_controller1:inst34|repeat_counter[27]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |final_main|alu_32bit:inst|Mux11                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |final_main|bin32_to_bcd_switchable:inst38|current_bcd[12]                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |final_main|bin32_to_bcd_switchable:inst38|current_bcd[7]                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |final_main|bin32_to_bcd_switchable:inst38|current_bcd[3]                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |final_main|bin32_to_bcd_switchable:inst38|current_bcd[13]                      ;
; 8:1                ; 15 bits   ; 75 LEs        ; 60 LEs               ; 15 LEs                 ; No         ; |final_main|busmux:inst21|lpm_mux:$00000|mux_irc:auto_generated|result_node[10] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for increment:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+-------------------------------------------------+
; Assignment                ; Value ; From ; To                                              ;
+---------------------------+-------+------+-------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                               ;
+---------------------------+-------+------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for increment:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+-------------------------------------------------+
; Assignment                ; Value ; From ; To                                              ;
+---------------------------+-------+------+-------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                               ;
+---------------------------+-------+------+-------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst21 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 32    ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: increment:inst1|button_controller1:inst33 ;
+----------------+----------+------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                       ;
+----------------+----------+------------------------------------------------------------+
; CLK_HZ         ; 50000000 ; Signed Integer                                             ;
; DELAY_MS       ; 500      ; Signed Integer                                             ;
; REPEAT_MS      ; 50       ; Signed Integer                                             ;
; DOUBLE_MS      ; 400      ; Signed Integer                                             ;
+----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: increment:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component ;
+------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                      ;
+------------------------+-------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH              ; 16          ; Untyped                                                                   ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                   ;
; LPM_MODULUS            ; 10000       ; Untyped                                                                   ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                   ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                   ;
; LPM_PORT_UPDOWN        ; PORT_USED   ; Untyped                                                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                        ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                        ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                   ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                   ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                   ;
; CBXI_PARAMETER         ; cntr_94j    ; Untyped                                                                   ;
+------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: increment:inst1|button_controller1:inst34 ;
+----------------+----------+------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                       ;
+----------------+----------+------------------------------------------------------------+
; CLK_HZ         ; 50000000 ; Signed Integer                                             ;
; DELAY_MS       ; 500      ; Signed Integer                                             ;
; REPEAT_MS      ; 50       ; Signed Integer                                             ;
; DOUBLE_MS      ; 400      ; Signed Integer                                             ;
+----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: increment:inst2|button_controller1:inst33 ;
+----------------+----------+------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                       ;
+----------------+----------+------------------------------------------------------------+
; CLK_HZ         ; 50000000 ; Signed Integer                                             ;
; DELAY_MS       ; 500      ; Signed Integer                                             ;
; REPEAT_MS      ; 50       ; Signed Integer                                             ;
; DOUBLE_MS      ; 400      ; Signed Integer                                             ;
+----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: increment:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component ;
+------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                      ;
+------------------------+-------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH              ; 16          ; Untyped                                                                   ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                   ;
; LPM_MODULUS            ; 10000       ; Untyped                                                                   ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                   ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                   ;
; LPM_PORT_UPDOWN        ; PORT_USED   ; Untyped                                                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                        ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                        ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                   ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                   ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                   ;
; CBXI_PARAMETER         ; cntr_94j    ; Untyped                                                                   ;
+------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: increment:inst2|button_controller1:inst34 ;
+----------------+----------+------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                       ;
+----------------+----------+------------------------------------------------------------+
; CLK_HZ         ; 50000000 ; Signed Integer                                             ;
; DELAY_MS       ; 500      ; Signed Integer                                             ;
; REPEAT_MS      ; 50       ; Signed Integer                                             ;
; DOUBLE_MS      ; 400      ; Signed Integer                                             ;
+----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst15 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 16    ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu_32bit:inst|lpm_mult:Mult0     ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16          ; Untyped             ;
; LPM_WIDTHB                                     ; 16          ; Untyped             ;
; LPM_WIDTHP                                     ; 32          ; Untyped             ;
; LPM_WIDTHR                                     ; 32          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_ubt    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu_32bit:inst|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 16             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_cjm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                        ;
+---------------------------------------+-------------------------------+
; Name                                  ; Value                         ;
+---------------------------------------+-------------------------------+
; Number of entity instances            ; 1                             ;
; Entity Instance                       ; alu_32bit:inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                            ;
;     -- LPM_WIDTHB                     ; 16                            ;
;     -- LPM_WIDTHP                     ; 32                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
+---------------------------------------+-------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Feb 23 22:12:50 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_pro_E_D -c final_pro_main
Info: Found 1 design units, including 1 entities, in source file increment.bdf
    Info: Found entity 1: increment
Info: Found 2 design units, including 1 entities, in source file 16-7seg.vhd
    Info: Found design unit 1: bin16_to_bcd_4x7seg-Behavioral
    Info: Found entity 1: bin16_to_bcd_4x7seg
Info: Found 1 design units, including 1 entities, in source file press_detector.v
    Info: Found entity 1: button_controller
Info: Found 1 design units, including 1 entities, in source file edge_detector.v
    Info: Found entity 1: edge_detector
Info: Found 1 design units, including 1 entities, in source file but_con.v
    Info: Found entity 1: button_controller1
Info: Found 1 design units, including 1 entities, in source file alu.v
    Info: Found entity 1: alu_32bit
Info: Found 1 design units, including 1 entities, in source file final_main.bdf
    Info: Found entity 1: final_main
Info: Found 2 design units, including 1 entities, in source file 32bit_7seg.vhd
    Info: Found design unit 1: bin32_to_bcd_switchable-Behavioral
    Info: Found entity 1: bin32_to_bcd_switchable
Info: Found 2 design units, including 1 entities, in source file 16-32.vhd
    Info: Found design unit 1: pad_16_to_32-Dataflow
    Info: Found entity 1: pad_16_to_32
Info: Found 1 design units, including 1 entities, in source file demux.v
    Info: Found entity 1: demux_1to2_16bit
Info: Found 1 design units, including 1 entities, in source file demux 1-2.v
    Info: Found entity 1: demux_1to2_1bit
Info: Found 1 design units, including 1 entities, in source file 16to32.v
    Info: Found entity 1: pad_16_to_32_2
Info: Elaborating entity "final_main" for the top level hierarchy
Info: Elaborating entity "bin32_to_bcd_switchable" for hierarchy "bin32_to_bcd_switchable:inst38"
Info: Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst21"
Info: Elaborated megafunction instantiation "BUSMUX:inst21"
Info: Instantiated megafunction "BUSMUX:inst21" with the following parameter:
    Info: Parameter "WIDTH" = "32"
Info: Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst21|lpm_mux:$00000"
Info: Elaborated megafunction instantiation "BUSMUX:inst21|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst21"
Info: Found 1 design units, including 1 entities, in source file db/mux_irc.tdf
    Info: Found entity 1: mux_irc
Info: Elaborating entity "mux_irc" for hierarchy "BUSMUX:inst21|lpm_mux:$00000|mux_irc:auto_generated"
Info: Elaborating entity "alu_32bit" for hierarchy "alu_32bit:inst"
Info: Elaborating entity "increment" for hierarchy "increment:inst1"
Info: Elaborating entity "button_controller1" for hierarchy "increment:inst1|button_controller1:inst33"
Warning: Using design file lpm_counter0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_counter0
Info: Elaborating entity "lpm_counter0" for hierarchy "increment:inst1|lpm_counter0:inst"
Info: Elaborating entity "lpm_counter" for hierarchy "increment:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "increment:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "increment:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_DIRECTION" = "UNUSED"
    Info: Parameter "LPM_MODULUS" = "10000"
    Info: Parameter "LPM_PORT_UPDOWN" = "PORT_USED"
Info: Found 1 design units, including 1 entities, in source file db/cntr_94j.tdf
    Info: Found entity 1: cntr_94j
Info: Elaborating entity "cntr_94j" for hierarchy "increment:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_94j:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_4hc.tdf
    Info: Found entity 1: cmpr_4hc
Info: Elaborating entity "cmpr_4hc" for hierarchy "increment:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_94j:auto_generated|cmpr_4hc:cmpr1"
Info: Elaborating entity "pad_16_to_32_2" for hierarchy "pad_16_to_32_2:inst40"
Info: Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst15"
Info: Elaborated megafunction instantiation "BUSMUX:inst15"
Info: Instantiated megafunction "BUSMUX:inst15" with the following parameter:
    Info: Parameter "WIDTH" = "16"
Info: Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst15|lpm_mux:$00000"
Info: Elaborated megafunction instantiation "BUSMUX:inst15|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst15"
Info: Found 1 design units, including 1 entities, in source file db/mux_krc.tdf
    Info: Found entity 1: mux_krc
Info: Elaborating entity "mux_krc" for hierarchy "BUSMUX:inst15|lpm_mux:$00000|mux_krc:auto_generated"
Info: Inferred 2 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "alu_32bit:inst|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "alu_32bit:inst|Div0"
Info: Elaborated megafunction instantiation "alu_32bit:inst|lpm_mult:Mult0"
Info: Instantiated megafunction "alu_32bit:inst|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "16"
    Info: Parameter "LPM_WIDTHB" = "16"
    Info: Parameter "LPM_WIDTHP" = "32"
    Info: Parameter "LPM_WIDTHR" = "32"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Found 1 design units, including 1 entities, in source file db/mult_ubt.tdf
    Info: Found entity 1: mult_ubt
Info: Elaborated megafunction instantiation "alu_32bit:inst|lpm_divide:Div0"
Info: Instantiated megafunction "alu_32bit:inst|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "16"
    Info: Parameter "LPM_WIDTHD" = "16"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_cjm.tdf
    Info: Found entity 1: lpm_divide_cjm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info: Found entity 1: sign_div_unsign_dnh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_59f.tdf
    Info: Found entity 1: alt_u_div_59f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info: Found entity 1: add_sub_unc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info: Found entity 1: add_sub_vnc
Info: Timing-Driven Synthesis is running
Info: Implemented 1524 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 28 output pins
    Info: Implemented 1485 logic cells
    Info: Implemented 2 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 275 megabytes
    Info: Processing ended: Mon Feb 23 22:13:12 2026
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:28


