
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max -0.19

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max -0.19

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.19

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.84 source latency dp.pcreg.q[8]$_DFF_PP0_/CLK ^
  -1.09 target latency dp.rf.rf[21][9]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.26 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[28]$_DFF_PP0_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.04    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input65/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     1    0.14    0.10    0.14    2.14 v input65/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net65 (net)
                  0.10    0.00    2.14 v _08491_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    32    0.50    0.18    0.12    2.27 ^ _08491_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _00000_ (net)
                  0.18    0.01    2.28 ^ dp.pcreg.q[28]$_DFF_PP0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    16    1.22    0.55    0.38    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.55    0.03    0.43 ^ clkbuf_4_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.22    0.11    0.22    0.65 ^ clkbuf_4_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_2_0_clk (net)
                  0.11    0.01    0.66 ^ clkbuf_6_10__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    16    0.49    0.23    0.24    0.90 ^ clkbuf_6_10__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_6_10__leaf_clk (net)
                  0.23    0.01    0.91 ^ clkbuf_leaf_20_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.02    0.04    0.14    1.04 ^ clkbuf_leaf_20_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_20_clk (net)
                  0.04    0.00    1.04 ^ dp.pcreg.q[28]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    1.04   clock reconvergence pessimism
                          0.24    1.28   library removal time
                                  1.28   data required time
-----------------------------------------------------------------------------
                                  1.28   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                  0.99   slack (MET)


Startpoint: dp.rf.rf[0][15]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[0][15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    16    1.22    0.55    0.38    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.56    0.05    0.45 ^ clkbuf_4_15_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.21    0.11    0.22    0.67 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_15_0_clk (net)
                  0.11    0.00    0.67 ^ clkbuf_6_61__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     9    0.32    0.16    0.19    0.87 ^ clkbuf_6_61__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_6_61__leaf_clk (net)
                  0.16    0.01    0.87 ^ clkbuf_leaf_261_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.02    0.04    0.13    1.00 ^ clkbuf_leaf_261_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_261_clk (net)
                  0.04    0.00    1.00 ^ dp.rf.rf[0][15]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.06    0.37    1.37 v dp.rf.rf[0][15]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dp.rf.rf[0][15] (net)
                  0.06    0.00    1.37 v dp.rf.rf[0][15]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    16    1.22    0.55    0.38    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.56    0.05    0.45 ^ clkbuf_4_15_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.21    0.11    0.22    0.67 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_15_0_clk (net)
                  0.11    0.00    0.67 ^ clkbuf_6_61__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     9    0.32    0.16    0.19    0.87 ^ clkbuf_6_61__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_6_61__leaf_clk (net)
                  0.16    0.01    0.87 ^ clkbuf_leaf_261_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.02    0.04    0.13    1.00 ^ clkbuf_leaf_261_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_261_clk (net)
                  0.04    0.00    1.00 ^ dp.rf.rf[0][15]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    1.00   clock reconvergence pessimism
                          0.08    1.08   library hold time
                                  1.08   data required time
-----------------------------------------------------------------------------
                                  1.08   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[7]$_DFF_PP0_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.04    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input65/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     1    0.14    0.10    0.14    2.14 v input65/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net65 (net)
                  0.10    0.00    2.14 v _08491_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    32    0.50    0.18    0.12    2.27 ^ _08491_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _00000_ (net)
                  0.22    0.05    2.31 ^ dp.pcreg.q[7]$_DFF_PP0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.31   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.16    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02   10.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    16    1.22    0.55    0.38   10.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.55    0.03   10.43 ^ clkbuf_4_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.22    0.11    0.22   10.65 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_3_0_clk (net)
                  0.11    0.00   10.66 ^ clkbuf_6_14__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    11    0.25    0.13    0.18   10.83 ^ clkbuf_6_14__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_6_14__leaf_clk (net)
                  0.13    0.00   10.84 ^ dp.pcreg.q[7]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.84   clock reconvergence pessimism
                          0.12   10.95   library recovery time
                                 10.95   data required time
-----------------------------------------------------------------------------
                                 10.95   data required time
                                 -2.31   data arrival time
-----------------------------------------------------------------------------
                                  8.64   slack (MET)


Startpoint: instr[20] (input port clocked by clk)
Endpoint: aluout[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.20    0.00    0.00    2.00 v instr[20] (in)
                                         instr[20] (net)
                  0.05    0.02    2.02 v input13/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   103    2.51    0.30    0.25    2.27 v input13/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net13 (net)
                  1.13    0.43    2.71 v _07390_/S0 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.01    0.16    0.58    3.29 v _07390_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _02799_ (net)
                  0.16    0.00    3.29 v _07392_/I2 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.03    0.20    0.39    3.68 v _07392_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _02801_ (net)
                  0.20    0.00    3.68 v _07393_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.19    3.87 v _07393_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _02802_ (net)
                  0.07    0.00    3.87 v _07394_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     6    0.14    0.33    0.41    4.28 v _07394_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net155 (net)
                  0.33    0.01    4.30 v _07395_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.07    0.21    0.38    4.67 v _07395_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02803_ (net)
                  0.21    0.00    4.68 v _07399_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.16    0.41    5.08 ^ _07399_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _05344_[0] (net)
                  0.16    0.00    5.08 ^ _10923_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     7    0.11    0.17    0.35    5.43 v _10923_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _05346_[0] (net)
                  0.17    0.00    5.43 v _07598_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.23    0.18    5.61 ^ _07598_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02980_ (net)
                  0.23    0.00    5.61 ^ _07600_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.04    0.20    0.16    5.77 v _07600_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02982_ (net)
                  0.20    0.00    5.77 v _07602_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.05    0.42    0.30    6.06 ^ _07602_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02984_ (net)
                  0.42    0.00    6.07 ^ _07622_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.05    0.34    0.22    6.29 v _07622_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03004_ (net)
                  0.34    0.00    6.29 v _07634_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     2    0.06    0.32    0.23    6.52 ^ _07634_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _03016_ (net)
                  0.32    0.00    6.53 ^ _07645_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.15    0.10    6.63 v _07645_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03027_ (net)
                  0.15    0.00    6.63 v _07650_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.13    0.33    6.96 v _07650_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _03032_ (net)
                  0.13    0.00    6.96 v _07653_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     4    0.05    0.33    0.20    7.16 ^ _07653_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _03035_ (net)
                  0.33    0.00    7.16 ^ _07656_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.15    0.10    7.26 v _07656_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03038_ (net)
                  0.15    0.00    7.27 v _07657_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.15    0.14    7.40 ^ _07657_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _03039_ (net)
                  0.15    0.00    7.40 ^ _07658_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.13    0.28    7.68 v _07658_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03040_ (net)
                  0.13    0.00    7.68 v _07681_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.05    0.49    0.32    8.00 ^ _07681_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         net66 (net)
                  0.49    0.00    8.00 ^ output66/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.07    0.15    0.19    8.19 ^ output66/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         aluout[0] (net)
                  0.15    0.01    8.19 ^ aluout[0] (out)
                                  8.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.19   data arrival time
-----------------------------------------------------------------------------
                                 -0.19   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[7]$_DFF_PP0_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.04    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input65/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     1    0.14    0.10    0.14    2.14 v input65/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net65 (net)
                  0.10    0.00    2.14 v _08491_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    32    0.50    0.18    0.12    2.27 ^ _08491_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _00000_ (net)
                  0.22    0.05    2.31 ^ dp.pcreg.q[7]$_DFF_PP0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.31   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.16    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02   10.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    16    1.22    0.55    0.38   10.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.55    0.03   10.43 ^ clkbuf_4_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.22    0.11    0.22   10.65 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_3_0_clk (net)
                  0.11    0.00   10.66 ^ clkbuf_6_14__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    11    0.25    0.13    0.18   10.83 ^ clkbuf_6_14__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_6_14__leaf_clk (net)
                  0.13    0.00   10.84 ^ dp.pcreg.q[7]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.84   clock reconvergence pessimism
                          0.12   10.95   library recovery time
                                 10.95   data required time
-----------------------------------------------------------------------------
                                 10.95   data required time
                                 -2.31   data arrival time
-----------------------------------------------------------------------------
                                  8.64   slack (MET)


Startpoint: instr[20] (input port clocked by clk)
Endpoint: aluout[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.20    0.00    0.00    2.00 v instr[20] (in)
                                         instr[20] (net)
                  0.05    0.02    2.02 v input13/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   103    2.51    0.30    0.25    2.27 v input13/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net13 (net)
                  1.13    0.43    2.71 v _07390_/S0 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.01    0.16    0.58    3.29 v _07390_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _02799_ (net)
                  0.16    0.00    3.29 v _07392_/I2 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.03    0.20    0.39    3.68 v _07392_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _02801_ (net)
                  0.20    0.00    3.68 v _07393_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.19    3.87 v _07393_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _02802_ (net)
                  0.07    0.00    3.87 v _07394_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     6    0.14    0.33    0.41    4.28 v _07394_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net155 (net)
                  0.33    0.01    4.30 v _07395_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.07    0.21    0.38    4.67 v _07395_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02803_ (net)
                  0.21    0.00    4.68 v _07399_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.16    0.41    5.08 ^ _07399_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _05344_[0] (net)
                  0.16    0.00    5.08 ^ _10923_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     7    0.11    0.17    0.35    5.43 v _10923_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _05346_[0] (net)
                  0.17    0.00    5.43 v _07598_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.23    0.18    5.61 ^ _07598_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02980_ (net)
                  0.23    0.00    5.61 ^ _07600_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.04    0.20    0.16    5.77 v _07600_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02982_ (net)
                  0.20    0.00    5.77 v _07602_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.05    0.42    0.30    6.06 ^ _07602_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02984_ (net)
                  0.42    0.00    6.07 ^ _07622_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.05    0.34    0.22    6.29 v _07622_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03004_ (net)
                  0.34    0.00    6.29 v _07634_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     2    0.06    0.32    0.23    6.52 ^ _07634_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _03016_ (net)
                  0.32    0.00    6.53 ^ _07645_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.15    0.10    6.63 v _07645_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03027_ (net)
                  0.15    0.00    6.63 v _07650_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.13    0.33    6.96 v _07650_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _03032_ (net)
                  0.13    0.00    6.96 v _07653_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     4    0.05    0.33    0.20    7.16 ^ _07653_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _03035_ (net)
                  0.33    0.00    7.16 ^ _07656_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.15    0.10    7.26 v _07656_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03038_ (net)
                  0.15    0.00    7.27 v _07657_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.15    0.14    7.40 ^ _07657_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _03039_ (net)
                  0.15    0.00    7.40 ^ _07658_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.13    0.28    7.68 v _07658_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03040_ (net)
                  0.13    0.00    7.68 v _07681_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.05    0.49    0.32    8.00 ^ _07681_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         net66 (net)
                  0.49    0.00    8.00 ^ output66/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.07    0.15    0.19    8.19 ^ output66/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         aluout[0] (net)
                  0.15    0.01    8.19 ^ aluout[0] (out)
                                  8.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.19   data arrival time
-----------------------------------------------------------------------------
                                 -0.19   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.1952606439590454

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4269

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.20413513481616974

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9150

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dp.rf.rf[10][8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[19][30]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.40    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.29    0.69 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.24    0.93 ^ clkbuf_6_29__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.15    1.08 ^ clkbuf_leaf_456_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.08 ^ dp.rf.rf[10][8]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.40    1.48 v dp.rf.rf[10][8]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.30    1.78 v _07089_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.29    2.07 v _07090_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.21    2.28 v _07091_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.18    2.46 v _07092_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.27    2.74 ^ _07093_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
   0.15    2.89 v _07094_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.24    3.13 v _07095_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.38    3.51 ^ _07096_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.37    3.88 v _10911_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.21    4.08 ^ _07610_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.14    4.22 v _07612_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
   0.34    4.57 ^ _07613_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.25    4.81 v _07622_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.23    5.04 ^ _07634_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
   0.11    5.15 v _07645_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.33    5.48 v _07650_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.20    5.69 ^ _07653_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.23    5.91 ^ _08464_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.18    6.09 ^ _08465_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.19    6.28 ^ _08466_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
   0.21    6.50 ^ _09154_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.11    6.61 v _09155_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
   0.27    6.87 ^ _09156_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.26    7.14 ^ place477/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.18    7.32 ^ _09698_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    7.32 ^ dp.rf.rf[19][30]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           7.32   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.40   10.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.26   10.65 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20   10.86 ^ clkbuf_6_15__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00   10.86 ^ dp.rf.rf[19][30]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.86   clock reconvergence pessimism
  -0.10   10.76   library setup time
          10.76   data required time
---------------------------------------------------------
          10.76   data required time
          -7.32   data arrival time
---------------------------------------------------------
           3.44   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dp.rf.rf[0][15]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[0][15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.40    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.28    0.67 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.87 ^ clkbuf_6_61__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.13    1.00 ^ clkbuf_leaf_261_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.00 ^ dp.rf.rf[0][15]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.37    1.37 v dp.rf.rf[0][15]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    1.37 v dp.rf.rf[0][15]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.37   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.40    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.28    0.67 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.87 ^ clkbuf_6_61__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.13    1.00 ^ clkbuf_leaf_261_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.00 ^ dp.rf.rf[0][15]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    1.00   clock reconvergence pessimism
   0.08    1.08   library hold time
           1.08   data required time
---------------------------------------------------------
           1.08   data required time
          -1.37   data arrival time
---------------------------------------------------------
           0.29   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.8365

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
1.0438

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
8.1918

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.1918

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-2.341366

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.10e-01   9.60e-03   6.25e-07   1.20e-01  15.9%
Combinational          1.03e-01   7.20e-02   1.47e-06   1.75e-01  23.3%
Clock                  3.50e-01   1.08e-01   1.13e-06   4.58e-01  60.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.64e-01   1.89e-01   3.23e-06   7.53e-01 100.0%
                          74.8%      25.2%       0.0%
