module Modulo_registro(
    input [23:0] Entrada,
    input clk,
	 output reg [23:0] Salida
   );

always @(posedge clk)
 
 Salida = Entrada;

endmodule
