#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Mar 30 21:05:33 2016
# Process ID: 3877
# Log file: /media/alok/Extra/work/Github/Zedboard/Learning/Training/MSD/zynq_s07_v1.2/vivado/vivado.log
# Journal file: /media/alok/Extra/work/Github/Zedboard/Learning/Training/MSD/zynq_s07_v1.2/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /media/alok/Extra/work/Github/Zedboard/Learning/Training/MSD/zynq_s07_v1.2/vivado/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/alok/Extra/work/Github/Zedboard/Learning/Training/MSD/zynq_s07_v1.2/mycores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
open_bd_design {/media/alok/Extra/work/Github/Zedboard/Learning/Training/MSD/zynq_s07_v1.2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- Alok:user:sample_generator:1.0 - sample_generator_0
Adding component instance block -- xilinx.com:ip:xfft:9.0 - xfft_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <design_1> from BD file </media/alok/Extra/work/Github/Zedboard/Learning/Training/MSD/zynq_s07_v1.2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
regenerate_bd_layout
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins xfft_0/M_AXIS_DATA] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_S2MM" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_S2MM> at <0x00000000[ 512M ]>
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : </media/alok/Extra/work/Github/Zedboard/Learning/Training/MSD/zynq_s07_v1.2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout
save_bd_design
Wrote  : </media/alok/Extra/work/Github/Zedboard/Learning/Training/MSD/zynq_s07_v1.2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 30 22:01:10 2016...
