#
# Copyright (C) 2020 GreenWaves Technologies, SAS, ETH Zurich and
#                    University of Bologna
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#

#
# Authors: Germain Haugou, GreenWaves Technologies (germain.haugou@greenwaves-technologies.com)
#

from cpu.iss.isa_gen.isa_gen import *
import os.path
import filecmp
import shutil



# Encodings for non-compressed instruction sets
        #   3 3 2 2 2 2 2       2 2 2 2 2       1 1 1 1 1       1 1 1       1 1
        #   1 0 9 8 7 6 5       4 3 2 1 0       9 8 7 6 5       4 3 2       1 0 9 8 7       6 5 4 3 2 1 0
        #   X X X X X X X   |   X X X X X   |   X X X X X   |   X X X   |   X X X X X   |   X X X X X X X
# R   #         f7        |      rs2      |      rs1      |     f3    |       rd      |      opcode
# RF  #         f7        |      rs2      |      rs1      |  ui[2:0]  |       rd      |      opcode
# RF4 #         f7        |      rs2      |      rs1      |  ui[2:0]  |     rd/rs3    |      opcode
# R2F #                  f7               |      rs1      |  ui[2:0]  |       rd      |      opcode
# R3F #                  f7               |      rs1      |     f3    |       rd      |      opcode
# R4U #    rs3     |  f2  |      rs2      |      rs1      |  ui[2:0]  |       rd      |      opcode
# RVF #         f7        |      rs2      |      rs1      |     f3    |       rd      |      opcode
# RVF2#                  f7               |      rs1      |     f3    |       rd      |      opcode
# RVF4#         f7        |      rs2      |      rs1      |     f3    |     rd/rs3    |      opcode
# RRRR#         f7        |      rs2      |      rs1      |     f3    |     rd/rs3    |      opcode
# RRRS#      f6      |     si[0|5:1]      |      rs2      |     f3    |     rd/rs1    |      opcode
# RRRU#      f6      |     ui[0|5:1]      |      rs2      |     f3    |     rd/rs1    |      opcode
#RRRU2#   f2 |   ui[4:0]  |      rs2      |      rs1      |     f3    |       rd      |      opcode
#RRRRU#   f2 |   ui[4:0]  |      rs2      |      rs1      |     f3    |     rd/rs3    |      opcode
# R1  #         f7        |       -       |      rs1      |     f3    |       rd      |      opcode
# RRU #      f6      |     ui[0|5:1]      |      rs1      |     f3    |       rd      |      opcode
# RRS #      f6      |     si[0|5:1]      |      rs1      |     f3    |       rd      |      opcode
# RRU2#     f3 |ui[7:6]|f1|ui[0|5:1]      |      rs1      |     f3    |       rd      |      opcode
# LR  #         f7        |      rs2      |      rs1      |     f3    |       rd      |      opcode        # Indirect addressing mode
# RR  #   f2 |     rs3    |      rs2      |      rs1      |     f3    |       rd      |      opcode
# SR  #   f2 |     rs3    |      rs2      |      rs1      |     f3    |       rd      |      opcode        # Indirect addressing mode
# I   #              si[11:0]             |      rs1      |     f3    |       rd      |      opcode
# L   #              si[11:0]             |      rs1      |     f3    |       rd      |      opcode        # Indirect addressing mode
# IU  #              ui[11:0]             |      rs1      |     f3    |       rd      |      opcode
# I1U #         f7        |    ui[4:0]    |      rs1      |     f3    |       rd      |      opcode
# I2U #             ui0[11:0]             |   ui1[4:0]    |     f3    |       rd      |      opcode
# I3U #    f4    |          ui[7:0]       |                    f13                    |      opcode
# I4U #   f2 | ui0[4:0]   |   ui1[4:0]    |      rs1      |     f3    |       rd      |      opcode
# I5U #   f2 | ui0[4:0]   |   ui1[4:0]    |      rs1      |     f3    |     rs2/rd    |      opcode
# IOU #                  f12              |   ui0[4:0]    |     f3    |       f5      |      opcode
# S   #       si[11:5]    |      rs2      |      rs1      |     f3    |     si[4:0]   |      opcode        # Indirect addressing mode
# S1  #   f2 |     rs3    |      rs2      |      rs1      |     f3    |       f5      |      opcode
# SB  #     si[12|10:5]   |      rs2      |      rs1      |     f3    |   si[4:1|11]  |      opcode
# SB2 #     si[12|10:5]   |    si[4:0]    |      rs1      |     f3    |   si[4:1|11]  |      opcode
# U   #                           ui[31:12]                           |       rd      |      opcode
# UJ  #                    si[20|10:1|11|19:15|14:12]                 |       rd      |      opcode
# HL0 #              ui1[11:0]            |      rs1      |     f3    |  opcode  |ui0[0]|      opcode
# HL1 #              ui1[11:0]            |    ui2[4:0]   |     f3    |  opcode  |ui0[0]|      opcode
# Z   #                 -                 |       -       |     f3    |        -      |      opcode

Format_R = [
    OutReg(0, Range(7,  5)),
    InReg (0, Range(15, 5)),
    InReg (1, Range(20, 5)),
]

Format_F = [
    InReg (0, Range(15, 5)),
]

Format_RF = [
    OutFReg(0, Range(7,  5)),
    InFReg (0, Range(15, 5)),
    InFReg (1, Range(20, 5)),
    UnsignedImm(0, Range(12, 3)),
]

Format_RF2 = [
    OutReg(0, Range(7,  5)),
    InFReg (0, Range(15, 5)),
    InFReg (1, Range(20, 5)),
    UnsignedImm(0, Range(12, 3)),
]

Format_R2F1 = [
    OutReg(0, Range(7,  5)),
    InFReg (0, Range(15, 5)),
    UnsignedImm(0, Range(12, 3)),
]

Format_R2F2 = [
    OutFReg(0, Range(7,  5)),
    InReg (0, Range(15, 5)),
    UnsignedImm(0, Range(12, 3)),
]

Format_R2F3 = [
    OutFReg(0, Range(7,  5)),
    InFReg (0, Range(15, 5)),
    UnsignedImm(0, Range(12, 3)),
]

Format_R3F = [
    OutReg(0, Range(7,  5)),
    InFReg (0, Range(15, 5)),
]

Format_R3F2 = [
    OutFReg(0, Range(7,  5)),
    InReg (0, Range(15, 5)),
]

Format_R4U = [
    OutFReg(0, Range(7,  5)),
    InFReg (0, Range(15, 5)),
    InFReg (1, Range(20, 5)),
    InFReg (2, Range(27, 5)),
    UnsignedImm(0, Range(12, 3)),
]

Format_I = [
    OutReg(0, Range(7,  5)),
    InReg (0, Range(15, 5)),
    SignedImm(0, Range(20, 12)),
]

Format_Z = []

Format_L = [
    OutReg(0, Range(7,  5)),
    Indirect(InReg (0, Range(15, 5)),
    SignedImm(0, Range(20, 12))),
]

Format_LRES = [
    OutReg(0, Range(7,  5)),
    InReg (0, Range(15, 5)),
    UnsignedImm(0, Range(25, 1)),
    UnsignedImm(1, Range(26, 1)),
]

Format_FL = [
    OutFReg(0, Range(7,  5)),
    Indirect(InReg (0, Range(15, 5)),
    SignedImm(0, Range(20, 12))),
]

Format_IU = [
    OutReg(0, Range(7,  5)),
    InReg (0, Range(15, 5)),
    UnsignedImm(0, Range(20, 12)),
]

Format_IUR = [
    OutReg(0, Range(7,  5)),
    UnsignedImm(1, Range(15, 5)),
    UnsignedImm(0, Range(20, 12)),
]

Format_I1U = [
    OutReg(0, Range(7, 5)),
    InReg(0, Range(15, 5)),
    UnsignedImm(0, Range(20, 5)),
]

Format_I1U64 = [
    OutReg(0, Range(7, 5)),
    InReg(0, Range(15, 5)),
    UnsignedImm(0, Range(20, 6)),
]

Format_I3U = [
    UnsignedImm(0, Range(20, 8)),
]

Format_S = [
    InReg(1, Range(20, 5)),
    Indirect(InReg(0, Range(15, 5)),
    SignedImm(0, Ranges([[7, 5, 0], [25, 7, 5]]))),
]

Format_AMO = [
    OutReg(0, Range(7, 5)),
    InReg(1, Range(20, 5)),
    InReg(0, Range(15, 5)),
    UnsignedImm(0, Range(25, 1)),
    UnsignedImm(1, Range(26, 1)),
]

Format_FS = [
    InFReg(1, Range(20, 5)),
    Indirect(InReg(0, Range(15, 5)),
    SignedImm(0, Ranges([[7, 5, 0], [25, 7, 5]]))),
]

Format_INRR = [
    InReg(0, Range(15, 5)),
    InReg(1, Range(20, 5)),
]

Format_SB = [
    InReg(0, Range(15, 5)),
    InReg(1, Range(20, 5)),
    SignedImm(0, Ranges([[7, 1, 11], [8, 4, 1], [25, 6, 5], [31, 1, 12]])),
]

Format_U = [
    OutReg(0, Range(7, 5)),
    UnsignedImm(0, Range(12, 20, 12)),
]

Format_UJ = [
    OutReg(0, Range(7, 5)),
    SignedImm(0, Ranges([[12, 8, 12], [20, 1, 11], [21, 10, 1], [31, 1, 20]])),
]

Format_CMPUSH = [
    UnsignedImm(0, Range(4, 4)),
    UnsignedImm(1, Range(2, 2)),
]

# Encodings for compressed instruction set

       # X   X   X   X   X   X   X   X   X   X   X   X   X   X   X   X
# CR   #      func4    |      rd/rs1       |         rs2       |  op      #
# CR1  #      func4    |        rs1        |          f5       |  op      # rs2=0, rd=0, si=0
# CR2  #      func4    |        rd         |         rs2       |  op      # rs1=0
# CR3  #      func4    |        rs1        |         rs2       |  op      # rd=1, si=0
# CI1  #   func3 | si[5]|     rd/rs1       |      si[4:0]      |  op      #
# CI1U #   func3 | ui[5]|     rd/rs1       |      ui[4:0]      |  op      #
# CI3  #   func3 | ui[5]|       rd         |     ui[4:2|7:6]   |  op      # rs1=2, ui->si
# CI4  #   func3 | si[9]|      func5       |    si[4|6|8:7|5]  |  op      # rs1=2, rd=2
# CI5  #   func3 |si[17]|     rd/rs1       |      si[16:12]    |  op      # si->ui
# CI6  #   func3 | si[5]|       rd         |      si[4:0]      |  op      # rs1=0
# CSS  #   func3   |      ui[5:2|7:6]      |         rs2       |  op      # rs1=2, ui->si
# CIW  #   func3   |        ui[5:4|9:6|2|3]        |    rd'    |  op      # rs1=2, ui->si
# CL   #   func3   |      ui   |   rs1'    |   ui  |    rd'    |  op      # ui->si
# CL1  #                                   op                             # rd=0
# CS   #   func3   |  ui[5:3]  |   rs1'    |ui[6|2]|    rs2'   |  op      # ui->si
# CS2  #      func6            |  rd/rs1   | func  |    rs2    |  op      #
# CB1  #   func3   | si[8|4:3] |   rs1'    |   si[7:6|2:1|5]   |  op      # rs2=0
# CB2  #   func3 |ui[5]| func2 |  rd/rs1'  |       ui[4:0]     |  op      #
# CB2S #   func3 |si[5]| func2 |  rd/rs1'  |       si[4:0]     |  op      #
# CJ   #   func3   |         si[11|4|9:8|6|7|3:1|5]            |  op      # rd=0
# CJ1  #   func3   |         si[11|4|9:8|6|7|3:1|5]            |  op      # rd=1

Format_CR = [
    OutReg(0, Range(7, 5)),
    InReg(0, Range(7, 5)),
    InReg(1, Range(2, 5)),
]

Format_CR1 = [
    OutReg(0, Const(0)),
    InReg(0, Range(7, 5)),
    InReg(1, Const(0)),
    SignedImm(0, Const(0)),
]

Format_CR2 = [
    OutReg(0, Range(7, 5)),
    InReg(0, Const(0)),
    InReg(1, Range(2, 5)),
]

Format_CR3 = [
    OutReg(0, Const(1)),
    InReg(0, Range(7, 5)),
    InReg(1, Range(2, 5)),
    SignedImm(0, Const(0)),
]

Format_CI1 = [
    OutReg(0, Range(7, 5)),
    InReg(0, Range(7, 5)),
    SignedImm(0, Ranges([[2, 5, 0], [12, 1, 5]])),
]

Format_CI1U = [
    OutReg(0, Range(7, 5)),
    InReg(0, Range(7, 5)),
    UnsignedImm(0, Ranges([[2, 5, 0], [12, 1, 5]])),
]

Format_CI3 = [
    OutReg(0, Range(7, 5)),
    Indirect(InReg(0, Const(2)),
    SignedImm(0, Ranges([[4, 3, 2], [12, 1, 5], [2, 2, 6]]), isSigned=False)),
]

Format_DCI3 = [
    OutReg(0, Range(7, 5)),
    Indirect(InReg(0, Const(2)),
    SignedImm(0, Ranges([[5, 2, 3], [12, 1, 5], [2, 3, 6]]), isSigned=False)),
]

Format_FCI3 = [
    OutFReg(0, Range(7, 5)),
    Indirect(InReg(0, Const(2)),
    SignedImm(0, Ranges([[4, 3, 2], [12, 1, 5], [2, 2, 6]]), isSigned=False)),
]

Format_FCI3D = [
    OutFReg(0, Range(7, 5)),
    Indirect(InReg(0, Const(2)),
    SignedImm(0, Ranges([[5, 2, 2], [12, 1, 5], [2, 3, 6]]), isSigned=False)),
]

Format_CI4 = [
    OutReg(0, Const(2)),
    InReg(0, Const(2)),
    SignedImm(0, Ranges([[6, 1, 4], [2, 1, 5], [5, 1, 6], [3, 2, 7], [12, 1, 9]])),
]

Format_CI5 = [
    OutReg(0, Range(7, 5)),
    UnsignedImm(0, Ranges([[2, 5, 12], [12, 1, 17]]), isSigned=True),
]

Format_CI6 = [
    OutReg(0, Range(7, 5)),
    InReg(0, Const(0)),
    SignedImm(0, Ranges([[2, 5, 0], [12, 1, 5]])),
]

Format_CSS = [
    InReg(1, Range(2, 5)),
    Indirect(InReg(0, Const(2)), SignedImm(0, Ranges([[9, 4, 2], [7, 2, 6]]), isSigned=False)),
]

Format_DCSS = [
    InReg(1, Range(2, 5)),
    Indirect(InReg(0, Const(2)), SignedImm(0, Ranges([[10, 3, 3], [7, 3, 6]]), isSigned=False)),
]

Format_FCSS = [
    InFReg(1, Range(2, 5)),
    Indirect(InReg(0, Const(2)), SignedImm(0, Ranges([[9, 4, 2], [7, 2, 6]]), isSigned=False)),
]

Format_FCSSD = [
    InFReg(1, Range(2, 5)),
    Indirect(InReg(0, Const(2)), SignedImm(0, Ranges([[10, 3, 3], [7, 3, 6]]), isSigned=False)),
]

Format_CIW = [
    OutRegComp(0, Range(2, 3)),
    InReg(0, Const(2)),
    SignedImm(0, Ranges([[6, 1, 2], [5, 1, 3], [11, 2, 4], [7, 4, 6]]), isSigned=False),
]

Format_CL = [
    OutRegComp(0, Range(2, 3)),
    Indirect(InRegComp(0, Range(7, 3)), SignedImm(0, Ranges([[6, 1, 2], [10, 3, 3], [5, 1, 6]]), isSigned=False)),
]

Format_CLD = [
    OutRegComp(0, Range(2, 3)),
    Indirect(InRegComp(0, Range(7, 3)), SignedImm(0, Ranges([[10, 3, 3], [5, 2, 6]]), isSigned=False)),
]

Format_CFLD = [
    OutFRegComp(0, Range(2, 3)),
    Indirect(InRegComp(0, Range(7, 3)), SignedImm(0, Ranges([[10, 3, 3], [5, 2, 6]]), isSigned=False)),
]

Format_FCL = [
    OutFRegComp(0, Range(2, 3)),
    Indirect(InRegComp(0, Range(7, 3)), SignedImm(0, Ranges([[6, 1, 2], [10, 3, 3], [5, 1, 6]]), isSigned=False)),
]

Format_CS = [
    InRegComp(1, Range(2, 3)),
    Indirect(InRegComp(0, Range(7, 3)), SignedImm(0, Ranges([[6, 1, 2], [10, 3, 3], [5, 1, 6]]), isSigned=False)),
]

Format_CFSD = [
    InRegComp(1, Range(2, 3)),
    Indirect(InRegComp(0, Range(7, 3)), SignedImm(0, Ranges([[10, 3, 3], [5, 2, 6]]), isSigned=False)),
]

Format_CSD = [
    InRegComp(1, Range(2, 3)),
    Indirect(InRegComp(0, Range(7, 3)), SignedImm(0, Ranges([[10, 3, 3], [5, 2, 6]]), isSigned=False)),
]

Format_FCS = [
    InFRegComp(1, Range(2, 3)),
    Indirect(InRegComp(0, Range(7, 3)), SignedImm(0, Ranges([[6, 1, 2], [10, 3, 3], [5, 1, 6]]), isSigned=False)),
]

Format_CS2 = [
    OutRegComp(0, Range(7, 3)),
    InRegComp(0, Range(7, 3)),
    InRegComp(1, Range(2, 3)),
]

Format_CB1 = [
    InRegComp(0, Range(7, 3)),
    InReg(1, Const(0)),
    SignedImm(0, Ranges([[3, 2, 1], [10, 2, 3], [2, 1, 5], [5, 2, 6], [12, 1, 8]])),
]

Format_CB2 = [
    OutRegComp(0, Range(7, 3)),
    InRegComp(0, Range(7, 3)),
    UnsignedImm(0, Ranges([[2, 5, 0], [12, 1, 5]])),
]

Format_CB2S = [
    OutRegComp(0, Range(7, 3)),
    InRegComp(0, Range(7, 3)),
    SignedImm(0, Ranges([[2, 5, 0], [12, 1, 5]])),
]

Format_CJ = [
    OutReg(0, Const(0)),
    SignedImm(0, Ranges([[3, 3, 1], [11, 1, 4], [2, 1, 5], [7, 1, 6], [6, 1, 7], [9, 2, 8], [8, 1, 10], [12, 1, 11]])),
]

Format_CJ1 = [
    OutReg(0, Const(1)),
    SignedImm(0, Ranges([[3, 3, 1], [11, 1, 4], [2, 1, 5], [7, 1, 6], [6, 1, 7], [9, 2, 8], [8, 1, 10], [12, 1, 11]])),
]

class Rv64i(IsaSubset):

    def __init__(self):
        super().__init__(name='rv64i', instrs=[
            Instr('lwu',   Format_L,    '------- ----- ----- 110 ----- 0000011', fast_handler=True, tags=["load"]),
            Instr('ld',    Format_L,    '------- ----- ----- 011 ----- 0000011', fast_handler=True, tags=["load"]),
            Instr('sd',    Format_S,    '------- ----- ----- 011 ----- 0100011', fast_handler=True, tags=["store"]),
            Instr('slli',  Format_I1U64,'000000- ----- ----- 001 ----- 0010011'),
            Instr('srli',  Format_I1U64,'000000- ----- ----- 101 ----- 0010011'),
            Instr('srai',  Format_I1U64,'010000- ----- ----- 101 ----- 0010011'),
            Instr('addiw', Format_I,    '------- ----- ----- 000 ----- 0011011'),
            Instr('slliw', Format_I1U,  '0000000 ----- ----- 001 ----- 0011011'),
            Instr('srliw', Format_I1U,  '0000000 ----- ----- 101 ----- 0011011'),
            Instr('sraiw', Format_I1U,  '0100000 ----- ----- 101 ----- 0011011'),
            Instr('addw',  Format_R,    '0000000 ----- ----- 000 ----- 0111011'),
            Instr('subw',  Format_R,    '0100000 ----- ----- 000 ----- 0111011'),
            Instr('sllw',  Format_R,    '0000000 ----- ----- 001 ----- 0111011'),
            Instr('srlw',  Format_R,    '0000000 ----- ----- 101 ----- 0111011'),
            Instr('sraw',  Format_R,    '0100000 ----- ----- 101 ----- 0111011'),
        ])



class Rv32i(IsaSubset):

    def __init__(self):
        super().__init__(name='rv32i', instrs=[
            Instr('lui',    Format_U,    '------- ----- ----- --- ----- 0110111', 'lui_decode'),
            Instr('auipc',  Format_U,    '------- ----- ----- --- ----- 0010111', 'auipc_decode'),
            Instr('jal',    Format_UJ,   '------- ----- ----- --- ----- 1101111', 'jal_decode', fast_handler=True),
            Instr('jalr',   Format_I,    '------- ----- ----- 000 ----- 1100111', fast_handler=True),
            Instr('beq',    Format_SB,   '------- ----- ----- 000 ----- 1100011', 'bxx_decode', fast_handler=True),
            Instr('bne',    Format_SB,   '------- ----- ----- 001 ----- 1100011', 'bxx_decode', fast_handler=True),
            Instr('blt',    Format_SB,   '------- ----- ----- 100 ----- 1100011', 'bxx_decode', fast_handler=True),
            Instr('bge',    Format_SB,   '------- ----- ----- 101 ----- 1100011', 'bxx_decode', fast_handler=True),
            Instr('bltu',   Format_SB,   '------- ----- ----- 110 ----- 1100011', 'bxx_decode', fast_handler=True),
            Instr('bgeu',   Format_SB,   '------- ----- ----- 111 ----- 1100011', 'bxx_decode', fast_handler=True),
            Instr('lb',     Format_L,    '------- ----- ----- 000 ----- 0000011', fast_handler=True, tags=["load"]),
            Instr('lh',     Format_L,    '------- ----- ----- 001 ----- 0000011', fast_handler=True, tags=["load"]),
            Instr('lw',     Format_L,    '------- ----- ----- 010 ----- 0000011', fast_handler=True, tags=["load"]),
            Instr('lbu',    Format_L,    '------- ----- ----- 100 ----- 0000011', fast_handler=True, tags=["load"]),
            Instr('lhu',    Format_L,    '------- ----- ----- 101 ----- 0000011', fast_handler=True, tags=["load"]),
            Instr('sb',     Format_S,    '------- ----- ----- 000 ----- 0100011', fast_handler=True, tags=["store"]),
            Instr('sh',     Format_S,    '------- ----- ----- 001 ----- 0100011', fast_handler=True, tags=["store"]),
            Instr('sw',     Format_S,    '------- ----- ----- 010 ----- 0100011', fast_handler=True, tags=["store"]),
            Instr('addi',   Format_I,    '------- ----- ----- 000 ----- 0010011'),
            Instr('nop',    Format_Z,    '0000000 00000 00000 000 00000 0010011'),
            Instr('slti',   Format_I,    '------- ----- ----- 010 ----- 0010011'),
            Instr('sltiu',  Format_I,    '------- ----- ----- 011 ----- 0010011'),
            Instr('xori',   Format_I,    '------- ----- ----- 100 ----- 0010011'),
            Instr('ori',    Format_I,    '------- ----- ----- 110 ----- 0010011'),
            Instr('andi',   Format_I,    '------- ----- ----- 111 ----- 0010011'),
            Instr('slli',   Format_I1U64,'0000000 ----- ----- 001 ----- 0010011'),
            Instr('srli',   Format_I1U64,'0000000 ----- ----- 101 ----- 0010011'),
            Instr('srai',   Format_I1U64,'0100000 ----- ----- 101 ----- 0010011'),
            Instr('add',    Format_R,    '0000000 ----- ----- 000 ----- 0110011'),
            Instr('sub',    Format_R,    '0100000 ----- ----- 000 ----- 0110011'),
            Instr('sll',    Format_R,    '0000000 ----- ----- 001 ----- 0110011'),
            Instr('slt',    Format_R,    '0000000 ----- ----- 010 ----- 0110011'),
            Instr('sltu',   Format_R,    '0000000 ----- ----- 011 ----- 0110011'),
            Instr('xor',    Format_R,    '0000000 ----- ----- 100 ----- 0110011'),
            Instr('srl',    Format_R,    '0000000 ----- ----- 101 ----- 0110011'),
            Instr('sra',    Format_R,    '0100000 ----- ----- 101 ----- 0110011'),
            Instr('or',     Format_R,    '0000000 ----- ----- 110 ----- 0110011'),
            Instr('and',    Format_R,    '0000000 ----- ----- 111 ----- 0110011'),
            Instr('fence',  Format_I3U,  '0000--- ----- 00000 000 00000 0001111'),
            Instr('fence.i',Format_I,    '0000000 00000 00000 001 00000 0001111'),
            Instr('ecall',  Format_I,    '0000000 00000 00000 000 00000 1110011'),
            Instr('ebreak', Format_I,    '0000000 00001 00000 000 00000 1110011')
        ])



class Rv32m(IsaSubset):

    def __init__(self):
        super().__init__(name='rv32m', instrs=[
            Instr('mul',   Format_R, '0000001 ----- ----- 000 ----- 0110011', tags=['mul']),
            Instr('mulh',  Format_R, '0000001 ----- ----- 001 ----- 0110011', tags=['mulh']),
            Instr('mulhsu',Format_R, '0000001 ----- ----- 010 ----- 0110011', tags=['mulh']),
            Instr('mulhu', Format_R, '0000001 ----- ----- 011 ----- 0110011', tags=['mulh']),
            Instr('div',   Format_R, '0000001 ----- ----- 100 ----- 0110011', tags=['div']),
            Instr('divu',  Format_R, '0000001 ----- ----- 101 ----- 0110011', tags=['div']),
            Instr('rem',   Format_R, '0000001 ----- ----- 110 ----- 0110011', tags=['div']),
            Instr('remu',  Format_R, '0000001 ----- ----- 111 ----- 0110011', tags=['div']),

        ])



class Rv64m(IsaSubset):

    def __init__(self):
        super().__init__(name='rv64m', instrs=[
            Instr('mulw',  Format_R, '0000001 ----- ----- 000 ----- 0111011', tags=['mul']),
            Instr('divw',  Format_R, '0000001 ----- ----- 100 ----- 0111011', tags=['div']),
            Instr('divuw', Format_R, '0000001 ----- ----- 101 ----- 0111011', tags=['div']),
            Instr('remw',  Format_R, '0000001 ----- ----- 110 ----- 0111011', tags=['div']),
            Instr('remuw', Format_R, '0000001 ----- ----- 111 ----- 0111011', tags=['div']),
        ])



class Rv32a(IsaSubset):

    def __init__(self):
        super().__init__(name='rv32a', instrs=[
            Instr('lr.w',       Format_LRES,  '00010 -- 00000 ----- 010 ----- 0101111'),
            Instr('sc.w',       Format_AMO,   '00011 -- ----- ----- 010 ----- 0101111'),
            Instr('amoswap.w',  Format_AMO,   '00001 -- ----- ----- 010 ----- 0101111'),
            Instr('amoadd.w' ,  Format_AMO,   '00000 -- ----- ----- 010 ----- 0101111'),
            Instr('amoxor.w' ,  Format_AMO,   '00100 -- ----- ----- 010 ----- 0101111'),
            Instr('amoand.w' ,  Format_AMO,   '01100 -- ----- ----- 010 ----- 0101111'),
            Instr('amoor.w'  ,  Format_AMO,   '01000 -- ----- ----- 010 ----- 0101111'),
            Instr('amomin.w' ,  Format_AMO,   '10000 -- ----- ----- 010 ----- 0101111'),
            Instr('amomax.w' ,  Format_AMO,   '10100 -- ----- ----- 010 ----- 0101111'),
            Instr('amominu.w',  Format_AMO,   '11000 -- ----- ----- 010 ----- 0101111'),
            Instr('amomaxu.w',  Format_AMO,   '11100 -- ----- ----- 010 ----- 0101111')
        ])



class Rv64a(IsaSubset):

    def __init__(self):
        super().__init__(name='rv64a', instrs=[
            Instr('lr.d',       Format_LRES,  '00010 -- 00000 ----- 011 ----- 0101111'),
            Instr('sc.d',       Format_AMO,   '00011 -- ----- ----- 011 ----- 0101111'),
            Instr('amoswap.d',  Format_AMO,   '00001 -- ----- ----- 011 ----- 0101111'),
            Instr('amoadd.d' ,  Format_AMO,   '00000 -- ----- ----- 011 ----- 0101111'),
            Instr('amoxor.d' ,  Format_AMO,   '00100 -- ----- ----- 011 ----- 0101111'),
            Instr('amoand.d' ,  Format_AMO,   '01100 -- ----- ----- 011 ----- 0101111'),
            Instr('amoor.d'  ,  Format_AMO,   '01000 -- ----- ----- 011 ----- 0101111'),
            Instr('amomin.d' ,  Format_AMO,   '10000 -- ----- ----- 011 ----- 0101111'),
            Instr('amomax.d' ,  Format_AMO,   '10100 -- ----- ----- 011 ----- 0101111'),
            Instr('amominu.d',  Format_AMO,   '11000 -- ----- ----- 011 ----- 0101111'),
            Instr('amomaxu.d',  Format_AMO,   '11100 -- ----- ----- 011 ----- 0101111')
        ])



class Rv32f(IsaSubset):

    def __init__(self):
        super().__init__(name='rvf', instrs=[
            Instr('flw',       Format_FL, '------- ----- ----- 010 ----- 0000111', fast_handler=True, tags=["fload", 'fp_op']),
            Instr('fsw',       Format_FS, '------- ----- ----- 010 ----- 0100111', fast_handler=True, tags=['fp_op']),

            Instr('fmadd.s',   Format_R4U,'-----00 ----- ----- --- ----- 1000011', tags=['fmadd', 'fp_op']),
            Instr('fmsub.s',   Format_R4U,'-----00 ----- ----- --- ----- 1000111', tags=['fmadd', 'fp_op']),
            Instr('fnmsub.s',  Format_R4U,'-----00 ----- ----- --- ----- 1001011', tags=['fmadd', 'fp_op']),
            Instr('fnmadd.s',  Format_R4U,'-----00 ----- ----- --- ----- 1001111', tags=['fmadd', 'fp_op']),

            Instr('fadd.s',    Format_RF, '0000000 ----- ----- --- ----- 1010011', tags=['fadd', 'fp_op']),
            Instr('fsub.s',    Format_RF, '0000100 ----- ----- --- ----- 1010011', tags=['fadd', 'fp_op']),
            Instr('fmul.s',    Format_RF, '0001000 ----- ----- --- ----- 1010011', tags=['fmul', 'fp_op']),
            Instr('fdiv.s',    Format_RF, '0001100 ----- ----- --- ----- 1010011', tags=['fdiv', 'fp_op']),
            Instr('fsqrt.s',  Format_R2F3,'0101100 00000 ----- --- ----- 1010011', tags=['fdiv', 'fp_op']),

            Instr('fsgnj.s',   Format_RF, '0010000 ----- ----- 000 ----- 1010011', tags=['fnoncomp', 'fp_op']),
            Instr('fsgnjn.s',  Format_RF, '0010000 ----- ----- 001 ----- 1010011', tags=['fnoncomp', 'fp_op']),
            Instr('fsgnjx.s',  Format_RF, '0010000 ----- ----- 010 ----- 1010011', tags=['fnoncomp', 'fp_op']),

            Instr('fmin.s',    Format_RF, '0010100 ----- ----- 000 ----- 1010011', tags=['fnoncomp', 'fp_op']),
            Instr('fmax.s',    Format_RF, '0010100 ----- ----- 001 ----- 1010011', tags=['fnoncomp', 'fp_op']),

            Instr('feq.s',    Format_RF2, '1010000 ----- ----- 010 ----- 1010011', tags=['fother', 'fp_op']),
            Instr('flt.s',    Format_RF2, '1010000 ----- ----- 001 ----- 1010011', tags=['fother', 'fp_op']),
            Instr('fle.s',    Format_RF2, '1010000 ----- ----- 000 ----- 1010011', tags=['fother', 'fp_op']),

            Instr('fcvt.w.s', Format_R2F1,'1100000 00000 ----- --- ----- 1010011', tags=['fconv', 'fp_op']),
            Instr('fcvt.wu.s',Format_R2F1,'1100000 00001 ----- --- ----- 1010011', tags=['fconv', 'fp_op']),
            Instr('fcvt.s.w', Format_R2F2,'1101000 00000 ----- --- ----- 1010011', tags=['fconv', 'fp_op']),
            Instr('fcvt.s.wu',Format_R2F2,'1101000 00001 ----- --- ----- 1010011', tags=['fconv', 'fp_op']),

            Instr('fmv.x.s',   Format_R3F,'1110000 00000 ----- 000 ----- 1010011', tags=['fmv', 'fp_op']),
            Instr('fclass.s',  Format_R3F,'1110000 00000 ----- 001 ----- 1010011', tags=['fother', 'fp_op']),
            Instr('fmv.s.x',  Format_R3F2,'1111000 00000 ----- 000 ----- 1010011', tags=['fmv', 'fp_op']),

            # If RV64F supported
            Instr('fcvt.l.s', Format_R2F1,'1100000 00010 ----- --- ----- 1010011', tags=['fconv', 'fp_op'], isa_tags=['rv64f']),
            Instr('fcvt.lu.s',Format_R2F1,'1100000 00011 ----- --- ----- 1010011', tags=['fconv', 'fp_op'], isa_tags=['rv64f']),
            Instr('fcvt.s.l', Format_R2F2,'1101000 00010 ----- --- ----- 1010011', tags=['fconv', 'fp_op'], isa_tags=['rv64f']),
            Instr('fcvt.s.lu',Format_R2F2,'1101000 00011 ----- --- ----- 1010011', tags=['fconv', 'fp_op'], isa_tags=['rv64f']),
        ])

    def check_compatibilities(self, isa):
        if not isa.has_isa('rv64i'):
            isa.disable_from_isa_tag('rv64f')



class Rv32d(IsaSubset):

    def __init__(self):
        super().__init__(name='rvd', instrs=[
            Instr('fld',       Format_FL, '------- ----- ----- 011 ----- 0000111', fast_handler=True, tags=["fload", 'fp_op']),
            Instr('fsd',       Format_FS, '------- ----- ----- 011 ----- 0100111', fast_handler=True, tags=['fp_op']),

            Instr('fmadd.d',   Format_R4U,'-----01 ----- ----- --- ----- 1000011', tags=['fmadd', 'fp_op']),
            Instr('fmsub.d',   Format_R4U,'-----01 ----- ----- --- ----- 1000111', tags=['fmadd', 'fp_op']),
            Instr('fnmsub.d',  Format_R4U,'-----01 ----- ----- --- ----- 1001011', tags=['fmadd', 'fp_op']),
            Instr('fnmadd.d',  Format_R4U,'-----01 ----- ----- --- ----- 1001111', tags=['fmadd', 'fp_op']),

            Instr('fadd.d',    Format_RF, '0000001 ----- ----- --- ----- 1010011', tags=['fadd', 'fp_op']),
            Instr('fsub.d',    Format_RF, '0000101 ----- ----- --- ----- 1010011', tags=['fadd', 'fp_op']),
            Instr('fmul.d',    Format_RF, '0001001 ----- ----- --- ----- 1010011', tags=['fmul', 'fp_op']),
            Instr('fdiv.d',    Format_RF, '0001101 ----- ----- --- ----- 1010011', tags=['fdiv', 'fp_op']),
            Instr('fsqrt.d',  Format_R2F3,'0101101 00000 ----- --- ----- 1010011', tags=['fdiv', 'fp_op']),

            Instr('fsgnj.d',   Format_RF, '0010001 ----- ----- 000 ----- 1010011', tags=['fnoncomp', 'fp_op']),
            Instr('fsgnjn.d',  Format_RF, '0010001 ----- ----- 001 ----- 1010011', tags=['fnoncomp', 'fp_op']),
            Instr('fsgnjx.d',  Format_RF, '0010001 ----- ----- 010 ----- 1010011', tags=['fnoncomp', 'fp_op']),

            Instr('fmin.d',    Format_RF, '0010101 ----- ----- 000 ----- 1010011', tags=['fnoncomp', 'fp_op']),
            Instr('fmax.d',    Format_RF, '0010101 ----- ----- 001 ----- 1010011', tags=['fnoncomp', 'fp_op']),

            Instr('fcvt.s.d', Format_R2F3,'0100000 00001 ----- --- ----- 1010011', tags=['fconv', 'fp_op']),
            Instr('fcvt.d.s', Format_R2F3,'0100001 00000 ----- --- ----- 1010011', tags=['fconv', 'fp_op']),

            Instr('feq.d',    Format_RF2, '1010001 ----- ----- 010 ----- 1010011', tags=['fother', 'nseq', 'fp_op']),
            Instr('flt.d',    Format_RF2, '1010001 ----- ----- 001 ----- 1010011', tags=['fother', 'nseq', 'fp_op']),
            Instr('fle.d',    Format_RF2, '1010001 ----- ----- 000 ----- 1010011', tags=['fother', 'nseq', 'fp_op']),

            Instr('fcvt.w.d', Format_R2F1,'1100001 00000 ----- --- ----- 1010011', tags=['fconv', 'nseq', 'fp_op']),
            Instr('fcvt.wu.d',Format_R2F1,'1100001 00001 ----- --- ----- 1010011', tags=['fconv', 'nseq', 'fp_op']),
            Instr('fcvt.d.w', Format_R2F2,'1101001 00000 ----- --- ----- 1010011', tags=['fconv', 'nseq', 'fp_op']),
            Instr('fcvt.d.wu',Format_R2F2,'1101001 00001 ----- --- ----- 1010011', tags=['fconv', 'nseq', 'fp_op']),

            Instr('fclass.d',  Format_R3F,'1110001 00000 ----- 001 ----- 1010011', tags=['fother', 'nseq', 'fp_op']),

            # # If RV64F supported
            Instr('fcvt.l.d', Format_R2F1,'1100001 00010 ----- --- ----- 1010011', tags=['fconv', 'fp_op'], isa_tags=['rv64f']),
            Instr('fcvt.lu.d',Format_R2F1,'1100001 00011 ----- --- ----- 1010011', tags=['fconv', 'fp_op'], isa_tags=['rv64f']),
            Instr('fmv.x.d',   Format_R3F,'1110001 00000 ----- 000 ----- 1010011', tags=['fmv', 'nseq', 'fp_op']),
            Instr('fcvt.d.l', Format_R2F2,'1101001 00010 ----- --- ----- 1010011', tags=['fconv', 'fp_op'], isa_tags=['rv64f']),
            Instr('fcvt.d.lu',Format_R2F2,'1101001 00011 ----- --- ----- 1010011', tags=['fconv', 'fp_op'], isa_tags=['rv64f']),
            Instr('fmv.d.x',  Format_R3F2,'1111001 00000 ----- 000 ----- 1010011', tags=['fmv', 'nseq', 'fp_op']),
        ])

    def check_compatibilities(self, isa):
        if not isa.has_isa('rv64i'):
            isa.disable_from_isa_tag('rv64f')


class Priv(IsaSubset):

    def __init__(self):
        super().__init__(name='priv', instrs=[
            Instr('csrrw', Format_IU,  '------- ----- ----- 001 ----- 1110011', decode='csr_decode', tags=['nseq']),
            Instr('csrrs', Format_IU,  '------- ----- ----- 010 ----- 1110011', decode='csr_decode', tags=['nseq']),
            Instr('csrrc', Format_IU,  '------- ----- ----- 011 ----- 1110011', decode='csr_decode', tags=['nseq']),
            Instr('csrrwi',Format_IUR, '------- ----- ----- 101 ----- 1110011', decode='csr_decode', tags=['nseq']),
            Instr('csrrsi',Format_IUR, '------- ----- ----- 110 ----- 1110011', decode='csr_decode', tags=['nseq']),
            Instr('csrrci',Format_IUR, '------- ----- ----- 111 ----- 1110011', decode='csr_decode', tags=['nseq']),

        ])



class TrapReturn(IsaSubset):

    def __init__(self):
        super().__init__(name='trap_return', instrs=[
            #Instr('uret',      Format_Z,   '0000000 00010 00000 000 00000 1110011'),
            Instr('sret',      Format_Z,   '0001000 00010 00000 000 00000 1110011'),
            #Instr('hret',      Format_Z,   '0010000 00010 00000 000 00000 1110011'),
            Instr('mret',      Format_Z,   '0011000 00010 00000 000 00000 1110011'),
            Instr('dret',      Format_Z,   '0111101 10010 00000 000 00000 1110011'),
            Instr('wfi',       Format_Z,   '0001000 00101 00000 000 00000 1110011'),

        ])



class PrivSmmu(IsaSubset):

    def __init__(self):
        super().__init__(name='priv_smmu', instrs=[
            Instr('sfence.vma',       Format_INRR,   '0001001 ----- ----- 000 00000 1110011'),

        ])



class Zcmp(IsaSubset):

    def __init__(self):
        super().__init__(name='zcmp', instrs=[
            # Compressed ISA
            Instr('cm.push'    , Format_CMPUSH,'101 110 00- -- --- 10', is_macro_op=True),
            Instr('cm.pop'     , Format_CMPUSH,'101 110 10- -- --- 10', is_macro_op=True),
            Instr('cm.popretz' , Format_CMPUSH,'101 111 00- -- --- 10', is_macro_op=True),
            Instr('cm.popret'  , Format_CMPUSH,'101 111 10- -- --- 10', is_macro_op=True),
        ])



class Rv32c(IsaSubset):

    def __init__(self):
        super().__init__(name='rv32c', instrs=[
            Instr('c.unimp',    Format_CI1, '000 000 000 00 000 00'),
            Instr('c.addi4spn', Format_CIW, '000 --- --- -- --- 00', fast_handler=True),
            Instr('c.lw',       Format_CL,  '010 --- --- -- --- 00', fast_handler=True, tags=["load"]),
            Instr('c.sw',       Format_CS,  '110 --- --- -- --- 00', fast_handler=True),
            Instr('c.nop',      Format_CI1, '000 000 000 00 000 01', fast_handler=True),
            Instr('c.addi',     Format_CI1, '000 --- --- -- --- 01', fast_handler=True),
            Instr('c.jal',      Format_CJ1, '001 --- --- -- --- 01', fast_handler=True, decode='jal_decode'),
            Instr('c.li',       Format_CI6, '010 --- --- -- --- 01', fast_handler=True),
            Instr('c.addi16sp', Format_CI4, '011 -00 010 -- --- 01', fast_handler=True),
            Instr('c.lui',      Format_CI5, '011 --- --- -- --- 01', fast_handler=True),
            Instr('c.srli',     Format_CB2, '100 -00 --- -- --- 01', fast_handler=True),
            Instr('c.srai',     Format_CB2, '100 -01 --- -- --- 01', fast_handler=True),
            Instr('c.andi',     Format_CB2S,'100 -10 --- -- --- 01', fast_handler=True),
            Instr('c.sub',      Format_CS2, '100 011 --- 00 --- 01', fast_handler=True),
            Instr('c.xor',      Format_CS2, '100 011 --- 01 --- 01', fast_handler=True),
            Instr('c.or',       Format_CS2, '100 011 --- 10 --- 01', fast_handler=True),
            Instr('c.and',      Format_CS2, '100 011 --- 11 --- 01', fast_handler=True),
            Instr('c.j',        Format_CJ,  '101 --- --- -- --- 01', fast_handler=True, decode='jal_decode'),
            Instr('c.beqz',     Format_CB1, '110 --- --- -- --- 01', fast_handler=True, decode='bxx_decode'),
            Instr('c.bnez',     Format_CB1, '111 --- --- -- --- 01', fast_handler=True, decode='bxx_decode'),
            Instr('c.slli',     Format_CI1U,'000 --- --- -- --- 10', fast_handler=True),
            Instr('c.lwsp',     Format_CI3, '010 --- --- -- --- 10', fast_handler=True, tags=["load"]),
            Instr('c.jr',       Format_CR1, '100 0-- --- 00 000 10', fast_handler=True),
            Instr('c.mv',       Format_CR2, '100 0-- --- -- --- 10', fast_handler=True),
            Instr('c.ebreak',   Format_CR,  '100 100 000 00 000 10'),
            Instr('c.jalr',     Format_CR3, '100 1-- --- 00 000 10', fast_handler=True),
            Instr('c.add',      Format_CR,  '100 1-- --- -- --- 10', fast_handler=True),
            Instr('c.swsp',     Format_CSS, '110 --- --- -- --- 10', fast_handler=True),
            Instr('c.sbreak',   Format_CI1, '100 000 000 00 000 10'),
            Instr('c.flwsp',    Format_FCI3, '011 --- --- -- --- 10', fast_handler=True, tags=["fload"], isa_tags=['cf']),
            Instr('c.fswsp',    Format_FCSS, '111 --- --- -- --- 10', fast_handler=True, isa_tags=['cf']),
            Instr('c.fsw',      Format_FCS,  '111 --- --- -- --- 00', fast_handler=True, isa_tags=['cf']),
            Instr('c.flw',      Format_FCL,  '011 --- --- -- --- 00', fast_handler=True, tags=["fload"], isa_tags=['cf']),
        ])


        if os.environ.get('CONFIG_GVSOC_USE_UNCOMPRESSED_LABELS') is not None:
            unconmpressed_names = [
                'addi', 'lw', 'sw', 'nop', 'addi', 'jal', 'addi', 'addi', 'lui', 'srli', 'srai', 'andi', 'sub', 'xor', 'or', 'and', 'j', 'beqz', 'bnez', 'slli',
                'lw', 'jr', 'mv', 'ebreak', 'jalr', 'add', 'sw', 'sbreak',
            ]

            for insn in self.instrs:
                label = unconmpressed_names.pop(0)
                insn.traceLabel = label

    def check_compatibilities(self, isa):
        if not isa.has_isa('rvf'):
            isa.disable_from_isa_tag('cf')


class Rv64c(IsaSubset):

    def __init__(self):
        super().__init__(name='rv64c', instrs=[
            Instr('c.unimp',    Format_CI1, '000 000 000 00 000 00'),
            Instr('c.addi4spn', Format_CIW, '000 --- --- -- --- 00', fast_handler=True),
            Instr('c.ld',       Format_CLD, '011 --- --- -- --- 00', fast_handler=True, tags=["load"]),
            Instr('c.lw',       Format_CL,  '010 --- --- -- --- 00', fast_handler=True, tags=["load"]),
            Instr('c.fld',      Format_CFLD, '001 --- --- -- --- 00', fast_handler=True, tags=["fload"]),
            Instr('c.sw',       Format_CS,  '110 --- --- -- --- 00', fast_handler=True),
            Instr('c.sd',       Format_CSD, '111 --- --- -- --- 00', fast_handler=True),
            Instr('c.fsd',      Format_CFSD, '101 --- --- -- --- 00', fast_handler=True),
            Instr('c.nop',      Format_CI1, '000 000 000 00 000 01', fast_handler=True),
            Instr('c.addi',     Format_CI1, '000 --- --- -- --- 01', fast_handler=True),
            Instr('c.addiw',    Format_CI1, '001 --- --- -- --- 01', fast_handler=True),
            Instr('c.li',       Format_CI6, '010 --- --- -- --- 01', fast_handler=True),
            Instr('c.addi16sp', Format_CI4, '011 -00 010 -- --- 01', fast_handler=True),
            Instr('c.lui',      Format_CI5, '011 --- --- -- --- 01', fast_handler=True),
            Instr('c.srli',     Format_CB2, '100 -00 --- -- --- 01', fast_handler=True),
            Instr('c.srai',     Format_CB2, '100 -01 --- -- --- 01', fast_handler=True),
            Instr('c.andi',     Format_CB2S,'100 -10 --- -- --- 01', fast_handler=True),
            Instr('c.sub',      Format_CS2, '100 011 --- 00 --- 01', fast_handler=True),
            Instr('c.xor',      Format_CS2, '100 011 --- 01 --- 01', fast_handler=True),
            Instr('c.or',       Format_CS2, '100 011 --- 10 --- 01', fast_handler=True),
            Instr('c.and',      Format_CS2, '100 011 --- 11 --- 01', fast_handler=True),
            Instr('c.subw',     Format_CS2, '100 111 --- 00 --- 01', fast_handler=True),
            Instr('c.addw',     Format_CS2, '100 111 --- 01 --- 01', fast_handler=True),
            Instr('c.j',        Format_CJ,  '101 --- --- -- --- 01', fast_handler=True, decode='jal_decode'),
            Instr('c.beqz',     Format_CB1, '110 --- --- -- --- 01', fast_handler=True, decode='bxx_decode'),
            Instr('c.bnez',     Format_CB1, '111 --- --- -- --- 01', fast_handler=True, decode='bxx_decode'),
            Instr('c.slli',     Format_CI1U,'000 --- --- -- --- 10', fast_handler=True),
            Instr('c.lwsp',     Format_CI3, '010 --- --- -- --- 10', fast_handler=True, tags=["load"]),
            Instr('c.ldsp',     Format_DCI3, '011 --- --- -- --- 10', fast_handler=True, tags=["load"]),
            Instr('c.jr',       Format_CR1, '100 0-- --- 00 000 10', fast_handler=True),
            Instr('c.mv',       Format_CR2, '100 0-- --- -- --- 10', fast_handler=True),
            Instr('c.ebreak',   Format_CR,  '100 100 000 00 000 10'),
            Instr('c.jalr',     Format_CR3, '100 1-- --- 00 000 10', fast_handler=True),
            Instr('c.add',      Format_CR,  '100 1-- --- -- --- 10', fast_handler=True),
            Instr('c.swsp',     Format_CSS, '110 --- --- -- --- 10', fast_handler=True),
            Instr('c.sdsp',     Format_DCSS, '111 --- --- -- --- 10', fast_handler=True),
            Instr('c.sbreak',   Format_CI1, '100 000 000 00 000 10'),
            Instr('c.fsdsp',    Format_FCSSD, '101 --- --- -- --- 10', isa_tags=['cf']),
            Instr('c.fldsp',    Format_FCI3D, '001 --- --- -- --- 10', tags=["fload"], isa_tags=['cf']),
        ])

    def check_compatibilities(self, isa):
        if not isa.has_isa('rvf'):
            isa.disable_from_isa_tag('cf')



class RiscvIsa(Isa):

    def __init__(self, name, isa, inc_priv=True, inc_supervisor=True, inc_user=False, extensions=None):
        super().__init__(name, isa)

        misa = 0

        if extensions is not None:
            for extension in extensions:
                self.add_isa(extension)

        self.full_name = f'isa_{self.name}'

        self.generated = False

        if isa[0:4] == 'rv32':
            self.word_size = 32
        elif isa[0:4] == 'rv64':
            self.word_size = 64
        else:
            raise RuntimeError('Isa should start with either rv32 or rv64')

        for isa in isa[4:]:

            if isa == 'i':
                misa |= 1 << 8
                self.add_isa(Rv32i())
                if self.word_size > 32:
                    self.add_isa(Rv64i())

            elif isa == 'm':
                misa |= 1 << 12
                self.add_isa(Rv32m())
                if self.word_size > 32:
                    self.add_isa(Rv64m())

            elif isa == 'a':
                misa |= 1 << 0
                self.add_isa(Rv32a())
                if self.word_size > 32:
                    self.add_isa(Rv64a())

            elif isa == 'c':
                misa |= 1 << 2
                if self.word_size == 32:
                    self.add_isa(Rv32c())
                else:
                    self.add_isa(Rv64c())

            elif isa == 'f':
                misa |= 1 << 5
                self.add_isa(Rv32f())

            elif isa == 'd':
                misa |= 1 << 3
                self.add_isa(Rv32d())

        if inc_priv:
            self.add_isa(Priv())
            self.add_isa(TrapReturn())

        if inc_supervisor:
            self.add_isa(PrivSmmu())

        # Now we need to disable specific instructions depending on the combination of
        # isa subsets
        self.check_compatibilities()

        if inc_supervisor:
            misa |= 1 << 18

        if inc_user:
            misa |= 1 << 20

        self.misa = misa
        
        # Set snitch instruction latency:
        # 1. the latency of instruction, the core stalls for n cycles at the current instruction. (insn->latency)
        # 2. the latency of output register, the output is ready after n cycles to check data dependency. (reg.latency)
        for insn in self.get_insns():

            # Pipelined instruction (allow parallelsim)
            if "fmadd" in insn.tags:
                insn.set_latency(3)
                insn.get_out_reg(0).set_latency(3)
            elif "fadd" in insn.tags:
                insn.set_latency(3)
                insn.get_out_reg(0).set_latency(3)
            elif "fmul" in insn.tags:
                insn.set_latency(3)
                insn.get_out_reg(0).set_latency(3)
            elif "fconv" in insn.tags:
                insn.set_latency(2)
                insn.get_out_reg(0).set_latency(2)
            elif "fmv" in insn.tags:
                insn.set_latency(2)
                insn.get_out_reg(0).set_latency(2)
            elif "fnoncomp" in insn.tags:
                insn.set_latency(1)
                insn.get_out_reg(0).set_latency(1)
            elif "fother" in insn.tags:
                insn.set_latency(2)
                insn.get_out_reg(0).set_latency(2)
            elif "load" in insn.tags:
                insn.set_latency(2)
                insn.get_out_reg(0).set_latency(2)

    def get_source(self):
        return f'{self.full_name}.cpp'

    def get_header(self):
        return f'{self.full_name}.hpp'

    def gen(self, component, builddir, installdir):

        if not self.generated:

            self.generated = True

            full_name = os.path.join(builddir, self.full_name)

            with open(f'{full_name}.cpp.new', 'w') as isaFile:
                with open(f'{full_name}.hpp.new', 'w') as isaFileHeader:
                    Isa.gen(self, isaFile, isaFileHeader)

            if not os.path.exists(f'{full_name}.cpp') or \
                    not filecmp.cmp(f'{full_name}.cpp.new', f'{full_name}.cpp', shallow=False):
                shutil.move(f'{full_name}.cpp.new', f'{full_name}.cpp')

            if not os.path.exists(f'{full_name}.hpp') or \
                    not filecmp.cmp(f'{full_name}.hpp.new', f'{full_name}.hpp', shallow=False):
                shutil.move(f'{full_name}.hpp.new', f'{full_name}.hpp')
