<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/par_mismatch.v.html" target="file-frame">third_party/tests/ivtest/ivltests/par_mismatch.v</a>
defines: 
time_elapsed: 0.952s
ram usage: 38140 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp50rcmpnb/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/par_mismatch.v.html" target="file-frame">third_party/tests/ivtest/ivltests/par_mismatch.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/par_mismatch.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/par_mismatch.v:1</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/par_mismatch.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/par_mismatch.v:12</a>: No timescale set for &#34;lwr&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/par_mismatch.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/par_mismatch.v:12</a>: Compile module &#34;work@lwr&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/par_mismatch.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/par_mismatch.v:1</a>: Compile module &#34;work@top&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/par_mismatch.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/par_mismatch.v:12</a>: Implicit port type (wire) for &#34;out&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/par_mismatch.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/par_mismatch.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:22
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:23, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:24
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:25
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:26
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:27
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@lwr, id:28, file:<a href="../../../../third_party/tests/ivtest/ivltests/par_mismatch.v.html" target="file-frame">third_party/tests/ivtest/ivltests/par_mismatch.v</a>, line:12, parent:work@top
  |vpiDefName:work@lwr
  |vpiFullName:work@lwr
  |vpiPort:
  \_port: (out), id:29, line:12
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:32
      |vpiActual:
      \_logic_net: (out), id:31, line:12
        |vpiName:out
        |vpiFullName:work@lwr.out
  |vpiPort:
  \_port: (in), id:30, line:12
    |vpiName:in
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:34
      |vpiActual:
      \_logic_net: (in), id:33, line:12
        |vpiName:in
        |vpiFullName:work@lwr.in
  |vpiContAssign:
  \_cont_assign: , id:4, line:16
    |vpiRhs:
    \_operation: , id:1, line:16
      |vpiOpType:34
      |vpiOperand:
      \_constant: , id:2, line:16
        |vpiConstType:7
        |vpiSize:32
        |INT:8
      |vpiOperand:
      \_ref_obj: (in), id:3, line:16
        |vpiName:in
    |vpiLhs:
    \_ref_obj: (out), id:0, line:16
      |vpiName:out
      |vpiFullName:work@lwr.out
  |vpiNet:
  \_logic_net: (out), id:31, line:12
  |vpiNet:
  \_logic_net: (in), id:33, line:12
|uhdmallModules:
\_module: work@top, id:35, file:<a href="../../../../third_party/tests/ivtest/ivltests/par_mismatch.v.html" target="file-frame">third_party/tests/ivtest/ivltests/par_mismatch.v</a>, line:1, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiProcess:
  \_initial: , id:5
    |vpiStmt:
    \_begin: , id:6, line:7
      |vpiFullName:work@top
      |vpiStmt:
      \_sys_func_call: ($display), id:7, line:8
        |vpiName:$display
        |vpiArgument:
        \_constant: , id:8, line:8
          |vpiConstType:6
          |vpiSize:8
          |STRING:&#34;FAILED&#34;
  |vpiNet:
  \_logic_net: (in), id:36, line:2
    |vpiName:in
    |vpiFullName:work@top.in
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (out), id:37, line:3
    |vpiName:out
    |vpiFullName:work@top.out
    |vpiNetType:1
|uhdmtopModules:
\_module: work@top (work@top), id:38, file:<a href="../../../../third_party/tests/ivtest/ivltests/par_mismatch.v.html" target="file-frame">third_party/tests/ivtest/ivltests/par_mismatch.v</a>, line:1
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiModule:
  \_module: work@lwr (dut), id:39, file:<a href="../../../../third_party/tests/ivtest/ivltests/par_mismatch.v.html" target="file-frame">third_party/tests/ivtest/ivltests/par_mismatch.v</a>, line:5, parent:work@top
    |vpiDefName:work@lwr
    |vpiName:dut
    |vpiFullName:work@top.dut
    |vpiPort:
    \_port: (out), id:14, line:12, parent:dut
      |vpiName:out
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (out), id:20
        |vpiName:out
        |vpiActual:
        \_logic_net: (out), id:13, line:3, parent:work@top
          |vpiName:out
          |vpiFullName:work@top.out
          |vpiNetType:1
          |vpiRange:
          \_range: , id:12
            |vpiLeftRange:
            \_constant: , id:10
              |INT:7
            |vpiRightRange:
            \_constant: , id:11
              |INT:0
    |vpiPort:
    \_port: (in), id:15, line:12, parent:dut
      |vpiName:in
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (in), id:21
        |vpiName:in
        |vpiActual:
        \_logic_net: (in), id:9, line:2, parent:work@top
          |vpiName:in
          |vpiFullName:work@top.in
          |vpiNetType:48
    |vpiInstance:
    \_module: work@top (work@top), id:38, file:<a href="../../../../third_party/tests/ivtest/ivltests/par_mismatch.v.html" target="file-frame">third_party/tests/ivtest/ivltests/par_mismatch.v</a>, line:1
    |vpiModule:
    \_module: work@top (work@top), id:38, file:<a href="../../../../third_party/tests/ivtest/ivltests/par_mismatch.v.html" target="file-frame">third_party/tests/ivtest/ivltests/par_mismatch.v</a>, line:1
    |vpiRegArray:
    \_array_var: , id:16
      |vpiReg:
      \_logic_var: (out), id:17, line:12
        |vpiName:out
    |vpiRegArray:
    \_array_var: , id:18
      |vpiReg:
      \_logic_var: (in), id:19, line:12
        |vpiName:in
  |vpiNet:
  \_logic_net: (in), id:9, line:2, parent:work@top
  |vpiNet:
  \_logic_net: (out), id:13, line:3, parent:work@top

Object: work_lwr of type 32 @ 12
Object:  of type 8 @ 16
Object:  of type 39 @ 16
Object:  of type 7 @ 16
Object: in of type 608 @ 16
Object: out of type 608 @ 16
Object: work_top of type 32 @ 1
Object:  of type 24 @ 0
Object: work_top of type 4 @ 7
Object: $display of type 56 @ 8
Object:  of type 7 @ 8
%Error: 	! Encountered unhandled SysFuncCall: $display
Object: builtin of type 600 @ 0
Object: work_top of type 32 @ 1
Object: dut of type 32 @ 5
Object: out of type 44 @ 12
Object: in of type 44 @ 12
Object: out of type 608 @ 0
Object: in of type 608 @ 0
Object: in of type 36 @ 2
Object: out of type 36 @ 3
%Error: Exiting due to 1 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>