// Seed: 2023865564
module module_0 #(
    parameter id_1 = 32'd5
);
  parameter id_1 = 1;
  wire [1 : 1  -  id_1] id_2;
  wire id_3;
  wire id_4;
  assign module_1.id_3 = 0;
  wire id_5;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input wor id_2,
    output tri id_3,
    input uwire id_4,
    input uwire id_5,
    input wor id_6,
    input wor id_7,
    output supply0 id_8
);
  logic id_10 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    input uwire id_1,
    output tri0 id_2
);
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
