<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: cdnsdru_datasync_v1</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_cdnsdru_datasync_v1'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_cdnsdru_datasync_v1')">cdnsdru_datasync_v1</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.74</td>
<td class="s10 cl rt"><a href="mod1144.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1144.html#Toggle" > 66.22</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1144.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/GbE/hdl/cdnsdru_datasync_v1.v')">/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/GbE/hdl/cdnsdru_datasync_v1.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_0.html#inst_tag_76061"  onclick="showContent('inst_tag_76061')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_mii_bridge.gen_rgmii.i_rgmii.i_cdnsdru_datasync_v1_gmii_gigabit<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_0.html#inst_tag_76062"  onclick="showContent('inst_tag_76062')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_cdnsdru_datasync_v1_enable_transmit<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_0.html#inst_tag_76063"  onclick="showContent('inst_tag_76063')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_ptp_unicast_ena<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_0.html#inst_tag_76064"  onclick="showContent('inst_tag_76064')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_col<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_0.html#inst_tag_76065"  onclick="showContent('inst_tag_76065')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_crs<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_0.html#inst_tag_76066"  onclick="showContent('inst_tag_76066')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_0.html#inst_tag_76067"  onclick="showContent('inst_tag_76067')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause_pfc.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_0.html#inst_tag_76068"  onclick="showContent('inst_tag_76068')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_rx_fill_level.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_0.html#inst_tag_76069"  onclick="showContent('inst_tag_76069')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_pause_enable<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_0.html#inst_tag_76070"  onclick="showContent('inst_tag_76070')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_new_pause_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_0.html#inst_tag_76071"  onclick="showContent('inst_tag_76071')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_1.html#inst_tag_76072"  onclick="showContent('inst_tag_76072')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_tx_lpi_en<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_1.html#inst_tag_76073"  onclick="showContent('inst_tag_76073')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_dma_tx_status_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_1.html#inst_tag_76074"  onclick="showContent('inst_tag_76074')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_status_wr_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_1.html#inst_tag_76075"  onclick="showContent('inst_tag_76075')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_spec_add1_active.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_1.html#inst_tag_76076"  onclick="showContent('inst_tag_76076')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_rx_dv<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_1.html#inst_tag_76077"  onclick="showContent('inst_tag_76077')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_apply_bp<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_1.html#inst_tag_76078"  onclick="showContent('inst_tag_76078')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_sof_tx_tog<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_1.html#inst_tag_76079"  onclick="showContent('inst_tag_76079')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_safe_to_sample.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_1.html#inst_tag_76080"  onclick="showContent('inst_tag_76080')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_1.html#inst_tag_76081"  onclick="showContent('inst_tag_76081')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_one_step_sync_mode<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_1.html#inst_tag_76082"  onclick="showContent('inst_tag_76082')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_oss_correction_field<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_2.html#inst_tag_76083"  onclick="showContent('inst_tag_76083')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_cdnsdru_datasync_v1_tsu_hold[0]<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_2.html#inst_tag_76084"  onclick="showContent('inst_tag_76084')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.i_tog_det_ets_upd.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_2.html#inst_tag_76085"  onclick="showContent('inst_tag_76085')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_src_dest<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_2.html#inst_tag_76086"  onclick="showContent('inst_tag_76086')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_dest_src<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_2.html#inst_tag_76087"  onclick="showContent('inst_tag_76087')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_enable_receive<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_2.html#inst_tag_76088"  onclick="showContent('inst_tag_76088')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ptp_unicast_ena<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_2.html#inst_tag_76089"  onclick="showContent('inst_tag_76089')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pause_enable<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_2.html#inst_tag_76090"  onclick="showContent('inst_tag_76090')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pfc_enable<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_2.html#inst_tag_76091"  onclick="showContent('inst_tag_76091')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ext_rxq_sel_en<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_2.html#inst_tag_76092"  onclick="showContent('inst_tag_76092')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_filter.i_cdnsdru_datasync_v1_tx_en<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_2.html#inst_tag_76093"  onclick="showContent('inst_tag_76093')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_wol_mask<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_3.html#inst_tag_76094"  onclick="showContent('inst_tag_76094')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_edma_sync_toggle_detect_rx_status_wr_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_3.html#inst_tag_76095"  onclick="showContent('inst_tag_76095')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_gem_rx_per_queue_flush.gen_fill_lvl_breached_sync[0].i_fill_lvl_breached_sync_rx<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_3.html#inst_tag_76096"  onclick="showContent('inst_tag_76096')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_has_dma.i_edma_sync_toggle_detect_dma_rx_status_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_3.html#inst_tag_76097"  onclick="showContent('inst_tag_76097')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_cdnsdru_datasync_v1_sof_rx_tog<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_3.html#inst_tag_76098"  onclick="showContent('inst_tag_76098')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_3.html#inst_tag_76099"  onclick="showContent('inst_tag_76099')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_rx_sync_d1.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_3.html#inst_tag_76100"  onclick="showContent('inst_tag_76100')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_src_dest<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_3.html#inst_tag_76101"  onclick="showContent('inst_tag_76101')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_dest_src<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_3.html#inst_tag_76102"  onclick="showContent('inst_tag_76102')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_tx_enable<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_3.html#inst_tag_76103"  onclick="showContent('inst_tag_76103')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_3.html#inst_tag_76104"  onclick="showContent('inst_tag_76104')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_4.html#inst_tag_76105"  onclick="showContent('inst_tag_76105')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_4.html#inst_tag_76106"  onclick="showContent('inst_tag_76106')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_enable<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_4.html#inst_tag_76107"  onclick="showContent('inst_tag_76107')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_rx_lockup_detect.i_edma_sync_toggle_detect_cnt_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_4.html#inst_tag_76108"  onclick="showContent('inst_tag_76108')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_4.html#inst_tag_76109"  onclick="showContent('inst_tag_76109')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_ext_interrupt_in.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_4.html#inst_tag_76110"  onclick="showContent('inst_tag_76110')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_mdio_in<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_4.html#inst_tag_76111"  onclick="showContent('inst_tag_76111')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_end_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_4.html#inst_tag_76112"  onclick="showContent('inst_tag_76112')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_end_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_4.html#inst_tag_76113"  onclick="showContent('inst_tag_76113')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_pause_time_tog<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_4.html#inst_tag_76114"  onclick="showContent('inst_tag_76114')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_coll_occured.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_4.html#inst_tag_76115"  onclick="showContent('inst_tag_76115')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_stable_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_5.html#inst_tag_76116"  onclick="showContent('inst_tag_76116')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_buff_not_rdy.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_5.html#inst_tag_76117"  onclick="showContent('inst_tag_76117')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_dma_stable_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_5.html#inst_tag_76118"  onclick="showContent('inst_tag_76118')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_dma_go<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_5.html#inst_tag_76119"  onclick="showContent('inst_tag_76119')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_dma_descr_ptr_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_5.html#inst_tag_76120"  onclick="showContent('inst_tag_76120')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ok_mod_pulse.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_5.html#inst_tag_76121"  onclick="showContent('inst_tag_76121')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_5.html#inst_tag_76122"  onclick="showContent('inst_tag_76122')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ptp.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_5.html#inst_tag_76123"  onclick="showContent('inst_tag_76123')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ptp.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_5.html#inst_tag_76124"  onclick="showContent('inst_tag_76124')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_pfc_negotiate<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_5.html#inst_tag_76125"  onclick="showContent('inst_tag_76125')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_rx_pfc_paused<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_5.html#inst_tag_76126"  onclick="showContent('inst_tag_76126')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_lpi_indicate<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_6.html#inst_tag_76127"  onclick="showContent('inst_tag_76127')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_wol.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_6.html#inst_tag_76128"  onclick="showContent('inst_tag_76128')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_6.html#inst_tag_76129"  onclick="showContent('inst_tag_76129')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_6.html#inst_tag_76130"  onclick="showContent('inst_tag_76130')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_6.html#inst_tag_76131"  onclick="showContent('inst_tag_76131')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_toggle_detect_disable.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_6.html#inst_tag_76132"  onclick="showContent('inst_tag_76132')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_axi_xaction_out<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_6.html#inst_tag_76133"  onclick="showContent('inst_tag_76133')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_6.html#inst_tag_76134"  onclick="showContent('inst_tag_76134')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_6.html#inst_tag_76135"  onclick="showContent('inst_tag_76135')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_src_dest<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_6.html#inst_tag_76136"  onclick="showContent('inst_tag_76136')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_dest_src<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_6.html#inst_tag_76137"  onclick="showContent('inst_tag_76137')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_src_dest<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_7.html#inst_tag_76138"  onclick="showContent('inst_tag_76138')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_dest_src<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_7.html#inst_tag_76139"  onclick="showContent('inst_tag_76139')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_full_pkt_read.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_7.html#inst_tag_76140"  onclick="showContent('inst_tag_76140')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_part_pkt_read.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_7.html#inst_tag_76141"  onclick="showContent('inst_tag_76141')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_7.html#inst_tag_76142"  onclick="showContent('inst_tag_76142')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.gen_pkt_xfers[0].i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_7.html#inst_tag_76143"  onclick="showContent('inst_tag_76143')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v1_enable_transmit<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_7.html#inst_tag_76144"  onclick="showContent('inst_tag_76144')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_7.html#inst_tag_76145"  onclick="showContent('inst_tag_76145')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v11<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_7.html#inst_tag_76146"  onclick="showContent('inst_tag_76146')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v13<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_7.html#inst_tag_76147"  onclick="showContent('inst_tag_76147')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v14<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_7.html#inst_tag_76148"  onclick="showContent('inst_tag_76148')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v15<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_8.html#inst_tag_76149"  onclick="showContent('inst_tag_76149')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_8.html#inst_tag_76150"  onclick="showContent('inst_tag_76150')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_8.html#inst_tag_76151"  onclick="showContent('inst_tag_76151')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_cdnsdru_datasync_v1_enable_receive<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_8.html#inst_tag_76152"  onclick="showContent('inst_tag_76152')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_done_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_8.html#inst_tag_76153"  onclick="showContent('inst_tag_76153')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_captured.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_8.html#inst_tag_76154"  onclick="showContent('inst_tag_76154')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_packet_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_8.html#inst_tag_76155"  onclick="showContent('inst_tag_76155')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_dma_addr_or_mask.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_8.html#inst_tag_76156"  onclick="showContent('inst_tag_76156')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_rx_pkt_status_wr_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_8.html#inst_tag_76157"  onclick="showContent('inst_tag_76157')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_pkt_done_capt_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_8.html#inst_tag_76158"  onclick="showContent('inst_tag_76158')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_8.html#inst_tag_76159"  onclick="showContent('inst_tag_76159')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_9.html#inst_tag_76160"  onclick="showContent('inst_tag_76160')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_edma_sync_toggle_detect_trigger_dma_tx_start.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_9.html#inst_tag_76161"  onclick="showContent('inst_tag_76161')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_receive<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_9.html#inst_tag_76162"  onclick="showContent('inst_tag_76162')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_transmit<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_9.html#inst_tag_76163"  onclick="showContent('inst_tag_76163')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_receive_q_ptr.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_9.html#inst_tag_76164"  onclick="showContent('inst_tag_76164')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_rx_dma_stat_capt_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_9.html#inst_tag_76165"  onclick="showContent('inst_tag_76165')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_dma_stat_capt_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_9.html#inst_tag_76166"  onclick="showContent('inst_tag_76166')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_transmit_q_ptr.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_9.html#inst_tag_76167"  onclick="showContent('inst_tag_76167')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_start_pclk.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_9.html#inst_tag_76168"  onclick="showContent('inst_tag_76168')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_halt_pclk.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_9.html#inst_tag_76169"  onclick="showContent('inst_tag_76169')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_9.html#inst_tag_76170"  onclick="showContent('inst_tag_76170')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_en_lockup_det<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_10.html#inst_tag_76171"  onclick="showContent('inst_tag_76171')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_en_lockup_det<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_10.html#inst_tag_76172"  onclick="showContent('inst_tag_76172')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_enable<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_10.html#inst_tag_76173"  onclick="showContent('inst_tag_76173')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_enable<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_10.html#inst_tag_76174"  onclick="showContent('inst_tag_76174')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_lockup_count_en.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_10.html#inst_tag_76175"  onclick="showContent('inst_tag_76175')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_tx_start.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_10.html#inst_tag_76176"  onclick="showContent('inst_tag_76176')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_tx_lockup_det[0].i_sync_lockup_timer_en<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_10.html#inst_tag_76177"  onclick="showContent('inst_tag_76177')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_10.html#inst_tag_76178"  onclick="showContent('inst_tag_76178')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_src_dest<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_10.html#inst_tag_76179"  onclick="showContent('inst_tag_76179')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_dest_src<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_10.html#inst_tag_76180"  onclick="showContent('inst_tag_76180')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_10.html#inst_tag_76181"  onclick="showContent('inst_tag_76181')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_src_dest<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_11.html#inst_tag_76182"  onclick="showContent('inst_tag_76182')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_dest_src<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_11.html#inst_tag_76183"  onclick="showContent('inst_tag_76183')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit1_ambaclk<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_11.html#inst_tag_76184"  onclick="showContent('inst_tag_76184')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit2_ambaclk<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_11.html#inst_tag_76185"  onclick="showContent('inst_tag_76185')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit0_rxclk<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_11.html#inst_tag_76186"  onclick="showContent('inst_tag_76186')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit3_rxclk<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_11.html#inst_tag_76187"  onclick="showContent('inst_tag_76187')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_11.html#inst_tag_76188"  onclick="showContent('inst_tag_76188')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_11.html#inst_tag_76189"  onclick="showContent('inst_tag_76189')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CLROUTBSY_SETUP_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_11.html#inst_tag_76190"  onclick="showContent('inst_tag_76190')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CLROUTBSY_SETUP_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_11.html#inst_tag_76191"  onclick="showContent('inst_tag_76191')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_11.html#inst_tag_76192"  onclick="showContent('inst_tag_76192')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_12.html#inst_tag_76193"  onclick="showContent('inst_tag_76193')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_12.html#inst_tag_76194"  onclick="showContent('inst_tag_76194')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_12.html#inst_tag_76195"  onclick="showContent('inst_tag_76195')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_12.html#inst_tag_76196"  onclick="showContent('inst_tag_76196')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_12.html#inst_tag_76197"  onclick="showContent('inst_tag_76197')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_12.html#inst_tag_76198"  onclick="showContent('inst_tag_76198')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_12.html#inst_tag_76199"  onclick="showContent('inst_tag_76199')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_12.html#inst_tag_76200"  onclick="showContent('inst_tag_76200')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_12.html#inst_tag_76201"  onclick="showContent('inst_tag_76201')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_12.html#inst_tag_76202"  onclick="showContent('inst_tag_76202')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_12.html#inst_tag_76203"  onclick="showContent('inst_tag_76203')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_13.html#inst_tag_76204"  onclick="showContent('inst_tag_76204')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_13.html#inst_tag_76205"  onclick="showContent('inst_tag_76205')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTIN_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_13.html#inst_tag_76206"  onclick="showContent('inst_tag_76206')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTIN_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_13.html#inst_tag_76207"  onclick="showContent('inst_tag_76207')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTOUT_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_13.html#inst_tag_76208"  onclick="showContent('inst_tag_76208')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTOUT_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_13.html#inst_tag_76209"  onclick="showContent('inst_tag_76209')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETOUTBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_13.html#inst_tag_76210"  onclick="showContent('inst_tag_76210')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETOUTBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_13.html#inst_tag_76211"  onclick="showContent('inst_tag_76211')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETINBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_13.html#inst_tag_76212"  onclick="showContent('inst_tag_76212')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETINBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_13.html#inst_tag_76213"  onclick="showContent('inst_tag_76213')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBOUTBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_13.html#inst_tag_76214"  onclick="showContent('inst_tag_76214')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBOUTBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_14.html#inst_tag_76215"  onclick="showContent('inst_tag_76215')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBINBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_14.html#inst_tag_76216"  onclick="showContent('inst_tag_76216')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBINBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_14.html#inst_tag_76217"  onclick="showContent('inst_tag_76217')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_14.html#inst_tag_76218"  onclick="showContent('inst_tag_76218')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_14.html#inst_tag_76219"  onclick="showContent('inst_tag_76219')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_14.html#inst_tag_76220"  onclick="showContent('inst_tag_76220')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_14.html#inst_tag_76221"  onclick="showContent('inst_tag_76221')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_14.html#inst_tag_76222"  onclick="showContent('inst_tag_76222')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_14.html#inst_tag_76223"  onclick="showContent('inst_tag_76223')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_14.html#inst_tag_76224"  onclick="showContent('inst_tag_76224')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_14.html#inst_tag_76225"  onclick="showContent('inst_tag_76225')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCETLPM_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_15.html#inst_tag_76226"  onclick="showContent('inst_tag_76226')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCETLPM_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_15.html#inst_tag_76227"  onclick="showContent('inst_tag_76227')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSETTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_15.html#inst_tag_76228"  onclick="showContent('inst_tag_76228')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSETTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_15.html#inst_tag_76229"  onclick="showContent('inst_tag_76229')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCCLRTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_15.html#inst_tag_76230"  onclick="showContent('inst_tag_76230')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCCLRTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_15.html#inst_tag_76231"  onclick="showContent('inst_tag_76231')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CHGSETUP_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_15.html#inst_tag_76232"  onclick="showContent('inst_tag_76232')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CHGSETUP_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_15.html#inst_tag_76233"  onclick="showContent('inst_tag_76233')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETADDR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_15.html#inst_tag_76234"  onclick="showContent('inst_tag_76234')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETADDR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_15.html#inst_tag_76235"  onclick="showContent('inst_tag_76235')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEREQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_15.html#inst_tag_76236"  onclick="showContent('inst_tag_76236')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEREQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_16.html#inst_tag_76237"  onclick="showContent('inst_tag_76237')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEERR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_16.html#inst_tag_76238"  onclick="showContent('inst_tag_76238')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEERR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_16.html#inst_tag_76239"  onclick="showContent('inst_tag_76239')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODENAK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_16.html#inst_tag_76240"  onclick="showContent('inst_tag_76240')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODENAK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_16.html#inst_tag_76241"  onclick="showContent('inst_tag_76241')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETUPACK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_16.html#inst_tag_76242"  onclick="showContent('inst_tag_76242')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETUPACK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_16.html#inst_tag_76243"  onclick="showContent('inst_tag_76243')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_16.html#inst_tag_76244"  onclick="showContent('inst_tag_76244')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_16.html#inst_tag_76245"  onclick="showContent('inst_tag_76245')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[1].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_16.html#inst_tag_76246"  onclick="showContent('inst_tag_76246')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[2].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_16.html#inst_tag_76247"  onclick="showContent('inst_tag_76247')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_17.html#inst_tag_76248"  onclick="showContent('inst_tag_76248')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0VAL.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_17.html#inst_tag_76249"  onclick="showContent('inst_tag_76249')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SFREP0TOGGLEIN.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_17.html#inst_tag_76250"  onclick="showContent('inst_tag_76250')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SFREP0TOGGLEOUT.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_17.html#inst_tag_76251"  onclick="showContent('inst_tag_76251')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_17.html#inst_tag_76252"  onclick="showContent('inst_tag_76252')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_17.html#inst_tag_76253"  onclick="showContent('inst_tag_76253')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_17.html#inst_tag_76254"  onclick="showContent('inst_tag_76254')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_17.html#inst_tag_76255"  onclick="showContent('inst_tag_76255')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_17.html#inst_tag_76256"  onclick="showContent('inst_tag_76256')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_17.html#inst_tag_76257"  onclick="showContent('inst_tag_76257')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_17.html#inst_tag_76258"  onclick="showContent('inst_tag_76258')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_18.html#inst_tag_76259"  onclick="showContent('inst_tag_76259')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_18.html#inst_tag_76260"  onclick="showContent('inst_tag_76260')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_18.html#inst_tag_76261"  onclick="showContent('inst_tag_76261')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_18.html#inst_tag_76262"  onclick="showContent('inst_tag_76262')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_18.html#inst_tag_76263"  onclick="showContent('inst_tag_76263')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_18.html#inst_tag_76264"  onclick="showContent('inst_tag_76264')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_18.html#inst_tag_76265"  onclick="showContent('inst_tag_76265')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_18.html#inst_tag_76266"  onclick="showContent('inst_tag_76266')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_18.html#inst_tag_76267"  onclick="showContent('inst_tag_76267')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_18.html#inst_tag_76268"  onclick="showContent('inst_tag_76268')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_18.html#inst_tag_76269"  onclick="showContent('inst_tag_76269')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_19.html#inst_tag_76270"  onclick="showContent('inst_tag_76270')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_19.html#inst_tag_76271"  onclick="showContent('inst_tag_76271')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_19.html#inst_tag_76272"  onclick="showContent('inst_tag_76272')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_19.html#inst_tag_76273"  onclick="showContent('inst_tag_76273')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_19.html#inst_tag_76274"  onclick="showContent('inst_tag_76274')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_19.html#inst_tag_76275"  onclick="showContent('inst_tag_76275')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_19.html#inst_tag_76276"  onclick="showContent('inst_tag_76276')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_19.html#inst_tag_76277"  onclick="showContent('inst_tag_76277')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_19.html#inst_tag_76278"  onclick="showContent('inst_tag_76278')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_19.html#inst_tag_76279"  onclick="showContent('inst_tag_76279')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_19.html#inst_tag_76280"  onclick="showContent('inst_tag_76280')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_20.html#inst_tag_76281"  onclick="showContent('inst_tag_76281')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_20.html#inst_tag_76282"  onclick="showContent('inst_tag_76282')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_20.html#inst_tag_76283"  onclick="showContent('inst_tag_76283')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_20.html#inst_tag_76284"  onclick="showContent('inst_tag_76284')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_20.html#inst_tag_76285"  onclick="showContent('inst_tag_76285')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_20.html#inst_tag_76286"  onclick="showContent('inst_tag_76286')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_20.html#inst_tag_76287"  onclick="showContent('inst_tag_76287')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_20.html#inst_tag_76288"  onclick="showContent('inst_tag_76288')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_20.html#inst_tag_76289"  onclick="showContent('inst_tag_76289')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_20.html#inst_tag_76290"  onclick="showContent('inst_tag_76290')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_20.html#inst_tag_76291"  onclick="showContent('inst_tag_76291')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_21.html#inst_tag_76292"  onclick="showContent('inst_tag_76292')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_21.html#inst_tag_76293"  onclick="showContent('inst_tag_76293')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_21.html#inst_tag_76294"  onclick="showContent('inst_tag_76294')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_21.html#inst_tag_76295"  onclick="showContent('inst_tag_76295')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_21.html#inst_tag_76296"  onclick="showContent('inst_tag_76296')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_21.html#inst_tag_76297"  onclick="showContent('inst_tag_76297')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_21.html#inst_tag_76298"  onclick="showContent('inst_tag_76298')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_21.html#inst_tag_76299"  onclick="showContent('inst_tag_76299')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_21.html#inst_tag_76300"  onclick="showContent('inst_tag_76300')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_21.html#inst_tag_76301"  onclick="showContent('inst_tag_76301')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_21.html#inst_tag_76302"  onclick="showContent('inst_tag_76302')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_22.html#inst_tag_76303"  onclick="showContent('inst_tag_76303')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_22.html#inst_tag_76304"  onclick="showContent('inst_tag_76304')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_22.html#inst_tag_76305"  onclick="showContent('inst_tag_76305')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_22.html#inst_tag_76306"  onclick="showContent('inst_tag_76306')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_22.html#inst_tag_76307"  onclick="showContent('inst_tag_76307')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_22.html#inst_tag_76308"  onclick="showContent('inst_tag_76308')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_22.html#inst_tag_76309"  onclick="showContent('inst_tag_76309')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_22.html#inst_tag_76310"  onclick="showContent('inst_tag_76310')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_22.html#inst_tag_76311"  onclick="showContent('inst_tag_76311')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_22.html#inst_tag_76312"  onclick="showContent('inst_tag_76312')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_22.html#inst_tag_76313"  onclick="showContent('inst_tag_76313')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_23.html#inst_tag_76314"  onclick="showContent('inst_tag_76314')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_23.html#inst_tag_76315"  onclick="showContent('inst_tag_76315')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_23.html#inst_tag_76316"  onclick="showContent('inst_tag_76316')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_23.html#inst_tag_76317"  onclick="showContent('inst_tag_76317')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_23.html#inst_tag_76318"  onclick="showContent('inst_tag_76318')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_23.html#inst_tag_76319"  onclick="showContent('inst_tag_76319')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_23.html#inst_tag_76320"  onclick="showContent('inst_tag_76320')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_23.html#inst_tag_76321"  onclick="showContent('inst_tag_76321')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_23.html#inst_tag_76322"  onclick="showContent('inst_tag_76322')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_23.html#inst_tag_76323"  onclick="showContent('inst_tag_76323')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_23.html#inst_tag_76324"  onclick="showContent('inst_tag_76324')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_24.html#inst_tag_76325"  onclick="showContent('inst_tag_76325')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_24.html#inst_tag_76326"  onclick="showContent('inst_tag_76326')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_24.html#inst_tag_76327"  onclick="showContent('inst_tag_76327')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_24.html#inst_tag_76328"  onclick="showContent('inst_tag_76328')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_24.html#inst_tag_76329"  onclick="showContent('inst_tag_76329')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_24.html#inst_tag_76330"  onclick="showContent('inst_tag_76330')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_24.html#inst_tag_76331"  onclick="showContent('inst_tag_76331')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_24.html#inst_tag_76332"  onclick="showContent('inst_tag_76332')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_24.html#inst_tag_76333"  onclick="showContent('inst_tag_76333')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_24.html#inst_tag_76334"  onclick="showContent('inst_tag_76334')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_24.html#inst_tag_76335"  onclick="showContent('inst_tag_76335')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_25.html#inst_tag_76336"  onclick="showContent('inst_tag_76336')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_25.html#inst_tag_76337"  onclick="showContent('inst_tag_76337')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_25.html#inst_tag_76338"  onclick="showContent('inst_tag_76338')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_25.html#inst_tag_76339"  onclick="showContent('inst_tag_76339')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_25.html#inst_tag_76340"  onclick="showContent('inst_tag_76340')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_25.html#inst_tag_76341"  onclick="showContent('inst_tag_76341')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_25.html#inst_tag_76342"  onclick="showContent('inst_tag_76342')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_25.html#inst_tag_76343"  onclick="showContent('inst_tag_76343')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_25.html#inst_tag_76344"  onclick="showContent('inst_tag_76344')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_25.html#inst_tag_76345"  onclick="showContent('inst_tag_76345')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_25.html#inst_tag_76346"  onclick="showContent('inst_tag_76346')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_26.html#inst_tag_76347"  onclick="showContent('inst_tag_76347')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_26.html#inst_tag_76348"  onclick="showContent('inst_tag_76348')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_26.html#inst_tag_76349"  onclick="showContent('inst_tag_76349')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_26.html#inst_tag_76350"  onclick="showContent('inst_tag_76350')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_26.html#inst_tag_76351"  onclick="showContent('inst_tag_76351')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_26.html#inst_tag_76352"  onclick="showContent('inst_tag_76352')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_26.html#inst_tag_76353"  onclick="showContent('inst_tag_76353')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_26.html#inst_tag_76354"  onclick="showContent('inst_tag_76354')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_26.html#inst_tag_76355"  onclick="showContent('inst_tag_76355')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_26.html#inst_tag_76356"  onclick="showContent('inst_tag_76356')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_26.html#inst_tag_76357"  onclick="showContent('inst_tag_76357')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_27.html#inst_tag_76358"  onclick="showContent('inst_tag_76358')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_27.html#inst_tag_76359"  onclick="showContent('inst_tag_76359')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_27.html#inst_tag_76360"  onclick="showContent('inst_tag_76360')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_27.html#inst_tag_76361"  onclick="showContent('inst_tag_76361')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_27.html#inst_tag_76362"  onclick="showContent('inst_tag_76362')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_27.html#inst_tag_76363"  onclick="showContent('inst_tag_76363')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_27.html#inst_tag_76364"  onclick="showContent('inst_tag_76364')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_27.html#inst_tag_76365"  onclick="showContent('inst_tag_76365')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_27.html#inst_tag_76366"  onclick="showContent('inst_tag_76366')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_27.html#inst_tag_76367"  onclick="showContent('inst_tag_76367')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_27.html#inst_tag_76368"  onclick="showContent('inst_tag_76368')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_28.html#inst_tag_76369"  onclick="showContent('inst_tag_76369')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_28.html#inst_tag_76370"  onclick="showContent('inst_tag_76370')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_28.html#inst_tag_76371"  onclick="showContent('inst_tag_76371')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_28.html#inst_tag_76372"  onclick="showContent('inst_tag_76372')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_28.html#inst_tag_76373"  onclick="showContent('inst_tag_76373')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_28.html#inst_tag_76374"  onclick="showContent('inst_tag_76374')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_28.html#inst_tag_76375"  onclick="showContent('inst_tag_76375')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_28.html#inst_tag_76376"  onclick="showContent('inst_tag_76376')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_28.html#inst_tag_76377"  onclick="showContent('inst_tag_76377')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_28.html#inst_tag_76378"  onclick="showContent('inst_tag_76378')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_28.html#inst_tag_76379"  onclick="showContent('inst_tag_76379')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_29.html#inst_tag_76380"  onclick="showContent('inst_tag_76380')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_29.html#inst_tag_76381"  onclick="showContent('inst_tag_76381')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_29.html#inst_tag_76382"  onclick="showContent('inst_tag_76382')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_29.html#inst_tag_76383"  onclick="showContent('inst_tag_76383')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_29.html#inst_tag_76384"  onclick="showContent('inst_tag_76384')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_29.html#inst_tag_76385"  onclick="showContent('inst_tag_76385')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_29.html#inst_tag_76386"  onclick="showContent('inst_tag_76386')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_29.html#inst_tag_76387"  onclick="showContent('inst_tag_76387')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_29.html#inst_tag_76388"  onclick="showContent('inst_tag_76388')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_29.html#inst_tag_76389"  onclick="showContent('inst_tag_76389')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_29.html#inst_tag_76390"  onclick="showContent('inst_tag_76390')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_30.html#inst_tag_76391"  onclick="showContent('inst_tag_76391')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_30.html#inst_tag_76392"  onclick="showContent('inst_tag_76392')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_30.html#inst_tag_76393"  onclick="showContent('inst_tag_76393')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_30.html#inst_tag_76394"  onclick="showContent('inst_tag_76394')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_30.html#inst_tag_76395"  onclick="showContent('inst_tag_76395')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_30.html#inst_tag_76396"  onclick="showContent('inst_tag_76396')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_30.html#inst_tag_76397"  onclick="showContent('inst_tag_76397')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_30.html#inst_tag_76398"  onclick="showContent('inst_tag_76398')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_30.html#inst_tag_76399"  onclick="showContent('inst_tag_76399')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_30.html#inst_tag_76400"  onclick="showContent('inst_tag_76400')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_30.html#inst_tag_76401"  onclick="showContent('inst_tag_76401')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_31.html#inst_tag_76402"  onclick="showContent('inst_tag_76402')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_31.html#inst_tag_76403"  onclick="showContent('inst_tag_76403')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_31.html#inst_tag_76404"  onclick="showContent('inst_tag_76404')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_31.html#inst_tag_76405"  onclick="showContent('inst_tag_76405')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_31.html#inst_tag_76406"  onclick="showContent('inst_tag_76406')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_31.html#inst_tag_76407"  onclick="showContent('inst_tag_76407')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_31.html#inst_tag_76408"  onclick="showContent('inst_tag_76408')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_31.html#inst_tag_76409"  onclick="showContent('inst_tag_76409')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_31.html#inst_tag_76410"  onclick="showContent('inst_tag_76410')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_31.html#inst_tag_76411"  onclick="showContent('inst_tag_76411')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_31.html#inst_tag_76412"  onclick="showContent('inst_tag_76412')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_32.html#inst_tag_76413"  onclick="showContent('inst_tag_76413')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_32.html#inst_tag_76414"  onclick="showContent('inst_tag_76414')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_32.html#inst_tag_76415"  onclick="showContent('inst_tag_76415')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_32.html#inst_tag_76416"  onclick="showContent('inst_tag_76416')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_32.html#inst_tag_76417"  onclick="showContent('inst_tag_76417')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_32.html#inst_tag_76418"  onclick="showContent('inst_tag_76418')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_32.html#inst_tag_76419"  onclick="showContent('inst_tag_76419')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_32.html#inst_tag_76420"  onclick="showContent('inst_tag_76420')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_32.html#inst_tag_76421"  onclick="showContent('inst_tag_76421')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_32.html#inst_tag_76422"  onclick="showContent('inst_tag_76422')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_32.html#inst_tag_76423"  onclick="showContent('inst_tag_76423')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_33.html#inst_tag_76424"  onclick="showContent('inst_tag_76424')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_33.html#inst_tag_76425"  onclick="showContent('inst_tag_76425')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_33.html#inst_tag_76426"  onclick="showContent('inst_tag_76426')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_33.html#inst_tag_76427"  onclick="showContent('inst_tag_76427')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_33.html#inst_tag_76428"  onclick="showContent('inst_tag_76428')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_33.html#inst_tag_76429"  onclick="showContent('inst_tag_76429')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_33.html#inst_tag_76430"  onclick="showContent('inst_tag_76430')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_33.html#inst_tag_76431"  onclick="showContent('inst_tag_76431')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_33.html#inst_tag_76432"  onclick="showContent('inst_tag_76432')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_33.html#inst_tag_76433"  onclick="showContent('inst_tag_76433')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_33.html#inst_tag_76434"  onclick="showContent('inst_tag_76434')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_34.html#inst_tag_76435"  onclick="showContent('inst_tag_76435')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_34.html#inst_tag_76436"  onclick="showContent('inst_tag_76436')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_34.html#inst_tag_76437"  onclick="showContent('inst_tag_76437')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_34.html#inst_tag_76438"  onclick="showContent('inst_tag_76438')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_34.html#inst_tag_76439"  onclick="showContent('inst_tag_76439')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_34.html#inst_tag_76440"  onclick="showContent('inst_tag_76440')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_34.html#inst_tag_76441"  onclick="showContent('inst_tag_76441')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_34.html#inst_tag_76442"  onclick="showContent('inst_tag_76442')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_34.html#inst_tag_76443"  onclick="showContent('inst_tag_76443')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_34.html#inst_tag_76444"  onclick="showContent('inst_tag_76444')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_34.html#inst_tag_76445"  onclick="showContent('inst_tag_76445')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_35.html#inst_tag_76446"  onclick="showContent('inst_tag_76446')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_35.html#inst_tag_76447"  onclick="showContent('inst_tag_76447')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_35.html#inst_tag_76448"  onclick="showContent('inst_tag_76448')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_35.html#inst_tag_76449"  onclick="showContent('inst_tag_76449')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_35.html#inst_tag_76450"  onclick="showContent('inst_tag_76450')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_35.html#inst_tag_76451"  onclick="showContent('inst_tag_76451')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_35.html#inst_tag_76452"  onclick="showContent('inst_tag_76452')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_35.html#inst_tag_76453"  onclick="showContent('inst_tag_76453')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_35.html#inst_tag_76454"  onclick="showContent('inst_tag_76454')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_35.html#inst_tag_76455"  onclick="showContent('inst_tag_76455')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_35.html#inst_tag_76456"  onclick="showContent('inst_tag_76456')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_36.html#inst_tag_76457"  onclick="showContent('inst_tag_76457')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_36.html#inst_tag_76458"  onclick="showContent('inst_tag_76458')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_36.html#inst_tag_76459"  onclick="showContent('inst_tag_76459')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_36.html#inst_tag_76460"  onclick="showContent('inst_tag_76460')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_36.html#inst_tag_76461"  onclick="showContent('inst_tag_76461')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_36.html#inst_tag_76462"  onclick="showContent('inst_tag_76462')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_36.html#inst_tag_76463"  onclick="showContent('inst_tag_76463')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_36.html#inst_tag_76464"  onclick="showContent('inst_tag_76464')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_36.html#inst_tag_76465"  onclick="showContent('inst_tag_76465')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_36.html#inst_tag_76466"  onclick="showContent('inst_tag_76466')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_36.html#inst_tag_76467"  onclick="showContent('inst_tag_76467')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_37.html#inst_tag_76468"  onclick="showContent('inst_tag_76468')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_37.html#inst_tag_76469"  onclick="showContent('inst_tag_76469')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_37.html#inst_tag_76470"  onclick="showContent('inst_tag_76470')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_37.html#inst_tag_76471"  onclick="showContent('inst_tag_76471')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_37.html#inst_tag_76472"  onclick="showContent('inst_tag_76472')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_37.html#inst_tag_76473"  onclick="showContent('inst_tag_76473')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_37.html#inst_tag_76474"  onclick="showContent('inst_tag_76474')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_37.html#inst_tag_76475"  onclick="showContent('inst_tag_76475')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_37.html#inst_tag_76476"  onclick="showContent('inst_tag_76476')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_37.html#inst_tag_76477"  onclick="showContent('inst_tag_76477')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_37.html#inst_tag_76478"  onclick="showContent('inst_tag_76478')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_38.html#inst_tag_76479"  onclick="showContent('inst_tag_76479')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_38.html#inst_tag_76480"  onclick="showContent('inst_tag_76480')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_38.html#inst_tag_76481"  onclick="showContent('inst_tag_76481')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_38.html#inst_tag_76482"  onclick="showContent('inst_tag_76482')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_38.html#inst_tag_76483"  onclick="showContent('inst_tag_76483')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_38.html#inst_tag_76484"  onclick="showContent('inst_tag_76484')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_38.html#inst_tag_76485"  onclick="showContent('inst_tag_76485')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_38.html#inst_tag_76486"  onclick="showContent('inst_tag_76486')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_38.html#inst_tag_76487"  onclick="showContent('inst_tag_76487')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_38.html#inst_tag_76488"  onclick="showContent('inst_tag_76488')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_38.html#inst_tag_76489"  onclick="showContent('inst_tag_76489')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_39.html#inst_tag_76490"  onclick="showContent('inst_tag_76490')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_39.html#inst_tag_76491"  onclick="showContent('inst_tag_76491')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_39.html#inst_tag_76492"  onclick="showContent('inst_tag_76492')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_39.html#inst_tag_76493"  onclick="showContent('inst_tag_76493')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_39.html#inst_tag_76494"  onclick="showContent('inst_tag_76494')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_39.html#inst_tag_76495"  onclick="showContent('inst_tag_76495')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_39.html#inst_tag_76496"  onclick="showContent('inst_tag_76496')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_39.html#inst_tag_76497"  onclick="showContent('inst_tag_76497')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_39.html#inst_tag_76498"  onclick="showContent('inst_tag_76498')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_39.html#inst_tag_76499"  onclick="showContent('inst_tag_76499')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_39.html#inst_tag_76500"  onclick="showContent('inst_tag_76500')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_40.html#inst_tag_76501"  onclick="showContent('inst_tag_76501')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_40.html#inst_tag_76502"  onclick="showContent('inst_tag_76502')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_40.html#inst_tag_76503"  onclick="showContent('inst_tag_76503')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_40.html#inst_tag_76504"  onclick="showContent('inst_tag_76504')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_40.html#inst_tag_76505"  onclick="showContent('inst_tag_76505')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_40.html#inst_tag_76506"  onclick="showContent('inst_tag_76506')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_40.html#inst_tag_76507"  onclick="showContent('inst_tag_76507')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_40.html#inst_tag_76508"  onclick="showContent('inst_tag_76508')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_40.html#inst_tag_76509"  onclick="showContent('inst_tag_76509')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_40.html#inst_tag_76510"  onclick="showContent('inst_tag_76510')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_40.html#inst_tag_76511"  onclick="showContent('inst_tag_76511')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_41.html#inst_tag_76512"  onclick="showContent('inst_tag_76512')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_41.html#inst_tag_76513"  onclick="showContent('inst_tag_76513')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_41.html#inst_tag_76514"  onclick="showContent('inst_tag_76514')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_41.html#inst_tag_76515"  onclick="showContent('inst_tag_76515')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_41.html#inst_tag_76516"  onclick="showContent('inst_tag_76516')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_41.html#inst_tag_76517"  onclick="showContent('inst_tag_76517')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_41.html#inst_tag_76518"  onclick="showContent('inst_tag_76518')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_41.html#inst_tag_76519"  onclick="showContent('inst_tag_76519')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_41.html#inst_tag_76520"  onclick="showContent('inst_tag_76520')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_41.html#inst_tag_76521"  onclick="showContent('inst_tag_76521')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_41.html#inst_tag_76522"  onclick="showContent('inst_tag_76522')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_42.html#inst_tag_76523"  onclick="showContent('inst_tag_76523')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_42.html#inst_tag_76524"  onclick="showContent('inst_tag_76524')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_42.html#inst_tag_76525"  onclick="showContent('inst_tag_76525')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_42.html#inst_tag_76526"  onclick="showContent('inst_tag_76526')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_42.html#inst_tag_76527"  onclick="showContent('inst_tag_76527')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_42.html#inst_tag_76528"  onclick="showContent('inst_tag_76528')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_42.html#inst_tag_76529"  onclick="showContent('inst_tag_76529')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_42.html#inst_tag_76530"  onclick="showContent('inst_tag_76530')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_42.html#inst_tag_76531"  onclick="showContent('inst_tag_76531')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_42.html#inst_tag_76532"  onclick="showContent('inst_tag_76532')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_42.html#inst_tag_76533"  onclick="showContent('inst_tag_76533')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_43.html#inst_tag_76534"  onclick="showContent('inst_tag_76534')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_43.html#inst_tag_76535"  onclick="showContent('inst_tag_76535')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_43.html#inst_tag_76536"  onclick="showContent('inst_tag_76536')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_43.html#inst_tag_76537"  onclick="showContent('inst_tag_76537')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_43.html#inst_tag_76538"  onclick="showContent('inst_tag_76538')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_43.html#inst_tag_76539"  onclick="showContent('inst_tag_76539')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_43.html#inst_tag_76540"  onclick="showContent('inst_tag_76540')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_43.html#inst_tag_76541"  onclick="showContent('inst_tag_76541')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_43.html#inst_tag_76542"  onclick="showContent('inst_tag_76542')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_43.html#inst_tag_76543"  onclick="showContent('inst_tag_76543')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_43.html#inst_tag_76544"  onclick="showContent('inst_tag_76544')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_44.html#inst_tag_76545"  onclick="showContent('inst_tag_76545')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_44.html#inst_tag_76546"  onclick="showContent('inst_tag_76546')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_44.html#inst_tag_76547"  onclick="showContent('inst_tag_76547')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_44.html#inst_tag_76548"  onclick="showContent('inst_tag_76548')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_44.html#inst_tag_76549"  onclick="showContent('inst_tag_76549')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_44.html#inst_tag_76550"  onclick="showContent('inst_tag_76550')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_44.html#inst_tag_76551"  onclick="showContent('inst_tag_76551')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_44.html#inst_tag_76552"  onclick="showContent('inst_tag_76552')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_44.html#inst_tag_76553"  onclick="showContent('inst_tag_76553')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_44.html#inst_tag_76554"  onclick="showContent('inst_tag_76554')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_44.html#inst_tag_76555"  onclick="showContent('inst_tag_76555')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_45.html#inst_tag_76556"  onclick="showContent('inst_tag_76556')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_45.html#inst_tag_76557"  onclick="showContent('inst_tag_76557')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_45.html#inst_tag_76558"  onclick="showContent('inst_tag_76558')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_45.html#inst_tag_76559"  onclick="showContent('inst_tag_76559')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_45.html#inst_tag_76560"  onclick="showContent('inst_tag_76560')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_45.html#inst_tag_76561"  onclick="showContent('inst_tag_76561')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_45.html#inst_tag_76562"  onclick="showContent('inst_tag_76562')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_45.html#inst_tag_76563"  onclick="showContent('inst_tag_76563')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_45.html#inst_tag_76564"  onclick="showContent('inst_tag_76564')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_45.html#inst_tag_76565"  onclick="showContent('inst_tag_76565')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_45.html#inst_tag_76566"  onclick="showContent('inst_tag_76566')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_46.html#inst_tag_76567"  onclick="showContent('inst_tag_76567')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_46.html#inst_tag_76568"  onclick="showContent('inst_tag_76568')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_46.html#inst_tag_76569"  onclick="showContent('inst_tag_76569')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_46.html#inst_tag_76570"  onclick="showContent('inst_tag_76570')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_46.html#inst_tag_76571"  onclick="showContent('inst_tag_76571')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_46.html#inst_tag_76572"  onclick="showContent('inst_tag_76572')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_46.html#inst_tag_76573"  onclick="showContent('inst_tag_76573')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_46.html#inst_tag_76574"  onclick="showContent('inst_tag_76574')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_46.html#inst_tag_76575"  onclick="showContent('inst_tag_76575')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_46.html#inst_tag_76576"  onclick="showContent('inst_tag_76576')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_46.html#inst_tag_76577"  onclick="showContent('inst_tag_76577')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_47.html#inst_tag_76578"  onclick="showContent('inst_tag_76578')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_47.html#inst_tag_76579"  onclick="showContent('inst_tag_76579')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_47.html#inst_tag_76580"  onclick="showContent('inst_tag_76580')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_47.html#inst_tag_76581"  onclick="showContent('inst_tag_76581')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_47.html#inst_tag_76582"  onclick="showContent('inst_tag_76582')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_47.html#inst_tag_76583"  onclick="showContent('inst_tag_76583')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_47.html#inst_tag_76584"  onclick="showContent('inst_tag_76584')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_47.html#inst_tag_76585"  onclick="showContent('inst_tag_76585')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_47.html#inst_tag_76586"  onclick="showContent('inst_tag_76586')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_47.html#inst_tag_76587"  onclick="showContent('inst_tag_76587')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_47.html#inst_tag_76588"  onclick="showContent('inst_tag_76588')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_48.html#inst_tag_76589"  onclick="showContent('inst_tag_76589')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_48.html#inst_tag_76590"  onclick="showContent('inst_tag_76590')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_48.html#inst_tag_76591"  onclick="showContent('inst_tag_76591')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_48.html#inst_tag_76592"  onclick="showContent('inst_tag_76592')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_48.html#inst_tag_76593"  onclick="showContent('inst_tag_76593')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_48.html#inst_tag_76594"  onclick="showContent('inst_tag_76594')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_48.html#inst_tag_76595"  onclick="showContent('inst_tag_76595')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_48.html#inst_tag_76596"  onclick="showContent('inst_tag_76596')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_48.html#inst_tag_76597"  onclick="showContent('inst_tag_76597')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_48.html#inst_tag_76598"  onclick="showContent('inst_tag_76598')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_48.html#inst_tag_76599"  onclick="showContent('inst_tag_76599')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_49.html#inst_tag_76600"  onclick="showContent('inst_tag_76600')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_49.html#inst_tag_76601"  onclick="showContent('inst_tag_76601')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_49.html#inst_tag_76602"  onclick="showContent('inst_tag_76602')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_49.html#inst_tag_76603"  onclick="showContent('inst_tag_76603')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_49.html#inst_tag_76604"  onclick="showContent('inst_tag_76604')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_49.html#inst_tag_76605"  onclick="showContent('inst_tag_76605')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_49.html#inst_tag_76606"  onclick="showContent('inst_tag_76606')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_49.html#inst_tag_76607"  onclick="showContent('inst_tag_76607')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_49.html#inst_tag_76608"  onclick="showContent('inst_tag_76608')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_49.html#inst_tag_76609"  onclick="showContent('inst_tag_76609')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_49.html#inst_tag_76610"  onclick="showContent('inst_tag_76610')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_50.html#inst_tag_76611"  onclick="showContent('inst_tag_76611')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_50.html#inst_tag_76612"  onclick="showContent('inst_tag_76612')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_50.html#inst_tag_76613"  onclick="showContent('inst_tag_76613')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_50.html#inst_tag_76614"  onclick="showContent('inst_tag_76614')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_50.html#inst_tag_76615"  onclick="showContent('inst_tag_76615')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_50.html#inst_tag_76616"  onclick="showContent('inst_tag_76616')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_50.html#inst_tag_76617"  onclick="showContent('inst_tag_76617')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_50.html#inst_tag_76618"  onclick="showContent('inst_tag_76618')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_50.html#inst_tag_76619"  onclick="showContent('inst_tag_76619')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_50.html#inst_tag_76620"  onclick="showContent('inst_tag_76620')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_50.html#inst_tag_76621"  onclick="showContent('inst_tag_76621')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_51.html#inst_tag_76622"  onclick="showContent('inst_tag_76622')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_51.html#inst_tag_76623"  onclick="showContent('inst_tag_76623')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_51.html#inst_tag_76624"  onclick="showContent('inst_tag_76624')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_51.html#inst_tag_76625"  onclick="showContent('inst_tag_76625')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_51.html#inst_tag_76626"  onclick="showContent('inst_tag_76626')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_51.html#inst_tag_76627"  onclick="showContent('inst_tag_76627')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_51.html#inst_tag_76628"  onclick="showContent('inst_tag_76628')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_51.html#inst_tag_76629"  onclick="showContent('inst_tag_76629')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_51.html#inst_tag_76630"  onclick="showContent('inst_tag_76630')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_51.html#inst_tag_76631"  onclick="showContent('inst_tag_76631')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_51.html#inst_tag_76632"  onclick="showContent('inst_tag_76632')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_52.html#inst_tag_76633"  onclick="showContent('inst_tag_76633')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_52.html#inst_tag_76634"  onclick="showContent('inst_tag_76634')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_52.html#inst_tag_76635"  onclick="showContent('inst_tag_76635')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_52.html#inst_tag_76636"  onclick="showContent('inst_tag_76636')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_52.html#inst_tag_76637"  onclick="showContent('inst_tag_76637')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_52.html#inst_tag_76638"  onclick="showContent('inst_tag_76638')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_52.html#inst_tag_76639"  onclick="showContent('inst_tag_76639')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_52.html#inst_tag_76640"  onclick="showContent('inst_tag_76640')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_52.html#inst_tag_76641"  onclick="showContent('inst_tag_76641')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_52.html#inst_tag_76642"  onclick="showContent('inst_tag_76642')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_52.html#inst_tag_76643"  onclick="showContent('inst_tag_76643')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_53.html#inst_tag_76644"  onclick="showContent('inst_tag_76644')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_53.html#inst_tag_76645"  onclick="showContent('inst_tag_76645')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_53.html#inst_tag_76646"  onclick="showContent('inst_tag_76646')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_53.html#inst_tag_76647"  onclick="showContent('inst_tag_76647')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_53.html#inst_tag_76648"  onclick="showContent('inst_tag_76648')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_53.html#inst_tag_76649"  onclick="showContent('inst_tag_76649')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_53.html#inst_tag_76650"  onclick="showContent('inst_tag_76650')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_53.html#inst_tag_76651"  onclick="showContent('inst_tag_76651')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_53.html#inst_tag_76652"  onclick="showContent('inst_tag_76652')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_53.html#inst_tag_76653"  onclick="showContent('inst_tag_76653')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_53.html#inst_tag_76654"  onclick="showContent('inst_tag_76654')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_54.html#inst_tag_76655"  onclick="showContent('inst_tag_76655')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_54.html#inst_tag_76656"  onclick="showContent('inst_tag_76656')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_54.html#inst_tag_76657"  onclick="showContent('inst_tag_76657')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_54.html#inst_tag_76658"  onclick="showContent('inst_tag_76658')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_54.html#inst_tag_76659"  onclick="showContent('inst_tag_76659')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_54.html#inst_tag_76660"  onclick="showContent('inst_tag_76660')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_54.html#inst_tag_76661"  onclick="showContent('inst_tag_76661')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_54.html#inst_tag_76662"  onclick="showContent('inst_tag_76662')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_54.html#inst_tag_76663"  onclick="showContent('inst_tag_76663')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_54.html#inst_tag_76664"  onclick="showContent('inst_tag_76664')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_54.html#inst_tag_76665"  onclick="showContent('inst_tag_76665')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_55.html#inst_tag_76666"  onclick="showContent('inst_tag_76666')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_55.html#inst_tag_76667"  onclick="showContent('inst_tag_76667')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_55.html#inst_tag_76668"  onclick="showContent('inst_tag_76668')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_55.html#inst_tag_76669"  onclick="showContent('inst_tag_76669')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_55.html#inst_tag_76670"  onclick="showContent('inst_tag_76670')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_55.html#inst_tag_76671"  onclick="showContent('inst_tag_76671')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_55.html#inst_tag_76672"  onclick="showContent('inst_tag_76672')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_55.html#inst_tag_76673"  onclick="showContent('inst_tag_76673')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_55.html#inst_tag_76674"  onclick="showContent('inst_tag_76674')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_55.html#inst_tag_76675"  onclick="showContent('inst_tag_76675')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_55.html#inst_tag_76676"  onclick="showContent('inst_tag_76676')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_56.html#inst_tag_76677"  onclick="showContent('inst_tag_76677')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_56.html#inst_tag_76678"  onclick="showContent('inst_tag_76678')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_56.html#inst_tag_76679"  onclick="showContent('inst_tag_76679')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_56.html#inst_tag_76680"  onclick="showContent('inst_tag_76680')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_56.html#inst_tag_76681"  onclick="showContent('inst_tag_76681')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_56.html#inst_tag_76682"  onclick="showContent('inst_tag_76682')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_56.html#inst_tag_76683"  onclick="showContent('inst_tag_76683')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_56.html#inst_tag_76684"  onclick="showContent('inst_tag_76684')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_56.html#inst_tag_76685"  onclick="showContent('inst_tag_76685')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_56.html#inst_tag_76686"  onclick="showContent('inst_tag_76686')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_56.html#inst_tag_76687"  onclick="showContent('inst_tag_76687')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_57.html#inst_tag_76688"  onclick="showContent('inst_tag_76688')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_57.html#inst_tag_76689"  onclick="showContent('inst_tag_76689')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_57.html#inst_tag_76690"  onclick="showContent('inst_tag_76690')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_57.html#inst_tag_76691"  onclick="showContent('inst_tag_76691')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_57.html#inst_tag_76692"  onclick="showContent('inst_tag_76692')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_57.html#inst_tag_76693"  onclick="showContent('inst_tag_76693')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_57.html#inst_tag_76694"  onclick="showContent('inst_tag_76694')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_57.html#inst_tag_76695"  onclick="showContent('inst_tag_76695')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_57.html#inst_tag_76696"  onclick="showContent('inst_tag_76696')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_57.html#inst_tag_76697"  onclick="showContent('inst_tag_76697')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_57.html#inst_tag_76698"  onclick="showContent('inst_tag_76698')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_58.html#inst_tag_76699"  onclick="showContent('inst_tag_76699')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_58.html#inst_tag_76700"  onclick="showContent('inst_tag_76700')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_58.html#inst_tag_76701"  onclick="showContent('inst_tag_76701')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_58.html#inst_tag_76702"  onclick="showContent('inst_tag_76702')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_58.html#inst_tag_76703"  onclick="showContent('inst_tag_76703')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_58.html#inst_tag_76704"  onclick="showContent('inst_tag_76704')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_58.html#inst_tag_76705"  onclick="showContent('inst_tag_76705')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_58.html#inst_tag_76706"  onclick="showContent('inst_tag_76706')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_58.html#inst_tag_76707"  onclick="showContent('inst_tag_76707')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_58.html#inst_tag_76708"  onclick="showContent('inst_tag_76708')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_58.html#inst_tag_76709"  onclick="showContent('inst_tag_76709')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_59.html#inst_tag_76710"  onclick="showContent('inst_tag_76710')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_59.html#inst_tag_76711"  onclick="showContent('inst_tag_76711')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_59.html#inst_tag_76712"  onclick="showContent('inst_tag_76712')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_59.html#inst_tag_76713"  onclick="showContent('inst_tag_76713')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_59.html#inst_tag_76714"  onclick="showContent('inst_tag_76714')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_59.html#inst_tag_76715"  onclick="showContent('inst_tag_76715')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_59.html#inst_tag_76716"  onclick="showContent('inst_tag_76716')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_59.html#inst_tag_76717"  onclick="showContent('inst_tag_76717')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_59.html#inst_tag_76718"  onclick="showContent('inst_tag_76718')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_59.html#inst_tag_76719"  onclick="showContent('inst_tag_76719')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_59.html#inst_tag_76720"  onclick="showContent('inst_tag_76720')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_60.html#inst_tag_76721"  onclick="showContent('inst_tag_76721')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_60.html#inst_tag_76722"  onclick="showContent('inst_tag_76722')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_60.html#inst_tag_76723"  onclick="showContent('inst_tag_76723')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_60.html#inst_tag_76724"  onclick="showContent('inst_tag_76724')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_60.html#inst_tag_76725"  onclick="showContent('inst_tag_76725')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_60.html#inst_tag_76726"  onclick="showContent('inst_tag_76726')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_60.html#inst_tag_76727"  onclick="showContent('inst_tag_76727')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_60.html#inst_tag_76728"  onclick="showContent('inst_tag_76728')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_60.html#inst_tag_76729"  onclick="showContent('inst_tag_76729')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_60.html#inst_tag_76730"  onclick="showContent('inst_tag_76730')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_60.html#inst_tag_76731"  onclick="showContent('inst_tag_76731')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_61.html#inst_tag_76732"  onclick="showContent('inst_tag_76732')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_61.html#inst_tag_76733"  onclick="showContent('inst_tag_76733')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_61.html#inst_tag_76734"  onclick="showContent('inst_tag_76734')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_61.html#inst_tag_76735"  onclick="showContent('inst_tag_76735')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_61.html#inst_tag_76736"  onclick="showContent('inst_tag_76736')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_61.html#inst_tag_76737"  onclick="showContent('inst_tag_76737')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_61.html#inst_tag_76738"  onclick="showContent('inst_tag_76738')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_61.html#inst_tag_76739"  onclick="showContent('inst_tag_76739')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_61.html#inst_tag_76740"  onclick="showContent('inst_tag_76740')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_61.html#inst_tag_76741"  onclick="showContent('inst_tag_76741')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_61.html#inst_tag_76742"  onclick="showContent('inst_tag_76742')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_62.html#inst_tag_76743"  onclick="showContent('inst_tag_76743')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_62.html#inst_tag_76744"  onclick="showContent('inst_tag_76744')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_62.html#inst_tag_76745"  onclick="showContent('inst_tag_76745')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_62.html#inst_tag_76746"  onclick="showContent('inst_tag_76746')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_62.html#inst_tag_76747"  onclick="showContent('inst_tag_76747')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_62.html#inst_tag_76748"  onclick="showContent('inst_tag_76748')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_62.html#inst_tag_76749"  onclick="showContent('inst_tag_76749')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_62.html#inst_tag_76750"  onclick="showContent('inst_tag_76750')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_62.html#inst_tag_76751"  onclick="showContent('inst_tag_76751')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_62.html#inst_tag_76752"  onclick="showContent('inst_tag_76752')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_62.html#inst_tag_76753"  onclick="showContent('inst_tag_76753')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_63.html#inst_tag_76754"  onclick="showContent('inst_tag_76754')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_63.html#inst_tag_76755"  onclick="showContent('inst_tag_76755')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_63.html#inst_tag_76756"  onclick="showContent('inst_tag_76756')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_63.html#inst_tag_76757"  onclick="showContent('inst_tag_76757')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_63.html#inst_tag_76758"  onclick="showContent('inst_tag_76758')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_63.html#inst_tag_76759"  onclick="showContent('inst_tag_76759')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_63.html#inst_tag_76760"  onclick="showContent('inst_tag_76760')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_63.html#inst_tag_76761"  onclick="showContent('inst_tag_76761')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_63.html#inst_tag_76762"  onclick="showContent('inst_tag_76762')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_63.html#inst_tag_76763"  onclick="showContent('inst_tag_76763')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_63.html#inst_tag_76764"  onclick="showContent('inst_tag_76764')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_64.html#inst_tag_76765"  onclick="showContent('inst_tag_76765')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_64.html#inst_tag_76766"  onclick="showContent('inst_tag_76766')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_64.html#inst_tag_76767"  onclick="showContent('inst_tag_76767')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_64.html#inst_tag_76768"  onclick="showContent('inst_tag_76768')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_64.html#inst_tag_76769"  onclick="showContent('inst_tag_76769')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_64.html#inst_tag_76770"  onclick="showContent('inst_tag_76770')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_64.html#inst_tag_76771"  onclick="showContent('inst_tag_76771')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_64.html#inst_tag_76772"  onclick="showContent('inst_tag_76772')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_64.html#inst_tag_76773"  onclick="showContent('inst_tag_76773')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_64.html#inst_tag_76774"  onclick="showContent('inst_tag_76774')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_64.html#inst_tag_76775"  onclick="showContent('inst_tag_76775')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_65.html#inst_tag_76776"  onclick="showContent('inst_tag_76776')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_65.html#inst_tag_76777"  onclick="showContent('inst_tag_76777')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_65.html#inst_tag_76778"  onclick="showContent('inst_tag_76778')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_65.html#inst_tag_76779"  onclick="showContent('inst_tag_76779')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_65.html#inst_tag_76780"  onclick="showContent('inst_tag_76780')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_65.html#inst_tag_76781"  onclick="showContent('inst_tag_76781')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_65.html#inst_tag_76782"  onclick="showContent('inst_tag_76782')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_65.html#inst_tag_76783"  onclick="showContent('inst_tag_76783')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_65.html#inst_tag_76784"  onclick="showContent('inst_tag_76784')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_65.html#inst_tag_76785"  onclick="showContent('inst_tag_76785')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_65.html#inst_tag_76786"  onclick="showContent('inst_tag_76786')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_66.html#inst_tag_76787"  onclick="showContent('inst_tag_76787')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_66.html#inst_tag_76788"  onclick="showContent('inst_tag_76788')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_66.html#inst_tag_76789"  onclick="showContent('inst_tag_76789')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_66.html#inst_tag_76790"  onclick="showContent('inst_tag_76790')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_66.html#inst_tag_76791"  onclick="showContent('inst_tag_76791')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_66.html#inst_tag_76792"  onclick="showContent('inst_tag_76792')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_66.html#inst_tag_76793"  onclick="showContent('inst_tag_76793')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_66.html#inst_tag_76794"  onclick="showContent('inst_tag_76794')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_66.html#inst_tag_76795"  onclick="showContent('inst_tag_76795')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_66.html#inst_tag_76796"  onclick="showContent('inst_tag_76796')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_66.html#inst_tag_76797"  onclick="showContent('inst_tag_76797')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_67.html#inst_tag_76798"  onclick="showContent('inst_tag_76798')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_67.html#inst_tag_76799"  onclick="showContent('inst_tag_76799')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_67.html#inst_tag_76800"  onclick="showContent('inst_tag_76800')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_67.html#inst_tag_76801"  onclick="showContent('inst_tag_76801')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_67.html#inst_tag_76802"  onclick="showContent('inst_tag_76802')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_67.html#inst_tag_76803"  onclick="showContent('inst_tag_76803')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_67.html#inst_tag_76804"  onclick="showContent('inst_tag_76804')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_67.html#inst_tag_76805"  onclick="showContent('inst_tag_76805')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_67.html#inst_tag_76806"  onclick="showContent('inst_tag_76806')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_67.html#inst_tag_76807"  onclick="showContent('inst_tag_76807')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_67.html#inst_tag_76808"  onclick="showContent('inst_tag_76808')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_68.html#inst_tag_76809"  onclick="showContent('inst_tag_76809')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_68.html#inst_tag_76810"  onclick="showContent('inst_tag_76810')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_68.html#inst_tag_76811"  onclick="showContent('inst_tag_76811')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_68.html#inst_tag_76812"  onclick="showContent('inst_tag_76812')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_68.html#inst_tag_76813"  onclick="showContent('inst_tag_76813')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_68.html#inst_tag_76814"  onclick="showContent('inst_tag_76814')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_68.html#inst_tag_76815"  onclick="showContent('inst_tag_76815')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_68.html#inst_tag_76816"  onclick="showContent('inst_tag_76816')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_68.html#inst_tag_76817"  onclick="showContent('inst_tag_76817')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_68.html#inst_tag_76818"  onclick="showContent('inst_tag_76818')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_68.html#inst_tag_76819"  onclick="showContent('inst_tag_76819')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_69.html#inst_tag_76820"  onclick="showContent('inst_tag_76820')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_69.html#inst_tag_76821"  onclick="showContent('inst_tag_76821')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_69.html#inst_tag_76822"  onclick="showContent('inst_tag_76822')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_69.html#inst_tag_76823"  onclick="showContent('inst_tag_76823')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_69.html#inst_tag_76824"  onclick="showContent('inst_tag_76824')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_69.html#inst_tag_76825"  onclick="showContent('inst_tag_76825')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_69.html#inst_tag_76826"  onclick="showContent('inst_tag_76826')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_69.html#inst_tag_76827"  onclick="showContent('inst_tag_76827')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_69.html#inst_tag_76828"  onclick="showContent('inst_tag_76828')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_69.html#inst_tag_76829"  onclick="showContent('inst_tag_76829')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_69.html#inst_tag_76830"  onclick="showContent('inst_tag_76830')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_70.html#inst_tag_76831"  onclick="showContent('inst_tag_76831')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_70.html#inst_tag_76832"  onclick="showContent('inst_tag_76832')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_70.html#inst_tag_76833"  onclick="showContent('inst_tag_76833')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_70.html#inst_tag_76834"  onclick="showContent('inst_tag_76834')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_70.html#inst_tag_76835"  onclick="showContent('inst_tag_76835')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_70.html#inst_tag_76836"  onclick="showContent('inst_tag_76836')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_70.html#inst_tag_76837"  onclick="showContent('inst_tag_76837')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_70.html#inst_tag_76838"  onclick="showContent('inst_tag_76838')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_70.html#inst_tag_76839"  onclick="showContent('inst_tag_76839')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_70.html#inst_tag_76840"  onclick="showContent('inst_tag_76840')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_70.html#inst_tag_76841"  onclick="showContent('inst_tag_76841')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_71.html#inst_tag_76842"  onclick="showContent('inst_tag_76842')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_71.html#inst_tag_76843"  onclick="showContent('inst_tag_76843')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_71.html#inst_tag_76844"  onclick="showContent('inst_tag_76844')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_71.html#inst_tag_76845"  onclick="showContent('inst_tag_76845')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_71.html#inst_tag_76846"  onclick="showContent('inst_tag_76846')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_71.html#inst_tag_76847"  onclick="showContent('inst_tag_76847')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_71.html#inst_tag_76848"  onclick="showContent('inst_tag_76848')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_71.html#inst_tag_76849"  onclick="showContent('inst_tag_76849')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_71.html#inst_tag_76850"  onclick="showContent('inst_tag_76850')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_71.html#inst_tag_76851"  onclick="showContent('inst_tag_76851')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_71.html#inst_tag_76852"  onclick="showContent('inst_tag_76852')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_72.html#inst_tag_76853"  onclick="showContent('inst_tag_76853')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_72.html#inst_tag_76854"  onclick="showContent('inst_tag_76854')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_72.html#inst_tag_76855"  onclick="showContent('inst_tag_76855')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_72.html#inst_tag_76856"  onclick="showContent('inst_tag_76856')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_72.html#inst_tag_76857"  onclick="showContent('inst_tag_76857')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_72.html#inst_tag_76858"  onclick="showContent('inst_tag_76858')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_72.html#inst_tag_76859"  onclick="showContent('inst_tag_76859')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_72.html#inst_tag_76860"  onclick="showContent('inst_tag_76860')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_72.html#inst_tag_76861"  onclick="showContent('inst_tag_76861')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_72.html#inst_tag_76862"  onclick="showContent('inst_tag_76862')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_72.html#inst_tag_76863"  onclick="showContent('inst_tag_76863')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_73.html#inst_tag_76864"  onclick="showContent('inst_tag_76864')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_73.html#inst_tag_76865"  onclick="showContent('inst_tag_76865')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_73.html#inst_tag_76866"  onclick="showContent('inst_tag_76866')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_73.html#inst_tag_76867"  onclick="showContent('inst_tag_76867')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_73.html#inst_tag_76868"  onclick="showContent('inst_tag_76868')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_73.html#inst_tag_76869"  onclick="showContent('inst_tag_76869')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_73.html#inst_tag_76870"  onclick="showContent('inst_tag_76870')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_73.html#inst_tag_76871"  onclick="showContent('inst_tag_76871')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_73.html#inst_tag_76872"  onclick="showContent('inst_tag_76872')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_73.html#inst_tag_76873"  onclick="showContent('inst_tag_76873')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_73.html#inst_tag_76874"  onclick="showContent('inst_tag_76874')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_74.html#inst_tag_76875"  onclick="showContent('inst_tag_76875')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_74.html#inst_tag_76876"  onclick="showContent('inst_tag_76876')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_74.html#inst_tag_76877"  onclick="showContent('inst_tag_76877')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_74.html#inst_tag_76878"  onclick="showContent('inst_tag_76878')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_74.html#inst_tag_76879"  onclick="showContent('inst_tag_76879')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_74.html#inst_tag_76880"  onclick="showContent('inst_tag_76880')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_74.html#inst_tag_76881"  onclick="showContent('inst_tag_76881')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_74.html#inst_tag_76882"  onclick="showContent('inst_tag_76882')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_74.html#inst_tag_76883"  onclick="showContent('inst_tag_76883')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_74.html#inst_tag_76884"  onclick="showContent('inst_tag_76884')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_74.html#inst_tag_76885"  onclick="showContent('inst_tag_76885')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_75.html#inst_tag_76886"  onclick="showContent('inst_tag_76886')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_75.html#inst_tag_76887"  onclick="showContent('inst_tag_76887')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_75.html#inst_tag_76888"  onclick="showContent('inst_tag_76888')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_75.html#inst_tag_76889"  onclick="showContent('inst_tag_76889')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_75.html#inst_tag_76890"  onclick="showContent('inst_tag_76890')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_75.html#inst_tag_76891"  onclick="showContent('inst_tag_76891')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_75.html#inst_tag_76892"  onclick="showContent('inst_tag_76892')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_75.html#inst_tag_76893"  onclick="showContent('inst_tag_76893')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_75.html#inst_tag_76894"  onclick="showContent('inst_tag_76894')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_75.html#inst_tag_76895"  onclick="showContent('inst_tag_76895')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_75.html#inst_tag_76896"  onclick="showContent('inst_tag_76896')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_76.html#inst_tag_76897"  onclick="showContent('inst_tag_76897')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_76.html#inst_tag_76898"  onclick="showContent('inst_tag_76898')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_76.html#inst_tag_76899"  onclick="showContent('inst_tag_76899')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_76.html#inst_tag_76900"  onclick="showContent('inst_tag_76900')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_76.html#inst_tag_76901"  onclick="showContent('inst_tag_76901')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_76.html#inst_tag_76902"  onclick="showContent('inst_tag_76902')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_76.html#inst_tag_76903"  onclick="showContent('inst_tag_76903')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_76.html#inst_tag_76904"  onclick="showContent('inst_tag_76904')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_76.html#inst_tag_76905"  onclick="showContent('inst_tag_76905')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_76.html#inst_tag_76906"  onclick="showContent('inst_tag_76906')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_76.html#inst_tag_76907"  onclick="showContent('inst_tag_76907')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_77.html#inst_tag_76908"  onclick="showContent('inst_tag_76908')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_77.html#inst_tag_76909"  onclick="showContent('inst_tag_76909')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_77.html#inst_tag_76910"  onclick="showContent('inst_tag_76910')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_77.html#inst_tag_76911"  onclick="showContent('inst_tag_76911')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_77.html#inst_tag_76912"  onclick="showContent('inst_tag_76912')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_77.html#inst_tag_76913"  onclick="showContent('inst_tag_76913')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_77.html#inst_tag_76914"  onclick="showContent('inst_tag_76914')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_77.html#inst_tag_76915"  onclick="showContent('inst_tag_76915')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_77.html#inst_tag_76916"  onclick="showContent('inst_tag_76916')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_77.html#inst_tag_76917"  onclick="showContent('inst_tag_76917')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_77.html#inst_tag_76918"  onclick="showContent('inst_tag_76918')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_78.html#inst_tag_76919"  onclick="showContent('inst_tag_76919')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_78.html#inst_tag_76920"  onclick="showContent('inst_tag_76920')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_78.html#inst_tag_76921"  onclick="showContent('inst_tag_76921')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_78.html#inst_tag_76922"  onclick="showContent('inst_tag_76922')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_78.html#inst_tag_76923"  onclick="showContent('inst_tag_76923')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_78.html#inst_tag_76924"  onclick="showContent('inst_tag_76924')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_78.html#inst_tag_76925"  onclick="showContent('inst_tag_76925')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_78.html#inst_tag_76926"  onclick="showContent('inst_tag_76926')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_78.html#inst_tag_76927"  onclick="showContent('inst_tag_76927')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_78.html#inst_tag_76928"  onclick="showContent('inst_tag_76928')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_78.html#inst_tag_76929"  onclick="showContent('inst_tag_76929')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDLEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_79.html#inst_tag_76930"  onclick="showContent('inst_tag_76930')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDLEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_79.html#inst_tag_76931"  onclick="showContent('inst_tag_76931')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SRPDETIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_79.html#inst_tag_76932"  onclick="showContent('inst_tag_76932')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SRPDETIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_79.html#inst_tag_76933"  onclick="showContent('inst_tag_76933')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LOCSOFIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_79.html#inst_tag_76934"  onclick="showContent('inst_tag_76934')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LOCSOFIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_79.html#inst_tag_76935"  onclick="showContent('inst_tag_76935')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSERRIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_79.html#inst_tag_76936"  onclick="showContent('inst_tag_76936')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSERRIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_79.html#inst_tag_76937"  onclick="showContent('inst_tag_76937')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PERIPHIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_79.html#inst_tag_76938"  onclick="showContent('inst_tag_76938')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PERIPHIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_79.html#inst_tag_76939"  onclick="showContent('inst_tag_76939')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDCHANGEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_79.html#inst_tag_76940"  onclick="showContent('inst_tag_76940')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDCHANGEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_80.html#inst_tag_76941"  onclick="showContent('inst_tag_76941')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HOSTDISCONIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_80.html#inst_tag_76942"  onclick="showContent('inst_tag_76942')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HOSTDISCONIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_80.html#inst_tag_76943"  onclick="showContent('inst_tag_76943')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BSE0SRPIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_80.html#inst_tag_76944"  onclick="showContent('inst_tag_76944')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BSE0SRPIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_80.html#inst_tag_76945"  onclick="showContent('inst_tag_76945')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESETIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_80.html#inst_tag_76946"  onclick="showContent('inst_tag_76946')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESETIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_80.html#inst_tag_76947"  onclick="showContent('inst_tag_76947')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSMODEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_80.html#inst_tag_76948"  onclick="showContent('inst_tag_76948')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSMODEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_80.html#inst_tag_76949"  onclick="showContent('inst_tag_76949')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_80.html#inst_tag_76950"  onclick="showContent('inst_tag_76950')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_80.html#inst_tag_76951"  onclick="showContent('inst_tag_76951')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_81.html#inst_tag_76952"  onclick="showContent('inst_tag_76952')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_81.html#inst_tag_76953"  onclick="showContent('inst_tag_76953')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ENTERHM_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_81.html#inst_tag_76954"  onclick="showContent('inst_tag_76954')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ENTERHM_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_81.html#inst_tag_76955"  onclick="showContent('inst_tag_76955')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUTPNGIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_81.html#inst_tag_76956"  onclick="showContent('inst_tag_76956')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUTPNGIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_81.html#inst_tag_76957"  onclick="showContent('inst_tag_76957')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_INNAK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_81.html#inst_tag_76958"  onclick="showContent('inst_tag_76958')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_INNAK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_81.html#inst_tag_76959"  onclick="showContent('inst_tag_76959')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIHOSTDISCON_USB.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_81.html#inst_tag_76960"  onclick="showContent('inst_tag_76960')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIIDDIG_USB.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_81.html#inst_tag_76961"  onclick="showContent('inst_tag_76961')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIVBUSVALID_USB.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_81.html#inst_tag_76962"  onclick="showContent('inst_tag_76962')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIAVALID_USB.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_82.html#inst_tag_76963"  onclick="showContent('inst_tag_76963')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIBVALID_USB.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_82.html#inst_tag_76964"  onclick="showContent('inst_tag_76964')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMISESSEND_USB.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_82.html#inst_tag_76965"  onclick="showContent('inst_tag_76965')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOFIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_82.html#inst_tag_76966"  onclick="showContent('inst_tag_76966')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOFIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_82.html#inst_tag_76967"  onclick="showContent('inst_tag_76967')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_82.html#inst_tag_76968"  onclick="showContent('inst_tag_76968')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_82.html#inst_tag_76969"  onclick="showContent('inst_tag_76969')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_82.html#inst_tag_76970"  onclick="showContent('inst_tag_76970')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_82.html#inst_tag_76971"  onclick="showContent('inst_tag_76971')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCSENDSOF_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_82.html#inst_tag_76972"  onclick="showContent('inst_tag_76972')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCSENDSOF_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_82.html#inst_tag_76973"  onclick="showContent('inst_tag_76973')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SETTOKEN_IRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_83.html#inst_tag_76974"  onclick="showContent('inst_tag_76974')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SETTOKEN_IRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_83.html#inst_tag_76975"  onclick="showContent('inst_tag_76975')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ISOSOFPULSEREQUP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_83.html#inst_tag_76976"  onclick="showContent('inst_tag_76976')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ISOSOFPULSEREQUP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_83.html#inst_tag_76977"  onclick="showContent('inst_tag_76977')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPMIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_83.html#inst_tag_76978"  onclick="showContent('inst_tag_76978')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPMIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_83.html#inst_tag_76979"  onclick="showContent('inst_tag_76979')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPREQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_83.html#inst_tag_76980"  onclick="showContent('inst_tag_76980')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPREQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_83.html#inst_tag_76981"  onclick="showContent('inst_tag_76981')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DISCON_USB.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_83.html#inst_tag_76982"  onclick="showContent('inst_tag_76982')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESET_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_83.html#inst_tag_76983"  onclick="showContent('inst_tag_76983')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UPSTREN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_83.html#inst_tag_76984"  onclick="showContent('inst_tag_76984')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_84.html#inst_tag_76985"  onclick="showContent('inst_tag_76985')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_84.html#inst_tag_76986"  onclick="showContent('inst_tag_76986')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_84.html#inst_tag_76987"  onclick="showContent('inst_tag_76987')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_84.html#inst_tag_76988"  onclick="showContent('inst_tag_76988')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_84.html#inst_tag_76989"  onclick="showContent('inst_tag_76989')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_84.html#inst_tag_76990"  onclick="showContent('inst_tag_76990')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CLRBHNPEN_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_84.html#inst_tag_76991"  onclick="showContent('inst_tag_76991')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CLRBHNPEN_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_84.html#inst_tag_76992"  onclick="showContent('inst_tag_76992')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ADP_CHANGE_ACK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_84.html#inst_tag_76993"  onclick="showContent('inst_tag_76993')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ADP_CHANGE_ACK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_84.html#inst_tag_76994"  onclick="showContent('inst_tag_76994')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SLEEPM_EN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_84.html#inst_tag_76995"  onclick="showContent('inst_tag_76995')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPENDM_EN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_85.html#inst_tag_76996"  onclick="showContent('inst_tag_76996')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WAKESRC_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_85.html#inst_tag_76997"  onclick="showContent('inst_tag_76997')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSDISABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_85.html#inst_tag_76998"  onclick="showContent('inst_tag_76998')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SIGRSUM_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_85.html#inst_tag_76999"  onclick="showContent('inst_tag_76999')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SIGRSUMCLR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_85.html#inst_tag_77000"  onclick="showContent('inst_tag_77000')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRSTSIG_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_85.html#inst_tag_77001"  onclick="showContent('inst_tag_77001')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRSTSIGCLR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_85.html#inst_tag_77002"  onclick="showContent('inst_tag_77002')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WAKEUP_USB.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_85.html#inst_tag_77003"  onclick="showContent('inst_tag_77003')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_NYET_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_85.html#inst_tag_77004"  onclick="showContent('inst_tag_77004')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_USBIRQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_85.html#inst_tag_77005"  onclick="showContent('inst_tag_77005')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_AUTO_ENTRY_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_85.html#inst_tag_77006"  onclick="showContent('inst_tag_77006')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPENDM_REQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_86.html#inst_tag_77007"  onclick="showContent('inst_tag_77007')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SLEEPM_REQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_86.html#inst_tag_77008"  onclick="showContent('inst_tag_77008')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LSMODE_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_86.html#inst_tag_77009"  onclick="showContent('inst_tag_77009')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_86.html#inst_tag_77010"  onclick="showContent('inst_tag_77010')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_86.html#inst_tag_77011"  onclick="showContent('inst_tag_77011')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMIBVALID_UP.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_86.html#inst_tag_77012"  onclick="showContent('inst_tag_77012')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_ADP_PROBE_ANA_UP.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_86.html#inst_tag_77013"  onclick="showContent('inst_tag_77013')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_ADP_SENSE_ANA_UP.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_86.html#inst_tag_77014"  onclick="showContent('inst_tag_77014')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DCD_COMP_STS_UP.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_86.html#inst_tag_77015"  onclick="showContent('inst_tag_77015')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DM_VDAT_REF_COMP_STS_UP.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_86.html#inst_tag_77016"  onclick="showContent('inst_tag_77016')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DM_VLGC_COMP_STS_UP.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_86.html#inst_tag_77017"  onclick="showContent('inst_tag_77017')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DP_VDAT_REF_COMP_STS_UP.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_87.html#inst_tag_77018"  onclick="showContent('inst_tag_77018')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_A_COMP_STS_UP.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_87.html#inst_tag_77019"  onclick="showContent('inst_tag_77019')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_B_COMP_STS_UP.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_87.html#inst_tag_77020"  onclick="showContent('inst_tag_77020')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_C_COMP_STS_UP.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_87.html#inst_tag_77021"  onclick="showContent('inst_tag_77021')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMISESSEND_UP.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_87.html#inst_tag_77022"  onclick="showContent('inst_tag_77022')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_FLOAT_COMP_STS_UP.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_87.html#inst_tag_77023"  onclick="showContent('inst_tag_77023')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_GND_COMP_STS_UP.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_87.html#inst_tag_77024"  onclick="showContent('inst_tag_77024')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMILINESTATE1_UP.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_87.html#inst_tag_77025"  onclick="showContent('inst_tag_77025')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMILINESTATE0_UP.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_87.html#inst_tag_77026"  onclick="showContent('inst_tag_77026')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WUINTREQ_UP.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_87.html#inst_tag_77027"  onclick="showContent('inst_tag_77027')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSFAULT_UP.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_87.html#inst_tag_77028"  onclick="showContent('inst_tag_77028')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_88.html#inst_tag_77029"  onclick="showContent('inst_tag_77029')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_88.html#inst_tag_77030"  onclick="showContent('inst_tag_77030')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_TSFR_RDATA_REQ_UP.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_88.html#inst_tag_77031"  onclick="showContent('inst_tag_77031')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_RX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_88.html#inst_tag_77032"  onclick="showContent('inst_tag_77032')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_RX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_88.html#inst_tag_77033"  onclick="showContent('inst_tag_77033')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_TX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_88.html#inst_tag_77034"  onclick="showContent('inst_tag_77034')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_TX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_88.html#inst_tag_77035"  onclick="showContent('inst_tag_77035')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_88.html#inst_tag_77036"  onclick="showContent('inst_tag_77036')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_88.html#inst_tag_77037"  onclick="showContent('inst_tag_77037')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_88.html#inst_tag_77038"  onclick="showContent('inst_tag_77038')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[1].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_88.html#inst_tag_77039"  onclick="showContent('inst_tag_77039')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[2].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_89.html#inst_tag_77040"  onclick="showContent('inst_tag_77040')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[3].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_89.html#inst_tag_77041"  onclick="showContent('inst_tag_77041')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_SFRS_RST_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_89.html#inst_tag_77042"  onclick="showContent('inst_tag_77042')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_SFRS_RST_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_89.html#inst_tag_77043"  onclick="showContent('inst_tag_77043')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_89.html#inst_tag_77044"  onclick="showContent('inst_tag_77044')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_89.html#inst_tag_77045"  onclick="showContent('inst_tag_77045')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_0.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_89.html#inst_tag_77046"  onclick="showContent('inst_tag_77046')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_1.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_89.html#inst_tag_77047"  onclick="showContent('inst_tag_77047')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_2.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_89.html#inst_tag_77048"  onclick="showContent('inst_tag_77048')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOF_RCV_DISABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_89.html#inst_tag_77049"  onclick="showContent('inst_tag_77049')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_89.html#inst_tag_77050"  onclick="showContent('inst_tag_77050')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_90.html#inst_tag_77051"  onclick="showContent('inst_tag_77051')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIIDDIG_5K.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_90.html#inst_tag_77052"  onclick="showContent('inst_tag_77052')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMILINESTATE_5K.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_90.html#inst_tag_77053"  onclick="showContent('inst_tag_77053')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIVBUSVALID_5K.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_90.html#inst_tag_77054"  onclick="showContent('inst_tag_77054')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIAVALID_5K.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_90.html#inst_tag_77055"  onclick="showContent('inst_tag_77055')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPID_ACK_5K.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_90.html#inst_tag_77056"  onclick="showContent('inst_tag_77056')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPDP_ACK_5K.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_90.html#inst_tag_77057"  onclick="showContent('inst_tag_77057')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPVBUS_ACK_5K.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_90.html#inst_tag_77058"  onclick="showContent('inst_tag_77058')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPID_UTMI.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_90.html#inst_tag_77059"  onclick="showContent('inst_tag_77059')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPDP_UTMI.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_90.html#inst_tag_77060"  onclick="showContent('inst_tag_77060')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPVBUS_UTMI.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_90.html#inst_tag_77061"  onclick="showContent('inst_tag_77061')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_WUINTREQ_UP.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_91.html#inst_tag_77062"  onclick="showContent('inst_tag_77062')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_RESET.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_91.html#inst_tag_77063"  onclick="showContent('inst_tag_77063')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_DATABUS_RESET.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_91.html#inst_tag_77064"  onclick="showContent('inst_tag_77064')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_ADDR_REQ_REF.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_91.html#inst_tag_77065"  onclick="showContent('inst_tag_77065')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_WDATA_REQ_REF.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_91.html#inst_tag_77066"  onclick="showContent('inst_tag_77066')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_RSTB_REF.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_91.html#inst_tag_77067"  onclick="showContent('inst_tag_77067')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_UTMISLEEPM_BIST_REF.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1144_91.html#inst_tag_77068"  onclick="showContent('inst_tag_77068')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_SLEEPM_REFCLK.U_CDNS_SYNCFLOP<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_cdnsdru_datasync_v1'>
<a name="Line"></a>
Line Coverage for Module : <a name="453080961"></a>
<a href="mod1144.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76061_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_mii_bridge.gen_rgmii.i_rgmii.i_cdnsdru_datasync_v1_gmii_gigabit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76062_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76063_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76064_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_col</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76065_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_crs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76066_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76069_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76070_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_new_pause_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76071_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76072_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_tx_lpi_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76073_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_dma_tx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76074_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76075_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_spec_add1_active.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76076_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_rx_dv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76077_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_apply_bp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76078_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_sof_tx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76079_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_safe_to_sample.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76080_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76081_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_one_step_sync_mode</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76082_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_oss_correction_field</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76083_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_cdnsdru_datasync_v1_tsu_hold[0]</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76084_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.i_tog_det_ets_upd.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76085_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76086_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76087_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76088_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76089_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76090_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pfc_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76091_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ext_rxq_sel_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76092_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_filter.i_cdnsdru_datasync_v1_tx_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76094_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_edma_sync_toggle_detect_rx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76095_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_gem_rx_per_queue_flush.gen_fill_lvl_breached_sync[0].i_fill_lvl_breached_sync_rx</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76096_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_has_dma.i_edma_sync_toggle_detect_dma_rx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76097_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_cdnsdru_datasync_v1_sof_rx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76098_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76099_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_rx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76100_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76101_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76102_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76103_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76104_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76105_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76106_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76107_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_rx_lockup_detect.i_edma_sync_toggle_detect_cnt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76108_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76109_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_ext_interrupt_in.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76110_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_mdio_in</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76111_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76112_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76113_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_pause_time_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76114_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_coll_occured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76115_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76116_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_buff_not_rdy.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76117_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76118_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_dma_go</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76120_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76121_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76124_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_pfc_negotiate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76126_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_lpi_indicate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76127_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_wol.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76128_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76129_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76130_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76132_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_axi_xaction_out</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76133_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76134_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76135_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76136_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76137_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76138_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76139_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_full_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76140_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_part_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76141_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76142_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.gen_pkt_xfers[0].i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76143_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76144_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76145_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v11</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76146_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v13</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76147_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v14</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76148_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v15</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76149_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76150_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76151_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76152_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_done_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76153_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_captured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76155_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_dma_addr_or_mask.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76156_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_rx_pkt_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76157_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_pkt_done_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76158_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76159_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76160_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_edma_sync_toggle_detect_trigger_dma_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76161_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76162_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76163_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_receive_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76164_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_rx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76165_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76166_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_transmit_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76167_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_start_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76168_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_halt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76169_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76170_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76171_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76172_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76173_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76174_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_lockup_count_en.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76175_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76176_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_tx_lockup_det[0].i_sync_lockup_timer_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76177_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76178_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76179_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76180_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76181_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76182_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76183_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit1_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76184_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit2_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76185_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit0_rxclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76186_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit3_rxclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76187_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76188_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76189_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CLROUTBSY_SETUP_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76190_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CLROUTBSY_SETUP_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76191_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76192_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76193_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76194_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76195_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76196_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76197_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76198_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76199_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76200_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76201_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76202_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76203_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76204_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76205_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTIN_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76206_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTIN_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76207_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTOUT_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76208_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTOUT_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76209_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETOUTBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76210_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETOUTBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76211_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETINBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76212_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETINBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76213_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBOUTBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76214_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBOUTBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76215_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBINBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76216_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBINBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76217_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76218_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76219_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76220_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76221_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76222_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76223_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76224_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76225_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCETLPM_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76226_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCETLPM_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76227_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSETTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76228_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSETTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76229_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCCLRTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76230_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCCLRTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76231_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CHGSETUP_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76232_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CHGSETUP_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76233_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETADDR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76234_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETADDR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76235_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEREQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76236_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEREQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76237_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEERR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76238_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEERR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76239_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODENAK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76240_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODENAK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76241_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETUPACK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76242_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETUPACK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76243_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76244_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76245_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[1].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76246_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[2].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76247_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76248_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0VAL.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76249_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SFREP0TOGGLEIN.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76250_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SFREP0TOGGLEOUT.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76251_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76252_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76253_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76254_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76255_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76256_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76257_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76258_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76259_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76260_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76261_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76262_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76263_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76264_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76265_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76266_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76267_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76268_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76269_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76270_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76271_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76272_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76273_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76274_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76275_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76276_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76277_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76278_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76279_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76280_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76281_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76282_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76283_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76284_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76285_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76286_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76287_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76288_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76289_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76290_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76291_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76292_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76293_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76294_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76295_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76296_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76297_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76298_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76299_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76300_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76301_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76302_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76303_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76304_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76305_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76306_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76307_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76308_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76309_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76310_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76311_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76312_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76313_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76314_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76315_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76316_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76317_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76318_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76319_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76320_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76321_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76322_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76323_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76324_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76325_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76326_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76327_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76328_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76329_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76330_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76331_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76332_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76333_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76334_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76335_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76336_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76337_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76338_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76339_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76340_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76341_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76342_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76343_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76344_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76345_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76346_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76347_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76348_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76349_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76350_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76351_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76352_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76353_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76354_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76355_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76356_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76357_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76358_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76359_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76360_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76361_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76362_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76363_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76364_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76365_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76366_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76367_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76368_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76369_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76370_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76371_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76372_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76373_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76374_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76375_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76376_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76377_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76378_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76379_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76380_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76381_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76382_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76383_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76384_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76385_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76386_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76387_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76388_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76389_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76390_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76391_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76392_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76393_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76394_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76395_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76396_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76397_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76398_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76399_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76400_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76401_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76402_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76403_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76404_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76405_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76406_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76407_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76408_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76409_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76410_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76411_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76412_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76413_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76414_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76415_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76416_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76417_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76418_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76419_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76420_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76421_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76422_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76423_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76424_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76425_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76426_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76427_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76428_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76429_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76430_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76431_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76432_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76433_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76434_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76435_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76436_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76437_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76438_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76439_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76440_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76441_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76442_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76443_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76444_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76445_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76446_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76447_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76448_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76449_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76450_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76451_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76452_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76453_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76454_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76455_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76456_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76457_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76458_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76459_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76460_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76461_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76462_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76463_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76464_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76465_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76466_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76467_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76468_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76469_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76470_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76471_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76472_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76473_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76474_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76475_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76476_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76477_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76478_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76479_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76480_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76481_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76482_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76483_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76484_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76485_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76486_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76487_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76488_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76489_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76490_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76491_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76492_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76493_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76494_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76495_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76496_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76497_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76498_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76499_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76500_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76501_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76502_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76503_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76504_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76505_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76506_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76507_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76508_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76509_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76510_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76511_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76512_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76513_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76514_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76515_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76516_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76517_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76518_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76519_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76520_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76521_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76522_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76523_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76524_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76525_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76526_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76527_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76528_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76529_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76530_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76531_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76532_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76533_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76534_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76535_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76536_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76537_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76538_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76539_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76540_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76541_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76542_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76543_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76544_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76545_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76546_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76547_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76548_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76549_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76550_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76551_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76552_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76553_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76554_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76555_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76556_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76557_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76558_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76559_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76560_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76561_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76562_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76563_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76564_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76565_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76566_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76567_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76568_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76569_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76570_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76571_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76572_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76573_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76574_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76575_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76576_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76577_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76578_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76579_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76580_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76581_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76582_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76583_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76584_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76585_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76586_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76587_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76588_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76589_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76590_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76591_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76592_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76593_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76594_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76595_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76596_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76597_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76598_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76599_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76600_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76601_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76602_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76603_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76604_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76605_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76606_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76607_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76608_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76609_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76610_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76611_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76612_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76613_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76614_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76615_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76616_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76617_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76618_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76619_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76620_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76621_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76622_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76623_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76624_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76625_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76626_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76627_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76628_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76629_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76630_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76631_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76632_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76633_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76634_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76635_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76636_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76637_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76638_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76639_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76640_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76641_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76642_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76643_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76644_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76645_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76646_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76647_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76648_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76649_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76650_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76651_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76652_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76653_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76654_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76655_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76656_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76657_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76658_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76659_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76660_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76661_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76662_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76663_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76664_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76665_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76666_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76667_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76668_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76669_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76670_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76671_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76672_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76673_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76674_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76675_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76676_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76677_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76678_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76679_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76680_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76681_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76682_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76683_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76684_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76685_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76686_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76687_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76688_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76689_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76690_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76691_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76692_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76693_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76694_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76695_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76696_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76697_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76698_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76699_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76700_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76701_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76702_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76703_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76704_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76705_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76706_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76707_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76708_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76709_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76710_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76711_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76712_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76713_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76714_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76715_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76716_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76717_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76718_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76719_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76720_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76721_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76722_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76723_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76724_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76725_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76726_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76727_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76728_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76729_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76730_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76731_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76732_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76733_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76734_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76735_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76736_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76737_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76738_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76739_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76740_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76741_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76742_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76743_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76744_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76745_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76746_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76747_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76748_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76749_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76750_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76751_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76752_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76753_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76754_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76755_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76756_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76757_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76758_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76759_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76760_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76761_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76762_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76763_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76764_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76765_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76766_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76767_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76768_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76769_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76770_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76771_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76772_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76773_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76774_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76775_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76776_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76777_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76778_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76779_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76780_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76781_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76782_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76783_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76784_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76785_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76786_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76787_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76788_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76789_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76790_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76791_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76792_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76793_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76794_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76795_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76796_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76797_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76798_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76799_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76800_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76801_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76802_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76803_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76804_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76805_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76806_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76807_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76808_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76809_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76810_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76811_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76812_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76813_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76814_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76815_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76816_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76817_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76818_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76819_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76820_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76821_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76822_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76823_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76824_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76825_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76826_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76827_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76828_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76829_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76830_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76831_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76832_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76833_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76834_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76835_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76836_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76837_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76838_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76839_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76840_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76841_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76842_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76843_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76844_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76845_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76846_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76847_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76848_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76849_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76850_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76851_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76852_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76853_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76854_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76855_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76856_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76857_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76858_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76859_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76860_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76861_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76862_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76863_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76864_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76865_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76866_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76867_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76868_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76869_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76870_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76871_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76872_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76873_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76874_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76875_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76876_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76877_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76878_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76879_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76880_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76881_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76882_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76883_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76884_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76885_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76886_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76887_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76888_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76889_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76890_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76891_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76892_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76893_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76894_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76895_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76896_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76897_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76898_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76899_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76900_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76901_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76902_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76903_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76904_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76905_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76906_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76907_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76908_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76909_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76910_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76911_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76912_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76913_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76914_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76915_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76916_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76917_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76918_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76919_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76920_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76921_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76922_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76923_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76924_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76925_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76926_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76927_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76928_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76929_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDLEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76930_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDLEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76931_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SRPDETIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76932_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SRPDETIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76933_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LOCSOFIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76934_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LOCSOFIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76935_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSERRIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76936_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSERRIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76937_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PERIPHIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76938_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PERIPHIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76939_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDCHANGEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76940_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDCHANGEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76941_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HOSTDISCONIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76942_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HOSTDISCONIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76943_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BSE0SRPIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76944_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BSE0SRPIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76945_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESETIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76946_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESETIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76947_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSMODEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76948_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSMODEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76949_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76950_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76951_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76952_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76953_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ENTERHM_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76954_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ENTERHM_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76955_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUTPNGIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76956_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUTPNGIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76957_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_INNAK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76958_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_INNAK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76959_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIHOSTDISCON_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76960_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIIDDIG_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76961_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIVBUSVALID_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76962_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIAVALID_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76963_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIBVALID_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76964_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMISESSEND_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76965_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOFIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76966_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOFIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76967_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76968_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76969_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76970_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76971_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCSENDSOF_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76972_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCSENDSOF_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76973_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SETTOKEN_IRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76974_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SETTOKEN_IRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76975_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ISOSOFPULSEREQUP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76976_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ISOSOFPULSEREQUP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76977_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPMIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76978_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPMIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76979_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPREQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76980_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPREQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76981_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DISCON_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76982_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESET_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76983_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UPSTREN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76984_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76985_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76986_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76987_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76988_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76989_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76990_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CLRBHNPEN_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76991_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CLRBHNPEN_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76992_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ADP_CHANGE_ACK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76993_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ADP_CHANGE_ACK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76994_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SLEEPM_EN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76995_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPENDM_EN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_76996_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WAKESRC_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_76997_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSDISABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_76998_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SIGRSUM_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_76999_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SIGRSUMCLR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_77000_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRSTSIG_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_77001_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRSTSIGCLR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_77002_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WAKEUP_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_77003_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_NYET_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_77004_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_USBIRQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_77005_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_AUTO_ENTRY_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_77006_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPENDM_REQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77007_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SLEEPM_REQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77008_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LSMODE_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77009_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77010_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77011_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMIBVALID_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77012_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_ADP_PROBE_ANA_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77013_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_ADP_SENSE_ANA_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77014_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DCD_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77015_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DM_VDAT_REF_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77016_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DM_VLGC_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77017_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DP_VDAT_REF_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77018_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_A_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77019_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_B_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77020_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_C_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77021_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMISESSEND_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77022_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_FLOAT_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77023_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_GND_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77024_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMILINESTATE1_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77025_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMILINESTATE0_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77026_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WUINTREQ_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77027_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSFAULT_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77028_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77029_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77030_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_TSFR_RDATA_REQ_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77031_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_RX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77032_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_RX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77033_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_TX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77034_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_TX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77035_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77036_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77037_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77038_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[1].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77039_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[2].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77040_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[3].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77041_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_SFRS_RST_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77042_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_SFRS_RST_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77043_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77044_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77045_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_0.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77046_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_1.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77047_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_2.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77048_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOF_RCV_DISABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77049_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77050_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77051_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIIDDIG_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77052_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMILINESTATE_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77053_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIVBUSVALID_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77054_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIAVALID_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77055_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPID_ACK_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77056_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPDP_ACK_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77057_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPVBUS_ACK_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77058_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPID_UTMI.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77059_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPDP_UTMI.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77060_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPVBUS_UTMI.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77061_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_WUINTREQ_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_91.html#inst_tag_77062_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_RESET.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_91.html#inst_tag_77063_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_DATABUS_RESET.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_91.html#inst_tag_77064_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_ADDR_REQ_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_91.html#inst_tag_77065_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_WDATA_REQ_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_91.html#inst_tag_77066_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_RSTB_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_91.html#inst_tag_77067_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_UTMISLEEPM_BIST_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_91.html#inst_tag_77068_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_SLEEPM_REFCLK.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
108                               always @(posedge clk or negedge reset_n) begin
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="605561341"></a>
<a href="mod1144.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=3,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76067_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause_pfc.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76131_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_toggle_detect_disable.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
108                               always @(posedge clk or negedge reset_n) begin
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 1
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 2
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="56028132"></a>
<a href="mod1144.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=2,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76068_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_rx_fill_level.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76119_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_dma_descr_ptr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76154_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_packet_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
108                               always @(posedge clk or negedge reset_n) begin
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 1
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="1267150814"></a>
<a href="mod1144.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=4,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76093_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_wol_mask</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76122_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76123_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>20</td><td>20</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
108                               always @(posedge clk or negedge reset_n) begin
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 1
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 2
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 3
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="381458590"></a>
<a href="mod1144.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=8,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76125_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_rx_pfc_paused</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>40</td><td>40</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
108                               always @(posedge clk or negedge reset_n) begin
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 1
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 2
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 3
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 4
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 5
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 6
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 7
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="56028132"></a>
<a href="mod1144.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=2,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76068_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_rx_fill_level.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76119_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_dma_descr_ptr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76154_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_packet_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1267150814"></a>
<a href="mod1144.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=4,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76093_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_wol_mask</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76122_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76123_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">20</td>
<td class="rt">4</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">20</td>
<td class="rt">4</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="453080961"></a>
<a href="mod1144.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76061_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_mii_bridge.gen_rgmii.i_rgmii.i_cdnsdru_datasync_v1_gmii_gigabit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76062_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76063_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76064_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_col</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76065_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_crs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76066_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76069_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76070_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_new_pause_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76071_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76072_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_tx_lpi_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76073_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_dma_tx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76074_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76075_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_spec_add1_active.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76076_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_rx_dv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76077_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_apply_bp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76078_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_sof_tx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76079_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_safe_to_sample.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76080_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76081_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_one_step_sync_mode</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76082_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_oss_correction_field</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76083_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_cdnsdru_datasync_v1_tsu_hold[0]</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76084_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.i_tog_det_ets_upd.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76085_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76086_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76087_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76088_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76089_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76090_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pfc_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76091_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ext_rxq_sel_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76092_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_filter.i_cdnsdru_datasync_v1_tx_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76094_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_edma_sync_toggle_detect_rx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76095_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_gem_rx_per_queue_flush.gen_fill_lvl_breached_sync[0].i_fill_lvl_breached_sync_rx</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76096_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_has_dma.i_edma_sync_toggle_detect_dma_rx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76097_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_cdnsdru_datasync_v1_sof_rx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76098_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76099_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_rx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76100_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76101_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76102_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76103_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76104_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76105_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76106_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76107_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_rx_lockup_detect.i_edma_sync_toggle_detect_cnt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76108_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76109_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_ext_interrupt_in.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76110_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_mdio_in</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76111_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76112_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76113_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_pause_time_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76114_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_coll_occured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76115_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76116_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_buff_not_rdy.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76117_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76118_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_dma_go</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76120_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76121_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76124_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_pfc_negotiate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76126_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_lpi_indicate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76127_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_wol.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76128_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76129_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76130_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76132_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_axi_xaction_out</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76133_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76134_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76135_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76136_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76137_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76138_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76139_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_full_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76140_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_part_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76141_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76142_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.gen_pkt_xfers[0].i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76143_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76144_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76145_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v11</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76146_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v13</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76147_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v14</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76148_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v15</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76149_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76150_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76151_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76152_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_done_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76153_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_captured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76155_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_dma_addr_or_mask.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76156_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_rx_pkt_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76157_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_pkt_done_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76158_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76159_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76160_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_edma_sync_toggle_detect_trigger_dma_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76161_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76162_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76163_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_receive_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76164_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_rx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76165_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76166_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_transmit_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76167_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_start_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76168_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_halt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76169_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76170_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76171_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76172_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76173_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76174_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_lockup_count_en.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76175_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76176_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_tx_lockup_det[0].i_sync_lockup_timer_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76177_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76178_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76179_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76180_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76181_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76182_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76183_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit1_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76184_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit2_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76185_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit0_rxclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76186_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit3_rxclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76187_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76188_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76189_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CLROUTBSY_SETUP_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76190_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CLROUTBSY_SETUP_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76191_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76192_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76193_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76194_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76195_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76196_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76197_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76198_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76199_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76200_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76201_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76202_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76203_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76204_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76205_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTIN_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76206_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTIN_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76207_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTOUT_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76208_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTOUT_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76209_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETOUTBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76210_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETOUTBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76211_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETINBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76212_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETINBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76213_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBOUTBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76214_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBOUTBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76215_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBINBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76216_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBINBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76217_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76218_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76219_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76220_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76221_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76222_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76223_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76224_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76225_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCETLPM_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76226_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCETLPM_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76227_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSETTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76228_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSETTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76229_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCCLRTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76230_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCCLRTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76231_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CHGSETUP_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76232_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CHGSETUP_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76233_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETADDR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76234_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETADDR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76235_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEREQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76236_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEREQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76237_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEERR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76238_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEERR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76239_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODENAK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76240_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODENAK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76241_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETUPACK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76242_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETUPACK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76243_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76244_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76245_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[1].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76246_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[2].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76247_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76248_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0VAL.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76249_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SFREP0TOGGLEIN.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76250_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SFREP0TOGGLEOUT.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76251_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76252_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76253_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76254_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76255_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76256_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76257_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76258_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76259_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76260_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76261_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76262_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76263_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76264_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76265_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76266_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76267_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76268_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76269_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76270_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76271_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76272_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76273_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76274_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76275_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76276_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76277_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76278_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76279_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76280_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76281_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76282_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76283_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76284_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76285_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76286_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76287_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76288_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76289_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76290_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76291_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76292_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76293_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76294_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76295_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76296_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76297_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76298_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76299_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76300_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76301_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76302_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76303_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76304_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76305_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76306_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76307_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76308_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76309_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76310_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76311_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76312_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76313_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76314_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76315_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76316_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76317_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76318_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76319_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76320_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76321_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76322_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76323_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76324_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76325_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76326_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76327_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76328_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76329_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76330_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76331_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76332_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76333_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76334_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76335_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76336_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76337_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76338_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76339_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76340_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76341_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76342_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76343_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76344_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76345_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76346_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76347_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76348_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76349_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76350_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76351_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76352_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76353_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76354_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76355_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76356_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76357_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76358_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76359_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76360_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76361_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76362_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76363_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76364_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76365_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76366_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76367_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76368_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76369_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76370_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76371_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76372_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76373_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76374_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76375_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76376_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76377_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76378_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76379_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76380_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76381_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76382_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76383_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76384_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76385_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76386_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76387_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76388_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76389_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76390_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76391_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76392_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76393_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76394_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76395_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76396_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76397_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76398_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76399_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76400_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76401_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76402_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76403_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76404_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76405_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76406_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76407_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76408_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76409_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76410_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76411_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76412_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76413_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76414_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76415_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76416_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76417_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76418_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76419_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76420_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76421_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76422_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76423_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76424_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76425_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76426_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76427_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76428_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76429_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76430_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76431_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76432_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76433_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76434_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76435_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76436_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76437_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76438_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76439_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76440_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76441_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76442_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76443_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76444_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76445_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76446_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76447_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76448_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76449_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76450_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76451_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76452_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76453_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76454_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76455_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76456_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76457_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76458_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76459_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76460_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76461_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76462_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76463_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76464_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76465_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76466_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76467_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76468_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76469_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76470_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76471_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76472_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76473_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76474_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76475_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76476_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76477_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76478_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76479_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76480_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76481_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76482_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76483_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76484_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76485_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76486_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76487_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76488_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76489_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76490_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76491_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76492_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76493_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76494_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76495_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76496_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76497_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76498_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76499_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76500_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76501_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76502_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76503_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76504_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76505_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76506_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76507_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76508_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76509_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76510_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76511_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76512_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76513_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76514_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76515_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76516_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76517_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76518_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76519_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76520_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76521_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76522_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76523_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76524_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76525_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76526_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76527_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76528_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76529_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76530_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76531_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76532_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76533_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76534_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76535_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76536_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76537_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76538_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76539_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76540_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76541_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76542_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76543_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76544_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76545_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76546_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76547_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76548_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76549_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76550_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76551_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76552_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76553_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76554_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76555_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76556_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76557_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76558_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76559_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76560_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76561_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76562_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76563_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76564_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76565_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76566_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76567_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76568_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76569_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76570_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76571_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76572_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76573_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76574_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76575_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76576_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76577_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76578_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76579_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76580_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76581_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76582_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76583_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76584_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76585_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76586_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76587_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76588_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76589_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76590_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76591_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76592_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76593_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76594_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76595_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76596_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76597_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76598_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76599_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76600_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76601_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76602_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76603_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76604_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76605_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76606_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76607_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76608_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76609_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76610_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76611_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76612_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76613_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76614_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76615_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76616_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76617_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76618_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76619_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76620_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76621_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76622_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76623_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76624_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76625_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76626_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76627_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76628_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76629_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76630_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76631_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76632_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76633_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76634_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76635_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76636_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76637_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76638_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76639_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76640_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76641_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76642_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76643_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76644_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76645_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76646_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76647_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76648_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76649_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76650_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76651_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76652_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76653_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76654_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76655_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76656_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76657_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76658_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76659_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76660_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76661_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76662_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76663_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76664_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76665_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76666_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76667_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76668_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76669_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76670_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76671_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76672_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76673_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76674_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76675_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76676_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76677_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76678_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76679_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76680_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76681_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76682_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76683_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76684_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76685_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76686_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76687_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76688_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76689_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76690_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76691_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76692_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76693_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76694_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76695_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76696_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76697_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76698_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76699_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76700_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76701_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76702_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76703_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76704_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76705_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76706_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76707_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76708_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76709_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76710_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76711_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76712_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76713_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76714_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76715_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76716_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76717_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76718_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76719_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76720_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76721_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76722_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76723_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76724_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76725_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76726_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76727_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76728_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76729_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76730_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76731_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76732_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76733_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76734_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76735_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76736_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76737_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76738_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76739_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76740_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76741_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76742_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76743_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76744_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76745_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76746_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76747_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76748_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76749_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76750_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76751_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76752_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76753_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76754_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76755_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76756_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76757_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76758_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76759_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76760_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76761_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76762_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76763_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76764_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76765_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76766_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76767_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76768_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76769_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76770_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76771_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76772_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76773_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76774_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76775_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76776_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76777_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76778_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76779_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76780_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76781_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76782_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76783_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76784_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76785_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76786_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76787_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76788_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76789_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76790_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76791_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76792_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76793_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76794_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76795_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76796_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76797_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76798_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76799_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76800_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76801_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76802_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76803_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76804_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76805_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76806_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76807_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76808_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76809_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76810_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76811_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76812_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76813_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76814_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76815_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76816_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76817_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76818_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76819_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76820_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76821_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76822_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76823_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76824_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76825_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76826_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76827_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76828_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76829_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76830_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76831_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76832_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76833_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76834_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76835_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76836_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76837_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76838_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76839_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76840_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76841_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76842_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76843_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76844_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76845_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76846_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76847_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76848_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76849_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76850_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76851_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76852_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76853_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76854_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76855_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76856_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76857_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76858_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76859_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76860_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76861_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76862_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76863_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76864_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76865_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76866_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76867_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76868_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76869_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76870_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76871_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76872_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76873_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76874_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76875_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76876_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76877_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76878_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76879_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76880_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76881_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76882_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76883_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76884_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76885_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76886_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76887_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76888_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76889_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76890_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76891_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76892_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76893_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76894_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76895_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76896_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76897_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76898_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76899_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76900_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76901_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76902_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76903_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76904_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76905_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76906_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76907_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76908_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76909_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76910_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76911_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76912_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76913_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76914_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76915_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76916_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76917_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76918_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76919_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76920_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76921_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76922_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76923_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76924_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76925_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76926_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76927_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76928_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76929_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDLEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76930_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDLEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76931_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SRPDETIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76932_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SRPDETIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76933_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LOCSOFIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76934_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LOCSOFIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76935_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSERRIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76936_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSERRIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76937_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PERIPHIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76938_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PERIPHIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76939_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDCHANGEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76940_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDCHANGEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76941_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HOSTDISCONIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76942_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HOSTDISCONIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76943_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BSE0SRPIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76944_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BSE0SRPIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76945_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESETIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76946_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESETIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76947_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSMODEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76948_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSMODEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76949_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76950_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76951_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76952_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76953_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ENTERHM_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76954_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ENTERHM_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76955_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUTPNGIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76956_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUTPNGIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76957_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_INNAK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76958_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_INNAK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76959_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIHOSTDISCON_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76960_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIIDDIG_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76961_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIVBUSVALID_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76962_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIAVALID_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76963_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIBVALID_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76964_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMISESSEND_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76965_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOFIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76966_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOFIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76967_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76968_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76969_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76970_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76971_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCSENDSOF_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76972_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCSENDSOF_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76973_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SETTOKEN_IRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76974_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SETTOKEN_IRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76975_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ISOSOFPULSEREQUP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76976_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ISOSOFPULSEREQUP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76977_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPMIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76978_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPMIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76979_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPREQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76980_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPREQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76981_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DISCON_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76982_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESET_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76983_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UPSTREN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76984_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76985_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76986_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76987_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76988_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76989_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76990_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CLRBHNPEN_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76991_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CLRBHNPEN_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76992_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ADP_CHANGE_ACK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76993_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ADP_CHANGE_ACK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76994_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SLEEPM_EN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76995_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPENDM_EN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_76996_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WAKESRC_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_76997_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSDISABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_76998_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SIGRSUM_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_76999_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SIGRSUMCLR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_77000_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRSTSIG_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_77001_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRSTSIGCLR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_77002_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WAKEUP_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_77003_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_NYET_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_77004_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_USBIRQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_77005_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_AUTO_ENTRY_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_77006_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPENDM_REQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77007_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SLEEPM_REQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77008_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LSMODE_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77009_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77010_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77011_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMIBVALID_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77012_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_ADP_PROBE_ANA_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77013_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_ADP_SENSE_ANA_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77014_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DCD_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77015_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DM_VDAT_REF_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77016_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DM_VLGC_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77017_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DP_VDAT_REF_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77018_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_A_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77019_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_B_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77020_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_C_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77021_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMISESSEND_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77022_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_FLOAT_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77023_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_GND_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77024_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMILINESTATE1_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77025_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMILINESTATE0_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77026_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WUINTREQ_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77027_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSFAULT_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77028_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77029_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77030_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_TSFR_RDATA_REQ_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77031_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_RX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77032_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_RX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77033_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_TX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77034_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_TX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77035_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77036_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77037_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77038_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[1].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77039_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[2].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77040_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[3].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77041_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_SFRS_RST_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77042_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_SFRS_RST_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77043_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77044_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77045_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_0.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77046_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_1.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77047_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_2.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77048_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOF_RCV_DISABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77049_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77050_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77051_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIIDDIG_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77052_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMILINESTATE_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77053_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIVBUSVALID_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77054_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIAVALID_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77055_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPID_ACK_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77056_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPDP_ACK_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77057_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPVBUS_ACK_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77058_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPID_UTMI.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77059_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPDP_UTMI.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77060_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPVBUS_UTMI.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77061_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_WUINTREQ_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_91.html#inst_tag_77062_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_RESET.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_91.html#inst_tag_77063_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_DATABUS_RESET.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_91.html#inst_tag_77064_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_ADDR_REQ_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_91.html#inst_tag_77065_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_WDATA_REQ_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_91.html#inst_tag_77066_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_RSTB_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_91.html#inst_tag_77067_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_UTMISLEEPM_BIST_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_91.html#inst_tag_77068_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_SLEEPM_REFCLK.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="381458590"></a>
<a href="mod1144.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=8,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76125_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_rx_pfc_paused</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">4</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">4</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="605561341"></a>
<a href="mod1144.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=3,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76067_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause_pfc.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76131_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_toggle_detect_disable.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="453080961"></a>
<a href="mod1144.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76061_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_mii_bridge.gen_rgmii.i_rgmii.i_cdnsdru_datasync_v1_gmii_gigabit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76062_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76063_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76064_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_col</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76065_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_crs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76069_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76072_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_tx_lpi_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76076_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_rx_dv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76077_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_apply_bp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76078_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_sof_tx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76081_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_one_step_sync_mode</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76082_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_oss_correction_field</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76083_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_cdnsdru_datasync_v1_tsu_hold[0]</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76087_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76088_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76089_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76090_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pfc_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76091_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ext_rxq_sel_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76092_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_filter.i_cdnsdru_datasync_v1_tx_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76095_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_gem_rx_per_queue_flush.gen_fill_lvl_breached_sync[0].i_fill_lvl_breached_sync_rx</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76097_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_cdnsdru_datasync_v1_sof_rx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76102_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76103_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76104_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76105_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76106_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76108_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76110_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_mdio_in</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76113_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_pause_time_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76118_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_dma_go</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76124_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_pfc_negotiate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76126_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_lpi_indicate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76132_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_axi_xaction_out</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76142_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.gen_pkt_xfers[0].i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76143_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76145_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v11</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76149_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76150_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76151_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76158_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76159_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76161_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76162_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76170_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76171_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76172_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76173_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76176_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_tx_lockup_det[0].i_sync_lockup_timer_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76177_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76180_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76183_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit1_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76184_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit2_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76185_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit0_rxclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76186_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit3_rxclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76066_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76070_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_new_pause_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76071_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76073_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_dma_tx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76074_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76075_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_spec_add1_active.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76079_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_safe_to_sample.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_1.html#inst_tag_76080_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76084_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.i_tog_det_ets_upd.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76094_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_edma_sync_toggle_detect_rx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76096_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_has_dma.i_edma_sync_toggle_detect_dma_rx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76098_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76099_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_rx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76107_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_rx_lockup_detect.i_edma_sync_toggle_detect_cnt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76109_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_ext_interrupt_in.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76111_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76112_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76114_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_coll_occured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_4.html#inst_tag_76115_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76116_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_buff_not_rdy.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76117_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76120_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76121_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76127_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_wol.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76128_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76129_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76130_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76133_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76134_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76139_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_full_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76140_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_part_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76141_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76144_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76146_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v13</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76147_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v14</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76148_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v15</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76152_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_done_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76153_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_captured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76155_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_dma_addr_or_mask.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76156_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_rx_pkt_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76157_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_pkt_done_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76160_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_edma_sync_toggle_detect_trigger_dma_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76163_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_receive_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76164_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_rx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76165_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76166_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_transmit_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76168_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_halt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76169_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76174_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_lockup_count_en.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76175_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76178_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76179_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_10.html#inst_tag_76181_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76182_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76187_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76188_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76189_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CLROUTBSY_SETUP_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76190_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CLROUTBSY_SETUP_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76191_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_11.html#inst_tag_76192_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76193_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76194_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76195_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76196_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76197_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76198_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76199_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76200_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76201_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76202_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_12.html#inst_tag_76203_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76204_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76205_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTIN_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76206_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTIN_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76207_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTOUT_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76208_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTOUT_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76209_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETOUTBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76210_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETOUTBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76211_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETINBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76212_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETINBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76213_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBOUTBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_13.html#inst_tag_76214_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBOUTBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76215_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBINBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76216_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBINBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76217_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76218_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76219_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76220_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76221_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76222_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76223_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76224_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_14.html#inst_tag_76225_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCETLPM_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76226_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCETLPM_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76227_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSETTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76228_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSETTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76229_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCCLRTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76230_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCCLRTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76231_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CHGSETUP_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76232_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CHGSETUP_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76233_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETADDR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76234_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETADDR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76235_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEREQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_15.html#inst_tag_76236_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEREQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76237_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEERR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76238_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEERR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76239_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODENAK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76240_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODENAK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76241_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETUPACK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76242_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETUPACK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76243_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76244_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76245_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[1].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76246_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[2].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_16.html#inst_tag_76247_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76248_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0VAL.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76249_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SFREP0TOGGLEIN.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76250_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SFREP0TOGGLEOUT.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76251_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76252_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76253_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76254_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76255_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76256_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76257_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_17.html#inst_tag_76258_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76259_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76260_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76261_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76262_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76263_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76264_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76265_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76266_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76267_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76268_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_18.html#inst_tag_76269_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76270_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76271_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76272_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76273_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76274_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76275_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76276_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76277_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76278_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76279_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_19.html#inst_tag_76280_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76281_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76282_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76283_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76284_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76285_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76286_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76287_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76288_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76289_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76290_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_20.html#inst_tag_76291_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76292_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76293_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76294_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76295_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76296_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76297_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76298_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76299_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76300_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76301_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_21.html#inst_tag_76302_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76303_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76304_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76305_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76306_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76307_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76308_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76309_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76310_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76311_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76312_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_22.html#inst_tag_76313_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76314_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76315_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76316_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76317_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76318_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76319_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76320_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76321_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76322_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76323_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_23.html#inst_tag_76324_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76325_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76326_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76327_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76328_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76329_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76330_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76331_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76332_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76333_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76334_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_24.html#inst_tag_76335_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76336_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76337_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76338_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76339_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76340_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76341_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76342_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76343_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76344_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76345_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_25.html#inst_tag_76346_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76347_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76348_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76349_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76350_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76351_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76352_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76353_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76354_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76355_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76356_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_26.html#inst_tag_76357_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76358_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76359_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76360_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76361_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76362_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76363_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76364_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76365_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76366_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76367_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_27.html#inst_tag_76368_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76369_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76370_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76371_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76372_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76373_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76374_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76375_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76376_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76377_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76378_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_28.html#inst_tag_76379_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76380_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76381_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76382_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76383_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76384_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76385_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76386_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76387_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76388_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76389_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_29.html#inst_tag_76390_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76391_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76392_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76393_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76394_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76395_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76396_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76397_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76398_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76399_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76400_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_30.html#inst_tag_76401_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76402_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76403_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76404_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76405_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76406_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76407_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76408_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76409_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76410_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76411_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_31.html#inst_tag_76412_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76413_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76414_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76415_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76416_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76417_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76418_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76419_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76420_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76421_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76422_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_32.html#inst_tag_76423_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76424_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76425_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76426_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76427_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76428_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76429_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76430_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76431_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76432_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76433_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_33.html#inst_tag_76434_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76435_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76436_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76437_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76438_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76439_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76440_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76441_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76442_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76443_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76444_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_34.html#inst_tag_76445_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76446_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76447_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76448_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76449_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76450_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76451_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76452_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76453_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76454_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76455_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_35.html#inst_tag_76456_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76457_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76458_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76459_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76460_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76461_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76462_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76463_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76464_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76465_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76466_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_36.html#inst_tag_76467_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76468_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76469_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76470_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76471_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76472_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76473_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76474_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76475_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76476_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76477_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_37.html#inst_tag_76478_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76479_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76480_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76481_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76482_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76483_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76484_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76485_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76486_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76487_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76488_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_38.html#inst_tag_76489_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76490_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76491_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76492_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76493_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76494_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76495_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76496_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76497_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76498_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76499_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_39.html#inst_tag_76500_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76501_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76502_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76503_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76504_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76505_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76506_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76507_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76508_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76509_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76510_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_40.html#inst_tag_76511_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76512_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76513_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76514_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76515_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76516_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76517_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76518_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76519_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76520_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76521_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_41.html#inst_tag_76522_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76523_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76524_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76525_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76526_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76527_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76528_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76529_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76530_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76531_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76532_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_42.html#inst_tag_76533_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76534_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76535_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76536_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76537_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76538_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76539_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76540_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76541_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76542_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76543_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_43.html#inst_tag_76544_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76545_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76546_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76547_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76548_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76549_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76550_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76551_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76552_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76553_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76554_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_44.html#inst_tag_76555_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76556_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76557_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76558_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76559_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76560_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76561_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76562_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76563_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76564_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76565_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_45.html#inst_tag_76566_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76567_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76568_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76569_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76570_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76571_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76572_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76573_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76574_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76575_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76576_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_46.html#inst_tag_76577_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76578_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76579_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76580_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76581_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76582_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76583_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76584_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76585_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76586_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76587_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_47.html#inst_tag_76588_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76589_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76590_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76591_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76592_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76593_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76594_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76595_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76596_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76597_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76598_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_48.html#inst_tag_76599_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76600_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76601_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76602_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76603_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76604_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76605_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76606_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76607_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76608_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76609_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_49.html#inst_tag_76610_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76611_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76612_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76613_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76614_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76615_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76616_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76617_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76618_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76619_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76620_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_50.html#inst_tag_76621_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76622_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76623_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76624_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76625_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76626_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76627_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76628_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76629_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76630_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76631_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_51.html#inst_tag_76632_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76633_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76634_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76635_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76636_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76637_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76638_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76639_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76640_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76641_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76642_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_52.html#inst_tag_76643_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76644_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76645_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76646_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76647_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76648_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76649_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76650_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76651_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76652_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76653_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_53.html#inst_tag_76654_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76655_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76656_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76657_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76658_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76659_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76660_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76661_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76662_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76663_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76664_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_54.html#inst_tag_76665_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76666_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76667_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76668_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76669_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76670_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76671_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76672_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76673_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76674_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76675_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_55.html#inst_tag_76676_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76677_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76678_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76679_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76680_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76681_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76682_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76683_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76684_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76685_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76686_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_56.html#inst_tag_76687_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76688_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76689_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76690_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76691_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76692_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76693_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76694_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76695_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76696_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76697_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_57.html#inst_tag_76698_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76699_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76700_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76701_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76702_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76703_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76704_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76705_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76706_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76707_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76708_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_58.html#inst_tag_76709_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76710_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76711_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76712_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76713_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76714_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76715_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76716_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76717_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76718_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76719_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_59.html#inst_tag_76720_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76721_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76722_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76723_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76724_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76725_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76726_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76727_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76728_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76729_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76730_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_60.html#inst_tag_76731_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76732_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76733_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76734_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76735_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76736_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76737_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76738_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76739_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76740_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76741_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_61.html#inst_tag_76742_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76743_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76744_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76745_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76746_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76747_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76748_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76749_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76750_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76751_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76752_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_62.html#inst_tag_76753_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76754_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76755_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76756_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76757_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76758_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76759_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76760_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76761_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76762_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76763_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_63.html#inst_tag_76764_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76765_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76766_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76767_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76768_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76769_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76770_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76771_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76772_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76773_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76774_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_64.html#inst_tag_76775_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76776_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76777_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76778_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76779_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76780_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76781_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76782_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76783_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76784_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76785_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_65.html#inst_tag_76786_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76787_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76788_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76789_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76790_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76791_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76792_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76793_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76794_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76795_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76796_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_66.html#inst_tag_76797_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76798_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76799_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76800_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76801_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76802_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76803_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76804_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76805_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76806_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76807_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_67.html#inst_tag_76808_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76809_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76810_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76811_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76812_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76813_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76814_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76815_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76816_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76817_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76818_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_68.html#inst_tag_76819_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76820_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76821_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76822_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76823_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76824_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76825_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76826_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76827_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76828_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76829_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_69.html#inst_tag_76830_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76831_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76832_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76833_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76834_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76835_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76836_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76837_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76838_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76839_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76840_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_70.html#inst_tag_76841_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76842_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76843_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76844_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76845_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76846_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76847_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76848_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76849_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76850_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76851_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_71.html#inst_tag_76852_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76853_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76854_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76855_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76856_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76857_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76858_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76859_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76860_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76861_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76862_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_72.html#inst_tag_76863_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76864_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76865_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76866_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76867_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76868_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76869_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76870_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76871_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76872_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76873_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_73.html#inst_tag_76874_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76875_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76876_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76877_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76878_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76879_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76880_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76881_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76882_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76883_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76884_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_74.html#inst_tag_76885_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76886_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76887_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76888_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76889_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76890_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76891_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76892_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76893_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76894_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76895_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_75.html#inst_tag_76896_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76897_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76898_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76899_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76900_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76901_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76902_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76903_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76904_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76905_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76906_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_76.html#inst_tag_76907_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76908_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76909_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76910_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76911_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76912_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76913_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76914_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76915_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76916_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76917_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_77.html#inst_tag_76918_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76919_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76920_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76921_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76922_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76923_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76924_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76925_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76926_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76927_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76928_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_78.html#inst_tag_76929_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDLEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76930_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDLEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76931_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SRPDETIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76932_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SRPDETIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76933_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LOCSOFIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76934_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LOCSOFIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76935_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSERRIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76936_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSERRIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76937_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PERIPHIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76938_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PERIPHIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76939_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDCHANGEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_79.html#inst_tag_76940_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDCHANGEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76941_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HOSTDISCONIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76942_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HOSTDISCONIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76943_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BSE0SRPIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76944_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BSE0SRPIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76945_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESETIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76946_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESETIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76947_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSMODEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76948_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSMODEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76949_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76950_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_80.html#inst_tag_76951_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76952_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76953_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ENTERHM_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76954_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ENTERHM_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76955_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUTPNGIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76956_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUTPNGIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76957_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_INNAK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76958_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_INNAK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76959_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIHOSTDISCON_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76960_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIIDDIG_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76961_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIVBUSVALID_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_81.html#inst_tag_76962_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIAVALID_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76963_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIBVALID_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76964_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMISESSEND_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76965_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOFIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76966_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOFIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76967_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76968_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76969_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76970_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76971_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCSENDSOF_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76972_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCSENDSOF_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_82.html#inst_tag_76973_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SETTOKEN_IRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76974_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SETTOKEN_IRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76975_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ISOSOFPULSEREQUP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76976_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ISOSOFPULSEREQUP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76977_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPMIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76978_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPMIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76979_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPREQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76980_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPREQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76981_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DISCON_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76982_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESET_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76983_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UPSTREN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_83.html#inst_tag_76984_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76985_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76986_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76987_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76988_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76989_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76990_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CLRBHNPEN_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76991_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CLRBHNPEN_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76992_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ADP_CHANGE_ACK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76993_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ADP_CHANGE_ACK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76994_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SLEEPM_EN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_84.html#inst_tag_76995_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPENDM_EN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_76996_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WAKESRC_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_76997_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSDISABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_76998_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SIGRSUM_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_76999_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SIGRSUMCLR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_77000_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRSTSIG_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_77001_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRSTSIGCLR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_77002_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WAKEUP_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_77003_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_NYET_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_77004_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_USBIRQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_77005_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_AUTO_ENTRY_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_85.html#inst_tag_77006_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPENDM_REQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77007_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SLEEPM_REQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77008_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LSMODE_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77009_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77010_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77011_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMIBVALID_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77012_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_ADP_PROBE_ANA_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77013_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_ADP_SENSE_ANA_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77014_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DCD_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77015_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DM_VDAT_REF_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77016_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DM_VLGC_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_86.html#inst_tag_77017_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DP_VDAT_REF_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77018_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_A_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77019_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_B_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77020_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_C_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77021_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMISESSEND_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77022_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_FLOAT_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77023_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_GND_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77024_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMILINESTATE1_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77025_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMILINESTATE0_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77026_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WUINTREQ_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77027_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSFAULT_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_87.html#inst_tag_77028_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77029_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77030_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_TSFR_RDATA_REQ_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77031_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_RX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77032_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_RX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77033_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_TX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77034_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_TX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77035_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77036_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77037_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77038_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[1].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_88.html#inst_tag_77039_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[2].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77040_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[3].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77041_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_SFRS_RST_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77042_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_SFRS_RST_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77043_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77044_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77045_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_0.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77046_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_1.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77047_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_2.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77048_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOF_RCV_DISABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77049_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_89.html#inst_tag_77050_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77051_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIIDDIG_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77052_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMILINESTATE_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77053_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIVBUSVALID_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77054_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIAVALID_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77055_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPID_ACK_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77056_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPDP_ACK_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77057_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPVBUS_ACK_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77058_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPID_UTMI.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77059_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPDP_UTMI.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77060_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPVBUS_UTMI.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_90.html#inst_tag_77061_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_WUINTREQ_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_91.html#inst_tag_77062_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_RESET.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_91.html#inst_tag_77063_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_DATABUS_RESET.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_91.html#inst_tag_77064_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_ADDR_REQ_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_91.html#inst_tag_77065_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_WDATA_REQ_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_91.html#inst_tag_77066_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_RSTB_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_91.html#inst_tag_77067_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_UTMISLEEPM_BIST_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_91.html#inst_tag_77068_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_SLEEPM_REFCLK.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76085_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76086_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76100_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_3.html#inst_tag_76101_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76135_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76136_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76137_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_7.html#inst_tag_76138_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_9.html#inst_tag_76167_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_start_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="605561341"></a>
<a href="mod1144.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=3,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76067_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause_pfc.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_6.html#inst_tag_76131_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_toggle_detect_disable.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1267150814"></a>
<a href="mod1144.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=4,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_2.html#inst_tag_76093_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_wol_mask</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76122_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76123_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="56028132"></a>
<a href="mod1144.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=2,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_0.html#inst_tag_76068_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_rx_fill_level.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76119_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_dma_descr_ptr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_8.html#inst_tag_76154_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_packet_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="381458590"></a>
<a href="mod1144.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=8,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1144_5.html#inst_tag_76125_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_rx_pfc_paused</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
