[info] welcome to sbt 1.4.9 (Ubuntu Java 11.0.18)
[info] loading project definition from /home/chengxiaoyu/chisel-riscv-32-cpu/project
[info] loading settings for project root from build.sbt ...
[info] set current project to %NAME% (in build file:/home/chengxiaoyu/chisel-riscv-32-cpu/)
[info] compiling 1 Scala source to /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes ...
[info] done compiling
SUCCESS!!
[info] PassthroughTest:
[info] PassthroughGenerator
[info] - should pass through bits
Bool(false)
pc_reg     : 0x00000000
inst       : 0x00c02283
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:    12	imm_i_sext:          12
rd/wb_addr (addr of regfile for mem date)   :   5
 (load mem data)  : 0x23333333
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     5	imm_s_sext  :           5
save mem data ponter (rs2_addr)   :  12	save mem data (rs2_data): 0x00000000
dmem.addr  :          12
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000004
inst       : 0x00502823
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     5	imm_i_sext:           5
rd/wb_addr (addr of regfile for mem date)   :  16
 (load mem data)  : 0x5872e24d
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :    16	imm_s_sext  :          16
save mem data ponter (rs2_addr)   :   5	save mem data (rs2_data): 0x23333333
dmem.addr  :          16
dmem.wen   :  1
dmem.wdata : 0x23333333
---------
Bool(false)
pc_reg     : 0x00000008
inst       : 0x01002303
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:    16	imm_i_sext:          16
rd/wb_addr (addr of regfile for mem date)   :   6
 (load mem data)  : 0x23333333
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     6	imm_s_sext  :           6
save mem data ponter (rs2_addr)   :  16	save mem data (rs2_data): 0x00000000
dmem.addr  :          16
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000000c
inst       : 0x23333333
===LW===
rs1_addr (addr of regfile for "mem addr"):   6	rs1_data ("addr for mem"): 0x23333333
imm_i:   563	imm_i_sext:         563
rd/wb_addr (addr of regfile for mem date)   :   6
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   6	save mem addr (rs1_data): 0x23333333
imm_s  :   550	imm_s_sext  :         550
save mem data ponter (rs2_addr)   :  19	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000010
inst       : 0x23333333
===LW===
rs1_addr (addr of regfile for "mem addr"):   6	rs1_data ("addr for mem"): 0x23333333
imm_i:   563	imm_i_sext:         563
rd/wb_addr (addr of regfile for mem date)   :   6
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   6	save mem addr (rs1_data): 0x23333333
imm_s  :   550	imm_s_sext  :         550
save mem data ponter (rs2_addr)   :  19	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000014
inst       : 0x4de27258
===LW===
rs1_addr (addr of regfile for "mem addr"):   4	rs1_data ("addr for mem"): 0x00000000
imm_i:  1246	imm_i_sext:        1246
rd/wb_addr (addr of regfile for mem date)   :   4
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   4	save mem addr (rs1_data): 0x00000000
imm_s  :  1220	imm_s_sext  :        1220
save mem data ponter (rs2_addr)   :  30	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000018
inst       : 0x012bdcb5
===LW===
rs1_addr (addr of regfile for "mem addr"):  23	rs1_data ("addr for mem"): 0x00000000
imm_i:    18	imm_i_sext:          18
rd/wb_addr (addr of regfile for mem date)   :  25
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :  23	save mem addr (rs1_data): 0x00000000
imm_s  :    25	imm_s_sext  :          25
save mem data ponter (rs2_addr)   :  18	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000001c
inst       : 0x6a6babc6
===LW===
rs1_addr (addr of regfile for "mem addr"):  23	rs1_data ("addr for mem"): 0x00000000
imm_i:  1702	imm_i_sext:        1702
rd/wb_addr (addr of regfile for mem date)   :  23
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :  23	save mem addr (rs1_data): 0x00000000
imm_s  :  1719	imm_s_sext  :        1719
save mem data ponter (rs2_addr)   :   6	save mem data (rs2_data): 0x23333333
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000020
inst       : 0x161695ea
===LW===
rs1_addr (addr of regfile for "mem addr"):  13	rs1_data ("addr for mem"): 0x00000000
imm_i:   353	imm_i_sext:         353
rd/wb_addr (addr of regfile for mem date)   :  11
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :  13	save mem addr (rs1_data): 0x00000000
imm_s  :   363	imm_s_sext  :         363
save mem data ponter (rs2_addr)   :   1	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000024
inst       : 0x1f9e7ff4
===LW===
rs1_addr (addr of regfile for "mem addr"):  28	rs1_data ("addr for mem"): 0x00000000
imm_i:   505	imm_i_sext:         505
rd/wb_addr (addr of regfile for mem date)   :  31
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :  28	save mem addr (rs1_data): 0x00000000
imm_s  :   511	imm_s_sext  :         511
save mem data ponter (rs2_addr)   :  25	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000028
inst       : 0x94eff0b1
===LW===
rs1_addr (addr of regfile for "mem addr"):  31	rs1_data ("addr for mem"): 0x00000000
imm_i:  2382	imm_i_sext:  4294965582
rd/wb_addr (addr of regfile for mem date)   :   1
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :  31	save mem addr (rs1_data): 0x00000000
imm_s  :  2369	imm_s_sext  :  4294965569
save mem data ponter (rs2_addr)   :  14	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000002c
inst       : 0x317ac242
===LW===
rs1_addr (addr of regfile for "mem addr"):  21	rs1_data ("addr for mem"): 0x00000000
imm_i:   791	imm_i_sext:         791
rd/wb_addr (addr of regfile for mem date)   :   4
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :  21	save mem addr (rs1_data): 0x00000000
imm_s  :   772	imm_s_sext  :         772
save mem data ponter (rs2_addr)   :  23	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000030
inst       : 0xa7354944
===LW===
rs1_addr (addr of regfile for "mem addr"):  10	rs1_data ("addr for mem"): 0x00000000
imm_i:  2675	imm_i_sext:  4294965875
rd/wb_addr (addr of regfile for mem date)   :  18
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :  10	save mem addr (rs1_data): 0x00000000
imm_s  :  2674	imm_s_sext  :  4294965874
save mem data ponter (rs2_addr)   :  19	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000034
inst       : 0xb5957533
===LW===
rs1_addr (addr of regfile for "mem addr"):  10	rs1_data ("addr for mem"): 0x00000000
imm_i:  2905	imm_i_sext:  4294966105
rd/wb_addr (addr of regfile for mem date)   :  10
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :  10	save mem addr (rs1_data): 0x00000000
imm_s  :  2890	imm_s_sext  :  4294966090
save mem data ponter (rs2_addr)   :  25	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000038
inst       : 0x4a84abf7
===LW===
rs1_addr (addr of regfile for "mem addr"):   9	rs1_data ("addr for mem"): 0x00000000
imm_i:  1192	imm_i_sext:        1192
rd/wb_addr (addr of regfile for mem date)   :  23
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   9	save mem addr (rs1_data): 0x00000000
imm_s  :  1207	imm_s_sext  :        1207
save mem data ponter (rs2_addr)   :   8	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000003c
inst       : 0xb46df261
===LW===
rs1_addr (addr of regfile for "mem addr"):  27	rs1_data ("addr for mem"): 0x00000000
imm_i:  2886	imm_i_sext:  4294966086
rd/wb_addr (addr of regfile for mem date)   :   4
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :  27	save mem addr (rs1_data): 0x00000000
imm_s  :  2884	imm_s_sext  :  4294966084
save mem data ponter (rs2_addr)   :   6	save mem data (rs2_data): 0x23333333
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000040
inst       : 0x9b2f3852
===LW===
rs1_addr (addr of regfile for "mem addr"):  30	rs1_data ("addr for mem"): 0x00000000
imm_i:  2482	imm_i_sext:  4294965682
rd/wb_addr (addr of regfile for mem date)   :  16
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :  30	save mem addr (rs1_data): 0x00000000
imm_s  :  2480	imm_s_sext  :  4294965680
save mem data ponter (rs2_addr)   :  18	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000044
inst       : 0x593b5f39
===LW===
rs1_addr (addr of regfile for "mem addr"):  22	rs1_data ("addr for mem"): 0x00000000
imm_i:  1427	imm_i_sext:        1427
rd/wb_addr (addr of regfile for mem date)   :  30
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :  22	save mem addr (rs1_data): 0x00000000
imm_s  :  1438	imm_s_sext  :        1438
save mem data ponter (rs2_addr)   :  19	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000048
inst       : 0x41b69cbc
===LW===
rs1_addr (addr of regfile for "mem addr"):  13	rs1_data ("addr for mem"): 0x00000000
imm_i:  1051	imm_i_sext:        1051
rd/wb_addr (addr of regfile for mem date)   :  25
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :  13	save mem addr (rs1_data): 0x00000000
imm_s  :  1049	imm_s_sext  :        1049
save mem data ponter (rs2_addr)   :  27	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000004c
inst       : 0x87ce2146
===LW===
rs1_addr (addr of regfile for "mem addr"):  28	rs1_data ("addr for mem"): 0x00000000
imm_i:  2172	imm_i_sext:  4294965372
rd/wb_addr (addr of regfile for mem date)   :   2
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :  28	save mem addr (rs1_data): 0x00000000
imm_s  :  2146	imm_s_sext  :  4294965346
save mem data ponter (rs2_addr)   :  28	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000050
inst       : 0x70c413fc
===LW===
rs1_addr (addr of regfile for "mem addr"):   8	rs1_data ("addr for mem"): 0x00000000
imm_i:  1804	imm_i_sext:        1804
rd/wb_addr (addr of regfile for mem date)   :   7
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   8	save mem addr (rs1_data): 0x00000000
imm_s  :  1799	imm_s_sext  :        1799
save mem data ponter (rs2_addr)   :  12	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000054
inst       : 0xb3095b1a
===LW===
rs1_addr (addr of regfile for "mem addr"):  18	rs1_data ("addr for mem"): 0x00000000
imm_i:  2864	imm_i_sext:  4294966064
rd/wb_addr (addr of regfile for mem date)   :  22
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :  18	save mem addr (rs1_data): 0x00000000
imm_s  :  2870	imm_s_sext  :  4294966070
save mem data ponter (rs2_addr)   :  16	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000058
inst       : 0xa23f5547
===LW===
rs1_addr (addr of regfile for "mem addr"):  30	rs1_data ("addr for mem"): 0x00000000
imm_i:  2595	imm_i_sext:  4294965795
rd/wb_addr (addr of regfile for mem date)   :  10
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :  30	save mem addr (rs1_data): 0x00000000
imm_s  :  2602	imm_s_sext  :  4294965802
save mem data ponter (rs2_addr)   :   3	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000005c
inst       : 0x5449c593
===LW===
rs1_addr (addr of regfile for "mem addr"):  19	rs1_data ("addr for mem"): 0x00000000
imm_i:  1348	imm_i_sext:        1348
rd/wb_addr (addr of regfile for mem date)   :  11
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :  19	save mem addr (rs1_data): 0x00000000
imm_s  :  1355	imm_s_sext  :        1355
save mem data ponter (rs2_addr)   :   4	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000060
inst       : 0xf837c487
===LW===
rs1_addr (addr of regfile for "mem addr"):  15	rs1_data ("addr for mem"): 0x00000000
imm_i:  3971	imm_i_sext:  4294967171
rd/wb_addr (addr of regfile for mem date)   :   9
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :  15	save mem addr (rs1_data): 0x00000000
imm_s  :  3977	imm_s_sext  :  4294967177
save mem data ponter (rs2_addr)   :   3	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000064
inst       : 0x96ab0bfa
===LW===
rs1_addr (addr of regfile for "mem addr"):  22	rs1_data ("addr for mem"): 0x00000000
imm_i:  2410	imm_i_sext:  4294965610
rd/wb_addr (addr of regfile for mem date)   :  23
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :  22	save mem addr (rs1_data): 0x00000000
imm_s  :  2423	imm_s_sext  :  4294965623
save mem data ponter (rs2_addr)   :  10	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000068
inst       : 0x82df9418
===LW===
rs1_addr (addr of regfile for "mem addr"):  31	rs1_data ("addr for mem"): 0x00000000
imm_i:  2093	imm_i_sext:  4294965293
rd/wb_addr (addr of regfile for mem date)   :   8
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :  31	save mem addr (rs1_data): 0x00000000
imm_s  :  2088	imm_s_sext  :  4294965288
save mem data ponter (rs2_addr)   :  13	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000006c
inst       : 0x2936c898
===LW===
rs1_addr (addr of regfile for "mem addr"):  13	rs1_data ("addr for mem"): 0x00000000
imm_i:   659	imm_i_sext:         659
rd/wb_addr (addr of regfile for mem date)   :  17
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :  13	save mem addr (rs1_data): 0x00000000
imm_s  :   657	imm_s_sext  :         657
save mem data ponter (rs2_addr)   :  19	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000070
inst       : 0xc78998d2
===LW===
rs1_addr (addr of regfile for "mem addr"):  19	rs1_data ("addr for mem"): 0x00000000
imm_i:  3192	imm_i_sext:  4294966392
rd/wb_addr (addr of regfile for mem date)   :  17
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :  19	save mem addr (rs1_data): 0x00000000
imm_s  :  3185	imm_s_sext  :  4294966385
save mem data ponter (rs2_addr)   :  24	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000074
inst       : 0x00547e87
===LW===
rs1_addr (addr of regfile for "mem addr"):   8	rs1_data ("addr for mem"): 0x00000000
imm_i:     5	imm_i_sext:           5
rd/wb_addr (addr of regfile for mem date)   :  29
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   8	save mem addr (rs1_data): 0x00000000
imm_s  :    29	imm_s_sext  :          29
save mem data ponter (rs2_addr)   :   5	save mem data (rs2_data): 0x23333333
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000078
inst       : 0x4de27258
===LW===
rs1_addr (addr of regfile for "mem addr"):   4	rs1_data ("addr for mem"): 0x00000000
imm_i:  1246	imm_i_sext:        1246
rd/wb_addr (addr of regfile for mem date)   :   4
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   4	save mem addr (rs1_data): 0x00000000
imm_s  :  1220	imm_s_sext  :        1220
save mem data ponter (rs2_addr)   :  30	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000007c
inst       : 0x00000063
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000080
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000084
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000088
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000008c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000090
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000094
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000098
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000009c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000a0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000a4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000a8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000ac
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000b0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000b4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000b8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000bc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000c0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000c4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000c8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000cc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000d0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000d4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000d8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000dc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000e0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000e4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000e8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000ec
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000f0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000f4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000f8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000000fc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000100
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000104
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000108
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000010c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000110
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000114
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000118
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000011c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000120
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000124
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000128
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000012c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000130
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000134
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000138
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000013c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000140
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000144
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000148
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000014c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000150
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000154
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000158
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000015c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000160
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000164
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000168
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000016c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000170
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000174
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000178
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000017c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000180
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000184
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000188
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000018c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000190
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000194
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000198
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000019c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001a0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001a4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001a8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001ac
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001b0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001b4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001b8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001bc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001c0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001c4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001c8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001cc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001d0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001d4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001d8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001dc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001e0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001e4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001e8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001ec
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001f0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001f4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001f8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000001fc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000200
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000204
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000208
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000020c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000210
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000214
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000218
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000021c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000220
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000224
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000228
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000022c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000230
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000234
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000238
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000023c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000240
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000244
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000248
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000024c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000250
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000254
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000258
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000025c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000260
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000264
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000268
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000026c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000270
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000274
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000278
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000027c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000280
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000284
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000288
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000028c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000290
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000294
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000298
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000029c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002a0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002a4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002a8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002ac
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002b0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002b4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002b8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002bc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002c0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002c4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002c8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002cc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002d0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002d4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002d8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002dc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002e0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002e4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002e8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002ec
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002f0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002f4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002f8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000002fc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000300
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000304
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000308
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000030c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000310
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000314
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000318
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000031c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000320
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000324
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000328
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000032c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000330
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000334
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000338
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000033c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000340
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000344
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000348
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000034c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000350
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000354
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000358
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000035c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000360
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000364
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000368
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000036c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000370
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000374
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000378
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000037c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000380
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000384
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000388
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000038c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000390
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000394
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000398
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000039c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003a0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003a4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003a8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003ac
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003b0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003b4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003b8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003bc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003c0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003c4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003c8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003cc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003d0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003d4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003d8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003dc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003e0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003e4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003e8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003ec
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003f0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003f4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003f8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000003fc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000400
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000404
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000408
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000040c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000410
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000414
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000418
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000041c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000420
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000424
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000428
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000042c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000430
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000434
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000438
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000043c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000440
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000444
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000448
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000044c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000450
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000454
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000458
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000045c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000460
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000464
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000468
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000046c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000470
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000474
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000478
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000047c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000480
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000484
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000488
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000048c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000490
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000494
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000498
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000049c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004a0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004a4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004a8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004ac
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004b0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004b4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004b8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004bc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004c0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004c4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004c8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004cc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004d0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004d4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004d8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004dc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004e0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004e4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004e8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004ec
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004f0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004f4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004f8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000004fc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000500
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000504
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000508
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000050c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000510
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000514
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000518
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000051c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000520
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000524
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000528
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000052c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000530
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000534
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000538
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000053c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000540
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000544
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000548
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000054c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000550
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000554
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000558
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000055c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000560
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000564
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000568
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000056c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000570
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000574
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000578
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000057c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000580
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000584
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000588
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000058c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000590
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000594
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000598
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000059c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005a0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005a4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005a8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005ac
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005b0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005b4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005b8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005bc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005c0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005c4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005c8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005cc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005d0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005d4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005d8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005dc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005e0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005e4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005e8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005ec
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005f0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005f4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005f8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000005fc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000600
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000604
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000608
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000060c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000610
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000614
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000618
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000061c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000620
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000624
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000628
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000062c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000630
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000634
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000638
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000063c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000640
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000644
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000648
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000064c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000650
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000654
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000658
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000065c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000660
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000664
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000668
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000066c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000670
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000674
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000678
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000067c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000680
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000684
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000688
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000068c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000690
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000694
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000698
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000069c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006a0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006a4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006a8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006ac
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006b0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006b4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006b8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006bc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006c0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006c4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006c8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006cc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006d0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006d4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006d8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006dc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006e0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006e4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006e8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006ec
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006f0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006f4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006f8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000006fc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000700
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000704
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000708
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000070c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000710
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000714
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000718
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000071c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000720
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000724
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000728
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000072c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000730
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000734
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000738
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000073c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000740
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000744
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000748
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000074c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000750
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000754
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000758
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000075c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000760
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000764
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000768
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000076c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000770
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000774
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000778
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000077c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000780
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000784
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000788
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000078c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000790
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000794
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000798
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000079c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007a0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007a4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007a8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007ac
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007b0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007b4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007b8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007bc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007c0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007c4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007c8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007cc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007d0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007d4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007d8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007dc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007e0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007e4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007e8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007ec
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007f0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007f4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007f8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000007fc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000800
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000804
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000808
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000080c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000810
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000814
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000818
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000081c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000820
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000824
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000828
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000082c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000830
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000834
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000838
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000083c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000840
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000844
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000848
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000084c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000850
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000854
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000858
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000085c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000860
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000864
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000868
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000086c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000870
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000874
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000878
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000087c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000880
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000884
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000888
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000088c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000890
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000894
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000898
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000089c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008a0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008a4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008a8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008ac
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008b0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008b4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008b8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008bc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008c0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008c4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008c8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008cc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008d0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008d4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008d8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008dc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008e0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008e4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008e8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008ec
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008f0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008f4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008f8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000008fc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000900
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000904
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000908
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000090c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000910
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000914
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000918
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000091c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000920
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000924
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000928
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000092c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000930
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000934
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000938
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000093c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000940
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000944
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000948
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000094c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000950
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000954
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000958
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000095c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000960
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000964
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000968
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000096c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000970
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000974
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000978
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000097c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000980
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000984
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000988
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000098c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000990
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000994
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000998
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x0000099c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009a0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009a4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009a8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009ac
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009b0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009b4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009b8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009bc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009c0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009c4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009c8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009cc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009d0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009d4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009d8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009dc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009e0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009e4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009e8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009ec
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009f0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009f4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009f8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x000009fc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a00
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a04
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a08
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a0c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a10
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a14
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a18
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a1c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a20
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a24
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a28
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a2c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a30
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a34
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a38
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a3c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a40
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a44
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a48
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a4c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a50
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a54
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a58
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a5c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a60
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a64
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a68
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a6c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a70
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a74
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a78
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a7c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a80
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a84
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a88
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a8c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a90
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a94
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a98
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000a9c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000aa0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000aa4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000aa8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000aac
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ab0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ab4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ab8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000abc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ac0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ac4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ac8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000acc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ad0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ad4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ad8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000adc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ae0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ae4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ae8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000aec
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000af0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000af4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000af8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000afc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b00
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b04
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b08
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b0c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b10
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b14
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b18
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b1c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b20
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b24
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b28
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b2c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b30
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b34
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b38
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b3c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b40
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b44
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b48
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b4c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b50
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b54
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b58
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b5c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b60
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b64
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b68
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b6c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b70
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b74
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b78
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b7c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b80
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b84
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b88
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b8c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b90
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b94
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b98
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000b9c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ba0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ba4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ba8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000bac
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000bb0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000bb4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000bb8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000bbc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000bc0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000bc4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000bc8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000bcc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000bd0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000bd4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000bd8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000bdc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000be0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000be4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000be8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000bec
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000bf0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000bf4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000bf8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000bfc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c00
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c04
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c08
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c0c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c10
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c14
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c18
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c1c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c20
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c24
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c28
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c2c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c30
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c34
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c38
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c3c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c40
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c44
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c48
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c4c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c50
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c54
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c58
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c5c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c60
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c64
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c68
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c6c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c70
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c74
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c78
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c7c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c80
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c84
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c88
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c8c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c90
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c94
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c98
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000c9c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ca0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ca4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ca8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000cac
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000cb0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000cb4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000cb8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000cbc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000cc0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000cc4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000cc8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ccc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000cd0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000cd4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000cd8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000cdc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ce0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ce4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ce8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000cec
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000cf0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000cf4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000cf8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000cfc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d00
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d04
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d08
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d0c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d10
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d14
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d18
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d1c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d20
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d24
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d28
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d2c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d30
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d34
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d38
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d3c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d40
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d44
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d48
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d4c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d50
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d54
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d58
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d5c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d60
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d64
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d68
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d6c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d70
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d74
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d78
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d7c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d80
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d84
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d88
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d8c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d90
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d94
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d98
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000d9c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000da0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000da4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000da8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000dac
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000db0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000db4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000db8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000dbc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000dc0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000dc4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000dc8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000dcc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000dd0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000dd4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000dd8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ddc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000de0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000de4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000de8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000dec
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000df0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000df4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000df8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000dfc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e00
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e04
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e08
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e0c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e10
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e14
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e18
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e1c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e20
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e24
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e28
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e2c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e30
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e34
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e38
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e3c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e40
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e44
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e48
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e4c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e50
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e54
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e58
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e5c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e60
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e64
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e68
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e6c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e70
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e74
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e78
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e7c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e80
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e84
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e88
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e8c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e90
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e94
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e98
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000e9c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ea0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ea4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ea8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000eac
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000eb0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000eb4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000eb8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ebc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ec0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ec4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ec8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ecc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ed0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ed4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ed8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000edc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ee0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ee4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ee8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000eec
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ef0
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ef4
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000ef8
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000efc
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f00
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f04
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f08
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f0c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f10
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f14
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f18
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f1c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f20
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f24
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f28
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f2c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f30
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f34
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f38
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f3c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f40
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f44
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f48
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f4c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f50
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f54
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f58
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f5c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f60
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f64
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f68
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f6c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f70
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f74
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f78
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f7c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f80
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f84
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f88
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f8c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f90
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f94
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f98
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
pc_reg     : 0x00000f9c
inst       : 0x00000000
===LW===
rs1_addr (addr of regfile for "mem addr"):   0	rs1_data ("addr for mem"): 0x00000000
imm_i:     0	imm_i_sext:           0
rd/wb_addr (addr of regfile for mem date)   :   0
 (load mem data)  : 0x00c02283
===SW===
save mem addr pointer (rs1_addr)   :   0	save mem addr (rs1_data): 0x00000000
imm_s  :     0	imm_s_sext  :           0
save mem data ponter (rs2_addr)   :   0	save mem data (rs2_data): 0x00000000
dmem.addr  :           0
dmem.wen   :  0
dmem.wdata : 0x00000000
---------
Bool(false)
[info] FetchTest:
[info] - fetch test *** FAILED ***
[info]   chiseltest.TimeoutException: timeout on Top.clock: IO[Clock] at 1000 idle cycles. You can extend the timeout by calling .setTimeout(<n>) on your clock (setting it to 0 means 'no timeout').
[info]   at chiseltest.internal.GenericBackend.$anonfun$run$7(GenericBackend.scala:188)
[info]   at chiseltest.internal.GenericBackend.$anonfun$run$7$adapted(GenericBackend.scala:185)
[info]   at scala.collection.mutable.HashMap$Node.foreach(HashMap.scala:627)
[info]   at scala.collection.mutable.HashMap.foreach(HashMap.scala:489)
[info]   at chiseltest.internal.GenericBackend.run(GenericBackend.scala:185)
[info]   at chiseltest.internal.Context$.$anonfun$run$1(Testers2.scala:34)
[info]   at scala.util.DynamicVariable.withValue(DynamicVariable.scala:59)
[info]   at chiseltest.internal.Context$.run(Testers2.scala:34)
[info]   at chiseltest.ChiselScalatestTester.chiseltest$ChiselScalatestTester$$runTest(ChiselScalatestTester.scala:103)
[info]   at chiseltest.ChiselScalatestTester$TestBuilder.apply(ChiselScalatestTester.scala:31)
[info]   ...
[info] Run completed in 3 seconds, 60 milliseconds.
[info] Total number of tests run: 2
[info] Suites: completed 2, aborted 0
[info] Tests: succeeded 1, failed 1, canceled 0, ignored 0, pending 0
[info] *** 1 TEST FAILED ***
[error] Failed tests:
[error] 	fetch.FetchTest
[error] (Test / test) sbt.TestsFailedException: Tests unsuccessful
[error] Total time: 7 s, completed 2023416 6:32:28
