0.7
2020.2
Nov  8 2024
22:36:57
E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.sim/sim_1/behav/xsim/glbl.v,1742020356,verilog,,,,glbl,,,,,,,,
E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sim_1/new/testbench_ALU_32bit.v,1742020570,verilog,,,,test_alu,,,,,,,,
E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v,1742020516,verilog,,E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v,,ALU_32bit,,,,,,,,
E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALU_32bit_Display.v,1742020356,verilog,,E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/Divider_32bit.v,,ALU_Display,,,,,,,,
E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v,1742020356,verilog,,E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/NotModule.v,,Add_1bit;CLA_4bit;CLA_Add_16bit;CLA_Add_32bit;CLA_Add_4bit,,,,,,,,
E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/AndModule.v,1742020356,verilog,,E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v,,And_32bit,,,,,,,,
E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/BoothMul_32bit.v,1742020356,verilog,,E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/Subtractor_32bit.v,,BoothMul_32bit,,,,,,,,
E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/DecoderModule.v,1742020356,verilog,,E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v,,Decoder_4To16,,,,,,,,
E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/Divider_32bit.v,1742020356,verilog,,E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/BoothMul_32bit.v,,Divider_32bit,,,,,,,,
E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/NotModule.v,1742020356,verilog,,E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/OrModule.v,,Not_32bit,,,,,,,,
E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/OrModule.v,1742020356,verilog,,E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/XorModule.v,,Or_32bit,,,,,,,,
E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v,1742020356,verilog,,E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v,,shifter_16bit;shifter_1bit;shifter_2bit;shifter_32bit;shifter_4bit;shifter_8bit,,,,,,,,
E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/Subtractor_32bit.v,1742020432,verilog,,E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sim_1/new/testbench_ALU_32bit.v,,Subtractor_32bit,,,,,,,,
E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v,1742020356,verilog,,E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALU_32bit_Display.v,,CutL;CutR;Cut_decoder;Truncate_32bit,,,,,,,,
E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/XorModule.v,1742020356,verilog,,E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/AndModule.v,,Xor_32bit,,,,,,,,
