Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr  2 13:25:03 2020
| Host         : DESKTOP-2O9T882 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_lab9_timing_summary_routed.rpt -pb top_lab9_timing_summary_routed.pb -rpx top_lab9_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lab9
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.797        0.000                      0                    8        0.460        0.000                      0                    8        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.797        0.000                      0                    8        0.460        0.000                      0                    8        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 r1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 1.623ns (38.899%)  route 2.549ns (61.101%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.634     5.155    r1/CLK
    SLICE_X1Y12          FDCE                                         r  r1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  r1/Q_reg[2]/Q
                         net (fo=3, routed)           0.884     6.496    r1/Q[2]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.124     6.620 r  r1/__5_carry_i_2/O
                         net (fo=1, routed)           0.000     6.620    alu1/S[2]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.018 r  alu1/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    alu1/__5_carry_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.240 r  alu1/__5_carry__0/O[0]
                         net (fo=1, routed)           0.858     8.097    r1/data0[4]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.299     8.396 r  r1/Q[4]_i_2/O
                         net (fo=1, routed)           0.807     9.204    r1/Q[4]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.124     9.328 r  r1/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     9.328    r2/D[4]
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514    14.855    r2/CLK
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[4]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.031    15.125    r2/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 r1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.751ns (43.124%)  route 2.309ns (56.876%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.634     5.155    r1/CLK
    SLICE_X1Y12          FDCE                                         r  r1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  r1/Q_reg[2]/Q
                         net (fo=3, routed)           0.884     6.496    r1/Q[2]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.124     6.620 r  r1/__5_carry_i_2/O
                         net (fo=1, routed)           0.000     6.620    alu1/S[2]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.018 r  alu1/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    alu1/__5_carry_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.331 r  alu1/__5_carry__0/O[3]
                         net (fo=1, routed)           0.628     7.959    r1/data0[7]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.306     8.265 r  r1/Q[7]_i_2/O
                         net (fo=1, routed)           0.797     9.062    r1/Q[7]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.154     9.216 r  r1/Q[7]_i_1/O
                         net (fo=1, routed)           0.000     9.216    r2/D[7]
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514    14.855    r2/CLK
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[7]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.075    15.169    r2/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 r1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.644ns (43.506%)  route 2.135ns (56.494%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.634     5.155    r1/CLK
    SLICE_X0Y12          FDCE                                         r  r1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  r1/Q_reg[0]/Q
                         net (fo=3, routed)           0.683     6.295    alu1/S[0]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.025 r  alu1/__5_carry/O[3]
                         net (fo=1, routed)           0.641     7.666    r1/data0[3]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.306     7.972 r  r1/Q[3]_i_2/O
                         net (fo=1, routed)           0.810     8.782    r1/Q[3]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.152     8.934 r  r1/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     8.934    r2/D[3]
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514    14.855    r2/CLK
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.075    15.169    r2/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 r1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.553ns (43.365%)  route 2.028ns (56.635%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.634     5.155    r1/CLK
    SLICE_X0Y12          FDCE                                         r  r1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  r1/Q_reg[0]/Q
                         net (fo=3, routed)           0.683     6.295    alu1/S[0]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.966 r  alu1/__5_carry/O[2]
                         net (fo=1, routed)           0.408     7.373    r1/data0[2]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.302     7.675 r  r1/Q[2]_i_2/O
                         net (fo=1, routed)           0.937     8.612    r1/Q[2]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.124     8.736 r  r1/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     8.736    r2/D[2]
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514    14.855    r2/CLK
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.031    15.125    r2/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  6.388    

Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 r1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.739ns (49.480%)  route 1.776ns (50.520%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.634     5.155    r1/CLK
    SLICE_X1Y12          FDCE                                         r  r1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  r1/Q_reg[2]/Q
                         net (fo=3, routed)           0.884     6.496    r1/Q[2]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.124     6.620 r  r1/__5_carry_i_2/O
                         net (fo=1, routed)           0.000     6.620    alu1/S[2]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.018 r  alu1/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    alu1/__5_carry_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.352 r  alu1/__5_carry__0/O[1]
                         net (fo=1, routed)           0.348     7.700    r1/data0[5]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.303     8.003 r  r1/Q[5]_i_2/O
                         net (fo=1, routed)           0.543     8.546    r1/Q[5]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.124     8.670 r  r1/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     8.670    r2/D[5]
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514    14.855    r2/CLK
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[5]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.032    15.126    r2/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  6.456    

Slack (MET) :             6.545ns  (required time - arrival time)
  Source:                 r1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 1.668ns (48.094%)  route 1.800ns (51.906%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.634     5.155    r1/CLK
    SLICE_X1Y12          FDCE                                         r  r1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  r1/Q_reg[2]/Q
                         net (fo=3, routed)           0.884     6.496    r1/Q[2]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.124     6.620 r  r1/__5_carry_i_2/O
                         net (fo=1, routed)           0.000     6.620    alu1/S[2]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.018 r  alu1/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    alu1/__5_carry_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.257 r  alu1/__5_carry__0/O[2]
                         net (fo=1, routed)           0.341     7.598    r1/data0[6]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.302     7.900 r  r1/Q[6]_i_2/O
                         net (fo=1, routed)           0.574     8.474    r1/Q[6]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.149     8.623 r  r1/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     8.623    r2/D[6]
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514    14.855    r2/CLK
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[6]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.075    15.169    r2/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.545    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 r1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 1.459ns (44.361%)  route 1.830ns (55.639%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.634     5.155    r1/CLK
    SLICE_X0Y12          FDCE                                         r  r1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  r1/Q_reg[0]/Q
                         net (fo=3, routed)           0.683     6.295    alu1/S[0]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.843 r  alu1/__5_carry/O[1]
                         net (fo=1, routed)           0.348     7.191    r1/data0[1]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.303     7.494 r  r1/Q[1]_i_2/O
                         net (fo=1, routed)           0.798     8.292    r1/Q[1]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.152     8.444 r  r1/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     8.444    r2/D[1]
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514    14.855    r2/CLK
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.075    15.169    r2/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             6.753ns  (required time - arrival time)
  Source:                 r1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 1.250ns (38.884%)  route 1.965ns (61.116%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.634     5.155    r1/CLK
    SLICE_X0Y12          FDCE                                         r  r1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  r1/Q_reg[0]/Q
                         net (fo=3, routed)           0.683     6.295    alu1/S[0]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.666 r  alu1/__5_carry/O[0]
                         net (fo=1, routed)           0.647     7.312    r1/data0[0]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.299     7.611 r  r1/Q[0]_i_2/O
                         net (fo=1, routed)           0.635     8.246    r1/Q[0]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.124     8.370 r  r1/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     8.370    r2/D[0]
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514    14.855    r2/CLK
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[0]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.029    15.123    r2/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  6.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 r1/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.229ns (39.334%)  route 0.353ns (60.666%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.474    r1/CLK
    SLICE_X0Y13          FDCE                                         r  r1/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  r1/Q_reg[7]/Q
                         net (fo=3, routed)           0.079     1.694    r1/Q[7]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.739 r  r1/Q[7]_i_2/O
                         net (fo=1, routed)           0.274     2.013    r1/Q[7]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.043     2.056 r  r1/Q[7]_i_1/O
                         net (fo=1, routed)           0.000     2.056    r2/D[7]
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.861     1.988    r2/CLK
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[7]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.107     1.596    r2/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 r1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.231ns (37.935%)  route 0.378ns (62.065%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.592     1.475    r1/CLK
    SLICE_X0Y12          FDCE                                         r  r1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  r1/Q_reg[0]/Q
                         net (fo=3, routed)           0.162     1.779    r1/Q[0]
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.045     1.824 r  r1/Q[0]_i_2/O
                         net (fo=1, routed)           0.216     2.039    r1/Q[0]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.045     2.084 r  r1/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.084    r2/D[0]
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.861     1.988    r2/CLK
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[0]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.091     1.580    r2/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 r1/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.231ns (37.291%)  route 0.388ns (62.709%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.474    r1/CLK
    SLICE_X0Y13          FDCE                                         r  r1/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  r1/Q_reg[4]/Q
                         net (fo=3, routed)           0.111     1.726    r1/Q[4]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.771 r  r1/Q[4]_i_2/O
                         net (fo=1, routed)           0.277     2.049    r1/Q[4]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.045     2.094 r  r1/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.094    r2/D[4]
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.861     1.988    r2/CLK
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[4]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.092     1.581    r2/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 r1/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.230ns (35.996%)  route 0.409ns (64.004%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.592     1.475    r1/CLK
    SLICE_X1Y12          FDCE                                         r  r1/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  r1/Q_reg[6]/Q
                         net (fo=3, routed)           0.216     1.832    r1/Q[6]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.877 r  r1/Q[6]_i_2/O
                         net (fo=1, routed)           0.193     2.070    r1/Q[6]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.044     2.114 r  r1/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     2.114    r2/D[6]
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.861     1.988    r2/CLK
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[6]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.107     1.596    r2/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 r1/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.231ns (34.138%)  route 0.446ns (65.862%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.592     1.475    r1/CLK
    SLICE_X0Y12          FDCE                                         r  r1/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  r1/Q_reg[3]/Q
                         net (fo=3, routed)           0.165     1.782    r1/Q[3]
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  r1/Q[3]_i_2/O
                         net (fo=1, routed)           0.280     2.107    r1/Q[3]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.045     2.152 r  r1/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.152    r2/D[3]
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.861     1.988    r2/CLK
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[3]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.107     1.596    r2/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.230ns (33.199%)  route 0.463ns (66.801%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.592     1.475    r1/CLK
    SLICE_X1Y12          FDCE                                         r  r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  r1/Q_reg[1]/Q
                         net (fo=3, routed)           0.184     1.800    r1/Q[1]
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.045     1.845 r  r1/Q[1]_i_2/O
                         net (fo=1, routed)           0.279     2.124    r1/Q[1]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.044     2.168 r  r1/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.168    r2/D[1]
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.861     1.988    r2/CLK
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[1]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.107     1.596    r2/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 r1/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.231ns (32.035%)  route 0.490ns (67.965%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.592     1.475    r1/CLK
    SLICE_X0Y12          FDCE                                         r  r1/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  r1/Q_reg[5]/Q
                         net (fo=3, routed)           0.300     1.916    r1/Q[5]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.961 r  r1/Q[5]_i_2/O
                         net (fo=1, routed)           0.190     2.151    r1/Q[5]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.045     2.196 r  r1/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     2.196    r2/D[5]
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.861     1.988    r2/CLK
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[5]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.092     1.581    r2/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 r1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.231ns (21.771%)  route 0.830ns (78.229%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.592     1.475    r1/CLK
    SLICE_X1Y12          FDCE                                         r  r1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  r1/Q_reg[2]/Q
                         net (fo=3, routed)           0.501     2.117    r1/Q[2]
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.045     2.162 r  r1/Q[2]_i_2/O
                         net (fo=1, routed)           0.329     2.491    r1/Q[2]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.045     2.536 r  r1/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.536    r2/D[2]
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.861     1.988    r2/CLK
    SLICE_X1Y14          FDCE                                         r  r2/Q_reg[2]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.092     1.581    r2/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.955    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    r1/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    r1/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    r1/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    r1/Q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    r1/Q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    r1/Q_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    r1/Q_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    r1/Q_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    r2/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    r1/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    r1/Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    r1/Q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    r1/Q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    r1/Q_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    r1/Q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    r1/Q_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    r1/Q_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    r2/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    r2/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    r1/Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    r1/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    r1/Q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    r1/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    r1/Q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    r1/Q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    r1/Q_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    r1/Q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    r1/Q_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    r1/Q_reg[4]/C



