// Seed: 168907748
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    input supply0 id_3
    , id_10,
    input uwire id_4,
    input wire id_5,
    output wor id_6,
    input wand id_7,
    input tri id_8
);
  wire id_11;
  assign module_1.id_13 = 0;
  wire id_12;
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output wire id_2,
    input wand id_3,
    output wor id_4,
    input wand id_5,
    input wand id_6,
    input wor id_7
    , id_15,
    input wand id_8,
    output supply1 id_9,
    input tri0 id_10,
    input tri1 id_11,
    input wor id_12
    , id_16,
    output uwire id_13
);
  supply0 id_17 = -1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_5,
      id_1,
      id_5,
      id_13,
      id_12,
      id_8
  );
  logic id_18;
  assign id_13 = id_0;
endmodule
