
Movement_Bluetooth_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086ec  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000027c  0800888c  0800888c  0000988c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b08  08008b08  0000a074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008b08  08008b08  00009b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008b10  08008b10  0000a074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b10  08008b10  00009b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008b14  08008b14  00009b14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08008b18  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004d2c  20000074  08008b8c  0000a074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004da0  08008b8c  0000ada0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019ca9  00000000  00000000  0000a0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003914  00000000  00000000  00023d4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015a0  00000000  00000000  00027668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010c9  00000000  00000000  00028c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019987  00000000  00000000  00029cd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017e9c  00000000  00000000  00043658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b09f  00000000  00000000  0005b4f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f6593  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000652c  00000000  00000000  000f65d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000fcb04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008874 	.word	0x08008874

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08008874 	.word	0x08008874

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <Set_Servo_Angle>:
//TIM_HandleTypeDef htim2;
//TIM_HandleTypeDef htim3;
//TIM_HandleTypeDef htim4;

void Set_Servo_Angle(TIM_HandleTypeDef *htim, uint32_t channel, uint8_t angle)
{
 80005bc:	b480      	push	{r7}
 80005be:	b087      	sub	sp, #28
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	60f8      	str	r0, [r7, #12]
 80005c4:	60b9      	str	r1, [r7, #8]
 80005c6:	4613      	mov	r3, r2
 80005c8:	71fb      	strb	r3, [r7, #7]
    uint32_t pulse_length = 210 + (angle * (1050 - 210) / 180);
 80005ca:	79fb      	ldrb	r3, [r7, #7]
 80005cc:	f44f 7252 	mov.w	r2, #840	@ 0x348
 80005d0:	fb02 f303 	mul.w	r3, r2, r3
 80005d4:	4a15      	ldr	r2, [pc, #84]	@ (800062c <Set_Servo_Angle+0x70>)
 80005d6:	fb82 1203 	smull	r1, r2, r2, r3
 80005da:	441a      	add	r2, r3
 80005dc:	11d2      	asrs	r2, r2, #7
 80005de:	17db      	asrs	r3, r3, #31
 80005e0:	1ad3      	subs	r3, r2, r3
 80005e2:	33d2      	adds	r3, #210	@ 0xd2
 80005e4:	617b      	str	r3, [r7, #20]
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 80005e6:	68bb      	ldr	r3, [r7, #8]
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d104      	bne.n	80005f6 <Set_Servo_Angle+0x3a>
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	697a      	ldr	r2, [r7, #20]
 80005f2:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80005f4:	e013      	b.n	800061e <Set_Servo_Angle+0x62>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 80005f6:	68bb      	ldr	r3, [r7, #8]
 80005f8:	2b04      	cmp	r3, #4
 80005fa:	d104      	bne.n	8000606 <Set_Servo_Angle+0x4a>
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	681a      	ldr	r2, [r3, #0]
 8000600:	697b      	ldr	r3, [r7, #20]
 8000602:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000604:	e00b      	b.n	800061e <Set_Servo_Angle+0x62>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 8000606:	68bb      	ldr	r3, [r7, #8]
 8000608:	2b08      	cmp	r3, #8
 800060a:	d104      	bne.n	8000616 <Set_Servo_Angle+0x5a>
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	681a      	ldr	r2, [r3, #0]
 8000610:	697b      	ldr	r3, [r7, #20]
 8000612:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8000614:	e003      	b.n	800061e <Set_Servo_Angle+0x62>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	681a      	ldr	r2, [r3, #0]
 800061a:	697b      	ldr	r3, [r7, #20]
 800061c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800061e:	bf00      	nop
 8000620:	371c      	adds	r7, #28
 8000622:	46bd      	mov	sp, r7
 8000624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	b60b60b7 	.word	0xb60b60b7

08000630 <Init_arm>:

void Init_arm()
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1); // Enable motors
 8000634:	2201      	movs	r2, #1
 8000636:	2140      	movs	r1, #64	@ 0x40
 8000638:	482c      	ldr	r0, [pc, #176]	@ (80006ec <Init_arm+0xbc>)
 800063a:	f001 fd31 	bl	80020a0 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // A0  - M1
 800063e:	2100      	movs	r1, #0
 8000640:	482b      	ldr	r0, [pc, #172]	@ (80006f0 <Init_arm+0xc0>)
 8000642:	f002 fb1d 	bl	8002c80 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1); // D10 - M2
 8000646:	2100      	movs	r1, #0
 8000648:	482a      	ldr	r0, [pc, #168]	@ (80006f4 <Init_arm+0xc4>)
 800064a:	f002 fb19 	bl	8002c80 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2); // D9  - M3
 800064e:	2104      	movs	r1, #4
 8000650:	4829      	ldr	r0, [pc, #164]	@ (80006f8 <Init_arm+0xc8>)
 8000652:	f002 fb15 	bl	8002c80 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3); // D6  - M4
 8000656:	2108      	movs	r1, #8
 8000658:	4825      	ldr	r0, [pc, #148]	@ (80006f0 <Init_arm+0xc0>)
 800065a:	f002 fb11 	bl	8002c80 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); // D5  - M5
 800065e:	2100      	movs	r1, #0
 8000660:	4825      	ldr	r0, [pc, #148]	@ (80006f8 <Init_arm+0xc8>)
 8000662:	f002 fb0d 	bl	8002c80 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); // D3  - M6
 8000666:	2104      	movs	r1, #4
 8000668:	4821      	ldr	r0, [pc, #132]	@ (80006f0 <Init_arm+0xc0>)
 800066a:	f002 fb09 	bl	8002c80 <HAL_TIM_PWM_Start>

//	 Set arm to initial position
	Set_Servo_Angle(&htim2, TIM_CHANNEL_1, current_value_base);
 800066e:	4b23      	ldr	r3, [pc, #140]	@ (80006fc <Init_arm+0xcc>)
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	461a      	mov	r2, r3
 8000674:	2100      	movs	r1, #0
 8000676:	481e      	ldr	r0, [pc, #120]	@ (80006f0 <Init_arm+0xc0>)
 8000678:	f7ff ffa0 	bl	80005bc <Set_Servo_Angle>
	HAL_Delay(200);
 800067c:	20c8      	movs	r0, #200	@ 0xc8
 800067e:	f001 f9f3 	bl	8001a68 <HAL_Delay>

	Set_Servo_Angle(&htim4, TIM_CHANNEL_1, current_value_shoulder);
 8000682:	4b1f      	ldr	r3, [pc, #124]	@ (8000700 <Init_arm+0xd0>)
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	461a      	mov	r2, r3
 8000688:	2100      	movs	r1, #0
 800068a:	481a      	ldr	r0, [pc, #104]	@ (80006f4 <Init_arm+0xc4>)
 800068c:	f7ff ff96 	bl	80005bc <Set_Servo_Angle>
	HAL_Delay(200);
 8000690:	20c8      	movs	r0, #200	@ 0xc8
 8000692:	f001 f9e9 	bl	8001a68 <HAL_Delay>

	Set_Servo_Angle(&htim3, TIM_CHANNEL_2, current_value_elbow);
 8000696:	4b1b      	ldr	r3, [pc, #108]	@ (8000704 <Init_arm+0xd4>)
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	461a      	mov	r2, r3
 800069c:	2104      	movs	r1, #4
 800069e:	4816      	ldr	r0, [pc, #88]	@ (80006f8 <Init_arm+0xc8>)
 80006a0:	f7ff ff8c 	bl	80005bc <Set_Servo_Angle>
	HAL_Delay(200);
 80006a4:	20c8      	movs	r0, #200	@ 0xc8
 80006a6:	f001 f9df 	bl	8001a68 <HAL_Delay>

	Set_Servo_Angle(&htim2, TIM_CHANNEL_3, current_value_wrist_ver);
 80006aa:	4b17      	ldr	r3, [pc, #92]	@ (8000708 <Init_arm+0xd8>)
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	461a      	mov	r2, r3
 80006b0:	2108      	movs	r1, #8
 80006b2:	480f      	ldr	r0, [pc, #60]	@ (80006f0 <Init_arm+0xc0>)
 80006b4:	f7ff ff82 	bl	80005bc <Set_Servo_Angle>
	HAL_Delay(200);
 80006b8:	20c8      	movs	r0, #200	@ 0xc8
 80006ba:	f001 f9d5 	bl	8001a68 <HAL_Delay>

	Set_Servo_Angle(&htim3, TIM_CHANNEL_1, current_value_wrist_rot);
 80006be:	4b13      	ldr	r3, [pc, #76]	@ (800070c <Init_arm+0xdc>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	461a      	mov	r2, r3
 80006c4:	2100      	movs	r1, #0
 80006c6:	480c      	ldr	r0, [pc, #48]	@ (80006f8 <Init_arm+0xc8>)
 80006c8:	f7ff ff78 	bl	80005bc <Set_Servo_Angle>
	HAL_Delay(200);
 80006cc:	20c8      	movs	r0, #200	@ 0xc8
 80006ce:	f001 f9cb 	bl	8001a68 <HAL_Delay>

	Set_Servo_Angle(&htim2, TIM_CHANNEL_2, current_value_gripper);
 80006d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000710 <Init_arm+0xe0>)
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	461a      	mov	r2, r3
 80006d8:	2104      	movs	r1, #4
 80006da:	4805      	ldr	r0, [pc, #20]	@ (80006f0 <Init_arm+0xc0>)
 80006dc:	f7ff ff6e 	bl	80005bc <Set_Servo_Angle>
	HAL_Delay(200);
 80006e0:	20c8      	movs	r0, #200	@ 0xc8
 80006e2:	f001 f9c1 	bl	8001a68 <HAL_Delay>
//	MoveArm(INIT_FOLD_BASE, INIT_FOLD_SHOULDER, INIT_FOLD_ELBOW, INIT_FOLD_WRIST_VER, INIT_FOLD_WRIST_HOR, GRIPPER_OPPENED);
//	osDelay(200);
}
 80006e6:	bf00      	nop
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	40020000 	.word	0x40020000
 80006f0:	20000094 	.word	0x20000094
 80006f4:	20000124 	.word	0x20000124
 80006f8:	200000dc 	.word	0x200000dc
 80006fc:	20000090 	.word	0x20000090
 8000700:	20000000 	.word	0x20000000
 8000704:	20000001 	.word	0x20000001
 8000708:	20000002 	.word	0x20000002
 800070c:	20000003 	.word	0x20000003
 8000710:	20000004 	.word	0x20000004

08000714 <MoveArm>:

void MoveArm(uint8_t base_angle, uint8_t shoulder_angle, uint8_t elbow_angle, uint8_t wrist_ver_angle, uint8_t wrist_rot_angle, uint8_t gripper_angle)
{
 8000714:	b590      	push	{r4, r7, lr}
 8000716:	b085      	sub	sp, #20
 8000718:	af00      	add	r7, sp, #0
 800071a:	4604      	mov	r4, r0
 800071c:	4608      	mov	r0, r1
 800071e:	4611      	mov	r1, r2
 8000720:	461a      	mov	r2, r3
 8000722:	4623      	mov	r3, r4
 8000724:	71fb      	strb	r3, [r7, #7]
 8000726:	4603      	mov	r3, r0
 8000728:	71bb      	strb	r3, [r7, #6]
 800072a:	460b      	mov	r3, r1
 800072c:	717b      	strb	r3, [r7, #5]
 800072e:	4613      	mov	r3, r2
 8000730:	713b      	strb	r3, [r7, #4]
    int isMoving = 1;
 8000732:	2301      	movs	r3, #1
 8000734:	60fb      	str	r3, [r7, #12]

    while (isMoving)
 8000736:	e0c8      	b.n	80008ca <MoveArm+0x1b6>
    {
        isMoving = 0;
 8000738:	2300      	movs	r3, #0
 800073a:	60fb      	str	r3, [r7, #12]

        // Wrist Vertical
        if (current_value_wrist_ver != wrist_ver_angle)
 800073c:	4b67      	ldr	r3, [pc, #412]	@ (80008dc <MoveArm+0x1c8>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	793a      	ldrb	r2, [r7, #4]
 8000742:	429a      	cmp	r2, r3
 8000744:	d01a      	beq.n	800077c <MoveArm+0x68>
        {
            if (current_value_wrist_ver < wrist_ver_angle) {
 8000746:	4b65      	ldr	r3, [pc, #404]	@ (80008dc <MoveArm+0x1c8>)
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	793a      	ldrb	r2, [r7, #4]
 800074c:	429a      	cmp	r2, r3
 800074e:	d906      	bls.n	800075e <MoveArm+0x4a>
                current_value_wrist_ver++;
 8000750:	4b62      	ldr	r3, [pc, #392]	@ (80008dc <MoveArm+0x1c8>)
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	3301      	adds	r3, #1
 8000756:	b2da      	uxtb	r2, r3
 8000758:	4b60      	ldr	r3, [pc, #384]	@ (80008dc <MoveArm+0x1c8>)
 800075a:	701a      	strb	r2, [r3, #0]
 800075c:	e005      	b.n	800076a <MoveArm+0x56>
            } else {
                current_value_wrist_ver--;
 800075e:	4b5f      	ldr	r3, [pc, #380]	@ (80008dc <MoveArm+0x1c8>)
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	3b01      	subs	r3, #1
 8000764:	b2da      	uxtb	r2, r3
 8000766:	4b5d      	ldr	r3, [pc, #372]	@ (80008dc <MoveArm+0x1c8>)
 8000768:	701a      	strb	r2, [r3, #0]
            }
            Set_Servo_Angle(&htim2, TIM_CHANNEL_3, current_value_wrist_ver);
 800076a:	4b5c      	ldr	r3, [pc, #368]	@ (80008dc <MoveArm+0x1c8>)
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	461a      	mov	r2, r3
 8000770:	2108      	movs	r1, #8
 8000772:	485b      	ldr	r0, [pc, #364]	@ (80008e0 <MoveArm+0x1cc>)
 8000774:	f7ff ff22 	bl	80005bc <Set_Servo_Angle>
            isMoving = 1;
 8000778:	2301      	movs	r3, #1
 800077a:	60fb      	str	r3, [r7, #12]
        }

        // Base
        if (current_value_base != base_angle)
 800077c:	4b59      	ldr	r3, [pc, #356]	@ (80008e4 <MoveArm+0x1d0>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	79fa      	ldrb	r2, [r7, #7]
 8000782:	429a      	cmp	r2, r3
 8000784:	d01a      	beq.n	80007bc <MoveArm+0xa8>
        {
            if (current_value_base < base_angle) {
 8000786:	4b57      	ldr	r3, [pc, #348]	@ (80008e4 <MoveArm+0x1d0>)
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	79fa      	ldrb	r2, [r7, #7]
 800078c:	429a      	cmp	r2, r3
 800078e:	d906      	bls.n	800079e <MoveArm+0x8a>
                current_value_base++;
 8000790:	4b54      	ldr	r3, [pc, #336]	@ (80008e4 <MoveArm+0x1d0>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	3301      	adds	r3, #1
 8000796:	b2da      	uxtb	r2, r3
 8000798:	4b52      	ldr	r3, [pc, #328]	@ (80008e4 <MoveArm+0x1d0>)
 800079a:	701a      	strb	r2, [r3, #0]
 800079c:	e005      	b.n	80007aa <MoveArm+0x96>
            } else {
                current_value_base--;
 800079e:	4b51      	ldr	r3, [pc, #324]	@ (80008e4 <MoveArm+0x1d0>)
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	3b01      	subs	r3, #1
 80007a4:	b2da      	uxtb	r2, r3
 80007a6:	4b4f      	ldr	r3, [pc, #316]	@ (80008e4 <MoveArm+0x1d0>)
 80007a8:	701a      	strb	r2, [r3, #0]
            }
            Set_Servo_Angle(&htim2, TIM_CHANNEL_1, current_value_base);
 80007aa:	4b4e      	ldr	r3, [pc, #312]	@ (80008e4 <MoveArm+0x1d0>)
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	461a      	mov	r2, r3
 80007b0:	2100      	movs	r1, #0
 80007b2:	484b      	ldr	r0, [pc, #300]	@ (80008e0 <MoveArm+0x1cc>)
 80007b4:	f7ff ff02 	bl	80005bc <Set_Servo_Angle>
            isMoving = 1;
 80007b8:	2301      	movs	r3, #1
 80007ba:	60fb      	str	r3, [r7, #12]
        }

        // Shoulder
        if (current_value_shoulder != shoulder_angle)
 80007bc:	4b4a      	ldr	r3, [pc, #296]	@ (80008e8 <MoveArm+0x1d4>)
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	79ba      	ldrb	r2, [r7, #6]
 80007c2:	429a      	cmp	r2, r3
 80007c4:	d01a      	beq.n	80007fc <MoveArm+0xe8>
        {
            if (current_value_shoulder < shoulder_angle) {
 80007c6:	4b48      	ldr	r3, [pc, #288]	@ (80008e8 <MoveArm+0x1d4>)
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	79ba      	ldrb	r2, [r7, #6]
 80007cc:	429a      	cmp	r2, r3
 80007ce:	d906      	bls.n	80007de <MoveArm+0xca>
                current_value_shoulder++;
 80007d0:	4b45      	ldr	r3, [pc, #276]	@ (80008e8 <MoveArm+0x1d4>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	3301      	adds	r3, #1
 80007d6:	b2da      	uxtb	r2, r3
 80007d8:	4b43      	ldr	r3, [pc, #268]	@ (80008e8 <MoveArm+0x1d4>)
 80007da:	701a      	strb	r2, [r3, #0]
 80007dc:	e005      	b.n	80007ea <MoveArm+0xd6>
            } else {
                current_value_shoulder--;
 80007de:	4b42      	ldr	r3, [pc, #264]	@ (80008e8 <MoveArm+0x1d4>)
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	3b01      	subs	r3, #1
 80007e4:	b2da      	uxtb	r2, r3
 80007e6:	4b40      	ldr	r3, [pc, #256]	@ (80008e8 <MoveArm+0x1d4>)
 80007e8:	701a      	strb	r2, [r3, #0]
            }
            Set_Servo_Angle(&htim4, TIM_CHANNEL_1, current_value_shoulder);
 80007ea:	4b3f      	ldr	r3, [pc, #252]	@ (80008e8 <MoveArm+0x1d4>)
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	461a      	mov	r2, r3
 80007f0:	2100      	movs	r1, #0
 80007f2:	483e      	ldr	r0, [pc, #248]	@ (80008ec <MoveArm+0x1d8>)
 80007f4:	f7ff fee2 	bl	80005bc <Set_Servo_Angle>
            isMoving = 1;
 80007f8:	2301      	movs	r3, #1
 80007fa:	60fb      	str	r3, [r7, #12]
        }

        // Elbow
        if (current_value_elbow != elbow_angle)
 80007fc:	4b3c      	ldr	r3, [pc, #240]	@ (80008f0 <MoveArm+0x1dc>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	797a      	ldrb	r2, [r7, #5]
 8000802:	429a      	cmp	r2, r3
 8000804:	d01a      	beq.n	800083c <MoveArm+0x128>
        {
            if (current_value_elbow < elbow_angle) {
 8000806:	4b3a      	ldr	r3, [pc, #232]	@ (80008f0 <MoveArm+0x1dc>)
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	797a      	ldrb	r2, [r7, #5]
 800080c:	429a      	cmp	r2, r3
 800080e:	d906      	bls.n	800081e <MoveArm+0x10a>
                current_value_elbow++;
 8000810:	4b37      	ldr	r3, [pc, #220]	@ (80008f0 <MoveArm+0x1dc>)
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	3301      	adds	r3, #1
 8000816:	b2da      	uxtb	r2, r3
 8000818:	4b35      	ldr	r3, [pc, #212]	@ (80008f0 <MoveArm+0x1dc>)
 800081a:	701a      	strb	r2, [r3, #0]
 800081c:	e005      	b.n	800082a <MoveArm+0x116>
            } else {
                current_value_elbow--;
 800081e:	4b34      	ldr	r3, [pc, #208]	@ (80008f0 <MoveArm+0x1dc>)
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	3b01      	subs	r3, #1
 8000824:	b2da      	uxtb	r2, r3
 8000826:	4b32      	ldr	r3, [pc, #200]	@ (80008f0 <MoveArm+0x1dc>)
 8000828:	701a      	strb	r2, [r3, #0]
            }
            Set_Servo_Angle(&htim3, TIM_CHANNEL_2, current_value_elbow);
 800082a:	4b31      	ldr	r3, [pc, #196]	@ (80008f0 <MoveArm+0x1dc>)
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	461a      	mov	r2, r3
 8000830:	2104      	movs	r1, #4
 8000832:	4830      	ldr	r0, [pc, #192]	@ (80008f4 <MoveArm+0x1e0>)
 8000834:	f7ff fec2 	bl	80005bc <Set_Servo_Angle>
            isMoving = 1;
 8000838:	2301      	movs	r3, #1
 800083a:	60fb      	str	r3, [r7, #12]
        }

        // Wrist Rotation
        if (current_value_wrist_rot != wrist_rot_angle)
 800083c:	4b2e      	ldr	r3, [pc, #184]	@ (80008f8 <MoveArm+0x1e4>)
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000844:	429a      	cmp	r2, r3
 8000846:	d01b      	beq.n	8000880 <MoveArm+0x16c>
        {
            if (current_value_wrist_rot < wrist_rot_angle) {
 8000848:	4b2b      	ldr	r3, [pc, #172]	@ (80008f8 <MoveArm+0x1e4>)
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000850:	429a      	cmp	r2, r3
 8000852:	d906      	bls.n	8000862 <MoveArm+0x14e>
                current_value_wrist_rot++;
 8000854:	4b28      	ldr	r3, [pc, #160]	@ (80008f8 <MoveArm+0x1e4>)
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	3301      	adds	r3, #1
 800085a:	b2da      	uxtb	r2, r3
 800085c:	4b26      	ldr	r3, [pc, #152]	@ (80008f8 <MoveArm+0x1e4>)
 800085e:	701a      	strb	r2, [r3, #0]
 8000860:	e005      	b.n	800086e <MoveArm+0x15a>
            } else {
                current_value_wrist_rot--;
 8000862:	4b25      	ldr	r3, [pc, #148]	@ (80008f8 <MoveArm+0x1e4>)
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	3b01      	subs	r3, #1
 8000868:	b2da      	uxtb	r2, r3
 800086a:	4b23      	ldr	r3, [pc, #140]	@ (80008f8 <MoveArm+0x1e4>)
 800086c:	701a      	strb	r2, [r3, #0]
            }
            Set_Servo_Angle(&htim3, TIM_CHANNEL_1, current_value_wrist_rot);
 800086e:	4b22      	ldr	r3, [pc, #136]	@ (80008f8 <MoveArm+0x1e4>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	461a      	mov	r2, r3
 8000874:	2100      	movs	r1, #0
 8000876:	481f      	ldr	r0, [pc, #124]	@ (80008f4 <MoveArm+0x1e0>)
 8000878:	f7ff fea0 	bl	80005bc <Set_Servo_Angle>
            isMoving = 1;
 800087c:	2301      	movs	r3, #1
 800087e:	60fb      	str	r3, [r7, #12]
        }

        // Gripper
        if (current_value_gripper != gripper_angle)
 8000880:	4b1e      	ldr	r3, [pc, #120]	@ (80008fc <MoveArm+0x1e8>)
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8000888:	429a      	cmp	r2, r3
 800088a:	d01b      	beq.n	80008c4 <MoveArm+0x1b0>
        {
            if (current_value_gripper < gripper_angle) {
 800088c:	4b1b      	ldr	r3, [pc, #108]	@ (80008fc <MoveArm+0x1e8>)
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8000894:	429a      	cmp	r2, r3
 8000896:	d906      	bls.n	80008a6 <MoveArm+0x192>
                current_value_gripper++;
 8000898:	4b18      	ldr	r3, [pc, #96]	@ (80008fc <MoveArm+0x1e8>)
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	3301      	adds	r3, #1
 800089e:	b2da      	uxtb	r2, r3
 80008a0:	4b16      	ldr	r3, [pc, #88]	@ (80008fc <MoveArm+0x1e8>)
 80008a2:	701a      	strb	r2, [r3, #0]
 80008a4:	e005      	b.n	80008b2 <MoveArm+0x19e>
            } else {
                current_value_gripper--;
 80008a6:	4b15      	ldr	r3, [pc, #84]	@ (80008fc <MoveArm+0x1e8>)
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	3b01      	subs	r3, #1
 80008ac:	b2da      	uxtb	r2, r3
 80008ae:	4b13      	ldr	r3, [pc, #76]	@ (80008fc <MoveArm+0x1e8>)
 80008b0:	701a      	strb	r2, [r3, #0]
            }
            Set_Servo_Angle(&htim2, TIM_CHANNEL_2, current_value_gripper);
 80008b2:	4b12      	ldr	r3, [pc, #72]	@ (80008fc <MoveArm+0x1e8>)
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	461a      	mov	r2, r3
 80008b8:	2104      	movs	r1, #4
 80008ba:	4809      	ldr	r0, [pc, #36]	@ (80008e0 <MoveArm+0x1cc>)
 80008bc:	f7ff fe7e 	bl	80005bc <Set_Servo_Angle>
            isMoving = 1;
 80008c0:	2301      	movs	r3, #1
 80008c2:	60fb      	str	r3, [r7, #12]
        }

        osDelay(15);
 80008c4:	200f      	movs	r0, #15
 80008c6:	f004 fa0d 	bl	8004ce4 <osDelay>
    while (isMoving)
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	f47f af33 	bne.w	8000738 <MoveArm+0x24>
    }
}
 80008d2:	bf00      	nop
 80008d4:	bf00      	nop
 80008d6:	3714      	adds	r7, #20
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd90      	pop	{r4, r7, pc}
 80008dc:	20000002 	.word	0x20000002
 80008e0:	20000094 	.word	0x20000094
 80008e4:	20000090 	.word	0x20000090
 80008e8:	20000000 	.word	0x20000000
 80008ec:	20000124 	.word	0x20000124
 80008f0:	20000001 	.word	0x20000001
 80008f4:	200000dc 	.word	0x200000dc
 80008f8:	20000003 	.word	0x20000003
 80008fc:	20000004 	.word	0x20000004

08000900 <pick_up_object>:

// object pick-up routine
void pick_up_object(uint8_t base_angle, uint8_t shoulder_angle, uint8_t elbow_angle, uint8_t colour){
 8000900:	b590      	push	{r4, r7, lr}
 8000902:	b087      	sub	sp, #28
 8000904:	af02      	add	r7, sp, #8
 8000906:	4604      	mov	r4, r0
 8000908:	4608      	mov	r0, r1
 800090a:	4611      	mov	r1, r2
 800090c:	461a      	mov	r2, r3
 800090e:	4623      	mov	r3, r4
 8000910:	71fb      	strb	r3, [r7, #7]
 8000912:	4603      	mov	r3, r0
 8000914:	71bb      	strb	r3, [r7, #6]
 8000916:	460b      	mov	r3, r1
 8000918:	717b      	strb	r3, [r7, #5]
 800091a:	4613      	mov	r3, r2
 800091c:	713b      	strb	r3, [r7, #4]
	uint8_t detected_grab_angle = detect_object_zone(shoulder_angle);                                         // detect object zone
 800091e:	79bb      	ldrb	r3, [r7, #6]
 8000920:	4618      	mov	r0, r3
 8000922:	f000 f83e 	bl	80009a2 <detect_object_zone>
 8000926:	4603      	mov	r3, r0
 8000928:	73fb      	strb	r3, [r7, #15]

	MoveArm(base_angle, shoulder_angle, elbow_angle, WRIST_RAISED_ANGLE,  WRIST_ROT_ANGLE, GRIPPER_OPPENED ); // move to object
 800092a:	797a      	ldrb	r2, [r7, #5]
 800092c:	79b9      	ldrb	r1, [r7, #6]
 800092e:	79f8      	ldrb	r0, [r7, #7]
 8000930:	230f      	movs	r3, #15
 8000932:	9301      	str	r3, [sp, #4]
 8000934:	235a      	movs	r3, #90	@ 0x5a
 8000936:	9300      	str	r3, [sp, #0]
 8000938:	235a      	movs	r3, #90	@ 0x5a
 800093a:	f7ff feeb 	bl	8000714 <MoveArm>
//	osDelay(15);
	MoveArm(base_angle, shoulder_angle, elbow_angle, detected_grab_angle, WRIST_ROT_ANGLE, GRIPPER_OPPENED ); // lower arm
 800093e:	7bfb      	ldrb	r3, [r7, #15]
 8000940:	797a      	ldrb	r2, [r7, #5]
 8000942:	79b9      	ldrb	r1, [r7, #6]
 8000944:	79f8      	ldrb	r0, [r7, #7]
 8000946:	240f      	movs	r4, #15
 8000948:	9401      	str	r4, [sp, #4]
 800094a:	245a      	movs	r4, #90	@ 0x5a
 800094c:	9400      	str	r4, [sp, #0]
 800094e:	f7ff fee1 	bl	8000714 <MoveArm>
//	osDelay(15);
	MoveArm(base_angle, shoulder_angle, elbow_angle, detected_grab_angle, WRIST_ROT_ANGLE, GRIPPER_CLOSED  ); // grab object
 8000952:	7bfb      	ldrb	r3, [r7, #15]
 8000954:	797a      	ldrb	r2, [r7, #5]
 8000956:	79b9      	ldrb	r1, [r7, #6]
 8000958:	79f8      	ldrb	r0, [r7, #7]
 800095a:	2446      	movs	r4, #70	@ 0x46
 800095c:	9401      	str	r4, [sp, #4]
 800095e:	245a      	movs	r4, #90	@ 0x5a
 8000960:	9400      	str	r4, [sp, #0]
 8000962:	f7ff fed7 	bl	8000714 <MoveArm>
//	osDelay(15);
	MoveArm(base_angle, shoulder_angle, elbow_angle, WRIST_RAISED_ANGLE,  WRIST_ROT_ANGLE, GRIPPER_CLOSED  ); // raise object
 8000966:	797a      	ldrb	r2, [r7, #5]
 8000968:	79b9      	ldrb	r1, [r7, #6]
 800096a:	79f8      	ldrb	r0, [r7, #7]
 800096c:	2346      	movs	r3, #70	@ 0x46
 800096e:	9301      	str	r3, [sp, #4]
 8000970:	235a      	movs	r3, #90	@ 0x5a
 8000972:	9300      	str	r3, [sp, #0]
 8000974:	235a      	movs	r3, #90	@ 0x5a
 8000976:	f7ff fecd 	bl	8000714 <MoveArm>
//	osDelay(15);
	MoveArm(base_angle, INIT_FOLD_SHOULDER, INIT_FOLD_ELBOW, WRIST_RAISED_ANGLE,  WRIST_ROT_ANGLE, GRIPPER_CLOSED  ); // fold to init                                                                              // fold to initial position
 800097a:	79f8      	ldrb	r0, [r7, #7]
 800097c:	2346      	movs	r3, #70	@ 0x46
 800097e:	9301      	str	r3, [sp, #4]
 8000980:	235a      	movs	r3, #90	@ 0x5a
 8000982:	9300      	str	r3, [sp, #0]
 8000984:	235a      	movs	r3, #90	@ 0x5a
 8000986:	2223      	movs	r2, #35	@ 0x23
 8000988:	2164      	movs	r1, #100	@ 0x64
 800098a:	f7ff fec3 	bl	8000714 <MoveArm>
//	osDelay(15);
	move_to_pile(colour);
 800098e:	793b      	ldrb	r3, [r7, #4]
 8000990:	4618      	mov	r0, r3
 8000992:	f000 f837 	bl	8000a04 <move_to_pile>
//	osDelay(15);
	return_to_init_position();
 8000996:	f000 f824 	bl	80009e2 <return_to_init_position>
//	osDelay(15);
}
 800099a:	bf00      	nop
 800099c:	3714      	adds	r7, #20
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd90      	pop	{r4, r7, pc}

080009a2 <detect_object_zone>:

// check which zone the object is in
// 3 zones defined: far zone    (      shoulder_ang e <= 35 )
//                  middle zone ( 35 < shoulder_angle <= 45 )
//                  near zone   ( 45 < shoulder_angle
uint8_t detect_object_zone(uint8_t shoulder_angle){
 80009a2:	b480      	push	{r7}
 80009a4:	b083      	sub	sp, #12
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	4603      	mov	r3, r0
 80009aa:	71fb      	strb	r3, [r7, #7]
	if(shoulder_angle <= 35) return WRIST_GRAB_ANGLE       ; else
 80009ac:	79fb      	ldrb	r3, [r7, #7]
 80009ae:	2b23      	cmp	r3, #35	@ 0x23
 80009b0:	d801      	bhi.n	80009b6 <detect_object_zone+0x14>
 80009b2:	230a      	movs	r3, #10
 80009b4:	e00f      	b.n	80009d6 <detect_object_zone+0x34>
	if(shoulder_angle <= 45) return WRIST_GRAB_ANGLE_ZONE_2; else
 80009b6:	79fb      	ldrb	r3, [r7, #7]
 80009b8:	2b2d      	cmp	r3, #45	@ 0x2d
 80009ba:	d801      	bhi.n	80009c0 <detect_object_zone+0x1e>
 80009bc:	2317      	movs	r3, #23
 80009be:	e00a      	b.n	80009d6 <detect_object_zone+0x34>
	if(shoulder_angle <= 55) return WRIST_GRAB_ANGLE_ZONE_1; else
 80009c0:	79fb      	ldrb	r3, [r7, #7]
 80009c2:	2b37      	cmp	r3, #55	@ 0x37
 80009c4:	d801      	bhi.n	80009ca <detect_object_zone+0x28>
 80009c6:	2320      	movs	r3, #32
 80009c8:	e005      	b.n	80009d6 <detect_object_zone+0x34>
	if(shoulder_angle <= 75) return WRIST_GRAB_ANGLE_ZONE_0; else
 80009ca:	79fb      	ldrb	r3, [r7, #7]
 80009cc:	2b4b      	cmp	r3, #75	@ 0x4b
 80009ce:	d801      	bhi.n	80009d4 <detect_object_zone+0x32>
 80009d0:	2323      	movs	r3, #35	@ 0x23
 80009d2:	e000      	b.n	80009d6 <detect_object_zone+0x34>
		                     return WRIST_GRAB_ANGLE_UNDER ;
 80009d4:	2312      	movs	r3, #18
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	370c      	adds	r7, #12
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr

080009e2 <return_to_init_position>:

void return_to_init_position(){
 80009e2:	b580      	push	{r7, lr}
 80009e4:	b082      	sub	sp, #8
 80009e6:	af02      	add	r7, sp, #8
	MoveArm(INIT_FOLD_BASE, INIT_FOLD_SHOULDER, INIT_FOLD_ELBOW, WRIST_RAISED_ANGLE, INIT_FOLD_WRIST_HOR, GRIPPER_OPPENED);
 80009e8:	230f      	movs	r3, #15
 80009ea:	9301      	str	r3, [sp, #4]
 80009ec:	235a      	movs	r3, #90	@ 0x5a
 80009ee:	9300      	str	r3, [sp, #0]
 80009f0:	235a      	movs	r3, #90	@ 0x5a
 80009f2:	2223      	movs	r2, #35	@ 0x23
 80009f4:	2164      	movs	r1, #100	@ 0x64
 80009f6:	2000      	movs	r0, #0
 80009f8:	f7ff fe8c 	bl	8000714 <MoveArm>
}
 80009fc:	bf00      	nop
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
	...

08000a04 <move_to_pile>:

// moves the object to its designated pile
void move_to_pile(uint8_t colour){
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b084      	sub	sp, #16
 8000a08:	af02      	add	r7, sp, #8
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	71fb      	strb	r3, [r7, #7]
	switch (colour){
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	2b03      	cmp	r3, #3
 8000a12:	f200 80af 	bhi.w	8000b74 <move_to_pile+0x170>
 8000a16:	a201      	add	r2, pc, #4	@ (adr r2, 8000a1c <move_to_pile+0x18>)
 8000a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a1c:	08000a2d 	.word	0x08000a2d
 8000a20:	08000a7f 	.word	0x08000a7f
 8000a24:	08000ad1 	.word	0x08000ad1
 8000a28:	08000b23 	.word	0x08000b23
		case 0:
			MoveArm(BASE_LEFT_PILE, INIT_FOLD_SHOULDER, INIT_FOLD_ELBOW, WRIST_RAISED_ANGLE, INIT_FOLD_WRIST_HOR, GRIPPER_CLOSED  ); // go to left pile
 8000a2c:	2346      	movs	r3, #70	@ 0x46
 8000a2e:	9301      	str	r3, [sp, #4]
 8000a30:	235a      	movs	r3, #90	@ 0x5a
 8000a32:	9300      	str	r3, [sp, #0]
 8000a34:	235a      	movs	r3, #90	@ 0x5a
 8000a36:	2223      	movs	r2, #35	@ 0x23
 8000a38:	2164      	movs	r1, #100	@ 0x64
 8000a3a:	2000      	movs	r0, #0
 8000a3c:	f7ff fe6a 	bl	8000714 <MoveArm>
			MoveArm(BASE_LEFT_PILE, SHOULDER_NEAR_PILE, ELBOW_NEAR_PILE, WRIST_NEAR_PILE,     WRIST_ROT_ANGLE,     GRIPPER_CLOSED  ); // get arm into position
 8000a40:	2346      	movs	r3, #70	@ 0x46
 8000a42:	9301      	str	r3, [sp, #4]
 8000a44:	235a      	movs	r3, #90	@ 0x5a
 8000a46:	9300      	str	r3, [sp, #0]
 8000a48:	2314      	movs	r3, #20
 8000a4a:	2223      	movs	r2, #35	@ 0x23
 8000a4c:	215a      	movs	r1, #90	@ 0x5a
 8000a4e:	2000      	movs	r0, #0
 8000a50:	f7ff fe60 	bl	8000714 <MoveArm>
			MoveArm(BASE_LEFT_PILE, SHOULDER_NEAR_PILE, ELBOW_NEAR_PILE, WRIST_NEAR_PILE,     WRIST_ROT_ANGLE,     GRIPPER_OPPENED ); // release object
 8000a54:	230f      	movs	r3, #15
 8000a56:	9301      	str	r3, [sp, #4]
 8000a58:	235a      	movs	r3, #90	@ 0x5a
 8000a5a:	9300      	str	r3, [sp, #0]
 8000a5c:	2314      	movs	r3, #20
 8000a5e:	2223      	movs	r2, #35	@ 0x23
 8000a60:	215a      	movs	r1, #90	@ 0x5a
 8000a62:	2000      	movs	r0, #0
 8000a64:	f7ff fe56 	bl	8000714 <MoveArm>
			MoveArm(BASE_LEFT_PILE, INIT_FOLD_SHOULDER, INIT_FOLD_ELBOW, WRIST_RAISED_ANGLE, INIT_FOLD_WRIST_HOR, GRIPPER_OPPENED);
 8000a68:	230f      	movs	r3, #15
 8000a6a:	9301      	str	r3, [sp, #4]
 8000a6c:	235a      	movs	r3, #90	@ 0x5a
 8000a6e:	9300      	str	r3, [sp, #0]
 8000a70:	235a      	movs	r3, #90	@ 0x5a
 8000a72:	2223      	movs	r2, #35	@ 0x23
 8000a74:	2164      	movs	r1, #100	@ 0x64
 8000a76:	2000      	movs	r0, #0
 8000a78:	f7ff fe4c 	bl	8000714 <MoveArm>
			break;
 8000a7c:	e07b      	b.n	8000b76 <move_to_pile+0x172>
		case 1:
			MoveArm(BASE_LEFT_PILE, INIT_FOLD_SHOULDER, INIT_FOLD_ELBOW, WRIST_RAISED_ANGLE, INIT_FOLD_WRIST_HOR, GRIPPER_CLOSED  ); // go to left pile
 8000a7e:	2346      	movs	r3, #70	@ 0x46
 8000a80:	9301      	str	r3, [sp, #4]
 8000a82:	235a      	movs	r3, #90	@ 0x5a
 8000a84:	9300      	str	r3, [sp, #0]
 8000a86:	235a      	movs	r3, #90	@ 0x5a
 8000a88:	2223      	movs	r2, #35	@ 0x23
 8000a8a:	2164      	movs	r1, #100	@ 0x64
 8000a8c:	2000      	movs	r0, #0
 8000a8e:	f7ff fe41 	bl	8000714 <MoveArm>
			MoveArm(BASE_LEFT_PILE, SHOULDER_FAR_PILE,  ELBOW_FAR_PILE,  WRIST_NEAR_PILE,  WRIST_ROT_ANGLE,     GRIPPER_CLOSED  ); // get arm into position
 8000a92:	2346      	movs	r3, #70	@ 0x46
 8000a94:	9301      	str	r3, [sp, #4]
 8000a96:	235a      	movs	r3, #90	@ 0x5a
 8000a98:	9300      	str	r3, [sp, #0]
 8000a9a:	2314      	movs	r3, #20
 8000a9c:	2246      	movs	r2, #70	@ 0x46
 8000a9e:	2128      	movs	r1, #40	@ 0x28
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	f7ff fe37 	bl	8000714 <MoveArm>
			MoveArm(BASE_LEFT_PILE, SHOULDER_FAR_PILE,  ELBOW_FAR_PILE,  WRIST_FAR_PILE,      WRIST_ROT_ANGLE,     GRIPPER_OPPENED ); // release object
 8000aa6:	230f      	movs	r3, #15
 8000aa8:	9301      	str	r3, [sp, #4]
 8000aaa:	235a      	movs	r3, #90	@ 0x5a
 8000aac:	9300      	str	r3, [sp, #0]
 8000aae:	2328      	movs	r3, #40	@ 0x28
 8000ab0:	2246      	movs	r2, #70	@ 0x46
 8000ab2:	2128      	movs	r1, #40	@ 0x28
 8000ab4:	2000      	movs	r0, #0
 8000ab6:	f7ff fe2d 	bl	8000714 <MoveArm>
			MoveArm(BASE_LEFT_PILE,INIT_FOLD_SHOULDER, INIT_FOLD_ELBOW, WRIST_RAISED_ANGLE, INIT_FOLD_WRIST_HOR,GRIPPER_OPPENED);
 8000aba:	230f      	movs	r3, #15
 8000abc:	9301      	str	r3, [sp, #4]
 8000abe:	235a      	movs	r3, #90	@ 0x5a
 8000ac0:	9300      	str	r3, [sp, #0]
 8000ac2:	235a      	movs	r3, #90	@ 0x5a
 8000ac4:	2223      	movs	r2, #35	@ 0x23
 8000ac6:	2164      	movs	r1, #100	@ 0x64
 8000ac8:	2000      	movs	r0, #0
 8000aca:	f7ff fe23 	bl	8000714 <MoveArm>
			break;
 8000ace:	e052      	b.n	8000b76 <move_to_pile+0x172>
		case 2:
			MoveArm(BASE_RIGHT_PILE, INIT_FOLD_SHOULDER, INIT_FOLD_ELBOW, WRIST_RAISED_ANGLE, INIT_FOLD_WRIST_HOR, GRIPPER_CLOSED  ); // go to blue pile
 8000ad0:	2346      	movs	r3, #70	@ 0x46
 8000ad2:	9301      	str	r3, [sp, #4]
 8000ad4:	235a      	movs	r3, #90	@ 0x5a
 8000ad6:	9300      	str	r3, [sp, #0]
 8000ad8:	235a      	movs	r3, #90	@ 0x5a
 8000ada:	2223      	movs	r2, #35	@ 0x23
 8000adc:	2164      	movs	r1, #100	@ 0x64
 8000ade:	20b4      	movs	r0, #180	@ 0xb4
 8000ae0:	f7ff fe18 	bl	8000714 <MoveArm>
			MoveArm(BASE_RIGHT_PILE, SHOULDER_NEAR_PILE, ELBOW_NEAR_PILE, WRIST_NEAR_PILE,  WRIST_ROT_ANGLE,     GRIPPER_CLOSED  ); // get arm into position
 8000ae4:	2346      	movs	r3, #70	@ 0x46
 8000ae6:	9301      	str	r3, [sp, #4]
 8000ae8:	235a      	movs	r3, #90	@ 0x5a
 8000aea:	9300      	str	r3, [sp, #0]
 8000aec:	2314      	movs	r3, #20
 8000aee:	2223      	movs	r2, #35	@ 0x23
 8000af0:	215a      	movs	r1, #90	@ 0x5a
 8000af2:	20b4      	movs	r0, #180	@ 0xb4
 8000af4:	f7ff fe0e 	bl	8000714 <MoveArm>
			MoveArm(BASE_RIGHT_PILE, SHOULDER_NEAR_PILE, ELBOW_NEAR_PILE, WRIST_NEAR_PILE,     WRIST_ROT_ANGLE,     GRIPPER_OPPENED ); // release object
 8000af8:	230f      	movs	r3, #15
 8000afa:	9301      	str	r3, [sp, #4]
 8000afc:	235a      	movs	r3, #90	@ 0x5a
 8000afe:	9300      	str	r3, [sp, #0]
 8000b00:	2314      	movs	r3, #20
 8000b02:	2223      	movs	r2, #35	@ 0x23
 8000b04:	215a      	movs	r1, #90	@ 0x5a
 8000b06:	20b4      	movs	r0, #180	@ 0xb4
 8000b08:	f7ff fe04 	bl	8000714 <MoveArm>
			MoveArm(BASE_RIGHT_PILE,INIT_FOLD_SHOULDER, INIT_FOLD_ELBOW, WRIST_RAISED_ANGLE, INIT_FOLD_WRIST_HOR,GRIPPER_OPPENED);
 8000b0c:	230f      	movs	r3, #15
 8000b0e:	9301      	str	r3, [sp, #4]
 8000b10:	235a      	movs	r3, #90	@ 0x5a
 8000b12:	9300      	str	r3, [sp, #0]
 8000b14:	235a      	movs	r3, #90	@ 0x5a
 8000b16:	2223      	movs	r2, #35	@ 0x23
 8000b18:	2164      	movs	r1, #100	@ 0x64
 8000b1a:	20b4      	movs	r0, #180	@ 0xb4
 8000b1c:	f7ff fdfa 	bl	8000714 <MoveArm>
			break;
 8000b20:	e029      	b.n	8000b76 <move_to_pile+0x172>
		case 3:
			MoveArm(BASE_RIGHT_PILE, INIT_FOLD_SHOULDER, INIT_FOLD_ELBOW, WRIST_RAISED_ANGLE, INIT_FOLD_WRIST_HOR, GRIPPER_CLOSED  ); // go to yellow pile
 8000b22:	2346      	movs	r3, #70	@ 0x46
 8000b24:	9301      	str	r3, [sp, #4]
 8000b26:	235a      	movs	r3, #90	@ 0x5a
 8000b28:	9300      	str	r3, [sp, #0]
 8000b2a:	235a      	movs	r3, #90	@ 0x5a
 8000b2c:	2223      	movs	r2, #35	@ 0x23
 8000b2e:	2164      	movs	r1, #100	@ 0x64
 8000b30:	20b4      	movs	r0, #180	@ 0xb4
 8000b32:	f7ff fdef 	bl	8000714 <MoveArm>
			MoveArm(BASE_RIGHT_PILE, SHOULDER_FAR_PILE,  ELBOW_FAR_PILE,  WRIST_NEAR_PILE,  WRIST_ROT_ANGLE,     GRIPPER_CLOSED  ); // get arm into position
 8000b36:	2346      	movs	r3, #70	@ 0x46
 8000b38:	9301      	str	r3, [sp, #4]
 8000b3a:	235a      	movs	r3, #90	@ 0x5a
 8000b3c:	9300      	str	r3, [sp, #0]
 8000b3e:	2314      	movs	r3, #20
 8000b40:	2246      	movs	r2, #70	@ 0x46
 8000b42:	2128      	movs	r1, #40	@ 0x28
 8000b44:	20b4      	movs	r0, #180	@ 0xb4
 8000b46:	f7ff fde5 	bl	8000714 <MoveArm>
			MoveArm(BASE_RIGHT_PILE, SHOULDER_FAR_PILE,  ELBOW_FAR_PILE,  WRIST_FAR_PILE,      WRIST_ROT_ANGLE,     GRIPPER_OPPENED ); // release object
 8000b4a:	230f      	movs	r3, #15
 8000b4c:	9301      	str	r3, [sp, #4]
 8000b4e:	235a      	movs	r3, #90	@ 0x5a
 8000b50:	9300      	str	r3, [sp, #0]
 8000b52:	2328      	movs	r3, #40	@ 0x28
 8000b54:	2246      	movs	r2, #70	@ 0x46
 8000b56:	2128      	movs	r1, #40	@ 0x28
 8000b58:	20b4      	movs	r0, #180	@ 0xb4
 8000b5a:	f7ff fddb 	bl	8000714 <MoveArm>
			MoveArm(BASE_RIGHT_PILE,INIT_FOLD_SHOULDER, INIT_FOLD_ELBOW, WRIST_RAISED_ANGLE, INIT_FOLD_WRIST_HOR,GRIPPER_OPPENED);
 8000b5e:	230f      	movs	r3, #15
 8000b60:	9301      	str	r3, [sp, #4]
 8000b62:	235a      	movs	r3, #90	@ 0x5a
 8000b64:	9300      	str	r3, [sp, #0]
 8000b66:	235a      	movs	r3, #90	@ 0x5a
 8000b68:	2223      	movs	r2, #35	@ 0x23
 8000b6a:	2164      	movs	r1, #100	@ 0x64
 8000b6c:	20b4      	movs	r0, #180	@ 0xb4
 8000b6e:	f7ff fdd1 	bl	8000714 <MoveArm>
			break;
 8000b72:	e000      	b.n	8000b76 <move_to_pile+0x172>
		default:
			break;
 8000b74:	bf00      	nop
	}
}
 8000b76:	bf00      	nop
 8000b78:	3708      	adds	r7, #8
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop

08000b80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b86:	f000 ff2d 	bl	80019e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b8a:	f000 f847 	bl	8000c1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b8e:	f000 fa87 	bl	80010a0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b92:	f000 fa5b 	bl	800104c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000b96:	f000 f8ab 	bl	8000cf0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000b9a:	f000 f935 	bl	8000e08 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000b9e:	f000 f9b5 	bl	8000f0c <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8000ba2:	f000 fa29 	bl	8000ff8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart1, buffer, 14); // init callback function
 8000ba6:	220e      	movs	r2, #14
 8000ba8:	4914      	ldr	r1, [pc, #80]	@ (8000bfc <main+0x7c>)
 8000baa:	4815      	ldr	r0, [pc, #84]	@ (8000c00 <main+0x80>)
 8000bac:	f002 ffe9 	bl	8003b82 <HAL_UART_Receive_IT>

  Init_arm(); // init arm
 8000bb0:	f7ff fd3e 	bl	8000630 <Init_arm>

  // prepare and send the ready signal to pi to receive object coordinates
  char msg_ready[2];
  strcpy(msg_ready, "1");
 8000bb4:	2331      	movs	r3, #49	@ 0x31
 8000bb6:	80bb      	strh	r3, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*) msg_ready, strlen(msg_ready), HAL_MAX_DELAY);
 8000bb8:	1d3b      	adds	r3, r7, #4
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f7ff fb10 	bl	80001e0 <strlen>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	b29a      	uxth	r2, r3
 8000bc4:	1d39      	adds	r1, r7, #4
 8000bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bca:	480d      	ldr	r0, [pc, #52]	@ (8000c00 <main+0x80>)
 8000bcc:	f002 ff4e 	bl	8003a6c <HAL_UART_Transmit>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000bd0:	f003 ffac 	bl	8004b2c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of bluetooth */
  bluetoothHandle = osThreadNew(BluetoothTask, NULL, &bluetooth_attributes);
 8000bd4:	4a0b      	ldr	r2, [pc, #44]	@ (8000c04 <main+0x84>)
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	480b      	ldr	r0, [pc, #44]	@ (8000c08 <main+0x88>)
 8000bda:	f003 fff1 	bl	8004bc0 <osThreadNew>
 8000bde:	4603      	mov	r3, r0
 8000be0:	4a0a      	ldr	r2, [pc, #40]	@ (8000c0c <main+0x8c>)
 8000be2:	6013      	str	r3, [r2, #0]

  /* creation of moveRobotArm */
  moveRobotArmHandle = osThreadNew(MoveRobotArmTask, NULL, &moveRobotArm_attributes);
 8000be4:	4a0a      	ldr	r2, [pc, #40]	@ (8000c10 <main+0x90>)
 8000be6:	2100      	movs	r1, #0
 8000be8:	480a      	ldr	r0, [pc, #40]	@ (8000c14 <main+0x94>)
 8000bea:	f003 ffe9 	bl	8004bc0 <osThreadNew>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	4a09      	ldr	r2, [pc, #36]	@ (8000c18 <main+0x98>)
 8000bf2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000bf4:	f003 ffbe 	bl	8004b74 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bf8:	bf00      	nop
 8000bfa:	e7fd      	b.n	8000bf8 <main+0x78>
 8000bfc:	20000208 	.word	0x20000208
 8000c00:	2000016c 	.word	0x2000016c
 8000c04:	080088c4 	.word	0x080088c4
 8000c08:	08001255 	.word	0x08001255
 8000c0c:	200001fc 	.word	0x200001fc
 8000c10:	080088e8 	.word	0x080088e8
 8000c14:	0800129d 	.word	0x0800129d
 8000c18:	20000200 	.word	0x20000200

08000c1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b094      	sub	sp, #80	@ 0x50
 8000c20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c22:	f107 0320 	add.w	r3, r7, #32
 8000c26:	2230      	movs	r2, #48	@ 0x30
 8000c28:	2100      	movs	r1, #0
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f006 feb9 	bl	80079a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c30:	f107 030c 	add.w	r3, r7, #12
 8000c34:	2200      	movs	r2, #0
 8000c36:	601a      	str	r2, [r3, #0]
 8000c38:	605a      	str	r2, [r3, #4]
 8000c3a:	609a      	str	r2, [r3, #8]
 8000c3c:	60da      	str	r2, [r3, #12]
 8000c3e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c40:	2300      	movs	r3, #0
 8000c42:	60bb      	str	r3, [r7, #8]
 8000c44:	4b28      	ldr	r3, [pc, #160]	@ (8000ce8 <SystemClock_Config+0xcc>)
 8000c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c48:	4a27      	ldr	r2, [pc, #156]	@ (8000ce8 <SystemClock_Config+0xcc>)
 8000c4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c4e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c50:	4b25      	ldr	r3, [pc, #148]	@ (8000ce8 <SystemClock_Config+0xcc>)
 8000c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c58:	60bb      	str	r3, [r7, #8]
 8000c5a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	607b      	str	r3, [r7, #4]
 8000c60:	4b22      	ldr	r3, [pc, #136]	@ (8000cec <SystemClock_Config+0xd0>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a21      	ldr	r2, [pc, #132]	@ (8000cec <SystemClock_Config+0xd0>)
 8000c66:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000c6a:	6013      	str	r3, [r2, #0]
 8000c6c:	4b1f      	ldr	r3, [pc, #124]	@ (8000cec <SystemClock_Config+0xd0>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c74:	607b      	str	r3, [r7, #4]
 8000c76:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c78:	2302      	movs	r3, #2
 8000c7a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c80:	2310      	movs	r3, #16
 8000c82:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c84:	2302      	movs	r3, #2
 8000c86:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000c8c:	2310      	movs	r3, #16
 8000c8e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000c90:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000c94:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000c96:	2304      	movs	r3, #4
 8000c98:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c9a:	2304      	movs	r3, #4
 8000c9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c9e:	f107 0320 	add.w	r3, r7, #32
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f001 fa16 	bl	80020d4 <HAL_RCC_OscConfig>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000cae:	f000 fb2f 	bl	8001310 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cb2:	230f      	movs	r3, #15
 8000cb4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cbe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cc2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cc8:	f107 030c 	add.w	r3, r7, #12
 8000ccc:	2102      	movs	r1, #2
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f001 fc78 	bl	80025c4 <HAL_RCC_ClockConfig>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000cda:	f000 fb19 	bl	8001310 <Error_Handler>
  }
}
 8000cde:	bf00      	nop
 8000ce0:	3750      	adds	r7, #80	@ 0x50
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	40023800 	.word	0x40023800
 8000cec:	40007000 	.word	0x40007000

08000cf0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b08e      	sub	sp, #56	@ 0x38
 8000cf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cf6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	601a      	str	r2, [r3, #0]
 8000cfe:	605a      	str	r2, [r3, #4]
 8000d00:	609a      	str	r2, [r3, #8]
 8000d02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d04:	f107 0320 	add.w	r3, r7, #32
 8000d08:	2200      	movs	r2, #0
 8000d0a:	601a      	str	r2, [r3, #0]
 8000d0c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d0e:	1d3b      	adds	r3, r7, #4
 8000d10:	2200      	movs	r2, #0
 8000d12:	601a      	str	r2, [r3, #0]
 8000d14:	605a      	str	r2, [r3, #4]
 8000d16:	609a      	str	r2, [r3, #8]
 8000d18:	60da      	str	r2, [r3, #12]
 8000d1a:	611a      	str	r2, [r3, #16]
 8000d1c:	615a      	str	r2, [r3, #20]
 8000d1e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d20:	4b38      	ldr	r3, [pc, #224]	@ (8000e04 <MX_TIM2_Init+0x114>)
 8000d22:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d26:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 200-1;
 8000d28:	4b36      	ldr	r3, [pc, #216]	@ (8000e04 <MX_TIM2_Init+0x114>)
 8000d2a:	22c7      	movs	r2, #199	@ 0xc7
 8000d2c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d2e:	4b35      	ldr	r3, [pc, #212]	@ (8000e04 <MX_TIM2_Init+0x114>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 8400-1;
 8000d34:	4b33      	ldr	r3, [pc, #204]	@ (8000e04 <MX_TIM2_Init+0x114>)
 8000d36:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8000d3a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d3c:	4b31      	ldr	r3, [pc, #196]	@ (8000e04 <MX_TIM2_Init+0x114>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000d42:	4b30      	ldr	r3, [pc, #192]	@ (8000e04 <MX_TIM2_Init+0x114>)
 8000d44:	2280      	movs	r2, #128	@ 0x80
 8000d46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d48:	482e      	ldr	r0, [pc, #184]	@ (8000e04 <MX_TIM2_Init+0x114>)
 8000d4a:	f001 fe8d 	bl	8002a68 <HAL_TIM_Base_Init>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000d54:	f000 fadc 	bl	8001310 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d5e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d62:	4619      	mov	r1, r3
 8000d64:	4827      	ldr	r0, [pc, #156]	@ (8000e04 <MX_TIM2_Init+0x114>)
 8000d66:	f002 f9ed 	bl	8003144 <HAL_TIM_ConfigClockSource>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d001      	beq.n	8000d74 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000d70:	f000 face 	bl	8001310 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000d74:	4823      	ldr	r0, [pc, #140]	@ (8000e04 <MX_TIM2_Init+0x114>)
 8000d76:	f001 ff29 	bl	8002bcc <HAL_TIM_PWM_Init>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000d80:	f000 fac6 	bl	8001310 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d84:	2300      	movs	r3, #0
 8000d86:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d8c:	f107 0320 	add.w	r3, r7, #32
 8000d90:	4619      	mov	r1, r3
 8000d92:	481c      	ldr	r0, [pc, #112]	@ (8000e04 <MX_TIM2_Init+0x114>)
 8000d94:	f002 fd98 	bl	80038c8 <HAL_TIMEx_MasterConfigSynchronization>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000d9e:	f000 fab7 	bl	8001310 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000da2:	2360      	movs	r3, #96	@ 0x60
 8000da4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000da6:	2300      	movs	r3, #0
 8000da8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000daa:	2300      	movs	r3, #0
 8000dac:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000dae:	2300      	movs	r3, #0
 8000db0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000db2:	1d3b      	adds	r3, r7, #4
 8000db4:	2200      	movs	r2, #0
 8000db6:	4619      	mov	r1, r3
 8000db8:	4812      	ldr	r0, [pc, #72]	@ (8000e04 <MX_TIM2_Init+0x114>)
 8000dba:	f002 f901 	bl	8002fc0 <HAL_TIM_PWM_ConfigChannel>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000dc4:	f000 faa4 	bl	8001310 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000dc8:	1d3b      	adds	r3, r7, #4
 8000dca:	2204      	movs	r2, #4
 8000dcc:	4619      	mov	r1, r3
 8000dce:	480d      	ldr	r0, [pc, #52]	@ (8000e04 <MX_TIM2_Init+0x114>)
 8000dd0:	f002 f8f6 	bl	8002fc0 <HAL_TIM_PWM_ConfigChannel>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8000dda:	f000 fa99 	bl	8001310 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000dde:	1d3b      	adds	r3, r7, #4
 8000de0:	2208      	movs	r2, #8
 8000de2:	4619      	mov	r1, r3
 8000de4:	4807      	ldr	r0, [pc, #28]	@ (8000e04 <MX_TIM2_Init+0x114>)
 8000de6:	f002 f8eb 	bl	8002fc0 <HAL_TIM_PWM_ConfigChannel>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d001      	beq.n	8000df4 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8000df0:	f000 fa8e 	bl	8001310 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000df4:	4803      	ldr	r0, [pc, #12]	@ (8000e04 <MX_TIM2_Init+0x114>)
 8000df6:	f000 fb09 	bl	800140c <HAL_TIM_MspPostInit>

}
 8000dfa:	bf00      	nop
 8000dfc:	3738      	adds	r7, #56	@ 0x38
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	20000094 	.word	0x20000094

08000e08 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b08e      	sub	sp, #56	@ 0x38
 8000e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e0e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e12:	2200      	movs	r2, #0
 8000e14:	601a      	str	r2, [r3, #0]
 8000e16:	605a      	str	r2, [r3, #4]
 8000e18:	609a      	str	r2, [r3, #8]
 8000e1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e1c:	f107 0320 	add.w	r3, r7, #32
 8000e20:	2200      	movs	r2, #0
 8000e22:	601a      	str	r2, [r3, #0]
 8000e24:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e26:	1d3b      	adds	r3, r7, #4
 8000e28:	2200      	movs	r2, #0
 8000e2a:	601a      	str	r2, [r3, #0]
 8000e2c:	605a      	str	r2, [r3, #4]
 8000e2e:	609a      	str	r2, [r3, #8]
 8000e30:	60da      	str	r2, [r3, #12]
 8000e32:	611a      	str	r2, [r3, #16]
 8000e34:	615a      	str	r2, [r3, #20]
 8000e36:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e38:	4b32      	ldr	r3, [pc, #200]	@ (8000f04 <MX_TIM3_Init+0xfc>)
 8000e3a:	4a33      	ldr	r2, [pc, #204]	@ (8000f08 <MX_TIM3_Init+0x100>)
 8000e3c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 200-1;
 8000e3e:	4b31      	ldr	r3, [pc, #196]	@ (8000f04 <MX_TIM3_Init+0xfc>)
 8000e40:	22c7      	movs	r2, #199	@ 0xc7
 8000e42:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e44:	4b2f      	ldr	r3, [pc, #188]	@ (8000f04 <MX_TIM3_Init+0xfc>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 8400-1;
 8000e4a:	4b2e      	ldr	r3, [pc, #184]	@ (8000f04 <MX_TIM3_Init+0xfc>)
 8000e4c:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8000e50:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e52:	4b2c      	ldr	r3, [pc, #176]	@ (8000f04 <MX_TIM3_Init+0xfc>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e58:	4b2a      	ldr	r3, [pc, #168]	@ (8000f04 <MX_TIM3_Init+0xfc>)
 8000e5a:	2280      	movs	r2, #128	@ 0x80
 8000e5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000e5e:	4829      	ldr	r0, [pc, #164]	@ (8000f04 <MX_TIM3_Init+0xfc>)
 8000e60:	f001 fe02 	bl	8002a68 <HAL_TIM_Base_Init>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000e6a:	f000 fa51 	bl	8001310 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e6e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e72:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000e74:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e78:	4619      	mov	r1, r3
 8000e7a:	4822      	ldr	r0, [pc, #136]	@ (8000f04 <MX_TIM3_Init+0xfc>)
 8000e7c:	f002 f962 	bl	8003144 <HAL_TIM_ConfigClockSource>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000e86:	f000 fa43 	bl	8001310 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000e8a:	481e      	ldr	r0, [pc, #120]	@ (8000f04 <MX_TIM3_Init+0xfc>)
 8000e8c:	f001 fe9e 	bl	8002bcc <HAL_TIM_PWM_Init>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000e96:	f000 fa3b 	bl	8001310 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000ea2:	f107 0320 	add.w	r3, r7, #32
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4816      	ldr	r0, [pc, #88]	@ (8000f04 <MX_TIM3_Init+0xfc>)
 8000eaa:	f002 fd0d 	bl	80038c8 <HAL_TIMEx_MasterConfigSynchronization>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d001      	beq.n	8000eb8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000eb4:	f000 fa2c 	bl	8001310 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000eb8:	2360      	movs	r3, #96	@ 0x60
 8000eba:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ec8:	1d3b      	adds	r3, r7, #4
 8000eca:	2200      	movs	r2, #0
 8000ecc:	4619      	mov	r1, r3
 8000ece:	480d      	ldr	r0, [pc, #52]	@ (8000f04 <MX_TIM3_Init+0xfc>)
 8000ed0:	f002 f876 	bl	8002fc0 <HAL_TIM_PWM_ConfigChannel>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000eda:	f000 fa19 	bl	8001310 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ede:	1d3b      	adds	r3, r7, #4
 8000ee0:	2204      	movs	r2, #4
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	4807      	ldr	r0, [pc, #28]	@ (8000f04 <MX_TIM3_Init+0xfc>)
 8000ee6:	f002 f86b 	bl	8002fc0 <HAL_TIM_PWM_ConfigChannel>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8000ef0:	f000 fa0e 	bl	8001310 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000ef4:	4803      	ldr	r0, [pc, #12]	@ (8000f04 <MX_TIM3_Init+0xfc>)
 8000ef6:	f000 fa89 	bl	800140c <HAL_TIM_MspPostInit>

}
 8000efa:	bf00      	nop
 8000efc:	3738      	adds	r7, #56	@ 0x38
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	200000dc 	.word	0x200000dc
 8000f08:	40000400 	.word	0x40000400

08000f0c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b08e      	sub	sp, #56	@ 0x38
 8000f10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f12:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f16:	2200      	movs	r2, #0
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	605a      	str	r2, [r3, #4]
 8000f1c:	609a      	str	r2, [r3, #8]
 8000f1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f20:	f107 0320 	add.w	r3, r7, #32
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]
 8000f28:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	601a      	str	r2, [r3, #0]
 8000f30:	605a      	str	r2, [r3, #4]
 8000f32:	609a      	str	r2, [r3, #8]
 8000f34:	60da      	str	r2, [r3, #12]
 8000f36:	611a      	str	r2, [r3, #16]
 8000f38:	615a      	str	r2, [r3, #20]
 8000f3a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000f3c:	4b2c      	ldr	r3, [pc, #176]	@ (8000ff0 <MX_TIM4_Init+0xe4>)
 8000f3e:	4a2d      	ldr	r2, [pc, #180]	@ (8000ff4 <MX_TIM4_Init+0xe8>)
 8000f40:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 200-1;
 8000f42:	4b2b      	ldr	r3, [pc, #172]	@ (8000ff0 <MX_TIM4_Init+0xe4>)
 8000f44:	22c7      	movs	r2, #199	@ 0xc7
 8000f46:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f48:	4b29      	ldr	r3, [pc, #164]	@ (8000ff0 <MX_TIM4_Init+0xe4>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000f4e:	4b28      	ldr	r3, [pc, #160]	@ (8000ff0 <MX_TIM4_Init+0xe4>)
 8000f50:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f54:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f56:	4b26      	ldr	r3, [pc, #152]	@ (8000ff0 <MX_TIM4_Init+0xe4>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f5c:	4b24      	ldr	r3, [pc, #144]	@ (8000ff0 <MX_TIM4_Init+0xe4>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000f62:	4823      	ldr	r0, [pc, #140]	@ (8000ff0 <MX_TIM4_Init+0xe4>)
 8000f64:	f001 fd80 	bl	8002a68 <HAL_TIM_Base_Init>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000f6e:	f000 f9cf 	bl	8001310 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f76:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000f78:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	481c      	ldr	r0, [pc, #112]	@ (8000ff0 <MX_TIM4_Init+0xe4>)
 8000f80:	f002 f8e0 	bl	8003144 <HAL_TIM_ConfigClockSource>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000f8a:	f000 f9c1 	bl	8001310 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000f8e:	4818      	ldr	r0, [pc, #96]	@ (8000ff0 <MX_TIM4_Init+0xe4>)
 8000f90:	f001 fe1c 	bl	8002bcc <HAL_TIM_PWM_Init>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000f9a:	f000 f9b9 	bl	8001310 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000fa6:	f107 0320 	add.w	r3, r7, #32
 8000faa:	4619      	mov	r1, r3
 8000fac:	4810      	ldr	r0, [pc, #64]	@ (8000ff0 <MX_TIM4_Init+0xe4>)
 8000fae:	f002 fc8b 	bl	80038c8 <HAL_TIMEx_MasterConfigSynchronization>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000fb8:	f000 f9aa 	bl	8001310 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fbc:	2360      	movs	r3, #96	@ 0x60
 8000fbe:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fcc:	1d3b      	adds	r3, r7, #4
 8000fce:	2200      	movs	r2, #0
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	4807      	ldr	r0, [pc, #28]	@ (8000ff0 <MX_TIM4_Init+0xe4>)
 8000fd4:	f001 fff4 	bl	8002fc0 <HAL_TIM_PWM_ConfigChannel>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8000fde:	f000 f997 	bl	8001310 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000fe2:	4803      	ldr	r0, [pc, #12]	@ (8000ff0 <MX_TIM4_Init+0xe4>)
 8000fe4:	f000 fa12 	bl	800140c <HAL_TIM_MspPostInit>

}
 8000fe8:	bf00      	nop
 8000fea:	3738      	adds	r7, #56	@ 0x38
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	20000124 	.word	0x20000124
 8000ff4:	40000800 	.word	0x40000800

08000ff8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ffc:	4b11      	ldr	r3, [pc, #68]	@ (8001044 <MX_USART1_UART_Init+0x4c>)
 8000ffe:	4a12      	ldr	r2, [pc, #72]	@ (8001048 <MX_USART1_UART_Init+0x50>)
 8001000:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001002:	4b10      	ldr	r3, [pc, #64]	@ (8001044 <MX_USART1_UART_Init+0x4c>)
 8001004:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001008:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800100a:	4b0e      	ldr	r3, [pc, #56]	@ (8001044 <MX_USART1_UART_Init+0x4c>)
 800100c:	2200      	movs	r2, #0
 800100e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001010:	4b0c      	ldr	r3, [pc, #48]	@ (8001044 <MX_USART1_UART_Init+0x4c>)
 8001012:	2200      	movs	r2, #0
 8001014:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001016:	4b0b      	ldr	r3, [pc, #44]	@ (8001044 <MX_USART1_UART_Init+0x4c>)
 8001018:	2200      	movs	r2, #0
 800101a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800101c:	4b09      	ldr	r3, [pc, #36]	@ (8001044 <MX_USART1_UART_Init+0x4c>)
 800101e:	220c      	movs	r2, #12
 8001020:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001022:	4b08      	ldr	r3, [pc, #32]	@ (8001044 <MX_USART1_UART_Init+0x4c>)
 8001024:	2200      	movs	r2, #0
 8001026:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001028:	4b06      	ldr	r3, [pc, #24]	@ (8001044 <MX_USART1_UART_Init+0x4c>)
 800102a:	2200      	movs	r2, #0
 800102c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800102e:	4805      	ldr	r0, [pc, #20]	@ (8001044 <MX_USART1_UART_Init+0x4c>)
 8001030:	f002 fccc 	bl	80039cc <HAL_UART_Init>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800103a:	f000 f969 	bl	8001310 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	2000016c 	.word	0x2000016c
 8001048:	40011000 	.word	0x40011000

0800104c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001050:	4b11      	ldr	r3, [pc, #68]	@ (8001098 <MX_USART2_UART_Init+0x4c>)
 8001052:	4a12      	ldr	r2, [pc, #72]	@ (800109c <MX_USART2_UART_Init+0x50>)
 8001054:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001056:	4b10      	ldr	r3, [pc, #64]	@ (8001098 <MX_USART2_UART_Init+0x4c>)
 8001058:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800105c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800105e:	4b0e      	ldr	r3, [pc, #56]	@ (8001098 <MX_USART2_UART_Init+0x4c>)
 8001060:	2200      	movs	r2, #0
 8001062:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001064:	4b0c      	ldr	r3, [pc, #48]	@ (8001098 <MX_USART2_UART_Init+0x4c>)
 8001066:	2200      	movs	r2, #0
 8001068:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800106a:	4b0b      	ldr	r3, [pc, #44]	@ (8001098 <MX_USART2_UART_Init+0x4c>)
 800106c:	2200      	movs	r2, #0
 800106e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001070:	4b09      	ldr	r3, [pc, #36]	@ (8001098 <MX_USART2_UART_Init+0x4c>)
 8001072:	220c      	movs	r2, #12
 8001074:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001076:	4b08      	ldr	r3, [pc, #32]	@ (8001098 <MX_USART2_UART_Init+0x4c>)
 8001078:	2200      	movs	r2, #0
 800107a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800107c:	4b06      	ldr	r3, [pc, #24]	@ (8001098 <MX_USART2_UART_Init+0x4c>)
 800107e:	2200      	movs	r2, #0
 8001080:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001082:	4805      	ldr	r0, [pc, #20]	@ (8001098 <MX_USART2_UART_Init+0x4c>)
 8001084:	f002 fca2 	bl	80039cc <HAL_UART_Init>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800108e:	f000 f93f 	bl	8001310 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001092:	bf00      	nop
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	200001b4 	.word	0x200001b4
 800109c:	40004400 	.word	0x40004400

080010a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b08a      	sub	sp, #40	@ 0x28
 80010a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a6:	f107 0314 	add.w	r3, r7, #20
 80010aa:	2200      	movs	r2, #0
 80010ac:	601a      	str	r2, [r3, #0]
 80010ae:	605a      	str	r2, [r3, #4]
 80010b0:	609a      	str	r2, [r3, #8]
 80010b2:	60da      	str	r2, [r3, #12]
 80010b4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	613b      	str	r3, [r7, #16]
 80010ba:	4b2d      	ldr	r3, [pc, #180]	@ (8001170 <MX_GPIO_Init+0xd0>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010be:	4a2c      	ldr	r2, [pc, #176]	@ (8001170 <MX_GPIO_Init+0xd0>)
 80010c0:	f043 0304 	orr.w	r3, r3, #4
 80010c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c6:	4b2a      	ldr	r3, [pc, #168]	@ (8001170 <MX_GPIO_Init+0xd0>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ca:	f003 0304 	and.w	r3, r3, #4
 80010ce:	613b      	str	r3, [r7, #16]
 80010d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	60fb      	str	r3, [r7, #12]
 80010d6:	4b26      	ldr	r3, [pc, #152]	@ (8001170 <MX_GPIO_Init+0xd0>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010da:	4a25      	ldr	r2, [pc, #148]	@ (8001170 <MX_GPIO_Init+0xd0>)
 80010dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010e2:	4b23      	ldr	r3, [pc, #140]	@ (8001170 <MX_GPIO_Init+0xd0>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ee:	2300      	movs	r3, #0
 80010f0:	60bb      	str	r3, [r7, #8]
 80010f2:	4b1f      	ldr	r3, [pc, #124]	@ (8001170 <MX_GPIO_Init+0xd0>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f6:	4a1e      	ldr	r2, [pc, #120]	@ (8001170 <MX_GPIO_Init+0xd0>)
 80010f8:	f043 0301 	orr.w	r3, r3, #1
 80010fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010fe:	4b1c      	ldr	r3, [pc, #112]	@ (8001170 <MX_GPIO_Init+0xd0>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001102:	f003 0301 	and.w	r3, r3, #1
 8001106:	60bb      	str	r3, [r7, #8]
 8001108:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800110a:	2300      	movs	r3, #0
 800110c:	607b      	str	r3, [r7, #4]
 800110e:	4b18      	ldr	r3, [pc, #96]	@ (8001170 <MX_GPIO_Init+0xd0>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	4a17      	ldr	r2, [pc, #92]	@ (8001170 <MX_GPIO_Init+0xd0>)
 8001114:	f043 0302 	orr.w	r3, r3, #2
 8001118:	6313      	str	r3, [r2, #48]	@ 0x30
 800111a:	4b15      	ldr	r3, [pc, #84]	@ (8001170 <MX_GPIO_Init+0xd0>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111e:	f003 0302 	and.w	r3, r3, #2
 8001122:	607b      	str	r3, [r7, #4]
 8001124:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8001126:	2200      	movs	r2, #0
 8001128:	2160      	movs	r1, #96	@ 0x60
 800112a:	4812      	ldr	r0, [pc, #72]	@ (8001174 <MX_GPIO_Init+0xd4>)
 800112c:	f000 ffb8 	bl	80020a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001130:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001134:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001136:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800113a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113c:	2300      	movs	r3, #0
 800113e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001140:	f107 0314 	add.w	r3, r7, #20
 8001144:	4619      	mov	r1, r3
 8001146:	480c      	ldr	r0, [pc, #48]	@ (8001178 <MX_GPIO_Init+0xd8>)
 8001148:	f000 fe26 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA6 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6;
 800114c:	2360      	movs	r3, #96	@ 0x60
 800114e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001150:	2301      	movs	r3, #1
 8001152:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001154:	2300      	movs	r3, #0
 8001156:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001158:	2300      	movs	r3, #0
 800115a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800115c:	f107 0314 	add.w	r3, r7, #20
 8001160:	4619      	mov	r1, r3
 8001162:	4804      	ldr	r0, [pc, #16]	@ (8001174 <MX_GPIO_Init+0xd4>)
 8001164:	f000 fe18 	bl	8001d98 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001168:	bf00      	nop
 800116a:	3728      	adds	r7, #40	@ 0x28
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	40023800 	.word	0x40023800
 8001174:	40020000 	.word	0x40020000
 8001178:	40020800 	.word	0x40020800

0800117c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800117c:	b580      	push	{r7, lr}
 800117e:	b088      	sub	sp, #32
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a29      	ldr	r2, [pc, #164]	@ (8001230 <HAL_UART_RxCpltCallback+0xb4>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d14b      	bne.n	8001226 <HAL_UART_RxCpltCallback+0xaa>
		char temp_buffer[14];
		strcpy(temp_buffer, buffer); // copy received coords into string
 800118e:	f107 030c 	add.w	r3, r7, #12
 8001192:	4928      	ldr	r1, [pc, #160]	@ (8001234 <HAL_UART_RxCpltCallback+0xb8>)
 8001194:	4618      	mov	r0, r3
 8001196:	f006 fd3a 	bl	8007c0e <strcpy>

		char *token; // extract coods from string
		token = strtok(temp_buffer, ",");
 800119a:	f107 030c 	add.w	r3, r7, #12
 800119e:	4926      	ldr	r1, [pc, #152]	@ (8001238 <HAL_UART_RxCpltCallback+0xbc>)
 80011a0:	4618      	mov	r0, r3
 80011a2:	f006 fc07 	bl	80079b4 <strtok>
 80011a6:	61f8      	str	r0, [r7, #28]
		if (token != NULL) {
 80011a8:	69fb      	ldr	r3, [r7, #28]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d006      	beq.n	80011bc <HAL_UART_RxCpltCallback+0x40>
			base_angle = atoi(token);
 80011ae:	69f8      	ldr	r0, [r7, #28]
 80011b0:	f006 fa6a 	bl	8007688 <atoi>
 80011b4:	4603      	mov	r3, r0
 80011b6:	b2da      	uxtb	r2, r3
 80011b8:	4b20      	ldr	r3, [pc, #128]	@ (800123c <HAL_UART_RxCpltCallback+0xc0>)
 80011ba:	701a      	strb	r2, [r3, #0]
	    }

		token = strtok(NULL, ",");
 80011bc:	491e      	ldr	r1, [pc, #120]	@ (8001238 <HAL_UART_RxCpltCallback+0xbc>)
 80011be:	2000      	movs	r0, #0
 80011c0:	f006 fbf8 	bl	80079b4 <strtok>
 80011c4:	61f8      	str	r0, [r7, #28]
		if (token != NULL) {
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d006      	beq.n	80011da <HAL_UART_RxCpltCallback+0x5e>
			shoulder_angle = atoi(token);
 80011cc:	69f8      	ldr	r0, [r7, #28]
 80011ce:	f006 fa5b 	bl	8007688 <atoi>
 80011d2:	4603      	mov	r3, r0
 80011d4:	b2da      	uxtb	r2, r3
 80011d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001240 <HAL_UART_RxCpltCallback+0xc4>)
 80011d8:	701a      	strb	r2, [r3, #0]
		}

		token = strtok(NULL, ",");
 80011da:	4917      	ldr	r1, [pc, #92]	@ (8001238 <HAL_UART_RxCpltCallback+0xbc>)
 80011dc:	2000      	movs	r0, #0
 80011de:	f006 fbe9 	bl	80079b4 <strtok>
 80011e2:	61f8      	str	r0, [r7, #28]
		if (token != NULL) {
 80011e4:	69fb      	ldr	r3, [r7, #28]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d006      	beq.n	80011f8 <HAL_UART_RxCpltCallback+0x7c>
			elbow_angle = atoi(token);
 80011ea:	69f8      	ldr	r0, [r7, #28]
 80011ec:	f006 fa4c 	bl	8007688 <atoi>
 80011f0:	4603      	mov	r3, r0
 80011f2:	b2da      	uxtb	r2, r3
 80011f4:	4b13      	ldr	r3, [pc, #76]	@ (8001244 <HAL_UART_RxCpltCallback+0xc8>)
 80011f6:	701a      	strb	r2, [r3, #0]
//			if(elbow_angle >= 10)
//				elbow_angle -= 10;
		}

		token = strtok(NULL, ",");
 80011f8:	490f      	ldr	r1, [pc, #60]	@ (8001238 <HAL_UART_RxCpltCallback+0xbc>)
 80011fa:	2000      	movs	r0, #0
 80011fc:	f006 fbda 	bl	80079b4 <strtok>
 8001200:	61f8      	str	r0, [r7, #28]
		if (token != NULL) {
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d006      	beq.n	8001216 <HAL_UART_RxCpltCallback+0x9a>
			object_colour = atoi(token);
 8001208:	69f8      	ldr	r0, [r7, #28]
 800120a:	f006 fa3d 	bl	8007688 <atoi>
 800120e:	4603      	mov	r3, r0
 8001210:	b2da      	uxtb	r2, r3
 8001212:	4b0d      	ldr	r3, [pc, #52]	@ (8001248 <HAL_UART_RxCpltCallback+0xcc>)
 8001214:	701a      	strb	r2, [r3, #0]
		}

		move_arm = 1; // set signal to move arm
 8001216:	4b0d      	ldr	r3, [pc, #52]	@ (800124c <HAL_UART_RxCpltCallback+0xd0>)
 8001218:	2201      	movs	r2, #1
 800121a:	701a      	strb	r2, [r3, #0]

	    HAL_UART_Receive_IT(&huart1, buffer, 14); // restart the callback function
 800121c:	220e      	movs	r2, #14
 800121e:	4905      	ldr	r1, [pc, #20]	@ (8001234 <HAL_UART_RxCpltCallback+0xb8>)
 8001220:	480b      	ldr	r0, [pc, #44]	@ (8001250 <HAL_UART_RxCpltCallback+0xd4>)
 8001222:	f002 fcae 	bl	8003b82 <HAL_UART_Receive_IT>
	}
}
 8001226:	bf00      	nop
 8001228:	3720      	adds	r7, #32
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40011000 	.word	0x40011000
 8001234:	20000208 	.word	0x20000208
 8001238:	080088a8 	.word	0x080088a8
 800123c:	20000216 	.word	0x20000216
 8001240:	20000217 	.word	0x20000217
 8001244:	20000218 	.word	0x20000218
 8001248:	20000219 	.word	0x20000219
 800124c:	20000205 	.word	0x20000205
 8001250:	2000016c 	.word	0x2000016c

08001254 <BluetoothTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_BluetoothTask */
void BluetoothTask(void *argument)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b084      	sub	sp, #16
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */

  char msg_ready[2];
  strcpy(msg_ready, "1"); // ready message for pi
 800125c:	2331      	movs	r3, #49	@ 0x31
 800125e:	81bb      	strh	r3, [r7, #12]

  for(;;)
  {
	  if (is_ready){                                                                          // if arm ready
 8001260:	4b0c      	ldr	r3, [pc, #48]	@ (8001294 <BluetoothTask+0x40>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d010      	beq.n	800128a <BluetoothTask+0x36>
		  HAL_UART_Transmit(&huart1, (uint8_t*) msg_ready, strlen(msg_ready), HAL_MAX_DELAY); // send ready signal to pi
 8001268:	f107 030c 	add.w	r3, r7, #12
 800126c:	4618      	mov	r0, r3
 800126e:	f7fe ffb7 	bl	80001e0 <strlen>
 8001272:	4603      	mov	r3, r0
 8001274:	b29a      	uxth	r2, r3
 8001276:	f107 010c 	add.w	r1, r7, #12
 800127a:	f04f 33ff 	mov.w	r3, #4294967295
 800127e:	4806      	ldr	r0, [pc, #24]	@ (8001298 <BluetoothTask+0x44>)
 8001280:	f002 fbf4 	bl	8003a6c <HAL_UART_Transmit>
		  is_ready = 0;                                                                       // reset ready signal
 8001284:	4b03      	ldr	r3, [pc, #12]	@ (8001294 <BluetoothTask+0x40>)
 8001286:	2200      	movs	r2, #0
 8001288:	701a      	strb	r2, [r3, #0]
	  }
    osDelay(1);
 800128a:	2001      	movs	r0, #1
 800128c:	f003 fd2a 	bl	8004ce4 <osDelay>
	  if (is_ready){                                                                          // if arm ready
 8001290:	e7e6      	b.n	8001260 <BluetoothTask+0xc>
 8001292:	bf00      	nop
 8001294:	20000204 	.word	0x20000204
 8001298:	2000016c 	.word	0x2000016c

0800129c <MoveRobotArmTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MoveRobotArmTask */
void MoveRobotArmTask(void *argument)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN MoveRobotArmTask */
  /* Infinite loop */
  for(;;){
	  if(move_arm){                                                                   // if received coords move arm
 80012a4:	4b0b      	ldr	r3, [pc, #44]	@ (80012d4 <MoveRobotArmTask+0x38>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d00f      	beq.n	80012cc <MoveRobotArmTask+0x30>
	  		  move_arm = 0;                                                           // reset move signal
 80012ac:	4b09      	ldr	r3, [pc, #36]	@ (80012d4 <MoveRobotArmTask+0x38>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	701a      	strb	r2, [r3, #0]
	  		  pick_up_object(base_angle, shoulder_angle, elbow_angle, object_colour); // pick up and sort the object
 80012b2:	4b09      	ldr	r3, [pc, #36]	@ (80012d8 <MoveRobotArmTask+0x3c>)
 80012b4:	7818      	ldrb	r0, [r3, #0]
 80012b6:	4b09      	ldr	r3, [pc, #36]	@ (80012dc <MoveRobotArmTask+0x40>)
 80012b8:	7819      	ldrb	r1, [r3, #0]
 80012ba:	4b09      	ldr	r3, [pc, #36]	@ (80012e0 <MoveRobotArmTask+0x44>)
 80012bc:	781a      	ldrb	r2, [r3, #0]
 80012be:	4b09      	ldr	r3, [pc, #36]	@ (80012e4 <MoveRobotArmTask+0x48>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	f7ff fb1d 	bl	8000900 <pick_up_object>
	  		  is_ready = 1;                                                           // signal arm is ready
 80012c6:	4b08      	ldr	r3, [pc, #32]	@ (80012e8 <MoveRobotArmTask+0x4c>)
 80012c8:	2201      	movs	r2, #1
 80012ca:	701a      	strb	r2, [r3, #0]
	  }
    osDelay(1);
 80012cc:	2001      	movs	r0, #1
 80012ce:	f003 fd09 	bl	8004ce4 <osDelay>
	  if(move_arm){                                                                   // if received coords move arm
 80012d2:	e7e7      	b.n	80012a4 <MoveRobotArmTask+0x8>
 80012d4:	20000205 	.word	0x20000205
 80012d8:	20000216 	.word	0x20000216
 80012dc:	20000217 	.word	0x20000217
 80012e0:	20000218 	.word	0x20000218
 80012e4:	20000219 	.word	0x20000219
 80012e8:	20000204 	.word	0x20000204

080012ec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a04      	ldr	r2, [pc, #16]	@ (800130c <HAL_TIM_PeriodElapsedCallback+0x20>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d101      	bne.n	8001302 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80012fe:	f000 fb93 	bl	8001a28 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001302:	bf00      	nop
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	40010000 	.word	0x40010000

08001310 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001314:	b672      	cpsid	i
}
 8001316:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001318:	bf00      	nop
 800131a:	e7fd      	b.n	8001318 <Error_Handler+0x8>

0800131c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	607b      	str	r3, [r7, #4]
 8001326:	4b12      	ldr	r3, [pc, #72]	@ (8001370 <HAL_MspInit+0x54>)
 8001328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800132a:	4a11      	ldr	r2, [pc, #68]	@ (8001370 <HAL_MspInit+0x54>)
 800132c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001330:	6453      	str	r3, [r2, #68]	@ 0x44
 8001332:	4b0f      	ldr	r3, [pc, #60]	@ (8001370 <HAL_MspInit+0x54>)
 8001334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001336:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800133a:	607b      	str	r3, [r7, #4]
 800133c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800133e:	2300      	movs	r3, #0
 8001340:	603b      	str	r3, [r7, #0]
 8001342:	4b0b      	ldr	r3, [pc, #44]	@ (8001370 <HAL_MspInit+0x54>)
 8001344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001346:	4a0a      	ldr	r2, [pc, #40]	@ (8001370 <HAL_MspInit+0x54>)
 8001348:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800134c:	6413      	str	r3, [r2, #64]	@ 0x40
 800134e:	4b08      	ldr	r3, [pc, #32]	@ (8001370 <HAL_MspInit+0x54>)
 8001350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001352:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001356:	603b      	str	r3, [r7, #0]
 8001358:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800135a:	2200      	movs	r2, #0
 800135c:	210f      	movs	r1, #15
 800135e:	f06f 0001 	mvn.w	r0, #1
 8001362:	f000 fc5d 	bl	8001c20 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	40023800 	.word	0x40023800

08001374 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001374:	b480      	push	{r7}
 8001376:	b087      	sub	sp, #28
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001384:	d10e      	bne.n	80013a4 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001386:	2300      	movs	r3, #0
 8001388:	617b      	str	r3, [r7, #20]
 800138a:	4b1d      	ldr	r3, [pc, #116]	@ (8001400 <HAL_TIM_Base_MspInit+0x8c>)
 800138c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800138e:	4a1c      	ldr	r2, [pc, #112]	@ (8001400 <HAL_TIM_Base_MspInit+0x8c>)
 8001390:	f043 0301 	orr.w	r3, r3, #1
 8001394:	6413      	str	r3, [r2, #64]	@ 0x40
 8001396:	4b1a      	ldr	r3, [pc, #104]	@ (8001400 <HAL_TIM_Base_MspInit+0x8c>)
 8001398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800139a:	f003 0301 	and.w	r3, r3, #1
 800139e:	617b      	str	r3, [r7, #20]
 80013a0:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80013a2:	e026      	b.n	80013f2 <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM3)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a16      	ldr	r2, [pc, #88]	@ (8001404 <HAL_TIM_Base_MspInit+0x90>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d10e      	bne.n	80013cc <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80013ae:	2300      	movs	r3, #0
 80013b0:	613b      	str	r3, [r7, #16]
 80013b2:	4b13      	ldr	r3, [pc, #76]	@ (8001400 <HAL_TIM_Base_MspInit+0x8c>)
 80013b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b6:	4a12      	ldr	r2, [pc, #72]	@ (8001400 <HAL_TIM_Base_MspInit+0x8c>)
 80013b8:	f043 0302 	orr.w	r3, r3, #2
 80013bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80013be:	4b10      	ldr	r3, [pc, #64]	@ (8001400 <HAL_TIM_Base_MspInit+0x8c>)
 80013c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c2:	f003 0302 	and.w	r3, r3, #2
 80013c6:	613b      	str	r3, [r7, #16]
 80013c8:	693b      	ldr	r3, [r7, #16]
}
 80013ca:	e012      	b.n	80013f2 <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM4)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001408 <HAL_TIM_Base_MspInit+0x94>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d10d      	bne.n	80013f2 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	60fb      	str	r3, [r7, #12]
 80013da:	4b09      	ldr	r3, [pc, #36]	@ (8001400 <HAL_TIM_Base_MspInit+0x8c>)
 80013dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013de:	4a08      	ldr	r2, [pc, #32]	@ (8001400 <HAL_TIM_Base_MspInit+0x8c>)
 80013e0:	f043 0304 	orr.w	r3, r3, #4
 80013e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80013e6:	4b06      	ldr	r3, [pc, #24]	@ (8001400 <HAL_TIM_Base_MspInit+0x8c>)
 80013e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ea:	f003 0304 	and.w	r3, r3, #4
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	68fb      	ldr	r3, [r7, #12]
}
 80013f2:	bf00      	nop
 80013f4:	371c      	adds	r7, #28
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	40023800 	.word	0x40023800
 8001404:	40000400 	.word	0x40000400
 8001408:	40000800 	.word	0x40000800

0800140c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b08c      	sub	sp, #48	@ 0x30
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001414:	f107 031c 	add.w	r3, r7, #28
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
 800141e:	609a      	str	r2, [r3, #8]
 8001420:	60da      	str	r2, [r3, #12]
 8001422:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800142c:	d13d      	bne.n	80014aa <HAL_TIM_MspPostInit+0x9e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800142e:	2300      	movs	r3, #0
 8001430:	61bb      	str	r3, [r7, #24]
 8001432:	4b52      	ldr	r3, [pc, #328]	@ (800157c <HAL_TIM_MspPostInit+0x170>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001436:	4a51      	ldr	r2, [pc, #324]	@ (800157c <HAL_TIM_MspPostInit+0x170>)
 8001438:	f043 0301 	orr.w	r3, r3, #1
 800143c:	6313      	str	r3, [r2, #48]	@ 0x30
 800143e:	4b4f      	ldr	r3, [pc, #316]	@ (800157c <HAL_TIM_MspPostInit+0x170>)
 8001440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001442:	f003 0301 	and.w	r3, r3, #1
 8001446:	61bb      	str	r3, [r7, #24]
 8001448:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800144a:	2300      	movs	r3, #0
 800144c:	617b      	str	r3, [r7, #20]
 800144e:	4b4b      	ldr	r3, [pc, #300]	@ (800157c <HAL_TIM_MspPostInit+0x170>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001452:	4a4a      	ldr	r2, [pc, #296]	@ (800157c <HAL_TIM_MspPostInit+0x170>)
 8001454:	f043 0302 	orr.w	r3, r3, #2
 8001458:	6313      	str	r3, [r2, #48]	@ 0x30
 800145a:	4b48      	ldr	r3, [pc, #288]	@ (800157c <HAL_TIM_MspPostInit+0x170>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145e:	f003 0302 	and.w	r3, r3, #2
 8001462:	617b      	str	r3, [r7, #20]
 8001464:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001466:	2301      	movs	r3, #1
 8001468:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800146a:	2302      	movs	r3, #2
 800146c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146e:	2300      	movs	r3, #0
 8001470:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001472:	2300      	movs	r3, #0
 8001474:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001476:	2301      	movs	r3, #1
 8001478:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800147a:	f107 031c 	add.w	r3, r7, #28
 800147e:	4619      	mov	r1, r3
 8001480:	483f      	ldr	r0, [pc, #252]	@ (8001580 <HAL_TIM_MspPostInit+0x174>)
 8001482:	f000 fc89 	bl	8001d98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 8001486:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 800148a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800148c:	2302      	movs	r3, #2
 800148e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001490:	2300      	movs	r3, #0
 8001492:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001494:	2300      	movs	r3, #0
 8001496:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001498:	2301      	movs	r3, #1
 800149a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800149c:	f107 031c 	add.w	r3, r7, #28
 80014a0:	4619      	mov	r1, r3
 80014a2:	4838      	ldr	r0, [pc, #224]	@ (8001584 <HAL_TIM_MspPostInit+0x178>)
 80014a4:	f000 fc78 	bl	8001d98 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80014a8:	e064      	b.n	8001574 <HAL_TIM_MspPostInit+0x168>
  else if(htim->Instance==TIM3)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4a36      	ldr	r2, [pc, #216]	@ (8001588 <HAL_TIM_MspPostInit+0x17c>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d13c      	bne.n	800152e <HAL_TIM_MspPostInit+0x122>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014b4:	2300      	movs	r3, #0
 80014b6:	613b      	str	r3, [r7, #16]
 80014b8:	4b30      	ldr	r3, [pc, #192]	@ (800157c <HAL_TIM_MspPostInit+0x170>)
 80014ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014bc:	4a2f      	ldr	r2, [pc, #188]	@ (800157c <HAL_TIM_MspPostInit+0x170>)
 80014be:	f043 0304 	orr.w	r3, r3, #4
 80014c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c4:	4b2d      	ldr	r3, [pc, #180]	@ (800157c <HAL_TIM_MspPostInit+0x170>)
 80014c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c8:	f003 0304 	and.w	r3, r3, #4
 80014cc:	613b      	str	r3, [r7, #16]
 80014ce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014d0:	2300      	movs	r3, #0
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	4b29      	ldr	r3, [pc, #164]	@ (800157c <HAL_TIM_MspPostInit+0x170>)
 80014d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d8:	4a28      	ldr	r2, [pc, #160]	@ (800157c <HAL_TIM_MspPostInit+0x170>)
 80014da:	f043 0302 	orr.w	r3, r3, #2
 80014de:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e0:	4b26      	ldr	r3, [pc, #152]	@ (800157c <HAL_TIM_MspPostInit+0x170>)
 80014e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e4:	f003 0302 	and.w	r3, r3, #2
 80014e8:	60fb      	str	r3, [r7, #12]
 80014ea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80014ec:	2380      	movs	r3, #128	@ 0x80
 80014ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f0:	2302      	movs	r3, #2
 80014f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f4:	2300      	movs	r3, #0
 80014f6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f8:	2300      	movs	r3, #0
 80014fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80014fc:	2302      	movs	r3, #2
 80014fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001500:	f107 031c 	add.w	r3, r7, #28
 8001504:	4619      	mov	r1, r3
 8001506:	4821      	ldr	r0, [pc, #132]	@ (800158c <HAL_TIM_MspPostInit+0x180>)
 8001508:	f000 fc46 	bl	8001d98 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800150c:	2310      	movs	r3, #16
 800150e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001510:	2302      	movs	r3, #2
 8001512:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001514:	2300      	movs	r3, #0
 8001516:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001518:	2300      	movs	r3, #0
 800151a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800151c:	2302      	movs	r3, #2
 800151e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001520:	f107 031c 	add.w	r3, r7, #28
 8001524:	4619      	mov	r1, r3
 8001526:	4817      	ldr	r0, [pc, #92]	@ (8001584 <HAL_TIM_MspPostInit+0x178>)
 8001528:	f000 fc36 	bl	8001d98 <HAL_GPIO_Init>
}
 800152c:	e022      	b.n	8001574 <HAL_TIM_MspPostInit+0x168>
  else if(htim->Instance==TIM4)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a17      	ldr	r2, [pc, #92]	@ (8001590 <HAL_TIM_MspPostInit+0x184>)
 8001534:	4293      	cmp	r3, r2
 8001536:	d11d      	bne.n	8001574 <HAL_TIM_MspPostInit+0x168>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001538:	2300      	movs	r3, #0
 800153a:	60bb      	str	r3, [r7, #8]
 800153c:	4b0f      	ldr	r3, [pc, #60]	@ (800157c <HAL_TIM_MspPostInit+0x170>)
 800153e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001540:	4a0e      	ldr	r2, [pc, #56]	@ (800157c <HAL_TIM_MspPostInit+0x170>)
 8001542:	f043 0302 	orr.w	r3, r3, #2
 8001546:	6313      	str	r3, [r2, #48]	@ 0x30
 8001548:	4b0c      	ldr	r3, [pc, #48]	@ (800157c <HAL_TIM_MspPostInit+0x170>)
 800154a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154c:	f003 0302 	and.w	r3, r3, #2
 8001550:	60bb      	str	r3, [r7, #8]
 8001552:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001554:	2340      	movs	r3, #64	@ 0x40
 8001556:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001558:	2302      	movs	r3, #2
 800155a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155c:	2300      	movs	r3, #0
 800155e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001560:	2300      	movs	r3, #0
 8001562:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001564:	2302      	movs	r3, #2
 8001566:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001568:	f107 031c 	add.w	r3, r7, #28
 800156c:	4619      	mov	r1, r3
 800156e:	4805      	ldr	r0, [pc, #20]	@ (8001584 <HAL_TIM_MspPostInit+0x178>)
 8001570:	f000 fc12 	bl	8001d98 <HAL_GPIO_Init>
}
 8001574:	bf00      	nop
 8001576:	3730      	adds	r7, #48	@ 0x30
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	40023800 	.word	0x40023800
 8001580:	40020000 	.word	0x40020000
 8001584:	40020400 	.word	0x40020400
 8001588:	40000400 	.word	0x40000400
 800158c:	40020800 	.word	0x40020800
 8001590:	40000800 	.word	0x40000800

08001594 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b08c      	sub	sp, #48	@ 0x30
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800159c:	f107 031c 	add.w	r3, r7, #28
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	605a      	str	r2, [r3, #4]
 80015a6:	609a      	str	r2, [r3, #8]
 80015a8:	60da      	str	r2, [r3, #12]
 80015aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a36      	ldr	r2, [pc, #216]	@ (800168c <HAL_UART_MspInit+0xf8>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d135      	bne.n	8001622 <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80015b6:	2300      	movs	r3, #0
 80015b8:	61bb      	str	r3, [r7, #24]
 80015ba:	4b35      	ldr	r3, [pc, #212]	@ (8001690 <HAL_UART_MspInit+0xfc>)
 80015bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015be:	4a34      	ldr	r2, [pc, #208]	@ (8001690 <HAL_UART_MspInit+0xfc>)
 80015c0:	f043 0310 	orr.w	r3, r3, #16
 80015c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80015c6:	4b32      	ldr	r3, [pc, #200]	@ (8001690 <HAL_UART_MspInit+0xfc>)
 80015c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ca:	f003 0310 	and.w	r3, r3, #16
 80015ce:	61bb      	str	r3, [r7, #24]
 80015d0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	617b      	str	r3, [r7, #20]
 80015d6:	4b2e      	ldr	r3, [pc, #184]	@ (8001690 <HAL_UART_MspInit+0xfc>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015da:	4a2d      	ldr	r2, [pc, #180]	@ (8001690 <HAL_UART_MspInit+0xfc>)
 80015dc:	f043 0301 	orr.w	r3, r3, #1
 80015e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001690 <HAL_UART_MspInit+0xfc>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e6:	f003 0301 	and.w	r3, r3, #1
 80015ea:	617b      	str	r3, [r7, #20]
 80015ec:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80015ee:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80015f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f4:	2302      	movs	r3, #2
 80015f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015fc:	2303      	movs	r3, #3
 80015fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001600:	2307      	movs	r3, #7
 8001602:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001604:	f107 031c 	add.w	r3, r7, #28
 8001608:	4619      	mov	r1, r3
 800160a:	4822      	ldr	r0, [pc, #136]	@ (8001694 <HAL_UART_MspInit+0x100>)
 800160c:	f000 fbc4 	bl	8001d98 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001610:	2200      	movs	r2, #0
 8001612:	2105      	movs	r1, #5
 8001614:	2025      	movs	r0, #37	@ 0x25
 8001616:	f000 fb03 	bl	8001c20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800161a:	2025      	movs	r0, #37	@ 0x25
 800161c:	f000 fb1c 	bl	8001c58 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001620:	e030      	b.n	8001684 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a1c      	ldr	r2, [pc, #112]	@ (8001698 <HAL_UART_MspInit+0x104>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d12b      	bne.n	8001684 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 800162c:	2300      	movs	r3, #0
 800162e:	613b      	str	r3, [r7, #16]
 8001630:	4b17      	ldr	r3, [pc, #92]	@ (8001690 <HAL_UART_MspInit+0xfc>)
 8001632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001634:	4a16      	ldr	r2, [pc, #88]	@ (8001690 <HAL_UART_MspInit+0xfc>)
 8001636:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800163a:	6413      	str	r3, [r2, #64]	@ 0x40
 800163c:	4b14      	ldr	r3, [pc, #80]	@ (8001690 <HAL_UART_MspInit+0xfc>)
 800163e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001640:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001644:	613b      	str	r3, [r7, #16]
 8001646:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001648:	2300      	movs	r3, #0
 800164a:	60fb      	str	r3, [r7, #12]
 800164c:	4b10      	ldr	r3, [pc, #64]	@ (8001690 <HAL_UART_MspInit+0xfc>)
 800164e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001650:	4a0f      	ldr	r2, [pc, #60]	@ (8001690 <HAL_UART_MspInit+0xfc>)
 8001652:	f043 0301 	orr.w	r3, r3, #1
 8001656:	6313      	str	r3, [r2, #48]	@ 0x30
 8001658:	4b0d      	ldr	r3, [pc, #52]	@ (8001690 <HAL_UART_MspInit+0xfc>)
 800165a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165c:	f003 0301 	and.w	r3, r3, #1
 8001660:	60fb      	str	r3, [r7, #12]
 8001662:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001664:	230c      	movs	r3, #12
 8001666:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001668:	2302      	movs	r3, #2
 800166a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166c:	2300      	movs	r3, #0
 800166e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001670:	2303      	movs	r3, #3
 8001672:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001674:	2307      	movs	r3, #7
 8001676:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001678:	f107 031c 	add.w	r3, r7, #28
 800167c:	4619      	mov	r1, r3
 800167e:	4805      	ldr	r0, [pc, #20]	@ (8001694 <HAL_UART_MspInit+0x100>)
 8001680:	f000 fb8a 	bl	8001d98 <HAL_GPIO_Init>
}
 8001684:	bf00      	nop
 8001686:	3730      	adds	r7, #48	@ 0x30
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	40011000 	.word	0x40011000
 8001690:	40023800 	.word	0x40023800
 8001694:	40020000 	.word	0x40020000
 8001698:	40004400 	.word	0x40004400

0800169c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b08c      	sub	sp, #48	@ 0x30
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80016a4:	2300      	movs	r3, #0
 80016a6:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80016a8:	2300      	movs	r3, #0
 80016aa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80016ac:	2300      	movs	r3, #0
 80016ae:	60bb      	str	r3, [r7, #8]
 80016b0:	4b2e      	ldr	r3, [pc, #184]	@ (800176c <HAL_InitTick+0xd0>)
 80016b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016b4:	4a2d      	ldr	r2, [pc, #180]	@ (800176c <HAL_InitTick+0xd0>)
 80016b6:	f043 0301 	orr.w	r3, r3, #1
 80016ba:	6453      	str	r3, [r2, #68]	@ 0x44
 80016bc:	4b2b      	ldr	r3, [pc, #172]	@ (800176c <HAL_InitTick+0xd0>)
 80016be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c0:	f003 0301 	and.w	r3, r3, #1
 80016c4:	60bb      	str	r3, [r7, #8]
 80016c6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80016c8:	f107 020c 	add.w	r2, r7, #12
 80016cc:	f107 0310 	add.w	r3, r7, #16
 80016d0:	4611      	mov	r1, r2
 80016d2:	4618      	mov	r0, r3
 80016d4:	f001 f996 	bl	8002a04 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80016d8:	f001 f980 	bl	80029dc <HAL_RCC_GetPCLK2Freq>
 80016dc:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80016de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016e0:	4a23      	ldr	r2, [pc, #140]	@ (8001770 <HAL_InitTick+0xd4>)
 80016e2:	fba2 2303 	umull	r2, r3, r2, r3
 80016e6:	0c9b      	lsrs	r3, r3, #18
 80016e8:	3b01      	subs	r3, #1
 80016ea:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80016ec:	4b21      	ldr	r3, [pc, #132]	@ (8001774 <HAL_InitTick+0xd8>)
 80016ee:	4a22      	ldr	r2, [pc, #136]	@ (8001778 <HAL_InitTick+0xdc>)
 80016f0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80016f2:	4b20      	ldr	r3, [pc, #128]	@ (8001774 <HAL_InitTick+0xd8>)
 80016f4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80016f8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80016fa:	4a1e      	ldr	r2, [pc, #120]	@ (8001774 <HAL_InitTick+0xd8>)
 80016fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016fe:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001700:	4b1c      	ldr	r3, [pc, #112]	@ (8001774 <HAL_InitTick+0xd8>)
 8001702:	2200      	movs	r2, #0
 8001704:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001706:	4b1b      	ldr	r3, [pc, #108]	@ (8001774 <HAL_InitTick+0xd8>)
 8001708:	2200      	movs	r2, #0
 800170a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800170c:	4b19      	ldr	r3, [pc, #100]	@ (8001774 <HAL_InitTick+0xd8>)
 800170e:	2200      	movs	r2, #0
 8001710:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001712:	4818      	ldr	r0, [pc, #96]	@ (8001774 <HAL_InitTick+0xd8>)
 8001714:	f001 f9a8 	bl	8002a68 <HAL_TIM_Base_Init>
 8001718:	4603      	mov	r3, r0
 800171a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800171e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001722:	2b00      	cmp	r3, #0
 8001724:	d11b      	bne.n	800175e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001726:	4813      	ldr	r0, [pc, #76]	@ (8001774 <HAL_InitTick+0xd8>)
 8001728:	f001 f9ee 	bl	8002b08 <HAL_TIM_Base_Start_IT>
 800172c:	4603      	mov	r3, r0
 800172e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001732:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001736:	2b00      	cmp	r3, #0
 8001738:	d111      	bne.n	800175e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800173a:	2019      	movs	r0, #25
 800173c:	f000 fa8c 	bl	8001c58 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2b0f      	cmp	r3, #15
 8001744:	d808      	bhi.n	8001758 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001746:	2200      	movs	r2, #0
 8001748:	6879      	ldr	r1, [r7, #4]
 800174a:	2019      	movs	r0, #25
 800174c:	f000 fa68 	bl	8001c20 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001750:	4a0a      	ldr	r2, [pc, #40]	@ (800177c <HAL_InitTick+0xe0>)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6013      	str	r3, [r2, #0]
 8001756:	e002      	b.n	800175e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800175e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001762:	4618      	mov	r0, r3
 8001764:	3730      	adds	r7, #48	@ 0x30
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	40023800 	.word	0x40023800
 8001770:	431bde83 	.word	0x431bde83
 8001774:	2000021c 	.word	0x2000021c
 8001778:	40010000 	.word	0x40010000
 800177c:	2000000c 	.word	0x2000000c

08001780 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001784:	bf00      	nop
 8001786:	e7fd      	b.n	8001784 <NMI_Handler+0x4>

08001788 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800178c:	bf00      	nop
 800178e:	e7fd      	b.n	800178c <HardFault_Handler+0x4>

08001790 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001794:	bf00      	nop
 8001796:	e7fd      	b.n	8001794 <MemManage_Handler+0x4>

08001798 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800179c:	bf00      	nop
 800179e:	e7fd      	b.n	800179c <BusFault_Handler+0x4>

080017a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017a4:	bf00      	nop
 80017a6:	e7fd      	b.n	80017a4 <UsageFault_Handler+0x4>

080017a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017ac:	bf00      	nop
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr
	...

080017b8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80017bc:	4802      	ldr	r0, [pc, #8]	@ (80017c8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80017be:	f001 fb0f 	bl	8002de0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80017c2:	bf00      	nop
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	2000021c 	.word	0x2000021c

080017cc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80017d0:	4802      	ldr	r0, [pc, #8]	@ (80017dc <USART1_IRQHandler+0x10>)
 80017d2:	f002 f9fb 	bl	8003bcc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80017d6:	bf00      	nop
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	2000016c 	.word	0x2000016c

080017e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  return 1;
 80017e4:	2301      	movs	r3, #1
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <_kill>:

int _kill(int pid, int sig)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017fa:	f006 f9db 	bl	8007bb4 <__errno>
 80017fe:	4603      	mov	r3, r0
 8001800:	2216      	movs	r2, #22
 8001802:	601a      	str	r2, [r3, #0]
  return -1;
 8001804:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001808:	4618      	mov	r0, r3
 800180a:	3708      	adds	r7, #8
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}

08001810 <_exit>:

void _exit (int status)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001818:	f04f 31ff 	mov.w	r1, #4294967295
 800181c:	6878      	ldr	r0, [r7, #4]
 800181e:	f7ff ffe7 	bl	80017f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001822:	bf00      	nop
 8001824:	e7fd      	b.n	8001822 <_exit+0x12>

08001826 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001826:	b580      	push	{r7, lr}
 8001828:	b086      	sub	sp, #24
 800182a:	af00      	add	r7, sp, #0
 800182c:	60f8      	str	r0, [r7, #12]
 800182e:	60b9      	str	r1, [r7, #8]
 8001830:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001832:	2300      	movs	r3, #0
 8001834:	617b      	str	r3, [r7, #20]
 8001836:	e00a      	b.n	800184e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001838:	f3af 8000 	nop.w
 800183c:	4601      	mov	r1, r0
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	1c5a      	adds	r2, r3, #1
 8001842:	60ba      	str	r2, [r7, #8]
 8001844:	b2ca      	uxtb	r2, r1
 8001846:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	3301      	adds	r3, #1
 800184c:	617b      	str	r3, [r7, #20]
 800184e:	697a      	ldr	r2, [r7, #20]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	429a      	cmp	r2, r3
 8001854:	dbf0      	blt.n	8001838 <_read+0x12>
  }

  return len;
 8001856:	687b      	ldr	r3, [r7, #4]
}
 8001858:	4618      	mov	r0, r3
 800185a:	3718      	adds	r7, #24
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}

08001860 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b086      	sub	sp, #24
 8001864:	af00      	add	r7, sp, #0
 8001866:	60f8      	str	r0, [r7, #12]
 8001868:	60b9      	str	r1, [r7, #8]
 800186a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800186c:	2300      	movs	r3, #0
 800186e:	617b      	str	r3, [r7, #20]
 8001870:	e009      	b.n	8001886 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	1c5a      	adds	r2, r3, #1
 8001876:	60ba      	str	r2, [r7, #8]
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	4618      	mov	r0, r3
 800187c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	3301      	adds	r3, #1
 8001884:	617b      	str	r3, [r7, #20]
 8001886:	697a      	ldr	r2, [r7, #20]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	429a      	cmp	r2, r3
 800188c:	dbf1      	blt.n	8001872 <_write+0x12>
  }
  return len;
 800188e:	687b      	ldr	r3, [r7, #4]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3718      	adds	r7, #24
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}

08001898 <_close>:

int _close(int file)
{
 8001898:	b480      	push	{r7}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	370c      	adds	r7, #12
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr

080018b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018c0:	605a      	str	r2, [r3, #4]
  return 0;
 80018c2:	2300      	movs	r3, #0
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr

080018d0 <_isatty>:

int _isatty(int file)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018d8:	2301      	movs	r3, #1
}
 80018da:	4618      	mov	r0, r3
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr

080018e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018e6:	b480      	push	{r7}
 80018e8:	b085      	sub	sp, #20
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	60f8      	str	r0, [r7, #12]
 80018ee:	60b9      	str	r1, [r7, #8]
 80018f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018f2:	2300      	movs	r3, #0
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	3714      	adds	r7, #20
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr

08001900 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001908:	4a14      	ldr	r2, [pc, #80]	@ (800195c <_sbrk+0x5c>)
 800190a:	4b15      	ldr	r3, [pc, #84]	@ (8001960 <_sbrk+0x60>)
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001914:	4b13      	ldr	r3, [pc, #76]	@ (8001964 <_sbrk+0x64>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d102      	bne.n	8001922 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800191c:	4b11      	ldr	r3, [pc, #68]	@ (8001964 <_sbrk+0x64>)
 800191e:	4a12      	ldr	r2, [pc, #72]	@ (8001968 <_sbrk+0x68>)
 8001920:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001922:	4b10      	ldr	r3, [pc, #64]	@ (8001964 <_sbrk+0x64>)
 8001924:	681a      	ldr	r2, [r3, #0]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4413      	add	r3, r2
 800192a:	693a      	ldr	r2, [r7, #16]
 800192c:	429a      	cmp	r2, r3
 800192e:	d207      	bcs.n	8001940 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001930:	f006 f940 	bl	8007bb4 <__errno>
 8001934:	4603      	mov	r3, r0
 8001936:	220c      	movs	r2, #12
 8001938:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800193a:	f04f 33ff 	mov.w	r3, #4294967295
 800193e:	e009      	b.n	8001954 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001940:	4b08      	ldr	r3, [pc, #32]	@ (8001964 <_sbrk+0x64>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001946:	4b07      	ldr	r3, [pc, #28]	@ (8001964 <_sbrk+0x64>)
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4413      	add	r3, r2
 800194e:	4a05      	ldr	r2, [pc, #20]	@ (8001964 <_sbrk+0x64>)
 8001950:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001952:	68fb      	ldr	r3, [r7, #12]
}
 8001954:	4618      	mov	r0, r3
 8001956:	3718      	adds	r7, #24
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20020000 	.word	0x20020000
 8001960:	00000400 	.word	0x00000400
 8001964:	20000264 	.word	0x20000264
 8001968:	20004da0 	.word	0x20004da0

0800196c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001970:	4b06      	ldr	r3, [pc, #24]	@ (800198c <SystemInit+0x20>)
 8001972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001976:	4a05      	ldr	r2, [pc, #20]	@ (800198c <SystemInit+0x20>)
 8001978:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800197c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001980:	bf00      	nop
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	e000ed00 	.word	0xe000ed00

08001990 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
	  ldr   sp, =_estack    		 /* set stack pointer */
 8001990:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019c8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001994:	f7ff ffea 	bl	800196c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001998:	480c      	ldr	r0, [pc, #48]	@ (80019cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800199a:	490d      	ldr	r1, [pc, #52]	@ (80019d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800199c:	4a0d      	ldr	r2, [pc, #52]	@ (80019d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800199e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019a0:	e002      	b.n	80019a8 <LoopCopyDataInit>

080019a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019a6:	3304      	adds	r3, #4

080019a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019ac:	d3f9      	bcc.n	80019a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019ae:	4a0a      	ldr	r2, [pc, #40]	@ (80019d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019b0:	4c0a      	ldr	r4, [pc, #40]	@ (80019dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80019b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019b4:	e001      	b.n	80019ba <LoopFillZerobss>

080019b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019b8:	3204      	adds	r2, #4

080019ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019bc:	d3fb      	bcc.n	80019b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019be:	f006 f8ff 	bl	8007bc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019c2:	f7ff f8dd 	bl	8000b80 <main>
  bx  lr    
 80019c6:	4770      	bx	lr
	  ldr   sp, =_estack    		 /* set stack pointer */
 80019c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80019cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019d0:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80019d4:	08008b18 	.word	0x08008b18
  ldr r2, =_sbss
 80019d8:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80019dc:	20004da0 	.word	0x20004da0

080019e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019e0:	e7fe      	b.n	80019e0 <ADC_IRQHandler>
	...

080019e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001a24 <HAL_Init+0x40>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001a24 <HAL_Init+0x40>)
 80019ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001a24 <HAL_Init+0x40>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001a24 <HAL_Init+0x40>)
 80019fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a00:	4b08      	ldr	r3, [pc, #32]	@ (8001a24 <HAL_Init+0x40>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a07      	ldr	r2, [pc, #28]	@ (8001a24 <HAL_Init+0x40>)
 8001a06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a0c:	2003      	movs	r0, #3
 8001a0e:	f000 f8fc 	bl	8001c0a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a12:	200f      	movs	r0, #15
 8001a14:	f7ff fe42 	bl	800169c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a18:	f7ff fc80 	bl	800131c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	40023c00 	.word	0x40023c00

08001a28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a2c:	4b06      	ldr	r3, [pc, #24]	@ (8001a48 <HAL_IncTick+0x20>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	461a      	mov	r2, r3
 8001a32:	4b06      	ldr	r3, [pc, #24]	@ (8001a4c <HAL_IncTick+0x24>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4413      	add	r3, r2
 8001a38:	4a04      	ldr	r2, [pc, #16]	@ (8001a4c <HAL_IncTick+0x24>)
 8001a3a:	6013      	str	r3, [r2, #0]
}
 8001a3c:	bf00      	nop
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	20000010 	.word	0x20000010
 8001a4c:	20000268 	.word	0x20000268

08001a50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  return uwTick;
 8001a54:	4b03      	ldr	r3, [pc, #12]	@ (8001a64 <HAL_GetTick+0x14>)
 8001a56:	681b      	ldr	r3, [r3, #0]
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	20000268 	.word	0x20000268

08001a68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a70:	f7ff ffee 	bl	8001a50 <HAL_GetTick>
 8001a74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a80:	d005      	beq.n	8001a8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a82:	4b0a      	ldr	r3, [pc, #40]	@ (8001aac <HAL_Delay+0x44>)
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	461a      	mov	r2, r3
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	4413      	add	r3, r2
 8001a8c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a8e:	bf00      	nop
 8001a90:	f7ff ffde 	bl	8001a50 <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	68fa      	ldr	r2, [r7, #12]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d8f7      	bhi.n	8001a90 <HAL_Delay+0x28>
  {
  }
}
 8001aa0:	bf00      	nop
 8001aa2:	bf00      	nop
 8001aa4:	3710      	adds	r7, #16
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	20000010 	.word	0x20000010

08001ab0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	f003 0307 	and.w	r3, r3, #7
 8001abe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8001af4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ac6:	68ba      	ldr	r2, [r7, #8]
 8001ac8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001acc:	4013      	ands	r3, r2
 8001ace:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ad8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001adc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ae0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ae2:	4a04      	ldr	r2, [pc, #16]	@ (8001af4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	60d3      	str	r3, [r2, #12]
}
 8001ae8:	bf00      	nop
 8001aea:	3714      	adds	r7, #20
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr
 8001af4:	e000ed00 	.word	0xe000ed00

08001af8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001afc:	4b04      	ldr	r3, [pc, #16]	@ (8001b10 <__NVIC_GetPriorityGrouping+0x18>)
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	0a1b      	lsrs	r3, r3, #8
 8001b02:	f003 0307 	and.w	r3, r3, #7
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	e000ed00 	.word	0xe000ed00

08001b14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	db0b      	blt.n	8001b3e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b26:	79fb      	ldrb	r3, [r7, #7]
 8001b28:	f003 021f 	and.w	r2, r3, #31
 8001b2c:	4907      	ldr	r1, [pc, #28]	@ (8001b4c <__NVIC_EnableIRQ+0x38>)
 8001b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b32:	095b      	lsrs	r3, r3, #5
 8001b34:	2001      	movs	r0, #1
 8001b36:	fa00 f202 	lsl.w	r2, r0, r2
 8001b3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b3e:	bf00      	nop
 8001b40:	370c      	adds	r7, #12
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	e000e100 	.word	0xe000e100

08001b50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	4603      	mov	r3, r0
 8001b58:	6039      	str	r1, [r7, #0]
 8001b5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	db0a      	blt.n	8001b7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	b2da      	uxtb	r2, r3
 8001b68:	490c      	ldr	r1, [pc, #48]	@ (8001b9c <__NVIC_SetPriority+0x4c>)
 8001b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6e:	0112      	lsls	r2, r2, #4
 8001b70:	b2d2      	uxtb	r2, r2
 8001b72:	440b      	add	r3, r1
 8001b74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b78:	e00a      	b.n	8001b90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	b2da      	uxtb	r2, r3
 8001b7e:	4908      	ldr	r1, [pc, #32]	@ (8001ba0 <__NVIC_SetPriority+0x50>)
 8001b80:	79fb      	ldrb	r3, [r7, #7]
 8001b82:	f003 030f 	and.w	r3, r3, #15
 8001b86:	3b04      	subs	r3, #4
 8001b88:	0112      	lsls	r2, r2, #4
 8001b8a:	b2d2      	uxtb	r2, r2
 8001b8c:	440b      	add	r3, r1
 8001b8e:	761a      	strb	r2, [r3, #24]
}
 8001b90:	bf00      	nop
 8001b92:	370c      	adds	r7, #12
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr
 8001b9c:	e000e100 	.word	0xe000e100
 8001ba0:	e000ed00 	.word	0xe000ed00

08001ba4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b089      	sub	sp, #36	@ 0x24
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	60f8      	str	r0, [r7, #12]
 8001bac:	60b9      	str	r1, [r7, #8]
 8001bae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f003 0307 	and.w	r3, r3, #7
 8001bb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	f1c3 0307 	rsb	r3, r3, #7
 8001bbe:	2b04      	cmp	r3, #4
 8001bc0:	bf28      	it	cs
 8001bc2:	2304      	movcs	r3, #4
 8001bc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	3304      	adds	r3, #4
 8001bca:	2b06      	cmp	r3, #6
 8001bcc:	d902      	bls.n	8001bd4 <NVIC_EncodePriority+0x30>
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	3b03      	subs	r3, #3
 8001bd2:	e000      	b.n	8001bd6 <NVIC_EncodePriority+0x32>
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	fa02 f303 	lsl.w	r3, r2, r3
 8001be2:	43da      	mvns	r2, r3
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	401a      	ands	r2, r3
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bec:	f04f 31ff 	mov.w	r1, #4294967295
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bf6:	43d9      	mvns	r1, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bfc:	4313      	orrs	r3, r2
         );
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3724      	adds	r7, #36	@ 0x24
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr

08001c0a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c0a:	b580      	push	{r7, lr}
 8001c0c:	b082      	sub	sp, #8
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f7ff ff4c 	bl	8001ab0 <__NVIC_SetPriorityGrouping>
}
 8001c18:	bf00      	nop
 8001c1a:	3708      	adds	r7, #8
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	4603      	mov	r3, r0
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	607a      	str	r2, [r7, #4]
 8001c2c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c32:	f7ff ff61 	bl	8001af8 <__NVIC_GetPriorityGrouping>
 8001c36:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	68b9      	ldr	r1, [r7, #8]
 8001c3c:	6978      	ldr	r0, [r7, #20]
 8001c3e:	f7ff ffb1 	bl	8001ba4 <NVIC_EncodePriority>
 8001c42:	4602      	mov	r2, r0
 8001c44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c48:	4611      	mov	r1, r2
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff ff80 	bl	8001b50 <__NVIC_SetPriority>
}
 8001c50:	bf00      	nop
 8001c52:	3718      	adds	r7, #24
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}

08001c58 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4603      	mov	r3, r0
 8001c60:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7ff ff54 	bl	8001b14 <__NVIC_EnableIRQ>
}
 8001c6c:	bf00      	nop
 8001c6e:	3708      	adds	r7, #8
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c80:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001c82:	f7ff fee5 	bl	8001a50 <HAL_GetTick>
 8001c86:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d008      	beq.n	8001ca6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2280      	movs	r2, #128	@ 0x80
 8001c98:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e052      	b.n	8001d4c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f022 0216 	bic.w	r2, r2, #22
 8001cb4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	695a      	ldr	r2, [r3, #20]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001cc4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d103      	bne.n	8001cd6 <HAL_DMA_Abort+0x62>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d007      	beq.n	8001ce6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f022 0208 	bic.w	r2, r2, #8
 8001ce4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f022 0201 	bic.w	r2, r2, #1
 8001cf4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cf6:	e013      	b.n	8001d20 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001cf8:	f7ff feaa 	bl	8001a50 <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b05      	cmp	r3, #5
 8001d04:	d90c      	bls.n	8001d20 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2220      	movs	r2, #32
 8001d0a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2203      	movs	r2, #3
 8001d10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2200      	movs	r2, #0
 8001d18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	e015      	b.n	8001d4c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d1e4      	bne.n	8001cf8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d32:	223f      	movs	r2, #63	@ 0x3f
 8001d34:	409a      	lsls	r2, r3
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2200      	movs	r2, #0
 8001d46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001d4a:	2300      	movs	r3, #0
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3710      	adds	r7, #16
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d62:	b2db      	uxtb	r3, r3
 8001d64:	2b02      	cmp	r3, #2
 8001d66:	d004      	beq.n	8001d72 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2280      	movs	r2, #128	@ 0x80
 8001d6c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e00c      	b.n	8001d8c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2205      	movs	r2, #5
 8001d76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f022 0201 	bic.w	r2, r2, #1
 8001d88:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001d8a:	2300      	movs	r3, #0
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	370c      	adds	r7, #12
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b089      	sub	sp, #36	@ 0x24
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001da2:	2300      	movs	r3, #0
 8001da4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001da6:	2300      	movs	r3, #0
 8001da8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001daa:	2300      	movs	r3, #0
 8001dac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001dae:	2300      	movs	r3, #0
 8001db0:	61fb      	str	r3, [r7, #28]
 8001db2:	e159      	b.n	8002068 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001db4:	2201      	movs	r2, #1
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	697a      	ldr	r2, [r7, #20]
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001dc8:	693a      	ldr	r2, [r7, #16]
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	f040 8148 	bne.w	8002062 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	f003 0303 	and.w	r3, r3, #3
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d005      	beq.n	8001dea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001de6:	2b02      	cmp	r3, #2
 8001de8:	d130      	bne.n	8001e4c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	005b      	lsls	r3, r3, #1
 8001df4:	2203      	movs	r2, #3
 8001df6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfa:	43db      	mvns	r3, r3
 8001dfc:	69ba      	ldr	r2, [r7, #24]
 8001dfe:	4013      	ands	r3, r2
 8001e00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	68da      	ldr	r2, [r3, #12]
 8001e06:	69fb      	ldr	r3, [r7, #28]
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0e:	69ba      	ldr	r2, [r7, #24]
 8001e10:	4313      	orrs	r3, r2
 8001e12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	69ba      	ldr	r2, [r7, #24]
 8001e18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e20:	2201      	movs	r2, #1
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	fa02 f303 	lsl.w	r3, r2, r3
 8001e28:	43db      	mvns	r3, r3
 8001e2a:	69ba      	ldr	r2, [r7, #24]
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	091b      	lsrs	r3, r3, #4
 8001e36:	f003 0201 	and.w	r2, r3, #1
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e40:	69ba      	ldr	r2, [r7, #24]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f003 0303 	and.w	r3, r3, #3
 8001e54:	2b03      	cmp	r3, #3
 8001e56:	d017      	beq.n	8001e88 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	2203      	movs	r2, #3
 8001e64:	fa02 f303 	lsl.w	r3, r2, r3
 8001e68:	43db      	mvns	r3, r3
 8001e6a:	69ba      	ldr	r2, [r7, #24]
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	689a      	ldr	r2, [r3, #8]
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	69ba      	ldr	r2, [r7, #24]
 8001e86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f003 0303 	and.w	r3, r3, #3
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d123      	bne.n	8001edc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	08da      	lsrs	r2, r3, #3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	3208      	adds	r2, #8
 8001e9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ea0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	f003 0307 	and.w	r3, r3, #7
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	220f      	movs	r2, #15
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	43db      	mvns	r3, r3
 8001eb2:	69ba      	ldr	r2, [r7, #24]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	691a      	ldr	r2, [r3, #16]
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	f003 0307 	and.w	r3, r3, #7
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	08da      	lsrs	r2, r3, #3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	3208      	adds	r2, #8
 8001ed6:	69b9      	ldr	r1, [r7, #24]
 8001ed8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ee2:	69fb      	ldr	r3, [r7, #28]
 8001ee4:	005b      	lsls	r3, r3, #1
 8001ee6:	2203      	movs	r2, #3
 8001ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eec:	43db      	mvns	r3, r3
 8001eee:	69ba      	ldr	r2, [r7, #24]
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f003 0203 	and.w	r2, r3, #3
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	005b      	lsls	r3, r3, #1
 8001f00:	fa02 f303 	lsl.w	r3, r2, r3
 8001f04:	69ba      	ldr	r2, [r7, #24]
 8001f06:	4313      	orrs	r3, r2
 8001f08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	69ba      	ldr	r2, [r7, #24]
 8001f0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	f000 80a2 	beq.w	8002062 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f1e:	2300      	movs	r3, #0
 8001f20:	60fb      	str	r3, [r7, #12]
 8001f22:	4b57      	ldr	r3, [pc, #348]	@ (8002080 <HAL_GPIO_Init+0x2e8>)
 8001f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f26:	4a56      	ldr	r2, [pc, #344]	@ (8002080 <HAL_GPIO_Init+0x2e8>)
 8001f28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f2e:	4b54      	ldr	r3, [pc, #336]	@ (8002080 <HAL_GPIO_Init+0x2e8>)
 8001f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f36:	60fb      	str	r3, [r7, #12]
 8001f38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f3a:	4a52      	ldr	r2, [pc, #328]	@ (8002084 <HAL_GPIO_Init+0x2ec>)
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	089b      	lsrs	r3, r3, #2
 8001f40:	3302      	adds	r3, #2
 8001f42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	f003 0303 	and.w	r3, r3, #3
 8001f4e:	009b      	lsls	r3, r3, #2
 8001f50:	220f      	movs	r2, #15
 8001f52:	fa02 f303 	lsl.w	r3, r2, r3
 8001f56:	43db      	mvns	r3, r3
 8001f58:	69ba      	ldr	r2, [r7, #24]
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4a49      	ldr	r2, [pc, #292]	@ (8002088 <HAL_GPIO_Init+0x2f0>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d019      	beq.n	8001f9a <HAL_GPIO_Init+0x202>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4a48      	ldr	r2, [pc, #288]	@ (800208c <HAL_GPIO_Init+0x2f4>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d013      	beq.n	8001f96 <HAL_GPIO_Init+0x1fe>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a47      	ldr	r2, [pc, #284]	@ (8002090 <HAL_GPIO_Init+0x2f8>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d00d      	beq.n	8001f92 <HAL_GPIO_Init+0x1fa>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4a46      	ldr	r2, [pc, #280]	@ (8002094 <HAL_GPIO_Init+0x2fc>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d007      	beq.n	8001f8e <HAL_GPIO_Init+0x1f6>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a45      	ldr	r2, [pc, #276]	@ (8002098 <HAL_GPIO_Init+0x300>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d101      	bne.n	8001f8a <HAL_GPIO_Init+0x1f2>
 8001f86:	2304      	movs	r3, #4
 8001f88:	e008      	b.n	8001f9c <HAL_GPIO_Init+0x204>
 8001f8a:	2307      	movs	r3, #7
 8001f8c:	e006      	b.n	8001f9c <HAL_GPIO_Init+0x204>
 8001f8e:	2303      	movs	r3, #3
 8001f90:	e004      	b.n	8001f9c <HAL_GPIO_Init+0x204>
 8001f92:	2302      	movs	r3, #2
 8001f94:	e002      	b.n	8001f9c <HAL_GPIO_Init+0x204>
 8001f96:	2301      	movs	r3, #1
 8001f98:	e000      	b.n	8001f9c <HAL_GPIO_Init+0x204>
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	69fa      	ldr	r2, [r7, #28]
 8001f9e:	f002 0203 	and.w	r2, r2, #3
 8001fa2:	0092      	lsls	r2, r2, #2
 8001fa4:	4093      	lsls	r3, r2
 8001fa6:	69ba      	ldr	r2, [r7, #24]
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001fac:	4935      	ldr	r1, [pc, #212]	@ (8002084 <HAL_GPIO_Init+0x2ec>)
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	089b      	lsrs	r3, r3, #2
 8001fb2:	3302      	adds	r3, #2
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fba:	4b38      	ldr	r3, [pc, #224]	@ (800209c <HAL_GPIO_Init+0x304>)
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	43db      	mvns	r3, r3
 8001fc4:	69ba      	ldr	r2, [r7, #24]
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d003      	beq.n	8001fde <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001fd6:	69ba      	ldr	r2, [r7, #24]
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001fde:	4a2f      	ldr	r2, [pc, #188]	@ (800209c <HAL_GPIO_Init+0x304>)
 8001fe0:	69bb      	ldr	r3, [r7, #24]
 8001fe2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001fe4:	4b2d      	ldr	r3, [pc, #180]	@ (800209c <HAL_GPIO_Init+0x304>)
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	43db      	mvns	r3, r3
 8001fee:	69ba      	ldr	r2, [r7, #24]
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d003      	beq.n	8002008 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002000:	69ba      	ldr	r2, [r7, #24]
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	4313      	orrs	r3, r2
 8002006:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002008:	4a24      	ldr	r2, [pc, #144]	@ (800209c <HAL_GPIO_Init+0x304>)
 800200a:	69bb      	ldr	r3, [r7, #24]
 800200c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800200e:	4b23      	ldr	r3, [pc, #140]	@ (800209c <HAL_GPIO_Init+0x304>)
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	43db      	mvns	r3, r3
 8002018:	69ba      	ldr	r2, [r7, #24]
 800201a:	4013      	ands	r3, r2
 800201c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d003      	beq.n	8002032 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800202a:	69ba      	ldr	r2, [r7, #24]
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	4313      	orrs	r3, r2
 8002030:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002032:	4a1a      	ldr	r2, [pc, #104]	@ (800209c <HAL_GPIO_Init+0x304>)
 8002034:	69bb      	ldr	r3, [r7, #24]
 8002036:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002038:	4b18      	ldr	r3, [pc, #96]	@ (800209c <HAL_GPIO_Init+0x304>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	43db      	mvns	r3, r3
 8002042:	69ba      	ldr	r2, [r7, #24]
 8002044:	4013      	ands	r3, r2
 8002046:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d003      	beq.n	800205c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002054:	69ba      	ldr	r2, [r7, #24]
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	4313      	orrs	r3, r2
 800205a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800205c:	4a0f      	ldr	r2, [pc, #60]	@ (800209c <HAL_GPIO_Init+0x304>)
 800205e:	69bb      	ldr	r3, [r7, #24]
 8002060:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	3301      	adds	r3, #1
 8002066:	61fb      	str	r3, [r7, #28]
 8002068:	69fb      	ldr	r3, [r7, #28]
 800206a:	2b0f      	cmp	r3, #15
 800206c:	f67f aea2 	bls.w	8001db4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002070:	bf00      	nop
 8002072:	bf00      	nop
 8002074:	3724      	adds	r7, #36	@ 0x24
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop
 8002080:	40023800 	.word	0x40023800
 8002084:	40013800 	.word	0x40013800
 8002088:	40020000 	.word	0x40020000
 800208c:	40020400 	.word	0x40020400
 8002090:	40020800 	.word	0x40020800
 8002094:	40020c00 	.word	0x40020c00
 8002098:	40021000 	.word	0x40021000
 800209c:	40013c00 	.word	0x40013c00

080020a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	460b      	mov	r3, r1
 80020aa:	807b      	strh	r3, [r7, #2]
 80020ac:	4613      	mov	r3, r2
 80020ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020b0:	787b      	ldrb	r3, [r7, #1]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d003      	beq.n	80020be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020b6:	887a      	ldrh	r2, [r7, #2]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80020bc:	e003      	b.n	80020c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80020be:	887b      	ldrh	r3, [r7, #2]
 80020c0:	041a      	lsls	r2, r3, #16
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	619a      	str	r2, [r3, #24]
}
 80020c6:	bf00      	nop
 80020c8:	370c      	adds	r7, #12
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
	...

080020d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b086      	sub	sp, #24
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d101      	bne.n	80020e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e267      	b.n	80025b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d075      	beq.n	80021de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80020f2:	4b88      	ldr	r3, [pc, #544]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	f003 030c 	and.w	r3, r3, #12
 80020fa:	2b04      	cmp	r3, #4
 80020fc:	d00c      	beq.n	8002118 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020fe:	4b85      	ldr	r3, [pc, #532]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002106:	2b08      	cmp	r3, #8
 8002108:	d112      	bne.n	8002130 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800210a:	4b82      	ldr	r3, [pc, #520]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002112:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002116:	d10b      	bne.n	8002130 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002118:	4b7e      	ldr	r3, [pc, #504]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d05b      	beq.n	80021dc <HAL_RCC_OscConfig+0x108>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d157      	bne.n	80021dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800212c:	2301      	movs	r3, #1
 800212e:	e242      	b.n	80025b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002138:	d106      	bne.n	8002148 <HAL_RCC_OscConfig+0x74>
 800213a:	4b76      	ldr	r3, [pc, #472]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a75      	ldr	r2, [pc, #468]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 8002140:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002144:	6013      	str	r3, [r2, #0]
 8002146:	e01d      	b.n	8002184 <HAL_RCC_OscConfig+0xb0>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002150:	d10c      	bne.n	800216c <HAL_RCC_OscConfig+0x98>
 8002152:	4b70      	ldr	r3, [pc, #448]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a6f      	ldr	r2, [pc, #444]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 8002158:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800215c:	6013      	str	r3, [r2, #0]
 800215e:	4b6d      	ldr	r3, [pc, #436]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a6c      	ldr	r2, [pc, #432]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 8002164:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002168:	6013      	str	r3, [r2, #0]
 800216a:	e00b      	b.n	8002184 <HAL_RCC_OscConfig+0xb0>
 800216c:	4b69      	ldr	r3, [pc, #420]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a68      	ldr	r2, [pc, #416]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 8002172:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002176:	6013      	str	r3, [r2, #0]
 8002178:	4b66      	ldr	r3, [pc, #408]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a65      	ldr	r2, [pc, #404]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 800217e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002182:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d013      	beq.n	80021b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800218c:	f7ff fc60 	bl	8001a50 <HAL_GetTick>
 8002190:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002192:	e008      	b.n	80021a6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002194:	f7ff fc5c 	bl	8001a50 <HAL_GetTick>
 8002198:	4602      	mov	r2, r0
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	2b64      	cmp	r3, #100	@ 0x64
 80021a0:	d901      	bls.n	80021a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e207      	b.n	80025b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021a6:	4b5b      	ldr	r3, [pc, #364]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d0f0      	beq.n	8002194 <HAL_RCC_OscConfig+0xc0>
 80021b2:	e014      	b.n	80021de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021b4:	f7ff fc4c 	bl	8001a50 <HAL_GetTick>
 80021b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021ba:	e008      	b.n	80021ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021bc:	f7ff fc48 	bl	8001a50 <HAL_GetTick>
 80021c0:	4602      	mov	r2, r0
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	1ad3      	subs	r3, r2, r3
 80021c6:	2b64      	cmp	r3, #100	@ 0x64
 80021c8:	d901      	bls.n	80021ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80021ca:	2303      	movs	r3, #3
 80021cc:	e1f3      	b.n	80025b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021ce:	4b51      	ldr	r3, [pc, #324]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d1f0      	bne.n	80021bc <HAL_RCC_OscConfig+0xe8>
 80021da:	e000      	b.n	80021de <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d063      	beq.n	80022b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80021ea:	4b4a      	ldr	r3, [pc, #296]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	f003 030c 	and.w	r3, r3, #12
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d00b      	beq.n	800220e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021f6:	4b47      	ldr	r3, [pc, #284]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80021fe:	2b08      	cmp	r3, #8
 8002200:	d11c      	bne.n	800223c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002202:	4b44      	ldr	r3, [pc, #272]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800220a:	2b00      	cmp	r3, #0
 800220c:	d116      	bne.n	800223c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800220e:	4b41      	ldr	r3, [pc, #260]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0302 	and.w	r3, r3, #2
 8002216:	2b00      	cmp	r3, #0
 8002218:	d005      	beq.n	8002226 <HAL_RCC_OscConfig+0x152>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	2b01      	cmp	r3, #1
 8002220:	d001      	beq.n	8002226 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e1c7      	b.n	80025b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002226:	4b3b      	ldr	r3, [pc, #236]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	691b      	ldr	r3, [r3, #16]
 8002232:	00db      	lsls	r3, r3, #3
 8002234:	4937      	ldr	r1, [pc, #220]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 8002236:	4313      	orrs	r3, r2
 8002238:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800223a:	e03a      	b.n	80022b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d020      	beq.n	8002286 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002244:	4b34      	ldr	r3, [pc, #208]	@ (8002318 <HAL_RCC_OscConfig+0x244>)
 8002246:	2201      	movs	r2, #1
 8002248:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800224a:	f7ff fc01 	bl	8001a50 <HAL_GetTick>
 800224e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002250:	e008      	b.n	8002264 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002252:	f7ff fbfd 	bl	8001a50 <HAL_GetTick>
 8002256:	4602      	mov	r2, r0
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	1ad3      	subs	r3, r2, r3
 800225c:	2b02      	cmp	r3, #2
 800225e:	d901      	bls.n	8002264 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002260:	2303      	movs	r3, #3
 8002262:	e1a8      	b.n	80025b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002264:	4b2b      	ldr	r3, [pc, #172]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 0302 	and.w	r3, r3, #2
 800226c:	2b00      	cmp	r3, #0
 800226e:	d0f0      	beq.n	8002252 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002270:	4b28      	ldr	r3, [pc, #160]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	691b      	ldr	r3, [r3, #16]
 800227c:	00db      	lsls	r3, r3, #3
 800227e:	4925      	ldr	r1, [pc, #148]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 8002280:	4313      	orrs	r3, r2
 8002282:	600b      	str	r3, [r1, #0]
 8002284:	e015      	b.n	80022b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002286:	4b24      	ldr	r3, [pc, #144]	@ (8002318 <HAL_RCC_OscConfig+0x244>)
 8002288:	2200      	movs	r2, #0
 800228a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800228c:	f7ff fbe0 	bl	8001a50 <HAL_GetTick>
 8002290:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002292:	e008      	b.n	80022a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002294:	f7ff fbdc 	bl	8001a50 <HAL_GetTick>
 8002298:	4602      	mov	r2, r0
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d901      	bls.n	80022a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80022a2:	2303      	movs	r3, #3
 80022a4:	e187      	b.n	80025b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022a6:	4b1b      	ldr	r3, [pc, #108]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0302 	and.w	r3, r3, #2
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d1f0      	bne.n	8002294 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f003 0308 	and.w	r3, r3, #8
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d036      	beq.n	800232c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	695b      	ldr	r3, [r3, #20]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d016      	beq.n	80022f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022c6:	4b15      	ldr	r3, [pc, #84]	@ (800231c <HAL_RCC_OscConfig+0x248>)
 80022c8:	2201      	movs	r2, #1
 80022ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022cc:	f7ff fbc0 	bl	8001a50 <HAL_GetTick>
 80022d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022d2:	e008      	b.n	80022e6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022d4:	f7ff fbbc 	bl	8001a50 <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d901      	bls.n	80022e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e167      	b.n	80025b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002314 <HAL_RCC_OscConfig+0x240>)
 80022e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022ea:	f003 0302 	and.w	r3, r3, #2
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d0f0      	beq.n	80022d4 <HAL_RCC_OscConfig+0x200>
 80022f2:	e01b      	b.n	800232c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022f4:	4b09      	ldr	r3, [pc, #36]	@ (800231c <HAL_RCC_OscConfig+0x248>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022fa:	f7ff fba9 	bl	8001a50 <HAL_GetTick>
 80022fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002300:	e00e      	b.n	8002320 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002302:	f7ff fba5 	bl	8001a50 <HAL_GetTick>
 8002306:	4602      	mov	r2, r0
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	1ad3      	subs	r3, r2, r3
 800230c:	2b02      	cmp	r3, #2
 800230e:	d907      	bls.n	8002320 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e150      	b.n	80025b6 <HAL_RCC_OscConfig+0x4e2>
 8002314:	40023800 	.word	0x40023800
 8002318:	42470000 	.word	0x42470000
 800231c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002320:	4b88      	ldr	r3, [pc, #544]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 8002322:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002324:	f003 0302 	and.w	r3, r3, #2
 8002328:	2b00      	cmp	r3, #0
 800232a:	d1ea      	bne.n	8002302 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 0304 	and.w	r3, r3, #4
 8002334:	2b00      	cmp	r3, #0
 8002336:	f000 8097 	beq.w	8002468 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800233a:	2300      	movs	r3, #0
 800233c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800233e:	4b81      	ldr	r3, [pc, #516]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 8002340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002342:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d10f      	bne.n	800236a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800234a:	2300      	movs	r3, #0
 800234c:	60bb      	str	r3, [r7, #8]
 800234e:	4b7d      	ldr	r3, [pc, #500]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 8002350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002352:	4a7c      	ldr	r2, [pc, #496]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 8002354:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002358:	6413      	str	r3, [r2, #64]	@ 0x40
 800235a:	4b7a      	ldr	r3, [pc, #488]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 800235c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002362:	60bb      	str	r3, [r7, #8]
 8002364:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002366:	2301      	movs	r3, #1
 8002368:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800236a:	4b77      	ldr	r3, [pc, #476]	@ (8002548 <HAL_RCC_OscConfig+0x474>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002372:	2b00      	cmp	r3, #0
 8002374:	d118      	bne.n	80023a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002376:	4b74      	ldr	r3, [pc, #464]	@ (8002548 <HAL_RCC_OscConfig+0x474>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a73      	ldr	r2, [pc, #460]	@ (8002548 <HAL_RCC_OscConfig+0x474>)
 800237c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002380:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002382:	f7ff fb65 	bl	8001a50 <HAL_GetTick>
 8002386:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002388:	e008      	b.n	800239c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800238a:	f7ff fb61 	bl	8001a50 <HAL_GetTick>
 800238e:	4602      	mov	r2, r0
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d901      	bls.n	800239c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002398:	2303      	movs	r3, #3
 800239a:	e10c      	b.n	80025b6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800239c:	4b6a      	ldr	r3, [pc, #424]	@ (8002548 <HAL_RCC_OscConfig+0x474>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d0f0      	beq.n	800238a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d106      	bne.n	80023be <HAL_RCC_OscConfig+0x2ea>
 80023b0:	4b64      	ldr	r3, [pc, #400]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 80023b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023b4:	4a63      	ldr	r2, [pc, #396]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 80023b6:	f043 0301 	orr.w	r3, r3, #1
 80023ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80023bc:	e01c      	b.n	80023f8 <HAL_RCC_OscConfig+0x324>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	2b05      	cmp	r3, #5
 80023c4:	d10c      	bne.n	80023e0 <HAL_RCC_OscConfig+0x30c>
 80023c6:	4b5f      	ldr	r3, [pc, #380]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 80023c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023ca:	4a5e      	ldr	r2, [pc, #376]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 80023cc:	f043 0304 	orr.w	r3, r3, #4
 80023d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80023d2:	4b5c      	ldr	r3, [pc, #368]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 80023d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023d6:	4a5b      	ldr	r2, [pc, #364]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 80023d8:	f043 0301 	orr.w	r3, r3, #1
 80023dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80023de:	e00b      	b.n	80023f8 <HAL_RCC_OscConfig+0x324>
 80023e0:	4b58      	ldr	r3, [pc, #352]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 80023e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023e4:	4a57      	ldr	r2, [pc, #348]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 80023e6:	f023 0301 	bic.w	r3, r3, #1
 80023ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80023ec:	4b55      	ldr	r3, [pc, #340]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 80023ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023f0:	4a54      	ldr	r2, [pc, #336]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 80023f2:	f023 0304 	bic.w	r3, r3, #4
 80023f6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d015      	beq.n	800242c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002400:	f7ff fb26 	bl	8001a50 <HAL_GetTick>
 8002404:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002406:	e00a      	b.n	800241e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002408:	f7ff fb22 	bl	8001a50 <HAL_GetTick>
 800240c:	4602      	mov	r2, r0
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002416:	4293      	cmp	r3, r2
 8002418:	d901      	bls.n	800241e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e0cb      	b.n	80025b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800241e:	4b49      	ldr	r3, [pc, #292]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 8002420:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002422:	f003 0302 	and.w	r3, r3, #2
 8002426:	2b00      	cmp	r3, #0
 8002428:	d0ee      	beq.n	8002408 <HAL_RCC_OscConfig+0x334>
 800242a:	e014      	b.n	8002456 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800242c:	f7ff fb10 	bl	8001a50 <HAL_GetTick>
 8002430:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002432:	e00a      	b.n	800244a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002434:	f7ff fb0c 	bl	8001a50 <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002442:	4293      	cmp	r3, r2
 8002444:	d901      	bls.n	800244a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e0b5      	b.n	80025b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800244a:	4b3e      	ldr	r3, [pc, #248]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 800244c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800244e:	f003 0302 	and.w	r3, r3, #2
 8002452:	2b00      	cmp	r3, #0
 8002454:	d1ee      	bne.n	8002434 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002456:	7dfb      	ldrb	r3, [r7, #23]
 8002458:	2b01      	cmp	r3, #1
 800245a:	d105      	bne.n	8002468 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800245c:	4b39      	ldr	r3, [pc, #228]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 800245e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002460:	4a38      	ldr	r2, [pc, #224]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 8002462:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002466:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	699b      	ldr	r3, [r3, #24]
 800246c:	2b00      	cmp	r3, #0
 800246e:	f000 80a1 	beq.w	80025b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002472:	4b34      	ldr	r3, [pc, #208]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f003 030c 	and.w	r3, r3, #12
 800247a:	2b08      	cmp	r3, #8
 800247c:	d05c      	beq.n	8002538 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	699b      	ldr	r3, [r3, #24]
 8002482:	2b02      	cmp	r3, #2
 8002484:	d141      	bne.n	800250a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002486:	4b31      	ldr	r3, [pc, #196]	@ (800254c <HAL_RCC_OscConfig+0x478>)
 8002488:	2200      	movs	r2, #0
 800248a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800248c:	f7ff fae0 	bl	8001a50 <HAL_GetTick>
 8002490:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002492:	e008      	b.n	80024a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002494:	f7ff fadc 	bl	8001a50 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d901      	bls.n	80024a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e087      	b.n	80025b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024a6:	4b27      	ldr	r3, [pc, #156]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d1f0      	bne.n	8002494 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	69da      	ldr	r2, [r3, #28]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6a1b      	ldr	r3, [r3, #32]
 80024ba:	431a      	orrs	r2, r3
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c0:	019b      	lsls	r3, r3, #6
 80024c2:	431a      	orrs	r2, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024c8:	085b      	lsrs	r3, r3, #1
 80024ca:	3b01      	subs	r3, #1
 80024cc:	041b      	lsls	r3, r3, #16
 80024ce:	431a      	orrs	r2, r3
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024d4:	061b      	lsls	r3, r3, #24
 80024d6:	491b      	ldr	r1, [pc, #108]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 80024d8:	4313      	orrs	r3, r2
 80024da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024dc:	4b1b      	ldr	r3, [pc, #108]	@ (800254c <HAL_RCC_OscConfig+0x478>)
 80024de:	2201      	movs	r2, #1
 80024e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e2:	f7ff fab5 	bl	8001a50 <HAL_GetTick>
 80024e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024e8:	e008      	b.n	80024fc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024ea:	f7ff fab1 	bl	8001a50 <HAL_GetTick>
 80024ee:	4602      	mov	r2, r0
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d901      	bls.n	80024fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e05c      	b.n	80025b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024fc:	4b11      	ldr	r3, [pc, #68]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002504:	2b00      	cmp	r3, #0
 8002506:	d0f0      	beq.n	80024ea <HAL_RCC_OscConfig+0x416>
 8002508:	e054      	b.n	80025b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800250a:	4b10      	ldr	r3, [pc, #64]	@ (800254c <HAL_RCC_OscConfig+0x478>)
 800250c:	2200      	movs	r2, #0
 800250e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002510:	f7ff fa9e 	bl	8001a50 <HAL_GetTick>
 8002514:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002516:	e008      	b.n	800252a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002518:	f7ff fa9a 	bl	8001a50 <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	2b02      	cmp	r3, #2
 8002524:	d901      	bls.n	800252a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002526:	2303      	movs	r3, #3
 8002528:	e045      	b.n	80025b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800252a:	4b06      	ldr	r3, [pc, #24]	@ (8002544 <HAL_RCC_OscConfig+0x470>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d1f0      	bne.n	8002518 <HAL_RCC_OscConfig+0x444>
 8002536:	e03d      	b.n	80025b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	699b      	ldr	r3, [r3, #24]
 800253c:	2b01      	cmp	r3, #1
 800253e:	d107      	bne.n	8002550 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e038      	b.n	80025b6 <HAL_RCC_OscConfig+0x4e2>
 8002544:	40023800 	.word	0x40023800
 8002548:	40007000 	.word	0x40007000
 800254c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002550:	4b1b      	ldr	r3, [pc, #108]	@ (80025c0 <HAL_RCC_OscConfig+0x4ec>)
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	699b      	ldr	r3, [r3, #24]
 800255a:	2b01      	cmp	r3, #1
 800255c:	d028      	beq.n	80025b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002568:	429a      	cmp	r2, r3
 800256a:	d121      	bne.n	80025b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002576:	429a      	cmp	r2, r3
 8002578:	d11a      	bne.n	80025b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800257a:	68fa      	ldr	r2, [r7, #12]
 800257c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002580:	4013      	ands	r3, r2
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002586:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002588:	4293      	cmp	r3, r2
 800258a:	d111      	bne.n	80025b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002596:	085b      	lsrs	r3, r3, #1
 8002598:	3b01      	subs	r3, #1
 800259a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800259c:	429a      	cmp	r2, r3
 800259e:	d107      	bne.n	80025b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d001      	beq.n	80025b4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80025b0:	2301      	movs	r3, #1
 80025b2:	e000      	b.n	80025b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80025b4:	2300      	movs	r3, #0
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3718      	adds	r7, #24
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	40023800 	.word	0x40023800

080025c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d101      	bne.n	80025d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	e0cc      	b.n	8002772 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025d8:	4b68      	ldr	r3, [pc, #416]	@ (800277c <HAL_RCC_ClockConfig+0x1b8>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 0307 	and.w	r3, r3, #7
 80025e0:	683a      	ldr	r2, [r7, #0]
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d90c      	bls.n	8002600 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025e6:	4b65      	ldr	r3, [pc, #404]	@ (800277c <HAL_RCC_ClockConfig+0x1b8>)
 80025e8:	683a      	ldr	r2, [r7, #0]
 80025ea:	b2d2      	uxtb	r2, r2
 80025ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ee:	4b63      	ldr	r3, [pc, #396]	@ (800277c <HAL_RCC_ClockConfig+0x1b8>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0307 	and.w	r3, r3, #7
 80025f6:	683a      	ldr	r2, [r7, #0]
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d001      	beq.n	8002600 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	e0b8      	b.n	8002772 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 0302 	and.w	r3, r3, #2
 8002608:	2b00      	cmp	r3, #0
 800260a:	d020      	beq.n	800264e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 0304 	and.w	r3, r3, #4
 8002614:	2b00      	cmp	r3, #0
 8002616:	d005      	beq.n	8002624 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002618:	4b59      	ldr	r3, [pc, #356]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	4a58      	ldr	r2, [pc, #352]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 800261e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002622:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 0308 	and.w	r3, r3, #8
 800262c:	2b00      	cmp	r3, #0
 800262e:	d005      	beq.n	800263c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002630:	4b53      	ldr	r3, [pc, #332]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	4a52      	ldr	r2, [pc, #328]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 8002636:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800263a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800263c:	4b50      	ldr	r3, [pc, #320]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	494d      	ldr	r1, [pc, #308]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 800264a:	4313      	orrs	r3, r2
 800264c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0301 	and.w	r3, r3, #1
 8002656:	2b00      	cmp	r3, #0
 8002658:	d044      	beq.n	80026e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	2b01      	cmp	r3, #1
 8002660:	d107      	bne.n	8002672 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002662:	4b47      	ldr	r3, [pc, #284]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d119      	bne.n	80026a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e07f      	b.n	8002772 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	2b02      	cmp	r3, #2
 8002678:	d003      	beq.n	8002682 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800267e:	2b03      	cmp	r3, #3
 8002680:	d107      	bne.n	8002692 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002682:	4b3f      	ldr	r3, [pc, #252]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d109      	bne.n	80026a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e06f      	b.n	8002772 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002692:	4b3b      	ldr	r3, [pc, #236]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0302 	and.w	r3, r3, #2
 800269a:	2b00      	cmp	r3, #0
 800269c:	d101      	bne.n	80026a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e067      	b.n	8002772 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026a2:	4b37      	ldr	r3, [pc, #220]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f023 0203 	bic.w	r2, r3, #3
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	4934      	ldr	r1, [pc, #208]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 80026b0:	4313      	orrs	r3, r2
 80026b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026b4:	f7ff f9cc 	bl	8001a50 <HAL_GetTick>
 80026b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026ba:	e00a      	b.n	80026d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026bc:	f7ff f9c8 	bl	8001a50 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e04f      	b.n	8002772 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026d2:	4b2b      	ldr	r3, [pc, #172]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	f003 020c 	and.w	r2, r3, #12
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d1eb      	bne.n	80026bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026e4:	4b25      	ldr	r3, [pc, #148]	@ (800277c <HAL_RCC_ClockConfig+0x1b8>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 0307 	and.w	r3, r3, #7
 80026ec:	683a      	ldr	r2, [r7, #0]
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d20c      	bcs.n	800270c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026f2:	4b22      	ldr	r3, [pc, #136]	@ (800277c <HAL_RCC_ClockConfig+0x1b8>)
 80026f4:	683a      	ldr	r2, [r7, #0]
 80026f6:	b2d2      	uxtb	r2, r2
 80026f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026fa:	4b20      	ldr	r3, [pc, #128]	@ (800277c <HAL_RCC_ClockConfig+0x1b8>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 0307 	and.w	r3, r3, #7
 8002702:	683a      	ldr	r2, [r7, #0]
 8002704:	429a      	cmp	r2, r3
 8002706:	d001      	beq.n	800270c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e032      	b.n	8002772 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0304 	and.w	r3, r3, #4
 8002714:	2b00      	cmp	r3, #0
 8002716:	d008      	beq.n	800272a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002718:	4b19      	ldr	r3, [pc, #100]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	4916      	ldr	r1, [pc, #88]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 8002726:	4313      	orrs	r3, r2
 8002728:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0308 	and.w	r3, r3, #8
 8002732:	2b00      	cmp	r3, #0
 8002734:	d009      	beq.n	800274a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002736:	4b12      	ldr	r3, [pc, #72]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	691b      	ldr	r3, [r3, #16]
 8002742:	00db      	lsls	r3, r3, #3
 8002744:	490e      	ldr	r1, [pc, #56]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 8002746:	4313      	orrs	r3, r2
 8002748:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800274a:	f000 f821 	bl	8002790 <HAL_RCC_GetSysClockFreq>
 800274e:	4602      	mov	r2, r0
 8002750:	4b0b      	ldr	r3, [pc, #44]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	091b      	lsrs	r3, r3, #4
 8002756:	f003 030f 	and.w	r3, r3, #15
 800275a:	490a      	ldr	r1, [pc, #40]	@ (8002784 <HAL_RCC_ClockConfig+0x1c0>)
 800275c:	5ccb      	ldrb	r3, [r1, r3]
 800275e:	fa22 f303 	lsr.w	r3, r2, r3
 8002762:	4a09      	ldr	r2, [pc, #36]	@ (8002788 <HAL_RCC_ClockConfig+0x1c4>)
 8002764:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002766:	4b09      	ldr	r3, [pc, #36]	@ (800278c <HAL_RCC_ClockConfig+0x1c8>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4618      	mov	r0, r3
 800276c:	f7fe ff96 	bl	800169c <HAL_InitTick>

  return HAL_OK;
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	3710      	adds	r7, #16
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	40023c00 	.word	0x40023c00
 8002780:	40023800 	.word	0x40023800
 8002784:	0800890c 	.word	0x0800890c
 8002788:	20000008 	.word	0x20000008
 800278c:	2000000c 	.word	0x2000000c

08002790 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002790:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002794:	b094      	sub	sp, #80	@ 0x50
 8002796:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002798:	2300      	movs	r3, #0
 800279a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800279c:	2300      	movs	r3, #0
 800279e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80027a0:	2300      	movs	r3, #0
 80027a2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80027a4:	2300      	movs	r3, #0
 80027a6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80027a8:	4b79      	ldr	r3, [pc, #484]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x200>)
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f003 030c 	and.w	r3, r3, #12
 80027b0:	2b08      	cmp	r3, #8
 80027b2:	d00d      	beq.n	80027d0 <HAL_RCC_GetSysClockFreq+0x40>
 80027b4:	2b08      	cmp	r3, #8
 80027b6:	f200 80e1 	bhi.w	800297c <HAL_RCC_GetSysClockFreq+0x1ec>
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d002      	beq.n	80027c4 <HAL_RCC_GetSysClockFreq+0x34>
 80027be:	2b04      	cmp	r3, #4
 80027c0:	d003      	beq.n	80027ca <HAL_RCC_GetSysClockFreq+0x3a>
 80027c2:	e0db      	b.n	800297c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80027c4:	4b73      	ldr	r3, [pc, #460]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x204>)
 80027c6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80027c8:	e0db      	b.n	8002982 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80027ca:	4b73      	ldr	r3, [pc, #460]	@ (8002998 <HAL_RCC_GetSysClockFreq+0x208>)
 80027cc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80027ce:	e0d8      	b.n	8002982 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027d0:	4b6f      	ldr	r3, [pc, #444]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x200>)
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80027d8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80027da:	4b6d      	ldr	r3, [pc, #436]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x200>)
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d063      	beq.n	80028ae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027e6:	4b6a      	ldr	r3, [pc, #424]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x200>)
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	099b      	lsrs	r3, r3, #6
 80027ec:	2200      	movs	r2, #0
 80027ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 80027f0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80027f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80027fa:	2300      	movs	r3, #0
 80027fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80027fe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002802:	4622      	mov	r2, r4
 8002804:	462b      	mov	r3, r5
 8002806:	f04f 0000 	mov.w	r0, #0
 800280a:	f04f 0100 	mov.w	r1, #0
 800280e:	0159      	lsls	r1, r3, #5
 8002810:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002814:	0150      	lsls	r0, r2, #5
 8002816:	4602      	mov	r2, r0
 8002818:	460b      	mov	r3, r1
 800281a:	4621      	mov	r1, r4
 800281c:	1a51      	subs	r1, r2, r1
 800281e:	6139      	str	r1, [r7, #16]
 8002820:	4629      	mov	r1, r5
 8002822:	eb63 0301 	sbc.w	r3, r3, r1
 8002826:	617b      	str	r3, [r7, #20]
 8002828:	f04f 0200 	mov.w	r2, #0
 800282c:	f04f 0300 	mov.w	r3, #0
 8002830:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002834:	4659      	mov	r1, fp
 8002836:	018b      	lsls	r3, r1, #6
 8002838:	4651      	mov	r1, sl
 800283a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800283e:	4651      	mov	r1, sl
 8002840:	018a      	lsls	r2, r1, #6
 8002842:	4651      	mov	r1, sl
 8002844:	ebb2 0801 	subs.w	r8, r2, r1
 8002848:	4659      	mov	r1, fp
 800284a:	eb63 0901 	sbc.w	r9, r3, r1
 800284e:	f04f 0200 	mov.w	r2, #0
 8002852:	f04f 0300 	mov.w	r3, #0
 8002856:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800285a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800285e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002862:	4690      	mov	r8, r2
 8002864:	4699      	mov	r9, r3
 8002866:	4623      	mov	r3, r4
 8002868:	eb18 0303 	adds.w	r3, r8, r3
 800286c:	60bb      	str	r3, [r7, #8]
 800286e:	462b      	mov	r3, r5
 8002870:	eb49 0303 	adc.w	r3, r9, r3
 8002874:	60fb      	str	r3, [r7, #12]
 8002876:	f04f 0200 	mov.w	r2, #0
 800287a:	f04f 0300 	mov.w	r3, #0
 800287e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002882:	4629      	mov	r1, r5
 8002884:	024b      	lsls	r3, r1, #9
 8002886:	4621      	mov	r1, r4
 8002888:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800288c:	4621      	mov	r1, r4
 800288e:	024a      	lsls	r2, r1, #9
 8002890:	4610      	mov	r0, r2
 8002892:	4619      	mov	r1, r3
 8002894:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002896:	2200      	movs	r2, #0
 8002898:	62bb      	str	r3, [r7, #40]	@ 0x28
 800289a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800289c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80028a0:	f7fd fcf6 	bl	8000290 <__aeabi_uldivmod>
 80028a4:	4602      	mov	r2, r0
 80028a6:	460b      	mov	r3, r1
 80028a8:	4613      	mov	r3, r2
 80028aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80028ac:	e058      	b.n	8002960 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028ae:	4b38      	ldr	r3, [pc, #224]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x200>)
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	099b      	lsrs	r3, r3, #6
 80028b4:	2200      	movs	r2, #0
 80028b6:	4618      	mov	r0, r3
 80028b8:	4611      	mov	r1, r2
 80028ba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80028be:	623b      	str	r3, [r7, #32]
 80028c0:	2300      	movs	r3, #0
 80028c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80028c4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80028c8:	4642      	mov	r2, r8
 80028ca:	464b      	mov	r3, r9
 80028cc:	f04f 0000 	mov.w	r0, #0
 80028d0:	f04f 0100 	mov.w	r1, #0
 80028d4:	0159      	lsls	r1, r3, #5
 80028d6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028da:	0150      	lsls	r0, r2, #5
 80028dc:	4602      	mov	r2, r0
 80028de:	460b      	mov	r3, r1
 80028e0:	4641      	mov	r1, r8
 80028e2:	ebb2 0a01 	subs.w	sl, r2, r1
 80028e6:	4649      	mov	r1, r9
 80028e8:	eb63 0b01 	sbc.w	fp, r3, r1
 80028ec:	f04f 0200 	mov.w	r2, #0
 80028f0:	f04f 0300 	mov.w	r3, #0
 80028f4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80028f8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80028fc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002900:	ebb2 040a 	subs.w	r4, r2, sl
 8002904:	eb63 050b 	sbc.w	r5, r3, fp
 8002908:	f04f 0200 	mov.w	r2, #0
 800290c:	f04f 0300 	mov.w	r3, #0
 8002910:	00eb      	lsls	r3, r5, #3
 8002912:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002916:	00e2      	lsls	r2, r4, #3
 8002918:	4614      	mov	r4, r2
 800291a:	461d      	mov	r5, r3
 800291c:	4643      	mov	r3, r8
 800291e:	18e3      	adds	r3, r4, r3
 8002920:	603b      	str	r3, [r7, #0]
 8002922:	464b      	mov	r3, r9
 8002924:	eb45 0303 	adc.w	r3, r5, r3
 8002928:	607b      	str	r3, [r7, #4]
 800292a:	f04f 0200 	mov.w	r2, #0
 800292e:	f04f 0300 	mov.w	r3, #0
 8002932:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002936:	4629      	mov	r1, r5
 8002938:	028b      	lsls	r3, r1, #10
 800293a:	4621      	mov	r1, r4
 800293c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002940:	4621      	mov	r1, r4
 8002942:	028a      	lsls	r2, r1, #10
 8002944:	4610      	mov	r0, r2
 8002946:	4619      	mov	r1, r3
 8002948:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800294a:	2200      	movs	r2, #0
 800294c:	61bb      	str	r3, [r7, #24]
 800294e:	61fa      	str	r2, [r7, #28]
 8002950:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002954:	f7fd fc9c 	bl	8000290 <__aeabi_uldivmod>
 8002958:	4602      	mov	r2, r0
 800295a:	460b      	mov	r3, r1
 800295c:	4613      	mov	r3, r2
 800295e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002960:	4b0b      	ldr	r3, [pc, #44]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x200>)
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	0c1b      	lsrs	r3, r3, #16
 8002966:	f003 0303 	and.w	r3, r3, #3
 800296a:	3301      	adds	r3, #1
 800296c:	005b      	lsls	r3, r3, #1
 800296e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002970:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002972:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002974:	fbb2 f3f3 	udiv	r3, r2, r3
 8002978:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800297a:	e002      	b.n	8002982 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800297c:	4b05      	ldr	r3, [pc, #20]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x204>)
 800297e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002980:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002982:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002984:	4618      	mov	r0, r3
 8002986:	3750      	adds	r7, #80	@ 0x50
 8002988:	46bd      	mov	sp, r7
 800298a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800298e:	bf00      	nop
 8002990:	40023800 	.word	0x40023800
 8002994:	00f42400 	.word	0x00f42400
 8002998:	007a1200 	.word	0x007a1200

0800299c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029a0:	4b03      	ldr	r3, [pc, #12]	@ (80029b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80029a2:	681b      	ldr	r3, [r3, #0]
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop
 80029b0:	20000008 	.word	0x20000008

080029b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029b8:	f7ff fff0 	bl	800299c <HAL_RCC_GetHCLKFreq>
 80029bc:	4602      	mov	r2, r0
 80029be:	4b05      	ldr	r3, [pc, #20]	@ (80029d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	0a9b      	lsrs	r3, r3, #10
 80029c4:	f003 0307 	and.w	r3, r3, #7
 80029c8:	4903      	ldr	r1, [pc, #12]	@ (80029d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029ca:	5ccb      	ldrb	r3, [r1, r3]
 80029cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	40023800 	.word	0x40023800
 80029d8:	0800891c 	.word	0x0800891c

080029dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029e0:	f7ff ffdc 	bl	800299c <HAL_RCC_GetHCLKFreq>
 80029e4:	4602      	mov	r2, r0
 80029e6:	4b05      	ldr	r3, [pc, #20]	@ (80029fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	0b5b      	lsrs	r3, r3, #13
 80029ec:	f003 0307 	and.w	r3, r3, #7
 80029f0:	4903      	ldr	r1, [pc, #12]	@ (8002a00 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029f2:	5ccb      	ldrb	r3, [r1, r3]
 80029f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	40023800 	.word	0x40023800
 8002a00:	0800891c 	.word	0x0800891c

08002a04 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	220f      	movs	r2, #15
 8002a12:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002a14:	4b12      	ldr	r3, [pc, #72]	@ (8002a60 <HAL_RCC_GetClockConfig+0x5c>)
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	f003 0203 	and.w	r2, r3, #3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002a20:	4b0f      	ldr	r3, [pc, #60]	@ (8002a60 <HAL_RCC_GetClockConfig+0x5c>)
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002a2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002a60 <HAL_RCC_GetClockConfig+0x5c>)
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002a38:	4b09      	ldr	r3, [pc, #36]	@ (8002a60 <HAL_RCC_GetClockConfig+0x5c>)
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	08db      	lsrs	r3, r3, #3
 8002a3e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002a46:	4b07      	ldr	r3, [pc, #28]	@ (8002a64 <HAL_RCC_GetClockConfig+0x60>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0207 	and.w	r2, r3, #7
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	601a      	str	r2, [r3, #0]
}
 8002a52:	bf00      	nop
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	40023800 	.word	0x40023800
 8002a64:	40023c00 	.word	0x40023c00

08002a68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d101      	bne.n	8002a7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e041      	b.n	8002afe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d106      	bne.n	8002a94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f7fe fc70 	bl	8001374 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2202      	movs	r2, #2
 8002a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	3304      	adds	r3, #4
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	4610      	mov	r0, r2
 8002aa8:	f000 fc3c 	bl	8003324 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2201      	movs	r2, #1
 8002ab0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2201      	movs	r2, #1
 8002af0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3708      	adds	r7, #8
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
	...

08002b08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b085      	sub	sp, #20
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d001      	beq.n	8002b20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e044      	b.n	8002baa <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2202      	movs	r2, #2
 8002b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	68da      	ldr	r2, [r3, #12]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f042 0201 	orr.w	r2, r2, #1
 8002b36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a1e      	ldr	r2, [pc, #120]	@ (8002bb8 <HAL_TIM_Base_Start_IT+0xb0>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d018      	beq.n	8002b74 <HAL_TIM_Base_Start_IT+0x6c>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b4a:	d013      	beq.n	8002b74 <HAL_TIM_Base_Start_IT+0x6c>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a1a      	ldr	r2, [pc, #104]	@ (8002bbc <HAL_TIM_Base_Start_IT+0xb4>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d00e      	beq.n	8002b74 <HAL_TIM_Base_Start_IT+0x6c>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a19      	ldr	r2, [pc, #100]	@ (8002bc0 <HAL_TIM_Base_Start_IT+0xb8>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d009      	beq.n	8002b74 <HAL_TIM_Base_Start_IT+0x6c>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a17      	ldr	r2, [pc, #92]	@ (8002bc4 <HAL_TIM_Base_Start_IT+0xbc>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d004      	beq.n	8002b74 <HAL_TIM_Base_Start_IT+0x6c>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a16      	ldr	r2, [pc, #88]	@ (8002bc8 <HAL_TIM_Base_Start_IT+0xc0>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d111      	bne.n	8002b98 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f003 0307 	and.w	r3, r3, #7
 8002b7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2b06      	cmp	r3, #6
 8002b84:	d010      	beq.n	8002ba8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f042 0201 	orr.w	r2, r2, #1
 8002b94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b96:	e007      	b.n	8002ba8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f042 0201 	orr.w	r2, r2, #1
 8002ba6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3714      	adds	r7, #20
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	40010000 	.word	0x40010000
 8002bbc:	40000400 	.word	0x40000400
 8002bc0:	40000800 	.word	0x40000800
 8002bc4:	40000c00 	.word	0x40000c00
 8002bc8:	40014000 	.word	0x40014000

08002bcc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d101      	bne.n	8002bde <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e041      	b.n	8002c62 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d106      	bne.n	8002bf8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f000 f839 	bl	8002c6a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2202      	movs	r2, #2
 8002bfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	3304      	adds	r3, #4
 8002c08:	4619      	mov	r1, r3
 8002c0a:	4610      	mov	r0, r2
 8002c0c:	f000 fb8a 	bl	8003324 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2201      	movs	r2, #1
 8002c34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2201      	movs	r2, #1
 8002c44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2201      	movs	r2, #1
 8002c54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002c60:	2300      	movs	r3, #0
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3708      	adds	r7, #8
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}

08002c6a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002c72:	bf00      	nop
 8002c74:	370c      	adds	r7, #12
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr
	...

08002c80 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b084      	sub	sp, #16
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d109      	bne.n	8002ca4 <HAL_TIM_PWM_Start+0x24>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	bf14      	ite	ne
 8002c9c:	2301      	movne	r3, #1
 8002c9e:	2300      	moveq	r3, #0
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	e022      	b.n	8002cea <HAL_TIM_PWM_Start+0x6a>
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	2b04      	cmp	r3, #4
 8002ca8:	d109      	bne.n	8002cbe <HAL_TIM_PWM_Start+0x3e>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	bf14      	ite	ne
 8002cb6:	2301      	movne	r3, #1
 8002cb8:	2300      	moveq	r3, #0
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	e015      	b.n	8002cea <HAL_TIM_PWM_Start+0x6a>
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	2b08      	cmp	r3, #8
 8002cc2:	d109      	bne.n	8002cd8 <HAL_TIM_PWM_Start+0x58>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	bf14      	ite	ne
 8002cd0:	2301      	movne	r3, #1
 8002cd2:	2300      	moveq	r3, #0
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	e008      	b.n	8002cea <HAL_TIM_PWM_Start+0x6a>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	bf14      	ite	ne
 8002ce4:	2301      	movne	r3, #1
 8002ce6:	2300      	moveq	r3, #0
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e068      	b.n	8002dc4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d104      	bne.n	8002d02 <HAL_TIM_PWM_Start+0x82>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2202      	movs	r2, #2
 8002cfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d00:	e013      	b.n	8002d2a <HAL_TIM_PWM_Start+0xaa>
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	2b04      	cmp	r3, #4
 8002d06:	d104      	bne.n	8002d12 <HAL_TIM_PWM_Start+0x92>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2202      	movs	r2, #2
 8002d0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d10:	e00b      	b.n	8002d2a <HAL_TIM_PWM_Start+0xaa>
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	2b08      	cmp	r3, #8
 8002d16:	d104      	bne.n	8002d22 <HAL_TIM_PWM_Start+0xa2>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2202      	movs	r2, #2
 8002d1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d20:	e003      	b.n	8002d2a <HAL_TIM_PWM_Start+0xaa>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2202      	movs	r2, #2
 8002d26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	6839      	ldr	r1, [r7, #0]
 8002d32:	4618      	mov	r0, r3
 8002d34:	f000 fda2 	bl	800387c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a23      	ldr	r2, [pc, #140]	@ (8002dcc <HAL_TIM_PWM_Start+0x14c>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d107      	bne.n	8002d52 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d50:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a1d      	ldr	r2, [pc, #116]	@ (8002dcc <HAL_TIM_PWM_Start+0x14c>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d018      	beq.n	8002d8e <HAL_TIM_PWM_Start+0x10e>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d64:	d013      	beq.n	8002d8e <HAL_TIM_PWM_Start+0x10e>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a19      	ldr	r2, [pc, #100]	@ (8002dd0 <HAL_TIM_PWM_Start+0x150>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d00e      	beq.n	8002d8e <HAL_TIM_PWM_Start+0x10e>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a17      	ldr	r2, [pc, #92]	@ (8002dd4 <HAL_TIM_PWM_Start+0x154>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d009      	beq.n	8002d8e <HAL_TIM_PWM_Start+0x10e>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a16      	ldr	r2, [pc, #88]	@ (8002dd8 <HAL_TIM_PWM_Start+0x158>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d004      	beq.n	8002d8e <HAL_TIM_PWM_Start+0x10e>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a14      	ldr	r2, [pc, #80]	@ (8002ddc <HAL_TIM_PWM_Start+0x15c>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d111      	bne.n	8002db2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	f003 0307 	and.w	r3, r3, #7
 8002d98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2b06      	cmp	r3, #6
 8002d9e:	d010      	beq.n	8002dc2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f042 0201 	orr.w	r2, r2, #1
 8002dae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002db0:	e007      	b.n	8002dc2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f042 0201 	orr.w	r2, r2, #1
 8002dc0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002dc2:	2300      	movs	r3, #0
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	3710      	adds	r7, #16
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	40010000 	.word	0x40010000
 8002dd0:	40000400 	.word	0x40000400
 8002dd4:	40000800 	.word	0x40000800
 8002dd8:	40000c00 	.word	0x40000c00
 8002ddc:	40014000 	.word	0x40014000

08002de0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	68db      	ldr	r3, [r3, #12]
 8002dee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	691b      	ldr	r3, [r3, #16]
 8002df6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d020      	beq.n	8002e44 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	f003 0302 	and.w	r3, r3, #2
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d01b      	beq.n	8002e44 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f06f 0202 	mvn.w	r2, #2
 8002e14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2201      	movs	r2, #1
 8002e1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	699b      	ldr	r3, [r3, #24]
 8002e22:	f003 0303 	and.w	r3, r3, #3
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d003      	beq.n	8002e32 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f000 fa5b 	bl	80032e6 <HAL_TIM_IC_CaptureCallback>
 8002e30:	e005      	b.n	8002e3e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	f000 fa4d 	bl	80032d2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f000 fa5e 	bl	80032fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2200      	movs	r2, #0
 8002e42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	f003 0304 	and.w	r3, r3, #4
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d020      	beq.n	8002e90 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	f003 0304 	and.w	r3, r3, #4
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d01b      	beq.n	8002e90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f06f 0204 	mvn.w	r2, #4
 8002e60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2202      	movs	r2, #2
 8002e66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	699b      	ldr	r3, [r3, #24]
 8002e6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d003      	beq.n	8002e7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f000 fa35 	bl	80032e6 <HAL_TIM_IC_CaptureCallback>
 8002e7c:	e005      	b.n	8002e8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f000 fa27 	bl	80032d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	f000 fa38 	bl	80032fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	f003 0308 	and.w	r3, r3, #8
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d020      	beq.n	8002edc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	f003 0308 	and.w	r3, r3, #8
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d01b      	beq.n	8002edc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f06f 0208 	mvn.w	r2, #8
 8002eac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2204      	movs	r2, #4
 8002eb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	69db      	ldr	r3, [r3, #28]
 8002eba:	f003 0303 	and.w	r3, r3, #3
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d003      	beq.n	8002eca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	f000 fa0f 	bl	80032e6 <HAL_TIM_IC_CaptureCallback>
 8002ec8:	e005      	b.n	8002ed6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f000 fa01 	bl	80032d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	f000 fa12 	bl	80032fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	f003 0310 	and.w	r3, r3, #16
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d020      	beq.n	8002f28 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	f003 0310 	and.w	r3, r3, #16
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d01b      	beq.n	8002f28 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f06f 0210 	mvn.w	r2, #16
 8002ef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2208      	movs	r2, #8
 8002efe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	69db      	ldr	r3, [r3, #28]
 8002f06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d003      	beq.n	8002f16 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f000 f9e9 	bl	80032e6 <HAL_TIM_IC_CaptureCallback>
 8002f14:	e005      	b.n	8002f22 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f16:	6878      	ldr	r0, [r7, #4]
 8002f18:	f000 f9db 	bl	80032d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f000 f9ec 	bl	80032fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d00c      	beq.n	8002f4c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f003 0301 	and.w	r3, r3, #1
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d007      	beq.n	8002f4c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f06f 0201 	mvn.w	r2, #1
 8002f44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f7fe f9d0 	bl	80012ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d00c      	beq.n	8002f70 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d007      	beq.n	8002f70 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f000 fd24 	bl	80039b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d00c      	beq.n	8002f94 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d007      	beq.n	8002f94 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002f8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f000 f9bd 	bl	800330e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	f003 0320 	and.w	r3, r3, #32
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d00c      	beq.n	8002fb8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	f003 0320 	and.w	r3, r3, #32
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d007      	beq.n	8002fb8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f06f 0220 	mvn.w	r2, #32
 8002fb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f000 fcf6 	bl	80039a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002fb8:	bf00      	nop
 8002fba:	3710      	adds	r7, #16
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	60f8      	str	r0, [r7, #12]
 8002fc8:	60b9      	str	r1, [r7, #8]
 8002fca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d101      	bne.n	8002fde <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002fda:	2302      	movs	r3, #2
 8002fdc:	e0ae      	b.n	800313c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2b0c      	cmp	r3, #12
 8002fea:	f200 809f 	bhi.w	800312c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002fee:	a201      	add	r2, pc, #4	@ (adr r2, 8002ff4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ff4:	08003029 	.word	0x08003029
 8002ff8:	0800312d 	.word	0x0800312d
 8002ffc:	0800312d 	.word	0x0800312d
 8003000:	0800312d 	.word	0x0800312d
 8003004:	08003069 	.word	0x08003069
 8003008:	0800312d 	.word	0x0800312d
 800300c:	0800312d 	.word	0x0800312d
 8003010:	0800312d 	.word	0x0800312d
 8003014:	080030ab 	.word	0x080030ab
 8003018:	0800312d 	.word	0x0800312d
 800301c:	0800312d 	.word	0x0800312d
 8003020:	0800312d 	.word	0x0800312d
 8003024:	080030eb 	.word	0x080030eb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	68b9      	ldr	r1, [r7, #8]
 800302e:	4618      	mov	r0, r3
 8003030:	f000 f9fe 	bl	8003430 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	699a      	ldr	r2, [r3, #24]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f042 0208 	orr.w	r2, r2, #8
 8003042:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	699a      	ldr	r2, [r3, #24]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f022 0204 	bic.w	r2, r2, #4
 8003052:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	6999      	ldr	r1, [r3, #24]
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	691a      	ldr	r2, [r3, #16]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	430a      	orrs	r2, r1
 8003064:	619a      	str	r2, [r3, #24]
      break;
 8003066:	e064      	b.n	8003132 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68b9      	ldr	r1, [r7, #8]
 800306e:	4618      	mov	r0, r3
 8003070:	f000 fa44 	bl	80034fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	699a      	ldr	r2, [r3, #24]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003082:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	699a      	ldr	r2, [r3, #24]
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003092:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	6999      	ldr	r1, [r3, #24]
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	691b      	ldr	r3, [r3, #16]
 800309e:	021a      	lsls	r2, r3, #8
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	430a      	orrs	r2, r1
 80030a6:	619a      	str	r2, [r3, #24]
      break;
 80030a8:	e043      	b.n	8003132 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	68b9      	ldr	r1, [r7, #8]
 80030b0:	4618      	mov	r0, r3
 80030b2:	f000 fa8f 	bl	80035d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	69da      	ldr	r2, [r3, #28]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f042 0208 	orr.w	r2, r2, #8
 80030c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	69da      	ldr	r2, [r3, #28]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f022 0204 	bic.w	r2, r2, #4
 80030d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	69d9      	ldr	r1, [r3, #28]
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	691a      	ldr	r2, [r3, #16]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	430a      	orrs	r2, r1
 80030e6:	61da      	str	r2, [r3, #28]
      break;
 80030e8:	e023      	b.n	8003132 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	68b9      	ldr	r1, [r7, #8]
 80030f0:	4618      	mov	r0, r3
 80030f2:	f000 fad9 	bl	80036a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	69da      	ldr	r2, [r3, #28]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003104:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	69da      	ldr	r2, [r3, #28]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003114:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	69d9      	ldr	r1, [r3, #28]
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	691b      	ldr	r3, [r3, #16]
 8003120:	021a      	lsls	r2, r3, #8
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	430a      	orrs	r2, r1
 8003128:	61da      	str	r2, [r3, #28]
      break;
 800312a:	e002      	b.n	8003132 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	75fb      	strb	r3, [r7, #23]
      break;
 8003130:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2200      	movs	r2, #0
 8003136:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800313a:	7dfb      	ldrb	r3, [r7, #23]
}
 800313c:	4618      	mov	r0, r3
 800313e:	3718      	adds	r7, #24
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800314e:	2300      	movs	r3, #0
 8003150:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003158:	2b01      	cmp	r3, #1
 800315a:	d101      	bne.n	8003160 <HAL_TIM_ConfigClockSource+0x1c>
 800315c:	2302      	movs	r3, #2
 800315e:	e0b4      	b.n	80032ca <HAL_TIM_ConfigClockSource+0x186>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2201      	movs	r2, #1
 8003164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2202      	movs	r2, #2
 800316c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800317e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003186:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	68ba      	ldr	r2, [r7, #8]
 800318e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003198:	d03e      	beq.n	8003218 <HAL_TIM_ConfigClockSource+0xd4>
 800319a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800319e:	f200 8087 	bhi.w	80032b0 <HAL_TIM_ConfigClockSource+0x16c>
 80031a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031a6:	f000 8086 	beq.w	80032b6 <HAL_TIM_ConfigClockSource+0x172>
 80031aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031ae:	d87f      	bhi.n	80032b0 <HAL_TIM_ConfigClockSource+0x16c>
 80031b0:	2b70      	cmp	r3, #112	@ 0x70
 80031b2:	d01a      	beq.n	80031ea <HAL_TIM_ConfigClockSource+0xa6>
 80031b4:	2b70      	cmp	r3, #112	@ 0x70
 80031b6:	d87b      	bhi.n	80032b0 <HAL_TIM_ConfigClockSource+0x16c>
 80031b8:	2b60      	cmp	r3, #96	@ 0x60
 80031ba:	d050      	beq.n	800325e <HAL_TIM_ConfigClockSource+0x11a>
 80031bc:	2b60      	cmp	r3, #96	@ 0x60
 80031be:	d877      	bhi.n	80032b0 <HAL_TIM_ConfigClockSource+0x16c>
 80031c0:	2b50      	cmp	r3, #80	@ 0x50
 80031c2:	d03c      	beq.n	800323e <HAL_TIM_ConfigClockSource+0xfa>
 80031c4:	2b50      	cmp	r3, #80	@ 0x50
 80031c6:	d873      	bhi.n	80032b0 <HAL_TIM_ConfigClockSource+0x16c>
 80031c8:	2b40      	cmp	r3, #64	@ 0x40
 80031ca:	d058      	beq.n	800327e <HAL_TIM_ConfigClockSource+0x13a>
 80031cc:	2b40      	cmp	r3, #64	@ 0x40
 80031ce:	d86f      	bhi.n	80032b0 <HAL_TIM_ConfigClockSource+0x16c>
 80031d0:	2b30      	cmp	r3, #48	@ 0x30
 80031d2:	d064      	beq.n	800329e <HAL_TIM_ConfigClockSource+0x15a>
 80031d4:	2b30      	cmp	r3, #48	@ 0x30
 80031d6:	d86b      	bhi.n	80032b0 <HAL_TIM_ConfigClockSource+0x16c>
 80031d8:	2b20      	cmp	r3, #32
 80031da:	d060      	beq.n	800329e <HAL_TIM_ConfigClockSource+0x15a>
 80031dc:	2b20      	cmp	r3, #32
 80031de:	d867      	bhi.n	80032b0 <HAL_TIM_ConfigClockSource+0x16c>
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d05c      	beq.n	800329e <HAL_TIM_ConfigClockSource+0x15a>
 80031e4:	2b10      	cmp	r3, #16
 80031e6:	d05a      	beq.n	800329e <HAL_TIM_ConfigClockSource+0x15a>
 80031e8:	e062      	b.n	80032b0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80031fa:	f000 fb1f 	bl	800383c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800320c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	68ba      	ldr	r2, [r7, #8]
 8003214:	609a      	str	r2, [r3, #8]
      break;
 8003216:	e04f      	b.n	80032b8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003228:	f000 fb08 	bl	800383c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	689a      	ldr	r2, [r3, #8]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800323a:	609a      	str	r2, [r3, #8]
      break;
 800323c:	e03c      	b.n	80032b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800324a:	461a      	mov	r2, r3
 800324c:	f000 fa7c 	bl	8003748 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	2150      	movs	r1, #80	@ 0x50
 8003256:	4618      	mov	r0, r3
 8003258:	f000 fad5 	bl	8003806 <TIM_ITRx_SetConfig>
      break;
 800325c:	e02c      	b.n	80032b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800326a:	461a      	mov	r2, r3
 800326c:	f000 fa9b 	bl	80037a6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	2160      	movs	r1, #96	@ 0x60
 8003276:	4618      	mov	r0, r3
 8003278:	f000 fac5 	bl	8003806 <TIM_ITRx_SetConfig>
      break;
 800327c:	e01c      	b.n	80032b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800328a:	461a      	mov	r2, r3
 800328c:	f000 fa5c 	bl	8003748 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2140      	movs	r1, #64	@ 0x40
 8003296:	4618      	mov	r0, r3
 8003298:	f000 fab5 	bl	8003806 <TIM_ITRx_SetConfig>
      break;
 800329c:	e00c      	b.n	80032b8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4619      	mov	r1, r3
 80032a8:	4610      	mov	r0, r2
 80032aa:	f000 faac 	bl	8003806 <TIM_ITRx_SetConfig>
      break;
 80032ae:	e003      	b.n	80032b8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	73fb      	strb	r3, [r7, #15]
      break;
 80032b4:	e000      	b.n	80032b8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80032b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80032c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3710      	adds	r7, #16
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}

080032d2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032d2:	b480      	push	{r7}
 80032d4:	b083      	sub	sp, #12
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80032da:	bf00      	nop
 80032dc:	370c      	adds	r7, #12
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr

080032e6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80032e6:	b480      	push	{r7}
 80032e8:	b083      	sub	sp, #12
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80032ee:	bf00      	nop
 80032f0:	370c      	adds	r7, #12
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr

080032fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80032fa:	b480      	push	{r7}
 80032fc:	b083      	sub	sp, #12
 80032fe:	af00      	add	r7, sp, #0
 8003300:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003302:	bf00      	nop
 8003304:	370c      	adds	r7, #12
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr

0800330e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800330e:	b480      	push	{r7}
 8003310:	b083      	sub	sp, #12
 8003312:	af00      	add	r7, sp, #0
 8003314:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003316:	bf00      	nop
 8003318:	370c      	adds	r7, #12
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
	...

08003324 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003324:	b480      	push	{r7}
 8003326:	b085      	sub	sp, #20
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	4a37      	ldr	r2, [pc, #220]	@ (8003414 <TIM_Base_SetConfig+0xf0>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d00f      	beq.n	800335c <TIM_Base_SetConfig+0x38>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003342:	d00b      	beq.n	800335c <TIM_Base_SetConfig+0x38>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	4a34      	ldr	r2, [pc, #208]	@ (8003418 <TIM_Base_SetConfig+0xf4>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d007      	beq.n	800335c <TIM_Base_SetConfig+0x38>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	4a33      	ldr	r2, [pc, #204]	@ (800341c <TIM_Base_SetConfig+0xf8>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d003      	beq.n	800335c <TIM_Base_SetConfig+0x38>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	4a32      	ldr	r2, [pc, #200]	@ (8003420 <TIM_Base_SetConfig+0xfc>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d108      	bne.n	800336e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003362:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	68fa      	ldr	r2, [r7, #12]
 800336a:	4313      	orrs	r3, r2
 800336c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	4a28      	ldr	r2, [pc, #160]	@ (8003414 <TIM_Base_SetConfig+0xf0>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d01b      	beq.n	80033ae <TIM_Base_SetConfig+0x8a>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800337c:	d017      	beq.n	80033ae <TIM_Base_SetConfig+0x8a>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a25      	ldr	r2, [pc, #148]	@ (8003418 <TIM_Base_SetConfig+0xf4>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d013      	beq.n	80033ae <TIM_Base_SetConfig+0x8a>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a24      	ldr	r2, [pc, #144]	@ (800341c <TIM_Base_SetConfig+0xf8>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d00f      	beq.n	80033ae <TIM_Base_SetConfig+0x8a>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	4a23      	ldr	r2, [pc, #140]	@ (8003420 <TIM_Base_SetConfig+0xfc>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d00b      	beq.n	80033ae <TIM_Base_SetConfig+0x8a>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a22      	ldr	r2, [pc, #136]	@ (8003424 <TIM_Base_SetConfig+0x100>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d007      	beq.n	80033ae <TIM_Base_SetConfig+0x8a>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a21      	ldr	r2, [pc, #132]	@ (8003428 <TIM_Base_SetConfig+0x104>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d003      	beq.n	80033ae <TIM_Base_SetConfig+0x8a>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a20      	ldr	r2, [pc, #128]	@ (800342c <TIM_Base_SetConfig+0x108>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d108      	bne.n	80033c0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	68db      	ldr	r3, [r3, #12]
 80033ba:	68fa      	ldr	r2, [r7, #12]
 80033bc:	4313      	orrs	r3, r2
 80033be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	695b      	ldr	r3, [r3, #20]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	689a      	ldr	r2, [r3, #8]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a0c      	ldr	r2, [pc, #48]	@ (8003414 <TIM_Base_SetConfig+0xf0>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d103      	bne.n	80033ee <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	691a      	ldr	r2, [r3, #16]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f043 0204 	orr.w	r2, r3, #4
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2201      	movs	r2, #1
 80033fe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	68fa      	ldr	r2, [r7, #12]
 8003404:	601a      	str	r2, [r3, #0]
}
 8003406:	bf00      	nop
 8003408:	3714      	adds	r7, #20
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	40010000 	.word	0x40010000
 8003418:	40000400 	.word	0x40000400
 800341c:	40000800 	.word	0x40000800
 8003420:	40000c00 	.word	0x40000c00
 8003424:	40014000 	.word	0x40014000
 8003428:	40014400 	.word	0x40014400
 800342c:	40014800 	.word	0x40014800

08003430 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003430:	b480      	push	{r7}
 8003432:	b087      	sub	sp, #28
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a1b      	ldr	r3, [r3, #32]
 800343e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6a1b      	ldr	r3, [r3, #32]
 8003444:	f023 0201 	bic.w	r2, r3, #1
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	699b      	ldr	r3, [r3, #24]
 8003456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800345e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f023 0303 	bic.w	r3, r3, #3
 8003466:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	68fa      	ldr	r2, [r7, #12]
 800346e:	4313      	orrs	r3, r2
 8003470:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	f023 0302 	bic.w	r3, r3, #2
 8003478:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	697a      	ldr	r2, [r7, #20]
 8003480:	4313      	orrs	r3, r2
 8003482:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	4a1c      	ldr	r2, [pc, #112]	@ (80034f8 <TIM_OC1_SetConfig+0xc8>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d10c      	bne.n	80034a6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	f023 0308 	bic.w	r3, r3, #8
 8003492:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	697a      	ldr	r2, [r7, #20]
 800349a:	4313      	orrs	r3, r2
 800349c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	f023 0304 	bic.w	r3, r3, #4
 80034a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a13      	ldr	r2, [pc, #76]	@ (80034f8 <TIM_OC1_SetConfig+0xc8>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d111      	bne.n	80034d2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80034b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80034bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	695b      	ldr	r3, [r3, #20]
 80034c2:	693a      	ldr	r2, [r7, #16]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	699b      	ldr	r3, [r3, #24]
 80034cc:	693a      	ldr	r2, [r7, #16]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	693a      	ldr	r2, [r7, #16]
 80034d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	68fa      	ldr	r2, [r7, #12]
 80034dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	685a      	ldr	r2, [r3, #4]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	621a      	str	r2, [r3, #32]
}
 80034ec:	bf00      	nop
 80034ee:	371c      	adds	r7, #28
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr
 80034f8:	40010000 	.word	0x40010000

080034fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b087      	sub	sp, #28
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6a1b      	ldr	r3, [r3, #32]
 800350a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a1b      	ldr	r3, [r3, #32]
 8003510:	f023 0210 	bic.w	r2, r3, #16
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	699b      	ldr	r3, [r3, #24]
 8003522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800352a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003532:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	021b      	lsls	r3, r3, #8
 800353a:	68fa      	ldr	r2, [r7, #12]
 800353c:	4313      	orrs	r3, r2
 800353e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	f023 0320 	bic.w	r3, r3, #32
 8003546:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	011b      	lsls	r3, r3, #4
 800354e:	697a      	ldr	r2, [r7, #20]
 8003550:	4313      	orrs	r3, r2
 8003552:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	4a1e      	ldr	r2, [pc, #120]	@ (80035d0 <TIM_OC2_SetConfig+0xd4>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d10d      	bne.n	8003578 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003562:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	011b      	lsls	r3, r3, #4
 800356a:	697a      	ldr	r2, [r7, #20]
 800356c:	4313      	orrs	r3, r2
 800356e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003576:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	4a15      	ldr	r2, [pc, #84]	@ (80035d0 <TIM_OC2_SetConfig+0xd4>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d113      	bne.n	80035a8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003586:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800358e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	695b      	ldr	r3, [r3, #20]
 8003594:	009b      	lsls	r3, r3, #2
 8003596:	693a      	ldr	r2, [r7, #16]
 8003598:	4313      	orrs	r3, r2
 800359a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	699b      	ldr	r3, [r3, #24]
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	693a      	ldr	r2, [r7, #16]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	693a      	ldr	r2, [r7, #16]
 80035ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	68fa      	ldr	r2, [r7, #12]
 80035b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	685a      	ldr	r2, [r3, #4]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	697a      	ldr	r2, [r7, #20]
 80035c0:	621a      	str	r2, [r3, #32]
}
 80035c2:	bf00      	nop
 80035c4:	371c      	adds	r7, #28
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	40010000 	.word	0x40010000

080035d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b087      	sub	sp, #28
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a1b      	ldr	r3, [r3, #32]
 80035e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6a1b      	ldr	r3, [r3, #32]
 80035e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	69db      	ldr	r3, [r3, #28]
 80035fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003602:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f023 0303 	bic.w	r3, r3, #3
 800360a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	68fa      	ldr	r2, [r7, #12]
 8003612:	4313      	orrs	r3, r2
 8003614:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800361c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	021b      	lsls	r3, r3, #8
 8003624:	697a      	ldr	r2, [r7, #20]
 8003626:	4313      	orrs	r3, r2
 8003628:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	4a1d      	ldr	r2, [pc, #116]	@ (80036a4 <TIM_OC3_SetConfig+0xd0>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d10d      	bne.n	800364e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003638:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	021b      	lsls	r3, r3, #8
 8003640:	697a      	ldr	r2, [r7, #20]
 8003642:	4313      	orrs	r3, r2
 8003644:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800364c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a14      	ldr	r2, [pc, #80]	@ (80036a4 <TIM_OC3_SetConfig+0xd0>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d113      	bne.n	800367e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800365c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003664:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	695b      	ldr	r3, [r3, #20]
 800366a:	011b      	lsls	r3, r3, #4
 800366c:	693a      	ldr	r2, [r7, #16]
 800366e:	4313      	orrs	r3, r2
 8003670:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	699b      	ldr	r3, [r3, #24]
 8003676:	011b      	lsls	r3, r3, #4
 8003678:	693a      	ldr	r2, [r7, #16]
 800367a:	4313      	orrs	r3, r2
 800367c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	693a      	ldr	r2, [r7, #16]
 8003682:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	68fa      	ldr	r2, [r7, #12]
 8003688:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	685a      	ldr	r2, [r3, #4]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	697a      	ldr	r2, [r7, #20]
 8003696:	621a      	str	r2, [r3, #32]
}
 8003698:	bf00      	nop
 800369a:	371c      	adds	r7, #28
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr
 80036a4:	40010000 	.word	0x40010000

080036a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b087      	sub	sp, #28
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a1b      	ldr	r3, [r3, #32]
 80036b6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a1b      	ldr	r3, [r3, #32]
 80036bc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	69db      	ldr	r3, [r3, #28]
 80036ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80036d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	021b      	lsls	r3, r3, #8
 80036e6:	68fa      	ldr	r2, [r7, #12]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80036f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	031b      	lsls	r3, r3, #12
 80036fa:	693a      	ldr	r2, [r7, #16]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	4a10      	ldr	r2, [pc, #64]	@ (8003744 <TIM_OC4_SetConfig+0x9c>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d109      	bne.n	800371c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800370e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	695b      	ldr	r3, [r3, #20]
 8003714:	019b      	lsls	r3, r3, #6
 8003716:	697a      	ldr	r2, [r7, #20]
 8003718:	4313      	orrs	r3, r2
 800371a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	697a      	ldr	r2, [r7, #20]
 8003720:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	68fa      	ldr	r2, [r7, #12]
 8003726:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	685a      	ldr	r2, [r3, #4]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	693a      	ldr	r2, [r7, #16]
 8003734:	621a      	str	r2, [r3, #32]
}
 8003736:	bf00      	nop
 8003738:	371c      	adds	r7, #28
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop
 8003744:	40010000 	.word	0x40010000

08003748 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003748:	b480      	push	{r7}
 800374a:	b087      	sub	sp, #28
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6a1b      	ldr	r3, [r3, #32]
 8003758:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	6a1b      	ldr	r3, [r3, #32]
 800375e:	f023 0201 	bic.w	r2, r3, #1
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	699b      	ldr	r3, [r3, #24]
 800376a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003772:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	011b      	lsls	r3, r3, #4
 8003778:	693a      	ldr	r2, [r7, #16]
 800377a:	4313      	orrs	r3, r2
 800377c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	f023 030a 	bic.w	r3, r3, #10
 8003784:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003786:	697a      	ldr	r2, [r7, #20]
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	4313      	orrs	r3, r2
 800378c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	693a      	ldr	r2, [r7, #16]
 8003792:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	697a      	ldr	r2, [r7, #20]
 8003798:	621a      	str	r2, [r3, #32]
}
 800379a:	bf00      	nop
 800379c:	371c      	adds	r7, #28
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr

080037a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80037a6:	b480      	push	{r7}
 80037a8:	b087      	sub	sp, #28
 80037aa:	af00      	add	r7, sp, #0
 80037ac:	60f8      	str	r0, [r7, #12]
 80037ae:	60b9      	str	r1, [r7, #8]
 80037b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6a1b      	ldr	r3, [r3, #32]
 80037b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6a1b      	ldr	r3, [r3, #32]
 80037bc:	f023 0210 	bic.w	r2, r3, #16
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	699b      	ldr	r3, [r3, #24]
 80037c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80037d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	031b      	lsls	r3, r3, #12
 80037d6:	693a      	ldr	r2, [r7, #16]
 80037d8:	4313      	orrs	r3, r2
 80037da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80037e2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	011b      	lsls	r3, r3, #4
 80037e8:	697a      	ldr	r2, [r7, #20]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	693a      	ldr	r2, [r7, #16]
 80037f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	697a      	ldr	r2, [r7, #20]
 80037f8:	621a      	str	r2, [r3, #32]
}
 80037fa:	bf00      	nop
 80037fc:	371c      	adds	r7, #28
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr

08003806 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003806:	b480      	push	{r7}
 8003808:	b085      	sub	sp, #20
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
 800380e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800381c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800381e:	683a      	ldr	r2, [r7, #0]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	4313      	orrs	r3, r2
 8003824:	f043 0307 	orr.w	r3, r3, #7
 8003828:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	68fa      	ldr	r2, [r7, #12]
 800382e:	609a      	str	r2, [r3, #8]
}
 8003830:	bf00      	nop
 8003832:	3714      	adds	r7, #20
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr

0800383c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800383c:	b480      	push	{r7}
 800383e:	b087      	sub	sp, #28
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	607a      	str	r2, [r7, #4]
 8003848:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003856:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	021a      	lsls	r2, r3, #8
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	431a      	orrs	r2, r3
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	4313      	orrs	r3, r2
 8003864:	697a      	ldr	r2, [r7, #20]
 8003866:	4313      	orrs	r3, r2
 8003868:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	697a      	ldr	r2, [r7, #20]
 800386e:	609a      	str	r2, [r3, #8]
}
 8003870:	bf00      	nop
 8003872:	371c      	adds	r7, #28
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr

0800387c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800387c:	b480      	push	{r7}
 800387e:	b087      	sub	sp, #28
 8003880:	af00      	add	r7, sp, #0
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	f003 031f 	and.w	r3, r3, #31
 800388e:	2201      	movs	r2, #1
 8003890:	fa02 f303 	lsl.w	r3, r2, r3
 8003894:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	6a1a      	ldr	r2, [r3, #32]
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	43db      	mvns	r3, r3
 800389e:	401a      	ands	r2, r3
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6a1a      	ldr	r2, [r3, #32]
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	f003 031f 	and.w	r3, r3, #31
 80038ae:	6879      	ldr	r1, [r7, #4]
 80038b0:	fa01 f303 	lsl.w	r3, r1, r3
 80038b4:	431a      	orrs	r2, r3
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	621a      	str	r2, [r3, #32]
}
 80038ba:	bf00      	nop
 80038bc:	371c      	adds	r7, #28
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr
	...

080038c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b085      	sub	sp, #20
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
 80038d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d101      	bne.n	80038e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80038dc:	2302      	movs	r3, #2
 80038de:	e050      	b.n	8003982 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2202      	movs	r2, #2
 80038ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003906:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	68fa      	ldr	r2, [r7, #12]
 800390e:	4313      	orrs	r3, r2
 8003910:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	68fa      	ldr	r2, [r7, #12]
 8003918:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a1c      	ldr	r2, [pc, #112]	@ (8003990 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d018      	beq.n	8003956 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800392c:	d013      	beq.n	8003956 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a18      	ldr	r2, [pc, #96]	@ (8003994 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d00e      	beq.n	8003956 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a16      	ldr	r2, [pc, #88]	@ (8003998 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d009      	beq.n	8003956 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a15      	ldr	r2, [pc, #84]	@ (800399c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d004      	beq.n	8003956 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a13      	ldr	r2, [pc, #76]	@ (80039a0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d10c      	bne.n	8003970 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800395c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	68ba      	ldr	r2, [r7, #8]
 8003964:	4313      	orrs	r3, r2
 8003966:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	68ba      	ldr	r2, [r7, #8]
 800396e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003980:	2300      	movs	r3, #0
}
 8003982:	4618      	mov	r0, r3
 8003984:	3714      	adds	r7, #20
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr
 800398e:	bf00      	nop
 8003990:	40010000 	.word	0x40010000
 8003994:	40000400 	.word	0x40000400
 8003998:	40000800 	.word	0x40000800
 800399c:	40000c00 	.word	0x40000c00
 80039a0:	40014000 	.word	0x40014000

080039a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80039ac:	bf00      	nop
 80039ae:	370c      	adds	r7, #12
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr

080039b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80039c0:	bf00      	nop
 80039c2:	370c      	adds	r7, #12
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr

080039cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b082      	sub	sp, #8
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d101      	bne.n	80039de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e042      	b.n	8003a64 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d106      	bne.n	80039f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f7fd fdce 	bl	8001594 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2224      	movs	r2, #36	@ 0x24
 80039fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	68da      	ldr	r2, [r3, #12]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003a0e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f000 fdd3 	bl	80045bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	691a      	ldr	r2, [r3, #16]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003a24:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	695a      	ldr	r2, [r3, #20]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003a34:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	68da      	ldr	r2, [r3, #12]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003a44:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2220      	movs	r2, #32
 8003a50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2220      	movs	r2, #32
 8003a58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003a62:	2300      	movs	r3, #0
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3708      	adds	r7, #8
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b08a      	sub	sp, #40	@ 0x28
 8003a70:	af02      	add	r7, sp, #8
 8003a72:	60f8      	str	r0, [r7, #12]
 8003a74:	60b9      	str	r1, [r7, #8]
 8003a76:	603b      	str	r3, [r7, #0]
 8003a78:	4613      	mov	r3, r2
 8003a7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	2b20      	cmp	r3, #32
 8003a8a:	d175      	bne.n	8003b78 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d002      	beq.n	8003a98 <HAL_UART_Transmit+0x2c>
 8003a92:	88fb      	ldrh	r3, [r7, #6]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d101      	bne.n	8003a9c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e06e      	b.n	8003b7a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2221      	movs	r2, #33	@ 0x21
 8003aa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003aaa:	f7fd ffd1 	bl	8001a50 <HAL_GetTick>
 8003aae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	88fa      	ldrh	r2, [r7, #6]
 8003ab4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	88fa      	ldrh	r2, [r7, #6]
 8003aba:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ac4:	d108      	bne.n	8003ad8 <HAL_UART_Transmit+0x6c>
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	691b      	ldr	r3, [r3, #16]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d104      	bne.n	8003ad8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	61bb      	str	r3, [r7, #24]
 8003ad6:	e003      	b.n	8003ae0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003adc:	2300      	movs	r3, #0
 8003ade:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003ae0:	e02e      	b.n	8003b40 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	9300      	str	r3, [sp, #0]
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	2180      	movs	r1, #128	@ 0x80
 8003aec:	68f8      	ldr	r0, [r7, #12]
 8003aee:	f000 fb37 	bl	8004160 <UART_WaitOnFlagUntilTimeout>
 8003af2:	4603      	mov	r3, r0
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d005      	beq.n	8003b04 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2220      	movs	r2, #32
 8003afc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003b00:	2303      	movs	r3, #3
 8003b02:	e03a      	b.n	8003b7a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003b04:	69fb      	ldr	r3, [r7, #28]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d10b      	bne.n	8003b22 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	881b      	ldrh	r3, [r3, #0]
 8003b0e:	461a      	mov	r2, r3
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b18:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003b1a:	69bb      	ldr	r3, [r7, #24]
 8003b1c:	3302      	adds	r3, #2
 8003b1e:	61bb      	str	r3, [r7, #24]
 8003b20:	e007      	b.n	8003b32 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	781a      	ldrb	r2, [r3, #0]
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003b2c:	69fb      	ldr	r3, [r7, #28]
 8003b2e:	3301      	adds	r3, #1
 8003b30:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	3b01      	subs	r3, #1
 8003b3a:	b29a      	uxth	r2, r3
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003b44:	b29b      	uxth	r3, r3
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d1cb      	bne.n	8003ae2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	9300      	str	r3, [sp, #0]
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	2200      	movs	r2, #0
 8003b52:	2140      	movs	r1, #64	@ 0x40
 8003b54:	68f8      	ldr	r0, [r7, #12]
 8003b56:	f000 fb03 	bl	8004160 <UART_WaitOnFlagUntilTimeout>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d005      	beq.n	8003b6c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2220      	movs	r2, #32
 8003b64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003b68:	2303      	movs	r3, #3
 8003b6a:	e006      	b.n	8003b7a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2220      	movs	r2, #32
 8003b70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003b74:	2300      	movs	r3, #0
 8003b76:	e000      	b.n	8003b7a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003b78:	2302      	movs	r3, #2
  }
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3720      	adds	r7, #32
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}

08003b82 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b82:	b580      	push	{r7, lr}
 8003b84:	b084      	sub	sp, #16
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	60f8      	str	r0, [r7, #12]
 8003b8a:	60b9      	str	r1, [r7, #8]
 8003b8c:	4613      	mov	r3, r2
 8003b8e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	2b20      	cmp	r3, #32
 8003b9a:	d112      	bne.n	8003bc2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d002      	beq.n	8003ba8 <HAL_UART_Receive_IT+0x26>
 8003ba2:	88fb      	ldrh	r3, [r7, #6]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d101      	bne.n	8003bac <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e00b      	b.n	8003bc4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003bb2:	88fb      	ldrh	r3, [r7, #6]
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	68b9      	ldr	r1, [r7, #8]
 8003bb8:	68f8      	ldr	r0, [r7, #12]
 8003bba:	f000 fb2a 	bl	8004212 <UART_Start_Receive_IT>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	e000      	b.n	8003bc4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003bc2:	2302      	movs	r3, #2
  }
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3710      	adds	r7, #16
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}

08003bcc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b0ba      	sub	sp, #232	@ 0xe8
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	695b      	ldr	r3, [r3, #20]
 8003bee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003bfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c02:	f003 030f 	and.w	r3, r3, #15
 8003c06:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003c0a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d10f      	bne.n	8003c32 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c16:	f003 0320 	and.w	r3, r3, #32
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d009      	beq.n	8003c32 <HAL_UART_IRQHandler+0x66>
 8003c1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c22:	f003 0320 	and.w	r3, r3, #32
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d003      	beq.n	8003c32 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f000 fc07 	bl	800443e <UART_Receive_IT>
      return;
 8003c30:	e273      	b.n	800411a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003c32:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	f000 80de 	beq.w	8003df8 <HAL_UART_IRQHandler+0x22c>
 8003c3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c40:	f003 0301 	and.w	r3, r3, #1
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d106      	bne.n	8003c56 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003c48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c4c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	f000 80d1 	beq.w	8003df8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003c56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c5a:	f003 0301 	and.w	r3, r3, #1
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d00b      	beq.n	8003c7a <HAL_UART_IRQHandler+0xae>
 8003c62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d005      	beq.n	8003c7a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c72:	f043 0201 	orr.w	r2, r3, #1
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c7e:	f003 0304 	and.w	r3, r3, #4
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d00b      	beq.n	8003c9e <HAL_UART_IRQHandler+0xd2>
 8003c86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c8a:	f003 0301 	and.w	r3, r3, #1
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d005      	beq.n	8003c9e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c96:	f043 0202 	orr.w	r2, r3, #2
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ca2:	f003 0302 	and.w	r3, r3, #2
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d00b      	beq.n	8003cc2 <HAL_UART_IRQHandler+0xf6>
 8003caa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d005      	beq.n	8003cc2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cba:	f043 0204 	orr.w	r2, r3, #4
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003cc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cc6:	f003 0308 	and.w	r3, r3, #8
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d011      	beq.n	8003cf2 <HAL_UART_IRQHandler+0x126>
 8003cce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003cd2:	f003 0320 	and.w	r3, r3, #32
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d105      	bne.n	8003ce6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003cda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d005      	beq.n	8003cf2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cea:	f043 0208 	orr.w	r2, r3, #8
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	f000 820a 	beq.w	8004110 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003cfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d00:	f003 0320 	and.w	r3, r3, #32
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d008      	beq.n	8003d1a <HAL_UART_IRQHandler+0x14e>
 8003d08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d0c:	f003 0320 	and.w	r3, r3, #32
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d002      	beq.n	8003d1a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f000 fb92 	bl	800443e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	695b      	ldr	r3, [r3, #20]
 8003d20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d24:	2b40      	cmp	r3, #64	@ 0x40
 8003d26:	bf0c      	ite	eq
 8003d28:	2301      	moveq	r3, #1
 8003d2a:	2300      	movne	r3, #0
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d36:	f003 0308 	and.w	r3, r3, #8
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d103      	bne.n	8003d46 <HAL_UART_IRQHandler+0x17a>
 8003d3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d04f      	beq.n	8003de6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f000 fa9d 	bl	8004286 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	695b      	ldr	r3, [r3, #20]
 8003d52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d56:	2b40      	cmp	r3, #64	@ 0x40
 8003d58:	d141      	bne.n	8003dde <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	3314      	adds	r3, #20
 8003d60:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d64:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003d68:	e853 3f00 	ldrex	r3, [r3]
 8003d6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003d70:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003d74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d78:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	3314      	adds	r3, #20
 8003d82:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003d86:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003d8a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d8e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003d92:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003d96:	e841 2300 	strex	r3, r2, [r1]
 8003d9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003d9e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d1d9      	bne.n	8003d5a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d013      	beq.n	8003dd6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003db2:	4a8a      	ldr	r2, [pc, #552]	@ (8003fdc <HAL_UART_IRQHandler+0x410>)
 8003db4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f7fd ffca 	bl	8001d54 <HAL_DMA_Abort_IT>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d016      	beq.n	8003df4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dcc:	687a      	ldr	r2, [r7, #4]
 8003dce:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003dd0:	4610      	mov	r0, r2
 8003dd2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dd4:	e00e      	b.n	8003df4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 f9ac 	bl	8004134 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ddc:	e00a      	b.n	8003df4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f000 f9a8 	bl	8004134 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003de4:	e006      	b.n	8003df4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f000 f9a4 	bl	8004134 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003df2:	e18d      	b.n	8004110 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003df4:	bf00      	nop
    return;
 8003df6:	e18b      	b.n	8004110 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	f040 8167 	bne.w	80040d0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003e02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e06:	f003 0310 	and.w	r3, r3, #16
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	f000 8160 	beq.w	80040d0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003e10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e14:	f003 0310 	and.w	r3, r3, #16
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f000 8159 	beq.w	80040d0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003e1e:	2300      	movs	r3, #0
 8003e20:	60bb      	str	r3, [r7, #8]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	60bb      	str	r3, [r7, #8]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	60bb      	str	r3, [r7, #8]
 8003e32:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e3e:	2b40      	cmp	r3, #64	@ 0x40
 8003e40:	f040 80ce 	bne.w	8003fe0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003e50:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f000 80a9 	beq.w	8003fac <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003e5e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003e62:	429a      	cmp	r2, r3
 8003e64:	f080 80a2 	bcs.w	8003fac <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003e6e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e74:	69db      	ldr	r3, [r3, #28]
 8003e76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e7a:	f000 8088 	beq.w	8003f8e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	330c      	adds	r3, #12
 8003e84:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e88:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003e8c:	e853 3f00 	ldrex	r3, [r3]
 8003e90:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003e94:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003e98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	330c      	adds	r3, #12
 8003ea6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003eaa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003eae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eb2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003eb6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003eba:	e841 2300 	strex	r3, r2, [r1]
 8003ebe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003ec2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1d9      	bne.n	8003e7e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	3314      	adds	r3, #20
 8003ed0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ed2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ed4:	e853 3f00 	ldrex	r3, [r3]
 8003ed8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003eda:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003edc:	f023 0301 	bic.w	r3, r3, #1
 8003ee0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	3314      	adds	r3, #20
 8003eea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003eee:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003ef2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ef4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003ef6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003efa:	e841 2300 	strex	r3, r2, [r1]
 8003efe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003f00:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d1e1      	bne.n	8003eca <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	3314      	adds	r3, #20
 8003f0c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003f10:	e853 3f00 	ldrex	r3, [r3]
 8003f14:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003f16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	3314      	adds	r3, #20
 8003f26:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003f2a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003f2c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f2e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003f30:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003f32:	e841 2300 	strex	r3, r2, [r1]
 8003f36:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003f38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d1e3      	bne.n	8003f06 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2220      	movs	r2, #32
 8003f42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	330c      	adds	r3, #12
 8003f52:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f56:	e853 3f00 	ldrex	r3, [r3]
 8003f5a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003f5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f5e:	f023 0310 	bic.w	r3, r3, #16
 8003f62:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	330c      	adds	r3, #12
 8003f6c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003f70:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003f72:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f74:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003f76:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003f78:	e841 2300 	strex	r3, r2, [r1]
 8003f7c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003f7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d1e3      	bne.n	8003f4c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f7fd fe73 	bl	8001c74 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2202      	movs	r2, #2
 8003f92:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	4619      	mov	r1, r3
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	f000 f8cf 	bl	8004148 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003faa:	e0b3      	b.n	8004114 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003fb0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	f040 80ad 	bne.w	8004114 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fbe:	69db      	ldr	r3, [r3, #28]
 8003fc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fc4:	f040 80a6 	bne.w	8004114 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2202      	movs	r2, #2
 8003fcc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003fd2:	4619      	mov	r1, r3
 8003fd4:	6878      	ldr	r0, [r7, #4]
 8003fd6:	f000 f8b7 	bl	8004148 <HAL_UARTEx_RxEventCallback>
      return;
 8003fda:	e09b      	b.n	8004114 <HAL_UART_IRQHandler+0x548>
 8003fdc:	0800434d 	.word	0x0800434d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003fe8:	b29b      	uxth	r3, r3
 8003fea:	1ad3      	subs	r3, r2, r3
 8003fec:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	f000 808e 	beq.w	8004118 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003ffc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004000:	2b00      	cmp	r3, #0
 8004002:	f000 8089 	beq.w	8004118 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	330c      	adds	r3, #12
 800400c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800400e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004010:	e853 3f00 	ldrex	r3, [r3]
 8004014:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004016:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004018:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800401c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	330c      	adds	r3, #12
 8004026:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800402a:	647a      	str	r2, [r7, #68]	@ 0x44
 800402c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800402e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004030:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004032:	e841 2300 	strex	r3, r2, [r1]
 8004036:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004038:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800403a:	2b00      	cmp	r3, #0
 800403c:	d1e3      	bne.n	8004006 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	3314      	adds	r3, #20
 8004044:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004048:	e853 3f00 	ldrex	r3, [r3]
 800404c:	623b      	str	r3, [r7, #32]
   return(result);
 800404e:	6a3b      	ldr	r3, [r7, #32]
 8004050:	f023 0301 	bic.w	r3, r3, #1
 8004054:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	3314      	adds	r3, #20
 800405e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004062:	633a      	str	r2, [r7, #48]	@ 0x30
 8004064:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004066:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004068:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800406a:	e841 2300 	strex	r3, r2, [r1]
 800406e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004072:	2b00      	cmp	r3, #0
 8004074:	d1e3      	bne.n	800403e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2220      	movs	r2, #32
 800407a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2200      	movs	r2, #0
 8004082:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	330c      	adds	r3, #12
 800408a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	e853 3f00 	ldrex	r3, [r3]
 8004092:	60fb      	str	r3, [r7, #12]
   return(result);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	f023 0310 	bic.w	r3, r3, #16
 800409a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	330c      	adds	r3, #12
 80040a4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80040a8:	61fa      	str	r2, [r7, #28]
 80040aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ac:	69b9      	ldr	r1, [r7, #24]
 80040ae:	69fa      	ldr	r2, [r7, #28]
 80040b0:	e841 2300 	strex	r3, r2, [r1]
 80040b4:	617b      	str	r3, [r7, #20]
   return(result);
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d1e3      	bne.n	8004084 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2202      	movs	r2, #2
 80040c0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80040c2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80040c6:	4619      	mov	r1, r3
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f000 f83d 	bl	8004148 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80040ce:	e023      	b.n	8004118 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80040d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d009      	beq.n	80040f0 <HAL_UART_IRQHandler+0x524>
 80040dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d003      	beq.n	80040f0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f000 f940 	bl	800436e <UART_Transmit_IT>
    return;
 80040ee:	e014      	b.n	800411a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80040f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d00e      	beq.n	800411a <HAL_UART_IRQHandler+0x54e>
 80040fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004100:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004104:	2b00      	cmp	r3, #0
 8004106:	d008      	beq.n	800411a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f000 f980 	bl	800440e <UART_EndTransmit_IT>
    return;
 800410e:	e004      	b.n	800411a <HAL_UART_IRQHandler+0x54e>
    return;
 8004110:	bf00      	nop
 8004112:	e002      	b.n	800411a <HAL_UART_IRQHandler+0x54e>
      return;
 8004114:	bf00      	nop
 8004116:	e000      	b.n	800411a <HAL_UART_IRQHandler+0x54e>
      return;
 8004118:	bf00      	nop
  }
}
 800411a:	37e8      	adds	r7, #232	@ 0xe8
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}

08004120 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004128:	bf00      	nop
 800412a:	370c      	adds	r7, #12
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr

08004134 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800413c:	bf00      	nop
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	460b      	mov	r3, r1
 8004152:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004154:	bf00      	nop
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b086      	sub	sp, #24
 8004164:	af00      	add	r7, sp, #0
 8004166:	60f8      	str	r0, [r7, #12]
 8004168:	60b9      	str	r1, [r7, #8]
 800416a:	603b      	str	r3, [r7, #0]
 800416c:	4613      	mov	r3, r2
 800416e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004170:	e03b      	b.n	80041ea <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004172:	6a3b      	ldr	r3, [r7, #32]
 8004174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004178:	d037      	beq.n	80041ea <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800417a:	f7fd fc69 	bl	8001a50 <HAL_GetTick>
 800417e:	4602      	mov	r2, r0
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	6a3a      	ldr	r2, [r7, #32]
 8004186:	429a      	cmp	r2, r3
 8004188:	d302      	bcc.n	8004190 <UART_WaitOnFlagUntilTimeout+0x30>
 800418a:	6a3b      	ldr	r3, [r7, #32]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d101      	bne.n	8004194 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e03a      	b.n	800420a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	68db      	ldr	r3, [r3, #12]
 800419a:	f003 0304 	and.w	r3, r3, #4
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d023      	beq.n	80041ea <UART_WaitOnFlagUntilTimeout+0x8a>
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	2b80      	cmp	r3, #128	@ 0x80
 80041a6:	d020      	beq.n	80041ea <UART_WaitOnFlagUntilTimeout+0x8a>
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	2b40      	cmp	r3, #64	@ 0x40
 80041ac:	d01d      	beq.n	80041ea <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0308 	and.w	r3, r3, #8
 80041b8:	2b08      	cmp	r3, #8
 80041ba:	d116      	bne.n	80041ea <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80041bc:	2300      	movs	r3, #0
 80041be:	617b      	str	r3, [r7, #20]
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	617b      	str	r3, [r7, #20]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	617b      	str	r3, [r7, #20]
 80041d0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80041d2:	68f8      	ldr	r0, [r7, #12]
 80041d4:	f000 f857 	bl	8004286 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2208      	movs	r2, #8
 80041dc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2200      	movs	r2, #0
 80041e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e00f      	b.n	800420a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	4013      	ands	r3, r2
 80041f4:	68ba      	ldr	r2, [r7, #8]
 80041f6:	429a      	cmp	r2, r3
 80041f8:	bf0c      	ite	eq
 80041fa:	2301      	moveq	r3, #1
 80041fc:	2300      	movne	r3, #0
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	461a      	mov	r2, r3
 8004202:	79fb      	ldrb	r3, [r7, #7]
 8004204:	429a      	cmp	r2, r3
 8004206:	d0b4      	beq.n	8004172 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004208:	2300      	movs	r3, #0
}
 800420a:	4618      	mov	r0, r3
 800420c:	3718      	adds	r7, #24
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}

08004212 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004212:	b480      	push	{r7}
 8004214:	b085      	sub	sp, #20
 8004216:	af00      	add	r7, sp, #0
 8004218:	60f8      	str	r0, [r7, #12]
 800421a:	60b9      	str	r1, [r7, #8]
 800421c:	4613      	mov	r3, r2
 800421e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	68ba      	ldr	r2, [r7, #8]
 8004224:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	88fa      	ldrh	r2, [r7, #6]
 800422a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	88fa      	ldrh	r2, [r7, #6]
 8004230:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2200      	movs	r2, #0
 8004236:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2222      	movs	r2, #34	@ 0x22
 800423c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	691b      	ldr	r3, [r3, #16]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d007      	beq.n	8004258 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	68da      	ldr	r2, [r3, #12]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004256:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	695a      	ldr	r2, [r3, #20]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f042 0201 	orr.w	r2, r2, #1
 8004266:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	68da      	ldr	r2, [r3, #12]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f042 0220 	orr.w	r2, r2, #32
 8004276:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004278:	2300      	movs	r3, #0
}
 800427a:	4618      	mov	r0, r3
 800427c:	3714      	adds	r7, #20
 800427e:	46bd      	mov	sp, r7
 8004280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004284:	4770      	bx	lr

08004286 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004286:	b480      	push	{r7}
 8004288:	b095      	sub	sp, #84	@ 0x54
 800428a:	af00      	add	r7, sp, #0
 800428c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	330c      	adds	r3, #12
 8004294:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004296:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004298:	e853 3f00 	ldrex	r3, [r3]
 800429c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800429e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80042a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	330c      	adds	r3, #12
 80042ac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80042ae:	643a      	str	r2, [r7, #64]	@ 0x40
 80042b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042b2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80042b4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80042b6:	e841 2300 	strex	r3, r2, [r1]
 80042ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80042bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d1e5      	bne.n	800428e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	3314      	adds	r3, #20
 80042c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ca:	6a3b      	ldr	r3, [r7, #32]
 80042cc:	e853 3f00 	ldrex	r3, [r3]
 80042d0:	61fb      	str	r3, [r7, #28]
   return(result);
 80042d2:	69fb      	ldr	r3, [r7, #28]
 80042d4:	f023 0301 	bic.w	r3, r3, #1
 80042d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	3314      	adds	r3, #20
 80042e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80042e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042ea:	e841 2300 	strex	r3, r2, [r1]
 80042ee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80042f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d1e5      	bne.n	80042c2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d119      	bne.n	8004332 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	330c      	adds	r3, #12
 8004304:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	e853 3f00 	ldrex	r3, [r3]
 800430c:	60bb      	str	r3, [r7, #8]
   return(result);
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	f023 0310 	bic.w	r3, r3, #16
 8004314:	647b      	str	r3, [r7, #68]	@ 0x44
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	330c      	adds	r3, #12
 800431c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800431e:	61ba      	str	r2, [r7, #24]
 8004320:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004322:	6979      	ldr	r1, [r7, #20]
 8004324:	69ba      	ldr	r2, [r7, #24]
 8004326:	e841 2300 	strex	r3, r2, [r1]
 800432a:	613b      	str	r3, [r7, #16]
   return(result);
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d1e5      	bne.n	80042fe <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2220      	movs	r2, #32
 8004336:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2200      	movs	r2, #0
 800433e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004340:	bf00      	nop
 8004342:	3754      	adds	r7, #84	@ 0x54
 8004344:	46bd      	mov	sp, r7
 8004346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434a:	4770      	bx	lr

0800434c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b084      	sub	sp, #16
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004358:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2200      	movs	r2, #0
 800435e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004360:	68f8      	ldr	r0, [r7, #12]
 8004362:	f7ff fee7 	bl	8004134 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004366:	bf00      	nop
 8004368:	3710      	adds	r7, #16
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}

0800436e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800436e:	b480      	push	{r7}
 8004370:	b085      	sub	sp, #20
 8004372:	af00      	add	r7, sp, #0
 8004374:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800437c:	b2db      	uxtb	r3, r3
 800437e:	2b21      	cmp	r3, #33	@ 0x21
 8004380:	d13e      	bne.n	8004400 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	689b      	ldr	r3, [r3, #8]
 8004386:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800438a:	d114      	bne.n	80043b6 <UART_Transmit_IT+0x48>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	691b      	ldr	r3, [r3, #16]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d110      	bne.n	80043b6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6a1b      	ldr	r3, [r3, #32]
 8004398:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	881b      	ldrh	r3, [r3, #0]
 800439e:	461a      	mov	r2, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043a8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a1b      	ldr	r3, [r3, #32]
 80043ae:	1c9a      	adds	r2, r3, #2
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	621a      	str	r2, [r3, #32]
 80043b4:	e008      	b.n	80043c8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6a1b      	ldr	r3, [r3, #32]
 80043ba:	1c59      	adds	r1, r3, #1
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	6211      	str	r1, [r2, #32]
 80043c0:	781a      	ldrb	r2, [r3, #0]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80043cc:	b29b      	uxth	r3, r3
 80043ce:	3b01      	subs	r3, #1
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	4619      	mov	r1, r3
 80043d6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d10f      	bne.n	80043fc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	68da      	ldr	r2, [r3, #12]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80043ea:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	68da      	ldr	r2, [r3, #12]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80043fa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80043fc:	2300      	movs	r3, #0
 80043fe:	e000      	b.n	8004402 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004400:	2302      	movs	r3, #2
  }
}
 8004402:	4618      	mov	r0, r3
 8004404:	3714      	adds	r7, #20
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr

0800440e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800440e:	b580      	push	{r7, lr}
 8004410:	b082      	sub	sp, #8
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	68da      	ldr	r2, [r3, #12]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004424:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2220      	movs	r2, #32
 800442a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f7ff fe76 	bl	8004120 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3708      	adds	r7, #8
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}

0800443e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800443e:	b580      	push	{r7, lr}
 8004440:	b08c      	sub	sp, #48	@ 0x30
 8004442:	af00      	add	r7, sp, #0
 8004444:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004446:	2300      	movs	r3, #0
 8004448:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800444a:	2300      	movs	r3, #0
 800444c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004454:	b2db      	uxtb	r3, r3
 8004456:	2b22      	cmp	r3, #34	@ 0x22
 8004458:	f040 80aa 	bne.w	80045b0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004464:	d115      	bne.n	8004492 <UART_Receive_IT+0x54>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d111      	bne.n	8004492 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004472:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	b29b      	uxth	r3, r3
 800447c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004480:	b29a      	uxth	r2, r3
 8004482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004484:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800448a:	1c9a      	adds	r2, r3, #2
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004490:	e024      	b.n	80044dc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004496:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044a0:	d007      	beq.n	80044b2 <UART_Receive_IT+0x74>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d10a      	bne.n	80044c0 <UART_Receive_IT+0x82>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	691b      	ldr	r3, [r3, #16]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d106      	bne.n	80044c0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	b2da      	uxtb	r2, r3
 80044ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044bc:	701a      	strb	r2, [r3, #0]
 80044be:	e008      	b.n	80044d2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044cc:	b2da      	uxtb	r2, r3
 80044ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044d0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d6:	1c5a      	adds	r2, r3, #1
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	3b01      	subs	r3, #1
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	4619      	mov	r1, r3
 80044ea:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d15d      	bne.n	80045ac <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	68da      	ldr	r2, [r3, #12]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f022 0220 	bic.w	r2, r2, #32
 80044fe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	68da      	ldr	r2, [r3, #12]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800450e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	695a      	ldr	r2, [r3, #20]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f022 0201 	bic.w	r2, r2, #1
 800451e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2220      	movs	r2, #32
 8004524:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004532:	2b01      	cmp	r3, #1
 8004534:	d135      	bne.n	80045a2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2200      	movs	r2, #0
 800453a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	330c      	adds	r3, #12
 8004542:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	e853 3f00 	ldrex	r3, [r3]
 800454a:	613b      	str	r3, [r7, #16]
   return(result);
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	f023 0310 	bic.w	r3, r3, #16
 8004552:	627b      	str	r3, [r7, #36]	@ 0x24
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	330c      	adds	r3, #12
 800455a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800455c:	623a      	str	r2, [r7, #32]
 800455e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004560:	69f9      	ldr	r1, [r7, #28]
 8004562:	6a3a      	ldr	r2, [r7, #32]
 8004564:	e841 2300 	strex	r3, r2, [r1]
 8004568:	61bb      	str	r3, [r7, #24]
   return(result);
 800456a:	69bb      	ldr	r3, [r7, #24]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d1e5      	bne.n	800453c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 0310 	and.w	r3, r3, #16
 800457a:	2b10      	cmp	r3, #16
 800457c:	d10a      	bne.n	8004594 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800457e:	2300      	movs	r3, #0
 8004580:	60fb      	str	r3, [r7, #12]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	60fb      	str	r3, [r7, #12]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	60fb      	str	r3, [r7, #12]
 8004592:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004598:	4619      	mov	r1, r3
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f7ff fdd4 	bl	8004148 <HAL_UARTEx_RxEventCallback>
 80045a0:	e002      	b.n	80045a8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f7fc fdea 	bl	800117c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80045a8:	2300      	movs	r3, #0
 80045aa:	e002      	b.n	80045b2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80045ac:	2300      	movs	r3, #0
 80045ae:	e000      	b.n	80045b2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80045b0:	2302      	movs	r3, #2
  }
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3730      	adds	r7, #48	@ 0x30
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
	...

080045bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045c0:	b0c0      	sub	sp, #256	@ 0x100
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	691b      	ldr	r3, [r3, #16]
 80045d0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80045d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045d8:	68d9      	ldr	r1, [r3, #12]
 80045da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	ea40 0301 	orr.w	r3, r0, r1
 80045e4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80045e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045ea:	689a      	ldr	r2, [r3, #8]
 80045ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045f0:	691b      	ldr	r3, [r3, #16]
 80045f2:	431a      	orrs	r2, r3
 80045f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045f8:	695b      	ldr	r3, [r3, #20]
 80045fa:	431a      	orrs	r2, r3
 80045fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004600:	69db      	ldr	r3, [r3, #28]
 8004602:	4313      	orrs	r3, r2
 8004604:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	68db      	ldr	r3, [r3, #12]
 8004610:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004614:	f021 010c 	bic.w	r1, r1, #12
 8004618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004622:	430b      	orrs	r3, r1
 8004624:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	695b      	ldr	r3, [r3, #20]
 800462e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004632:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004636:	6999      	ldr	r1, [r3, #24]
 8004638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	ea40 0301 	orr.w	r3, r0, r1
 8004642:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004644:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	4b8f      	ldr	r3, [pc, #572]	@ (8004888 <UART_SetConfig+0x2cc>)
 800464c:	429a      	cmp	r2, r3
 800464e:	d005      	beq.n	800465c <UART_SetConfig+0xa0>
 8004650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	4b8d      	ldr	r3, [pc, #564]	@ (800488c <UART_SetConfig+0x2d0>)
 8004658:	429a      	cmp	r2, r3
 800465a:	d104      	bne.n	8004666 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800465c:	f7fe f9be 	bl	80029dc <HAL_RCC_GetPCLK2Freq>
 8004660:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004664:	e003      	b.n	800466e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004666:	f7fe f9a5 	bl	80029b4 <HAL_RCC_GetPCLK1Freq>
 800466a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800466e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004672:	69db      	ldr	r3, [r3, #28]
 8004674:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004678:	f040 810c 	bne.w	8004894 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800467c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004680:	2200      	movs	r2, #0
 8004682:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004686:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800468a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800468e:	4622      	mov	r2, r4
 8004690:	462b      	mov	r3, r5
 8004692:	1891      	adds	r1, r2, r2
 8004694:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004696:	415b      	adcs	r3, r3
 8004698:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800469a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800469e:	4621      	mov	r1, r4
 80046a0:	eb12 0801 	adds.w	r8, r2, r1
 80046a4:	4629      	mov	r1, r5
 80046a6:	eb43 0901 	adc.w	r9, r3, r1
 80046aa:	f04f 0200 	mov.w	r2, #0
 80046ae:	f04f 0300 	mov.w	r3, #0
 80046b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046be:	4690      	mov	r8, r2
 80046c0:	4699      	mov	r9, r3
 80046c2:	4623      	mov	r3, r4
 80046c4:	eb18 0303 	adds.w	r3, r8, r3
 80046c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80046cc:	462b      	mov	r3, r5
 80046ce:	eb49 0303 	adc.w	r3, r9, r3
 80046d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80046d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80046e2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80046e6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80046ea:	460b      	mov	r3, r1
 80046ec:	18db      	adds	r3, r3, r3
 80046ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80046f0:	4613      	mov	r3, r2
 80046f2:	eb42 0303 	adc.w	r3, r2, r3
 80046f6:	657b      	str	r3, [r7, #84]	@ 0x54
 80046f8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80046fc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004700:	f7fb fdc6 	bl	8000290 <__aeabi_uldivmod>
 8004704:	4602      	mov	r2, r0
 8004706:	460b      	mov	r3, r1
 8004708:	4b61      	ldr	r3, [pc, #388]	@ (8004890 <UART_SetConfig+0x2d4>)
 800470a:	fba3 2302 	umull	r2, r3, r3, r2
 800470e:	095b      	lsrs	r3, r3, #5
 8004710:	011c      	lsls	r4, r3, #4
 8004712:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004716:	2200      	movs	r2, #0
 8004718:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800471c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004720:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004724:	4642      	mov	r2, r8
 8004726:	464b      	mov	r3, r9
 8004728:	1891      	adds	r1, r2, r2
 800472a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800472c:	415b      	adcs	r3, r3
 800472e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004730:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004734:	4641      	mov	r1, r8
 8004736:	eb12 0a01 	adds.w	sl, r2, r1
 800473a:	4649      	mov	r1, r9
 800473c:	eb43 0b01 	adc.w	fp, r3, r1
 8004740:	f04f 0200 	mov.w	r2, #0
 8004744:	f04f 0300 	mov.w	r3, #0
 8004748:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800474c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004750:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004754:	4692      	mov	sl, r2
 8004756:	469b      	mov	fp, r3
 8004758:	4643      	mov	r3, r8
 800475a:	eb1a 0303 	adds.w	r3, sl, r3
 800475e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004762:	464b      	mov	r3, r9
 8004764:	eb4b 0303 	adc.w	r3, fp, r3
 8004768:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800476c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004778:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800477c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004780:	460b      	mov	r3, r1
 8004782:	18db      	adds	r3, r3, r3
 8004784:	643b      	str	r3, [r7, #64]	@ 0x40
 8004786:	4613      	mov	r3, r2
 8004788:	eb42 0303 	adc.w	r3, r2, r3
 800478c:	647b      	str	r3, [r7, #68]	@ 0x44
 800478e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004792:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004796:	f7fb fd7b 	bl	8000290 <__aeabi_uldivmod>
 800479a:	4602      	mov	r2, r0
 800479c:	460b      	mov	r3, r1
 800479e:	4611      	mov	r1, r2
 80047a0:	4b3b      	ldr	r3, [pc, #236]	@ (8004890 <UART_SetConfig+0x2d4>)
 80047a2:	fba3 2301 	umull	r2, r3, r3, r1
 80047a6:	095b      	lsrs	r3, r3, #5
 80047a8:	2264      	movs	r2, #100	@ 0x64
 80047aa:	fb02 f303 	mul.w	r3, r2, r3
 80047ae:	1acb      	subs	r3, r1, r3
 80047b0:	00db      	lsls	r3, r3, #3
 80047b2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80047b6:	4b36      	ldr	r3, [pc, #216]	@ (8004890 <UART_SetConfig+0x2d4>)
 80047b8:	fba3 2302 	umull	r2, r3, r3, r2
 80047bc:	095b      	lsrs	r3, r3, #5
 80047be:	005b      	lsls	r3, r3, #1
 80047c0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80047c4:	441c      	add	r4, r3
 80047c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80047ca:	2200      	movs	r2, #0
 80047cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80047d0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80047d4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80047d8:	4642      	mov	r2, r8
 80047da:	464b      	mov	r3, r9
 80047dc:	1891      	adds	r1, r2, r2
 80047de:	63b9      	str	r1, [r7, #56]	@ 0x38
 80047e0:	415b      	adcs	r3, r3
 80047e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80047e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80047e8:	4641      	mov	r1, r8
 80047ea:	1851      	adds	r1, r2, r1
 80047ec:	6339      	str	r1, [r7, #48]	@ 0x30
 80047ee:	4649      	mov	r1, r9
 80047f0:	414b      	adcs	r3, r1
 80047f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80047f4:	f04f 0200 	mov.w	r2, #0
 80047f8:	f04f 0300 	mov.w	r3, #0
 80047fc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004800:	4659      	mov	r1, fp
 8004802:	00cb      	lsls	r3, r1, #3
 8004804:	4651      	mov	r1, sl
 8004806:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800480a:	4651      	mov	r1, sl
 800480c:	00ca      	lsls	r2, r1, #3
 800480e:	4610      	mov	r0, r2
 8004810:	4619      	mov	r1, r3
 8004812:	4603      	mov	r3, r0
 8004814:	4642      	mov	r2, r8
 8004816:	189b      	adds	r3, r3, r2
 8004818:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800481c:	464b      	mov	r3, r9
 800481e:	460a      	mov	r2, r1
 8004820:	eb42 0303 	adc.w	r3, r2, r3
 8004824:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	2200      	movs	r2, #0
 8004830:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004834:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004838:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800483c:	460b      	mov	r3, r1
 800483e:	18db      	adds	r3, r3, r3
 8004840:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004842:	4613      	mov	r3, r2
 8004844:	eb42 0303 	adc.w	r3, r2, r3
 8004848:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800484a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800484e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004852:	f7fb fd1d 	bl	8000290 <__aeabi_uldivmod>
 8004856:	4602      	mov	r2, r0
 8004858:	460b      	mov	r3, r1
 800485a:	4b0d      	ldr	r3, [pc, #52]	@ (8004890 <UART_SetConfig+0x2d4>)
 800485c:	fba3 1302 	umull	r1, r3, r3, r2
 8004860:	095b      	lsrs	r3, r3, #5
 8004862:	2164      	movs	r1, #100	@ 0x64
 8004864:	fb01 f303 	mul.w	r3, r1, r3
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	00db      	lsls	r3, r3, #3
 800486c:	3332      	adds	r3, #50	@ 0x32
 800486e:	4a08      	ldr	r2, [pc, #32]	@ (8004890 <UART_SetConfig+0x2d4>)
 8004870:	fba2 2303 	umull	r2, r3, r2, r3
 8004874:	095b      	lsrs	r3, r3, #5
 8004876:	f003 0207 	and.w	r2, r3, #7
 800487a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4422      	add	r2, r4
 8004882:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004884:	e106      	b.n	8004a94 <UART_SetConfig+0x4d8>
 8004886:	bf00      	nop
 8004888:	40011000 	.word	0x40011000
 800488c:	40011400 	.word	0x40011400
 8004890:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004894:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004898:	2200      	movs	r2, #0
 800489a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800489e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80048a2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80048a6:	4642      	mov	r2, r8
 80048a8:	464b      	mov	r3, r9
 80048aa:	1891      	adds	r1, r2, r2
 80048ac:	6239      	str	r1, [r7, #32]
 80048ae:	415b      	adcs	r3, r3
 80048b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80048b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80048b6:	4641      	mov	r1, r8
 80048b8:	1854      	adds	r4, r2, r1
 80048ba:	4649      	mov	r1, r9
 80048bc:	eb43 0501 	adc.w	r5, r3, r1
 80048c0:	f04f 0200 	mov.w	r2, #0
 80048c4:	f04f 0300 	mov.w	r3, #0
 80048c8:	00eb      	lsls	r3, r5, #3
 80048ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048ce:	00e2      	lsls	r2, r4, #3
 80048d0:	4614      	mov	r4, r2
 80048d2:	461d      	mov	r5, r3
 80048d4:	4643      	mov	r3, r8
 80048d6:	18e3      	adds	r3, r4, r3
 80048d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80048dc:	464b      	mov	r3, r9
 80048de:	eb45 0303 	adc.w	r3, r5, r3
 80048e2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80048e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80048f2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80048f6:	f04f 0200 	mov.w	r2, #0
 80048fa:	f04f 0300 	mov.w	r3, #0
 80048fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004902:	4629      	mov	r1, r5
 8004904:	008b      	lsls	r3, r1, #2
 8004906:	4621      	mov	r1, r4
 8004908:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800490c:	4621      	mov	r1, r4
 800490e:	008a      	lsls	r2, r1, #2
 8004910:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004914:	f7fb fcbc 	bl	8000290 <__aeabi_uldivmod>
 8004918:	4602      	mov	r2, r0
 800491a:	460b      	mov	r3, r1
 800491c:	4b60      	ldr	r3, [pc, #384]	@ (8004aa0 <UART_SetConfig+0x4e4>)
 800491e:	fba3 2302 	umull	r2, r3, r3, r2
 8004922:	095b      	lsrs	r3, r3, #5
 8004924:	011c      	lsls	r4, r3, #4
 8004926:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800492a:	2200      	movs	r2, #0
 800492c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004930:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004934:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004938:	4642      	mov	r2, r8
 800493a:	464b      	mov	r3, r9
 800493c:	1891      	adds	r1, r2, r2
 800493e:	61b9      	str	r1, [r7, #24]
 8004940:	415b      	adcs	r3, r3
 8004942:	61fb      	str	r3, [r7, #28]
 8004944:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004948:	4641      	mov	r1, r8
 800494a:	1851      	adds	r1, r2, r1
 800494c:	6139      	str	r1, [r7, #16]
 800494e:	4649      	mov	r1, r9
 8004950:	414b      	adcs	r3, r1
 8004952:	617b      	str	r3, [r7, #20]
 8004954:	f04f 0200 	mov.w	r2, #0
 8004958:	f04f 0300 	mov.w	r3, #0
 800495c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004960:	4659      	mov	r1, fp
 8004962:	00cb      	lsls	r3, r1, #3
 8004964:	4651      	mov	r1, sl
 8004966:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800496a:	4651      	mov	r1, sl
 800496c:	00ca      	lsls	r2, r1, #3
 800496e:	4610      	mov	r0, r2
 8004970:	4619      	mov	r1, r3
 8004972:	4603      	mov	r3, r0
 8004974:	4642      	mov	r2, r8
 8004976:	189b      	adds	r3, r3, r2
 8004978:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800497c:	464b      	mov	r3, r9
 800497e:	460a      	mov	r2, r1
 8004980:	eb42 0303 	adc.w	r3, r2, r3
 8004984:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	2200      	movs	r2, #0
 8004990:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004992:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004994:	f04f 0200 	mov.w	r2, #0
 8004998:	f04f 0300 	mov.w	r3, #0
 800499c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80049a0:	4649      	mov	r1, r9
 80049a2:	008b      	lsls	r3, r1, #2
 80049a4:	4641      	mov	r1, r8
 80049a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80049aa:	4641      	mov	r1, r8
 80049ac:	008a      	lsls	r2, r1, #2
 80049ae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80049b2:	f7fb fc6d 	bl	8000290 <__aeabi_uldivmod>
 80049b6:	4602      	mov	r2, r0
 80049b8:	460b      	mov	r3, r1
 80049ba:	4611      	mov	r1, r2
 80049bc:	4b38      	ldr	r3, [pc, #224]	@ (8004aa0 <UART_SetConfig+0x4e4>)
 80049be:	fba3 2301 	umull	r2, r3, r3, r1
 80049c2:	095b      	lsrs	r3, r3, #5
 80049c4:	2264      	movs	r2, #100	@ 0x64
 80049c6:	fb02 f303 	mul.w	r3, r2, r3
 80049ca:	1acb      	subs	r3, r1, r3
 80049cc:	011b      	lsls	r3, r3, #4
 80049ce:	3332      	adds	r3, #50	@ 0x32
 80049d0:	4a33      	ldr	r2, [pc, #204]	@ (8004aa0 <UART_SetConfig+0x4e4>)
 80049d2:	fba2 2303 	umull	r2, r3, r2, r3
 80049d6:	095b      	lsrs	r3, r3, #5
 80049d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80049dc:	441c      	add	r4, r3
 80049de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049e2:	2200      	movs	r2, #0
 80049e4:	673b      	str	r3, [r7, #112]	@ 0x70
 80049e6:	677a      	str	r2, [r7, #116]	@ 0x74
 80049e8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80049ec:	4642      	mov	r2, r8
 80049ee:	464b      	mov	r3, r9
 80049f0:	1891      	adds	r1, r2, r2
 80049f2:	60b9      	str	r1, [r7, #8]
 80049f4:	415b      	adcs	r3, r3
 80049f6:	60fb      	str	r3, [r7, #12]
 80049f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80049fc:	4641      	mov	r1, r8
 80049fe:	1851      	adds	r1, r2, r1
 8004a00:	6039      	str	r1, [r7, #0]
 8004a02:	4649      	mov	r1, r9
 8004a04:	414b      	adcs	r3, r1
 8004a06:	607b      	str	r3, [r7, #4]
 8004a08:	f04f 0200 	mov.w	r2, #0
 8004a0c:	f04f 0300 	mov.w	r3, #0
 8004a10:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004a14:	4659      	mov	r1, fp
 8004a16:	00cb      	lsls	r3, r1, #3
 8004a18:	4651      	mov	r1, sl
 8004a1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a1e:	4651      	mov	r1, sl
 8004a20:	00ca      	lsls	r2, r1, #3
 8004a22:	4610      	mov	r0, r2
 8004a24:	4619      	mov	r1, r3
 8004a26:	4603      	mov	r3, r0
 8004a28:	4642      	mov	r2, r8
 8004a2a:	189b      	adds	r3, r3, r2
 8004a2c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004a2e:	464b      	mov	r3, r9
 8004a30:	460a      	mov	r2, r1
 8004a32:	eb42 0303 	adc.w	r3, r2, r3
 8004a36:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004a38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	663b      	str	r3, [r7, #96]	@ 0x60
 8004a42:	667a      	str	r2, [r7, #100]	@ 0x64
 8004a44:	f04f 0200 	mov.w	r2, #0
 8004a48:	f04f 0300 	mov.w	r3, #0
 8004a4c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004a50:	4649      	mov	r1, r9
 8004a52:	008b      	lsls	r3, r1, #2
 8004a54:	4641      	mov	r1, r8
 8004a56:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a5a:	4641      	mov	r1, r8
 8004a5c:	008a      	lsls	r2, r1, #2
 8004a5e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004a62:	f7fb fc15 	bl	8000290 <__aeabi_uldivmod>
 8004a66:	4602      	mov	r2, r0
 8004a68:	460b      	mov	r3, r1
 8004a6a:	4b0d      	ldr	r3, [pc, #52]	@ (8004aa0 <UART_SetConfig+0x4e4>)
 8004a6c:	fba3 1302 	umull	r1, r3, r3, r2
 8004a70:	095b      	lsrs	r3, r3, #5
 8004a72:	2164      	movs	r1, #100	@ 0x64
 8004a74:	fb01 f303 	mul.w	r3, r1, r3
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	011b      	lsls	r3, r3, #4
 8004a7c:	3332      	adds	r3, #50	@ 0x32
 8004a7e:	4a08      	ldr	r2, [pc, #32]	@ (8004aa0 <UART_SetConfig+0x4e4>)
 8004a80:	fba2 2303 	umull	r2, r3, r2, r3
 8004a84:	095b      	lsrs	r3, r3, #5
 8004a86:	f003 020f 	and.w	r2, r3, #15
 8004a8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4422      	add	r2, r4
 8004a92:	609a      	str	r2, [r3, #8]
}
 8004a94:	bf00      	nop
 8004a96:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004aa0:	51eb851f 	.word	0x51eb851f

08004aa4 <__NVIC_SetPriority>:
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b083      	sub	sp, #12
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	4603      	mov	r3, r0
 8004aac:	6039      	str	r1, [r7, #0]
 8004aae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	db0a      	blt.n	8004ace <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	b2da      	uxtb	r2, r3
 8004abc:	490c      	ldr	r1, [pc, #48]	@ (8004af0 <__NVIC_SetPriority+0x4c>)
 8004abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ac2:	0112      	lsls	r2, r2, #4
 8004ac4:	b2d2      	uxtb	r2, r2
 8004ac6:	440b      	add	r3, r1
 8004ac8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004acc:	e00a      	b.n	8004ae4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	b2da      	uxtb	r2, r3
 8004ad2:	4908      	ldr	r1, [pc, #32]	@ (8004af4 <__NVIC_SetPriority+0x50>)
 8004ad4:	79fb      	ldrb	r3, [r7, #7]
 8004ad6:	f003 030f 	and.w	r3, r3, #15
 8004ada:	3b04      	subs	r3, #4
 8004adc:	0112      	lsls	r2, r2, #4
 8004ade:	b2d2      	uxtb	r2, r2
 8004ae0:	440b      	add	r3, r1
 8004ae2:	761a      	strb	r2, [r3, #24]
}
 8004ae4:	bf00      	nop
 8004ae6:	370c      	adds	r7, #12
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aee:	4770      	bx	lr
 8004af0:	e000e100 	.word	0xe000e100
 8004af4:	e000ed00 	.word	0xe000ed00

08004af8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004af8:	b580      	push	{r7, lr}
 8004afa:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004afc:	4b05      	ldr	r3, [pc, #20]	@ (8004b14 <SysTick_Handler+0x1c>)
 8004afe:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004b00:	f001 fd46 	bl	8006590 <xTaskGetSchedulerState>
 8004b04:	4603      	mov	r3, r0
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d001      	beq.n	8004b0e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004b0a:	f002 fb3d 	bl	8007188 <xPortSysTickHandler>
  }
}
 8004b0e:	bf00      	nop
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	e000e010 	.word	0xe000e010

08004b18 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004b1c:	2100      	movs	r1, #0
 8004b1e:	f06f 0004 	mvn.w	r0, #4
 8004b22:	f7ff ffbf 	bl	8004aa4 <__NVIC_SetPriority>
#endif
}
 8004b26:	bf00      	nop
 8004b28:	bd80      	pop	{r7, pc}
	...

08004b2c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004b2c:	b480      	push	{r7}
 8004b2e:	b083      	sub	sp, #12
 8004b30:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b32:	f3ef 8305 	mrs	r3, IPSR
 8004b36:	603b      	str	r3, [r7, #0]
  return(result);
 8004b38:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d003      	beq.n	8004b46 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004b3e:	f06f 0305 	mvn.w	r3, #5
 8004b42:	607b      	str	r3, [r7, #4]
 8004b44:	e00c      	b.n	8004b60 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004b46:	4b0a      	ldr	r3, [pc, #40]	@ (8004b70 <osKernelInitialize+0x44>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d105      	bne.n	8004b5a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004b4e:	4b08      	ldr	r3, [pc, #32]	@ (8004b70 <osKernelInitialize+0x44>)
 8004b50:	2201      	movs	r2, #1
 8004b52:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004b54:	2300      	movs	r3, #0
 8004b56:	607b      	str	r3, [r7, #4]
 8004b58:	e002      	b.n	8004b60 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8004b5e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004b60:	687b      	ldr	r3, [r7, #4]
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	370c      	adds	r7, #12
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr
 8004b6e:	bf00      	nop
 8004b70:	2000026c 	.word	0x2000026c

08004b74 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b082      	sub	sp, #8
 8004b78:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b7a:	f3ef 8305 	mrs	r3, IPSR
 8004b7e:	603b      	str	r3, [r7, #0]
  return(result);
 8004b80:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d003      	beq.n	8004b8e <osKernelStart+0x1a>
    stat = osErrorISR;
 8004b86:	f06f 0305 	mvn.w	r3, #5
 8004b8a:	607b      	str	r3, [r7, #4]
 8004b8c:	e010      	b.n	8004bb0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004b8e:	4b0b      	ldr	r3, [pc, #44]	@ (8004bbc <osKernelStart+0x48>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2b01      	cmp	r3, #1
 8004b94:	d109      	bne.n	8004baa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004b96:	f7ff ffbf 	bl	8004b18 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004b9a:	4b08      	ldr	r3, [pc, #32]	@ (8004bbc <osKernelStart+0x48>)
 8004b9c:	2202      	movs	r2, #2
 8004b9e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004ba0:	f001 f892 	bl	8005cc8 <vTaskStartScheduler>
      stat = osOK;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	607b      	str	r3, [r7, #4]
 8004ba8:	e002      	b.n	8004bb0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004baa:	f04f 33ff 	mov.w	r3, #4294967295
 8004bae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004bb0:	687b      	ldr	r3, [r7, #4]
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	3708      	adds	r7, #8
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	2000026c 	.word	0x2000026c

08004bc0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b08e      	sub	sp, #56	@ 0x38
 8004bc4:	af04      	add	r7, sp, #16
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	60b9      	str	r1, [r7, #8]
 8004bca:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004bd0:	f3ef 8305 	mrs	r3, IPSR
 8004bd4:	617b      	str	r3, [r7, #20]
  return(result);
 8004bd6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d17e      	bne.n	8004cda <osThreadNew+0x11a>
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d07b      	beq.n	8004cda <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004be2:	2380      	movs	r3, #128	@ 0x80
 8004be4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004be6:	2318      	movs	r3, #24
 8004be8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004bea:	2300      	movs	r3, #0
 8004bec:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004bee:	f04f 33ff 	mov.w	r3, #4294967295
 8004bf2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d045      	beq.n	8004c86 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d002      	beq.n	8004c08 <osThreadNew+0x48>
        name = attr->name;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	699b      	ldr	r3, [r3, #24]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d002      	beq.n	8004c16 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	699b      	ldr	r3, [r3, #24]
 8004c14:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004c16:	69fb      	ldr	r3, [r7, #28]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d008      	beq.n	8004c2e <osThreadNew+0x6e>
 8004c1c:	69fb      	ldr	r3, [r7, #28]
 8004c1e:	2b38      	cmp	r3, #56	@ 0x38
 8004c20:	d805      	bhi.n	8004c2e <osThreadNew+0x6e>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	f003 0301 	and.w	r3, r3, #1
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d001      	beq.n	8004c32 <osThreadNew+0x72>
        return (NULL);
 8004c2e:	2300      	movs	r3, #0
 8004c30:	e054      	b.n	8004cdc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	695b      	ldr	r3, [r3, #20]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d003      	beq.n	8004c42 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	695b      	ldr	r3, [r3, #20]
 8004c3e:	089b      	lsrs	r3, r3, #2
 8004c40:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d00e      	beq.n	8004c68 <osThreadNew+0xa8>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	2ba7      	cmp	r3, #167	@ 0xa7
 8004c50:	d90a      	bls.n	8004c68 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d006      	beq.n	8004c68 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	695b      	ldr	r3, [r3, #20]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d002      	beq.n	8004c68 <osThreadNew+0xa8>
        mem = 1;
 8004c62:	2301      	movs	r3, #1
 8004c64:	61bb      	str	r3, [r7, #24]
 8004c66:	e010      	b.n	8004c8a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d10c      	bne.n	8004c8a <osThreadNew+0xca>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	68db      	ldr	r3, [r3, #12]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d108      	bne.n	8004c8a <osThreadNew+0xca>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	691b      	ldr	r3, [r3, #16]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d104      	bne.n	8004c8a <osThreadNew+0xca>
          mem = 0;
 8004c80:	2300      	movs	r3, #0
 8004c82:	61bb      	str	r3, [r7, #24]
 8004c84:	e001      	b.n	8004c8a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004c86:	2300      	movs	r3, #0
 8004c88:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004c8a:	69bb      	ldr	r3, [r7, #24]
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d110      	bne.n	8004cb2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004c94:	687a      	ldr	r2, [r7, #4]
 8004c96:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004c98:	9202      	str	r2, [sp, #8]
 8004c9a:	9301      	str	r3, [sp, #4]
 8004c9c:	69fb      	ldr	r3, [r7, #28]
 8004c9e:	9300      	str	r3, [sp, #0]
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	6a3a      	ldr	r2, [r7, #32]
 8004ca4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004ca6:	68f8      	ldr	r0, [r7, #12]
 8004ca8:	f000 fe1a 	bl	80058e0 <xTaskCreateStatic>
 8004cac:	4603      	mov	r3, r0
 8004cae:	613b      	str	r3, [r7, #16]
 8004cb0:	e013      	b.n	8004cda <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004cb2:	69bb      	ldr	r3, [r7, #24]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d110      	bne.n	8004cda <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004cb8:	6a3b      	ldr	r3, [r7, #32]
 8004cba:	b29a      	uxth	r2, r3
 8004cbc:	f107 0310 	add.w	r3, r7, #16
 8004cc0:	9301      	str	r3, [sp, #4]
 8004cc2:	69fb      	ldr	r3, [r7, #28]
 8004cc4:	9300      	str	r3, [sp, #0]
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004cca:	68f8      	ldr	r0, [r7, #12]
 8004ccc:	f000 fe68 	bl	80059a0 <xTaskCreate>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d001      	beq.n	8004cda <osThreadNew+0x11a>
            hTask = NULL;
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004cda:	693b      	ldr	r3, [r7, #16]
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	3728      	adds	r7, #40	@ 0x28
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}

08004ce4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b084      	sub	sp, #16
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004cec:	f3ef 8305 	mrs	r3, IPSR
 8004cf0:	60bb      	str	r3, [r7, #8]
  return(result);
 8004cf2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d003      	beq.n	8004d00 <osDelay+0x1c>
    stat = osErrorISR;
 8004cf8:	f06f 0305 	mvn.w	r3, #5
 8004cfc:	60fb      	str	r3, [r7, #12]
 8004cfe:	e007      	b.n	8004d10 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004d00:	2300      	movs	r3, #0
 8004d02:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d002      	beq.n	8004d10 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f000 ffa6 	bl	8005c5c <vTaskDelay>
    }
  }

  return (stat);
 8004d10:	68fb      	ldr	r3, [r7, #12]
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	3710      	adds	r7, #16
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}
	...

08004d1c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004d1c:	b480      	push	{r7}
 8004d1e:	b085      	sub	sp, #20
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	60f8      	str	r0, [r7, #12]
 8004d24:	60b9      	str	r1, [r7, #8]
 8004d26:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	4a07      	ldr	r2, [pc, #28]	@ (8004d48 <vApplicationGetIdleTaskMemory+0x2c>)
 8004d2c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	4a06      	ldr	r2, [pc, #24]	@ (8004d4c <vApplicationGetIdleTaskMemory+0x30>)
 8004d32:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2280      	movs	r2, #128	@ 0x80
 8004d38:	601a      	str	r2, [r3, #0]
}
 8004d3a:	bf00      	nop
 8004d3c:	3714      	adds	r7, #20
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr
 8004d46:	bf00      	nop
 8004d48:	20000270 	.word	0x20000270
 8004d4c:	20000318 	.word	0x20000318

08004d50 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004d50:	b480      	push	{r7}
 8004d52:	b085      	sub	sp, #20
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	60f8      	str	r0, [r7, #12]
 8004d58:	60b9      	str	r1, [r7, #8]
 8004d5a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	4a07      	ldr	r2, [pc, #28]	@ (8004d7c <vApplicationGetTimerTaskMemory+0x2c>)
 8004d60:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	4a06      	ldr	r2, [pc, #24]	@ (8004d80 <vApplicationGetTimerTaskMemory+0x30>)
 8004d66:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004d6e:	601a      	str	r2, [r3, #0]
}
 8004d70:	bf00      	nop
 8004d72:	3714      	adds	r7, #20
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr
 8004d7c:	20000518 	.word	0x20000518
 8004d80:	200005c0 	.word	0x200005c0

08004d84 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004d84:	b480      	push	{r7}
 8004d86:	b083      	sub	sp, #12
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f103 0208 	add.w	r2, r3, #8
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	f04f 32ff 	mov.w	r2, #4294967295
 8004d9c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f103 0208 	add.w	r2, r3, #8
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	f103 0208 	add.w	r2, r3, #8
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2200      	movs	r2, #0
 8004db6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004db8:	bf00      	nop
 8004dba:	370c      	adds	r7, #12
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc2:	4770      	bx	lr

08004dc4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004dd2:	bf00      	nop
 8004dd4:	370c      	adds	r7, #12
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr

08004dde <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004dde:	b480      	push	{r7}
 8004de0:	b085      	sub	sp, #20
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
 8004de6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	68fa      	ldr	r2, [r7, #12]
 8004df2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	689a      	ldr	r2, [r3, #8]
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	683a      	ldr	r2, [r7, #0]
 8004e02:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	683a      	ldr	r2, [r7, #0]
 8004e08:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	1c5a      	adds	r2, r3, #1
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	601a      	str	r2, [r3, #0]
}
 8004e1a:	bf00      	nop
 8004e1c:	3714      	adds	r7, #20
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e24:	4770      	bx	lr

08004e26 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e26:	b480      	push	{r7}
 8004e28:	b085      	sub	sp, #20
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	6078      	str	r0, [r7, #4]
 8004e2e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e3c:	d103      	bne.n	8004e46 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	691b      	ldr	r3, [r3, #16]
 8004e42:	60fb      	str	r3, [r7, #12]
 8004e44:	e00c      	b.n	8004e60 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	3308      	adds	r3, #8
 8004e4a:	60fb      	str	r3, [r7, #12]
 8004e4c:	e002      	b.n	8004e54 <vListInsert+0x2e>
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	60fb      	str	r3, [r7, #12]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	68ba      	ldr	r2, [r7, #8]
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d2f6      	bcs.n	8004e4e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	685a      	ldr	r2, [r3, #4]
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	683a      	ldr	r2, [r7, #0]
 8004e6e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	68fa      	ldr	r2, [r7, #12]
 8004e74:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	683a      	ldr	r2, [r7, #0]
 8004e7a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	687a      	ldr	r2, [r7, #4]
 8004e80:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	1c5a      	adds	r2, r3, #1
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	601a      	str	r2, [r3, #0]
}
 8004e8c:	bf00      	nop
 8004e8e:	3714      	adds	r7, #20
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr

08004e98 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b085      	sub	sp, #20
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	691b      	ldr	r3, [r3, #16]
 8004ea4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	6892      	ldr	r2, [r2, #8]
 8004eae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	6852      	ldr	r2, [r2, #4]
 8004eb8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	687a      	ldr	r2, [r7, #4]
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d103      	bne.n	8004ecc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	689a      	ldr	r2, [r3, #8]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	1e5a      	subs	r2, r3, #1
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3714      	adds	r7, #20
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr

08004eec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b084      	sub	sp, #16
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
 8004ef4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d10b      	bne.n	8004f18 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f04:	f383 8811 	msr	BASEPRI, r3
 8004f08:	f3bf 8f6f 	isb	sy
 8004f0c:	f3bf 8f4f 	dsb	sy
 8004f10:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004f12:	bf00      	nop
 8004f14:	bf00      	nop
 8004f16:	e7fd      	b.n	8004f14 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004f18:	f002 f8a6 	bl	8007068 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f24:	68f9      	ldr	r1, [r7, #12]
 8004f26:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004f28:	fb01 f303 	mul.w	r3, r1, r3
 8004f2c:	441a      	add	r2, r3
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2200      	movs	r2, #0
 8004f36:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f48:	3b01      	subs	r3, #1
 8004f4a:	68f9      	ldr	r1, [r7, #12]
 8004f4c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004f4e:	fb01 f303 	mul.w	r3, r1, r3
 8004f52:	441a      	add	r2, r3
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	22ff      	movs	r2, #255	@ 0xff
 8004f5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	22ff      	movs	r2, #255	@ 0xff
 8004f64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d114      	bne.n	8004f98 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	691b      	ldr	r3, [r3, #16]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d01a      	beq.n	8004fac <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	3310      	adds	r3, #16
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f001 f942 	bl	8006204 <xTaskRemoveFromEventList>
 8004f80:	4603      	mov	r3, r0
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d012      	beq.n	8004fac <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004f86:	4b0d      	ldr	r3, [pc, #52]	@ (8004fbc <xQueueGenericReset+0xd0>)
 8004f88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f8c:	601a      	str	r2, [r3, #0]
 8004f8e:	f3bf 8f4f 	dsb	sy
 8004f92:	f3bf 8f6f 	isb	sy
 8004f96:	e009      	b.n	8004fac <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	3310      	adds	r3, #16
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f7ff fef1 	bl	8004d84 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	3324      	adds	r3, #36	@ 0x24
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f7ff feec 	bl	8004d84 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004fac:	f002 f88e 	bl	80070cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004fb0:	2301      	movs	r3, #1
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3710      	adds	r7, #16
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}
 8004fba:	bf00      	nop
 8004fbc:	e000ed04 	.word	0xe000ed04

08004fc0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b08e      	sub	sp, #56	@ 0x38
 8004fc4:	af02      	add	r7, sp, #8
 8004fc6:	60f8      	str	r0, [r7, #12]
 8004fc8:	60b9      	str	r1, [r7, #8]
 8004fca:	607a      	str	r2, [r7, #4]
 8004fcc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d10b      	bne.n	8004fec <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fd8:	f383 8811 	msr	BASEPRI, r3
 8004fdc:	f3bf 8f6f 	isb	sy
 8004fe0:	f3bf 8f4f 	dsb	sy
 8004fe4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004fe6:	bf00      	nop
 8004fe8:	bf00      	nop
 8004fea:	e7fd      	b.n	8004fe8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d10b      	bne.n	800500a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ff6:	f383 8811 	msr	BASEPRI, r3
 8004ffa:	f3bf 8f6f 	isb	sy
 8004ffe:	f3bf 8f4f 	dsb	sy
 8005002:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005004:	bf00      	nop
 8005006:	bf00      	nop
 8005008:	e7fd      	b.n	8005006 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d002      	beq.n	8005016 <xQueueGenericCreateStatic+0x56>
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d001      	beq.n	800501a <xQueueGenericCreateStatic+0x5a>
 8005016:	2301      	movs	r3, #1
 8005018:	e000      	b.n	800501c <xQueueGenericCreateStatic+0x5c>
 800501a:	2300      	movs	r3, #0
 800501c:	2b00      	cmp	r3, #0
 800501e:	d10b      	bne.n	8005038 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005024:	f383 8811 	msr	BASEPRI, r3
 8005028:	f3bf 8f6f 	isb	sy
 800502c:	f3bf 8f4f 	dsb	sy
 8005030:	623b      	str	r3, [r7, #32]
}
 8005032:	bf00      	nop
 8005034:	bf00      	nop
 8005036:	e7fd      	b.n	8005034 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d102      	bne.n	8005044 <xQueueGenericCreateStatic+0x84>
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d101      	bne.n	8005048 <xQueueGenericCreateStatic+0x88>
 8005044:	2301      	movs	r3, #1
 8005046:	e000      	b.n	800504a <xQueueGenericCreateStatic+0x8a>
 8005048:	2300      	movs	r3, #0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d10b      	bne.n	8005066 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800504e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005052:	f383 8811 	msr	BASEPRI, r3
 8005056:	f3bf 8f6f 	isb	sy
 800505a:	f3bf 8f4f 	dsb	sy
 800505e:	61fb      	str	r3, [r7, #28]
}
 8005060:	bf00      	nop
 8005062:	bf00      	nop
 8005064:	e7fd      	b.n	8005062 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005066:	2350      	movs	r3, #80	@ 0x50
 8005068:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	2b50      	cmp	r3, #80	@ 0x50
 800506e:	d00b      	beq.n	8005088 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005074:	f383 8811 	msr	BASEPRI, r3
 8005078:	f3bf 8f6f 	isb	sy
 800507c:	f3bf 8f4f 	dsb	sy
 8005080:	61bb      	str	r3, [r7, #24]
}
 8005082:	bf00      	nop
 8005084:	bf00      	nop
 8005086:	e7fd      	b.n	8005084 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005088:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800508e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005090:	2b00      	cmp	r3, #0
 8005092:	d00d      	beq.n	80050b0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005096:	2201      	movs	r2, #1
 8005098:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800509c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80050a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050a2:	9300      	str	r3, [sp, #0]
 80050a4:	4613      	mov	r3, r2
 80050a6:	687a      	ldr	r2, [r7, #4]
 80050a8:	68b9      	ldr	r1, [r7, #8]
 80050aa:	68f8      	ldr	r0, [r7, #12]
 80050ac:	f000 f805 	bl	80050ba <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80050b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3730      	adds	r7, #48	@ 0x30
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}

080050ba <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80050ba:	b580      	push	{r7, lr}
 80050bc:	b084      	sub	sp, #16
 80050be:	af00      	add	r7, sp, #0
 80050c0:	60f8      	str	r0, [r7, #12]
 80050c2:	60b9      	str	r1, [r7, #8]
 80050c4:	607a      	str	r2, [r7, #4]
 80050c6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d103      	bne.n	80050d6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80050ce:	69bb      	ldr	r3, [r7, #24]
 80050d0:	69ba      	ldr	r2, [r7, #24]
 80050d2:	601a      	str	r2, [r3, #0]
 80050d4:	e002      	b.n	80050dc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	687a      	ldr	r2, [r7, #4]
 80050da:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80050dc:	69bb      	ldr	r3, [r7, #24]
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80050e2:	69bb      	ldr	r3, [r7, #24]
 80050e4:	68ba      	ldr	r2, [r7, #8]
 80050e6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80050e8:	2101      	movs	r1, #1
 80050ea:	69b8      	ldr	r0, [r7, #24]
 80050ec:	f7ff fefe 	bl	8004eec <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80050f0:	69bb      	ldr	r3, [r7, #24]
 80050f2:	78fa      	ldrb	r2, [r7, #3]
 80050f4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80050f8:	bf00      	nop
 80050fa:	3710      	adds	r7, #16
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}

08005100 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b08e      	sub	sp, #56	@ 0x38
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	607a      	str	r2, [r7, #4]
 800510c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800510e:	2300      	movs	r3, #0
 8005110:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005118:	2b00      	cmp	r3, #0
 800511a:	d10b      	bne.n	8005134 <xQueueGenericSend+0x34>
	__asm volatile
 800511c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005120:	f383 8811 	msr	BASEPRI, r3
 8005124:	f3bf 8f6f 	isb	sy
 8005128:	f3bf 8f4f 	dsb	sy
 800512c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800512e:	bf00      	nop
 8005130:	bf00      	nop
 8005132:	e7fd      	b.n	8005130 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d103      	bne.n	8005142 <xQueueGenericSend+0x42>
 800513a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800513c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800513e:	2b00      	cmp	r3, #0
 8005140:	d101      	bne.n	8005146 <xQueueGenericSend+0x46>
 8005142:	2301      	movs	r3, #1
 8005144:	e000      	b.n	8005148 <xQueueGenericSend+0x48>
 8005146:	2300      	movs	r3, #0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d10b      	bne.n	8005164 <xQueueGenericSend+0x64>
	__asm volatile
 800514c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005150:	f383 8811 	msr	BASEPRI, r3
 8005154:	f3bf 8f6f 	isb	sy
 8005158:	f3bf 8f4f 	dsb	sy
 800515c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800515e:	bf00      	nop
 8005160:	bf00      	nop
 8005162:	e7fd      	b.n	8005160 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	2b02      	cmp	r3, #2
 8005168:	d103      	bne.n	8005172 <xQueueGenericSend+0x72>
 800516a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800516c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800516e:	2b01      	cmp	r3, #1
 8005170:	d101      	bne.n	8005176 <xQueueGenericSend+0x76>
 8005172:	2301      	movs	r3, #1
 8005174:	e000      	b.n	8005178 <xQueueGenericSend+0x78>
 8005176:	2300      	movs	r3, #0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d10b      	bne.n	8005194 <xQueueGenericSend+0x94>
	__asm volatile
 800517c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005180:	f383 8811 	msr	BASEPRI, r3
 8005184:	f3bf 8f6f 	isb	sy
 8005188:	f3bf 8f4f 	dsb	sy
 800518c:	623b      	str	r3, [r7, #32]
}
 800518e:	bf00      	nop
 8005190:	bf00      	nop
 8005192:	e7fd      	b.n	8005190 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005194:	f001 f9fc 	bl	8006590 <xTaskGetSchedulerState>
 8005198:	4603      	mov	r3, r0
 800519a:	2b00      	cmp	r3, #0
 800519c:	d102      	bne.n	80051a4 <xQueueGenericSend+0xa4>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d101      	bne.n	80051a8 <xQueueGenericSend+0xa8>
 80051a4:	2301      	movs	r3, #1
 80051a6:	e000      	b.n	80051aa <xQueueGenericSend+0xaa>
 80051a8:	2300      	movs	r3, #0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d10b      	bne.n	80051c6 <xQueueGenericSend+0xc6>
	__asm volatile
 80051ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051b2:	f383 8811 	msr	BASEPRI, r3
 80051b6:	f3bf 8f6f 	isb	sy
 80051ba:	f3bf 8f4f 	dsb	sy
 80051be:	61fb      	str	r3, [r7, #28]
}
 80051c0:	bf00      	nop
 80051c2:	bf00      	nop
 80051c4:	e7fd      	b.n	80051c2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80051c6:	f001 ff4f 	bl	8007068 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80051ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051d2:	429a      	cmp	r2, r3
 80051d4:	d302      	bcc.n	80051dc <xQueueGenericSend+0xdc>
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	2b02      	cmp	r3, #2
 80051da:	d129      	bne.n	8005230 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80051dc:	683a      	ldr	r2, [r7, #0]
 80051de:	68b9      	ldr	r1, [r7, #8]
 80051e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80051e2:	f000 fa0f 	bl	8005604 <prvCopyDataToQueue>
 80051e6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80051e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d010      	beq.n	8005212 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80051f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f2:	3324      	adds	r3, #36	@ 0x24
 80051f4:	4618      	mov	r0, r3
 80051f6:	f001 f805 	bl	8006204 <xTaskRemoveFromEventList>
 80051fa:	4603      	mov	r3, r0
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d013      	beq.n	8005228 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005200:	4b3f      	ldr	r3, [pc, #252]	@ (8005300 <xQueueGenericSend+0x200>)
 8005202:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005206:	601a      	str	r2, [r3, #0]
 8005208:	f3bf 8f4f 	dsb	sy
 800520c:	f3bf 8f6f 	isb	sy
 8005210:	e00a      	b.n	8005228 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005214:	2b00      	cmp	r3, #0
 8005216:	d007      	beq.n	8005228 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005218:	4b39      	ldr	r3, [pc, #228]	@ (8005300 <xQueueGenericSend+0x200>)
 800521a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800521e:	601a      	str	r2, [r3, #0]
 8005220:	f3bf 8f4f 	dsb	sy
 8005224:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005228:	f001 ff50 	bl	80070cc <vPortExitCritical>
				return pdPASS;
 800522c:	2301      	movs	r3, #1
 800522e:	e063      	b.n	80052f8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d103      	bne.n	800523e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005236:	f001 ff49 	bl	80070cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800523a:	2300      	movs	r3, #0
 800523c:	e05c      	b.n	80052f8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800523e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005240:	2b00      	cmp	r3, #0
 8005242:	d106      	bne.n	8005252 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005244:	f107 0314 	add.w	r3, r7, #20
 8005248:	4618      	mov	r0, r3
 800524a:	f001 f83f 	bl	80062cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800524e:	2301      	movs	r3, #1
 8005250:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005252:	f001 ff3b 	bl	80070cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005256:	f000 fda7 	bl	8005da8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800525a:	f001 ff05 	bl	8007068 <vPortEnterCritical>
 800525e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005260:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005264:	b25b      	sxtb	r3, r3
 8005266:	f1b3 3fff 	cmp.w	r3, #4294967295
 800526a:	d103      	bne.n	8005274 <xQueueGenericSend+0x174>
 800526c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800526e:	2200      	movs	r2, #0
 8005270:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005276:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800527a:	b25b      	sxtb	r3, r3
 800527c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005280:	d103      	bne.n	800528a <xQueueGenericSend+0x18a>
 8005282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005284:	2200      	movs	r2, #0
 8005286:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800528a:	f001 ff1f 	bl	80070cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800528e:	1d3a      	adds	r2, r7, #4
 8005290:	f107 0314 	add.w	r3, r7, #20
 8005294:	4611      	mov	r1, r2
 8005296:	4618      	mov	r0, r3
 8005298:	f001 f82e 	bl	80062f8 <xTaskCheckForTimeOut>
 800529c:	4603      	mov	r3, r0
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d124      	bne.n	80052ec <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80052a2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80052a4:	f000 faa6 	bl	80057f4 <prvIsQueueFull>
 80052a8:	4603      	mov	r3, r0
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d018      	beq.n	80052e0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80052ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b0:	3310      	adds	r3, #16
 80052b2:	687a      	ldr	r2, [r7, #4]
 80052b4:	4611      	mov	r1, r2
 80052b6:	4618      	mov	r0, r3
 80052b8:	f000 ff52 	bl	8006160 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80052bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80052be:	f000 fa31 	bl	8005724 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80052c2:	f000 fd7f 	bl	8005dc4 <xTaskResumeAll>
 80052c6:	4603      	mov	r3, r0
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	f47f af7c 	bne.w	80051c6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80052ce:	4b0c      	ldr	r3, [pc, #48]	@ (8005300 <xQueueGenericSend+0x200>)
 80052d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052d4:	601a      	str	r2, [r3, #0]
 80052d6:	f3bf 8f4f 	dsb	sy
 80052da:	f3bf 8f6f 	isb	sy
 80052de:	e772      	b.n	80051c6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80052e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80052e2:	f000 fa1f 	bl	8005724 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80052e6:	f000 fd6d 	bl	8005dc4 <xTaskResumeAll>
 80052ea:	e76c      	b.n	80051c6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80052ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80052ee:	f000 fa19 	bl	8005724 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80052f2:	f000 fd67 	bl	8005dc4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80052f6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	3738      	adds	r7, #56	@ 0x38
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}
 8005300:	e000ed04 	.word	0xe000ed04

08005304 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b090      	sub	sp, #64	@ 0x40
 8005308:	af00      	add	r7, sp, #0
 800530a:	60f8      	str	r0, [r7, #12]
 800530c:	60b9      	str	r1, [r7, #8]
 800530e:	607a      	str	r2, [r7, #4]
 8005310:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005318:	2b00      	cmp	r3, #0
 800531a:	d10b      	bne.n	8005334 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800531c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005320:	f383 8811 	msr	BASEPRI, r3
 8005324:	f3bf 8f6f 	isb	sy
 8005328:	f3bf 8f4f 	dsb	sy
 800532c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800532e:	bf00      	nop
 8005330:	bf00      	nop
 8005332:	e7fd      	b.n	8005330 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d103      	bne.n	8005342 <xQueueGenericSendFromISR+0x3e>
 800533a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800533c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800533e:	2b00      	cmp	r3, #0
 8005340:	d101      	bne.n	8005346 <xQueueGenericSendFromISR+0x42>
 8005342:	2301      	movs	r3, #1
 8005344:	e000      	b.n	8005348 <xQueueGenericSendFromISR+0x44>
 8005346:	2300      	movs	r3, #0
 8005348:	2b00      	cmp	r3, #0
 800534a:	d10b      	bne.n	8005364 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800534c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005350:	f383 8811 	msr	BASEPRI, r3
 8005354:	f3bf 8f6f 	isb	sy
 8005358:	f3bf 8f4f 	dsb	sy
 800535c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800535e:	bf00      	nop
 8005360:	bf00      	nop
 8005362:	e7fd      	b.n	8005360 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	2b02      	cmp	r3, #2
 8005368:	d103      	bne.n	8005372 <xQueueGenericSendFromISR+0x6e>
 800536a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800536c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800536e:	2b01      	cmp	r3, #1
 8005370:	d101      	bne.n	8005376 <xQueueGenericSendFromISR+0x72>
 8005372:	2301      	movs	r3, #1
 8005374:	e000      	b.n	8005378 <xQueueGenericSendFromISR+0x74>
 8005376:	2300      	movs	r3, #0
 8005378:	2b00      	cmp	r3, #0
 800537a:	d10b      	bne.n	8005394 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800537c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005380:	f383 8811 	msr	BASEPRI, r3
 8005384:	f3bf 8f6f 	isb	sy
 8005388:	f3bf 8f4f 	dsb	sy
 800538c:	623b      	str	r3, [r7, #32]
}
 800538e:	bf00      	nop
 8005390:	bf00      	nop
 8005392:	e7fd      	b.n	8005390 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005394:	f001 ff48 	bl	8007228 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005398:	f3ef 8211 	mrs	r2, BASEPRI
 800539c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053a0:	f383 8811 	msr	BASEPRI, r3
 80053a4:	f3bf 8f6f 	isb	sy
 80053a8:	f3bf 8f4f 	dsb	sy
 80053ac:	61fa      	str	r2, [r7, #28]
 80053ae:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80053b0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80053b2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80053b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053bc:	429a      	cmp	r2, r3
 80053be:	d302      	bcc.n	80053c6 <xQueueGenericSendFromISR+0xc2>
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	2b02      	cmp	r3, #2
 80053c4:	d12f      	bne.n	8005426 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80053c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80053cc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80053d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80053d6:	683a      	ldr	r2, [r7, #0]
 80053d8:	68b9      	ldr	r1, [r7, #8]
 80053da:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80053dc:	f000 f912 	bl	8005604 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80053e0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80053e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e8:	d112      	bne.n	8005410 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80053ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d016      	beq.n	8005420 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80053f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053f4:	3324      	adds	r3, #36	@ 0x24
 80053f6:	4618      	mov	r0, r3
 80053f8:	f000 ff04 	bl	8006204 <xTaskRemoveFromEventList>
 80053fc:	4603      	mov	r3, r0
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d00e      	beq.n	8005420 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d00b      	beq.n	8005420 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	601a      	str	r2, [r3, #0]
 800540e:	e007      	b.n	8005420 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005410:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005414:	3301      	adds	r3, #1
 8005416:	b2db      	uxtb	r3, r3
 8005418:	b25a      	sxtb	r2, r3
 800541a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800541c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005420:	2301      	movs	r3, #1
 8005422:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005424:	e001      	b.n	800542a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005426:	2300      	movs	r3, #0
 8005428:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800542a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800542c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005434:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005436:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005438:	4618      	mov	r0, r3
 800543a:	3740      	adds	r7, #64	@ 0x40
 800543c:	46bd      	mov	sp, r7
 800543e:	bd80      	pop	{r7, pc}

08005440 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b08c      	sub	sp, #48	@ 0x30
 8005444:	af00      	add	r7, sp, #0
 8005446:	60f8      	str	r0, [r7, #12]
 8005448:	60b9      	str	r1, [r7, #8]
 800544a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800544c:	2300      	movs	r3, #0
 800544e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005456:	2b00      	cmp	r3, #0
 8005458:	d10b      	bne.n	8005472 <xQueueReceive+0x32>
	__asm volatile
 800545a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800545e:	f383 8811 	msr	BASEPRI, r3
 8005462:	f3bf 8f6f 	isb	sy
 8005466:	f3bf 8f4f 	dsb	sy
 800546a:	623b      	str	r3, [r7, #32]
}
 800546c:	bf00      	nop
 800546e:	bf00      	nop
 8005470:	e7fd      	b.n	800546e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d103      	bne.n	8005480 <xQueueReceive+0x40>
 8005478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800547a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800547c:	2b00      	cmp	r3, #0
 800547e:	d101      	bne.n	8005484 <xQueueReceive+0x44>
 8005480:	2301      	movs	r3, #1
 8005482:	e000      	b.n	8005486 <xQueueReceive+0x46>
 8005484:	2300      	movs	r3, #0
 8005486:	2b00      	cmp	r3, #0
 8005488:	d10b      	bne.n	80054a2 <xQueueReceive+0x62>
	__asm volatile
 800548a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800548e:	f383 8811 	msr	BASEPRI, r3
 8005492:	f3bf 8f6f 	isb	sy
 8005496:	f3bf 8f4f 	dsb	sy
 800549a:	61fb      	str	r3, [r7, #28]
}
 800549c:	bf00      	nop
 800549e:	bf00      	nop
 80054a0:	e7fd      	b.n	800549e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80054a2:	f001 f875 	bl	8006590 <xTaskGetSchedulerState>
 80054a6:	4603      	mov	r3, r0
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d102      	bne.n	80054b2 <xQueueReceive+0x72>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d101      	bne.n	80054b6 <xQueueReceive+0x76>
 80054b2:	2301      	movs	r3, #1
 80054b4:	e000      	b.n	80054b8 <xQueueReceive+0x78>
 80054b6:	2300      	movs	r3, #0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d10b      	bne.n	80054d4 <xQueueReceive+0x94>
	__asm volatile
 80054bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054c0:	f383 8811 	msr	BASEPRI, r3
 80054c4:	f3bf 8f6f 	isb	sy
 80054c8:	f3bf 8f4f 	dsb	sy
 80054cc:	61bb      	str	r3, [r7, #24]
}
 80054ce:	bf00      	nop
 80054d0:	bf00      	nop
 80054d2:	e7fd      	b.n	80054d0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80054d4:	f001 fdc8 	bl	8007068 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80054d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054dc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80054de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d01f      	beq.n	8005524 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80054e4:	68b9      	ldr	r1, [r7, #8]
 80054e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054e8:	f000 f8f6 	bl	80056d8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80054ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ee:	1e5a      	subs	r2, r3, #1
 80054f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054f2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054f6:	691b      	ldr	r3, [r3, #16]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d00f      	beq.n	800551c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054fe:	3310      	adds	r3, #16
 8005500:	4618      	mov	r0, r3
 8005502:	f000 fe7f 	bl	8006204 <xTaskRemoveFromEventList>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d007      	beq.n	800551c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800550c:	4b3c      	ldr	r3, [pc, #240]	@ (8005600 <xQueueReceive+0x1c0>)
 800550e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005512:	601a      	str	r2, [r3, #0]
 8005514:	f3bf 8f4f 	dsb	sy
 8005518:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800551c:	f001 fdd6 	bl	80070cc <vPortExitCritical>
				return pdPASS;
 8005520:	2301      	movs	r3, #1
 8005522:	e069      	b.n	80055f8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d103      	bne.n	8005532 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800552a:	f001 fdcf 	bl	80070cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800552e:	2300      	movs	r3, #0
 8005530:	e062      	b.n	80055f8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005532:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005534:	2b00      	cmp	r3, #0
 8005536:	d106      	bne.n	8005546 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005538:	f107 0310 	add.w	r3, r7, #16
 800553c:	4618      	mov	r0, r3
 800553e:	f000 fec5 	bl	80062cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005542:	2301      	movs	r3, #1
 8005544:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005546:	f001 fdc1 	bl	80070cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800554a:	f000 fc2d 	bl	8005da8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800554e:	f001 fd8b 	bl	8007068 <vPortEnterCritical>
 8005552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005554:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005558:	b25b      	sxtb	r3, r3
 800555a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800555e:	d103      	bne.n	8005568 <xQueueReceive+0x128>
 8005560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005562:	2200      	movs	r2, #0
 8005564:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800556a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800556e:	b25b      	sxtb	r3, r3
 8005570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005574:	d103      	bne.n	800557e <xQueueReceive+0x13e>
 8005576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005578:	2200      	movs	r2, #0
 800557a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800557e:	f001 fda5 	bl	80070cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005582:	1d3a      	adds	r2, r7, #4
 8005584:	f107 0310 	add.w	r3, r7, #16
 8005588:	4611      	mov	r1, r2
 800558a:	4618      	mov	r0, r3
 800558c:	f000 feb4 	bl	80062f8 <xTaskCheckForTimeOut>
 8005590:	4603      	mov	r3, r0
 8005592:	2b00      	cmp	r3, #0
 8005594:	d123      	bne.n	80055de <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005596:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005598:	f000 f916 	bl	80057c8 <prvIsQueueEmpty>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d017      	beq.n	80055d2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80055a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055a4:	3324      	adds	r3, #36	@ 0x24
 80055a6:	687a      	ldr	r2, [r7, #4]
 80055a8:	4611      	mov	r1, r2
 80055aa:	4618      	mov	r0, r3
 80055ac:	f000 fdd8 	bl	8006160 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80055b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80055b2:	f000 f8b7 	bl	8005724 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80055b6:	f000 fc05 	bl	8005dc4 <xTaskResumeAll>
 80055ba:	4603      	mov	r3, r0
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d189      	bne.n	80054d4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80055c0:	4b0f      	ldr	r3, [pc, #60]	@ (8005600 <xQueueReceive+0x1c0>)
 80055c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055c6:	601a      	str	r2, [r3, #0]
 80055c8:	f3bf 8f4f 	dsb	sy
 80055cc:	f3bf 8f6f 	isb	sy
 80055d0:	e780      	b.n	80054d4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80055d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80055d4:	f000 f8a6 	bl	8005724 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80055d8:	f000 fbf4 	bl	8005dc4 <xTaskResumeAll>
 80055dc:	e77a      	b.n	80054d4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80055de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80055e0:	f000 f8a0 	bl	8005724 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80055e4:	f000 fbee 	bl	8005dc4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80055e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80055ea:	f000 f8ed 	bl	80057c8 <prvIsQueueEmpty>
 80055ee:	4603      	mov	r3, r0
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	f43f af6f 	beq.w	80054d4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80055f6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3730      	adds	r7, #48	@ 0x30
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}
 8005600:	e000ed04 	.word	0xe000ed04

08005604 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b086      	sub	sp, #24
 8005608:	af00      	add	r7, sp, #0
 800560a:	60f8      	str	r0, [r7, #12]
 800560c:	60b9      	str	r1, [r7, #8]
 800560e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005610:	2300      	movs	r3, #0
 8005612:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005618:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800561e:	2b00      	cmp	r3, #0
 8005620:	d10d      	bne.n	800563e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d14d      	bne.n	80056c6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	4618      	mov	r0, r3
 8005630:	f000 ffcc 	bl	80065cc <xTaskPriorityDisinherit>
 8005634:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2200      	movs	r2, #0
 800563a:	609a      	str	r2, [r3, #8]
 800563c:	e043      	b.n	80056c6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d119      	bne.n	8005678 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6858      	ldr	r0, [r3, #4]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800564c:	461a      	mov	r2, r3
 800564e:	68b9      	ldr	r1, [r7, #8]
 8005650:	f002 fae5 	bl	8007c1e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	685a      	ldr	r2, [r3, #4]
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800565c:	441a      	add	r2, r3
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	685a      	ldr	r2, [r3, #4]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	429a      	cmp	r2, r3
 800566c:	d32b      	bcc.n	80056c6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681a      	ldr	r2, [r3, #0]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	605a      	str	r2, [r3, #4]
 8005676:	e026      	b.n	80056c6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	68d8      	ldr	r0, [r3, #12]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005680:	461a      	mov	r2, r3
 8005682:	68b9      	ldr	r1, [r7, #8]
 8005684:	f002 facb 	bl	8007c1e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	68da      	ldr	r2, [r3, #12]
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005690:	425b      	negs	r3, r3
 8005692:	441a      	add	r2, r3
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	68da      	ldr	r2, [r3, #12]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d207      	bcs.n	80056b4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	689a      	ldr	r2, [r3, #8]
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ac:	425b      	negs	r3, r3
 80056ae:	441a      	add	r2, r3
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2b02      	cmp	r3, #2
 80056b8:	d105      	bne.n	80056c6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d002      	beq.n	80056c6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	3b01      	subs	r3, #1
 80056c4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	1c5a      	adds	r2, r3, #1
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80056ce:	697b      	ldr	r3, [r7, #20]
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	3718      	adds	r7, #24
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}

080056d8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b082      	sub	sp, #8
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
 80056e0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d018      	beq.n	800571c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	68da      	ldr	r2, [r3, #12]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056f2:	441a      	add	r2, r3
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	68da      	ldr	r2, [r3, #12]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	429a      	cmp	r2, r3
 8005702:	d303      	bcc.n	800570c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	68d9      	ldr	r1, [r3, #12]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005714:	461a      	mov	r2, r3
 8005716:	6838      	ldr	r0, [r7, #0]
 8005718:	f002 fa81 	bl	8007c1e <memcpy>
	}
}
 800571c:	bf00      	nop
 800571e:	3708      	adds	r7, #8
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}

08005724 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b084      	sub	sp, #16
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800572c:	f001 fc9c 	bl	8007068 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005736:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005738:	e011      	b.n	800575e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800573e:	2b00      	cmp	r3, #0
 8005740:	d012      	beq.n	8005768 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	3324      	adds	r3, #36	@ 0x24
 8005746:	4618      	mov	r0, r3
 8005748:	f000 fd5c 	bl	8006204 <xTaskRemoveFromEventList>
 800574c:	4603      	mov	r3, r0
 800574e:	2b00      	cmp	r3, #0
 8005750:	d001      	beq.n	8005756 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005752:	f000 fe35 	bl	80063c0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005756:	7bfb      	ldrb	r3, [r7, #15]
 8005758:	3b01      	subs	r3, #1
 800575a:	b2db      	uxtb	r3, r3
 800575c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800575e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005762:	2b00      	cmp	r3, #0
 8005764:	dce9      	bgt.n	800573a <prvUnlockQueue+0x16>
 8005766:	e000      	b.n	800576a <prvUnlockQueue+0x46>
					break;
 8005768:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	22ff      	movs	r2, #255	@ 0xff
 800576e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005772:	f001 fcab 	bl	80070cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005776:	f001 fc77 	bl	8007068 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005780:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005782:	e011      	b.n	80057a8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	691b      	ldr	r3, [r3, #16]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d012      	beq.n	80057b2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	3310      	adds	r3, #16
 8005790:	4618      	mov	r0, r3
 8005792:	f000 fd37 	bl	8006204 <xTaskRemoveFromEventList>
 8005796:	4603      	mov	r3, r0
 8005798:	2b00      	cmp	r3, #0
 800579a:	d001      	beq.n	80057a0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800579c:	f000 fe10 	bl	80063c0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80057a0:	7bbb      	ldrb	r3, [r7, #14]
 80057a2:	3b01      	subs	r3, #1
 80057a4:	b2db      	uxtb	r3, r3
 80057a6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80057a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	dce9      	bgt.n	8005784 <prvUnlockQueue+0x60>
 80057b0:	e000      	b.n	80057b4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80057b2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	22ff      	movs	r2, #255	@ 0xff
 80057b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80057bc:	f001 fc86 	bl	80070cc <vPortExitCritical>
}
 80057c0:	bf00      	nop
 80057c2:	3710      	adds	r7, #16
 80057c4:	46bd      	mov	sp, r7
 80057c6:	bd80      	pop	{r7, pc}

080057c8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b084      	sub	sp, #16
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80057d0:	f001 fc4a 	bl	8007068 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d102      	bne.n	80057e2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80057dc:	2301      	movs	r3, #1
 80057de:	60fb      	str	r3, [r7, #12]
 80057e0:	e001      	b.n	80057e6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80057e2:	2300      	movs	r3, #0
 80057e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80057e6:	f001 fc71 	bl	80070cc <vPortExitCritical>

	return xReturn;
 80057ea:	68fb      	ldr	r3, [r7, #12]
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	3710      	adds	r7, #16
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}

080057f4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b084      	sub	sp, #16
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80057fc:	f001 fc34 	bl	8007068 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005808:	429a      	cmp	r2, r3
 800580a:	d102      	bne.n	8005812 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800580c:	2301      	movs	r3, #1
 800580e:	60fb      	str	r3, [r7, #12]
 8005810:	e001      	b.n	8005816 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005812:	2300      	movs	r3, #0
 8005814:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005816:	f001 fc59 	bl	80070cc <vPortExitCritical>

	return xReturn;
 800581a:	68fb      	ldr	r3, [r7, #12]
}
 800581c:	4618      	mov	r0, r3
 800581e:	3710      	adds	r7, #16
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}

08005824 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005824:	b480      	push	{r7}
 8005826:	b085      	sub	sp, #20
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800582e:	2300      	movs	r3, #0
 8005830:	60fb      	str	r3, [r7, #12]
 8005832:	e014      	b.n	800585e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005834:	4a0f      	ldr	r2, [pc, #60]	@ (8005874 <vQueueAddToRegistry+0x50>)
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d10b      	bne.n	8005858 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005840:	490c      	ldr	r1, [pc, #48]	@ (8005874 <vQueueAddToRegistry+0x50>)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	683a      	ldr	r2, [r7, #0]
 8005846:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800584a:	4a0a      	ldr	r2, [pc, #40]	@ (8005874 <vQueueAddToRegistry+0x50>)
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	00db      	lsls	r3, r3, #3
 8005850:	4413      	add	r3, r2
 8005852:	687a      	ldr	r2, [r7, #4]
 8005854:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005856:	e006      	b.n	8005866 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	3301      	adds	r3, #1
 800585c:	60fb      	str	r3, [r7, #12]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2b07      	cmp	r3, #7
 8005862:	d9e7      	bls.n	8005834 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005864:	bf00      	nop
 8005866:	bf00      	nop
 8005868:	3714      	adds	r7, #20
 800586a:	46bd      	mov	sp, r7
 800586c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005870:	4770      	bx	lr
 8005872:	bf00      	nop
 8005874:	200009c0 	.word	0x200009c0

08005878 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005878:	b580      	push	{r7, lr}
 800587a:	b086      	sub	sp, #24
 800587c:	af00      	add	r7, sp, #0
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	60b9      	str	r1, [r7, #8]
 8005882:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005888:	f001 fbee 	bl	8007068 <vPortEnterCritical>
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005892:	b25b      	sxtb	r3, r3
 8005894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005898:	d103      	bne.n	80058a2 <vQueueWaitForMessageRestricted+0x2a>
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	2200      	movs	r2, #0
 800589e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80058a8:	b25b      	sxtb	r3, r3
 80058aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ae:	d103      	bne.n	80058b8 <vQueueWaitForMessageRestricted+0x40>
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	2200      	movs	r2, #0
 80058b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80058b8:	f001 fc08 	bl	80070cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d106      	bne.n	80058d2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	3324      	adds	r3, #36	@ 0x24
 80058c8:	687a      	ldr	r2, [r7, #4]
 80058ca:	68b9      	ldr	r1, [r7, #8]
 80058cc:	4618      	mov	r0, r3
 80058ce:	f000 fc6d 	bl	80061ac <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80058d2:	6978      	ldr	r0, [r7, #20]
 80058d4:	f7ff ff26 	bl	8005724 <prvUnlockQueue>
	}
 80058d8:	bf00      	nop
 80058da:	3718      	adds	r7, #24
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}

080058e0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b08e      	sub	sp, #56	@ 0x38
 80058e4:	af04      	add	r7, sp, #16
 80058e6:	60f8      	str	r0, [r7, #12]
 80058e8:	60b9      	str	r1, [r7, #8]
 80058ea:	607a      	str	r2, [r7, #4]
 80058ec:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80058ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d10b      	bne.n	800590c <xTaskCreateStatic+0x2c>
	__asm volatile
 80058f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058f8:	f383 8811 	msr	BASEPRI, r3
 80058fc:	f3bf 8f6f 	isb	sy
 8005900:	f3bf 8f4f 	dsb	sy
 8005904:	623b      	str	r3, [r7, #32]
}
 8005906:	bf00      	nop
 8005908:	bf00      	nop
 800590a:	e7fd      	b.n	8005908 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800590c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800590e:	2b00      	cmp	r3, #0
 8005910:	d10b      	bne.n	800592a <xTaskCreateStatic+0x4a>
	__asm volatile
 8005912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005916:	f383 8811 	msr	BASEPRI, r3
 800591a:	f3bf 8f6f 	isb	sy
 800591e:	f3bf 8f4f 	dsb	sy
 8005922:	61fb      	str	r3, [r7, #28]
}
 8005924:	bf00      	nop
 8005926:	bf00      	nop
 8005928:	e7fd      	b.n	8005926 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800592a:	23a8      	movs	r3, #168	@ 0xa8
 800592c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	2ba8      	cmp	r3, #168	@ 0xa8
 8005932:	d00b      	beq.n	800594c <xTaskCreateStatic+0x6c>
	__asm volatile
 8005934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005938:	f383 8811 	msr	BASEPRI, r3
 800593c:	f3bf 8f6f 	isb	sy
 8005940:	f3bf 8f4f 	dsb	sy
 8005944:	61bb      	str	r3, [r7, #24]
}
 8005946:	bf00      	nop
 8005948:	bf00      	nop
 800594a:	e7fd      	b.n	8005948 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800594c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800594e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005950:	2b00      	cmp	r3, #0
 8005952:	d01e      	beq.n	8005992 <xTaskCreateStatic+0xb2>
 8005954:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005956:	2b00      	cmp	r3, #0
 8005958:	d01b      	beq.n	8005992 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800595a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800595c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800595e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005960:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005962:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005966:	2202      	movs	r2, #2
 8005968:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800596c:	2300      	movs	r3, #0
 800596e:	9303      	str	r3, [sp, #12]
 8005970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005972:	9302      	str	r3, [sp, #8]
 8005974:	f107 0314 	add.w	r3, r7, #20
 8005978:	9301      	str	r3, [sp, #4]
 800597a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800597c:	9300      	str	r3, [sp, #0]
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	68b9      	ldr	r1, [r7, #8]
 8005984:	68f8      	ldr	r0, [r7, #12]
 8005986:	f000 f851 	bl	8005a2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800598a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800598c:	f000 f8f6 	bl	8005b7c <prvAddNewTaskToReadyList>
 8005990:	e001      	b.n	8005996 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005992:	2300      	movs	r3, #0
 8005994:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005996:	697b      	ldr	r3, [r7, #20]
	}
 8005998:	4618      	mov	r0, r3
 800599a:	3728      	adds	r7, #40	@ 0x28
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}

080059a0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b08c      	sub	sp, #48	@ 0x30
 80059a4:	af04      	add	r7, sp, #16
 80059a6:	60f8      	str	r0, [r7, #12]
 80059a8:	60b9      	str	r1, [r7, #8]
 80059aa:	603b      	str	r3, [r7, #0]
 80059ac:	4613      	mov	r3, r2
 80059ae:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80059b0:	88fb      	ldrh	r3, [r7, #6]
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	4618      	mov	r0, r3
 80059b6:	f001 fc79 	bl	80072ac <pvPortMalloc>
 80059ba:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d00e      	beq.n	80059e0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80059c2:	20a8      	movs	r0, #168	@ 0xa8
 80059c4:	f001 fc72 	bl	80072ac <pvPortMalloc>
 80059c8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80059ca:	69fb      	ldr	r3, [r7, #28]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d003      	beq.n	80059d8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80059d0:	69fb      	ldr	r3, [r7, #28]
 80059d2:	697a      	ldr	r2, [r7, #20]
 80059d4:	631a      	str	r2, [r3, #48]	@ 0x30
 80059d6:	e005      	b.n	80059e4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80059d8:	6978      	ldr	r0, [r7, #20]
 80059da:	f001 fd35 	bl	8007448 <vPortFree>
 80059de:	e001      	b.n	80059e4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80059e0:	2300      	movs	r3, #0
 80059e2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80059e4:	69fb      	ldr	r3, [r7, #28]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d017      	beq.n	8005a1a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80059ea:	69fb      	ldr	r3, [r7, #28]
 80059ec:	2200      	movs	r2, #0
 80059ee:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80059f2:	88fa      	ldrh	r2, [r7, #6]
 80059f4:	2300      	movs	r3, #0
 80059f6:	9303      	str	r3, [sp, #12]
 80059f8:	69fb      	ldr	r3, [r7, #28]
 80059fa:	9302      	str	r3, [sp, #8]
 80059fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059fe:	9301      	str	r3, [sp, #4]
 8005a00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a02:	9300      	str	r3, [sp, #0]
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	68b9      	ldr	r1, [r7, #8]
 8005a08:	68f8      	ldr	r0, [r7, #12]
 8005a0a:	f000 f80f 	bl	8005a2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a0e:	69f8      	ldr	r0, [r7, #28]
 8005a10:	f000 f8b4 	bl	8005b7c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005a14:	2301      	movs	r3, #1
 8005a16:	61bb      	str	r3, [r7, #24]
 8005a18:	e002      	b.n	8005a20 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a1e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005a20:	69bb      	ldr	r3, [r7, #24]
	}
 8005a22:	4618      	mov	r0, r3
 8005a24:	3720      	adds	r7, #32
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}
	...

08005a2c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b088      	sub	sp, #32
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	60f8      	str	r0, [r7, #12]
 8005a34:	60b9      	str	r1, [r7, #8]
 8005a36:	607a      	str	r2, [r7, #4]
 8005a38:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a3c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	009b      	lsls	r3, r3, #2
 8005a42:	461a      	mov	r2, r3
 8005a44:	21a5      	movs	r1, #165	@ 0xa5
 8005a46:	f001 ffac 	bl	80079a2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005a54:	3b01      	subs	r3, #1
 8005a56:	009b      	lsls	r3, r3, #2
 8005a58:	4413      	add	r3, r2
 8005a5a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005a5c:	69bb      	ldr	r3, [r7, #24]
 8005a5e:	f023 0307 	bic.w	r3, r3, #7
 8005a62:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005a64:	69bb      	ldr	r3, [r7, #24]
 8005a66:	f003 0307 	and.w	r3, r3, #7
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d00b      	beq.n	8005a86 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a72:	f383 8811 	msr	BASEPRI, r3
 8005a76:	f3bf 8f6f 	isb	sy
 8005a7a:	f3bf 8f4f 	dsb	sy
 8005a7e:	617b      	str	r3, [r7, #20]
}
 8005a80:	bf00      	nop
 8005a82:	bf00      	nop
 8005a84:	e7fd      	b.n	8005a82 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d01f      	beq.n	8005acc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	61fb      	str	r3, [r7, #28]
 8005a90:	e012      	b.n	8005ab8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005a92:	68ba      	ldr	r2, [r7, #8]
 8005a94:	69fb      	ldr	r3, [r7, #28]
 8005a96:	4413      	add	r3, r2
 8005a98:	7819      	ldrb	r1, [r3, #0]
 8005a9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a9c:	69fb      	ldr	r3, [r7, #28]
 8005a9e:	4413      	add	r3, r2
 8005aa0:	3334      	adds	r3, #52	@ 0x34
 8005aa2:	460a      	mov	r2, r1
 8005aa4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005aa6:	68ba      	ldr	r2, [r7, #8]
 8005aa8:	69fb      	ldr	r3, [r7, #28]
 8005aaa:	4413      	add	r3, r2
 8005aac:	781b      	ldrb	r3, [r3, #0]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d006      	beq.n	8005ac0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005ab2:	69fb      	ldr	r3, [r7, #28]
 8005ab4:	3301      	adds	r3, #1
 8005ab6:	61fb      	str	r3, [r7, #28]
 8005ab8:	69fb      	ldr	r3, [r7, #28]
 8005aba:	2b0f      	cmp	r3, #15
 8005abc:	d9e9      	bls.n	8005a92 <prvInitialiseNewTask+0x66>
 8005abe:	e000      	b.n	8005ac2 <prvInitialiseNewTask+0x96>
			{
				break;
 8005ac0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005aca:	e003      	b.n	8005ad4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005acc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ace:	2200      	movs	r2, #0
 8005ad0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005ad4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ad6:	2b37      	cmp	r3, #55	@ 0x37
 8005ad8:	d901      	bls.n	8005ade <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005ada:	2337      	movs	r3, #55	@ 0x37
 8005adc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ae2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ae8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aec:	2200      	movs	r2, #0
 8005aee:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af2:	3304      	adds	r3, #4
 8005af4:	4618      	mov	r0, r3
 8005af6:	f7ff f965 	bl	8004dc4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005afc:	3318      	adds	r3, #24
 8005afe:	4618      	mov	r0, r3
 8005b00:	f7ff f960 	bl	8004dc4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b08:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b0c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b12:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b18:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b24:	2200      	movs	r2, #0
 8005b26:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b2c:	3354      	adds	r3, #84	@ 0x54
 8005b2e:	224c      	movs	r2, #76	@ 0x4c
 8005b30:	2100      	movs	r1, #0
 8005b32:	4618      	mov	r0, r3
 8005b34:	f001 ff35 	bl	80079a2 <memset>
 8005b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b3a:	4a0d      	ldr	r2, [pc, #52]	@ (8005b70 <prvInitialiseNewTask+0x144>)
 8005b3c:	659a      	str	r2, [r3, #88]	@ 0x58
 8005b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b40:	4a0c      	ldr	r2, [pc, #48]	@ (8005b74 <prvInitialiseNewTask+0x148>)
 8005b42:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b46:	4a0c      	ldr	r2, [pc, #48]	@ (8005b78 <prvInitialiseNewTask+0x14c>)
 8005b48:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005b4a:	683a      	ldr	r2, [r7, #0]
 8005b4c:	68f9      	ldr	r1, [r7, #12]
 8005b4e:	69b8      	ldr	r0, [r7, #24]
 8005b50:	f001 f95a 	bl	8006e08 <pxPortInitialiseStack>
 8005b54:	4602      	mov	r2, r0
 8005b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b58:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005b5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d002      	beq.n	8005b66 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b66:	bf00      	nop
 8005b68:	3720      	adds	r7, #32
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}
 8005b6e:	bf00      	nop
 8005b70:	20004c54 	.word	0x20004c54
 8005b74:	20004cbc 	.word	0x20004cbc
 8005b78:	20004d24 	.word	0x20004d24

08005b7c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b082      	sub	sp, #8
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005b84:	f001 fa70 	bl	8007068 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005b88:	4b2d      	ldr	r3, [pc, #180]	@ (8005c40 <prvAddNewTaskToReadyList+0xc4>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	3301      	adds	r3, #1
 8005b8e:	4a2c      	ldr	r2, [pc, #176]	@ (8005c40 <prvAddNewTaskToReadyList+0xc4>)
 8005b90:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005b92:	4b2c      	ldr	r3, [pc, #176]	@ (8005c44 <prvAddNewTaskToReadyList+0xc8>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d109      	bne.n	8005bae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005b9a:	4a2a      	ldr	r2, [pc, #168]	@ (8005c44 <prvAddNewTaskToReadyList+0xc8>)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005ba0:	4b27      	ldr	r3, [pc, #156]	@ (8005c40 <prvAddNewTaskToReadyList+0xc4>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d110      	bne.n	8005bca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005ba8:	f000 fc2e 	bl	8006408 <prvInitialiseTaskLists>
 8005bac:	e00d      	b.n	8005bca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005bae:	4b26      	ldr	r3, [pc, #152]	@ (8005c48 <prvAddNewTaskToReadyList+0xcc>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d109      	bne.n	8005bca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005bb6:	4b23      	ldr	r3, [pc, #140]	@ (8005c44 <prvAddNewTaskToReadyList+0xc8>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d802      	bhi.n	8005bca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005bc4:	4a1f      	ldr	r2, [pc, #124]	@ (8005c44 <prvAddNewTaskToReadyList+0xc8>)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005bca:	4b20      	ldr	r3, [pc, #128]	@ (8005c4c <prvAddNewTaskToReadyList+0xd0>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	3301      	adds	r3, #1
 8005bd0:	4a1e      	ldr	r2, [pc, #120]	@ (8005c4c <prvAddNewTaskToReadyList+0xd0>)
 8005bd2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005bd4:	4b1d      	ldr	r3, [pc, #116]	@ (8005c4c <prvAddNewTaskToReadyList+0xd0>)
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005be0:	4b1b      	ldr	r3, [pc, #108]	@ (8005c50 <prvAddNewTaskToReadyList+0xd4>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d903      	bls.n	8005bf0 <prvAddNewTaskToReadyList+0x74>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bec:	4a18      	ldr	r2, [pc, #96]	@ (8005c50 <prvAddNewTaskToReadyList+0xd4>)
 8005bee:	6013      	str	r3, [r2, #0]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bf4:	4613      	mov	r3, r2
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	4413      	add	r3, r2
 8005bfa:	009b      	lsls	r3, r3, #2
 8005bfc:	4a15      	ldr	r2, [pc, #84]	@ (8005c54 <prvAddNewTaskToReadyList+0xd8>)
 8005bfe:	441a      	add	r2, r3
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	3304      	adds	r3, #4
 8005c04:	4619      	mov	r1, r3
 8005c06:	4610      	mov	r0, r2
 8005c08:	f7ff f8e9 	bl	8004dde <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005c0c:	f001 fa5e 	bl	80070cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005c10:	4b0d      	ldr	r3, [pc, #52]	@ (8005c48 <prvAddNewTaskToReadyList+0xcc>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d00e      	beq.n	8005c36 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005c18:	4b0a      	ldr	r3, [pc, #40]	@ (8005c44 <prvAddNewTaskToReadyList+0xc8>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d207      	bcs.n	8005c36 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005c26:	4b0c      	ldr	r3, [pc, #48]	@ (8005c58 <prvAddNewTaskToReadyList+0xdc>)
 8005c28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c2c:	601a      	str	r2, [r3, #0]
 8005c2e:	f3bf 8f4f 	dsb	sy
 8005c32:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c36:	bf00      	nop
 8005c38:	3708      	adds	r7, #8
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bd80      	pop	{r7, pc}
 8005c3e:	bf00      	nop
 8005c40:	20000ed4 	.word	0x20000ed4
 8005c44:	20000a00 	.word	0x20000a00
 8005c48:	20000ee0 	.word	0x20000ee0
 8005c4c:	20000ef0 	.word	0x20000ef0
 8005c50:	20000edc 	.word	0x20000edc
 8005c54:	20000a04 	.word	0x20000a04
 8005c58:	e000ed04 	.word	0xe000ed04

08005c5c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b084      	sub	sp, #16
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005c64:	2300      	movs	r3, #0
 8005c66:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d018      	beq.n	8005ca0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005c6e:	4b14      	ldr	r3, [pc, #80]	@ (8005cc0 <vTaskDelay+0x64>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d00b      	beq.n	8005c8e <vTaskDelay+0x32>
	__asm volatile
 8005c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c7a:	f383 8811 	msr	BASEPRI, r3
 8005c7e:	f3bf 8f6f 	isb	sy
 8005c82:	f3bf 8f4f 	dsb	sy
 8005c86:	60bb      	str	r3, [r7, #8]
}
 8005c88:	bf00      	nop
 8005c8a:	bf00      	nop
 8005c8c:	e7fd      	b.n	8005c8a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005c8e:	f000 f88b 	bl	8005da8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005c92:	2100      	movs	r1, #0
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f000 fd09 	bl	80066ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005c9a:	f000 f893 	bl	8005dc4 <xTaskResumeAll>
 8005c9e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d107      	bne.n	8005cb6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005ca6:	4b07      	ldr	r3, [pc, #28]	@ (8005cc4 <vTaskDelay+0x68>)
 8005ca8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cac:	601a      	str	r2, [r3, #0]
 8005cae:	f3bf 8f4f 	dsb	sy
 8005cb2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005cb6:	bf00      	nop
 8005cb8:	3710      	adds	r7, #16
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}
 8005cbe:	bf00      	nop
 8005cc0:	20000efc 	.word	0x20000efc
 8005cc4:	e000ed04 	.word	0xe000ed04

08005cc8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b08a      	sub	sp, #40	@ 0x28
 8005ccc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005cd6:	463a      	mov	r2, r7
 8005cd8:	1d39      	adds	r1, r7, #4
 8005cda:	f107 0308 	add.w	r3, r7, #8
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f7ff f81c 	bl	8004d1c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005ce4:	6839      	ldr	r1, [r7, #0]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	68ba      	ldr	r2, [r7, #8]
 8005cea:	9202      	str	r2, [sp, #8]
 8005cec:	9301      	str	r3, [sp, #4]
 8005cee:	2300      	movs	r3, #0
 8005cf0:	9300      	str	r3, [sp, #0]
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	460a      	mov	r2, r1
 8005cf6:	4924      	ldr	r1, [pc, #144]	@ (8005d88 <vTaskStartScheduler+0xc0>)
 8005cf8:	4824      	ldr	r0, [pc, #144]	@ (8005d8c <vTaskStartScheduler+0xc4>)
 8005cfa:	f7ff fdf1 	bl	80058e0 <xTaskCreateStatic>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	4a23      	ldr	r2, [pc, #140]	@ (8005d90 <vTaskStartScheduler+0xc8>)
 8005d02:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005d04:	4b22      	ldr	r3, [pc, #136]	@ (8005d90 <vTaskStartScheduler+0xc8>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d002      	beq.n	8005d12 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	617b      	str	r3, [r7, #20]
 8005d10:	e001      	b.n	8005d16 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005d12:	2300      	movs	r3, #0
 8005d14:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d102      	bne.n	8005d22 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005d1c:	f000 fd1a 	bl	8006754 <xTimerCreateTimerTask>
 8005d20:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d11b      	bne.n	8005d60 <vTaskStartScheduler+0x98>
	__asm volatile
 8005d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d2c:	f383 8811 	msr	BASEPRI, r3
 8005d30:	f3bf 8f6f 	isb	sy
 8005d34:	f3bf 8f4f 	dsb	sy
 8005d38:	613b      	str	r3, [r7, #16]
}
 8005d3a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005d3c:	4b15      	ldr	r3, [pc, #84]	@ (8005d94 <vTaskStartScheduler+0xcc>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	3354      	adds	r3, #84	@ 0x54
 8005d42:	4a15      	ldr	r2, [pc, #84]	@ (8005d98 <vTaskStartScheduler+0xd0>)
 8005d44:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005d46:	4b15      	ldr	r3, [pc, #84]	@ (8005d9c <vTaskStartScheduler+0xd4>)
 8005d48:	f04f 32ff 	mov.w	r2, #4294967295
 8005d4c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005d4e:	4b14      	ldr	r3, [pc, #80]	@ (8005da0 <vTaskStartScheduler+0xd8>)
 8005d50:	2201      	movs	r2, #1
 8005d52:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005d54:	4b13      	ldr	r3, [pc, #76]	@ (8005da4 <vTaskStartScheduler+0xdc>)
 8005d56:	2200      	movs	r2, #0
 8005d58:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005d5a:	f001 f8e1 	bl	8006f20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005d5e:	e00f      	b.n	8005d80 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d66:	d10b      	bne.n	8005d80 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d6c:	f383 8811 	msr	BASEPRI, r3
 8005d70:	f3bf 8f6f 	isb	sy
 8005d74:	f3bf 8f4f 	dsb	sy
 8005d78:	60fb      	str	r3, [r7, #12]
}
 8005d7a:	bf00      	nop
 8005d7c:	bf00      	nop
 8005d7e:	e7fd      	b.n	8005d7c <vTaskStartScheduler+0xb4>
}
 8005d80:	bf00      	nop
 8005d82:	3718      	adds	r7, #24
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	080088ac 	.word	0x080088ac
 8005d8c:	080063d9 	.word	0x080063d9
 8005d90:	20000ef8 	.word	0x20000ef8
 8005d94:	20000a00 	.word	0x20000a00
 8005d98:	20000024 	.word	0x20000024
 8005d9c:	20000ef4 	.word	0x20000ef4
 8005da0:	20000ee0 	.word	0x20000ee0
 8005da4:	20000ed8 	.word	0x20000ed8

08005da8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005da8:	b480      	push	{r7}
 8005daa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005dac:	4b04      	ldr	r3, [pc, #16]	@ (8005dc0 <vTaskSuspendAll+0x18>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	3301      	adds	r3, #1
 8005db2:	4a03      	ldr	r2, [pc, #12]	@ (8005dc0 <vTaskSuspendAll+0x18>)
 8005db4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005db6:	bf00      	nop
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr
 8005dc0:	20000efc 	.word	0x20000efc

08005dc4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005dd2:	4b42      	ldr	r3, [pc, #264]	@ (8005edc <xTaskResumeAll+0x118>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d10b      	bne.n	8005df2 <xTaskResumeAll+0x2e>
	__asm volatile
 8005dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dde:	f383 8811 	msr	BASEPRI, r3
 8005de2:	f3bf 8f6f 	isb	sy
 8005de6:	f3bf 8f4f 	dsb	sy
 8005dea:	603b      	str	r3, [r7, #0]
}
 8005dec:	bf00      	nop
 8005dee:	bf00      	nop
 8005df0:	e7fd      	b.n	8005dee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005df2:	f001 f939 	bl	8007068 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005df6:	4b39      	ldr	r3, [pc, #228]	@ (8005edc <xTaskResumeAll+0x118>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	3b01      	subs	r3, #1
 8005dfc:	4a37      	ldr	r2, [pc, #220]	@ (8005edc <xTaskResumeAll+0x118>)
 8005dfe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e00:	4b36      	ldr	r3, [pc, #216]	@ (8005edc <xTaskResumeAll+0x118>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d162      	bne.n	8005ece <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005e08:	4b35      	ldr	r3, [pc, #212]	@ (8005ee0 <xTaskResumeAll+0x11c>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d05e      	beq.n	8005ece <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e10:	e02f      	b.n	8005e72 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e12:	4b34      	ldr	r3, [pc, #208]	@ (8005ee4 <xTaskResumeAll+0x120>)
 8005e14:	68db      	ldr	r3, [r3, #12]
 8005e16:	68db      	ldr	r3, [r3, #12]
 8005e18:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	3318      	adds	r3, #24
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f7ff f83a 	bl	8004e98 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	3304      	adds	r3, #4
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f7ff f835 	bl	8004e98 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e32:	4b2d      	ldr	r3, [pc, #180]	@ (8005ee8 <xTaskResumeAll+0x124>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	429a      	cmp	r2, r3
 8005e38:	d903      	bls.n	8005e42 <xTaskResumeAll+0x7e>
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e3e:	4a2a      	ldr	r2, [pc, #168]	@ (8005ee8 <xTaskResumeAll+0x124>)
 8005e40:	6013      	str	r3, [r2, #0]
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e46:	4613      	mov	r3, r2
 8005e48:	009b      	lsls	r3, r3, #2
 8005e4a:	4413      	add	r3, r2
 8005e4c:	009b      	lsls	r3, r3, #2
 8005e4e:	4a27      	ldr	r2, [pc, #156]	@ (8005eec <xTaskResumeAll+0x128>)
 8005e50:	441a      	add	r2, r3
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	3304      	adds	r3, #4
 8005e56:	4619      	mov	r1, r3
 8005e58:	4610      	mov	r0, r2
 8005e5a:	f7fe ffc0 	bl	8004dde <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e62:	4b23      	ldr	r3, [pc, #140]	@ (8005ef0 <xTaskResumeAll+0x12c>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	d302      	bcc.n	8005e72 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005e6c:	4b21      	ldr	r3, [pc, #132]	@ (8005ef4 <xTaskResumeAll+0x130>)
 8005e6e:	2201      	movs	r2, #1
 8005e70:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e72:	4b1c      	ldr	r3, [pc, #112]	@ (8005ee4 <xTaskResumeAll+0x120>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d1cb      	bne.n	8005e12 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d001      	beq.n	8005e84 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005e80:	f000 fb66 	bl	8006550 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005e84:	4b1c      	ldr	r3, [pc, #112]	@ (8005ef8 <xTaskResumeAll+0x134>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d010      	beq.n	8005eb2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005e90:	f000 f846 	bl	8005f20 <xTaskIncrementTick>
 8005e94:	4603      	mov	r3, r0
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d002      	beq.n	8005ea0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005e9a:	4b16      	ldr	r3, [pc, #88]	@ (8005ef4 <xTaskResumeAll+0x130>)
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	3b01      	subs	r3, #1
 8005ea4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d1f1      	bne.n	8005e90 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005eac:	4b12      	ldr	r3, [pc, #72]	@ (8005ef8 <xTaskResumeAll+0x134>)
 8005eae:	2200      	movs	r2, #0
 8005eb0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005eb2:	4b10      	ldr	r3, [pc, #64]	@ (8005ef4 <xTaskResumeAll+0x130>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d009      	beq.n	8005ece <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005ebe:	4b0f      	ldr	r3, [pc, #60]	@ (8005efc <xTaskResumeAll+0x138>)
 8005ec0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ec4:	601a      	str	r2, [r3, #0]
 8005ec6:	f3bf 8f4f 	dsb	sy
 8005eca:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005ece:	f001 f8fd 	bl	80070cc <vPortExitCritical>

	return xAlreadyYielded;
 8005ed2:	68bb      	ldr	r3, [r7, #8]
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	3710      	adds	r7, #16
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}
 8005edc:	20000efc 	.word	0x20000efc
 8005ee0:	20000ed4 	.word	0x20000ed4
 8005ee4:	20000e94 	.word	0x20000e94
 8005ee8:	20000edc 	.word	0x20000edc
 8005eec:	20000a04 	.word	0x20000a04
 8005ef0:	20000a00 	.word	0x20000a00
 8005ef4:	20000ee8 	.word	0x20000ee8
 8005ef8:	20000ee4 	.word	0x20000ee4
 8005efc:	e000ed04 	.word	0xe000ed04

08005f00 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005f00:	b480      	push	{r7}
 8005f02:	b083      	sub	sp, #12
 8005f04:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005f06:	4b05      	ldr	r3, [pc, #20]	@ (8005f1c <xTaskGetTickCount+0x1c>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005f0c:	687b      	ldr	r3, [r7, #4]
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	370c      	adds	r7, #12
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop
 8005f1c:	20000ed8 	.word	0x20000ed8

08005f20 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b086      	sub	sp, #24
 8005f24:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005f26:	2300      	movs	r3, #0
 8005f28:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f2a:	4b4f      	ldr	r3, [pc, #316]	@ (8006068 <xTaskIncrementTick+0x148>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	f040 8090 	bne.w	8006054 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005f34:	4b4d      	ldr	r3, [pc, #308]	@ (800606c <xTaskIncrementTick+0x14c>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	3301      	adds	r3, #1
 8005f3a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005f3c:	4a4b      	ldr	r2, [pc, #300]	@ (800606c <xTaskIncrementTick+0x14c>)
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d121      	bne.n	8005f8c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005f48:	4b49      	ldr	r3, [pc, #292]	@ (8006070 <xTaskIncrementTick+0x150>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d00b      	beq.n	8005f6a <xTaskIncrementTick+0x4a>
	__asm volatile
 8005f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f56:	f383 8811 	msr	BASEPRI, r3
 8005f5a:	f3bf 8f6f 	isb	sy
 8005f5e:	f3bf 8f4f 	dsb	sy
 8005f62:	603b      	str	r3, [r7, #0]
}
 8005f64:	bf00      	nop
 8005f66:	bf00      	nop
 8005f68:	e7fd      	b.n	8005f66 <xTaskIncrementTick+0x46>
 8005f6a:	4b41      	ldr	r3, [pc, #260]	@ (8006070 <xTaskIncrementTick+0x150>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	60fb      	str	r3, [r7, #12]
 8005f70:	4b40      	ldr	r3, [pc, #256]	@ (8006074 <xTaskIncrementTick+0x154>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4a3e      	ldr	r2, [pc, #248]	@ (8006070 <xTaskIncrementTick+0x150>)
 8005f76:	6013      	str	r3, [r2, #0]
 8005f78:	4a3e      	ldr	r2, [pc, #248]	@ (8006074 <xTaskIncrementTick+0x154>)
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	6013      	str	r3, [r2, #0]
 8005f7e:	4b3e      	ldr	r3, [pc, #248]	@ (8006078 <xTaskIncrementTick+0x158>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	3301      	adds	r3, #1
 8005f84:	4a3c      	ldr	r2, [pc, #240]	@ (8006078 <xTaskIncrementTick+0x158>)
 8005f86:	6013      	str	r3, [r2, #0]
 8005f88:	f000 fae2 	bl	8006550 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005f8c:	4b3b      	ldr	r3, [pc, #236]	@ (800607c <xTaskIncrementTick+0x15c>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	693a      	ldr	r2, [r7, #16]
 8005f92:	429a      	cmp	r2, r3
 8005f94:	d349      	bcc.n	800602a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f96:	4b36      	ldr	r3, [pc, #216]	@ (8006070 <xTaskIncrementTick+0x150>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d104      	bne.n	8005faa <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fa0:	4b36      	ldr	r3, [pc, #216]	@ (800607c <xTaskIncrementTick+0x15c>)
 8005fa2:	f04f 32ff 	mov.w	r2, #4294967295
 8005fa6:	601a      	str	r2, [r3, #0]
					break;
 8005fa8:	e03f      	b.n	800602a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005faa:	4b31      	ldr	r3, [pc, #196]	@ (8006070 <xTaskIncrementTick+0x150>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	68db      	ldr	r3, [r3, #12]
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005fba:	693a      	ldr	r2, [r7, #16]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	429a      	cmp	r2, r3
 8005fc0:	d203      	bcs.n	8005fca <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005fc2:	4a2e      	ldr	r2, [pc, #184]	@ (800607c <xTaskIncrementTick+0x15c>)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005fc8:	e02f      	b.n	800602a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	3304      	adds	r3, #4
 8005fce:	4618      	mov	r0, r3
 8005fd0:	f7fe ff62 	bl	8004e98 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d004      	beq.n	8005fe6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	3318      	adds	r3, #24
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	f7fe ff59 	bl	8004e98 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fea:	4b25      	ldr	r3, [pc, #148]	@ (8006080 <xTaskIncrementTick+0x160>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	d903      	bls.n	8005ffa <xTaskIncrementTick+0xda>
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ff6:	4a22      	ldr	r2, [pc, #136]	@ (8006080 <xTaskIncrementTick+0x160>)
 8005ff8:	6013      	str	r3, [r2, #0]
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ffe:	4613      	mov	r3, r2
 8006000:	009b      	lsls	r3, r3, #2
 8006002:	4413      	add	r3, r2
 8006004:	009b      	lsls	r3, r3, #2
 8006006:	4a1f      	ldr	r2, [pc, #124]	@ (8006084 <xTaskIncrementTick+0x164>)
 8006008:	441a      	add	r2, r3
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	3304      	adds	r3, #4
 800600e:	4619      	mov	r1, r3
 8006010:	4610      	mov	r0, r2
 8006012:	f7fe fee4 	bl	8004dde <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800601a:	4b1b      	ldr	r3, [pc, #108]	@ (8006088 <xTaskIncrementTick+0x168>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006020:	429a      	cmp	r2, r3
 8006022:	d3b8      	bcc.n	8005f96 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006024:	2301      	movs	r3, #1
 8006026:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006028:	e7b5      	b.n	8005f96 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800602a:	4b17      	ldr	r3, [pc, #92]	@ (8006088 <xTaskIncrementTick+0x168>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006030:	4914      	ldr	r1, [pc, #80]	@ (8006084 <xTaskIncrementTick+0x164>)
 8006032:	4613      	mov	r3, r2
 8006034:	009b      	lsls	r3, r3, #2
 8006036:	4413      	add	r3, r2
 8006038:	009b      	lsls	r3, r3, #2
 800603a:	440b      	add	r3, r1
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	2b01      	cmp	r3, #1
 8006040:	d901      	bls.n	8006046 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006042:	2301      	movs	r3, #1
 8006044:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006046:	4b11      	ldr	r3, [pc, #68]	@ (800608c <xTaskIncrementTick+0x16c>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d007      	beq.n	800605e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800604e:	2301      	movs	r3, #1
 8006050:	617b      	str	r3, [r7, #20]
 8006052:	e004      	b.n	800605e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006054:	4b0e      	ldr	r3, [pc, #56]	@ (8006090 <xTaskIncrementTick+0x170>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	3301      	adds	r3, #1
 800605a:	4a0d      	ldr	r2, [pc, #52]	@ (8006090 <xTaskIncrementTick+0x170>)
 800605c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800605e:	697b      	ldr	r3, [r7, #20]
}
 8006060:	4618      	mov	r0, r3
 8006062:	3718      	adds	r7, #24
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}
 8006068:	20000efc 	.word	0x20000efc
 800606c:	20000ed8 	.word	0x20000ed8
 8006070:	20000e8c 	.word	0x20000e8c
 8006074:	20000e90 	.word	0x20000e90
 8006078:	20000eec 	.word	0x20000eec
 800607c:	20000ef4 	.word	0x20000ef4
 8006080:	20000edc 	.word	0x20000edc
 8006084:	20000a04 	.word	0x20000a04
 8006088:	20000a00 	.word	0x20000a00
 800608c:	20000ee8 	.word	0x20000ee8
 8006090:	20000ee4 	.word	0x20000ee4

08006094 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006094:	b480      	push	{r7}
 8006096:	b085      	sub	sp, #20
 8006098:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800609a:	4b2b      	ldr	r3, [pc, #172]	@ (8006148 <vTaskSwitchContext+0xb4>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d003      	beq.n	80060aa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80060a2:	4b2a      	ldr	r3, [pc, #168]	@ (800614c <vTaskSwitchContext+0xb8>)
 80060a4:	2201      	movs	r2, #1
 80060a6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80060a8:	e047      	b.n	800613a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80060aa:	4b28      	ldr	r3, [pc, #160]	@ (800614c <vTaskSwitchContext+0xb8>)
 80060ac:	2200      	movs	r2, #0
 80060ae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060b0:	4b27      	ldr	r3, [pc, #156]	@ (8006150 <vTaskSwitchContext+0xbc>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	60fb      	str	r3, [r7, #12]
 80060b6:	e011      	b.n	80060dc <vTaskSwitchContext+0x48>
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d10b      	bne.n	80060d6 <vTaskSwitchContext+0x42>
	__asm volatile
 80060be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060c2:	f383 8811 	msr	BASEPRI, r3
 80060c6:	f3bf 8f6f 	isb	sy
 80060ca:	f3bf 8f4f 	dsb	sy
 80060ce:	607b      	str	r3, [r7, #4]
}
 80060d0:	bf00      	nop
 80060d2:	bf00      	nop
 80060d4:	e7fd      	b.n	80060d2 <vTaskSwitchContext+0x3e>
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	3b01      	subs	r3, #1
 80060da:	60fb      	str	r3, [r7, #12]
 80060dc:	491d      	ldr	r1, [pc, #116]	@ (8006154 <vTaskSwitchContext+0xc0>)
 80060de:	68fa      	ldr	r2, [r7, #12]
 80060e0:	4613      	mov	r3, r2
 80060e2:	009b      	lsls	r3, r3, #2
 80060e4:	4413      	add	r3, r2
 80060e6:	009b      	lsls	r3, r3, #2
 80060e8:	440b      	add	r3, r1
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d0e3      	beq.n	80060b8 <vTaskSwitchContext+0x24>
 80060f0:	68fa      	ldr	r2, [r7, #12]
 80060f2:	4613      	mov	r3, r2
 80060f4:	009b      	lsls	r3, r3, #2
 80060f6:	4413      	add	r3, r2
 80060f8:	009b      	lsls	r3, r3, #2
 80060fa:	4a16      	ldr	r2, [pc, #88]	@ (8006154 <vTaskSwitchContext+0xc0>)
 80060fc:	4413      	add	r3, r2
 80060fe:	60bb      	str	r3, [r7, #8]
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	685a      	ldr	r2, [r3, #4]
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	605a      	str	r2, [r3, #4]
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	685a      	ldr	r2, [r3, #4]
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	3308      	adds	r3, #8
 8006112:	429a      	cmp	r2, r3
 8006114:	d104      	bne.n	8006120 <vTaskSwitchContext+0x8c>
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	685a      	ldr	r2, [r3, #4]
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	605a      	str	r2, [r3, #4]
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	68db      	ldr	r3, [r3, #12]
 8006126:	4a0c      	ldr	r2, [pc, #48]	@ (8006158 <vTaskSwitchContext+0xc4>)
 8006128:	6013      	str	r3, [r2, #0]
 800612a:	4a09      	ldr	r2, [pc, #36]	@ (8006150 <vTaskSwitchContext+0xbc>)
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006130:	4b09      	ldr	r3, [pc, #36]	@ (8006158 <vTaskSwitchContext+0xc4>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	3354      	adds	r3, #84	@ 0x54
 8006136:	4a09      	ldr	r2, [pc, #36]	@ (800615c <vTaskSwitchContext+0xc8>)
 8006138:	6013      	str	r3, [r2, #0]
}
 800613a:	bf00      	nop
 800613c:	3714      	adds	r7, #20
 800613e:	46bd      	mov	sp, r7
 8006140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006144:	4770      	bx	lr
 8006146:	bf00      	nop
 8006148:	20000efc 	.word	0x20000efc
 800614c:	20000ee8 	.word	0x20000ee8
 8006150:	20000edc 	.word	0x20000edc
 8006154:	20000a04 	.word	0x20000a04
 8006158:	20000a00 	.word	0x20000a00
 800615c:	20000024 	.word	0x20000024

08006160 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b084      	sub	sp, #16
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d10b      	bne.n	8006188 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006174:	f383 8811 	msr	BASEPRI, r3
 8006178:	f3bf 8f6f 	isb	sy
 800617c:	f3bf 8f4f 	dsb	sy
 8006180:	60fb      	str	r3, [r7, #12]
}
 8006182:	bf00      	nop
 8006184:	bf00      	nop
 8006186:	e7fd      	b.n	8006184 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006188:	4b07      	ldr	r3, [pc, #28]	@ (80061a8 <vTaskPlaceOnEventList+0x48>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	3318      	adds	r3, #24
 800618e:	4619      	mov	r1, r3
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	f7fe fe48 	bl	8004e26 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006196:	2101      	movs	r1, #1
 8006198:	6838      	ldr	r0, [r7, #0]
 800619a:	f000 fa87 	bl	80066ac <prvAddCurrentTaskToDelayedList>
}
 800619e:	bf00      	nop
 80061a0:	3710      	adds	r7, #16
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}
 80061a6:	bf00      	nop
 80061a8:	20000a00 	.word	0x20000a00

080061ac <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b086      	sub	sp, #24
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	60f8      	str	r0, [r7, #12]
 80061b4:	60b9      	str	r1, [r7, #8]
 80061b6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d10b      	bne.n	80061d6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80061be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061c2:	f383 8811 	msr	BASEPRI, r3
 80061c6:	f3bf 8f6f 	isb	sy
 80061ca:	f3bf 8f4f 	dsb	sy
 80061ce:	617b      	str	r3, [r7, #20]
}
 80061d0:	bf00      	nop
 80061d2:	bf00      	nop
 80061d4:	e7fd      	b.n	80061d2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80061d6:	4b0a      	ldr	r3, [pc, #40]	@ (8006200 <vTaskPlaceOnEventListRestricted+0x54>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	3318      	adds	r3, #24
 80061dc:	4619      	mov	r1, r3
 80061de:	68f8      	ldr	r0, [r7, #12]
 80061e0:	f7fe fdfd 	bl	8004dde <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d002      	beq.n	80061f0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80061ea:	f04f 33ff 	mov.w	r3, #4294967295
 80061ee:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80061f0:	6879      	ldr	r1, [r7, #4]
 80061f2:	68b8      	ldr	r0, [r7, #8]
 80061f4:	f000 fa5a 	bl	80066ac <prvAddCurrentTaskToDelayedList>
	}
 80061f8:	bf00      	nop
 80061fa:	3718      	adds	r7, #24
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}
 8006200:	20000a00 	.word	0x20000a00

08006204 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b086      	sub	sp, #24
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	68db      	ldr	r3, [r3, #12]
 8006210:	68db      	ldr	r3, [r3, #12]
 8006212:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d10b      	bne.n	8006232 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800621a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800621e:	f383 8811 	msr	BASEPRI, r3
 8006222:	f3bf 8f6f 	isb	sy
 8006226:	f3bf 8f4f 	dsb	sy
 800622a:	60fb      	str	r3, [r7, #12]
}
 800622c:	bf00      	nop
 800622e:	bf00      	nop
 8006230:	e7fd      	b.n	800622e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006232:	693b      	ldr	r3, [r7, #16]
 8006234:	3318      	adds	r3, #24
 8006236:	4618      	mov	r0, r3
 8006238:	f7fe fe2e 	bl	8004e98 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800623c:	4b1d      	ldr	r3, [pc, #116]	@ (80062b4 <xTaskRemoveFromEventList+0xb0>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d11d      	bne.n	8006280 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	3304      	adds	r3, #4
 8006248:	4618      	mov	r0, r3
 800624a:	f7fe fe25 	bl	8004e98 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006252:	4b19      	ldr	r3, [pc, #100]	@ (80062b8 <xTaskRemoveFromEventList+0xb4>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	429a      	cmp	r2, r3
 8006258:	d903      	bls.n	8006262 <xTaskRemoveFromEventList+0x5e>
 800625a:	693b      	ldr	r3, [r7, #16]
 800625c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800625e:	4a16      	ldr	r2, [pc, #88]	@ (80062b8 <xTaskRemoveFromEventList+0xb4>)
 8006260:	6013      	str	r3, [r2, #0]
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006266:	4613      	mov	r3, r2
 8006268:	009b      	lsls	r3, r3, #2
 800626a:	4413      	add	r3, r2
 800626c:	009b      	lsls	r3, r3, #2
 800626e:	4a13      	ldr	r2, [pc, #76]	@ (80062bc <xTaskRemoveFromEventList+0xb8>)
 8006270:	441a      	add	r2, r3
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	3304      	adds	r3, #4
 8006276:	4619      	mov	r1, r3
 8006278:	4610      	mov	r0, r2
 800627a:	f7fe fdb0 	bl	8004dde <vListInsertEnd>
 800627e:	e005      	b.n	800628c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	3318      	adds	r3, #24
 8006284:	4619      	mov	r1, r3
 8006286:	480e      	ldr	r0, [pc, #56]	@ (80062c0 <xTaskRemoveFromEventList+0xbc>)
 8006288:	f7fe fda9 	bl	8004dde <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006290:	4b0c      	ldr	r3, [pc, #48]	@ (80062c4 <xTaskRemoveFromEventList+0xc0>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006296:	429a      	cmp	r2, r3
 8006298:	d905      	bls.n	80062a6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800629a:	2301      	movs	r3, #1
 800629c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800629e:	4b0a      	ldr	r3, [pc, #40]	@ (80062c8 <xTaskRemoveFromEventList+0xc4>)
 80062a0:	2201      	movs	r2, #1
 80062a2:	601a      	str	r2, [r3, #0]
 80062a4:	e001      	b.n	80062aa <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80062a6:	2300      	movs	r3, #0
 80062a8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80062aa:	697b      	ldr	r3, [r7, #20]
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3718      	adds	r7, #24
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	20000efc 	.word	0x20000efc
 80062b8:	20000edc 	.word	0x20000edc
 80062bc:	20000a04 	.word	0x20000a04
 80062c0:	20000e94 	.word	0x20000e94
 80062c4:	20000a00 	.word	0x20000a00
 80062c8:	20000ee8 	.word	0x20000ee8

080062cc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80062d4:	4b06      	ldr	r3, [pc, #24]	@ (80062f0 <vTaskInternalSetTimeOutState+0x24>)
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80062dc:	4b05      	ldr	r3, [pc, #20]	@ (80062f4 <vTaskInternalSetTimeOutState+0x28>)
 80062de:	681a      	ldr	r2, [r3, #0]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	605a      	str	r2, [r3, #4]
}
 80062e4:	bf00      	nop
 80062e6:	370c      	adds	r7, #12
 80062e8:	46bd      	mov	sp, r7
 80062ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ee:	4770      	bx	lr
 80062f0:	20000eec 	.word	0x20000eec
 80062f4:	20000ed8 	.word	0x20000ed8

080062f8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b088      	sub	sp, #32
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d10b      	bne.n	8006320 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800630c:	f383 8811 	msr	BASEPRI, r3
 8006310:	f3bf 8f6f 	isb	sy
 8006314:	f3bf 8f4f 	dsb	sy
 8006318:	613b      	str	r3, [r7, #16]
}
 800631a:	bf00      	nop
 800631c:	bf00      	nop
 800631e:	e7fd      	b.n	800631c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d10b      	bne.n	800633e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800632a:	f383 8811 	msr	BASEPRI, r3
 800632e:	f3bf 8f6f 	isb	sy
 8006332:	f3bf 8f4f 	dsb	sy
 8006336:	60fb      	str	r3, [r7, #12]
}
 8006338:	bf00      	nop
 800633a:	bf00      	nop
 800633c:	e7fd      	b.n	800633a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800633e:	f000 fe93 	bl	8007068 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006342:	4b1d      	ldr	r3, [pc, #116]	@ (80063b8 <xTaskCheckForTimeOut+0xc0>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	69ba      	ldr	r2, [r7, #24]
 800634e:	1ad3      	subs	r3, r2, r3
 8006350:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800635a:	d102      	bne.n	8006362 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800635c:	2300      	movs	r3, #0
 800635e:	61fb      	str	r3, [r7, #28]
 8006360:	e023      	b.n	80063aa <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	4b15      	ldr	r3, [pc, #84]	@ (80063bc <xTaskCheckForTimeOut+0xc4>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	429a      	cmp	r2, r3
 800636c:	d007      	beq.n	800637e <xTaskCheckForTimeOut+0x86>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	69ba      	ldr	r2, [r7, #24]
 8006374:	429a      	cmp	r2, r3
 8006376:	d302      	bcc.n	800637e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006378:	2301      	movs	r3, #1
 800637a:	61fb      	str	r3, [r7, #28]
 800637c:	e015      	b.n	80063aa <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	697a      	ldr	r2, [r7, #20]
 8006384:	429a      	cmp	r2, r3
 8006386:	d20b      	bcs.n	80063a0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	681a      	ldr	r2, [r3, #0]
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	1ad2      	subs	r2, r2, r3
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f7ff ff99 	bl	80062cc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800639a:	2300      	movs	r3, #0
 800639c:	61fb      	str	r3, [r7, #28]
 800639e:	e004      	b.n	80063aa <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	2200      	movs	r2, #0
 80063a4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80063a6:	2301      	movs	r3, #1
 80063a8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80063aa:	f000 fe8f 	bl	80070cc <vPortExitCritical>

	return xReturn;
 80063ae:	69fb      	ldr	r3, [r7, #28]
}
 80063b0:	4618      	mov	r0, r3
 80063b2:	3720      	adds	r7, #32
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}
 80063b8:	20000ed8 	.word	0x20000ed8
 80063bc:	20000eec 	.word	0x20000eec

080063c0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80063c0:	b480      	push	{r7}
 80063c2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80063c4:	4b03      	ldr	r3, [pc, #12]	@ (80063d4 <vTaskMissedYield+0x14>)
 80063c6:	2201      	movs	r2, #1
 80063c8:	601a      	str	r2, [r3, #0]
}
 80063ca:	bf00      	nop
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr
 80063d4:	20000ee8 	.word	0x20000ee8

080063d8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b082      	sub	sp, #8
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80063e0:	f000 f852 	bl	8006488 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80063e4:	4b06      	ldr	r3, [pc, #24]	@ (8006400 <prvIdleTask+0x28>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	2b01      	cmp	r3, #1
 80063ea:	d9f9      	bls.n	80063e0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80063ec:	4b05      	ldr	r3, [pc, #20]	@ (8006404 <prvIdleTask+0x2c>)
 80063ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063f2:	601a      	str	r2, [r3, #0]
 80063f4:	f3bf 8f4f 	dsb	sy
 80063f8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80063fc:	e7f0      	b.n	80063e0 <prvIdleTask+0x8>
 80063fe:	bf00      	nop
 8006400:	20000a04 	.word	0x20000a04
 8006404:	e000ed04 	.word	0xe000ed04

08006408 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b082      	sub	sp, #8
 800640c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800640e:	2300      	movs	r3, #0
 8006410:	607b      	str	r3, [r7, #4]
 8006412:	e00c      	b.n	800642e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006414:	687a      	ldr	r2, [r7, #4]
 8006416:	4613      	mov	r3, r2
 8006418:	009b      	lsls	r3, r3, #2
 800641a:	4413      	add	r3, r2
 800641c:	009b      	lsls	r3, r3, #2
 800641e:	4a12      	ldr	r2, [pc, #72]	@ (8006468 <prvInitialiseTaskLists+0x60>)
 8006420:	4413      	add	r3, r2
 8006422:	4618      	mov	r0, r3
 8006424:	f7fe fcae 	bl	8004d84 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	3301      	adds	r3, #1
 800642c:	607b      	str	r3, [r7, #4]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2b37      	cmp	r3, #55	@ 0x37
 8006432:	d9ef      	bls.n	8006414 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006434:	480d      	ldr	r0, [pc, #52]	@ (800646c <prvInitialiseTaskLists+0x64>)
 8006436:	f7fe fca5 	bl	8004d84 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800643a:	480d      	ldr	r0, [pc, #52]	@ (8006470 <prvInitialiseTaskLists+0x68>)
 800643c:	f7fe fca2 	bl	8004d84 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006440:	480c      	ldr	r0, [pc, #48]	@ (8006474 <prvInitialiseTaskLists+0x6c>)
 8006442:	f7fe fc9f 	bl	8004d84 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006446:	480c      	ldr	r0, [pc, #48]	@ (8006478 <prvInitialiseTaskLists+0x70>)
 8006448:	f7fe fc9c 	bl	8004d84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800644c:	480b      	ldr	r0, [pc, #44]	@ (800647c <prvInitialiseTaskLists+0x74>)
 800644e:	f7fe fc99 	bl	8004d84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006452:	4b0b      	ldr	r3, [pc, #44]	@ (8006480 <prvInitialiseTaskLists+0x78>)
 8006454:	4a05      	ldr	r2, [pc, #20]	@ (800646c <prvInitialiseTaskLists+0x64>)
 8006456:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006458:	4b0a      	ldr	r3, [pc, #40]	@ (8006484 <prvInitialiseTaskLists+0x7c>)
 800645a:	4a05      	ldr	r2, [pc, #20]	@ (8006470 <prvInitialiseTaskLists+0x68>)
 800645c:	601a      	str	r2, [r3, #0]
}
 800645e:	bf00      	nop
 8006460:	3708      	adds	r7, #8
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}
 8006466:	bf00      	nop
 8006468:	20000a04 	.word	0x20000a04
 800646c:	20000e64 	.word	0x20000e64
 8006470:	20000e78 	.word	0x20000e78
 8006474:	20000e94 	.word	0x20000e94
 8006478:	20000ea8 	.word	0x20000ea8
 800647c:	20000ec0 	.word	0x20000ec0
 8006480:	20000e8c 	.word	0x20000e8c
 8006484:	20000e90 	.word	0x20000e90

08006488 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b082      	sub	sp, #8
 800648c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800648e:	e019      	b.n	80064c4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006490:	f000 fdea 	bl	8007068 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006494:	4b10      	ldr	r3, [pc, #64]	@ (80064d8 <prvCheckTasksWaitingTermination+0x50>)
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	68db      	ldr	r3, [r3, #12]
 800649a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	3304      	adds	r3, #4
 80064a0:	4618      	mov	r0, r3
 80064a2:	f7fe fcf9 	bl	8004e98 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80064a6:	4b0d      	ldr	r3, [pc, #52]	@ (80064dc <prvCheckTasksWaitingTermination+0x54>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	3b01      	subs	r3, #1
 80064ac:	4a0b      	ldr	r2, [pc, #44]	@ (80064dc <prvCheckTasksWaitingTermination+0x54>)
 80064ae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80064b0:	4b0b      	ldr	r3, [pc, #44]	@ (80064e0 <prvCheckTasksWaitingTermination+0x58>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	3b01      	subs	r3, #1
 80064b6:	4a0a      	ldr	r2, [pc, #40]	@ (80064e0 <prvCheckTasksWaitingTermination+0x58>)
 80064b8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80064ba:	f000 fe07 	bl	80070cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f000 f810 	bl	80064e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80064c4:	4b06      	ldr	r3, [pc, #24]	@ (80064e0 <prvCheckTasksWaitingTermination+0x58>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d1e1      	bne.n	8006490 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80064cc:	bf00      	nop
 80064ce:	bf00      	nop
 80064d0:	3708      	adds	r7, #8
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}
 80064d6:	bf00      	nop
 80064d8:	20000ea8 	.word	0x20000ea8
 80064dc:	20000ed4 	.word	0x20000ed4
 80064e0:	20000ebc 	.word	0x20000ebc

080064e4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b084      	sub	sp, #16
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	3354      	adds	r3, #84	@ 0x54
 80064f0:	4618      	mov	r0, r3
 80064f2:	f001 facb 	bl	8007a8c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d108      	bne.n	8006512 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006504:	4618      	mov	r0, r3
 8006506:	f000 ff9f 	bl	8007448 <vPortFree>
				vPortFree( pxTCB );
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f000 ff9c 	bl	8007448 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006510:	e019      	b.n	8006546 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006518:	2b01      	cmp	r3, #1
 800651a:	d103      	bne.n	8006524 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800651c:	6878      	ldr	r0, [r7, #4]
 800651e:	f000 ff93 	bl	8007448 <vPortFree>
	}
 8006522:	e010      	b.n	8006546 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800652a:	2b02      	cmp	r3, #2
 800652c:	d00b      	beq.n	8006546 <prvDeleteTCB+0x62>
	__asm volatile
 800652e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006532:	f383 8811 	msr	BASEPRI, r3
 8006536:	f3bf 8f6f 	isb	sy
 800653a:	f3bf 8f4f 	dsb	sy
 800653e:	60fb      	str	r3, [r7, #12]
}
 8006540:	bf00      	nop
 8006542:	bf00      	nop
 8006544:	e7fd      	b.n	8006542 <prvDeleteTCB+0x5e>
	}
 8006546:	bf00      	nop
 8006548:	3710      	adds	r7, #16
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}
	...

08006550 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006550:	b480      	push	{r7}
 8006552:	b083      	sub	sp, #12
 8006554:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006556:	4b0c      	ldr	r3, [pc, #48]	@ (8006588 <prvResetNextTaskUnblockTime+0x38>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d104      	bne.n	800656a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006560:	4b0a      	ldr	r3, [pc, #40]	@ (800658c <prvResetNextTaskUnblockTime+0x3c>)
 8006562:	f04f 32ff 	mov.w	r2, #4294967295
 8006566:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006568:	e008      	b.n	800657c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800656a:	4b07      	ldr	r3, [pc, #28]	@ (8006588 <prvResetNextTaskUnblockTime+0x38>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	68db      	ldr	r3, [r3, #12]
 8006570:	68db      	ldr	r3, [r3, #12]
 8006572:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	4a04      	ldr	r2, [pc, #16]	@ (800658c <prvResetNextTaskUnblockTime+0x3c>)
 800657a:	6013      	str	r3, [r2, #0]
}
 800657c:	bf00      	nop
 800657e:	370c      	adds	r7, #12
 8006580:	46bd      	mov	sp, r7
 8006582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006586:	4770      	bx	lr
 8006588:	20000e8c 	.word	0x20000e8c
 800658c:	20000ef4 	.word	0x20000ef4

08006590 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006596:	4b0b      	ldr	r3, [pc, #44]	@ (80065c4 <xTaskGetSchedulerState+0x34>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d102      	bne.n	80065a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800659e:	2301      	movs	r3, #1
 80065a0:	607b      	str	r3, [r7, #4]
 80065a2:	e008      	b.n	80065b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80065a4:	4b08      	ldr	r3, [pc, #32]	@ (80065c8 <xTaskGetSchedulerState+0x38>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d102      	bne.n	80065b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80065ac:	2302      	movs	r3, #2
 80065ae:	607b      	str	r3, [r7, #4]
 80065b0:	e001      	b.n	80065b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80065b2:	2300      	movs	r3, #0
 80065b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80065b6:	687b      	ldr	r3, [r7, #4]
	}
 80065b8:	4618      	mov	r0, r3
 80065ba:	370c      	adds	r7, #12
 80065bc:	46bd      	mov	sp, r7
 80065be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c2:	4770      	bx	lr
 80065c4:	20000ee0 	.word	0x20000ee0
 80065c8:	20000efc 	.word	0x20000efc

080065cc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b086      	sub	sp, #24
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80065d8:	2300      	movs	r3, #0
 80065da:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d058      	beq.n	8006694 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80065e2:	4b2f      	ldr	r3, [pc, #188]	@ (80066a0 <xTaskPriorityDisinherit+0xd4>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	693a      	ldr	r2, [r7, #16]
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d00b      	beq.n	8006604 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80065ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065f0:	f383 8811 	msr	BASEPRI, r3
 80065f4:	f3bf 8f6f 	isb	sy
 80065f8:	f3bf 8f4f 	dsb	sy
 80065fc:	60fb      	str	r3, [r7, #12]
}
 80065fe:	bf00      	nop
 8006600:	bf00      	nop
 8006602:	e7fd      	b.n	8006600 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006608:	2b00      	cmp	r3, #0
 800660a:	d10b      	bne.n	8006624 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800660c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006610:	f383 8811 	msr	BASEPRI, r3
 8006614:	f3bf 8f6f 	isb	sy
 8006618:	f3bf 8f4f 	dsb	sy
 800661c:	60bb      	str	r3, [r7, #8]
}
 800661e:	bf00      	nop
 8006620:	bf00      	nop
 8006622:	e7fd      	b.n	8006620 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006624:	693b      	ldr	r3, [r7, #16]
 8006626:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006628:	1e5a      	subs	r2, r3, #1
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006636:	429a      	cmp	r2, r3
 8006638:	d02c      	beq.n	8006694 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800663e:	2b00      	cmp	r3, #0
 8006640:	d128      	bne.n	8006694 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	3304      	adds	r3, #4
 8006646:	4618      	mov	r0, r3
 8006648:	f7fe fc26 	bl	8004e98 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800664c:	693b      	ldr	r3, [r7, #16]
 800664e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006658:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800665c:	693b      	ldr	r3, [r7, #16]
 800665e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006664:	4b0f      	ldr	r3, [pc, #60]	@ (80066a4 <xTaskPriorityDisinherit+0xd8>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	429a      	cmp	r2, r3
 800666a:	d903      	bls.n	8006674 <xTaskPriorityDisinherit+0xa8>
 800666c:	693b      	ldr	r3, [r7, #16]
 800666e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006670:	4a0c      	ldr	r2, [pc, #48]	@ (80066a4 <xTaskPriorityDisinherit+0xd8>)
 8006672:	6013      	str	r3, [r2, #0]
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006678:	4613      	mov	r3, r2
 800667a:	009b      	lsls	r3, r3, #2
 800667c:	4413      	add	r3, r2
 800667e:	009b      	lsls	r3, r3, #2
 8006680:	4a09      	ldr	r2, [pc, #36]	@ (80066a8 <xTaskPriorityDisinherit+0xdc>)
 8006682:	441a      	add	r2, r3
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	3304      	adds	r3, #4
 8006688:	4619      	mov	r1, r3
 800668a:	4610      	mov	r0, r2
 800668c:	f7fe fba7 	bl	8004dde <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006690:	2301      	movs	r3, #1
 8006692:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006694:	697b      	ldr	r3, [r7, #20]
	}
 8006696:	4618      	mov	r0, r3
 8006698:	3718      	adds	r7, #24
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}
 800669e:	bf00      	nop
 80066a0:	20000a00 	.word	0x20000a00
 80066a4:	20000edc 	.word	0x20000edc
 80066a8:	20000a04 	.word	0x20000a04

080066ac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
 80066b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80066b6:	4b21      	ldr	r3, [pc, #132]	@ (800673c <prvAddCurrentTaskToDelayedList+0x90>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066bc:	4b20      	ldr	r3, [pc, #128]	@ (8006740 <prvAddCurrentTaskToDelayedList+0x94>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	3304      	adds	r3, #4
 80066c2:	4618      	mov	r0, r3
 80066c4:	f7fe fbe8 	bl	8004e98 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066ce:	d10a      	bne.n	80066e6 <prvAddCurrentTaskToDelayedList+0x3a>
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d007      	beq.n	80066e6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066d6:	4b1a      	ldr	r3, [pc, #104]	@ (8006740 <prvAddCurrentTaskToDelayedList+0x94>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	3304      	adds	r3, #4
 80066dc:	4619      	mov	r1, r3
 80066de:	4819      	ldr	r0, [pc, #100]	@ (8006744 <prvAddCurrentTaskToDelayedList+0x98>)
 80066e0:	f7fe fb7d 	bl	8004dde <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80066e4:	e026      	b.n	8006734 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80066e6:	68fa      	ldr	r2, [r7, #12]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	4413      	add	r3, r2
 80066ec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80066ee:	4b14      	ldr	r3, [pc, #80]	@ (8006740 <prvAddCurrentTaskToDelayedList+0x94>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	68ba      	ldr	r2, [r7, #8]
 80066f4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80066f6:	68ba      	ldr	r2, [r7, #8]
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	429a      	cmp	r2, r3
 80066fc:	d209      	bcs.n	8006712 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066fe:	4b12      	ldr	r3, [pc, #72]	@ (8006748 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006700:	681a      	ldr	r2, [r3, #0]
 8006702:	4b0f      	ldr	r3, [pc, #60]	@ (8006740 <prvAddCurrentTaskToDelayedList+0x94>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	3304      	adds	r3, #4
 8006708:	4619      	mov	r1, r3
 800670a:	4610      	mov	r0, r2
 800670c:	f7fe fb8b 	bl	8004e26 <vListInsert>
}
 8006710:	e010      	b.n	8006734 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006712:	4b0e      	ldr	r3, [pc, #56]	@ (800674c <prvAddCurrentTaskToDelayedList+0xa0>)
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	4b0a      	ldr	r3, [pc, #40]	@ (8006740 <prvAddCurrentTaskToDelayedList+0x94>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	3304      	adds	r3, #4
 800671c:	4619      	mov	r1, r3
 800671e:	4610      	mov	r0, r2
 8006720:	f7fe fb81 	bl	8004e26 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006724:	4b0a      	ldr	r3, [pc, #40]	@ (8006750 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	68ba      	ldr	r2, [r7, #8]
 800672a:	429a      	cmp	r2, r3
 800672c:	d202      	bcs.n	8006734 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800672e:	4a08      	ldr	r2, [pc, #32]	@ (8006750 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	6013      	str	r3, [r2, #0]
}
 8006734:	bf00      	nop
 8006736:	3710      	adds	r7, #16
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}
 800673c:	20000ed8 	.word	0x20000ed8
 8006740:	20000a00 	.word	0x20000a00
 8006744:	20000ec0 	.word	0x20000ec0
 8006748:	20000e90 	.word	0x20000e90
 800674c:	20000e8c 	.word	0x20000e8c
 8006750:	20000ef4 	.word	0x20000ef4

08006754 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b08a      	sub	sp, #40	@ 0x28
 8006758:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800675a:	2300      	movs	r3, #0
 800675c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800675e:	f000 fb13 	bl	8006d88 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006762:	4b1d      	ldr	r3, [pc, #116]	@ (80067d8 <xTimerCreateTimerTask+0x84>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d021      	beq.n	80067ae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800676a:	2300      	movs	r3, #0
 800676c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800676e:	2300      	movs	r3, #0
 8006770:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006772:	1d3a      	adds	r2, r7, #4
 8006774:	f107 0108 	add.w	r1, r7, #8
 8006778:	f107 030c 	add.w	r3, r7, #12
 800677c:	4618      	mov	r0, r3
 800677e:	f7fe fae7 	bl	8004d50 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006782:	6879      	ldr	r1, [r7, #4]
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	68fa      	ldr	r2, [r7, #12]
 8006788:	9202      	str	r2, [sp, #8]
 800678a:	9301      	str	r3, [sp, #4]
 800678c:	2302      	movs	r3, #2
 800678e:	9300      	str	r3, [sp, #0]
 8006790:	2300      	movs	r3, #0
 8006792:	460a      	mov	r2, r1
 8006794:	4911      	ldr	r1, [pc, #68]	@ (80067dc <xTimerCreateTimerTask+0x88>)
 8006796:	4812      	ldr	r0, [pc, #72]	@ (80067e0 <xTimerCreateTimerTask+0x8c>)
 8006798:	f7ff f8a2 	bl	80058e0 <xTaskCreateStatic>
 800679c:	4603      	mov	r3, r0
 800679e:	4a11      	ldr	r2, [pc, #68]	@ (80067e4 <xTimerCreateTimerTask+0x90>)
 80067a0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80067a2:	4b10      	ldr	r3, [pc, #64]	@ (80067e4 <xTimerCreateTimerTask+0x90>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d001      	beq.n	80067ae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80067aa:	2301      	movs	r3, #1
 80067ac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d10b      	bne.n	80067cc <xTimerCreateTimerTask+0x78>
	__asm volatile
 80067b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b8:	f383 8811 	msr	BASEPRI, r3
 80067bc:	f3bf 8f6f 	isb	sy
 80067c0:	f3bf 8f4f 	dsb	sy
 80067c4:	613b      	str	r3, [r7, #16]
}
 80067c6:	bf00      	nop
 80067c8:	bf00      	nop
 80067ca:	e7fd      	b.n	80067c8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80067cc:	697b      	ldr	r3, [r7, #20]
}
 80067ce:	4618      	mov	r0, r3
 80067d0:	3718      	adds	r7, #24
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bd80      	pop	{r7, pc}
 80067d6:	bf00      	nop
 80067d8:	20000f30 	.word	0x20000f30
 80067dc:	080088b4 	.word	0x080088b4
 80067e0:	08006921 	.word	0x08006921
 80067e4:	20000f34 	.word	0x20000f34

080067e8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b08a      	sub	sp, #40	@ 0x28
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	60f8      	str	r0, [r7, #12]
 80067f0:	60b9      	str	r1, [r7, #8]
 80067f2:	607a      	str	r2, [r7, #4]
 80067f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80067f6:	2300      	movs	r3, #0
 80067f8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d10b      	bne.n	8006818 <xTimerGenericCommand+0x30>
	__asm volatile
 8006800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006804:	f383 8811 	msr	BASEPRI, r3
 8006808:	f3bf 8f6f 	isb	sy
 800680c:	f3bf 8f4f 	dsb	sy
 8006810:	623b      	str	r3, [r7, #32]
}
 8006812:	bf00      	nop
 8006814:	bf00      	nop
 8006816:	e7fd      	b.n	8006814 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006818:	4b19      	ldr	r3, [pc, #100]	@ (8006880 <xTimerGenericCommand+0x98>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d02a      	beq.n	8006876 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	2b05      	cmp	r3, #5
 8006830:	dc18      	bgt.n	8006864 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006832:	f7ff fead 	bl	8006590 <xTaskGetSchedulerState>
 8006836:	4603      	mov	r3, r0
 8006838:	2b02      	cmp	r3, #2
 800683a:	d109      	bne.n	8006850 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800683c:	4b10      	ldr	r3, [pc, #64]	@ (8006880 <xTimerGenericCommand+0x98>)
 800683e:	6818      	ldr	r0, [r3, #0]
 8006840:	f107 0110 	add.w	r1, r7, #16
 8006844:	2300      	movs	r3, #0
 8006846:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006848:	f7fe fc5a 	bl	8005100 <xQueueGenericSend>
 800684c:	6278      	str	r0, [r7, #36]	@ 0x24
 800684e:	e012      	b.n	8006876 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006850:	4b0b      	ldr	r3, [pc, #44]	@ (8006880 <xTimerGenericCommand+0x98>)
 8006852:	6818      	ldr	r0, [r3, #0]
 8006854:	f107 0110 	add.w	r1, r7, #16
 8006858:	2300      	movs	r3, #0
 800685a:	2200      	movs	r2, #0
 800685c:	f7fe fc50 	bl	8005100 <xQueueGenericSend>
 8006860:	6278      	str	r0, [r7, #36]	@ 0x24
 8006862:	e008      	b.n	8006876 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006864:	4b06      	ldr	r3, [pc, #24]	@ (8006880 <xTimerGenericCommand+0x98>)
 8006866:	6818      	ldr	r0, [r3, #0]
 8006868:	f107 0110 	add.w	r1, r7, #16
 800686c:	2300      	movs	r3, #0
 800686e:	683a      	ldr	r2, [r7, #0]
 8006870:	f7fe fd48 	bl	8005304 <xQueueGenericSendFromISR>
 8006874:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006878:	4618      	mov	r0, r3
 800687a:	3728      	adds	r7, #40	@ 0x28
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}
 8006880:	20000f30 	.word	0x20000f30

08006884 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b088      	sub	sp, #32
 8006888:	af02      	add	r7, sp, #8
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800688e:	4b23      	ldr	r3, [pc, #140]	@ (800691c <prvProcessExpiredTimer+0x98>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	68db      	ldr	r3, [r3, #12]
 8006894:	68db      	ldr	r3, [r3, #12]
 8006896:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	3304      	adds	r3, #4
 800689c:	4618      	mov	r0, r3
 800689e:	f7fe fafb 	bl	8004e98 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80068a8:	f003 0304 	and.w	r3, r3, #4
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d023      	beq.n	80068f8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80068b0:	697b      	ldr	r3, [r7, #20]
 80068b2:	699a      	ldr	r2, [r3, #24]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	18d1      	adds	r1, r2, r3
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	683a      	ldr	r2, [r7, #0]
 80068bc:	6978      	ldr	r0, [r7, #20]
 80068be:	f000 f8d5 	bl	8006a6c <prvInsertTimerInActiveList>
 80068c2:	4603      	mov	r3, r0
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d020      	beq.n	800690a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80068c8:	2300      	movs	r3, #0
 80068ca:	9300      	str	r3, [sp, #0]
 80068cc:	2300      	movs	r3, #0
 80068ce:	687a      	ldr	r2, [r7, #4]
 80068d0:	2100      	movs	r1, #0
 80068d2:	6978      	ldr	r0, [r7, #20]
 80068d4:	f7ff ff88 	bl	80067e8 <xTimerGenericCommand>
 80068d8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d114      	bne.n	800690a <prvProcessExpiredTimer+0x86>
	__asm volatile
 80068e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e4:	f383 8811 	msr	BASEPRI, r3
 80068e8:	f3bf 8f6f 	isb	sy
 80068ec:	f3bf 8f4f 	dsb	sy
 80068f0:	60fb      	str	r3, [r7, #12]
}
 80068f2:	bf00      	nop
 80068f4:	bf00      	nop
 80068f6:	e7fd      	b.n	80068f4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80068fe:	f023 0301 	bic.w	r3, r3, #1
 8006902:	b2da      	uxtb	r2, r3
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800690a:	697b      	ldr	r3, [r7, #20]
 800690c:	6a1b      	ldr	r3, [r3, #32]
 800690e:	6978      	ldr	r0, [r7, #20]
 8006910:	4798      	blx	r3
}
 8006912:	bf00      	nop
 8006914:	3718      	adds	r7, #24
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}
 800691a:	bf00      	nop
 800691c:	20000f28 	.word	0x20000f28

08006920 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b084      	sub	sp, #16
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006928:	f107 0308 	add.w	r3, r7, #8
 800692c:	4618      	mov	r0, r3
 800692e:	f000 f859 	bl	80069e4 <prvGetNextExpireTime>
 8006932:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	4619      	mov	r1, r3
 8006938:	68f8      	ldr	r0, [r7, #12]
 800693a:	f000 f805 	bl	8006948 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800693e:	f000 f8d7 	bl	8006af0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006942:	bf00      	nop
 8006944:	e7f0      	b.n	8006928 <prvTimerTask+0x8>
	...

08006948 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b084      	sub	sp, #16
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
 8006950:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006952:	f7ff fa29 	bl	8005da8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006956:	f107 0308 	add.w	r3, r7, #8
 800695a:	4618      	mov	r0, r3
 800695c:	f000 f866 	bl	8006a2c <prvSampleTimeNow>
 8006960:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d130      	bne.n	80069ca <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d10a      	bne.n	8006984 <prvProcessTimerOrBlockTask+0x3c>
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	429a      	cmp	r2, r3
 8006974:	d806      	bhi.n	8006984 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006976:	f7ff fa25 	bl	8005dc4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800697a:	68f9      	ldr	r1, [r7, #12]
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f7ff ff81 	bl	8006884 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006982:	e024      	b.n	80069ce <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d008      	beq.n	800699c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800698a:	4b13      	ldr	r3, [pc, #76]	@ (80069d8 <prvProcessTimerOrBlockTask+0x90>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d101      	bne.n	8006998 <prvProcessTimerOrBlockTask+0x50>
 8006994:	2301      	movs	r3, #1
 8006996:	e000      	b.n	800699a <prvProcessTimerOrBlockTask+0x52>
 8006998:	2300      	movs	r3, #0
 800699a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800699c:	4b0f      	ldr	r3, [pc, #60]	@ (80069dc <prvProcessTimerOrBlockTask+0x94>)
 800699e:	6818      	ldr	r0, [r3, #0]
 80069a0:	687a      	ldr	r2, [r7, #4]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	1ad3      	subs	r3, r2, r3
 80069a6:	683a      	ldr	r2, [r7, #0]
 80069a8:	4619      	mov	r1, r3
 80069aa:	f7fe ff65 	bl	8005878 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80069ae:	f7ff fa09 	bl	8005dc4 <xTaskResumeAll>
 80069b2:	4603      	mov	r3, r0
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d10a      	bne.n	80069ce <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80069b8:	4b09      	ldr	r3, [pc, #36]	@ (80069e0 <prvProcessTimerOrBlockTask+0x98>)
 80069ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069be:	601a      	str	r2, [r3, #0]
 80069c0:	f3bf 8f4f 	dsb	sy
 80069c4:	f3bf 8f6f 	isb	sy
}
 80069c8:	e001      	b.n	80069ce <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80069ca:	f7ff f9fb 	bl	8005dc4 <xTaskResumeAll>
}
 80069ce:	bf00      	nop
 80069d0:	3710      	adds	r7, #16
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}
 80069d6:	bf00      	nop
 80069d8:	20000f2c 	.word	0x20000f2c
 80069dc:	20000f30 	.word	0x20000f30
 80069e0:	e000ed04 	.word	0xe000ed04

080069e4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80069e4:	b480      	push	{r7}
 80069e6:	b085      	sub	sp, #20
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80069ec:	4b0e      	ldr	r3, [pc, #56]	@ (8006a28 <prvGetNextExpireTime+0x44>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d101      	bne.n	80069fa <prvGetNextExpireTime+0x16>
 80069f6:	2201      	movs	r2, #1
 80069f8:	e000      	b.n	80069fc <prvGetNextExpireTime+0x18>
 80069fa:	2200      	movs	r2, #0
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d105      	bne.n	8006a14 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006a08:	4b07      	ldr	r3, [pc, #28]	@ (8006a28 <prvGetNextExpireTime+0x44>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	68db      	ldr	r3, [r3, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	60fb      	str	r3, [r7, #12]
 8006a12:	e001      	b.n	8006a18 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006a14:	2300      	movs	r3, #0
 8006a16:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006a18:	68fb      	ldr	r3, [r7, #12]
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3714      	adds	r7, #20
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a24:	4770      	bx	lr
 8006a26:	bf00      	nop
 8006a28:	20000f28 	.word	0x20000f28

08006a2c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006a34:	f7ff fa64 	bl	8005f00 <xTaskGetTickCount>
 8006a38:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8006a68 <prvSampleTimeNow+0x3c>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	68fa      	ldr	r2, [r7, #12]
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d205      	bcs.n	8006a50 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006a44:	f000 f93a 	bl	8006cbc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	601a      	str	r2, [r3, #0]
 8006a4e:	e002      	b.n	8006a56 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2200      	movs	r2, #0
 8006a54:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006a56:	4a04      	ldr	r2, [pc, #16]	@ (8006a68 <prvSampleTimeNow+0x3c>)
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3710      	adds	r7, #16
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	20000f38 	.word	0x20000f38

08006a6c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b086      	sub	sp, #24
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	60f8      	str	r0, [r7, #12]
 8006a74:	60b9      	str	r1, [r7, #8]
 8006a76:	607a      	str	r2, [r7, #4]
 8006a78:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	68ba      	ldr	r2, [r7, #8]
 8006a82:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	68fa      	ldr	r2, [r7, #12]
 8006a88:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006a8a:	68ba      	ldr	r2, [r7, #8]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	429a      	cmp	r2, r3
 8006a90:	d812      	bhi.n	8006ab8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a92:	687a      	ldr	r2, [r7, #4]
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	1ad2      	subs	r2, r2, r3
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	699b      	ldr	r3, [r3, #24]
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	d302      	bcc.n	8006aa6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006aa0:	2301      	movs	r3, #1
 8006aa2:	617b      	str	r3, [r7, #20]
 8006aa4:	e01b      	b.n	8006ade <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006aa6:	4b10      	ldr	r3, [pc, #64]	@ (8006ae8 <prvInsertTimerInActiveList+0x7c>)
 8006aa8:	681a      	ldr	r2, [r3, #0]
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	3304      	adds	r3, #4
 8006aae:	4619      	mov	r1, r3
 8006ab0:	4610      	mov	r0, r2
 8006ab2:	f7fe f9b8 	bl	8004e26 <vListInsert>
 8006ab6:	e012      	b.n	8006ade <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006ab8:	687a      	ldr	r2, [r7, #4]
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	429a      	cmp	r2, r3
 8006abe:	d206      	bcs.n	8006ace <prvInsertTimerInActiveList+0x62>
 8006ac0:	68ba      	ldr	r2, [r7, #8]
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	d302      	bcc.n	8006ace <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	617b      	str	r3, [r7, #20]
 8006acc:	e007      	b.n	8006ade <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006ace:	4b07      	ldr	r3, [pc, #28]	@ (8006aec <prvInsertTimerInActiveList+0x80>)
 8006ad0:	681a      	ldr	r2, [r3, #0]
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	3304      	adds	r3, #4
 8006ad6:	4619      	mov	r1, r3
 8006ad8:	4610      	mov	r0, r2
 8006ada:	f7fe f9a4 	bl	8004e26 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006ade:	697b      	ldr	r3, [r7, #20]
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	3718      	adds	r7, #24
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bd80      	pop	{r7, pc}
 8006ae8:	20000f2c 	.word	0x20000f2c
 8006aec:	20000f28 	.word	0x20000f28

08006af0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b08e      	sub	sp, #56	@ 0x38
 8006af4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006af6:	e0ce      	b.n	8006c96 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	da19      	bge.n	8006b32 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006afe:	1d3b      	adds	r3, r7, #4
 8006b00:	3304      	adds	r3, #4
 8006b02:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d10b      	bne.n	8006b22 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006b0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b0e:	f383 8811 	msr	BASEPRI, r3
 8006b12:	f3bf 8f6f 	isb	sy
 8006b16:	f3bf 8f4f 	dsb	sy
 8006b1a:	61fb      	str	r3, [r7, #28]
}
 8006b1c:	bf00      	nop
 8006b1e:	bf00      	nop
 8006b20:	e7fd      	b.n	8006b1e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b28:	6850      	ldr	r0, [r2, #4]
 8006b2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b2c:	6892      	ldr	r2, [r2, #8]
 8006b2e:	4611      	mov	r1, r2
 8006b30:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	f2c0 80ae 	blt.w	8006c96 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b40:	695b      	ldr	r3, [r3, #20]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d004      	beq.n	8006b50 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b48:	3304      	adds	r3, #4
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f7fe f9a4 	bl	8004e98 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b50:	463b      	mov	r3, r7
 8006b52:	4618      	mov	r0, r3
 8006b54:	f7ff ff6a 	bl	8006a2c <prvSampleTimeNow>
 8006b58:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2b09      	cmp	r3, #9
 8006b5e:	f200 8097 	bhi.w	8006c90 <prvProcessReceivedCommands+0x1a0>
 8006b62:	a201      	add	r2, pc, #4	@ (adr r2, 8006b68 <prvProcessReceivedCommands+0x78>)
 8006b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b68:	08006b91 	.word	0x08006b91
 8006b6c:	08006b91 	.word	0x08006b91
 8006b70:	08006b91 	.word	0x08006b91
 8006b74:	08006c07 	.word	0x08006c07
 8006b78:	08006c1b 	.word	0x08006c1b
 8006b7c:	08006c67 	.word	0x08006c67
 8006b80:	08006b91 	.word	0x08006b91
 8006b84:	08006b91 	.word	0x08006b91
 8006b88:	08006c07 	.word	0x08006c07
 8006b8c:	08006c1b 	.word	0x08006c1b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b92:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b96:	f043 0301 	orr.w	r3, r3, #1
 8006b9a:	b2da      	uxtb	r2, r3
 8006b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b9e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006ba2:	68ba      	ldr	r2, [r7, #8]
 8006ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ba6:	699b      	ldr	r3, [r3, #24]
 8006ba8:	18d1      	adds	r1, r2, r3
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006bb0:	f7ff ff5c 	bl	8006a6c <prvInsertTimerInActiveList>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d06c      	beq.n	8006c94 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bbc:	6a1b      	ldr	r3, [r3, #32]
 8006bbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006bc0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bc4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006bc8:	f003 0304 	and.w	r3, r3, #4
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d061      	beq.n	8006c94 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006bd0:	68ba      	ldr	r2, [r7, #8]
 8006bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bd4:	699b      	ldr	r3, [r3, #24]
 8006bd6:	441a      	add	r2, r3
 8006bd8:	2300      	movs	r3, #0
 8006bda:	9300      	str	r3, [sp, #0]
 8006bdc:	2300      	movs	r3, #0
 8006bde:	2100      	movs	r1, #0
 8006be0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006be2:	f7ff fe01 	bl	80067e8 <xTimerGenericCommand>
 8006be6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006be8:	6a3b      	ldr	r3, [r7, #32]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d152      	bne.n	8006c94 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bf2:	f383 8811 	msr	BASEPRI, r3
 8006bf6:	f3bf 8f6f 	isb	sy
 8006bfa:	f3bf 8f4f 	dsb	sy
 8006bfe:	61bb      	str	r3, [r7, #24]
}
 8006c00:	bf00      	nop
 8006c02:	bf00      	nop
 8006c04:	e7fd      	b.n	8006c02 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c0c:	f023 0301 	bic.w	r3, r3, #1
 8006c10:	b2da      	uxtb	r2, r3
 8006c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c14:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006c18:	e03d      	b.n	8006c96 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c1c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c20:	f043 0301 	orr.w	r3, r3, #1
 8006c24:	b2da      	uxtb	r2, r3
 8006c26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c28:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006c2c:	68ba      	ldr	r2, [r7, #8]
 8006c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c30:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c34:	699b      	ldr	r3, [r3, #24]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d10b      	bne.n	8006c52 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c3e:	f383 8811 	msr	BASEPRI, r3
 8006c42:	f3bf 8f6f 	isb	sy
 8006c46:	f3bf 8f4f 	dsb	sy
 8006c4a:	617b      	str	r3, [r7, #20]
}
 8006c4c:	bf00      	nop
 8006c4e:	bf00      	nop
 8006c50:	e7fd      	b.n	8006c4e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c54:	699a      	ldr	r2, [r3, #24]
 8006c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c58:	18d1      	adds	r1, r2, r3
 8006c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c60:	f7ff ff04 	bl	8006a6c <prvInsertTimerInActiveList>
					break;
 8006c64:	e017      	b.n	8006c96 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c6c:	f003 0302 	and.w	r3, r3, #2
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d103      	bne.n	8006c7c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006c74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c76:	f000 fbe7 	bl	8007448 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006c7a:	e00c      	b.n	8006c96 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c7e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c82:	f023 0301 	bic.w	r3, r3, #1
 8006c86:	b2da      	uxtb	r2, r3
 8006c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c8a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006c8e:	e002      	b.n	8006c96 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006c90:	bf00      	nop
 8006c92:	e000      	b.n	8006c96 <prvProcessReceivedCommands+0x1a6>
					break;
 8006c94:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c96:	4b08      	ldr	r3, [pc, #32]	@ (8006cb8 <prvProcessReceivedCommands+0x1c8>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	1d39      	adds	r1, r7, #4
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	f7fe fbce 	bl	8005440 <xQueueReceive>
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	f47f af26 	bne.w	8006af8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006cac:	bf00      	nop
 8006cae:	bf00      	nop
 8006cb0:	3730      	adds	r7, #48	@ 0x30
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
 8006cb6:	bf00      	nop
 8006cb8:	20000f30 	.word	0x20000f30

08006cbc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b088      	sub	sp, #32
 8006cc0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006cc2:	e049      	b.n	8006d58 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006cc4:	4b2e      	ldr	r3, [pc, #184]	@ (8006d80 <prvSwitchTimerLists+0xc4>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cce:	4b2c      	ldr	r3, [pc, #176]	@ (8006d80 <prvSwitchTimerLists+0xc4>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	68db      	ldr	r3, [r3, #12]
 8006cd4:	68db      	ldr	r3, [r3, #12]
 8006cd6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	3304      	adds	r3, #4
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f7fe f8db 	bl	8004e98 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	6a1b      	ldr	r3, [r3, #32]
 8006ce6:	68f8      	ldr	r0, [r7, #12]
 8006ce8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006cf0:	f003 0304 	and.w	r3, r3, #4
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d02f      	beq.n	8006d58 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	699b      	ldr	r3, [r3, #24]
 8006cfc:	693a      	ldr	r2, [r7, #16]
 8006cfe:	4413      	add	r3, r2
 8006d00:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006d02:	68ba      	ldr	r2, [r7, #8]
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	429a      	cmp	r2, r3
 8006d08:	d90e      	bls.n	8006d28 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	68ba      	ldr	r2, [r7, #8]
 8006d0e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	68fa      	ldr	r2, [r7, #12]
 8006d14:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006d16:	4b1a      	ldr	r3, [pc, #104]	@ (8006d80 <prvSwitchTimerLists+0xc4>)
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	3304      	adds	r3, #4
 8006d1e:	4619      	mov	r1, r3
 8006d20:	4610      	mov	r0, r2
 8006d22:	f7fe f880 	bl	8004e26 <vListInsert>
 8006d26:	e017      	b.n	8006d58 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006d28:	2300      	movs	r3, #0
 8006d2a:	9300      	str	r3, [sp, #0]
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	693a      	ldr	r2, [r7, #16]
 8006d30:	2100      	movs	r1, #0
 8006d32:	68f8      	ldr	r0, [r7, #12]
 8006d34:	f7ff fd58 	bl	80067e8 <xTimerGenericCommand>
 8006d38:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d10b      	bne.n	8006d58 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d44:	f383 8811 	msr	BASEPRI, r3
 8006d48:	f3bf 8f6f 	isb	sy
 8006d4c:	f3bf 8f4f 	dsb	sy
 8006d50:	603b      	str	r3, [r7, #0]
}
 8006d52:	bf00      	nop
 8006d54:	bf00      	nop
 8006d56:	e7fd      	b.n	8006d54 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006d58:	4b09      	ldr	r3, [pc, #36]	@ (8006d80 <prvSwitchTimerLists+0xc4>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d1b0      	bne.n	8006cc4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006d62:	4b07      	ldr	r3, [pc, #28]	@ (8006d80 <prvSwitchTimerLists+0xc4>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006d68:	4b06      	ldr	r3, [pc, #24]	@ (8006d84 <prvSwitchTimerLists+0xc8>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	4a04      	ldr	r2, [pc, #16]	@ (8006d80 <prvSwitchTimerLists+0xc4>)
 8006d6e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006d70:	4a04      	ldr	r2, [pc, #16]	@ (8006d84 <prvSwitchTimerLists+0xc8>)
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	6013      	str	r3, [r2, #0]
}
 8006d76:	bf00      	nop
 8006d78:	3718      	adds	r7, #24
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}
 8006d7e:	bf00      	nop
 8006d80:	20000f28 	.word	0x20000f28
 8006d84:	20000f2c 	.word	0x20000f2c

08006d88 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b082      	sub	sp, #8
 8006d8c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006d8e:	f000 f96b 	bl	8007068 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006d92:	4b15      	ldr	r3, [pc, #84]	@ (8006de8 <prvCheckForValidListAndQueue+0x60>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d120      	bne.n	8006ddc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006d9a:	4814      	ldr	r0, [pc, #80]	@ (8006dec <prvCheckForValidListAndQueue+0x64>)
 8006d9c:	f7fd fff2 	bl	8004d84 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006da0:	4813      	ldr	r0, [pc, #76]	@ (8006df0 <prvCheckForValidListAndQueue+0x68>)
 8006da2:	f7fd ffef 	bl	8004d84 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006da6:	4b13      	ldr	r3, [pc, #76]	@ (8006df4 <prvCheckForValidListAndQueue+0x6c>)
 8006da8:	4a10      	ldr	r2, [pc, #64]	@ (8006dec <prvCheckForValidListAndQueue+0x64>)
 8006daa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006dac:	4b12      	ldr	r3, [pc, #72]	@ (8006df8 <prvCheckForValidListAndQueue+0x70>)
 8006dae:	4a10      	ldr	r2, [pc, #64]	@ (8006df0 <prvCheckForValidListAndQueue+0x68>)
 8006db0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006db2:	2300      	movs	r3, #0
 8006db4:	9300      	str	r3, [sp, #0]
 8006db6:	4b11      	ldr	r3, [pc, #68]	@ (8006dfc <prvCheckForValidListAndQueue+0x74>)
 8006db8:	4a11      	ldr	r2, [pc, #68]	@ (8006e00 <prvCheckForValidListAndQueue+0x78>)
 8006dba:	2110      	movs	r1, #16
 8006dbc:	200a      	movs	r0, #10
 8006dbe:	f7fe f8ff 	bl	8004fc0 <xQueueGenericCreateStatic>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	4a08      	ldr	r2, [pc, #32]	@ (8006de8 <prvCheckForValidListAndQueue+0x60>)
 8006dc6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006dc8:	4b07      	ldr	r3, [pc, #28]	@ (8006de8 <prvCheckForValidListAndQueue+0x60>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d005      	beq.n	8006ddc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006dd0:	4b05      	ldr	r3, [pc, #20]	@ (8006de8 <prvCheckForValidListAndQueue+0x60>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	490b      	ldr	r1, [pc, #44]	@ (8006e04 <prvCheckForValidListAndQueue+0x7c>)
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	f7fe fd24 	bl	8005824 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006ddc:	f000 f976 	bl	80070cc <vPortExitCritical>
}
 8006de0:	bf00      	nop
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}
 8006de6:	bf00      	nop
 8006de8:	20000f30 	.word	0x20000f30
 8006dec:	20000f00 	.word	0x20000f00
 8006df0:	20000f14 	.word	0x20000f14
 8006df4:	20000f28 	.word	0x20000f28
 8006df8:	20000f2c 	.word	0x20000f2c
 8006dfc:	20000fdc 	.word	0x20000fdc
 8006e00:	20000f3c 	.word	0x20000f3c
 8006e04:	080088bc 	.word	0x080088bc

08006e08 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b085      	sub	sp, #20
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	60f8      	str	r0, [r7, #12]
 8006e10:	60b9      	str	r1, [r7, #8]
 8006e12:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	3b04      	subs	r3, #4
 8006e18:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006e20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	3b04      	subs	r3, #4
 8006e26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	f023 0201 	bic.w	r2, r3, #1
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	3b04      	subs	r3, #4
 8006e36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006e38:	4a0c      	ldr	r2, [pc, #48]	@ (8006e6c <pxPortInitialiseStack+0x64>)
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	3b14      	subs	r3, #20
 8006e42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	3b04      	subs	r3, #4
 8006e4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f06f 0202 	mvn.w	r2, #2
 8006e56:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	3b20      	subs	r3, #32
 8006e5c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3714      	adds	r7, #20
 8006e64:	46bd      	mov	sp, r7
 8006e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6a:	4770      	bx	lr
 8006e6c:	08006e71 	.word	0x08006e71

08006e70 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006e70:	b480      	push	{r7}
 8006e72:	b085      	sub	sp, #20
 8006e74:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006e76:	2300      	movs	r3, #0
 8006e78:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006e7a:	4b13      	ldr	r3, [pc, #76]	@ (8006ec8 <prvTaskExitError+0x58>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e82:	d00b      	beq.n	8006e9c <prvTaskExitError+0x2c>
	__asm volatile
 8006e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e88:	f383 8811 	msr	BASEPRI, r3
 8006e8c:	f3bf 8f6f 	isb	sy
 8006e90:	f3bf 8f4f 	dsb	sy
 8006e94:	60fb      	str	r3, [r7, #12]
}
 8006e96:	bf00      	nop
 8006e98:	bf00      	nop
 8006e9a:	e7fd      	b.n	8006e98 <prvTaskExitError+0x28>
	__asm volatile
 8006e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ea0:	f383 8811 	msr	BASEPRI, r3
 8006ea4:	f3bf 8f6f 	isb	sy
 8006ea8:	f3bf 8f4f 	dsb	sy
 8006eac:	60bb      	str	r3, [r7, #8]
}
 8006eae:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006eb0:	bf00      	nop
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d0fc      	beq.n	8006eb2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006eb8:	bf00      	nop
 8006eba:	bf00      	nop
 8006ebc:	3714      	adds	r7, #20
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec4:	4770      	bx	lr
 8006ec6:	bf00      	nop
 8006ec8:	20000014 	.word	0x20000014
 8006ecc:	00000000 	.word	0x00000000

08006ed0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006ed0:	4b07      	ldr	r3, [pc, #28]	@ (8006ef0 <pxCurrentTCBConst2>)
 8006ed2:	6819      	ldr	r1, [r3, #0]
 8006ed4:	6808      	ldr	r0, [r1, #0]
 8006ed6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eda:	f380 8809 	msr	PSP, r0
 8006ede:	f3bf 8f6f 	isb	sy
 8006ee2:	f04f 0000 	mov.w	r0, #0
 8006ee6:	f380 8811 	msr	BASEPRI, r0
 8006eea:	4770      	bx	lr
 8006eec:	f3af 8000 	nop.w

08006ef0 <pxCurrentTCBConst2>:
 8006ef0:	20000a00 	.word	0x20000a00
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006ef4:	bf00      	nop
 8006ef6:	bf00      	nop

08006ef8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006ef8:	4808      	ldr	r0, [pc, #32]	@ (8006f1c <prvPortStartFirstTask+0x24>)
 8006efa:	6800      	ldr	r0, [r0, #0]
 8006efc:	6800      	ldr	r0, [r0, #0]
 8006efe:	f380 8808 	msr	MSP, r0
 8006f02:	f04f 0000 	mov.w	r0, #0
 8006f06:	f380 8814 	msr	CONTROL, r0
 8006f0a:	b662      	cpsie	i
 8006f0c:	b661      	cpsie	f
 8006f0e:	f3bf 8f4f 	dsb	sy
 8006f12:	f3bf 8f6f 	isb	sy
 8006f16:	df00      	svc	0
 8006f18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006f1a:	bf00      	nop
 8006f1c:	e000ed08 	.word	0xe000ed08

08006f20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b086      	sub	sp, #24
 8006f24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006f26:	4b47      	ldr	r3, [pc, #284]	@ (8007044 <xPortStartScheduler+0x124>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	4a47      	ldr	r2, [pc, #284]	@ (8007048 <xPortStartScheduler+0x128>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d10b      	bne.n	8006f48 <xPortStartScheduler+0x28>
	__asm volatile
 8006f30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f34:	f383 8811 	msr	BASEPRI, r3
 8006f38:	f3bf 8f6f 	isb	sy
 8006f3c:	f3bf 8f4f 	dsb	sy
 8006f40:	60fb      	str	r3, [r7, #12]
}
 8006f42:	bf00      	nop
 8006f44:	bf00      	nop
 8006f46:	e7fd      	b.n	8006f44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006f48:	4b3e      	ldr	r3, [pc, #248]	@ (8007044 <xPortStartScheduler+0x124>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a3f      	ldr	r2, [pc, #252]	@ (800704c <xPortStartScheduler+0x12c>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d10b      	bne.n	8006f6a <xPortStartScheduler+0x4a>
	__asm volatile
 8006f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f56:	f383 8811 	msr	BASEPRI, r3
 8006f5a:	f3bf 8f6f 	isb	sy
 8006f5e:	f3bf 8f4f 	dsb	sy
 8006f62:	613b      	str	r3, [r7, #16]
}
 8006f64:	bf00      	nop
 8006f66:	bf00      	nop
 8006f68:	e7fd      	b.n	8006f66 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006f6a:	4b39      	ldr	r3, [pc, #228]	@ (8007050 <xPortStartScheduler+0x130>)
 8006f6c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	781b      	ldrb	r3, [r3, #0]
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	22ff      	movs	r2, #255	@ 0xff
 8006f7a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	781b      	ldrb	r3, [r3, #0]
 8006f80:	b2db      	uxtb	r3, r3
 8006f82:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006f84:	78fb      	ldrb	r3, [r7, #3]
 8006f86:	b2db      	uxtb	r3, r3
 8006f88:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006f8c:	b2da      	uxtb	r2, r3
 8006f8e:	4b31      	ldr	r3, [pc, #196]	@ (8007054 <xPortStartScheduler+0x134>)
 8006f90:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006f92:	4b31      	ldr	r3, [pc, #196]	@ (8007058 <xPortStartScheduler+0x138>)
 8006f94:	2207      	movs	r2, #7
 8006f96:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006f98:	e009      	b.n	8006fae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006f9a:	4b2f      	ldr	r3, [pc, #188]	@ (8007058 <xPortStartScheduler+0x138>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	3b01      	subs	r3, #1
 8006fa0:	4a2d      	ldr	r2, [pc, #180]	@ (8007058 <xPortStartScheduler+0x138>)
 8006fa2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006fa4:	78fb      	ldrb	r3, [r7, #3]
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	005b      	lsls	r3, r3, #1
 8006faa:	b2db      	uxtb	r3, r3
 8006fac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006fae:	78fb      	ldrb	r3, [r7, #3]
 8006fb0:	b2db      	uxtb	r3, r3
 8006fb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fb6:	2b80      	cmp	r3, #128	@ 0x80
 8006fb8:	d0ef      	beq.n	8006f9a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006fba:	4b27      	ldr	r3, [pc, #156]	@ (8007058 <xPortStartScheduler+0x138>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f1c3 0307 	rsb	r3, r3, #7
 8006fc2:	2b04      	cmp	r3, #4
 8006fc4:	d00b      	beq.n	8006fde <xPortStartScheduler+0xbe>
	__asm volatile
 8006fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fca:	f383 8811 	msr	BASEPRI, r3
 8006fce:	f3bf 8f6f 	isb	sy
 8006fd2:	f3bf 8f4f 	dsb	sy
 8006fd6:	60bb      	str	r3, [r7, #8]
}
 8006fd8:	bf00      	nop
 8006fda:	bf00      	nop
 8006fdc:	e7fd      	b.n	8006fda <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006fde:	4b1e      	ldr	r3, [pc, #120]	@ (8007058 <xPortStartScheduler+0x138>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	021b      	lsls	r3, r3, #8
 8006fe4:	4a1c      	ldr	r2, [pc, #112]	@ (8007058 <xPortStartScheduler+0x138>)
 8006fe6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006fe8:	4b1b      	ldr	r3, [pc, #108]	@ (8007058 <xPortStartScheduler+0x138>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006ff0:	4a19      	ldr	r2, [pc, #100]	@ (8007058 <xPortStartScheduler+0x138>)
 8006ff2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	b2da      	uxtb	r2, r3
 8006ff8:	697b      	ldr	r3, [r7, #20]
 8006ffa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006ffc:	4b17      	ldr	r3, [pc, #92]	@ (800705c <xPortStartScheduler+0x13c>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a16      	ldr	r2, [pc, #88]	@ (800705c <xPortStartScheduler+0x13c>)
 8007002:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007006:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007008:	4b14      	ldr	r3, [pc, #80]	@ (800705c <xPortStartScheduler+0x13c>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a13      	ldr	r2, [pc, #76]	@ (800705c <xPortStartScheduler+0x13c>)
 800700e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007012:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007014:	f000 f8da 	bl	80071cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007018:	4b11      	ldr	r3, [pc, #68]	@ (8007060 <xPortStartScheduler+0x140>)
 800701a:	2200      	movs	r2, #0
 800701c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800701e:	f000 f8f9 	bl	8007214 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007022:	4b10      	ldr	r3, [pc, #64]	@ (8007064 <xPortStartScheduler+0x144>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a0f      	ldr	r2, [pc, #60]	@ (8007064 <xPortStartScheduler+0x144>)
 8007028:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800702c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800702e:	f7ff ff63 	bl	8006ef8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007032:	f7ff f82f 	bl	8006094 <vTaskSwitchContext>
	prvTaskExitError();
 8007036:	f7ff ff1b 	bl	8006e70 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800703a:	2300      	movs	r3, #0
}
 800703c:	4618      	mov	r0, r3
 800703e:	3718      	adds	r7, #24
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}
 8007044:	e000ed00 	.word	0xe000ed00
 8007048:	410fc271 	.word	0x410fc271
 800704c:	410fc270 	.word	0x410fc270
 8007050:	e000e400 	.word	0xe000e400
 8007054:	2000102c 	.word	0x2000102c
 8007058:	20001030 	.word	0x20001030
 800705c:	e000ed20 	.word	0xe000ed20
 8007060:	20000014 	.word	0x20000014
 8007064:	e000ef34 	.word	0xe000ef34

08007068 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007068:	b480      	push	{r7}
 800706a:	b083      	sub	sp, #12
 800706c:	af00      	add	r7, sp, #0
	__asm volatile
 800706e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007072:	f383 8811 	msr	BASEPRI, r3
 8007076:	f3bf 8f6f 	isb	sy
 800707a:	f3bf 8f4f 	dsb	sy
 800707e:	607b      	str	r3, [r7, #4]
}
 8007080:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007082:	4b10      	ldr	r3, [pc, #64]	@ (80070c4 <vPortEnterCritical+0x5c>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	3301      	adds	r3, #1
 8007088:	4a0e      	ldr	r2, [pc, #56]	@ (80070c4 <vPortEnterCritical+0x5c>)
 800708a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800708c:	4b0d      	ldr	r3, [pc, #52]	@ (80070c4 <vPortEnterCritical+0x5c>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	2b01      	cmp	r3, #1
 8007092:	d110      	bne.n	80070b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007094:	4b0c      	ldr	r3, [pc, #48]	@ (80070c8 <vPortEnterCritical+0x60>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	b2db      	uxtb	r3, r3
 800709a:	2b00      	cmp	r3, #0
 800709c:	d00b      	beq.n	80070b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800709e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070a2:	f383 8811 	msr	BASEPRI, r3
 80070a6:	f3bf 8f6f 	isb	sy
 80070aa:	f3bf 8f4f 	dsb	sy
 80070ae:	603b      	str	r3, [r7, #0]
}
 80070b0:	bf00      	nop
 80070b2:	bf00      	nop
 80070b4:	e7fd      	b.n	80070b2 <vPortEnterCritical+0x4a>
	}
}
 80070b6:	bf00      	nop
 80070b8:	370c      	adds	r7, #12
 80070ba:	46bd      	mov	sp, r7
 80070bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c0:	4770      	bx	lr
 80070c2:	bf00      	nop
 80070c4:	20000014 	.word	0x20000014
 80070c8:	e000ed04 	.word	0xe000ed04

080070cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80070cc:	b480      	push	{r7}
 80070ce:	b083      	sub	sp, #12
 80070d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80070d2:	4b12      	ldr	r3, [pc, #72]	@ (800711c <vPortExitCritical+0x50>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d10b      	bne.n	80070f2 <vPortExitCritical+0x26>
	__asm volatile
 80070da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070de:	f383 8811 	msr	BASEPRI, r3
 80070e2:	f3bf 8f6f 	isb	sy
 80070e6:	f3bf 8f4f 	dsb	sy
 80070ea:	607b      	str	r3, [r7, #4]
}
 80070ec:	bf00      	nop
 80070ee:	bf00      	nop
 80070f0:	e7fd      	b.n	80070ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80070f2:	4b0a      	ldr	r3, [pc, #40]	@ (800711c <vPortExitCritical+0x50>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	3b01      	subs	r3, #1
 80070f8:	4a08      	ldr	r2, [pc, #32]	@ (800711c <vPortExitCritical+0x50>)
 80070fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80070fc:	4b07      	ldr	r3, [pc, #28]	@ (800711c <vPortExitCritical+0x50>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d105      	bne.n	8007110 <vPortExitCritical+0x44>
 8007104:	2300      	movs	r3, #0
 8007106:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	f383 8811 	msr	BASEPRI, r3
}
 800710e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007110:	bf00      	nop
 8007112:	370c      	adds	r7, #12
 8007114:	46bd      	mov	sp, r7
 8007116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711a:	4770      	bx	lr
 800711c:	20000014 	.word	0x20000014

08007120 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007120:	f3ef 8009 	mrs	r0, PSP
 8007124:	f3bf 8f6f 	isb	sy
 8007128:	4b15      	ldr	r3, [pc, #84]	@ (8007180 <pxCurrentTCBConst>)
 800712a:	681a      	ldr	r2, [r3, #0]
 800712c:	f01e 0f10 	tst.w	lr, #16
 8007130:	bf08      	it	eq
 8007132:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007136:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800713a:	6010      	str	r0, [r2, #0]
 800713c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007140:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007144:	f380 8811 	msr	BASEPRI, r0
 8007148:	f3bf 8f4f 	dsb	sy
 800714c:	f3bf 8f6f 	isb	sy
 8007150:	f7fe ffa0 	bl	8006094 <vTaskSwitchContext>
 8007154:	f04f 0000 	mov.w	r0, #0
 8007158:	f380 8811 	msr	BASEPRI, r0
 800715c:	bc09      	pop	{r0, r3}
 800715e:	6819      	ldr	r1, [r3, #0]
 8007160:	6808      	ldr	r0, [r1, #0]
 8007162:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007166:	f01e 0f10 	tst.w	lr, #16
 800716a:	bf08      	it	eq
 800716c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007170:	f380 8809 	msr	PSP, r0
 8007174:	f3bf 8f6f 	isb	sy
 8007178:	4770      	bx	lr
 800717a:	bf00      	nop
 800717c:	f3af 8000 	nop.w

08007180 <pxCurrentTCBConst>:
 8007180:	20000a00 	.word	0x20000a00
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007184:	bf00      	nop
 8007186:	bf00      	nop

08007188 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b082      	sub	sp, #8
 800718c:	af00      	add	r7, sp, #0
	__asm volatile
 800718e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007192:	f383 8811 	msr	BASEPRI, r3
 8007196:	f3bf 8f6f 	isb	sy
 800719a:	f3bf 8f4f 	dsb	sy
 800719e:	607b      	str	r3, [r7, #4]
}
 80071a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80071a2:	f7fe febd 	bl	8005f20 <xTaskIncrementTick>
 80071a6:	4603      	mov	r3, r0
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d003      	beq.n	80071b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80071ac:	4b06      	ldr	r3, [pc, #24]	@ (80071c8 <xPortSysTickHandler+0x40>)
 80071ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071b2:	601a      	str	r2, [r3, #0]
 80071b4:	2300      	movs	r3, #0
 80071b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	f383 8811 	msr	BASEPRI, r3
}
 80071be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80071c0:	bf00      	nop
 80071c2:	3708      	adds	r7, #8
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}
 80071c8:	e000ed04 	.word	0xe000ed04

080071cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80071cc:	b480      	push	{r7}
 80071ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80071d0:	4b0b      	ldr	r3, [pc, #44]	@ (8007200 <vPortSetupTimerInterrupt+0x34>)
 80071d2:	2200      	movs	r2, #0
 80071d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80071d6:	4b0b      	ldr	r3, [pc, #44]	@ (8007204 <vPortSetupTimerInterrupt+0x38>)
 80071d8:	2200      	movs	r2, #0
 80071da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80071dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007208 <vPortSetupTimerInterrupt+0x3c>)
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4a0a      	ldr	r2, [pc, #40]	@ (800720c <vPortSetupTimerInterrupt+0x40>)
 80071e2:	fba2 2303 	umull	r2, r3, r2, r3
 80071e6:	099b      	lsrs	r3, r3, #6
 80071e8:	4a09      	ldr	r2, [pc, #36]	@ (8007210 <vPortSetupTimerInterrupt+0x44>)
 80071ea:	3b01      	subs	r3, #1
 80071ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80071ee:	4b04      	ldr	r3, [pc, #16]	@ (8007200 <vPortSetupTimerInterrupt+0x34>)
 80071f0:	2207      	movs	r2, #7
 80071f2:	601a      	str	r2, [r3, #0]
}
 80071f4:	bf00      	nop
 80071f6:	46bd      	mov	sp, r7
 80071f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fc:	4770      	bx	lr
 80071fe:	bf00      	nop
 8007200:	e000e010 	.word	0xe000e010
 8007204:	e000e018 	.word	0xe000e018
 8007208:	20000008 	.word	0x20000008
 800720c:	10624dd3 	.word	0x10624dd3
 8007210:	e000e014 	.word	0xe000e014

08007214 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007214:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007224 <vPortEnableVFP+0x10>
 8007218:	6801      	ldr	r1, [r0, #0]
 800721a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800721e:	6001      	str	r1, [r0, #0]
 8007220:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007222:	bf00      	nop
 8007224:	e000ed88 	.word	0xe000ed88

08007228 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007228:	b480      	push	{r7}
 800722a:	b085      	sub	sp, #20
 800722c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800722e:	f3ef 8305 	mrs	r3, IPSR
 8007232:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2b0f      	cmp	r3, #15
 8007238:	d915      	bls.n	8007266 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800723a:	4a18      	ldr	r2, [pc, #96]	@ (800729c <vPortValidateInterruptPriority+0x74>)
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	4413      	add	r3, r2
 8007240:	781b      	ldrb	r3, [r3, #0]
 8007242:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007244:	4b16      	ldr	r3, [pc, #88]	@ (80072a0 <vPortValidateInterruptPriority+0x78>)
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	7afa      	ldrb	r2, [r7, #11]
 800724a:	429a      	cmp	r2, r3
 800724c:	d20b      	bcs.n	8007266 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800724e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007252:	f383 8811 	msr	BASEPRI, r3
 8007256:	f3bf 8f6f 	isb	sy
 800725a:	f3bf 8f4f 	dsb	sy
 800725e:	607b      	str	r3, [r7, #4]
}
 8007260:	bf00      	nop
 8007262:	bf00      	nop
 8007264:	e7fd      	b.n	8007262 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007266:	4b0f      	ldr	r3, [pc, #60]	@ (80072a4 <vPortValidateInterruptPriority+0x7c>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800726e:	4b0e      	ldr	r3, [pc, #56]	@ (80072a8 <vPortValidateInterruptPriority+0x80>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	429a      	cmp	r2, r3
 8007274:	d90b      	bls.n	800728e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800727a:	f383 8811 	msr	BASEPRI, r3
 800727e:	f3bf 8f6f 	isb	sy
 8007282:	f3bf 8f4f 	dsb	sy
 8007286:	603b      	str	r3, [r7, #0]
}
 8007288:	bf00      	nop
 800728a:	bf00      	nop
 800728c:	e7fd      	b.n	800728a <vPortValidateInterruptPriority+0x62>
	}
 800728e:	bf00      	nop
 8007290:	3714      	adds	r7, #20
 8007292:	46bd      	mov	sp, r7
 8007294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007298:	4770      	bx	lr
 800729a:	bf00      	nop
 800729c:	e000e3f0 	.word	0xe000e3f0
 80072a0:	2000102c 	.word	0x2000102c
 80072a4:	e000ed0c 	.word	0xe000ed0c
 80072a8:	20001030 	.word	0x20001030

080072ac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b08a      	sub	sp, #40	@ 0x28
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80072b4:	2300      	movs	r3, #0
 80072b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80072b8:	f7fe fd76 	bl	8005da8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80072bc:	4b5c      	ldr	r3, [pc, #368]	@ (8007430 <pvPortMalloc+0x184>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d101      	bne.n	80072c8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80072c4:	f000 f924 	bl	8007510 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80072c8:	4b5a      	ldr	r3, [pc, #360]	@ (8007434 <pvPortMalloc+0x188>)
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	4013      	ands	r3, r2
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	f040 8095 	bne.w	8007400 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d01e      	beq.n	800731a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80072dc:	2208      	movs	r2, #8
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	4413      	add	r3, r2
 80072e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	f003 0307 	and.w	r3, r3, #7
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d015      	beq.n	800731a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	f023 0307 	bic.w	r3, r3, #7
 80072f4:	3308      	adds	r3, #8
 80072f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f003 0307 	and.w	r3, r3, #7
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d00b      	beq.n	800731a <pvPortMalloc+0x6e>
	__asm volatile
 8007302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007306:	f383 8811 	msr	BASEPRI, r3
 800730a:	f3bf 8f6f 	isb	sy
 800730e:	f3bf 8f4f 	dsb	sy
 8007312:	617b      	str	r3, [r7, #20]
}
 8007314:	bf00      	nop
 8007316:	bf00      	nop
 8007318:	e7fd      	b.n	8007316 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d06f      	beq.n	8007400 <pvPortMalloc+0x154>
 8007320:	4b45      	ldr	r3, [pc, #276]	@ (8007438 <pvPortMalloc+0x18c>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	687a      	ldr	r2, [r7, #4]
 8007326:	429a      	cmp	r2, r3
 8007328:	d86a      	bhi.n	8007400 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800732a:	4b44      	ldr	r3, [pc, #272]	@ (800743c <pvPortMalloc+0x190>)
 800732c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800732e:	4b43      	ldr	r3, [pc, #268]	@ (800743c <pvPortMalloc+0x190>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007334:	e004      	b.n	8007340 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007338:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800733a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007342:	685b      	ldr	r3, [r3, #4]
 8007344:	687a      	ldr	r2, [r7, #4]
 8007346:	429a      	cmp	r2, r3
 8007348:	d903      	bls.n	8007352 <pvPortMalloc+0xa6>
 800734a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d1f1      	bne.n	8007336 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007352:	4b37      	ldr	r3, [pc, #220]	@ (8007430 <pvPortMalloc+0x184>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007358:	429a      	cmp	r2, r3
 800735a:	d051      	beq.n	8007400 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800735c:	6a3b      	ldr	r3, [r7, #32]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	2208      	movs	r2, #8
 8007362:	4413      	add	r3, r2
 8007364:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007368:	681a      	ldr	r2, [r3, #0]
 800736a:	6a3b      	ldr	r3, [r7, #32]
 800736c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800736e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007370:	685a      	ldr	r2, [r3, #4]
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	1ad2      	subs	r2, r2, r3
 8007376:	2308      	movs	r3, #8
 8007378:	005b      	lsls	r3, r3, #1
 800737a:	429a      	cmp	r2, r3
 800737c:	d920      	bls.n	80073c0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800737e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	4413      	add	r3, r2
 8007384:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007386:	69bb      	ldr	r3, [r7, #24]
 8007388:	f003 0307 	and.w	r3, r3, #7
 800738c:	2b00      	cmp	r3, #0
 800738e:	d00b      	beq.n	80073a8 <pvPortMalloc+0xfc>
	__asm volatile
 8007390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007394:	f383 8811 	msr	BASEPRI, r3
 8007398:	f3bf 8f6f 	isb	sy
 800739c:	f3bf 8f4f 	dsb	sy
 80073a0:	613b      	str	r3, [r7, #16]
}
 80073a2:	bf00      	nop
 80073a4:	bf00      	nop
 80073a6:	e7fd      	b.n	80073a4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80073a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073aa:	685a      	ldr	r2, [r3, #4]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	1ad2      	subs	r2, r2, r3
 80073b0:	69bb      	ldr	r3, [r7, #24]
 80073b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80073b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b6:	687a      	ldr	r2, [r7, #4]
 80073b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80073ba:	69b8      	ldr	r0, [r7, #24]
 80073bc:	f000 f90a 	bl	80075d4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80073c0:	4b1d      	ldr	r3, [pc, #116]	@ (8007438 <pvPortMalloc+0x18c>)
 80073c2:	681a      	ldr	r2, [r3, #0]
 80073c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073c6:	685b      	ldr	r3, [r3, #4]
 80073c8:	1ad3      	subs	r3, r2, r3
 80073ca:	4a1b      	ldr	r2, [pc, #108]	@ (8007438 <pvPortMalloc+0x18c>)
 80073cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80073ce:	4b1a      	ldr	r3, [pc, #104]	@ (8007438 <pvPortMalloc+0x18c>)
 80073d0:	681a      	ldr	r2, [r3, #0]
 80073d2:	4b1b      	ldr	r3, [pc, #108]	@ (8007440 <pvPortMalloc+0x194>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	429a      	cmp	r2, r3
 80073d8:	d203      	bcs.n	80073e2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80073da:	4b17      	ldr	r3, [pc, #92]	@ (8007438 <pvPortMalloc+0x18c>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4a18      	ldr	r2, [pc, #96]	@ (8007440 <pvPortMalloc+0x194>)
 80073e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80073e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073e4:	685a      	ldr	r2, [r3, #4]
 80073e6:	4b13      	ldr	r3, [pc, #76]	@ (8007434 <pvPortMalloc+0x188>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	431a      	orrs	r2, r3
 80073ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80073f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073f2:	2200      	movs	r2, #0
 80073f4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80073f6:	4b13      	ldr	r3, [pc, #76]	@ (8007444 <pvPortMalloc+0x198>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	3301      	adds	r3, #1
 80073fc:	4a11      	ldr	r2, [pc, #68]	@ (8007444 <pvPortMalloc+0x198>)
 80073fe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007400:	f7fe fce0 	bl	8005dc4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007404:	69fb      	ldr	r3, [r7, #28]
 8007406:	f003 0307 	and.w	r3, r3, #7
 800740a:	2b00      	cmp	r3, #0
 800740c:	d00b      	beq.n	8007426 <pvPortMalloc+0x17a>
	__asm volatile
 800740e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007412:	f383 8811 	msr	BASEPRI, r3
 8007416:	f3bf 8f6f 	isb	sy
 800741a:	f3bf 8f4f 	dsb	sy
 800741e:	60fb      	str	r3, [r7, #12]
}
 8007420:	bf00      	nop
 8007422:	bf00      	nop
 8007424:	e7fd      	b.n	8007422 <pvPortMalloc+0x176>
	return pvReturn;
 8007426:	69fb      	ldr	r3, [r7, #28]
}
 8007428:	4618      	mov	r0, r3
 800742a:	3728      	adds	r7, #40	@ 0x28
 800742c:	46bd      	mov	sp, r7
 800742e:	bd80      	pop	{r7, pc}
 8007430:	20004c3c 	.word	0x20004c3c
 8007434:	20004c50 	.word	0x20004c50
 8007438:	20004c40 	.word	0x20004c40
 800743c:	20004c34 	.word	0x20004c34
 8007440:	20004c44 	.word	0x20004c44
 8007444:	20004c48 	.word	0x20004c48

08007448 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b086      	sub	sp, #24
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d04f      	beq.n	80074fa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800745a:	2308      	movs	r3, #8
 800745c:	425b      	negs	r3, r3
 800745e:	697a      	ldr	r2, [r7, #20]
 8007460:	4413      	add	r3, r2
 8007462:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007464:	697b      	ldr	r3, [r7, #20]
 8007466:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	685a      	ldr	r2, [r3, #4]
 800746c:	4b25      	ldr	r3, [pc, #148]	@ (8007504 <vPortFree+0xbc>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4013      	ands	r3, r2
 8007472:	2b00      	cmp	r3, #0
 8007474:	d10b      	bne.n	800748e <vPortFree+0x46>
	__asm volatile
 8007476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800747a:	f383 8811 	msr	BASEPRI, r3
 800747e:	f3bf 8f6f 	isb	sy
 8007482:	f3bf 8f4f 	dsb	sy
 8007486:	60fb      	str	r3, [r7, #12]
}
 8007488:	bf00      	nop
 800748a:	bf00      	nop
 800748c:	e7fd      	b.n	800748a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d00b      	beq.n	80074ae <vPortFree+0x66>
	__asm volatile
 8007496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800749a:	f383 8811 	msr	BASEPRI, r3
 800749e:	f3bf 8f6f 	isb	sy
 80074a2:	f3bf 8f4f 	dsb	sy
 80074a6:	60bb      	str	r3, [r7, #8]
}
 80074a8:	bf00      	nop
 80074aa:	bf00      	nop
 80074ac:	e7fd      	b.n	80074aa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	685a      	ldr	r2, [r3, #4]
 80074b2:	4b14      	ldr	r3, [pc, #80]	@ (8007504 <vPortFree+0xbc>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4013      	ands	r3, r2
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d01e      	beq.n	80074fa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d11a      	bne.n	80074fa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80074c4:	693b      	ldr	r3, [r7, #16]
 80074c6:	685a      	ldr	r2, [r3, #4]
 80074c8:	4b0e      	ldr	r3, [pc, #56]	@ (8007504 <vPortFree+0xbc>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	43db      	mvns	r3, r3
 80074ce:	401a      	ands	r2, r3
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80074d4:	f7fe fc68 	bl	8005da8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	685a      	ldr	r2, [r3, #4]
 80074dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007508 <vPortFree+0xc0>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4413      	add	r3, r2
 80074e2:	4a09      	ldr	r2, [pc, #36]	@ (8007508 <vPortFree+0xc0>)
 80074e4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80074e6:	6938      	ldr	r0, [r7, #16]
 80074e8:	f000 f874 	bl	80075d4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80074ec:	4b07      	ldr	r3, [pc, #28]	@ (800750c <vPortFree+0xc4>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	3301      	adds	r3, #1
 80074f2:	4a06      	ldr	r2, [pc, #24]	@ (800750c <vPortFree+0xc4>)
 80074f4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80074f6:	f7fe fc65 	bl	8005dc4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80074fa:	bf00      	nop
 80074fc:	3718      	adds	r7, #24
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}
 8007502:	bf00      	nop
 8007504:	20004c50 	.word	0x20004c50
 8007508:	20004c40 	.word	0x20004c40
 800750c:	20004c4c 	.word	0x20004c4c

08007510 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007510:	b480      	push	{r7}
 8007512:	b085      	sub	sp, #20
 8007514:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007516:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800751a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800751c:	4b27      	ldr	r3, [pc, #156]	@ (80075bc <prvHeapInit+0xac>)
 800751e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	f003 0307 	and.w	r3, r3, #7
 8007526:	2b00      	cmp	r3, #0
 8007528:	d00c      	beq.n	8007544 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	3307      	adds	r3, #7
 800752e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	f023 0307 	bic.w	r3, r3, #7
 8007536:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007538:	68ba      	ldr	r2, [r7, #8]
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	1ad3      	subs	r3, r2, r3
 800753e:	4a1f      	ldr	r2, [pc, #124]	@ (80075bc <prvHeapInit+0xac>)
 8007540:	4413      	add	r3, r2
 8007542:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007548:	4a1d      	ldr	r2, [pc, #116]	@ (80075c0 <prvHeapInit+0xb0>)
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800754e:	4b1c      	ldr	r3, [pc, #112]	@ (80075c0 <prvHeapInit+0xb0>)
 8007550:	2200      	movs	r2, #0
 8007552:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	68ba      	ldr	r2, [r7, #8]
 8007558:	4413      	add	r3, r2
 800755a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800755c:	2208      	movs	r2, #8
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	1a9b      	subs	r3, r3, r2
 8007562:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	f023 0307 	bic.w	r3, r3, #7
 800756a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	4a15      	ldr	r2, [pc, #84]	@ (80075c4 <prvHeapInit+0xb4>)
 8007570:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007572:	4b14      	ldr	r3, [pc, #80]	@ (80075c4 <prvHeapInit+0xb4>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	2200      	movs	r2, #0
 8007578:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800757a:	4b12      	ldr	r3, [pc, #72]	@ (80075c4 <prvHeapInit+0xb4>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	2200      	movs	r2, #0
 8007580:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	68fa      	ldr	r2, [r7, #12]
 800758a:	1ad2      	subs	r2, r2, r3
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007590:	4b0c      	ldr	r3, [pc, #48]	@ (80075c4 <prvHeapInit+0xb4>)
 8007592:	681a      	ldr	r2, [r3, #0]
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	685b      	ldr	r3, [r3, #4]
 800759c:	4a0a      	ldr	r2, [pc, #40]	@ (80075c8 <prvHeapInit+0xb8>)
 800759e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	4a09      	ldr	r2, [pc, #36]	@ (80075cc <prvHeapInit+0xbc>)
 80075a6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80075a8:	4b09      	ldr	r3, [pc, #36]	@ (80075d0 <prvHeapInit+0xc0>)
 80075aa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80075ae:	601a      	str	r2, [r3, #0]
}
 80075b0:	bf00      	nop
 80075b2:	3714      	adds	r7, #20
 80075b4:	46bd      	mov	sp, r7
 80075b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ba:	4770      	bx	lr
 80075bc:	20001034 	.word	0x20001034
 80075c0:	20004c34 	.word	0x20004c34
 80075c4:	20004c3c 	.word	0x20004c3c
 80075c8:	20004c44 	.word	0x20004c44
 80075cc:	20004c40 	.word	0x20004c40
 80075d0:	20004c50 	.word	0x20004c50

080075d4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80075d4:	b480      	push	{r7}
 80075d6:	b085      	sub	sp, #20
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80075dc:	4b28      	ldr	r3, [pc, #160]	@ (8007680 <prvInsertBlockIntoFreeList+0xac>)
 80075de:	60fb      	str	r3, [r7, #12]
 80075e0:	e002      	b.n	80075e8 <prvInsertBlockIntoFreeList+0x14>
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	60fb      	str	r3, [r7, #12]
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	687a      	ldr	r2, [r7, #4]
 80075ee:	429a      	cmp	r2, r3
 80075f0:	d8f7      	bhi.n	80075e2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	685b      	ldr	r3, [r3, #4]
 80075fa:	68ba      	ldr	r2, [r7, #8]
 80075fc:	4413      	add	r3, r2
 80075fe:	687a      	ldr	r2, [r7, #4]
 8007600:	429a      	cmp	r2, r3
 8007602:	d108      	bne.n	8007616 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	685a      	ldr	r2, [r3, #4]
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	685b      	ldr	r3, [r3, #4]
 800760c:	441a      	add	r2, r3
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	68ba      	ldr	r2, [r7, #8]
 8007620:	441a      	add	r2, r3
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	429a      	cmp	r2, r3
 8007628:	d118      	bne.n	800765c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681a      	ldr	r2, [r3, #0]
 800762e:	4b15      	ldr	r3, [pc, #84]	@ (8007684 <prvInsertBlockIntoFreeList+0xb0>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	429a      	cmp	r2, r3
 8007634:	d00d      	beq.n	8007652 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	685a      	ldr	r2, [r3, #4]
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	441a      	add	r2, r3
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	681a      	ldr	r2, [r3, #0]
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	601a      	str	r2, [r3, #0]
 8007650:	e008      	b.n	8007664 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007652:	4b0c      	ldr	r3, [pc, #48]	@ (8007684 <prvInsertBlockIntoFreeList+0xb0>)
 8007654:	681a      	ldr	r2, [r3, #0]
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	601a      	str	r2, [r3, #0]
 800765a:	e003      	b.n	8007664 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681a      	ldr	r2, [r3, #0]
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007664:	68fa      	ldr	r2, [r7, #12]
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	429a      	cmp	r2, r3
 800766a:	d002      	beq.n	8007672 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	687a      	ldr	r2, [r7, #4]
 8007670:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007672:	bf00      	nop
 8007674:	3714      	adds	r7, #20
 8007676:	46bd      	mov	sp, r7
 8007678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767c:	4770      	bx	lr
 800767e:	bf00      	nop
 8007680:	20004c34 	.word	0x20004c34
 8007684:	20004c3c 	.word	0x20004c3c

08007688 <atoi>:
 8007688:	220a      	movs	r2, #10
 800768a:	2100      	movs	r1, #0
 800768c:	f000 b87a 	b.w	8007784 <strtol>

08007690 <_strtol_l.isra.0>:
 8007690:	2b24      	cmp	r3, #36	@ 0x24
 8007692:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007696:	4686      	mov	lr, r0
 8007698:	4690      	mov	r8, r2
 800769a:	d801      	bhi.n	80076a0 <_strtol_l.isra.0+0x10>
 800769c:	2b01      	cmp	r3, #1
 800769e:	d106      	bne.n	80076ae <_strtol_l.isra.0+0x1e>
 80076a0:	f000 fa88 	bl	8007bb4 <__errno>
 80076a4:	2316      	movs	r3, #22
 80076a6:	6003      	str	r3, [r0, #0]
 80076a8:	2000      	movs	r0, #0
 80076aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076ae:	4834      	ldr	r0, [pc, #208]	@ (8007780 <_strtol_l.isra.0+0xf0>)
 80076b0:	460d      	mov	r5, r1
 80076b2:	462a      	mov	r2, r5
 80076b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80076b8:	5d06      	ldrb	r6, [r0, r4]
 80076ba:	f016 0608 	ands.w	r6, r6, #8
 80076be:	d1f8      	bne.n	80076b2 <_strtol_l.isra.0+0x22>
 80076c0:	2c2d      	cmp	r4, #45	@ 0x2d
 80076c2:	d110      	bne.n	80076e6 <_strtol_l.isra.0+0x56>
 80076c4:	782c      	ldrb	r4, [r5, #0]
 80076c6:	2601      	movs	r6, #1
 80076c8:	1c95      	adds	r5, r2, #2
 80076ca:	f033 0210 	bics.w	r2, r3, #16
 80076ce:	d115      	bne.n	80076fc <_strtol_l.isra.0+0x6c>
 80076d0:	2c30      	cmp	r4, #48	@ 0x30
 80076d2:	d10d      	bne.n	80076f0 <_strtol_l.isra.0+0x60>
 80076d4:	782a      	ldrb	r2, [r5, #0]
 80076d6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80076da:	2a58      	cmp	r2, #88	@ 0x58
 80076dc:	d108      	bne.n	80076f0 <_strtol_l.isra.0+0x60>
 80076de:	786c      	ldrb	r4, [r5, #1]
 80076e0:	3502      	adds	r5, #2
 80076e2:	2310      	movs	r3, #16
 80076e4:	e00a      	b.n	80076fc <_strtol_l.isra.0+0x6c>
 80076e6:	2c2b      	cmp	r4, #43	@ 0x2b
 80076e8:	bf04      	itt	eq
 80076ea:	782c      	ldrbeq	r4, [r5, #0]
 80076ec:	1c95      	addeq	r5, r2, #2
 80076ee:	e7ec      	b.n	80076ca <_strtol_l.isra.0+0x3a>
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d1f6      	bne.n	80076e2 <_strtol_l.isra.0+0x52>
 80076f4:	2c30      	cmp	r4, #48	@ 0x30
 80076f6:	bf14      	ite	ne
 80076f8:	230a      	movne	r3, #10
 80076fa:	2308      	moveq	r3, #8
 80076fc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007700:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007704:	2200      	movs	r2, #0
 8007706:	fbbc f9f3 	udiv	r9, ip, r3
 800770a:	4610      	mov	r0, r2
 800770c:	fb03 ca19 	mls	sl, r3, r9, ip
 8007710:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007714:	2f09      	cmp	r7, #9
 8007716:	d80f      	bhi.n	8007738 <_strtol_l.isra.0+0xa8>
 8007718:	463c      	mov	r4, r7
 800771a:	42a3      	cmp	r3, r4
 800771c:	dd1b      	ble.n	8007756 <_strtol_l.isra.0+0xc6>
 800771e:	1c57      	adds	r7, r2, #1
 8007720:	d007      	beq.n	8007732 <_strtol_l.isra.0+0xa2>
 8007722:	4581      	cmp	r9, r0
 8007724:	d314      	bcc.n	8007750 <_strtol_l.isra.0+0xc0>
 8007726:	d101      	bne.n	800772c <_strtol_l.isra.0+0x9c>
 8007728:	45a2      	cmp	sl, r4
 800772a:	db11      	blt.n	8007750 <_strtol_l.isra.0+0xc0>
 800772c:	fb00 4003 	mla	r0, r0, r3, r4
 8007730:	2201      	movs	r2, #1
 8007732:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007736:	e7eb      	b.n	8007710 <_strtol_l.isra.0+0x80>
 8007738:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800773c:	2f19      	cmp	r7, #25
 800773e:	d801      	bhi.n	8007744 <_strtol_l.isra.0+0xb4>
 8007740:	3c37      	subs	r4, #55	@ 0x37
 8007742:	e7ea      	b.n	800771a <_strtol_l.isra.0+0x8a>
 8007744:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007748:	2f19      	cmp	r7, #25
 800774a:	d804      	bhi.n	8007756 <_strtol_l.isra.0+0xc6>
 800774c:	3c57      	subs	r4, #87	@ 0x57
 800774e:	e7e4      	b.n	800771a <_strtol_l.isra.0+0x8a>
 8007750:	f04f 32ff 	mov.w	r2, #4294967295
 8007754:	e7ed      	b.n	8007732 <_strtol_l.isra.0+0xa2>
 8007756:	1c53      	adds	r3, r2, #1
 8007758:	d108      	bne.n	800776c <_strtol_l.isra.0+0xdc>
 800775a:	2322      	movs	r3, #34	@ 0x22
 800775c:	f8ce 3000 	str.w	r3, [lr]
 8007760:	4660      	mov	r0, ip
 8007762:	f1b8 0f00 	cmp.w	r8, #0
 8007766:	d0a0      	beq.n	80076aa <_strtol_l.isra.0+0x1a>
 8007768:	1e69      	subs	r1, r5, #1
 800776a:	e006      	b.n	800777a <_strtol_l.isra.0+0xea>
 800776c:	b106      	cbz	r6, 8007770 <_strtol_l.isra.0+0xe0>
 800776e:	4240      	negs	r0, r0
 8007770:	f1b8 0f00 	cmp.w	r8, #0
 8007774:	d099      	beq.n	80076aa <_strtol_l.isra.0+0x1a>
 8007776:	2a00      	cmp	r2, #0
 8007778:	d1f6      	bne.n	8007768 <_strtol_l.isra.0+0xd8>
 800777a:	f8c8 1000 	str.w	r1, [r8]
 800777e:	e794      	b.n	80076aa <_strtol_l.isra.0+0x1a>
 8007780:	08008925 	.word	0x08008925

08007784 <strtol>:
 8007784:	4613      	mov	r3, r2
 8007786:	460a      	mov	r2, r1
 8007788:	4601      	mov	r1, r0
 800778a:	4802      	ldr	r0, [pc, #8]	@ (8007794 <strtol+0x10>)
 800778c:	6800      	ldr	r0, [r0, #0]
 800778e:	f7ff bf7f 	b.w	8007690 <_strtol_l.isra.0>
 8007792:	bf00      	nop
 8007794:	20000024 	.word	0x20000024

08007798 <std>:
 8007798:	2300      	movs	r3, #0
 800779a:	b510      	push	{r4, lr}
 800779c:	4604      	mov	r4, r0
 800779e:	e9c0 3300 	strd	r3, r3, [r0]
 80077a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80077a6:	6083      	str	r3, [r0, #8]
 80077a8:	8181      	strh	r1, [r0, #12]
 80077aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80077ac:	81c2      	strh	r2, [r0, #14]
 80077ae:	6183      	str	r3, [r0, #24]
 80077b0:	4619      	mov	r1, r3
 80077b2:	2208      	movs	r2, #8
 80077b4:	305c      	adds	r0, #92	@ 0x5c
 80077b6:	f000 f8f4 	bl	80079a2 <memset>
 80077ba:	4b0d      	ldr	r3, [pc, #52]	@ (80077f0 <std+0x58>)
 80077bc:	6263      	str	r3, [r4, #36]	@ 0x24
 80077be:	4b0d      	ldr	r3, [pc, #52]	@ (80077f4 <std+0x5c>)
 80077c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80077c2:	4b0d      	ldr	r3, [pc, #52]	@ (80077f8 <std+0x60>)
 80077c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80077c6:	4b0d      	ldr	r3, [pc, #52]	@ (80077fc <std+0x64>)
 80077c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80077ca:	4b0d      	ldr	r3, [pc, #52]	@ (8007800 <std+0x68>)
 80077cc:	6224      	str	r4, [r4, #32]
 80077ce:	429c      	cmp	r4, r3
 80077d0:	d006      	beq.n	80077e0 <std+0x48>
 80077d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80077d6:	4294      	cmp	r4, r2
 80077d8:	d002      	beq.n	80077e0 <std+0x48>
 80077da:	33d0      	adds	r3, #208	@ 0xd0
 80077dc:	429c      	cmp	r4, r3
 80077de:	d105      	bne.n	80077ec <std+0x54>
 80077e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80077e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077e8:	f000 ba0e 	b.w	8007c08 <__retarget_lock_init_recursive>
 80077ec:	bd10      	pop	{r4, pc}
 80077ee:	bf00      	nop
 80077f0:	0800791d 	.word	0x0800791d
 80077f4:	0800793f 	.word	0x0800793f
 80077f8:	08007977 	.word	0x08007977
 80077fc:	0800799b 	.word	0x0800799b
 8007800:	20004c54 	.word	0x20004c54

08007804 <stdio_exit_handler>:
 8007804:	4a02      	ldr	r2, [pc, #8]	@ (8007810 <stdio_exit_handler+0xc>)
 8007806:	4903      	ldr	r1, [pc, #12]	@ (8007814 <stdio_exit_handler+0x10>)
 8007808:	4803      	ldr	r0, [pc, #12]	@ (8007818 <stdio_exit_handler+0x14>)
 800780a:	f000 b869 	b.w	80078e0 <_fwalk_sglue>
 800780e:	bf00      	nop
 8007810:	20000018 	.word	0x20000018
 8007814:	08007f81 	.word	0x08007f81
 8007818:	20000028 	.word	0x20000028

0800781c <cleanup_stdio>:
 800781c:	6841      	ldr	r1, [r0, #4]
 800781e:	4b0c      	ldr	r3, [pc, #48]	@ (8007850 <cleanup_stdio+0x34>)
 8007820:	4299      	cmp	r1, r3
 8007822:	b510      	push	{r4, lr}
 8007824:	4604      	mov	r4, r0
 8007826:	d001      	beq.n	800782c <cleanup_stdio+0x10>
 8007828:	f000 fbaa 	bl	8007f80 <_fflush_r>
 800782c:	68a1      	ldr	r1, [r4, #8]
 800782e:	4b09      	ldr	r3, [pc, #36]	@ (8007854 <cleanup_stdio+0x38>)
 8007830:	4299      	cmp	r1, r3
 8007832:	d002      	beq.n	800783a <cleanup_stdio+0x1e>
 8007834:	4620      	mov	r0, r4
 8007836:	f000 fba3 	bl	8007f80 <_fflush_r>
 800783a:	68e1      	ldr	r1, [r4, #12]
 800783c:	4b06      	ldr	r3, [pc, #24]	@ (8007858 <cleanup_stdio+0x3c>)
 800783e:	4299      	cmp	r1, r3
 8007840:	d004      	beq.n	800784c <cleanup_stdio+0x30>
 8007842:	4620      	mov	r0, r4
 8007844:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007848:	f000 bb9a 	b.w	8007f80 <_fflush_r>
 800784c:	bd10      	pop	{r4, pc}
 800784e:	bf00      	nop
 8007850:	20004c54 	.word	0x20004c54
 8007854:	20004cbc 	.word	0x20004cbc
 8007858:	20004d24 	.word	0x20004d24

0800785c <global_stdio_init.part.0>:
 800785c:	b510      	push	{r4, lr}
 800785e:	4b0b      	ldr	r3, [pc, #44]	@ (800788c <global_stdio_init.part.0+0x30>)
 8007860:	4c0b      	ldr	r4, [pc, #44]	@ (8007890 <global_stdio_init.part.0+0x34>)
 8007862:	4a0c      	ldr	r2, [pc, #48]	@ (8007894 <global_stdio_init.part.0+0x38>)
 8007864:	601a      	str	r2, [r3, #0]
 8007866:	4620      	mov	r0, r4
 8007868:	2200      	movs	r2, #0
 800786a:	2104      	movs	r1, #4
 800786c:	f7ff ff94 	bl	8007798 <std>
 8007870:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007874:	2201      	movs	r2, #1
 8007876:	2109      	movs	r1, #9
 8007878:	f7ff ff8e 	bl	8007798 <std>
 800787c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007880:	2202      	movs	r2, #2
 8007882:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007886:	2112      	movs	r1, #18
 8007888:	f7ff bf86 	b.w	8007798 <std>
 800788c:	20004d8c 	.word	0x20004d8c
 8007890:	20004c54 	.word	0x20004c54
 8007894:	08007805 	.word	0x08007805

08007898 <__sfp_lock_acquire>:
 8007898:	4801      	ldr	r0, [pc, #4]	@ (80078a0 <__sfp_lock_acquire+0x8>)
 800789a:	f000 b9b6 	b.w	8007c0a <__retarget_lock_acquire_recursive>
 800789e:	bf00      	nop
 80078a0:	20004d95 	.word	0x20004d95

080078a4 <__sfp_lock_release>:
 80078a4:	4801      	ldr	r0, [pc, #4]	@ (80078ac <__sfp_lock_release+0x8>)
 80078a6:	f000 b9b1 	b.w	8007c0c <__retarget_lock_release_recursive>
 80078aa:	bf00      	nop
 80078ac:	20004d95 	.word	0x20004d95

080078b0 <__sinit>:
 80078b0:	b510      	push	{r4, lr}
 80078b2:	4604      	mov	r4, r0
 80078b4:	f7ff fff0 	bl	8007898 <__sfp_lock_acquire>
 80078b8:	6a23      	ldr	r3, [r4, #32]
 80078ba:	b11b      	cbz	r3, 80078c4 <__sinit+0x14>
 80078bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078c0:	f7ff bff0 	b.w	80078a4 <__sfp_lock_release>
 80078c4:	4b04      	ldr	r3, [pc, #16]	@ (80078d8 <__sinit+0x28>)
 80078c6:	6223      	str	r3, [r4, #32]
 80078c8:	4b04      	ldr	r3, [pc, #16]	@ (80078dc <__sinit+0x2c>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d1f5      	bne.n	80078bc <__sinit+0xc>
 80078d0:	f7ff ffc4 	bl	800785c <global_stdio_init.part.0>
 80078d4:	e7f2      	b.n	80078bc <__sinit+0xc>
 80078d6:	bf00      	nop
 80078d8:	0800781d 	.word	0x0800781d
 80078dc:	20004d8c 	.word	0x20004d8c

080078e0 <_fwalk_sglue>:
 80078e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078e4:	4607      	mov	r7, r0
 80078e6:	4688      	mov	r8, r1
 80078e8:	4614      	mov	r4, r2
 80078ea:	2600      	movs	r6, #0
 80078ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80078f0:	f1b9 0901 	subs.w	r9, r9, #1
 80078f4:	d505      	bpl.n	8007902 <_fwalk_sglue+0x22>
 80078f6:	6824      	ldr	r4, [r4, #0]
 80078f8:	2c00      	cmp	r4, #0
 80078fa:	d1f7      	bne.n	80078ec <_fwalk_sglue+0xc>
 80078fc:	4630      	mov	r0, r6
 80078fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007902:	89ab      	ldrh	r3, [r5, #12]
 8007904:	2b01      	cmp	r3, #1
 8007906:	d907      	bls.n	8007918 <_fwalk_sglue+0x38>
 8007908:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800790c:	3301      	adds	r3, #1
 800790e:	d003      	beq.n	8007918 <_fwalk_sglue+0x38>
 8007910:	4629      	mov	r1, r5
 8007912:	4638      	mov	r0, r7
 8007914:	47c0      	blx	r8
 8007916:	4306      	orrs	r6, r0
 8007918:	3568      	adds	r5, #104	@ 0x68
 800791a:	e7e9      	b.n	80078f0 <_fwalk_sglue+0x10>

0800791c <__sread>:
 800791c:	b510      	push	{r4, lr}
 800791e:	460c      	mov	r4, r1
 8007920:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007924:	f000 f922 	bl	8007b6c <_read_r>
 8007928:	2800      	cmp	r0, #0
 800792a:	bfab      	itete	ge
 800792c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800792e:	89a3      	ldrhlt	r3, [r4, #12]
 8007930:	181b      	addge	r3, r3, r0
 8007932:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007936:	bfac      	ite	ge
 8007938:	6563      	strge	r3, [r4, #84]	@ 0x54
 800793a:	81a3      	strhlt	r3, [r4, #12]
 800793c:	bd10      	pop	{r4, pc}

0800793e <__swrite>:
 800793e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007942:	461f      	mov	r7, r3
 8007944:	898b      	ldrh	r3, [r1, #12]
 8007946:	05db      	lsls	r3, r3, #23
 8007948:	4605      	mov	r5, r0
 800794a:	460c      	mov	r4, r1
 800794c:	4616      	mov	r6, r2
 800794e:	d505      	bpl.n	800795c <__swrite+0x1e>
 8007950:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007954:	2302      	movs	r3, #2
 8007956:	2200      	movs	r2, #0
 8007958:	f000 f8f6 	bl	8007b48 <_lseek_r>
 800795c:	89a3      	ldrh	r3, [r4, #12]
 800795e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007962:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007966:	81a3      	strh	r3, [r4, #12]
 8007968:	4632      	mov	r2, r6
 800796a:	463b      	mov	r3, r7
 800796c:	4628      	mov	r0, r5
 800796e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007972:	f000 b90d 	b.w	8007b90 <_write_r>

08007976 <__sseek>:
 8007976:	b510      	push	{r4, lr}
 8007978:	460c      	mov	r4, r1
 800797a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800797e:	f000 f8e3 	bl	8007b48 <_lseek_r>
 8007982:	1c43      	adds	r3, r0, #1
 8007984:	89a3      	ldrh	r3, [r4, #12]
 8007986:	bf15      	itete	ne
 8007988:	6560      	strne	r0, [r4, #84]	@ 0x54
 800798a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800798e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007992:	81a3      	strheq	r3, [r4, #12]
 8007994:	bf18      	it	ne
 8007996:	81a3      	strhne	r3, [r4, #12]
 8007998:	bd10      	pop	{r4, pc}

0800799a <__sclose>:
 800799a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800799e:	f000 b865 	b.w	8007a6c <_close_r>

080079a2 <memset>:
 80079a2:	4402      	add	r2, r0
 80079a4:	4603      	mov	r3, r0
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d100      	bne.n	80079ac <memset+0xa>
 80079aa:	4770      	bx	lr
 80079ac:	f803 1b01 	strb.w	r1, [r3], #1
 80079b0:	e7f9      	b.n	80079a6 <memset+0x4>
	...

080079b4 <strtok>:
 80079b4:	4b16      	ldr	r3, [pc, #88]	@ (8007a10 <strtok+0x5c>)
 80079b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079ba:	681f      	ldr	r7, [r3, #0]
 80079bc:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80079be:	4605      	mov	r5, r0
 80079c0:	460e      	mov	r6, r1
 80079c2:	b9ec      	cbnz	r4, 8007a00 <strtok+0x4c>
 80079c4:	2050      	movs	r0, #80	@ 0x50
 80079c6:	f000 f9a1 	bl	8007d0c <malloc>
 80079ca:	4602      	mov	r2, r0
 80079cc:	6478      	str	r0, [r7, #68]	@ 0x44
 80079ce:	b920      	cbnz	r0, 80079da <strtok+0x26>
 80079d0:	4b10      	ldr	r3, [pc, #64]	@ (8007a14 <strtok+0x60>)
 80079d2:	4811      	ldr	r0, [pc, #68]	@ (8007a18 <strtok+0x64>)
 80079d4:	215b      	movs	r1, #91	@ 0x5b
 80079d6:	f000 f931 	bl	8007c3c <__assert_func>
 80079da:	e9c0 4400 	strd	r4, r4, [r0]
 80079de:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80079e2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80079e6:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80079ea:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80079ee:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80079f2:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80079f6:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80079fa:	6184      	str	r4, [r0, #24]
 80079fc:	7704      	strb	r4, [r0, #28]
 80079fe:	6244      	str	r4, [r0, #36]	@ 0x24
 8007a00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a02:	4631      	mov	r1, r6
 8007a04:	4628      	mov	r0, r5
 8007a06:	2301      	movs	r3, #1
 8007a08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a0c:	f000 b806 	b.w	8007a1c <__strtok_r>
 8007a10:	20000024 	.word	0x20000024
 8007a14:	08008a25 	.word	0x08008a25
 8007a18:	08008a3c 	.word	0x08008a3c

08007a1c <__strtok_r>:
 8007a1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a1e:	4604      	mov	r4, r0
 8007a20:	b908      	cbnz	r0, 8007a26 <__strtok_r+0xa>
 8007a22:	6814      	ldr	r4, [r2, #0]
 8007a24:	b144      	cbz	r4, 8007a38 <__strtok_r+0x1c>
 8007a26:	4620      	mov	r0, r4
 8007a28:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007a2c:	460f      	mov	r7, r1
 8007a2e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007a32:	b91e      	cbnz	r6, 8007a3c <__strtok_r+0x20>
 8007a34:	b965      	cbnz	r5, 8007a50 <__strtok_r+0x34>
 8007a36:	6015      	str	r5, [r2, #0]
 8007a38:	2000      	movs	r0, #0
 8007a3a:	e005      	b.n	8007a48 <__strtok_r+0x2c>
 8007a3c:	42b5      	cmp	r5, r6
 8007a3e:	d1f6      	bne.n	8007a2e <__strtok_r+0x12>
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d1f0      	bne.n	8007a26 <__strtok_r+0xa>
 8007a44:	6014      	str	r4, [r2, #0]
 8007a46:	7003      	strb	r3, [r0, #0]
 8007a48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a4a:	461c      	mov	r4, r3
 8007a4c:	e00c      	b.n	8007a68 <__strtok_r+0x4c>
 8007a4e:	b91d      	cbnz	r5, 8007a58 <__strtok_r+0x3c>
 8007a50:	4627      	mov	r7, r4
 8007a52:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007a56:	460e      	mov	r6, r1
 8007a58:	f816 5b01 	ldrb.w	r5, [r6], #1
 8007a5c:	42ab      	cmp	r3, r5
 8007a5e:	d1f6      	bne.n	8007a4e <__strtok_r+0x32>
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d0f2      	beq.n	8007a4a <__strtok_r+0x2e>
 8007a64:	2300      	movs	r3, #0
 8007a66:	703b      	strb	r3, [r7, #0]
 8007a68:	6014      	str	r4, [r2, #0]
 8007a6a:	e7ed      	b.n	8007a48 <__strtok_r+0x2c>

08007a6c <_close_r>:
 8007a6c:	b538      	push	{r3, r4, r5, lr}
 8007a6e:	4d06      	ldr	r5, [pc, #24]	@ (8007a88 <_close_r+0x1c>)
 8007a70:	2300      	movs	r3, #0
 8007a72:	4604      	mov	r4, r0
 8007a74:	4608      	mov	r0, r1
 8007a76:	602b      	str	r3, [r5, #0]
 8007a78:	f7f9 ff0e 	bl	8001898 <_close>
 8007a7c:	1c43      	adds	r3, r0, #1
 8007a7e:	d102      	bne.n	8007a86 <_close_r+0x1a>
 8007a80:	682b      	ldr	r3, [r5, #0]
 8007a82:	b103      	cbz	r3, 8007a86 <_close_r+0x1a>
 8007a84:	6023      	str	r3, [r4, #0]
 8007a86:	bd38      	pop	{r3, r4, r5, pc}
 8007a88:	20004d90 	.word	0x20004d90

08007a8c <_reclaim_reent>:
 8007a8c:	4b2d      	ldr	r3, [pc, #180]	@ (8007b44 <_reclaim_reent+0xb8>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4283      	cmp	r3, r0
 8007a92:	b570      	push	{r4, r5, r6, lr}
 8007a94:	4604      	mov	r4, r0
 8007a96:	d053      	beq.n	8007b40 <_reclaim_reent+0xb4>
 8007a98:	69c3      	ldr	r3, [r0, #28]
 8007a9a:	b31b      	cbz	r3, 8007ae4 <_reclaim_reent+0x58>
 8007a9c:	68db      	ldr	r3, [r3, #12]
 8007a9e:	b163      	cbz	r3, 8007aba <_reclaim_reent+0x2e>
 8007aa0:	2500      	movs	r5, #0
 8007aa2:	69e3      	ldr	r3, [r4, #28]
 8007aa4:	68db      	ldr	r3, [r3, #12]
 8007aa6:	5959      	ldr	r1, [r3, r5]
 8007aa8:	b9b1      	cbnz	r1, 8007ad8 <_reclaim_reent+0x4c>
 8007aaa:	3504      	adds	r5, #4
 8007aac:	2d80      	cmp	r5, #128	@ 0x80
 8007aae:	d1f8      	bne.n	8007aa2 <_reclaim_reent+0x16>
 8007ab0:	69e3      	ldr	r3, [r4, #28]
 8007ab2:	4620      	mov	r0, r4
 8007ab4:	68d9      	ldr	r1, [r3, #12]
 8007ab6:	f000 f8df 	bl	8007c78 <_free_r>
 8007aba:	69e3      	ldr	r3, [r4, #28]
 8007abc:	6819      	ldr	r1, [r3, #0]
 8007abe:	b111      	cbz	r1, 8007ac6 <_reclaim_reent+0x3a>
 8007ac0:	4620      	mov	r0, r4
 8007ac2:	f000 f8d9 	bl	8007c78 <_free_r>
 8007ac6:	69e3      	ldr	r3, [r4, #28]
 8007ac8:	689d      	ldr	r5, [r3, #8]
 8007aca:	b15d      	cbz	r5, 8007ae4 <_reclaim_reent+0x58>
 8007acc:	4629      	mov	r1, r5
 8007ace:	4620      	mov	r0, r4
 8007ad0:	682d      	ldr	r5, [r5, #0]
 8007ad2:	f000 f8d1 	bl	8007c78 <_free_r>
 8007ad6:	e7f8      	b.n	8007aca <_reclaim_reent+0x3e>
 8007ad8:	680e      	ldr	r6, [r1, #0]
 8007ada:	4620      	mov	r0, r4
 8007adc:	f000 f8cc 	bl	8007c78 <_free_r>
 8007ae0:	4631      	mov	r1, r6
 8007ae2:	e7e1      	b.n	8007aa8 <_reclaim_reent+0x1c>
 8007ae4:	6961      	ldr	r1, [r4, #20]
 8007ae6:	b111      	cbz	r1, 8007aee <_reclaim_reent+0x62>
 8007ae8:	4620      	mov	r0, r4
 8007aea:	f000 f8c5 	bl	8007c78 <_free_r>
 8007aee:	69e1      	ldr	r1, [r4, #28]
 8007af0:	b111      	cbz	r1, 8007af8 <_reclaim_reent+0x6c>
 8007af2:	4620      	mov	r0, r4
 8007af4:	f000 f8c0 	bl	8007c78 <_free_r>
 8007af8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007afa:	b111      	cbz	r1, 8007b02 <_reclaim_reent+0x76>
 8007afc:	4620      	mov	r0, r4
 8007afe:	f000 f8bb 	bl	8007c78 <_free_r>
 8007b02:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b04:	b111      	cbz	r1, 8007b0c <_reclaim_reent+0x80>
 8007b06:	4620      	mov	r0, r4
 8007b08:	f000 f8b6 	bl	8007c78 <_free_r>
 8007b0c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007b0e:	b111      	cbz	r1, 8007b16 <_reclaim_reent+0x8a>
 8007b10:	4620      	mov	r0, r4
 8007b12:	f000 f8b1 	bl	8007c78 <_free_r>
 8007b16:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007b18:	b111      	cbz	r1, 8007b20 <_reclaim_reent+0x94>
 8007b1a:	4620      	mov	r0, r4
 8007b1c:	f000 f8ac 	bl	8007c78 <_free_r>
 8007b20:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007b22:	b111      	cbz	r1, 8007b2a <_reclaim_reent+0x9e>
 8007b24:	4620      	mov	r0, r4
 8007b26:	f000 f8a7 	bl	8007c78 <_free_r>
 8007b2a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007b2c:	b111      	cbz	r1, 8007b34 <_reclaim_reent+0xa8>
 8007b2e:	4620      	mov	r0, r4
 8007b30:	f000 f8a2 	bl	8007c78 <_free_r>
 8007b34:	6a23      	ldr	r3, [r4, #32]
 8007b36:	b11b      	cbz	r3, 8007b40 <_reclaim_reent+0xb4>
 8007b38:	4620      	mov	r0, r4
 8007b3a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007b3e:	4718      	bx	r3
 8007b40:	bd70      	pop	{r4, r5, r6, pc}
 8007b42:	bf00      	nop
 8007b44:	20000024 	.word	0x20000024

08007b48 <_lseek_r>:
 8007b48:	b538      	push	{r3, r4, r5, lr}
 8007b4a:	4d07      	ldr	r5, [pc, #28]	@ (8007b68 <_lseek_r+0x20>)
 8007b4c:	4604      	mov	r4, r0
 8007b4e:	4608      	mov	r0, r1
 8007b50:	4611      	mov	r1, r2
 8007b52:	2200      	movs	r2, #0
 8007b54:	602a      	str	r2, [r5, #0]
 8007b56:	461a      	mov	r2, r3
 8007b58:	f7f9 fec5 	bl	80018e6 <_lseek>
 8007b5c:	1c43      	adds	r3, r0, #1
 8007b5e:	d102      	bne.n	8007b66 <_lseek_r+0x1e>
 8007b60:	682b      	ldr	r3, [r5, #0]
 8007b62:	b103      	cbz	r3, 8007b66 <_lseek_r+0x1e>
 8007b64:	6023      	str	r3, [r4, #0]
 8007b66:	bd38      	pop	{r3, r4, r5, pc}
 8007b68:	20004d90 	.word	0x20004d90

08007b6c <_read_r>:
 8007b6c:	b538      	push	{r3, r4, r5, lr}
 8007b6e:	4d07      	ldr	r5, [pc, #28]	@ (8007b8c <_read_r+0x20>)
 8007b70:	4604      	mov	r4, r0
 8007b72:	4608      	mov	r0, r1
 8007b74:	4611      	mov	r1, r2
 8007b76:	2200      	movs	r2, #0
 8007b78:	602a      	str	r2, [r5, #0]
 8007b7a:	461a      	mov	r2, r3
 8007b7c:	f7f9 fe53 	bl	8001826 <_read>
 8007b80:	1c43      	adds	r3, r0, #1
 8007b82:	d102      	bne.n	8007b8a <_read_r+0x1e>
 8007b84:	682b      	ldr	r3, [r5, #0]
 8007b86:	b103      	cbz	r3, 8007b8a <_read_r+0x1e>
 8007b88:	6023      	str	r3, [r4, #0]
 8007b8a:	bd38      	pop	{r3, r4, r5, pc}
 8007b8c:	20004d90 	.word	0x20004d90

08007b90 <_write_r>:
 8007b90:	b538      	push	{r3, r4, r5, lr}
 8007b92:	4d07      	ldr	r5, [pc, #28]	@ (8007bb0 <_write_r+0x20>)
 8007b94:	4604      	mov	r4, r0
 8007b96:	4608      	mov	r0, r1
 8007b98:	4611      	mov	r1, r2
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	602a      	str	r2, [r5, #0]
 8007b9e:	461a      	mov	r2, r3
 8007ba0:	f7f9 fe5e 	bl	8001860 <_write>
 8007ba4:	1c43      	adds	r3, r0, #1
 8007ba6:	d102      	bne.n	8007bae <_write_r+0x1e>
 8007ba8:	682b      	ldr	r3, [r5, #0]
 8007baa:	b103      	cbz	r3, 8007bae <_write_r+0x1e>
 8007bac:	6023      	str	r3, [r4, #0]
 8007bae:	bd38      	pop	{r3, r4, r5, pc}
 8007bb0:	20004d90 	.word	0x20004d90

08007bb4 <__errno>:
 8007bb4:	4b01      	ldr	r3, [pc, #4]	@ (8007bbc <__errno+0x8>)
 8007bb6:	6818      	ldr	r0, [r3, #0]
 8007bb8:	4770      	bx	lr
 8007bba:	bf00      	nop
 8007bbc:	20000024 	.word	0x20000024

08007bc0 <__libc_init_array>:
 8007bc0:	b570      	push	{r4, r5, r6, lr}
 8007bc2:	4d0d      	ldr	r5, [pc, #52]	@ (8007bf8 <__libc_init_array+0x38>)
 8007bc4:	4c0d      	ldr	r4, [pc, #52]	@ (8007bfc <__libc_init_array+0x3c>)
 8007bc6:	1b64      	subs	r4, r4, r5
 8007bc8:	10a4      	asrs	r4, r4, #2
 8007bca:	2600      	movs	r6, #0
 8007bcc:	42a6      	cmp	r6, r4
 8007bce:	d109      	bne.n	8007be4 <__libc_init_array+0x24>
 8007bd0:	4d0b      	ldr	r5, [pc, #44]	@ (8007c00 <__libc_init_array+0x40>)
 8007bd2:	4c0c      	ldr	r4, [pc, #48]	@ (8007c04 <__libc_init_array+0x44>)
 8007bd4:	f000 fe4e 	bl	8008874 <_init>
 8007bd8:	1b64      	subs	r4, r4, r5
 8007bda:	10a4      	asrs	r4, r4, #2
 8007bdc:	2600      	movs	r6, #0
 8007bde:	42a6      	cmp	r6, r4
 8007be0:	d105      	bne.n	8007bee <__libc_init_array+0x2e>
 8007be2:	bd70      	pop	{r4, r5, r6, pc}
 8007be4:	f855 3b04 	ldr.w	r3, [r5], #4
 8007be8:	4798      	blx	r3
 8007bea:	3601      	adds	r6, #1
 8007bec:	e7ee      	b.n	8007bcc <__libc_init_array+0xc>
 8007bee:	f855 3b04 	ldr.w	r3, [r5], #4
 8007bf2:	4798      	blx	r3
 8007bf4:	3601      	adds	r6, #1
 8007bf6:	e7f2      	b.n	8007bde <__libc_init_array+0x1e>
 8007bf8:	08008b10 	.word	0x08008b10
 8007bfc:	08008b10 	.word	0x08008b10
 8007c00:	08008b10 	.word	0x08008b10
 8007c04:	08008b14 	.word	0x08008b14

08007c08 <__retarget_lock_init_recursive>:
 8007c08:	4770      	bx	lr

08007c0a <__retarget_lock_acquire_recursive>:
 8007c0a:	4770      	bx	lr

08007c0c <__retarget_lock_release_recursive>:
 8007c0c:	4770      	bx	lr

08007c0e <strcpy>:
 8007c0e:	4603      	mov	r3, r0
 8007c10:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c14:	f803 2b01 	strb.w	r2, [r3], #1
 8007c18:	2a00      	cmp	r2, #0
 8007c1a:	d1f9      	bne.n	8007c10 <strcpy+0x2>
 8007c1c:	4770      	bx	lr

08007c1e <memcpy>:
 8007c1e:	440a      	add	r2, r1
 8007c20:	4291      	cmp	r1, r2
 8007c22:	f100 33ff 	add.w	r3, r0, #4294967295
 8007c26:	d100      	bne.n	8007c2a <memcpy+0xc>
 8007c28:	4770      	bx	lr
 8007c2a:	b510      	push	{r4, lr}
 8007c2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c34:	4291      	cmp	r1, r2
 8007c36:	d1f9      	bne.n	8007c2c <memcpy+0xe>
 8007c38:	bd10      	pop	{r4, pc}
	...

08007c3c <__assert_func>:
 8007c3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007c3e:	4614      	mov	r4, r2
 8007c40:	461a      	mov	r2, r3
 8007c42:	4b09      	ldr	r3, [pc, #36]	@ (8007c68 <__assert_func+0x2c>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	4605      	mov	r5, r0
 8007c48:	68d8      	ldr	r0, [r3, #12]
 8007c4a:	b14c      	cbz	r4, 8007c60 <__assert_func+0x24>
 8007c4c:	4b07      	ldr	r3, [pc, #28]	@ (8007c6c <__assert_func+0x30>)
 8007c4e:	9100      	str	r1, [sp, #0]
 8007c50:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007c54:	4906      	ldr	r1, [pc, #24]	@ (8007c70 <__assert_func+0x34>)
 8007c56:	462b      	mov	r3, r5
 8007c58:	f000 f9ba 	bl	8007fd0 <fiprintf>
 8007c5c:	f000 f9da 	bl	8008014 <abort>
 8007c60:	4b04      	ldr	r3, [pc, #16]	@ (8007c74 <__assert_func+0x38>)
 8007c62:	461c      	mov	r4, r3
 8007c64:	e7f3      	b.n	8007c4e <__assert_func+0x12>
 8007c66:	bf00      	nop
 8007c68:	20000024 	.word	0x20000024
 8007c6c:	08008a96 	.word	0x08008a96
 8007c70:	08008aa3 	.word	0x08008aa3
 8007c74:	08008ad1 	.word	0x08008ad1

08007c78 <_free_r>:
 8007c78:	b538      	push	{r3, r4, r5, lr}
 8007c7a:	4605      	mov	r5, r0
 8007c7c:	2900      	cmp	r1, #0
 8007c7e:	d041      	beq.n	8007d04 <_free_r+0x8c>
 8007c80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c84:	1f0c      	subs	r4, r1, #4
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	bfb8      	it	lt
 8007c8a:	18e4      	addlt	r4, r4, r3
 8007c8c:	f000 f8e8 	bl	8007e60 <__malloc_lock>
 8007c90:	4a1d      	ldr	r2, [pc, #116]	@ (8007d08 <_free_r+0x90>)
 8007c92:	6813      	ldr	r3, [r2, #0]
 8007c94:	b933      	cbnz	r3, 8007ca4 <_free_r+0x2c>
 8007c96:	6063      	str	r3, [r4, #4]
 8007c98:	6014      	str	r4, [r2, #0]
 8007c9a:	4628      	mov	r0, r5
 8007c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ca0:	f000 b8e4 	b.w	8007e6c <__malloc_unlock>
 8007ca4:	42a3      	cmp	r3, r4
 8007ca6:	d908      	bls.n	8007cba <_free_r+0x42>
 8007ca8:	6820      	ldr	r0, [r4, #0]
 8007caa:	1821      	adds	r1, r4, r0
 8007cac:	428b      	cmp	r3, r1
 8007cae:	bf01      	itttt	eq
 8007cb0:	6819      	ldreq	r1, [r3, #0]
 8007cb2:	685b      	ldreq	r3, [r3, #4]
 8007cb4:	1809      	addeq	r1, r1, r0
 8007cb6:	6021      	streq	r1, [r4, #0]
 8007cb8:	e7ed      	b.n	8007c96 <_free_r+0x1e>
 8007cba:	461a      	mov	r2, r3
 8007cbc:	685b      	ldr	r3, [r3, #4]
 8007cbe:	b10b      	cbz	r3, 8007cc4 <_free_r+0x4c>
 8007cc0:	42a3      	cmp	r3, r4
 8007cc2:	d9fa      	bls.n	8007cba <_free_r+0x42>
 8007cc4:	6811      	ldr	r1, [r2, #0]
 8007cc6:	1850      	adds	r0, r2, r1
 8007cc8:	42a0      	cmp	r0, r4
 8007cca:	d10b      	bne.n	8007ce4 <_free_r+0x6c>
 8007ccc:	6820      	ldr	r0, [r4, #0]
 8007cce:	4401      	add	r1, r0
 8007cd0:	1850      	adds	r0, r2, r1
 8007cd2:	4283      	cmp	r3, r0
 8007cd4:	6011      	str	r1, [r2, #0]
 8007cd6:	d1e0      	bne.n	8007c9a <_free_r+0x22>
 8007cd8:	6818      	ldr	r0, [r3, #0]
 8007cda:	685b      	ldr	r3, [r3, #4]
 8007cdc:	6053      	str	r3, [r2, #4]
 8007cde:	4408      	add	r0, r1
 8007ce0:	6010      	str	r0, [r2, #0]
 8007ce2:	e7da      	b.n	8007c9a <_free_r+0x22>
 8007ce4:	d902      	bls.n	8007cec <_free_r+0x74>
 8007ce6:	230c      	movs	r3, #12
 8007ce8:	602b      	str	r3, [r5, #0]
 8007cea:	e7d6      	b.n	8007c9a <_free_r+0x22>
 8007cec:	6820      	ldr	r0, [r4, #0]
 8007cee:	1821      	adds	r1, r4, r0
 8007cf0:	428b      	cmp	r3, r1
 8007cf2:	bf04      	itt	eq
 8007cf4:	6819      	ldreq	r1, [r3, #0]
 8007cf6:	685b      	ldreq	r3, [r3, #4]
 8007cf8:	6063      	str	r3, [r4, #4]
 8007cfa:	bf04      	itt	eq
 8007cfc:	1809      	addeq	r1, r1, r0
 8007cfe:	6021      	streq	r1, [r4, #0]
 8007d00:	6054      	str	r4, [r2, #4]
 8007d02:	e7ca      	b.n	8007c9a <_free_r+0x22>
 8007d04:	bd38      	pop	{r3, r4, r5, pc}
 8007d06:	bf00      	nop
 8007d08:	20004d9c 	.word	0x20004d9c

08007d0c <malloc>:
 8007d0c:	4b02      	ldr	r3, [pc, #8]	@ (8007d18 <malloc+0xc>)
 8007d0e:	4601      	mov	r1, r0
 8007d10:	6818      	ldr	r0, [r3, #0]
 8007d12:	f000 b825 	b.w	8007d60 <_malloc_r>
 8007d16:	bf00      	nop
 8007d18:	20000024 	.word	0x20000024

08007d1c <sbrk_aligned>:
 8007d1c:	b570      	push	{r4, r5, r6, lr}
 8007d1e:	4e0f      	ldr	r6, [pc, #60]	@ (8007d5c <sbrk_aligned+0x40>)
 8007d20:	460c      	mov	r4, r1
 8007d22:	6831      	ldr	r1, [r6, #0]
 8007d24:	4605      	mov	r5, r0
 8007d26:	b911      	cbnz	r1, 8007d2e <sbrk_aligned+0x12>
 8007d28:	f000 f964 	bl	8007ff4 <_sbrk_r>
 8007d2c:	6030      	str	r0, [r6, #0]
 8007d2e:	4621      	mov	r1, r4
 8007d30:	4628      	mov	r0, r5
 8007d32:	f000 f95f 	bl	8007ff4 <_sbrk_r>
 8007d36:	1c43      	adds	r3, r0, #1
 8007d38:	d103      	bne.n	8007d42 <sbrk_aligned+0x26>
 8007d3a:	f04f 34ff 	mov.w	r4, #4294967295
 8007d3e:	4620      	mov	r0, r4
 8007d40:	bd70      	pop	{r4, r5, r6, pc}
 8007d42:	1cc4      	adds	r4, r0, #3
 8007d44:	f024 0403 	bic.w	r4, r4, #3
 8007d48:	42a0      	cmp	r0, r4
 8007d4a:	d0f8      	beq.n	8007d3e <sbrk_aligned+0x22>
 8007d4c:	1a21      	subs	r1, r4, r0
 8007d4e:	4628      	mov	r0, r5
 8007d50:	f000 f950 	bl	8007ff4 <_sbrk_r>
 8007d54:	3001      	adds	r0, #1
 8007d56:	d1f2      	bne.n	8007d3e <sbrk_aligned+0x22>
 8007d58:	e7ef      	b.n	8007d3a <sbrk_aligned+0x1e>
 8007d5a:	bf00      	nop
 8007d5c:	20004d98 	.word	0x20004d98

08007d60 <_malloc_r>:
 8007d60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d64:	1ccd      	adds	r5, r1, #3
 8007d66:	f025 0503 	bic.w	r5, r5, #3
 8007d6a:	3508      	adds	r5, #8
 8007d6c:	2d0c      	cmp	r5, #12
 8007d6e:	bf38      	it	cc
 8007d70:	250c      	movcc	r5, #12
 8007d72:	2d00      	cmp	r5, #0
 8007d74:	4606      	mov	r6, r0
 8007d76:	db01      	blt.n	8007d7c <_malloc_r+0x1c>
 8007d78:	42a9      	cmp	r1, r5
 8007d7a:	d904      	bls.n	8007d86 <_malloc_r+0x26>
 8007d7c:	230c      	movs	r3, #12
 8007d7e:	6033      	str	r3, [r6, #0]
 8007d80:	2000      	movs	r0, #0
 8007d82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007e5c <_malloc_r+0xfc>
 8007d8a:	f000 f869 	bl	8007e60 <__malloc_lock>
 8007d8e:	f8d8 3000 	ldr.w	r3, [r8]
 8007d92:	461c      	mov	r4, r3
 8007d94:	bb44      	cbnz	r4, 8007de8 <_malloc_r+0x88>
 8007d96:	4629      	mov	r1, r5
 8007d98:	4630      	mov	r0, r6
 8007d9a:	f7ff ffbf 	bl	8007d1c <sbrk_aligned>
 8007d9e:	1c43      	adds	r3, r0, #1
 8007da0:	4604      	mov	r4, r0
 8007da2:	d158      	bne.n	8007e56 <_malloc_r+0xf6>
 8007da4:	f8d8 4000 	ldr.w	r4, [r8]
 8007da8:	4627      	mov	r7, r4
 8007daa:	2f00      	cmp	r7, #0
 8007dac:	d143      	bne.n	8007e36 <_malloc_r+0xd6>
 8007dae:	2c00      	cmp	r4, #0
 8007db0:	d04b      	beq.n	8007e4a <_malloc_r+0xea>
 8007db2:	6823      	ldr	r3, [r4, #0]
 8007db4:	4639      	mov	r1, r7
 8007db6:	4630      	mov	r0, r6
 8007db8:	eb04 0903 	add.w	r9, r4, r3
 8007dbc:	f000 f91a 	bl	8007ff4 <_sbrk_r>
 8007dc0:	4581      	cmp	r9, r0
 8007dc2:	d142      	bne.n	8007e4a <_malloc_r+0xea>
 8007dc4:	6821      	ldr	r1, [r4, #0]
 8007dc6:	1a6d      	subs	r5, r5, r1
 8007dc8:	4629      	mov	r1, r5
 8007dca:	4630      	mov	r0, r6
 8007dcc:	f7ff ffa6 	bl	8007d1c <sbrk_aligned>
 8007dd0:	3001      	adds	r0, #1
 8007dd2:	d03a      	beq.n	8007e4a <_malloc_r+0xea>
 8007dd4:	6823      	ldr	r3, [r4, #0]
 8007dd6:	442b      	add	r3, r5
 8007dd8:	6023      	str	r3, [r4, #0]
 8007dda:	f8d8 3000 	ldr.w	r3, [r8]
 8007dde:	685a      	ldr	r2, [r3, #4]
 8007de0:	bb62      	cbnz	r2, 8007e3c <_malloc_r+0xdc>
 8007de2:	f8c8 7000 	str.w	r7, [r8]
 8007de6:	e00f      	b.n	8007e08 <_malloc_r+0xa8>
 8007de8:	6822      	ldr	r2, [r4, #0]
 8007dea:	1b52      	subs	r2, r2, r5
 8007dec:	d420      	bmi.n	8007e30 <_malloc_r+0xd0>
 8007dee:	2a0b      	cmp	r2, #11
 8007df0:	d917      	bls.n	8007e22 <_malloc_r+0xc2>
 8007df2:	1961      	adds	r1, r4, r5
 8007df4:	42a3      	cmp	r3, r4
 8007df6:	6025      	str	r5, [r4, #0]
 8007df8:	bf18      	it	ne
 8007dfa:	6059      	strne	r1, [r3, #4]
 8007dfc:	6863      	ldr	r3, [r4, #4]
 8007dfe:	bf08      	it	eq
 8007e00:	f8c8 1000 	streq.w	r1, [r8]
 8007e04:	5162      	str	r2, [r4, r5]
 8007e06:	604b      	str	r3, [r1, #4]
 8007e08:	4630      	mov	r0, r6
 8007e0a:	f000 f82f 	bl	8007e6c <__malloc_unlock>
 8007e0e:	f104 000b 	add.w	r0, r4, #11
 8007e12:	1d23      	adds	r3, r4, #4
 8007e14:	f020 0007 	bic.w	r0, r0, #7
 8007e18:	1ac2      	subs	r2, r0, r3
 8007e1a:	bf1c      	itt	ne
 8007e1c:	1a1b      	subne	r3, r3, r0
 8007e1e:	50a3      	strne	r3, [r4, r2]
 8007e20:	e7af      	b.n	8007d82 <_malloc_r+0x22>
 8007e22:	6862      	ldr	r2, [r4, #4]
 8007e24:	42a3      	cmp	r3, r4
 8007e26:	bf0c      	ite	eq
 8007e28:	f8c8 2000 	streq.w	r2, [r8]
 8007e2c:	605a      	strne	r2, [r3, #4]
 8007e2e:	e7eb      	b.n	8007e08 <_malloc_r+0xa8>
 8007e30:	4623      	mov	r3, r4
 8007e32:	6864      	ldr	r4, [r4, #4]
 8007e34:	e7ae      	b.n	8007d94 <_malloc_r+0x34>
 8007e36:	463c      	mov	r4, r7
 8007e38:	687f      	ldr	r7, [r7, #4]
 8007e3a:	e7b6      	b.n	8007daa <_malloc_r+0x4a>
 8007e3c:	461a      	mov	r2, r3
 8007e3e:	685b      	ldr	r3, [r3, #4]
 8007e40:	42a3      	cmp	r3, r4
 8007e42:	d1fb      	bne.n	8007e3c <_malloc_r+0xdc>
 8007e44:	2300      	movs	r3, #0
 8007e46:	6053      	str	r3, [r2, #4]
 8007e48:	e7de      	b.n	8007e08 <_malloc_r+0xa8>
 8007e4a:	230c      	movs	r3, #12
 8007e4c:	6033      	str	r3, [r6, #0]
 8007e4e:	4630      	mov	r0, r6
 8007e50:	f000 f80c 	bl	8007e6c <__malloc_unlock>
 8007e54:	e794      	b.n	8007d80 <_malloc_r+0x20>
 8007e56:	6005      	str	r5, [r0, #0]
 8007e58:	e7d6      	b.n	8007e08 <_malloc_r+0xa8>
 8007e5a:	bf00      	nop
 8007e5c:	20004d9c 	.word	0x20004d9c

08007e60 <__malloc_lock>:
 8007e60:	4801      	ldr	r0, [pc, #4]	@ (8007e68 <__malloc_lock+0x8>)
 8007e62:	f7ff bed2 	b.w	8007c0a <__retarget_lock_acquire_recursive>
 8007e66:	bf00      	nop
 8007e68:	20004d94 	.word	0x20004d94

08007e6c <__malloc_unlock>:
 8007e6c:	4801      	ldr	r0, [pc, #4]	@ (8007e74 <__malloc_unlock+0x8>)
 8007e6e:	f7ff becd 	b.w	8007c0c <__retarget_lock_release_recursive>
 8007e72:	bf00      	nop
 8007e74:	20004d94 	.word	0x20004d94

08007e78 <__sflush_r>:
 8007e78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e80:	0716      	lsls	r6, r2, #28
 8007e82:	4605      	mov	r5, r0
 8007e84:	460c      	mov	r4, r1
 8007e86:	d454      	bmi.n	8007f32 <__sflush_r+0xba>
 8007e88:	684b      	ldr	r3, [r1, #4]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	dc02      	bgt.n	8007e94 <__sflush_r+0x1c>
 8007e8e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	dd48      	ble.n	8007f26 <__sflush_r+0xae>
 8007e94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e96:	2e00      	cmp	r6, #0
 8007e98:	d045      	beq.n	8007f26 <__sflush_r+0xae>
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007ea0:	682f      	ldr	r7, [r5, #0]
 8007ea2:	6a21      	ldr	r1, [r4, #32]
 8007ea4:	602b      	str	r3, [r5, #0]
 8007ea6:	d030      	beq.n	8007f0a <__sflush_r+0x92>
 8007ea8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007eaa:	89a3      	ldrh	r3, [r4, #12]
 8007eac:	0759      	lsls	r1, r3, #29
 8007eae:	d505      	bpl.n	8007ebc <__sflush_r+0x44>
 8007eb0:	6863      	ldr	r3, [r4, #4]
 8007eb2:	1ad2      	subs	r2, r2, r3
 8007eb4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007eb6:	b10b      	cbz	r3, 8007ebc <__sflush_r+0x44>
 8007eb8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007eba:	1ad2      	subs	r2, r2, r3
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007ec0:	6a21      	ldr	r1, [r4, #32]
 8007ec2:	4628      	mov	r0, r5
 8007ec4:	47b0      	blx	r6
 8007ec6:	1c43      	adds	r3, r0, #1
 8007ec8:	89a3      	ldrh	r3, [r4, #12]
 8007eca:	d106      	bne.n	8007eda <__sflush_r+0x62>
 8007ecc:	6829      	ldr	r1, [r5, #0]
 8007ece:	291d      	cmp	r1, #29
 8007ed0:	d82b      	bhi.n	8007f2a <__sflush_r+0xb2>
 8007ed2:	4a2a      	ldr	r2, [pc, #168]	@ (8007f7c <__sflush_r+0x104>)
 8007ed4:	40ca      	lsrs	r2, r1
 8007ed6:	07d6      	lsls	r6, r2, #31
 8007ed8:	d527      	bpl.n	8007f2a <__sflush_r+0xb2>
 8007eda:	2200      	movs	r2, #0
 8007edc:	6062      	str	r2, [r4, #4]
 8007ede:	04d9      	lsls	r1, r3, #19
 8007ee0:	6922      	ldr	r2, [r4, #16]
 8007ee2:	6022      	str	r2, [r4, #0]
 8007ee4:	d504      	bpl.n	8007ef0 <__sflush_r+0x78>
 8007ee6:	1c42      	adds	r2, r0, #1
 8007ee8:	d101      	bne.n	8007eee <__sflush_r+0x76>
 8007eea:	682b      	ldr	r3, [r5, #0]
 8007eec:	b903      	cbnz	r3, 8007ef0 <__sflush_r+0x78>
 8007eee:	6560      	str	r0, [r4, #84]	@ 0x54
 8007ef0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007ef2:	602f      	str	r7, [r5, #0]
 8007ef4:	b1b9      	cbz	r1, 8007f26 <__sflush_r+0xae>
 8007ef6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007efa:	4299      	cmp	r1, r3
 8007efc:	d002      	beq.n	8007f04 <__sflush_r+0x8c>
 8007efe:	4628      	mov	r0, r5
 8007f00:	f7ff feba 	bl	8007c78 <_free_r>
 8007f04:	2300      	movs	r3, #0
 8007f06:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f08:	e00d      	b.n	8007f26 <__sflush_r+0xae>
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	4628      	mov	r0, r5
 8007f0e:	47b0      	blx	r6
 8007f10:	4602      	mov	r2, r0
 8007f12:	1c50      	adds	r0, r2, #1
 8007f14:	d1c9      	bne.n	8007eaa <__sflush_r+0x32>
 8007f16:	682b      	ldr	r3, [r5, #0]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d0c6      	beq.n	8007eaa <__sflush_r+0x32>
 8007f1c:	2b1d      	cmp	r3, #29
 8007f1e:	d001      	beq.n	8007f24 <__sflush_r+0xac>
 8007f20:	2b16      	cmp	r3, #22
 8007f22:	d11e      	bne.n	8007f62 <__sflush_r+0xea>
 8007f24:	602f      	str	r7, [r5, #0]
 8007f26:	2000      	movs	r0, #0
 8007f28:	e022      	b.n	8007f70 <__sflush_r+0xf8>
 8007f2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f2e:	b21b      	sxth	r3, r3
 8007f30:	e01b      	b.n	8007f6a <__sflush_r+0xf2>
 8007f32:	690f      	ldr	r7, [r1, #16]
 8007f34:	2f00      	cmp	r7, #0
 8007f36:	d0f6      	beq.n	8007f26 <__sflush_r+0xae>
 8007f38:	0793      	lsls	r3, r2, #30
 8007f3a:	680e      	ldr	r6, [r1, #0]
 8007f3c:	bf08      	it	eq
 8007f3e:	694b      	ldreq	r3, [r1, #20]
 8007f40:	600f      	str	r7, [r1, #0]
 8007f42:	bf18      	it	ne
 8007f44:	2300      	movne	r3, #0
 8007f46:	eba6 0807 	sub.w	r8, r6, r7
 8007f4a:	608b      	str	r3, [r1, #8]
 8007f4c:	f1b8 0f00 	cmp.w	r8, #0
 8007f50:	dde9      	ble.n	8007f26 <__sflush_r+0xae>
 8007f52:	6a21      	ldr	r1, [r4, #32]
 8007f54:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007f56:	4643      	mov	r3, r8
 8007f58:	463a      	mov	r2, r7
 8007f5a:	4628      	mov	r0, r5
 8007f5c:	47b0      	blx	r6
 8007f5e:	2800      	cmp	r0, #0
 8007f60:	dc08      	bgt.n	8007f74 <__sflush_r+0xfc>
 8007f62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f6a:	81a3      	strh	r3, [r4, #12]
 8007f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f74:	4407      	add	r7, r0
 8007f76:	eba8 0800 	sub.w	r8, r8, r0
 8007f7a:	e7e7      	b.n	8007f4c <__sflush_r+0xd4>
 8007f7c:	20400001 	.word	0x20400001

08007f80 <_fflush_r>:
 8007f80:	b538      	push	{r3, r4, r5, lr}
 8007f82:	690b      	ldr	r3, [r1, #16]
 8007f84:	4605      	mov	r5, r0
 8007f86:	460c      	mov	r4, r1
 8007f88:	b913      	cbnz	r3, 8007f90 <_fflush_r+0x10>
 8007f8a:	2500      	movs	r5, #0
 8007f8c:	4628      	mov	r0, r5
 8007f8e:	bd38      	pop	{r3, r4, r5, pc}
 8007f90:	b118      	cbz	r0, 8007f9a <_fflush_r+0x1a>
 8007f92:	6a03      	ldr	r3, [r0, #32]
 8007f94:	b90b      	cbnz	r3, 8007f9a <_fflush_r+0x1a>
 8007f96:	f7ff fc8b 	bl	80078b0 <__sinit>
 8007f9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d0f3      	beq.n	8007f8a <_fflush_r+0xa>
 8007fa2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007fa4:	07d0      	lsls	r0, r2, #31
 8007fa6:	d404      	bmi.n	8007fb2 <_fflush_r+0x32>
 8007fa8:	0599      	lsls	r1, r3, #22
 8007faa:	d402      	bmi.n	8007fb2 <_fflush_r+0x32>
 8007fac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007fae:	f7ff fe2c 	bl	8007c0a <__retarget_lock_acquire_recursive>
 8007fb2:	4628      	mov	r0, r5
 8007fb4:	4621      	mov	r1, r4
 8007fb6:	f7ff ff5f 	bl	8007e78 <__sflush_r>
 8007fba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007fbc:	07da      	lsls	r2, r3, #31
 8007fbe:	4605      	mov	r5, r0
 8007fc0:	d4e4      	bmi.n	8007f8c <_fflush_r+0xc>
 8007fc2:	89a3      	ldrh	r3, [r4, #12]
 8007fc4:	059b      	lsls	r3, r3, #22
 8007fc6:	d4e1      	bmi.n	8007f8c <_fflush_r+0xc>
 8007fc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007fca:	f7ff fe1f 	bl	8007c0c <__retarget_lock_release_recursive>
 8007fce:	e7dd      	b.n	8007f8c <_fflush_r+0xc>

08007fd0 <fiprintf>:
 8007fd0:	b40e      	push	{r1, r2, r3}
 8007fd2:	b503      	push	{r0, r1, lr}
 8007fd4:	4601      	mov	r1, r0
 8007fd6:	ab03      	add	r3, sp, #12
 8007fd8:	4805      	ldr	r0, [pc, #20]	@ (8007ff0 <fiprintf+0x20>)
 8007fda:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fde:	6800      	ldr	r0, [r0, #0]
 8007fe0:	9301      	str	r3, [sp, #4]
 8007fe2:	f000 f847 	bl	8008074 <_vfiprintf_r>
 8007fe6:	b002      	add	sp, #8
 8007fe8:	f85d eb04 	ldr.w	lr, [sp], #4
 8007fec:	b003      	add	sp, #12
 8007fee:	4770      	bx	lr
 8007ff0:	20000024 	.word	0x20000024

08007ff4 <_sbrk_r>:
 8007ff4:	b538      	push	{r3, r4, r5, lr}
 8007ff6:	4d06      	ldr	r5, [pc, #24]	@ (8008010 <_sbrk_r+0x1c>)
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	4604      	mov	r4, r0
 8007ffc:	4608      	mov	r0, r1
 8007ffe:	602b      	str	r3, [r5, #0]
 8008000:	f7f9 fc7e 	bl	8001900 <_sbrk>
 8008004:	1c43      	adds	r3, r0, #1
 8008006:	d102      	bne.n	800800e <_sbrk_r+0x1a>
 8008008:	682b      	ldr	r3, [r5, #0]
 800800a:	b103      	cbz	r3, 800800e <_sbrk_r+0x1a>
 800800c:	6023      	str	r3, [r4, #0]
 800800e:	bd38      	pop	{r3, r4, r5, pc}
 8008010:	20004d90 	.word	0x20004d90

08008014 <abort>:
 8008014:	b508      	push	{r3, lr}
 8008016:	2006      	movs	r0, #6
 8008018:	f000 fb8c 	bl	8008734 <raise>
 800801c:	2001      	movs	r0, #1
 800801e:	f7f9 fbf7 	bl	8001810 <_exit>

08008022 <__sfputc_r>:
 8008022:	6893      	ldr	r3, [r2, #8]
 8008024:	3b01      	subs	r3, #1
 8008026:	2b00      	cmp	r3, #0
 8008028:	b410      	push	{r4}
 800802a:	6093      	str	r3, [r2, #8]
 800802c:	da08      	bge.n	8008040 <__sfputc_r+0x1e>
 800802e:	6994      	ldr	r4, [r2, #24]
 8008030:	42a3      	cmp	r3, r4
 8008032:	db01      	blt.n	8008038 <__sfputc_r+0x16>
 8008034:	290a      	cmp	r1, #10
 8008036:	d103      	bne.n	8008040 <__sfputc_r+0x1e>
 8008038:	f85d 4b04 	ldr.w	r4, [sp], #4
 800803c:	f000 babe 	b.w	80085bc <__swbuf_r>
 8008040:	6813      	ldr	r3, [r2, #0]
 8008042:	1c58      	adds	r0, r3, #1
 8008044:	6010      	str	r0, [r2, #0]
 8008046:	7019      	strb	r1, [r3, #0]
 8008048:	4608      	mov	r0, r1
 800804a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800804e:	4770      	bx	lr

08008050 <__sfputs_r>:
 8008050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008052:	4606      	mov	r6, r0
 8008054:	460f      	mov	r7, r1
 8008056:	4614      	mov	r4, r2
 8008058:	18d5      	adds	r5, r2, r3
 800805a:	42ac      	cmp	r4, r5
 800805c:	d101      	bne.n	8008062 <__sfputs_r+0x12>
 800805e:	2000      	movs	r0, #0
 8008060:	e007      	b.n	8008072 <__sfputs_r+0x22>
 8008062:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008066:	463a      	mov	r2, r7
 8008068:	4630      	mov	r0, r6
 800806a:	f7ff ffda 	bl	8008022 <__sfputc_r>
 800806e:	1c43      	adds	r3, r0, #1
 8008070:	d1f3      	bne.n	800805a <__sfputs_r+0xa>
 8008072:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008074 <_vfiprintf_r>:
 8008074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008078:	460d      	mov	r5, r1
 800807a:	b09d      	sub	sp, #116	@ 0x74
 800807c:	4614      	mov	r4, r2
 800807e:	4698      	mov	r8, r3
 8008080:	4606      	mov	r6, r0
 8008082:	b118      	cbz	r0, 800808c <_vfiprintf_r+0x18>
 8008084:	6a03      	ldr	r3, [r0, #32]
 8008086:	b90b      	cbnz	r3, 800808c <_vfiprintf_r+0x18>
 8008088:	f7ff fc12 	bl	80078b0 <__sinit>
 800808c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800808e:	07d9      	lsls	r1, r3, #31
 8008090:	d405      	bmi.n	800809e <_vfiprintf_r+0x2a>
 8008092:	89ab      	ldrh	r3, [r5, #12]
 8008094:	059a      	lsls	r2, r3, #22
 8008096:	d402      	bmi.n	800809e <_vfiprintf_r+0x2a>
 8008098:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800809a:	f7ff fdb6 	bl	8007c0a <__retarget_lock_acquire_recursive>
 800809e:	89ab      	ldrh	r3, [r5, #12]
 80080a0:	071b      	lsls	r3, r3, #28
 80080a2:	d501      	bpl.n	80080a8 <_vfiprintf_r+0x34>
 80080a4:	692b      	ldr	r3, [r5, #16]
 80080a6:	b99b      	cbnz	r3, 80080d0 <_vfiprintf_r+0x5c>
 80080a8:	4629      	mov	r1, r5
 80080aa:	4630      	mov	r0, r6
 80080ac:	f000 fac4 	bl	8008638 <__swsetup_r>
 80080b0:	b170      	cbz	r0, 80080d0 <_vfiprintf_r+0x5c>
 80080b2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80080b4:	07dc      	lsls	r4, r3, #31
 80080b6:	d504      	bpl.n	80080c2 <_vfiprintf_r+0x4e>
 80080b8:	f04f 30ff 	mov.w	r0, #4294967295
 80080bc:	b01d      	add	sp, #116	@ 0x74
 80080be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080c2:	89ab      	ldrh	r3, [r5, #12]
 80080c4:	0598      	lsls	r0, r3, #22
 80080c6:	d4f7      	bmi.n	80080b8 <_vfiprintf_r+0x44>
 80080c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80080ca:	f7ff fd9f 	bl	8007c0c <__retarget_lock_release_recursive>
 80080ce:	e7f3      	b.n	80080b8 <_vfiprintf_r+0x44>
 80080d0:	2300      	movs	r3, #0
 80080d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80080d4:	2320      	movs	r3, #32
 80080d6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80080da:	f8cd 800c 	str.w	r8, [sp, #12]
 80080de:	2330      	movs	r3, #48	@ 0x30
 80080e0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008290 <_vfiprintf_r+0x21c>
 80080e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80080e8:	f04f 0901 	mov.w	r9, #1
 80080ec:	4623      	mov	r3, r4
 80080ee:	469a      	mov	sl, r3
 80080f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80080f4:	b10a      	cbz	r2, 80080fa <_vfiprintf_r+0x86>
 80080f6:	2a25      	cmp	r2, #37	@ 0x25
 80080f8:	d1f9      	bne.n	80080ee <_vfiprintf_r+0x7a>
 80080fa:	ebba 0b04 	subs.w	fp, sl, r4
 80080fe:	d00b      	beq.n	8008118 <_vfiprintf_r+0xa4>
 8008100:	465b      	mov	r3, fp
 8008102:	4622      	mov	r2, r4
 8008104:	4629      	mov	r1, r5
 8008106:	4630      	mov	r0, r6
 8008108:	f7ff ffa2 	bl	8008050 <__sfputs_r>
 800810c:	3001      	adds	r0, #1
 800810e:	f000 80a7 	beq.w	8008260 <_vfiprintf_r+0x1ec>
 8008112:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008114:	445a      	add	r2, fp
 8008116:	9209      	str	r2, [sp, #36]	@ 0x24
 8008118:	f89a 3000 	ldrb.w	r3, [sl]
 800811c:	2b00      	cmp	r3, #0
 800811e:	f000 809f 	beq.w	8008260 <_vfiprintf_r+0x1ec>
 8008122:	2300      	movs	r3, #0
 8008124:	f04f 32ff 	mov.w	r2, #4294967295
 8008128:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800812c:	f10a 0a01 	add.w	sl, sl, #1
 8008130:	9304      	str	r3, [sp, #16]
 8008132:	9307      	str	r3, [sp, #28]
 8008134:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008138:	931a      	str	r3, [sp, #104]	@ 0x68
 800813a:	4654      	mov	r4, sl
 800813c:	2205      	movs	r2, #5
 800813e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008142:	4853      	ldr	r0, [pc, #332]	@ (8008290 <_vfiprintf_r+0x21c>)
 8008144:	f7f8 f854 	bl	80001f0 <memchr>
 8008148:	9a04      	ldr	r2, [sp, #16]
 800814a:	b9d8      	cbnz	r0, 8008184 <_vfiprintf_r+0x110>
 800814c:	06d1      	lsls	r1, r2, #27
 800814e:	bf44      	itt	mi
 8008150:	2320      	movmi	r3, #32
 8008152:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008156:	0713      	lsls	r3, r2, #28
 8008158:	bf44      	itt	mi
 800815a:	232b      	movmi	r3, #43	@ 0x2b
 800815c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008160:	f89a 3000 	ldrb.w	r3, [sl]
 8008164:	2b2a      	cmp	r3, #42	@ 0x2a
 8008166:	d015      	beq.n	8008194 <_vfiprintf_r+0x120>
 8008168:	9a07      	ldr	r2, [sp, #28]
 800816a:	4654      	mov	r4, sl
 800816c:	2000      	movs	r0, #0
 800816e:	f04f 0c0a 	mov.w	ip, #10
 8008172:	4621      	mov	r1, r4
 8008174:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008178:	3b30      	subs	r3, #48	@ 0x30
 800817a:	2b09      	cmp	r3, #9
 800817c:	d94b      	bls.n	8008216 <_vfiprintf_r+0x1a2>
 800817e:	b1b0      	cbz	r0, 80081ae <_vfiprintf_r+0x13a>
 8008180:	9207      	str	r2, [sp, #28]
 8008182:	e014      	b.n	80081ae <_vfiprintf_r+0x13a>
 8008184:	eba0 0308 	sub.w	r3, r0, r8
 8008188:	fa09 f303 	lsl.w	r3, r9, r3
 800818c:	4313      	orrs	r3, r2
 800818e:	9304      	str	r3, [sp, #16]
 8008190:	46a2      	mov	sl, r4
 8008192:	e7d2      	b.n	800813a <_vfiprintf_r+0xc6>
 8008194:	9b03      	ldr	r3, [sp, #12]
 8008196:	1d19      	adds	r1, r3, #4
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	9103      	str	r1, [sp, #12]
 800819c:	2b00      	cmp	r3, #0
 800819e:	bfbb      	ittet	lt
 80081a0:	425b      	neglt	r3, r3
 80081a2:	f042 0202 	orrlt.w	r2, r2, #2
 80081a6:	9307      	strge	r3, [sp, #28]
 80081a8:	9307      	strlt	r3, [sp, #28]
 80081aa:	bfb8      	it	lt
 80081ac:	9204      	strlt	r2, [sp, #16]
 80081ae:	7823      	ldrb	r3, [r4, #0]
 80081b0:	2b2e      	cmp	r3, #46	@ 0x2e
 80081b2:	d10a      	bne.n	80081ca <_vfiprintf_r+0x156>
 80081b4:	7863      	ldrb	r3, [r4, #1]
 80081b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80081b8:	d132      	bne.n	8008220 <_vfiprintf_r+0x1ac>
 80081ba:	9b03      	ldr	r3, [sp, #12]
 80081bc:	1d1a      	adds	r2, r3, #4
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	9203      	str	r2, [sp, #12]
 80081c2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80081c6:	3402      	adds	r4, #2
 80081c8:	9305      	str	r3, [sp, #20]
 80081ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80082a0 <_vfiprintf_r+0x22c>
 80081ce:	7821      	ldrb	r1, [r4, #0]
 80081d0:	2203      	movs	r2, #3
 80081d2:	4650      	mov	r0, sl
 80081d4:	f7f8 f80c 	bl	80001f0 <memchr>
 80081d8:	b138      	cbz	r0, 80081ea <_vfiprintf_r+0x176>
 80081da:	9b04      	ldr	r3, [sp, #16]
 80081dc:	eba0 000a 	sub.w	r0, r0, sl
 80081e0:	2240      	movs	r2, #64	@ 0x40
 80081e2:	4082      	lsls	r2, r0
 80081e4:	4313      	orrs	r3, r2
 80081e6:	3401      	adds	r4, #1
 80081e8:	9304      	str	r3, [sp, #16]
 80081ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081ee:	4829      	ldr	r0, [pc, #164]	@ (8008294 <_vfiprintf_r+0x220>)
 80081f0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80081f4:	2206      	movs	r2, #6
 80081f6:	f7f7 fffb 	bl	80001f0 <memchr>
 80081fa:	2800      	cmp	r0, #0
 80081fc:	d03f      	beq.n	800827e <_vfiprintf_r+0x20a>
 80081fe:	4b26      	ldr	r3, [pc, #152]	@ (8008298 <_vfiprintf_r+0x224>)
 8008200:	bb1b      	cbnz	r3, 800824a <_vfiprintf_r+0x1d6>
 8008202:	9b03      	ldr	r3, [sp, #12]
 8008204:	3307      	adds	r3, #7
 8008206:	f023 0307 	bic.w	r3, r3, #7
 800820a:	3308      	adds	r3, #8
 800820c:	9303      	str	r3, [sp, #12]
 800820e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008210:	443b      	add	r3, r7
 8008212:	9309      	str	r3, [sp, #36]	@ 0x24
 8008214:	e76a      	b.n	80080ec <_vfiprintf_r+0x78>
 8008216:	fb0c 3202 	mla	r2, ip, r2, r3
 800821a:	460c      	mov	r4, r1
 800821c:	2001      	movs	r0, #1
 800821e:	e7a8      	b.n	8008172 <_vfiprintf_r+0xfe>
 8008220:	2300      	movs	r3, #0
 8008222:	3401      	adds	r4, #1
 8008224:	9305      	str	r3, [sp, #20]
 8008226:	4619      	mov	r1, r3
 8008228:	f04f 0c0a 	mov.w	ip, #10
 800822c:	4620      	mov	r0, r4
 800822e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008232:	3a30      	subs	r2, #48	@ 0x30
 8008234:	2a09      	cmp	r2, #9
 8008236:	d903      	bls.n	8008240 <_vfiprintf_r+0x1cc>
 8008238:	2b00      	cmp	r3, #0
 800823a:	d0c6      	beq.n	80081ca <_vfiprintf_r+0x156>
 800823c:	9105      	str	r1, [sp, #20]
 800823e:	e7c4      	b.n	80081ca <_vfiprintf_r+0x156>
 8008240:	fb0c 2101 	mla	r1, ip, r1, r2
 8008244:	4604      	mov	r4, r0
 8008246:	2301      	movs	r3, #1
 8008248:	e7f0      	b.n	800822c <_vfiprintf_r+0x1b8>
 800824a:	ab03      	add	r3, sp, #12
 800824c:	9300      	str	r3, [sp, #0]
 800824e:	462a      	mov	r2, r5
 8008250:	4b12      	ldr	r3, [pc, #72]	@ (800829c <_vfiprintf_r+0x228>)
 8008252:	a904      	add	r1, sp, #16
 8008254:	4630      	mov	r0, r6
 8008256:	f3af 8000 	nop.w
 800825a:	4607      	mov	r7, r0
 800825c:	1c78      	adds	r0, r7, #1
 800825e:	d1d6      	bne.n	800820e <_vfiprintf_r+0x19a>
 8008260:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008262:	07d9      	lsls	r1, r3, #31
 8008264:	d405      	bmi.n	8008272 <_vfiprintf_r+0x1fe>
 8008266:	89ab      	ldrh	r3, [r5, #12]
 8008268:	059a      	lsls	r2, r3, #22
 800826a:	d402      	bmi.n	8008272 <_vfiprintf_r+0x1fe>
 800826c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800826e:	f7ff fccd 	bl	8007c0c <__retarget_lock_release_recursive>
 8008272:	89ab      	ldrh	r3, [r5, #12]
 8008274:	065b      	lsls	r3, r3, #25
 8008276:	f53f af1f 	bmi.w	80080b8 <_vfiprintf_r+0x44>
 800827a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800827c:	e71e      	b.n	80080bc <_vfiprintf_r+0x48>
 800827e:	ab03      	add	r3, sp, #12
 8008280:	9300      	str	r3, [sp, #0]
 8008282:	462a      	mov	r2, r5
 8008284:	4b05      	ldr	r3, [pc, #20]	@ (800829c <_vfiprintf_r+0x228>)
 8008286:	a904      	add	r1, sp, #16
 8008288:	4630      	mov	r0, r6
 800828a:	f000 f879 	bl	8008380 <_printf_i>
 800828e:	e7e4      	b.n	800825a <_vfiprintf_r+0x1e6>
 8008290:	08008ad2 	.word	0x08008ad2
 8008294:	08008adc 	.word	0x08008adc
 8008298:	00000000 	.word	0x00000000
 800829c:	08008051 	.word	0x08008051
 80082a0:	08008ad8 	.word	0x08008ad8

080082a4 <_printf_common>:
 80082a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082a8:	4616      	mov	r6, r2
 80082aa:	4698      	mov	r8, r3
 80082ac:	688a      	ldr	r2, [r1, #8]
 80082ae:	690b      	ldr	r3, [r1, #16]
 80082b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80082b4:	4293      	cmp	r3, r2
 80082b6:	bfb8      	it	lt
 80082b8:	4613      	movlt	r3, r2
 80082ba:	6033      	str	r3, [r6, #0]
 80082bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80082c0:	4607      	mov	r7, r0
 80082c2:	460c      	mov	r4, r1
 80082c4:	b10a      	cbz	r2, 80082ca <_printf_common+0x26>
 80082c6:	3301      	adds	r3, #1
 80082c8:	6033      	str	r3, [r6, #0]
 80082ca:	6823      	ldr	r3, [r4, #0]
 80082cc:	0699      	lsls	r1, r3, #26
 80082ce:	bf42      	ittt	mi
 80082d0:	6833      	ldrmi	r3, [r6, #0]
 80082d2:	3302      	addmi	r3, #2
 80082d4:	6033      	strmi	r3, [r6, #0]
 80082d6:	6825      	ldr	r5, [r4, #0]
 80082d8:	f015 0506 	ands.w	r5, r5, #6
 80082dc:	d106      	bne.n	80082ec <_printf_common+0x48>
 80082de:	f104 0a19 	add.w	sl, r4, #25
 80082e2:	68e3      	ldr	r3, [r4, #12]
 80082e4:	6832      	ldr	r2, [r6, #0]
 80082e6:	1a9b      	subs	r3, r3, r2
 80082e8:	42ab      	cmp	r3, r5
 80082ea:	dc26      	bgt.n	800833a <_printf_common+0x96>
 80082ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80082f0:	6822      	ldr	r2, [r4, #0]
 80082f2:	3b00      	subs	r3, #0
 80082f4:	bf18      	it	ne
 80082f6:	2301      	movne	r3, #1
 80082f8:	0692      	lsls	r2, r2, #26
 80082fa:	d42b      	bmi.n	8008354 <_printf_common+0xb0>
 80082fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008300:	4641      	mov	r1, r8
 8008302:	4638      	mov	r0, r7
 8008304:	47c8      	blx	r9
 8008306:	3001      	adds	r0, #1
 8008308:	d01e      	beq.n	8008348 <_printf_common+0xa4>
 800830a:	6823      	ldr	r3, [r4, #0]
 800830c:	6922      	ldr	r2, [r4, #16]
 800830e:	f003 0306 	and.w	r3, r3, #6
 8008312:	2b04      	cmp	r3, #4
 8008314:	bf02      	ittt	eq
 8008316:	68e5      	ldreq	r5, [r4, #12]
 8008318:	6833      	ldreq	r3, [r6, #0]
 800831a:	1aed      	subeq	r5, r5, r3
 800831c:	68a3      	ldr	r3, [r4, #8]
 800831e:	bf0c      	ite	eq
 8008320:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008324:	2500      	movne	r5, #0
 8008326:	4293      	cmp	r3, r2
 8008328:	bfc4      	itt	gt
 800832a:	1a9b      	subgt	r3, r3, r2
 800832c:	18ed      	addgt	r5, r5, r3
 800832e:	2600      	movs	r6, #0
 8008330:	341a      	adds	r4, #26
 8008332:	42b5      	cmp	r5, r6
 8008334:	d11a      	bne.n	800836c <_printf_common+0xc8>
 8008336:	2000      	movs	r0, #0
 8008338:	e008      	b.n	800834c <_printf_common+0xa8>
 800833a:	2301      	movs	r3, #1
 800833c:	4652      	mov	r2, sl
 800833e:	4641      	mov	r1, r8
 8008340:	4638      	mov	r0, r7
 8008342:	47c8      	blx	r9
 8008344:	3001      	adds	r0, #1
 8008346:	d103      	bne.n	8008350 <_printf_common+0xac>
 8008348:	f04f 30ff 	mov.w	r0, #4294967295
 800834c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008350:	3501      	adds	r5, #1
 8008352:	e7c6      	b.n	80082e2 <_printf_common+0x3e>
 8008354:	18e1      	adds	r1, r4, r3
 8008356:	1c5a      	adds	r2, r3, #1
 8008358:	2030      	movs	r0, #48	@ 0x30
 800835a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800835e:	4422      	add	r2, r4
 8008360:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008364:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008368:	3302      	adds	r3, #2
 800836a:	e7c7      	b.n	80082fc <_printf_common+0x58>
 800836c:	2301      	movs	r3, #1
 800836e:	4622      	mov	r2, r4
 8008370:	4641      	mov	r1, r8
 8008372:	4638      	mov	r0, r7
 8008374:	47c8      	blx	r9
 8008376:	3001      	adds	r0, #1
 8008378:	d0e6      	beq.n	8008348 <_printf_common+0xa4>
 800837a:	3601      	adds	r6, #1
 800837c:	e7d9      	b.n	8008332 <_printf_common+0x8e>
	...

08008380 <_printf_i>:
 8008380:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008384:	7e0f      	ldrb	r7, [r1, #24]
 8008386:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008388:	2f78      	cmp	r7, #120	@ 0x78
 800838a:	4691      	mov	r9, r2
 800838c:	4680      	mov	r8, r0
 800838e:	460c      	mov	r4, r1
 8008390:	469a      	mov	sl, r3
 8008392:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008396:	d807      	bhi.n	80083a8 <_printf_i+0x28>
 8008398:	2f62      	cmp	r7, #98	@ 0x62
 800839a:	d80a      	bhi.n	80083b2 <_printf_i+0x32>
 800839c:	2f00      	cmp	r7, #0
 800839e:	f000 80d1 	beq.w	8008544 <_printf_i+0x1c4>
 80083a2:	2f58      	cmp	r7, #88	@ 0x58
 80083a4:	f000 80b8 	beq.w	8008518 <_printf_i+0x198>
 80083a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80083ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80083b0:	e03a      	b.n	8008428 <_printf_i+0xa8>
 80083b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80083b6:	2b15      	cmp	r3, #21
 80083b8:	d8f6      	bhi.n	80083a8 <_printf_i+0x28>
 80083ba:	a101      	add	r1, pc, #4	@ (adr r1, 80083c0 <_printf_i+0x40>)
 80083bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80083c0:	08008419 	.word	0x08008419
 80083c4:	0800842d 	.word	0x0800842d
 80083c8:	080083a9 	.word	0x080083a9
 80083cc:	080083a9 	.word	0x080083a9
 80083d0:	080083a9 	.word	0x080083a9
 80083d4:	080083a9 	.word	0x080083a9
 80083d8:	0800842d 	.word	0x0800842d
 80083dc:	080083a9 	.word	0x080083a9
 80083e0:	080083a9 	.word	0x080083a9
 80083e4:	080083a9 	.word	0x080083a9
 80083e8:	080083a9 	.word	0x080083a9
 80083ec:	0800852b 	.word	0x0800852b
 80083f0:	08008457 	.word	0x08008457
 80083f4:	080084e5 	.word	0x080084e5
 80083f8:	080083a9 	.word	0x080083a9
 80083fc:	080083a9 	.word	0x080083a9
 8008400:	0800854d 	.word	0x0800854d
 8008404:	080083a9 	.word	0x080083a9
 8008408:	08008457 	.word	0x08008457
 800840c:	080083a9 	.word	0x080083a9
 8008410:	080083a9 	.word	0x080083a9
 8008414:	080084ed 	.word	0x080084ed
 8008418:	6833      	ldr	r3, [r6, #0]
 800841a:	1d1a      	adds	r2, r3, #4
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	6032      	str	r2, [r6, #0]
 8008420:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008424:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008428:	2301      	movs	r3, #1
 800842a:	e09c      	b.n	8008566 <_printf_i+0x1e6>
 800842c:	6833      	ldr	r3, [r6, #0]
 800842e:	6820      	ldr	r0, [r4, #0]
 8008430:	1d19      	adds	r1, r3, #4
 8008432:	6031      	str	r1, [r6, #0]
 8008434:	0606      	lsls	r6, r0, #24
 8008436:	d501      	bpl.n	800843c <_printf_i+0xbc>
 8008438:	681d      	ldr	r5, [r3, #0]
 800843a:	e003      	b.n	8008444 <_printf_i+0xc4>
 800843c:	0645      	lsls	r5, r0, #25
 800843e:	d5fb      	bpl.n	8008438 <_printf_i+0xb8>
 8008440:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008444:	2d00      	cmp	r5, #0
 8008446:	da03      	bge.n	8008450 <_printf_i+0xd0>
 8008448:	232d      	movs	r3, #45	@ 0x2d
 800844a:	426d      	negs	r5, r5
 800844c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008450:	4858      	ldr	r0, [pc, #352]	@ (80085b4 <_printf_i+0x234>)
 8008452:	230a      	movs	r3, #10
 8008454:	e011      	b.n	800847a <_printf_i+0xfa>
 8008456:	6821      	ldr	r1, [r4, #0]
 8008458:	6833      	ldr	r3, [r6, #0]
 800845a:	0608      	lsls	r0, r1, #24
 800845c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008460:	d402      	bmi.n	8008468 <_printf_i+0xe8>
 8008462:	0649      	lsls	r1, r1, #25
 8008464:	bf48      	it	mi
 8008466:	b2ad      	uxthmi	r5, r5
 8008468:	2f6f      	cmp	r7, #111	@ 0x6f
 800846a:	4852      	ldr	r0, [pc, #328]	@ (80085b4 <_printf_i+0x234>)
 800846c:	6033      	str	r3, [r6, #0]
 800846e:	bf14      	ite	ne
 8008470:	230a      	movne	r3, #10
 8008472:	2308      	moveq	r3, #8
 8008474:	2100      	movs	r1, #0
 8008476:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800847a:	6866      	ldr	r6, [r4, #4]
 800847c:	60a6      	str	r6, [r4, #8]
 800847e:	2e00      	cmp	r6, #0
 8008480:	db05      	blt.n	800848e <_printf_i+0x10e>
 8008482:	6821      	ldr	r1, [r4, #0]
 8008484:	432e      	orrs	r6, r5
 8008486:	f021 0104 	bic.w	r1, r1, #4
 800848a:	6021      	str	r1, [r4, #0]
 800848c:	d04b      	beq.n	8008526 <_printf_i+0x1a6>
 800848e:	4616      	mov	r6, r2
 8008490:	fbb5 f1f3 	udiv	r1, r5, r3
 8008494:	fb03 5711 	mls	r7, r3, r1, r5
 8008498:	5dc7      	ldrb	r7, [r0, r7]
 800849a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800849e:	462f      	mov	r7, r5
 80084a0:	42bb      	cmp	r3, r7
 80084a2:	460d      	mov	r5, r1
 80084a4:	d9f4      	bls.n	8008490 <_printf_i+0x110>
 80084a6:	2b08      	cmp	r3, #8
 80084a8:	d10b      	bne.n	80084c2 <_printf_i+0x142>
 80084aa:	6823      	ldr	r3, [r4, #0]
 80084ac:	07df      	lsls	r7, r3, #31
 80084ae:	d508      	bpl.n	80084c2 <_printf_i+0x142>
 80084b0:	6923      	ldr	r3, [r4, #16]
 80084b2:	6861      	ldr	r1, [r4, #4]
 80084b4:	4299      	cmp	r1, r3
 80084b6:	bfde      	ittt	le
 80084b8:	2330      	movle	r3, #48	@ 0x30
 80084ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 80084be:	f106 36ff 	addle.w	r6, r6, #4294967295
 80084c2:	1b92      	subs	r2, r2, r6
 80084c4:	6122      	str	r2, [r4, #16]
 80084c6:	f8cd a000 	str.w	sl, [sp]
 80084ca:	464b      	mov	r3, r9
 80084cc:	aa03      	add	r2, sp, #12
 80084ce:	4621      	mov	r1, r4
 80084d0:	4640      	mov	r0, r8
 80084d2:	f7ff fee7 	bl	80082a4 <_printf_common>
 80084d6:	3001      	adds	r0, #1
 80084d8:	d14a      	bne.n	8008570 <_printf_i+0x1f0>
 80084da:	f04f 30ff 	mov.w	r0, #4294967295
 80084de:	b004      	add	sp, #16
 80084e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084e4:	6823      	ldr	r3, [r4, #0]
 80084e6:	f043 0320 	orr.w	r3, r3, #32
 80084ea:	6023      	str	r3, [r4, #0]
 80084ec:	4832      	ldr	r0, [pc, #200]	@ (80085b8 <_printf_i+0x238>)
 80084ee:	2778      	movs	r7, #120	@ 0x78
 80084f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80084f4:	6823      	ldr	r3, [r4, #0]
 80084f6:	6831      	ldr	r1, [r6, #0]
 80084f8:	061f      	lsls	r7, r3, #24
 80084fa:	f851 5b04 	ldr.w	r5, [r1], #4
 80084fe:	d402      	bmi.n	8008506 <_printf_i+0x186>
 8008500:	065f      	lsls	r7, r3, #25
 8008502:	bf48      	it	mi
 8008504:	b2ad      	uxthmi	r5, r5
 8008506:	6031      	str	r1, [r6, #0]
 8008508:	07d9      	lsls	r1, r3, #31
 800850a:	bf44      	itt	mi
 800850c:	f043 0320 	orrmi.w	r3, r3, #32
 8008510:	6023      	strmi	r3, [r4, #0]
 8008512:	b11d      	cbz	r5, 800851c <_printf_i+0x19c>
 8008514:	2310      	movs	r3, #16
 8008516:	e7ad      	b.n	8008474 <_printf_i+0xf4>
 8008518:	4826      	ldr	r0, [pc, #152]	@ (80085b4 <_printf_i+0x234>)
 800851a:	e7e9      	b.n	80084f0 <_printf_i+0x170>
 800851c:	6823      	ldr	r3, [r4, #0]
 800851e:	f023 0320 	bic.w	r3, r3, #32
 8008522:	6023      	str	r3, [r4, #0]
 8008524:	e7f6      	b.n	8008514 <_printf_i+0x194>
 8008526:	4616      	mov	r6, r2
 8008528:	e7bd      	b.n	80084a6 <_printf_i+0x126>
 800852a:	6833      	ldr	r3, [r6, #0]
 800852c:	6825      	ldr	r5, [r4, #0]
 800852e:	6961      	ldr	r1, [r4, #20]
 8008530:	1d18      	adds	r0, r3, #4
 8008532:	6030      	str	r0, [r6, #0]
 8008534:	062e      	lsls	r6, r5, #24
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	d501      	bpl.n	800853e <_printf_i+0x1be>
 800853a:	6019      	str	r1, [r3, #0]
 800853c:	e002      	b.n	8008544 <_printf_i+0x1c4>
 800853e:	0668      	lsls	r0, r5, #25
 8008540:	d5fb      	bpl.n	800853a <_printf_i+0x1ba>
 8008542:	8019      	strh	r1, [r3, #0]
 8008544:	2300      	movs	r3, #0
 8008546:	6123      	str	r3, [r4, #16]
 8008548:	4616      	mov	r6, r2
 800854a:	e7bc      	b.n	80084c6 <_printf_i+0x146>
 800854c:	6833      	ldr	r3, [r6, #0]
 800854e:	1d1a      	adds	r2, r3, #4
 8008550:	6032      	str	r2, [r6, #0]
 8008552:	681e      	ldr	r6, [r3, #0]
 8008554:	6862      	ldr	r2, [r4, #4]
 8008556:	2100      	movs	r1, #0
 8008558:	4630      	mov	r0, r6
 800855a:	f7f7 fe49 	bl	80001f0 <memchr>
 800855e:	b108      	cbz	r0, 8008564 <_printf_i+0x1e4>
 8008560:	1b80      	subs	r0, r0, r6
 8008562:	6060      	str	r0, [r4, #4]
 8008564:	6863      	ldr	r3, [r4, #4]
 8008566:	6123      	str	r3, [r4, #16]
 8008568:	2300      	movs	r3, #0
 800856a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800856e:	e7aa      	b.n	80084c6 <_printf_i+0x146>
 8008570:	6923      	ldr	r3, [r4, #16]
 8008572:	4632      	mov	r2, r6
 8008574:	4649      	mov	r1, r9
 8008576:	4640      	mov	r0, r8
 8008578:	47d0      	blx	sl
 800857a:	3001      	adds	r0, #1
 800857c:	d0ad      	beq.n	80084da <_printf_i+0x15a>
 800857e:	6823      	ldr	r3, [r4, #0]
 8008580:	079b      	lsls	r3, r3, #30
 8008582:	d413      	bmi.n	80085ac <_printf_i+0x22c>
 8008584:	68e0      	ldr	r0, [r4, #12]
 8008586:	9b03      	ldr	r3, [sp, #12]
 8008588:	4298      	cmp	r0, r3
 800858a:	bfb8      	it	lt
 800858c:	4618      	movlt	r0, r3
 800858e:	e7a6      	b.n	80084de <_printf_i+0x15e>
 8008590:	2301      	movs	r3, #1
 8008592:	4632      	mov	r2, r6
 8008594:	4649      	mov	r1, r9
 8008596:	4640      	mov	r0, r8
 8008598:	47d0      	blx	sl
 800859a:	3001      	adds	r0, #1
 800859c:	d09d      	beq.n	80084da <_printf_i+0x15a>
 800859e:	3501      	adds	r5, #1
 80085a0:	68e3      	ldr	r3, [r4, #12]
 80085a2:	9903      	ldr	r1, [sp, #12]
 80085a4:	1a5b      	subs	r3, r3, r1
 80085a6:	42ab      	cmp	r3, r5
 80085a8:	dcf2      	bgt.n	8008590 <_printf_i+0x210>
 80085aa:	e7eb      	b.n	8008584 <_printf_i+0x204>
 80085ac:	2500      	movs	r5, #0
 80085ae:	f104 0619 	add.w	r6, r4, #25
 80085b2:	e7f5      	b.n	80085a0 <_printf_i+0x220>
 80085b4:	08008ae3 	.word	0x08008ae3
 80085b8:	08008af4 	.word	0x08008af4

080085bc <__swbuf_r>:
 80085bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085be:	460e      	mov	r6, r1
 80085c0:	4614      	mov	r4, r2
 80085c2:	4605      	mov	r5, r0
 80085c4:	b118      	cbz	r0, 80085ce <__swbuf_r+0x12>
 80085c6:	6a03      	ldr	r3, [r0, #32]
 80085c8:	b90b      	cbnz	r3, 80085ce <__swbuf_r+0x12>
 80085ca:	f7ff f971 	bl	80078b0 <__sinit>
 80085ce:	69a3      	ldr	r3, [r4, #24]
 80085d0:	60a3      	str	r3, [r4, #8]
 80085d2:	89a3      	ldrh	r3, [r4, #12]
 80085d4:	071a      	lsls	r2, r3, #28
 80085d6:	d501      	bpl.n	80085dc <__swbuf_r+0x20>
 80085d8:	6923      	ldr	r3, [r4, #16]
 80085da:	b943      	cbnz	r3, 80085ee <__swbuf_r+0x32>
 80085dc:	4621      	mov	r1, r4
 80085de:	4628      	mov	r0, r5
 80085e0:	f000 f82a 	bl	8008638 <__swsetup_r>
 80085e4:	b118      	cbz	r0, 80085ee <__swbuf_r+0x32>
 80085e6:	f04f 37ff 	mov.w	r7, #4294967295
 80085ea:	4638      	mov	r0, r7
 80085ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085ee:	6823      	ldr	r3, [r4, #0]
 80085f0:	6922      	ldr	r2, [r4, #16]
 80085f2:	1a98      	subs	r0, r3, r2
 80085f4:	6963      	ldr	r3, [r4, #20]
 80085f6:	b2f6      	uxtb	r6, r6
 80085f8:	4283      	cmp	r3, r0
 80085fa:	4637      	mov	r7, r6
 80085fc:	dc05      	bgt.n	800860a <__swbuf_r+0x4e>
 80085fe:	4621      	mov	r1, r4
 8008600:	4628      	mov	r0, r5
 8008602:	f7ff fcbd 	bl	8007f80 <_fflush_r>
 8008606:	2800      	cmp	r0, #0
 8008608:	d1ed      	bne.n	80085e6 <__swbuf_r+0x2a>
 800860a:	68a3      	ldr	r3, [r4, #8]
 800860c:	3b01      	subs	r3, #1
 800860e:	60a3      	str	r3, [r4, #8]
 8008610:	6823      	ldr	r3, [r4, #0]
 8008612:	1c5a      	adds	r2, r3, #1
 8008614:	6022      	str	r2, [r4, #0]
 8008616:	701e      	strb	r6, [r3, #0]
 8008618:	6962      	ldr	r2, [r4, #20]
 800861a:	1c43      	adds	r3, r0, #1
 800861c:	429a      	cmp	r2, r3
 800861e:	d004      	beq.n	800862a <__swbuf_r+0x6e>
 8008620:	89a3      	ldrh	r3, [r4, #12]
 8008622:	07db      	lsls	r3, r3, #31
 8008624:	d5e1      	bpl.n	80085ea <__swbuf_r+0x2e>
 8008626:	2e0a      	cmp	r6, #10
 8008628:	d1df      	bne.n	80085ea <__swbuf_r+0x2e>
 800862a:	4621      	mov	r1, r4
 800862c:	4628      	mov	r0, r5
 800862e:	f7ff fca7 	bl	8007f80 <_fflush_r>
 8008632:	2800      	cmp	r0, #0
 8008634:	d0d9      	beq.n	80085ea <__swbuf_r+0x2e>
 8008636:	e7d6      	b.n	80085e6 <__swbuf_r+0x2a>

08008638 <__swsetup_r>:
 8008638:	b538      	push	{r3, r4, r5, lr}
 800863a:	4b29      	ldr	r3, [pc, #164]	@ (80086e0 <__swsetup_r+0xa8>)
 800863c:	4605      	mov	r5, r0
 800863e:	6818      	ldr	r0, [r3, #0]
 8008640:	460c      	mov	r4, r1
 8008642:	b118      	cbz	r0, 800864c <__swsetup_r+0x14>
 8008644:	6a03      	ldr	r3, [r0, #32]
 8008646:	b90b      	cbnz	r3, 800864c <__swsetup_r+0x14>
 8008648:	f7ff f932 	bl	80078b0 <__sinit>
 800864c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008650:	0719      	lsls	r1, r3, #28
 8008652:	d422      	bmi.n	800869a <__swsetup_r+0x62>
 8008654:	06da      	lsls	r2, r3, #27
 8008656:	d407      	bmi.n	8008668 <__swsetup_r+0x30>
 8008658:	2209      	movs	r2, #9
 800865a:	602a      	str	r2, [r5, #0]
 800865c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008660:	81a3      	strh	r3, [r4, #12]
 8008662:	f04f 30ff 	mov.w	r0, #4294967295
 8008666:	e033      	b.n	80086d0 <__swsetup_r+0x98>
 8008668:	0758      	lsls	r0, r3, #29
 800866a:	d512      	bpl.n	8008692 <__swsetup_r+0x5a>
 800866c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800866e:	b141      	cbz	r1, 8008682 <__swsetup_r+0x4a>
 8008670:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008674:	4299      	cmp	r1, r3
 8008676:	d002      	beq.n	800867e <__swsetup_r+0x46>
 8008678:	4628      	mov	r0, r5
 800867a:	f7ff fafd 	bl	8007c78 <_free_r>
 800867e:	2300      	movs	r3, #0
 8008680:	6363      	str	r3, [r4, #52]	@ 0x34
 8008682:	89a3      	ldrh	r3, [r4, #12]
 8008684:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008688:	81a3      	strh	r3, [r4, #12]
 800868a:	2300      	movs	r3, #0
 800868c:	6063      	str	r3, [r4, #4]
 800868e:	6923      	ldr	r3, [r4, #16]
 8008690:	6023      	str	r3, [r4, #0]
 8008692:	89a3      	ldrh	r3, [r4, #12]
 8008694:	f043 0308 	orr.w	r3, r3, #8
 8008698:	81a3      	strh	r3, [r4, #12]
 800869a:	6923      	ldr	r3, [r4, #16]
 800869c:	b94b      	cbnz	r3, 80086b2 <__swsetup_r+0x7a>
 800869e:	89a3      	ldrh	r3, [r4, #12]
 80086a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80086a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80086a8:	d003      	beq.n	80086b2 <__swsetup_r+0x7a>
 80086aa:	4621      	mov	r1, r4
 80086ac:	4628      	mov	r0, r5
 80086ae:	f000 f883 	bl	80087b8 <__smakebuf_r>
 80086b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086b6:	f013 0201 	ands.w	r2, r3, #1
 80086ba:	d00a      	beq.n	80086d2 <__swsetup_r+0x9a>
 80086bc:	2200      	movs	r2, #0
 80086be:	60a2      	str	r2, [r4, #8]
 80086c0:	6962      	ldr	r2, [r4, #20]
 80086c2:	4252      	negs	r2, r2
 80086c4:	61a2      	str	r2, [r4, #24]
 80086c6:	6922      	ldr	r2, [r4, #16]
 80086c8:	b942      	cbnz	r2, 80086dc <__swsetup_r+0xa4>
 80086ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80086ce:	d1c5      	bne.n	800865c <__swsetup_r+0x24>
 80086d0:	bd38      	pop	{r3, r4, r5, pc}
 80086d2:	0799      	lsls	r1, r3, #30
 80086d4:	bf58      	it	pl
 80086d6:	6962      	ldrpl	r2, [r4, #20]
 80086d8:	60a2      	str	r2, [r4, #8]
 80086da:	e7f4      	b.n	80086c6 <__swsetup_r+0x8e>
 80086dc:	2000      	movs	r0, #0
 80086de:	e7f7      	b.n	80086d0 <__swsetup_r+0x98>
 80086e0:	20000024 	.word	0x20000024

080086e4 <_raise_r>:
 80086e4:	291f      	cmp	r1, #31
 80086e6:	b538      	push	{r3, r4, r5, lr}
 80086e8:	4605      	mov	r5, r0
 80086ea:	460c      	mov	r4, r1
 80086ec:	d904      	bls.n	80086f8 <_raise_r+0x14>
 80086ee:	2316      	movs	r3, #22
 80086f0:	6003      	str	r3, [r0, #0]
 80086f2:	f04f 30ff 	mov.w	r0, #4294967295
 80086f6:	bd38      	pop	{r3, r4, r5, pc}
 80086f8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80086fa:	b112      	cbz	r2, 8008702 <_raise_r+0x1e>
 80086fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008700:	b94b      	cbnz	r3, 8008716 <_raise_r+0x32>
 8008702:	4628      	mov	r0, r5
 8008704:	f000 f830 	bl	8008768 <_getpid_r>
 8008708:	4622      	mov	r2, r4
 800870a:	4601      	mov	r1, r0
 800870c:	4628      	mov	r0, r5
 800870e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008712:	f000 b817 	b.w	8008744 <_kill_r>
 8008716:	2b01      	cmp	r3, #1
 8008718:	d00a      	beq.n	8008730 <_raise_r+0x4c>
 800871a:	1c59      	adds	r1, r3, #1
 800871c:	d103      	bne.n	8008726 <_raise_r+0x42>
 800871e:	2316      	movs	r3, #22
 8008720:	6003      	str	r3, [r0, #0]
 8008722:	2001      	movs	r0, #1
 8008724:	e7e7      	b.n	80086f6 <_raise_r+0x12>
 8008726:	2100      	movs	r1, #0
 8008728:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800872c:	4620      	mov	r0, r4
 800872e:	4798      	blx	r3
 8008730:	2000      	movs	r0, #0
 8008732:	e7e0      	b.n	80086f6 <_raise_r+0x12>

08008734 <raise>:
 8008734:	4b02      	ldr	r3, [pc, #8]	@ (8008740 <raise+0xc>)
 8008736:	4601      	mov	r1, r0
 8008738:	6818      	ldr	r0, [r3, #0]
 800873a:	f7ff bfd3 	b.w	80086e4 <_raise_r>
 800873e:	bf00      	nop
 8008740:	20000024 	.word	0x20000024

08008744 <_kill_r>:
 8008744:	b538      	push	{r3, r4, r5, lr}
 8008746:	4d07      	ldr	r5, [pc, #28]	@ (8008764 <_kill_r+0x20>)
 8008748:	2300      	movs	r3, #0
 800874a:	4604      	mov	r4, r0
 800874c:	4608      	mov	r0, r1
 800874e:	4611      	mov	r1, r2
 8008750:	602b      	str	r3, [r5, #0]
 8008752:	f7f9 f84d 	bl	80017f0 <_kill>
 8008756:	1c43      	adds	r3, r0, #1
 8008758:	d102      	bne.n	8008760 <_kill_r+0x1c>
 800875a:	682b      	ldr	r3, [r5, #0]
 800875c:	b103      	cbz	r3, 8008760 <_kill_r+0x1c>
 800875e:	6023      	str	r3, [r4, #0]
 8008760:	bd38      	pop	{r3, r4, r5, pc}
 8008762:	bf00      	nop
 8008764:	20004d90 	.word	0x20004d90

08008768 <_getpid_r>:
 8008768:	f7f9 b83a 	b.w	80017e0 <_getpid>

0800876c <__swhatbuf_r>:
 800876c:	b570      	push	{r4, r5, r6, lr}
 800876e:	460c      	mov	r4, r1
 8008770:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008774:	2900      	cmp	r1, #0
 8008776:	b096      	sub	sp, #88	@ 0x58
 8008778:	4615      	mov	r5, r2
 800877a:	461e      	mov	r6, r3
 800877c:	da0d      	bge.n	800879a <__swhatbuf_r+0x2e>
 800877e:	89a3      	ldrh	r3, [r4, #12]
 8008780:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008784:	f04f 0100 	mov.w	r1, #0
 8008788:	bf14      	ite	ne
 800878a:	2340      	movne	r3, #64	@ 0x40
 800878c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008790:	2000      	movs	r0, #0
 8008792:	6031      	str	r1, [r6, #0]
 8008794:	602b      	str	r3, [r5, #0]
 8008796:	b016      	add	sp, #88	@ 0x58
 8008798:	bd70      	pop	{r4, r5, r6, pc}
 800879a:	466a      	mov	r2, sp
 800879c:	f000 f848 	bl	8008830 <_fstat_r>
 80087a0:	2800      	cmp	r0, #0
 80087a2:	dbec      	blt.n	800877e <__swhatbuf_r+0x12>
 80087a4:	9901      	ldr	r1, [sp, #4]
 80087a6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80087aa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80087ae:	4259      	negs	r1, r3
 80087b0:	4159      	adcs	r1, r3
 80087b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80087b6:	e7eb      	b.n	8008790 <__swhatbuf_r+0x24>

080087b8 <__smakebuf_r>:
 80087b8:	898b      	ldrh	r3, [r1, #12]
 80087ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80087bc:	079d      	lsls	r5, r3, #30
 80087be:	4606      	mov	r6, r0
 80087c0:	460c      	mov	r4, r1
 80087c2:	d507      	bpl.n	80087d4 <__smakebuf_r+0x1c>
 80087c4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80087c8:	6023      	str	r3, [r4, #0]
 80087ca:	6123      	str	r3, [r4, #16]
 80087cc:	2301      	movs	r3, #1
 80087ce:	6163      	str	r3, [r4, #20]
 80087d0:	b003      	add	sp, #12
 80087d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087d4:	ab01      	add	r3, sp, #4
 80087d6:	466a      	mov	r2, sp
 80087d8:	f7ff ffc8 	bl	800876c <__swhatbuf_r>
 80087dc:	9f00      	ldr	r7, [sp, #0]
 80087de:	4605      	mov	r5, r0
 80087e0:	4639      	mov	r1, r7
 80087e2:	4630      	mov	r0, r6
 80087e4:	f7ff fabc 	bl	8007d60 <_malloc_r>
 80087e8:	b948      	cbnz	r0, 80087fe <__smakebuf_r+0x46>
 80087ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087ee:	059a      	lsls	r2, r3, #22
 80087f0:	d4ee      	bmi.n	80087d0 <__smakebuf_r+0x18>
 80087f2:	f023 0303 	bic.w	r3, r3, #3
 80087f6:	f043 0302 	orr.w	r3, r3, #2
 80087fa:	81a3      	strh	r3, [r4, #12]
 80087fc:	e7e2      	b.n	80087c4 <__smakebuf_r+0xc>
 80087fe:	89a3      	ldrh	r3, [r4, #12]
 8008800:	6020      	str	r0, [r4, #0]
 8008802:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008806:	81a3      	strh	r3, [r4, #12]
 8008808:	9b01      	ldr	r3, [sp, #4]
 800880a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800880e:	b15b      	cbz	r3, 8008828 <__smakebuf_r+0x70>
 8008810:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008814:	4630      	mov	r0, r6
 8008816:	f000 f81d 	bl	8008854 <_isatty_r>
 800881a:	b128      	cbz	r0, 8008828 <__smakebuf_r+0x70>
 800881c:	89a3      	ldrh	r3, [r4, #12]
 800881e:	f023 0303 	bic.w	r3, r3, #3
 8008822:	f043 0301 	orr.w	r3, r3, #1
 8008826:	81a3      	strh	r3, [r4, #12]
 8008828:	89a3      	ldrh	r3, [r4, #12]
 800882a:	431d      	orrs	r5, r3
 800882c:	81a5      	strh	r5, [r4, #12]
 800882e:	e7cf      	b.n	80087d0 <__smakebuf_r+0x18>

08008830 <_fstat_r>:
 8008830:	b538      	push	{r3, r4, r5, lr}
 8008832:	4d07      	ldr	r5, [pc, #28]	@ (8008850 <_fstat_r+0x20>)
 8008834:	2300      	movs	r3, #0
 8008836:	4604      	mov	r4, r0
 8008838:	4608      	mov	r0, r1
 800883a:	4611      	mov	r1, r2
 800883c:	602b      	str	r3, [r5, #0]
 800883e:	f7f9 f837 	bl	80018b0 <_fstat>
 8008842:	1c43      	adds	r3, r0, #1
 8008844:	d102      	bne.n	800884c <_fstat_r+0x1c>
 8008846:	682b      	ldr	r3, [r5, #0]
 8008848:	b103      	cbz	r3, 800884c <_fstat_r+0x1c>
 800884a:	6023      	str	r3, [r4, #0]
 800884c:	bd38      	pop	{r3, r4, r5, pc}
 800884e:	bf00      	nop
 8008850:	20004d90 	.word	0x20004d90

08008854 <_isatty_r>:
 8008854:	b538      	push	{r3, r4, r5, lr}
 8008856:	4d06      	ldr	r5, [pc, #24]	@ (8008870 <_isatty_r+0x1c>)
 8008858:	2300      	movs	r3, #0
 800885a:	4604      	mov	r4, r0
 800885c:	4608      	mov	r0, r1
 800885e:	602b      	str	r3, [r5, #0]
 8008860:	f7f9 f836 	bl	80018d0 <_isatty>
 8008864:	1c43      	adds	r3, r0, #1
 8008866:	d102      	bne.n	800886e <_isatty_r+0x1a>
 8008868:	682b      	ldr	r3, [r5, #0]
 800886a:	b103      	cbz	r3, 800886e <_isatty_r+0x1a>
 800886c:	6023      	str	r3, [r4, #0]
 800886e:	bd38      	pop	{r3, r4, r5, pc}
 8008870:	20004d90 	.word	0x20004d90

08008874 <_init>:
 8008874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008876:	bf00      	nop
 8008878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800887a:	bc08      	pop	{r3}
 800887c:	469e      	mov	lr, r3
 800887e:	4770      	bx	lr

08008880 <_fini>:
 8008880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008882:	bf00      	nop
 8008884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008886:	bc08      	pop	{r3}
 8008888:	469e      	mov	lr, r3
 800888a:	4770      	bx	lr
