
drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000948  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08000a78  08000a78  00010a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000a90  08000a90  00010a98  2**0
                  CONTENTS
  4 .ARM          00000000  08000a90  08000a90  00010a98  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000a90  08000a98  00010a98  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a90  08000a90  00010a90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000a94  08000a94  00010a94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010a98  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000064  20000000  08000a98  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000064  08000a98  00020064  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010a98  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000416a  00000000  00000000  00010ac1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000a6e  00000000  00000000  00014c2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000b2c  00000000  00000000  00015699  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000001e8  00000000  00000000  000161c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000190  00000000  00000000  000163b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00000d30  00000000  00000000  00016540  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   000020f5  00000000  00000000  00017270  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    0000a022  00000000  00000000  00019365  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  00023387  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000005f8  00000000  00000000  00023404  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000a60 	.word	0x08000a60

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000a60 	.word	0x08000a60

08000170 <clock_init>:
#include "Stm32_F103C6_USART_driver.h"
#include "keypad.h"
#include "lcd.h"

void clock_init()
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	// Enable clock GPIOA
	RCC_GPIOA_CLK_EN() ;
 8000174:	4b0a      	ldr	r3, [pc, #40]	; (80001a0 <clock_init+0x30>)
 8000176:	699b      	ldr	r3, [r3, #24]
 8000178:	4a09      	ldr	r2, [pc, #36]	; (80001a0 <clock_init+0x30>)
 800017a:	f043 0304 	orr.w	r3, r3, #4
 800017e:	6193      	str	r3, [r2, #24]
	// Enable clock GPIOB
	RCC_GPIOB_CLK_EN() ;
 8000180:	4b07      	ldr	r3, [pc, #28]	; (80001a0 <clock_init+0x30>)
 8000182:	699b      	ldr	r3, [r3, #24]
 8000184:	4a06      	ldr	r2, [pc, #24]	; (80001a0 <clock_init+0x30>)
 8000186:	f043 0308 	orr.w	r3, r3, #8
 800018a:	6193      	str	r3, [r2, #24]
	RCC_AFIO_CLK_EN();
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <clock_init+0x30>)
 800018e:	699b      	ldr	r3, [r3, #24]
 8000190:	4a03      	ldr	r2, [pc, #12]	; (80001a0 <clock_init+0x30>)
 8000192:	f043 0301 	orr.w	r3, r3, #1
 8000196:	6193      	str	r3, [r2, #24]
}
 8000198:	bf00      	nop
 800019a:	46bd      	mov	sp, r7
 800019c:	bc80      	pop	{r7}
 800019e:	4770      	bx	lr
 80001a0:	40021000 	.word	0x40021000

080001a4 <EEE_UART_IRQ_CallBack>:
}

unsigned char ch;

void EEE_UART_IRQ_CallBack (void)
{
 80001a4:	b580      	push	{r7, lr}
 80001a6:	af00      	add	r7, sp, #0
	MCAL_UART_ReceiveData(USART1, &ch, disable);
 80001a8:	2201      	movs	r2, #1
 80001aa:	4905      	ldr	r1, [pc, #20]	; (80001c0 <EEE_UART_IRQ_CallBack+0x1c>)
 80001ac:	4805      	ldr	r0, [pc, #20]	; (80001c4 <EEE_UART_IRQ_CallBack+0x20>)
 80001ae:	f000 fb83 	bl	80008b8 <MCAL_UART_ReceiveData>
	MCAL_UART_SendData(USART1, &ch, enable);
 80001b2:	2200      	movs	r2, #0
 80001b4:	4902      	ldr	r1, [pc, #8]	; (80001c0 <EEE_UART_IRQ_CallBack+0x1c>)
 80001b6:	4803      	ldr	r0, [pc, #12]	; (80001c4 <EEE_UART_IRQ_CallBack+0x20>)
 80001b8:	f000 fb62 	bl	8000880 <MCAL_UART_SendData>

}
 80001bc:	bf00      	nop
 80001be:	bd80      	pop	{r7, pc}
 80001c0:	20000020 	.word	0x20000020
 80001c4:	40013800 	.word	0x40013800

080001c8 <main>:

int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b086      	sub	sp, #24
 80001cc:	af00      	add	r7, sp, #0

	UART_Config uartCFG;
	clock_init();
 80001ce:	f7ff ffcf 	bl	8000170 <clock_init>

	uartCFG.BaudRate = UART_BaudRate_115200;
 80001d2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80001d6:	60bb      	str	r3, [r7, #8]
	uartCFG.HwFlowCtl = UART_HwFlowCtl_NONE;
 80001d8:	2300      	movs	r3, #0
 80001da:	73fb      	strb	r3, [r7, #15]
	uartCFG.IRQ_Enable = UART_IRQ_Enable_RXNEIE;  //UART_IRQ_Enable_NONE;
 80001dc:	2320      	movs	r3, #32
 80001de:	743b      	strb	r3, [r7, #16]
	uartCFG.P_IRQ_CallBack = EEE_UART_IRQ_CallBack; // NULL;
 80001e0:	4b09      	ldr	r3, [pc, #36]	; (8000208 <main+0x40>)
 80001e2:	617b      	str	r3, [r7, #20]
	uartCFG.Parity = UART_Parity_NONE;
 80001e4:	2300      	movs	r3, #0
 80001e6:	737b      	strb	r3, [r7, #13]
	uartCFG.Payload_Length = UART_Payload_Legth_8B;
 80001e8:	2300      	movs	r3, #0
 80001ea:	733b      	strb	r3, [r7, #12]
	uartCFG.StopBits = UART_StopBits_1;
 80001ec:	2300      	movs	r3, #0
 80001ee:	73bb      	strb	r3, [r7, #14]
	uartCFG.USART_Mode = UART_Mode_TX_RX;
 80001f0:	230c      	movs	r3, #12
 80001f2:	713b      	strb	r3, [r7, #4]
	MCAL_UART_Init(USART1, &uartCFG);
 80001f4:	1d3b      	adds	r3, r7, #4
 80001f6:	4619      	mov	r1, r3
 80001f8:	4804      	ldr	r0, [pc, #16]	; (800020c <main+0x44>)
 80001fa:	f000 fa7f 	bl	80006fc <MCAL_UART_Init>
	MCAL_UART_GPIO_Set_Pins(USART1);
 80001fe:	4803      	ldr	r0, [pc, #12]	; (800020c <main+0x44>)
 8000200:	f000 fb88 	bl	8000914 <MCAL_UART_GPIO_Set_Pins>

	while (1)
 8000204:	e7fe      	b.n	8000204 <main+0x3c>
 8000206:	bf00      	nop
 8000208:	080001a5 	.word	0x080001a5
 800020c:	40013800 	.word	0x40013800

08000210 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000210:	480d      	ldr	r0, [pc, #52]	; (8000248 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000212:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000214:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000218:	480c      	ldr	r0, [pc, #48]	; (800024c <LoopForever+0x6>)
  ldr r1, =_edata
 800021a:	490d      	ldr	r1, [pc, #52]	; (8000250 <LoopForever+0xa>)
  ldr r2, =_sidata
 800021c:	4a0d      	ldr	r2, [pc, #52]	; (8000254 <LoopForever+0xe>)
  movs r3, #0
 800021e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000220:	e002      	b.n	8000228 <LoopCopyDataInit>

08000222 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000222:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000224:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000226:	3304      	adds	r3, #4

08000228 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000228:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800022a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800022c:	d3f9      	bcc.n	8000222 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800022e:	4a0a      	ldr	r2, [pc, #40]	; (8000258 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000230:	4c0a      	ldr	r4, [pc, #40]	; (800025c <LoopForever+0x16>)
  movs r3, #0
 8000232:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000234:	e001      	b.n	800023a <LoopFillZerobss>

08000236 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000236:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000238:	3204      	adds	r2, #4

0800023a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800023a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800023c:	d3fb      	bcc.n	8000236 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800023e:	f000 fbeb 	bl	8000a18 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000242:	f7ff ffc1 	bl	80001c8 <main>

08000246 <LoopForever>:

LoopForever:
    b LoopForever
 8000246:	e7fe      	b.n	8000246 <LoopForever>
  ldr   r0, =_estack
 8000248:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 800024c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000250:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000254:	08000a98 	.word	0x08000a98
  ldr r2, =_sbss
 8000258:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800025c:	20000064 	.word	0x20000064

08000260 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000260:	e7fe      	b.n	8000260 <ADC1_2_IRQHandler>

08000262 <Get_CRLH_Position>:


#include "Stm32_F103C6_GPIO_driver.h"

uint8_t Get_CRLH_Position(uint16_t PinNumber)
{
 8000262:	b480      	push	{r7}
 8000264:	b083      	sub	sp, #12
 8000266:	af00      	add	r7, sp, #0
 8000268:	4603      	mov	r3, r0
 800026a:	80fb      	strh	r3, [r7, #6]
	switch(PinNumber)
 800026c:	88fb      	ldrh	r3, [r7, #6]
 800026e:	2b80      	cmp	r3, #128	; 0x80
 8000270:	d042      	beq.n	80002f8 <Get_CRLH_Position+0x96>
 8000272:	2b80      	cmp	r3, #128	; 0x80
 8000274:	dc11      	bgt.n	800029a <Get_CRLH_Position+0x38>
 8000276:	2b08      	cmp	r3, #8
 8000278:	d036      	beq.n	80002e8 <Get_CRLH_Position+0x86>
 800027a:	2b08      	cmp	r3, #8
 800027c:	dc06      	bgt.n	800028c <Get_CRLH_Position+0x2a>
 800027e:	2b02      	cmp	r3, #2
 8000280:	d02e      	beq.n	80002e0 <Get_CRLH_Position+0x7e>
 8000282:	2b04      	cmp	r3, #4
 8000284:	d02e      	beq.n	80002e4 <Get_CRLH_Position+0x82>
 8000286:	2b01      	cmp	r3, #1
 8000288:	d028      	beq.n	80002dc <Get_CRLH_Position+0x7a>
 800028a:	e047      	b.n	800031c <Get_CRLH_Position+0xba>
 800028c:	2b20      	cmp	r3, #32
 800028e:	d02f      	beq.n	80002f0 <Get_CRLH_Position+0x8e>
 8000290:	2b40      	cmp	r3, #64	; 0x40
 8000292:	d02f      	beq.n	80002f4 <Get_CRLH_Position+0x92>
 8000294:	2b10      	cmp	r3, #16
 8000296:	d029      	beq.n	80002ec <Get_CRLH_Position+0x8a>
 8000298:	e040      	b.n	800031c <Get_CRLH_Position+0xba>
 800029a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800029e:	d033      	beq.n	8000308 <Get_CRLH_Position+0xa6>
 80002a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80002a4:	dc09      	bgt.n	80002ba <Get_CRLH_Position+0x58>
 80002a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80002aa:	d029      	beq.n	8000300 <Get_CRLH_Position+0x9e>
 80002ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80002b0:	d028      	beq.n	8000304 <Get_CRLH_Position+0xa2>
 80002b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80002b6:	d021      	beq.n	80002fc <Get_CRLH_Position+0x9a>
 80002b8:	e030      	b.n	800031c <Get_CRLH_Position+0xba>
 80002ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80002be:	d027      	beq.n	8000310 <Get_CRLH_Position+0xae>
 80002c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80002c4:	dc03      	bgt.n	80002ce <Get_CRLH_Position+0x6c>
 80002c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80002ca:	d01f      	beq.n	800030c <Get_CRLH_Position+0xaa>
 80002cc:	e026      	b.n	800031c <Get_CRLH_Position+0xba>
 80002ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80002d2:	d01f      	beq.n	8000314 <Get_CRLH_Position+0xb2>
 80002d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80002d8:	d01e      	beq.n	8000318 <Get_CRLH_Position+0xb6>
 80002da:	e01f      	b.n	800031c <Get_CRLH_Position+0xba>
	{
	case GPIO_PIN_0:
		return 0;
 80002dc:	2300      	movs	r3, #0
 80002de:	e01e      	b.n	800031e <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_1:
		return 4;
 80002e0:	2304      	movs	r3, #4
 80002e2:	e01c      	b.n	800031e <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_2:
		return 8;
 80002e4:	2308      	movs	r3, #8
 80002e6:	e01a      	b.n	800031e <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_3:
		return 12;
 80002e8:	230c      	movs	r3, #12
 80002ea:	e018      	b.n	800031e <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_4:
		return 16;
 80002ec:	2310      	movs	r3, #16
 80002ee:	e016      	b.n	800031e <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_5:
		return 20;
 80002f0:	2314      	movs	r3, #20
 80002f2:	e014      	b.n	800031e <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_6:
		return 24;
 80002f4:	2318      	movs	r3, #24
 80002f6:	e012      	b.n	800031e <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_7:
		return 28;
 80002f8:	231c      	movs	r3, #28
 80002fa:	e010      	b.n	800031e <Get_CRLH_Position+0xbc>
		break;

	case GPIO_PIN_8:
		return 0;
 80002fc:	2300      	movs	r3, #0
 80002fe:	e00e      	b.n	800031e <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_9:
		return 4;
 8000300:	2304      	movs	r3, #4
 8000302:	e00c      	b.n	800031e <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_10:
		return 8;
 8000304:	2308      	movs	r3, #8
 8000306:	e00a      	b.n	800031e <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_11:
		return 12;
 8000308:	230c      	movs	r3, #12
 800030a:	e008      	b.n	800031e <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_12:
		return 16;
 800030c:	2310      	movs	r3, #16
 800030e:	e006      	b.n	800031e <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_13:
		return 20;
 8000310:	2314      	movs	r3, #20
 8000312:	e004      	b.n	800031e <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_14:
		return 24;
 8000314:	2318      	movs	r3, #24
 8000316:	e002      	b.n	800031e <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_15:
		return 28;
 8000318:	231c      	movs	r3, #28
 800031a:	e000      	b.n	800031e <Get_CRLH_Position+0xbc>
		break;
	}
	return 0;
 800031c:	2300      	movs	r3, #0
}
 800031e:	4618      	mov	r0, r3
 8000320:	370c      	adds	r7, #12
 8000322:	46bd      	mov	sp, r7
 8000324:	bc80      	pop	{r7}
 8000326:	4770      	bx	lr

08000328 <MCAL_GPIO_Init>:
 * @retval 			- none
 * Note				- Stm32F103C6 MCU has GPIO A,B,C,D,E Modules
 * 					  		But LQFP48 Package has only GPIO A,B,PART of C/D exported as external PINs from the MCU
 */
void MCAL_GPIO_Init (GPIO_TypeDef *GPIOx, GPIO_PinConfig_t* PinConfig)
{
 8000328:	b590      	push	{r4, r7, lr}
 800032a:	b085      	sub	sp, #20
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
 8000330:	6039      	str	r1, [r7, #0]
	// Port config reg Low (GPIOx_CRL) config PINs from 0 >>> 7
	// port config reg High (GPIOx_CRH) config PINs from 8 >>> 15
	volatile uint32_t* configregister = NULL;
 8000332:	2300      	movs	r3, #0
 8000334:	60bb      	str	r3, [r7, #8]
	uint8_t PIN_Config = 0;
 8000336:	2300      	movs	r3, #0
 8000338:	73fb      	strb	r3, [r7, #15]
	configregister = (PinConfig->GPIO_PinNumber < GPIO_PIN_8)? &GPIOx->CRL: &GPIOx->CRH;
 800033a:	683b      	ldr	r3, [r7, #0]
 800033c:	881b      	ldrh	r3, [r3, #0]
 800033e:	2bff      	cmp	r3, #255	; 0xff
 8000340:	d801      	bhi.n	8000346 <MCAL_GPIO_Init+0x1e>
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	e001      	b.n	800034a <MCAL_GPIO_Init+0x22>
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	3304      	adds	r3, #4
 800034a:	60bb      	str	r3, [r7, #8]
	// clear CNF8[1:0]	MODE8[1:0]
	(*configregister) &= ~(0xf << Get_CRLH_Position(PinConfig->GPIO_PinNumber));
 800034c:	683b      	ldr	r3, [r7, #0]
 800034e:	881b      	ldrh	r3, [r3, #0]
 8000350:	4618      	mov	r0, r3
 8000352:	f7ff ff86 	bl	8000262 <Get_CRLH_Position>
 8000356:	4603      	mov	r3, r0
 8000358:	461a      	mov	r2, r3
 800035a:	230f      	movs	r3, #15
 800035c:	4093      	lsls	r3, r2
 800035e:	43da      	mvns	r2, r3
 8000360:	68bb      	ldr	r3, [r7, #8]
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	401a      	ands	r2, r3
 8000366:	68bb      	ldr	r3, [r7, #8]
 8000368:	601a      	str	r2, [r3, #0]

	// if pin is output
	if ( (PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_AF_OD) || (PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_AF_PP) || (PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_OD) || (PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_PP))
 800036a:	683b      	ldr	r3, [r7, #0]
 800036c:	789b      	ldrb	r3, [r3, #2]
 800036e:	2b07      	cmp	r3, #7
 8000370:	d00b      	beq.n	800038a <MCAL_GPIO_Init+0x62>
 8000372:	683b      	ldr	r3, [r7, #0]
 8000374:	789b      	ldrb	r3, [r3, #2]
 8000376:	2b06      	cmp	r3, #6
 8000378:	d007      	beq.n	800038a <MCAL_GPIO_Init+0x62>
 800037a:	683b      	ldr	r3, [r7, #0]
 800037c:	789b      	ldrb	r3, [r3, #2]
 800037e:	2b05      	cmp	r3, #5
 8000380:	d003      	beq.n	800038a <MCAL_GPIO_Init+0x62>
 8000382:	683b      	ldr	r3, [r7, #0]
 8000384:	789b      	ldrb	r3, [r3, #2]
 8000386:	2b04      	cmp	r3, #4
 8000388:	d10e      	bne.n	80003a8 <MCAL_GPIO_Init+0x80>
	{
		// Set CNF[1:0] MODE8[1:0]
		PIN_Config = ((((PinConfig->GPIO_MODE -4) << 2) | (PinConfig->GPIO_Output_Speed)) & 0x0f);
 800038a:	683b      	ldr	r3, [r7, #0]
 800038c:	789b      	ldrb	r3, [r3, #2]
 800038e:	3b04      	subs	r3, #4
 8000390:	009b      	lsls	r3, r3, #2
 8000392:	b25a      	sxtb	r2, r3
 8000394:	683b      	ldr	r3, [r7, #0]
 8000396:	78db      	ldrb	r3, [r3, #3]
 8000398:	b25b      	sxtb	r3, r3
 800039a:	4313      	orrs	r3, r2
 800039c:	b25b      	sxtb	r3, r3
 800039e:	b2db      	uxtb	r3, r3
 80003a0:	f003 030f 	and.w	r3, r3, #15
 80003a4:	73fb      	strb	r3, [r7, #15]
 80003a6:	e02c      	b.n	8000402 <MCAL_GPIO_Init+0xda>
	}

	// if pin is input MODE = 00: Input mode (reset state)
	else
	{
		if ((PinConfig->GPIO_MODE == GPIO_MODE_INPUT_FLO) || (PinConfig->GPIO_MODE == GPIO_MODE_Analog))
 80003a8:	683b      	ldr	r3, [r7, #0]
 80003aa:	789b      	ldrb	r3, [r3, #2]
 80003ac:	2b01      	cmp	r3, #1
 80003ae:	d003      	beq.n	80003b8 <MCAL_GPIO_Init+0x90>
 80003b0:	683b      	ldr	r3, [r7, #0]
 80003b2:	789b      	ldrb	r3, [r3, #2]
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d107      	bne.n	80003c8 <MCAL_GPIO_Init+0xa0>
		{
			// Set CNF8[1:0]  MODE8[1:0] 00
			PIN_Config = ((((PinConfig->GPIO_MODE) << 2)| 0x0 ) & 0x0f);
 80003b8:	683b      	ldr	r3, [r7, #0]
 80003ba:	789b      	ldrb	r3, [r3, #2]
 80003bc:	009b      	lsls	r3, r3, #2
 80003be:	b2db      	uxtb	r3, r3
 80003c0:	f003 030f 	and.w	r3, r3, #15
 80003c4:	73fb      	strb	r3, [r7, #15]
 80003c6:	e01c      	b.n	8000402 <MCAL_GPIO_Init+0xda>
		}
		else if(PinConfig->GPIO_MODE == GPIO_MODE_AF_INPUT) // Consider it as input floating
 80003c8:	683b      	ldr	r3, [r7, #0]
 80003ca:	789b      	ldrb	r3, [r3, #2]
 80003cc:	2b08      	cmp	r3, #8
 80003ce:	d102      	bne.n	80003d6 <MCAL_GPIO_Init+0xae>
		{
			// Set CNF8[1:0] MODE8[1:0]00
			PIN_Config = ((((GPIO_MODE_INPUT_FLO) << 2) | 0x0 ) & 0x0f);
 80003d0:	2304      	movs	r3, #4
 80003d2:	73fb      	strb	r3, [r7, #15]
 80003d4:	e015      	b.n	8000402 <MCAL_GPIO_Init+0xda>
		}
		else // PU PD Input
		{
			PIN_Config = ((((GPIO_MODE_INPUT_PU) << 2) | 0x0) & 0x0f);
 80003d6:	2308      	movs	r3, #8
 80003d8:	73fb      	strb	r3, [r7, #15]

			if(PinConfig->GPIO_MODE == GPIO_MODE_INPUT_PU)
 80003da:	683b      	ldr	r3, [r7, #0]
 80003dc:	789b      	ldrb	r3, [r3, #2]
 80003de:	2b02      	cmp	r3, #2
 80003e0:	d107      	bne.n	80003f2 <MCAL_GPIO_Init+0xca>
			{
				// PxODR = 1 Input pull-up :Table 20 Port bit configuration table
				GPIOx->ODR |= (PinConfig->GPIO_PinNumber) ;
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	68db      	ldr	r3, [r3, #12]
 80003e6:	683a      	ldr	r2, [r7, #0]
 80003e8:	8812      	ldrh	r2, [r2, #0]
 80003ea:	431a      	orrs	r2, r3
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	60da      	str	r2, [r3, #12]
 80003f0:	e007      	b.n	8000402 <MCAL_GPIO_Init+0xda>
			}
			else
			{
				// PxODR = 0 Input pull-down :Table 20 Port bit configuration table
				GPIOx->ODR &= ~(PinConfig->GPIO_PinNumber) ;
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	68db      	ldr	r3, [r3, #12]
 80003f6:	683a      	ldr	r2, [r7, #0]
 80003f8:	8812      	ldrh	r2, [r2, #0]
 80003fa:	43d2      	mvns	r2, r2
 80003fc:	401a      	ands	r2, r3
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	60da      	str	r2, [r3, #12]
			}
		}
	}
	// write on CRL or CRH
	(*configregister) |= ((PIN_Config) << Get_CRLH_Position(PinConfig->GPIO_PinNumber));
 8000402:	7bfc      	ldrb	r4, [r7, #15]
 8000404:	683b      	ldr	r3, [r7, #0]
 8000406:	881b      	ldrh	r3, [r3, #0]
 8000408:	4618      	mov	r0, r3
 800040a:	f7ff ff2a 	bl	8000262 <Get_CRLH_Position>
 800040e:	4603      	mov	r3, r0
 8000410:	fa04 f203 	lsl.w	r2, r4, r3
 8000414:	68bb      	ldr	r3, [r7, #8]
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	431a      	orrs	r2, r3
 800041a:	68bb      	ldr	r3, [r7, #8]
 800041c:	601a      	str	r2, [r3, #0]

}
 800041e:	bf00      	nop
 8000420:	3714      	adds	r7, #20
 8000422:	46bd      	mov	sp, r7
 8000424:	bd90      	pop	{r4, r7, pc}
	...

08000428 <EXTI0_IRQHandler>:
{
	Update_EXTI(EXTI_Config);
}

void EXTI0_IRQHandler (void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
	// Clear Pending register by set it (EXTI_PR)
	EXTI->PR |= (1<<0);
 800042c:	4b05      	ldr	r3, [pc, #20]	; (8000444 <EXTI0_IRQHandler+0x1c>)
 800042e:	695b      	ldr	r3, [r3, #20]
 8000430:	4a04      	ldr	r2, [pc, #16]	; (8000444 <EXTI0_IRQHandler+0x1c>)
 8000432:	f043 0301 	orr.w	r3, r3, #1
 8000436:	6153      	str	r3, [r2, #20]
	//CALL IRQ_CALL
	GP_IRQ_CallBack[0]() ;
 8000438:	4b03      	ldr	r3, [pc, #12]	; (8000448 <EXTI0_IRQHandler+0x20>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	4798      	blx	r3
}
 800043e:	bf00      	nop
 8000440:	bd80      	pop	{r7, pc}
 8000442:	bf00      	nop
 8000444:	40010400 	.word	0x40010400
 8000448:	20000024 	.word	0x20000024

0800044c <EXTI1_IRQHandler>:

void EXTI1_IRQHandler (void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	af00      	add	r7, sp, #0
	// Clear Pending register by set it (EXTI_PR)
	EXTI->PR |= (1<<1);
 8000450:	4b05      	ldr	r3, [pc, #20]	; (8000468 <EXTI1_IRQHandler+0x1c>)
 8000452:	695b      	ldr	r3, [r3, #20]
 8000454:	4a04      	ldr	r2, [pc, #16]	; (8000468 <EXTI1_IRQHandler+0x1c>)
 8000456:	f043 0302 	orr.w	r3, r3, #2
 800045a:	6153      	str	r3, [r2, #20]
	//CALL IRQ_CALL
	GP_IRQ_CallBack[1]() ;
 800045c:	4b03      	ldr	r3, [pc, #12]	; (800046c <EXTI1_IRQHandler+0x20>)
 800045e:	685b      	ldr	r3, [r3, #4]
 8000460:	4798      	blx	r3
}
 8000462:	bf00      	nop
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop
 8000468:	40010400 	.word	0x40010400
 800046c:	20000024 	.word	0x20000024

08000470 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler (void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
	// Clear Pending register by set it (EXTI_PR)
	EXTI->PR |= (1<<2);
 8000474:	4b05      	ldr	r3, [pc, #20]	; (800048c <EXTI2_IRQHandler+0x1c>)
 8000476:	695b      	ldr	r3, [r3, #20]
 8000478:	4a04      	ldr	r2, [pc, #16]	; (800048c <EXTI2_IRQHandler+0x1c>)
 800047a:	f043 0304 	orr.w	r3, r3, #4
 800047e:	6153      	str	r3, [r2, #20]
	//CALL IRQ_CALL
	GP_IRQ_CallBack[2]() ;
 8000480:	4b03      	ldr	r3, [pc, #12]	; (8000490 <EXTI2_IRQHandler+0x20>)
 8000482:	689b      	ldr	r3, [r3, #8]
 8000484:	4798      	blx	r3
}
 8000486:	bf00      	nop
 8000488:	bd80      	pop	{r7, pc}
 800048a:	bf00      	nop
 800048c:	40010400 	.word	0x40010400
 8000490:	20000024 	.word	0x20000024

08000494 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler (void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
	// Clear Pending register by set it (EXTI_PR)
	EXTI->PR |= (1<<3);
 8000498:	4b05      	ldr	r3, [pc, #20]	; (80004b0 <EXTI3_IRQHandler+0x1c>)
 800049a:	695b      	ldr	r3, [r3, #20]
 800049c:	4a04      	ldr	r2, [pc, #16]	; (80004b0 <EXTI3_IRQHandler+0x1c>)
 800049e:	f043 0308 	orr.w	r3, r3, #8
 80004a2:	6153      	str	r3, [r2, #20]
	//CALL IRQ_CALL
	GP_IRQ_CallBack[3]() ;
 80004a4:	4b03      	ldr	r3, [pc, #12]	; (80004b4 <EXTI3_IRQHandler+0x20>)
 80004a6:	68db      	ldr	r3, [r3, #12]
 80004a8:	4798      	blx	r3
}
 80004aa:	bf00      	nop
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	bf00      	nop
 80004b0:	40010400 	.word	0x40010400
 80004b4:	20000024 	.word	0x20000024

080004b8 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler (void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
	// Clear Pending register by set it (EXTI_PR)
	EXTI->PR |= (1<<4);
 80004bc:	4b05      	ldr	r3, [pc, #20]	; (80004d4 <EXTI4_IRQHandler+0x1c>)
 80004be:	695b      	ldr	r3, [r3, #20]
 80004c0:	4a04      	ldr	r2, [pc, #16]	; (80004d4 <EXTI4_IRQHandler+0x1c>)
 80004c2:	f043 0310 	orr.w	r3, r3, #16
 80004c6:	6153      	str	r3, [r2, #20]
	//CALL IRQ_CALL
	GP_IRQ_CallBack[4]() ;
 80004c8:	4b03      	ldr	r3, [pc, #12]	; (80004d8 <EXTI4_IRQHandler+0x20>)
 80004ca:	691b      	ldr	r3, [r3, #16]
 80004cc:	4798      	blx	r3
}
 80004ce:	bf00      	nop
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop
 80004d4:	40010400 	.word	0x40010400
 80004d8:	20000024 	.word	0x20000024

080004dc <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler (void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
	if (EXTI->PR & (1<<5)) { EXTI->PR |= (1<<5) ;	GP_IRQ_CallBack[5]() ;	}
 80004e0:	4b26      	ldr	r3, [pc, #152]	; (800057c <EXTI9_5_IRQHandler+0xa0>)
 80004e2:	695b      	ldr	r3, [r3, #20]
 80004e4:	f003 0320 	and.w	r3, r3, #32
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d008      	beq.n	80004fe <EXTI9_5_IRQHandler+0x22>
 80004ec:	4b23      	ldr	r3, [pc, #140]	; (800057c <EXTI9_5_IRQHandler+0xa0>)
 80004ee:	695b      	ldr	r3, [r3, #20]
 80004f0:	4a22      	ldr	r2, [pc, #136]	; (800057c <EXTI9_5_IRQHandler+0xa0>)
 80004f2:	f043 0320 	orr.w	r3, r3, #32
 80004f6:	6153      	str	r3, [r2, #20]
 80004f8:	4b21      	ldr	r3, [pc, #132]	; (8000580 <EXTI9_5_IRQHandler+0xa4>)
 80004fa:	695b      	ldr	r3, [r3, #20]
 80004fc:	4798      	blx	r3
	if (EXTI->PR & (1<<6)) { EXTI->PR |= (1<<6) ;	GP_IRQ_CallBack[6]() ;	}
 80004fe:	4b1f      	ldr	r3, [pc, #124]	; (800057c <EXTI9_5_IRQHandler+0xa0>)
 8000500:	695b      	ldr	r3, [r3, #20]
 8000502:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000506:	2b00      	cmp	r3, #0
 8000508:	d008      	beq.n	800051c <EXTI9_5_IRQHandler+0x40>
 800050a:	4b1c      	ldr	r3, [pc, #112]	; (800057c <EXTI9_5_IRQHandler+0xa0>)
 800050c:	695b      	ldr	r3, [r3, #20]
 800050e:	4a1b      	ldr	r2, [pc, #108]	; (800057c <EXTI9_5_IRQHandler+0xa0>)
 8000510:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000514:	6153      	str	r3, [r2, #20]
 8000516:	4b1a      	ldr	r3, [pc, #104]	; (8000580 <EXTI9_5_IRQHandler+0xa4>)
 8000518:	699b      	ldr	r3, [r3, #24]
 800051a:	4798      	blx	r3
	if (EXTI->PR & (1<<7)) { EXTI->PR |= (1<<7) ;	GP_IRQ_CallBack[7]() ;	}
 800051c:	4b17      	ldr	r3, [pc, #92]	; (800057c <EXTI9_5_IRQHandler+0xa0>)
 800051e:	695b      	ldr	r3, [r3, #20]
 8000520:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000524:	2b00      	cmp	r3, #0
 8000526:	d008      	beq.n	800053a <EXTI9_5_IRQHandler+0x5e>
 8000528:	4b14      	ldr	r3, [pc, #80]	; (800057c <EXTI9_5_IRQHandler+0xa0>)
 800052a:	695b      	ldr	r3, [r3, #20]
 800052c:	4a13      	ldr	r2, [pc, #76]	; (800057c <EXTI9_5_IRQHandler+0xa0>)
 800052e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000532:	6153      	str	r3, [r2, #20]
 8000534:	4b12      	ldr	r3, [pc, #72]	; (8000580 <EXTI9_5_IRQHandler+0xa4>)
 8000536:	69db      	ldr	r3, [r3, #28]
 8000538:	4798      	blx	r3
	if (EXTI->PR & (1<<8)) { EXTI->PR |= (1<<8) ;	GP_IRQ_CallBack[8]() ;	}
 800053a:	4b10      	ldr	r3, [pc, #64]	; (800057c <EXTI9_5_IRQHandler+0xa0>)
 800053c:	695b      	ldr	r3, [r3, #20]
 800053e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000542:	2b00      	cmp	r3, #0
 8000544:	d008      	beq.n	8000558 <EXTI9_5_IRQHandler+0x7c>
 8000546:	4b0d      	ldr	r3, [pc, #52]	; (800057c <EXTI9_5_IRQHandler+0xa0>)
 8000548:	695b      	ldr	r3, [r3, #20]
 800054a:	4a0c      	ldr	r2, [pc, #48]	; (800057c <EXTI9_5_IRQHandler+0xa0>)
 800054c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000550:	6153      	str	r3, [r2, #20]
 8000552:	4b0b      	ldr	r3, [pc, #44]	; (8000580 <EXTI9_5_IRQHandler+0xa4>)
 8000554:	6a1b      	ldr	r3, [r3, #32]
 8000556:	4798      	blx	r3
	if (EXTI->PR & (1<<9)) { EXTI->PR |= (1<<9) ;	GP_IRQ_CallBack[9]() ;	}
 8000558:	4b08      	ldr	r3, [pc, #32]	; (800057c <EXTI9_5_IRQHandler+0xa0>)
 800055a:	695b      	ldr	r3, [r3, #20]
 800055c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000560:	2b00      	cmp	r3, #0
 8000562:	d008      	beq.n	8000576 <EXTI9_5_IRQHandler+0x9a>
 8000564:	4b05      	ldr	r3, [pc, #20]	; (800057c <EXTI9_5_IRQHandler+0xa0>)
 8000566:	695b      	ldr	r3, [r3, #20]
 8000568:	4a04      	ldr	r2, [pc, #16]	; (800057c <EXTI9_5_IRQHandler+0xa0>)
 800056a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800056e:	6153      	str	r3, [r2, #20]
 8000570:	4b03      	ldr	r3, [pc, #12]	; (8000580 <EXTI9_5_IRQHandler+0xa4>)
 8000572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000574:	4798      	blx	r3
}
 8000576:	bf00      	nop
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	40010400 	.word	0x40010400
 8000580:	20000024 	.word	0x20000024

08000584 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler (void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
	if (EXTI->PR & (1<<10)) { EXTI->PR |= (1<<10) ;	GP_IRQ_CallBack[10]() ;	}
 8000588:	4b2d      	ldr	r3, [pc, #180]	; (8000640 <EXTI15_10_IRQHandler+0xbc>)
 800058a:	695b      	ldr	r3, [r3, #20]
 800058c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000590:	2b00      	cmp	r3, #0
 8000592:	d008      	beq.n	80005a6 <EXTI15_10_IRQHandler+0x22>
 8000594:	4b2a      	ldr	r3, [pc, #168]	; (8000640 <EXTI15_10_IRQHandler+0xbc>)
 8000596:	695b      	ldr	r3, [r3, #20]
 8000598:	4a29      	ldr	r2, [pc, #164]	; (8000640 <EXTI15_10_IRQHandler+0xbc>)
 800059a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800059e:	6153      	str	r3, [r2, #20]
 80005a0:	4b28      	ldr	r3, [pc, #160]	; (8000644 <EXTI15_10_IRQHandler+0xc0>)
 80005a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005a4:	4798      	blx	r3
	if (EXTI->PR & (1<<11)) { EXTI->PR |= (1<<11) ;	GP_IRQ_CallBack[11]() ;	}
 80005a6:	4b26      	ldr	r3, [pc, #152]	; (8000640 <EXTI15_10_IRQHandler+0xbc>)
 80005a8:	695b      	ldr	r3, [r3, #20]
 80005aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d008      	beq.n	80005c4 <EXTI15_10_IRQHandler+0x40>
 80005b2:	4b23      	ldr	r3, [pc, #140]	; (8000640 <EXTI15_10_IRQHandler+0xbc>)
 80005b4:	695b      	ldr	r3, [r3, #20]
 80005b6:	4a22      	ldr	r2, [pc, #136]	; (8000640 <EXTI15_10_IRQHandler+0xbc>)
 80005b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80005bc:	6153      	str	r3, [r2, #20]
 80005be:	4b21      	ldr	r3, [pc, #132]	; (8000644 <EXTI15_10_IRQHandler+0xc0>)
 80005c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80005c2:	4798      	blx	r3
	if (EXTI->PR & (1<<12)) { EXTI->PR |= (1<<12) ;	GP_IRQ_CallBack[12]() ;	}
 80005c4:	4b1e      	ldr	r3, [pc, #120]	; (8000640 <EXTI15_10_IRQHandler+0xbc>)
 80005c6:	695b      	ldr	r3, [r3, #20]
 80005c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d008      	beq.n	80005e2 <EXTI15_10_IRQHandler+0x5e>
 80005d0:	4b1b      	ldr	r3, [pc, #108]	; (8000640 <EXTI15_10_IRQHandler+0xbc>)
 80005d2:	695b      	ldr	r3, [r3, #20]
 80005d4:	4a1a      	ldr	r2, [pc, #104]	; (8000640 <EXTI15_10_IRQHandler+0xbc>)
 80005d6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80005da:	6153      	str	r3, [r2, #20]
 80005dc:	4b19      	ldr	r3, [pc, #100]	; (8000644 <EXTI15_10_IRQHandler+0xc0>)
 80005de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e0:	4798      	blx	r3
	if (EXTI->PR & (1<<13)) { EXTI->PR |= (1<<13) ;	GP_IRQ_CallBack[13]() ;	}
 80005e2:	4b17      	ldr	r3, [pc, #92]	; (8000640 <EXTI15_10_IRQHandler+0xbc>)
 80005e4:	695b      	ldr	r3, [r3, #20]
 80005e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d008      	beq.n	8000600 <EXTI15_10_IRQHandler+0x7c>
 80005ee:	4b14      	ldr	r3, [pc, #80]	; (8000640 <EXTI15_10_IRQHandler+0xbc>)
 80005f0:	695b      	ldr	r3, [r3, #20]
 80005f2:	4a13      	ldr	r2, [pc, #76]	; (8000640 <EXTI15_10_IRQHandler+0xbc>)
 80005f4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80005f8:	6153      	str	r3, [r2, #20]
 80005fa:	4b12      	ldr	r3, [pc, #72]	; (8000644 <EXTI15_10_IRQHandler+0xc0>)
 80005fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005fe:	4798      	blx	r3
	if (EXTI->PR & (1<<14)) { EXTI->PR |= (1<<14) ;	GP_IRQ_CallBack[14]() ;	}
 8000600:	4b0f      	ldr	r3, [pc, #60]	; (8000640 <EXTI15_10_IRQHandler+0xbc>)
 8000602:	695b      	ldr	r3, [r3, #20]
 8000604:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000608:	2b00      	cmp	r3, #0
 800060a:	d008      	beq.n	800061e <EXTI15_10_IRQHandler+0x9a>
 800060c:	4b0c      	ldr	r3, [pc, #48]	; (8000640 <EXTI15_10_IRQHandler+0xbc>)
 800060e:	695b      	ldr	r3, [r3, #20]
 8000610:	4a0b      	ldr	r2, [pc, #44]	; (8000640 <EXTI15_10_IRQHandler+0xbc>)
 8000612:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000616:	6153      	str	r3, [r2, #20]
 8000618:	4b0a      	ldr	r3, [pc, #40]	; (8000644 <EXTI15_10_IRQHandler+0xc0>)
 800061a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800061c:	4798      	blx	r3
	if (EXTI->PR & (1<<15)) { EXTI->PR |= (1<<15) ;	GP_IRQ_CallBack[15]() ;	}
 800061e:	4b08      	ldr	r3, [pc, #32]	; (8000640 <EXTI15_10_IRQHandler+0xbc>)
 8000620:	695b      	ldr	r3, [r3, #20]
 8000622:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000626:	2b00      	cmp	r3, #0
 8000628:	d008      	beq.n	800063c <EXTI15_10_IRQHandler+0xb8>
 800062a:	4b05      	ldr	r3, [pc, #20]	; (8000640 <EXTI15_10_IRQHandler+0xbc>)
 800062c:	695b      	ldr	r3, [r3, #20]
 800062e:	4a04      	ldr	r2, [pc, #16]	; (8000640 <EXTI15_10_IRQHandler+0xbc>)
 8000630:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000634:	6153      	str	r3, [r2, #20]
 8000636:	4b03      	ldr	r3, [pc, #12]	; (8000644 <EXTI15_10_IRQHandler+0xc0>)
 8000638:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800063a:	4798      	blx	r3
}
 800063c:	bf00      	nop
 800063e:	bd80      	pop	{r7, pc}
 8000640:	40010400 	.word	0x40010400
 8000644:	20000024 	.word	0x20000024

08000648 <MCAL_RCC_GetHCLKFreq>:
const uint8_t AHBPrescTable[16U] = {0,0,0,0,0,0,0,0,1,2,3,4,5,6,7,8,9}; // shift 1 right == multiply by 2



uint32_t MCAL_RCC_GetHCLKFreq (void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
	// bits 7:4 HPRE: AHB prescaler
	return (MCAL_RCC_GetSYS_CLKFreq () >> AHBPrescTable[((RCC->CFGR >> 4) & 0xF)]);
 800064c:	f000 f838 	bl	80006c0 <MCAL_RCC_GetSYS_CLKFreq>
 8000650:	4601      	mov	r1, r0
 8000652:	4b05      	ldr	r3, [pc, #20]	; (8000668 <MCAL_RCC_GetHCLKFreq+0x20>)
 8000654:	685b      	ldr	r3, [r3, #4]
 8000656:	091b      	lsrs	r3, r3, #4
 8000658:	f003 030f 	and.w	r3, r3, #15
 800065c:	4a03      	ldr	r2, [pc, #12]	; (800066c <MCAL_RCC_GetHCLKFreq+0x24>)
 800065e:	5cd3      	ldrb	r3, [r2, r3]
 8000660:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000664:	4618      	mov	r0, r3
 8000666:	bd80      	pop	{r7, pc}
 8000668:	40021000 	.word	0x40021000
 800066c:	08000a80 	.word	0x08000a80

08000670 <MCAL_RCC_GetPCLK1Freq>:

uint32_t MCAL_RCC_GetPCLK1Freq (void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
	return (MCAL_RCC_GetHCLKFreq () >> APBPrescTable[((RCC->CFGR >> 8) & 0b111)]);
 8000674:	f7ff ffe8 	bl	8000648 <MCAL_RCC_GetHCLKFreq>
 8000678:	4601      	mov	r1, r0
 800067a:	4b05      	ldr	r3, [pc, #20]	; (8000690 <MCAL_RCC_GetPCLK1Freq+0x20>)
 800067c:	685b      	ldr	r3, [r3, #4]
 800067e:	0a1b      	lsrs	r3, r3, #8
 8000680:	f003 0307 	and.w	r3, r3, #7
 8000684:	4a03      	ldr	r2, [pc, #12]	; (8000694 <MCAL_RCC_GetPCLK1Freq+0x24>)
 8000686:	5cd3      	ldrb	r3, [r2, r3]
 8000688:	fa21 f303 	lsr.w	r3, r1, r3
}
 800068c:	4618      	mov	r0, r3
 800068e:	bd80      	pop	{r7, pc}
 8000690:	40021000 	.word	0x40021000
 8000694:	08000a78 	.word	0x08000a78

08000698 <MCAL_RCC_GetPCLK2Freq>:

uint32_t MCAL_RCC_GetPCLK2Freq (void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
	// bits 13:11 PPRE2: APB high speed prescaler (APB2)
	return (MCAL_RCC_GetHCLKFreq () >> APBPrescTable[((RCC->CFGR >> 11) & 0b111)]);
 800069c:	f7ff ffd4 	bl	8000648 <MCAL_RCC_GetHCLKFreq>
 80006a0:	4601      	mov	r1, r0
 80006a2:	4b05      	ldr	r3, [pc, #20]	; (80006b8 <MCAL_RCC_GetPCLK2Freq+0x20>)
 80006a4:	685b      	ldr	r3, [r3, #4]
 80006a6:	0adb      	lsrs	r3, r3, #11
 80006a8:	f003 0307 	and.w	r3, r3, #7
 80006ac:	4a03      	ldr	r2, [pc, #12]	; (80006bc <MCAL_RCC_GetPCLK2Freq+0x24>)
 80006ae:	5cd3      	ldrb	r3, [r2, r3]
 80006b0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	40021000 	.word	0x40021000
 80006bc:	08000a78 	.word	0x08000a78

080006c0 <MCAL_RCC_GetSYS_CLKFreq>:

uint32_t MCAL_RCC_GetSYS_CLKFreq (void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0
	// set and cleared by hardware to indicate which clock source is used as system clock
	// 00: HSI oscillator used as system clock
	// 01: HSE oscillator used as system clock
	// 10: PLL used as system clock
	// 11: not applicable
	switch ((RCC->CFGR >> 2) & 0b11)
 80006c4:	4b0a      	ldr	r3, [pc, #40]	; (80006f0 <MCAL_RCC_GetSYS_CLKFreq+0x30>)
 80006c6:	685b      	ldr	r3, [r3, #4]
 80006c8:	089b      	lsrs	r3, r3, #2
 80006ca:	f003 0303 	and.w	r3, r3, #3
 80006ce:	2b01      	cmp	r3, #1
 80006d0:	d006      	beq.n	80006e0 <MCAL_RCC_GetSYS_CLKFreq+0x20>
 80006d2:	2b01      	cmp	r3, #1
 80006d4:	d302      	bcc.n	80006dc <MCAL_RCC_GetSYS_CLKFreq+0x1c>
 80006d6:	2b02      	cmp	r3, #2
 80006d8:	d004      	beq.n	80006e4 <MCAL_RCC_GetSYS_CLKFreq+0x24>
 80006da:	e005      	b.n	80006e8 <MCAL_RCC_GetSYS_CLKFreq+0x28>
	{
	case 0:
		return HSI_RC_Clk;
 80006dc:	4b05      	ldr	r3, [pc, #20]	; (80006f4 <MCAL_RCC_GetSYS_CLKFreq+0x34>)
 80006de:	e003      	b.n	80006e8 <MCAL_RCC_GetSYS_CLKFreq+0x28>
		break;
	case 1:
			return HSE_Clock;
 80006e0:	4b05      	ldr	r3, [pc, #20]	; (80006f8 <MCAL_RCC_GetSYS_CLKFreq+0x38>)
 80006e2:	e001      	b.n	80006e8 <MCAL_RCC_GetSYS_CLKFreq+0x28>
			break;
	case 2:
			return 16000000;
 80006e4:	4b04      	ldr	r3, [pc, #16]	; (80006f8 <MCAL_RCC_GetSYS_CLKFreq+0x38>)
 80006e6:	e7ff      	b.n	80006e8 <MCAL_RCC_GetSYS_CLKFreq+0x28>
			break;
	}
}
 80006e8:	4618      	mov	r0, r3
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bc80      	pop	{r7}
 80006ee:	4770      	bx	lr
 80006f0:	40021000 	.word	0x40021000
 80006f4:	007a1200 	.word	0x007a1200
 80006f8:	00f42400 	.word	0x00f42400

080006fc <MCAL_UART_Init>:
 * @param [in] 		- UART_Config: All UART config
 * @retval 			- none
 * Note				- support for now Asynch mode & clock 8 MHz
 */
void MCAL_UART_Init (USART_TypeDef* USARTx, UART_Config* UART_Config)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b084      	sub	sp, #16
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
 8000704:	6039      	str	r1, [r7, #0]
	uint32_t pclk, BRR;
	Global_UART_Config = UART_Config;
 8000706:	4a57      	ldr	r2, [pc, #348]	; (8000864 <MCAL_UART_Init+0x168>)
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	6013      	str	r3, [r2, #0]

	// enable the clock for given USART peripheral
	if(USARTx == USART1)
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	4a56      	ldr	r2, [pc, #344]	; (8000868 <MCAL_UART_Init+0x16c>)
 8000710:	4293      	cmp	r3, r2
 8000712:	d106      	bne.n	8000722 <MCAL_UART_Init+0x26>
		RCC_USART1_CLK_EN();
 8000714:	4b55      	ldr	r3, [pc, #340]	; (800086c <MCAL_UART_Init+0x170>)
 8000716:	699b      	ldr	r3, [r3, #24]
 8000718:	4a54      	ldr	r2, [pc, #336]	; (800086c <MCAL_UART_Init+0x170>)
 800071a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800071e:	6193      	str	r3, [r2, #24]
 8000720:	e014      	b.n	800074c <MCAL_UART_Init+0x50>

	else if (USARTx == USART2)
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	4a52      	ldr	r2, [pc, #328]	; (8000870 <MCAL_UART_Init+0x174>)
 8000726:	4293      	cmp	r3, r2
 8000728:	d106      	bne.n	8000738 <MCAL_UART_Init+0x3c>
		RCC_USART2_CLK_EN();
 800072a:	4b50      	ldr	r3, [pc, #320]	; (800086c <MCAL_UART_Init+0x170>)
 800072c:	69db      	ldr	r3, [r3, #28]
 800072e:	4a4f      	ldr	r2, [pc, #316]	; (800086c <MCAL_UART_Init+0x170>)
 8000730:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000734:	61d3      	str	r3, [r2, #28]
 8000736:	e009      	b.n	800074c <MCAL_UART_Init+0x50>

	else if (USARTx == USART3)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	4a4e      	ldr	r2, [pc, #312]	; (8000874 <MCAL_UART_Init+0x178>)
 800073c:	4293      	cmp	r3, r2
 800073e:	d105      	bne.n	800074c <MCAL_UART_Init+0x50>
		RCC_USART3_CLK_EN();
 8000740:	4b4a      	ldr	r3, [pc, #296]	; (800086c <MCAL_UART_Init+0x170>)
 8000742:	69db      	ldr	r3, [r3, #28]
 8000744:	4a49      	ldr	r2, [pc, #292]	; (800086c <MCAL_UART_Init+0x170>)
 8000746:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800074a:	61d3      	str	r3, [r2, #28]

	// Enable USART Module
	// bit 13 UE: USART enable
	USARTx->CR1 |= 1<<13;
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	68db      	ldr	r3, [r3, #12]
 8000750:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	60da      	str	r2, [r3, #12]

	// Enable USART Tx Rx engines according to the USART_Mode config item
	// USART_CR1 bit 3 TE: transmitter enable & bit 2 RE: receiver enable
	USARTx->CR1 |= UART_Config->USART_Mode;
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	68db      	ldr	r3, [r3, #12]
 800075c:	683a      	ldr	r2, [r7, #0]
 800075e:	7812      	ldrb	r2, [r2, #0]
 8000760:	431a      	orrs	r2, r3
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	60da      	str	r2, [r3, #12]

	// Payload width
	// USARTx->CR1 bit 12 M: word length
	USARTx->CR1 |= UART_Config->Payload_Length;
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	68db      	ldr	r3, [r3, #12]
 800076a:	683a      	ldr	r2, [r7, #0]
 800076c:	7a12      	ldrb	r2, [r2, #8]
 800076e:	431a      	orrs	r2, r3
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	60da      	str	r2, [r3, #12]

	// config of parity control bit field
	// USARTx->CR1 bit 10 PCE: Parity Control enable bit 9 PS: Parity selection
	USARTx->CR1 |= UART_Config->Parity;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	68db      	ldr	r3, [r3, #12]
 8000778:	683a      	ldr	r2, [r7, #0]
 800077a:	7a52      	ldrb	r2, [r2, #9]
 800077c:	431a      	orrs	r2, r3
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	60da      	str	r2, [r3, #12]

	// config the no. of stop bits
	// USART_CR2 bits 13:12 STOP: stop bits
	USARTx->CR2 |= UART_Config->StopBits;
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	691b      	ldr	r3, [r3, #16]
 8000786:	683a      	ldr	r2, [r7, #0]
 8000788:	7a92      	ldrb	r2, [r2, #10]
 800078a:	431a      	orrs	r2, r3
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	611a      	str	r2, [r3, #16]

	// USART hw flow control
	// USART_CR3 bit 9 CTSE: CTS enable bit 8 RTSE: RTS  enable
	USARTx->CR3 |= UART_Config->HwFlowCtl;
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	695b      	ldr	r3, [r3, #20]
 8000794:	683a      	ldr	r2, [r7, #0]
 8000796:	7ad2      	ldrb	r2, [r2, #11]
 8000798:	431a      	orrs	r2, r3
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	615a      	str	r2, [r3, #20]

	// config of BRR (baudrate reg)
	// PCLK1 for USART2, 3
	// PCLK2 for USART1

	if (USARTx == USART1)
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	4a31      	ldr	r2, [pc, #196]	; (8000868 <MCAL_UART_Init+0x16c>)
 80007a2:	4293      	cmp	r3, r2
 80007a4:	d103      	bne.n	80007ae <MCAL_UART_Init+0xb2>
	{
		pclk = MCAL_RCC_GetPCLK2Freq();
 80007a6:	f7ff ff77 	bl	8000698 <MCAL_RCC_GetPCLK2Freq>
 80007aa:	60f8      	str	r0, [r7, #12]
 80007ac:	e002      	b.n	80007b4 <MCAL_UART_Init+0xb8>
	}
	else
	{
		pclk = MCAL_RCC_GetPCLK1Freq();
 80007ae:	f7ff ff5f 	bl	8000670 <MCAL_RCC_GetPCLK1Freq>
 80007b2:	60f8      	str	r0, [r7, #12]
	}

	BRR = UART_BRR_Register(pclk, UART_Config->BaudRate);
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	685b      	ldr	r3, [r3, #4]
 80007b8:	011b      	lsls	r3, r3, #4
 80007ba:	68fa      	ldr	r2, [r7, #12]
 80007bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80007c0:	0119      	lsls	r1, r3, #4
 80007c2:	68fa      	ldr	r2, [r7, #12]
 80007c4:	4613      	mov	r3, r2
 80007c6:	009b      	lsls	r3, r3, #2
 80007c8:	4413      	add	r3, r2
 80007ca:	009a      	lsls	r2, r3, #2
 80007cc:	441a      	add	r2, r3
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	685b      	ldr	r3, [r3, #4]
 80007d2:	009b      	lsls	r3, r3, #2
 80007d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	685b      	ldr	r3, [r3, #4]
 80007dc:	011b      	lsls	r3, r3, #4
 80007de:	68f8      	ldr	r0, [r7, #12]
 80007e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80007e4:	2064      	movs	r0, #100	; 0x64
 80007e6:	fb00 f303 	mul.w	r3, r0, r3
 80007ea:	1ad3      	subs	r3, r2, r3
 80007ec:	011b      	lsls	r3, r3, #4
 80007ee:	4a22      	ldr	r2, [pc, #136]	; (8000878 <MCAL_UART_Init+0x17c>)
 80007f0:	fba2 2303 	umull	r2, r3, r2, r3
 80007f4:	095b      	lsrs	r3, r3, #5
 80007f6:	f003 030f 	and.w	r3, r3, #15
 80007fa:	430b      	orrs	r3, r1
 80007fc:	60bb      	str	r3, [r7, #8]
	USARTx->BRR = BRR;
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	68ba      	ldr	r2, [r7, #8]
 8000802:	609a      	str	r2, [r3, #8]

	// ENABLE / DISABLE Interrupt
	// USART_CR1
	if (UART_Config->IRQ_Enable != UART_IRQ_Enable_NONE)
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	7b1b      	ldrb	r3, [r3, #12]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d026      	beq.n	800085a <MCAL_UART_Init+0x15e>
	{
		USARTx->CR1 |= (UART_Config->IRQ_Enable);
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	68db      	ldr	r3, [r3, #12]
 8000810:	683a      	ldr	r2, [r7, #0]
 8000812:	7b12      	ldrb	r2, [r2, #12]
 8000814:	431a      	orrs	r2, r3
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	60da      	str	r2, [r3, #12]

		// Enable NVIC for USARTx IRQ
		if (USARTx == USART1)
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	4a12      	ldr	r2, [pc, #72]	; (8000868 <MCAL_UART_Init+0x16c>)
 800081e:	4293      	cmp	r3, r2
 8000820:	d106      	bne.n	8000830 <MCAL_UART_Init+0x134>
			NVIC_IRQ37_USART1_Enable;
 8000822:	4b16      	ldr	r3, [pc, #88]	; (800087c <MCAL_UART_Init+0x180>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	4a15      	ldr	r2, [pc, #84]	; (800087c <MCAL_UART_Init+0x180>)
 8000828:	f043 0320 	orr.w	r3, r3, #32
 800082c:	6013      	str	r3, [r2, #0]


	}


}
 800082e:	e014      	b.n	800085a <MCAL_UART_Init+0x15e>
		else if (USARTx == USART2)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	4a0f      	ldr	r2, [pc, #60]	; (8000870 <MCAL_UART_Init+0x174>)
 8000834:	4293      	cmp	r3, r2
 8000836:	d106      	bne.n	8000846 <MCAL_UART_Init+0x14a>
			NVIC_IRQ38_USART2_Enable;
 8000838:	4b10      	ldr	r3, [pc, #64]	; (800087c <MCAL_UART_Init+0x180>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a0f      	ldr	r2, [pc, #60]	; (800087c <MCAL_UART_Init+0x180>)
 800083e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000842:	6013      	str	r3, [r2, #0]
}
 8000844:	e009      	b.n	800085a <MCAL_UART_Init+0x15e>
		else if (USARTx == USART3)
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	4a0a      	ldr	r2, [pc, #40]	; (8000874 <MCAL_UART_Init+0x178>)
 800084a:	4293      	cmp	r3, r2
 800084c:	d105      	bne.n	800085a <MCAL_UART_Init+0x15e>
			NVIC_IRQ39_USART3_Enable;
 800084e:	4b0b      	ldr	r3, [pc, #44]	; (800087c <MCAL_UART_Init+0x180>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	4a0a      	ldr	r2, [pc, #40]	; (800087c <MCAL_UART_Init+0x180>)
 8000854:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000858:	6013      	str	r3, [r2, #0]
}
 800085a:	bf00      	nop
 800085c:	3710      	adds	r7, #16
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	20000060 	.word	0x20000060
 8000868:	40013800 	.word	0x40013800
 800086c:	40021000 	.word	0x40021000
 8000870:	40004400 	.word	0x40004400
 8000874:	40004800 	.word	0x40004800
 8000878:	51eb851f 	.word	0x51eb851f
 800087c:	e000e104 	.word	0xe000e104

08000880 <MCAL_UART_SendData>:
 * 					- the value written in the MSB ( bit 7 or bit 8 depending on the data length ) has no effect
 * 					- because it is replaced by the parity
 * 					- when receiving with the parity enabled the value read in the MSB bit is the received parity bit
 */
void MCAL_UART_SendData(USART_TypeDef* USARTx, uint16_t* pTxBuffer, enum Polling_mechanism PollingEn)
{
 8000880:	b480      	push	{r7}
 8000882:	b085      	sub	sp, #20
 8000884:	af00      	add	r7, sp, #0
 8000886:	60f8      	str	r0, [r7, #12]
 8000888:	60b9      	str	r1, [r7, #8]
 800088a:	4613      	mov	r3, r2
 800088c:	71fb      	strb	r3, [r7, #7]

	// wait until TXE flag is set in the SR
	if (PollingEn == enable)
 800088e:	79fb      	ldrb	r3, [r7, #7]
 8000890:	2b00      	cmp	r3, #0
 8000892:	d106      	bne.n	80008a2 <MCAL_UART_SendData+0x22>
		while(! (USARTx->SR & 1<<7 ) );
 8000894:	bf00      	nop
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d0f9      	beq.n	8000896 <MCAL_UART_SendData+0x16>
		USARTx->DR = (*pTxBuffer & (uint16_t) 0x01FF);
	}
	else
	{
		// this is 8bit data transfer
		USARTx->DR = (*pTxBuffer & (uint16_t) 0xFF);
 80008a2:	68bb      	ldr	r3, [r7, #8]
 80008a4:	881b      	ldrh	r3, [r3, #0]
 80008a6:	b2da      	uxtb	r2, r3
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	605a      	str	r2, [r3, #4]
	}
}
 80008ac:	bf00      	nop
 80008ae:	3714      	adds	r7, #20
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bc80      	pop	{r7}
 80008b4:	4770      	bx	lr
	...

080008b8 <MCAL_UART_ReceiveData>:

void MCAL_UART_ReceiveData(USART_TypeDef* USARTx, uint16_t* pRxBuffer, enum Polling_mechanism PollingEn)
{
 80008b8:	b480      	push	{r7}
 80008ba:	b085      	sub	sp, #20
 80008bc:	af00      	add	r7, sp, #0
 80008be:	60f8      	str	r0, [r7, #12]
 80008c0:	60b9      	str	r1, [r7, #8]
 80008c2:	4613      	mov	r3, r2
 80008c4:	71fb      	strb	r3, [r7, #7]
	// wait until RXNE flag is set in the SR
	if (PollingEn == enable)
 80008c6:	79fb      	ldrb	r3, [r7, #7]
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d106      	bne.n	80008da <MCAL_UART_ReceiveData+0x22>
	{
		while (!(USARTx->SR & 1<<5 ));
 80008cc:	bf00      	nop
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	f003 0320 	and.w	r3, r3, #32
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d0f9      	beq.n	80008ce <MCAL_UART_ReceiveData+0x16>
		}
	}
	else
	{
		// this is 8bit data
		if(Global_UART_Config->Parity == UART_Parity_NONE)
 80008da:	4b0d      	ldr	r3, [pc, #52]	; (8000910 <MCAL_UART_ReceiveData+0x58>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	7a5b      	ldrb	r3, [r3, #9]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d107      	bne.n	80008f4 <MCAL_UART_ReceiveData+0x3c>
		{
			// no parity so all 8bits are considered data
			*((uint16_t*) pRxBuffer) = (USARTx->DR & (uint8_t)0xFF );
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	685b      	ldr	r3, [r3, #4]
 80008e8:	b29b      	uxth	r3, r3
 80008ea:	b2db      	uxtb	r3, r3
 80008ec:	b29a      	uxth	r2, r3
 80008ee:	68bb      	ldr	r3, [r7, #8]
 80008f0:	801a      	strh	r2, [r3, #0]
			// parity is used so 7 bits will be data and 1 bit is parity
			*((uint16_t*) pRxBuffer) = (USARTx->DR & (uint8_t)0x7F );
		}
	}

}
 80008f2:	e007      	b.n	8000904 <MCAL_UART_ReceiveData+0x4c>
			*((uint16_t*) pRxBuffer) = (USARTx->DR & (uint8_t)0x7F );
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	685b      	ldr	r3, [r3, #4]
 80008f8:	b29b      	uxth	r3, r3
 80008fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80008fe:	b29a      	uxth	r2, r3
 8000900:	68bb      	ldr	r3, [r7, #8]
 8000902:	801a      	strh	r2, [r3, #0]
}
 8000904:	bf00      	nop
 8000906:	3714      	adds	r7, #20
 8000908:	46bd      	mov	sp, r7
 800090a:	bc80      	pop	{r7}
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop
 8000910:	20000060 	.word	0x20000060

08000914 <MCAL_UART_GPIO_Set_Pins>:
	// wait till TC flag is set in the SR
	while (!(USARTx->SR & 1<<6 ));
}

void MCAL_UART_GPIO_Set_Pins (USART_TypeDef* USARTx)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b084      	sub	sp, #16
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
	GPIO_PinConfig_t PinCfg ;

	if (USARTx == USART1)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	4a2a      	ldr	r2, [pc, #168]	; (80009c8 <MCAL_UART_GPIO_Set_Pins+0xb4>)
 8000920:	4293      	cmp	r3, r2
 8000922:	d117      	bne.n	8000954 <MCAL_UART_GPIO_Set_Pins+0x40>
		// PA10 RX
		// PA11 CTS
		// PA12 RTS

		// PA9 TX
		PinCfg.GPIO_PinNumber = GPIO_PIN_9;
 8000924:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000928:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP;
 800092a:	2306      	movs	r3, #6
 800092c:	73bb      	strb	r3, [r7, #14]
		PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M;
 800092e:	2301      	movs	r3, #1
 8000930:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIOA, &PinCfg);
 8000932:	f107 030c 	add.w	r3, r7, #12
 8000936:	4619      	mov	r1, r3
 8000938:	4824      	ldr	r0, [pc, #144]	; (80009cc <MCAL_UART_GPIO_Set_Pins+0xb8>)
 800093a:	f7ff fcf5 	bl	8000328 <MCAL_GPIO_Init>

		// PA10 RX
		PinCfg.GPIO_PinNumber = GPIO_PIN_10;
 800093e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000942:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_AF_INPUT;
 8000944:	2308      	movs	r3, #8
 8000946:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_Init(GPIOA, &PinCfg);
 8000948:	f107 030c 	add.w	r3, r7, #12
 800094c:	4619      	mov	r1, r3
 800094e:	481f      	ldr	r0, [pc, #124]	; (80009cc <MCAL_UART_GPIO_Set_Pins+0xb8>)
 8000950:	f7ff fcea 	bl	8000328 <MCAL_GPIO_Init>

	}



	if (USARTx == USART2)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	4a1e      	ldr	r2, [pc, #120]	; (80009d0 <MCAL_UART_GPIO_Set_Pins+0xbc>)
 8000958:	4293      	cmp	r3, r2
 800095a:	d115      	bne.n	8000988 <MCAL_UART_GPIO_Set_Pins+0x74>
		// PA3 RX
		// PA0 CTS
		// PA1 RTS

		// PA2 TX
		PinCfg.GPIO_PinNumber = GPIO_PIN_2;
 800095c:	2304      	movs	r3, #4
 800095e:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP;
 8000960:	2306      	movs	r3, #6
 8000962:	73bb      	strb	r3, [r7, #14]
		PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M;
 8000964:	2301      	movs	r3, #1
 8000966:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIOA, &PinCfg);
 8000968:	f107 030c 	add.w	r3, r7, #12
 800096c:	4619      	mov	r1, r3
 800096e:	4817      	ldr	r0, [pc, #92]	; (80009cc <MCAL_UART_GPIO_Set_Pins+0xb8>)
 8000970:	f7ff fcda 	bl	8000328 <MCAL_GPIO_Init>

		// PA3 RX
		PinCfg.GPIO_PinNumber = GPIO_PIN_3;
 8000974:	2308      	movs	r3, #8
 8000976:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_AF_INPUT;
 8000978:	2308      	movs	r3, #8
 800097a:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_Init(GPIOA, &PinCfg);
 800097c:	f107 030c 	add.w	r3, r7, #12
 8000980:	4619      	mov	r1, r3
 8000982:	4812      	ldr	r0, [pc, #72]	; (80009cc <MCAL_UART_GPIO_Set_Pins+0xb8>)
 8000984:	f7ff fcd0 	bl	8000328 <MCAL_GPIO_Init>
	}




	if (USARTx == USART3)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	4a12      	ldr	r2, [pc, #72]	; (80009d4 <MCAL_UART_GPIO_Set_Pins+0xc0>)
 800098c:	4293      	cmp	r3, r2
 800098e:	d117      	bne.n	80009c0 <MCAL_UART_GPIO_Set_Pins+0xac>
		// PB11 RX
		// PB13 CTS
		// PB14 RTS

		// PB10 TX
		PinCfg.GPIO_PinNumber = GPIO_PIN_10;
 8000990:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000994:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP;
 8000996:	2306      	movs	r3, #6
 8000998:	73bb      	strb	r3, [r7, #14]
		PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M;
 800099a:	2301      	movs	r3, #1
 800099c:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIOB, &PinCfg);
 800099e:	f107 030c 	add.w	r3, r7, #12
 80009a2:	4619      	mov	r1, r3
 80009a4:	480c      	ldr	r0, [pc, #48]	; (80009d8 <MCAL_UART_GPIO_Set_Pins+0xc4>)
 80009a6:	f7ff fcbf 	bl	8000328 <MCAL_GPIO_Init>

		// PB11 RX
		PinCfg.GPIO_PinNumber = GPIO_PIN_11;
 80009aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80009ae:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_AF_INPUT;
 80009b0:	2308      	movs	r3, #8
 80009b2:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_Init(GPIOB, &PinCfg);
 80009b4:	f107 030c 	add.w	r3, r7, #12
 80009b8:	4619      	mov	r1, r3
 80009ba:	4807      	ldr	r0, [pc, #28]	; (80009d8 <MCAL_UART_GPIO_Set_Pins+0xc4>)
 80009bc:	f7ff fcb4 	bl	8000328 <MCAL_GPIO_Init>

		}


	}
}
 80009c0:	bf00      	nop
 80009c2:	3710      	adds	r7, #16
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	40013800 	.word	0x40013800
 80009cc:	40010800 	.word	0x40010800
 80009d0:	40004400 	.word	0x40004400
 80009d4:	40004800 	.word	0x40004800
 80009d8:	40010c00 	.word	0x40010c00

080009dc <USART1_IRQHandler>:



// ISR
void USART1_IRQHandler (void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
	Global_UART_Config->P_IRQ_CallBack();
 80009e0:	4b02      	ldr	r3, [pc, #8]	; (80009ec <USART1_IRQHandler+0x10>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	691b      	ldr	r3, [r3, #16]
 80009e6:	4798      	blx	r3
}
 80009e8:	bf00      	nop
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	20000060 	.word	0x20000060

080009f0 <USART2_IRQHandler>:

void USART2_IRQHandler (void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
	Global_UART_Config->P_IRQ_CallBack();
 80009f4:	4b02      	ldr	r3, [pc, #8]	; (8000a00 <USART2_IRQHandler+0x10>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	691b      	ldr	r3, [r3, #16]
 80009fa:	4798      	blx	r3

}
 80009fc:	bf00      	nop
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	20000060 	.word	0x20000060

08000a04 <USART3_IRQHandler>:

void USART3_IRQHandler (void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
	Global_UART_Config->P_IRQ_CallBack();
 8000a08:	4b02      	ldr	r3, [pc, #8]	; (8000a14 <USART3_IRQHandler+0x10>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	691b      	ldr	r3, [r3, #16]
 8000a0e:	4798      	blx	r3

}
 8000a10:	bf00      	nop
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	20000060 	.word	0x20000060

08000a18 <__libc_init_array>:
 8000a18:	b570      	push	{r4, r5, r6, lr}
 8000a1a:	2500      	movs	r5, #0
 8000a1c:	4e0c      	ldr	r6, [pc, #48]	; (8000a50 <__libc_init_array+0x38>)
 8000a1e:	4c0d      	ldr	r4, [pc, #52]	; (8000a54 <__libc_init_array+0x3c>)
 8000a20:	1ba4      	subs	r4, r4, r6
 8000a22:	10a4      	asrs	r4, r4, #2
 8000a24:	42a5      	cmp	r5, r4
 8000a26:	d109      	bne.n	8000a3c <__libc_init_array+0x24>
 8000a28:	f000 f81a 	bl	8000a60 <_init>
 8000a2c:	2500      	movs	r5, #0
 8000a2e:	4e0a      	ldr	r6, [pc, #40]	; (8000a58 <__libc_init_array+0x40>)
 8000a30:	4c0a      	ldr	r4, [pc, #40]	; (8000a5c <__libc_init_array+0x44>)
 8000a32:	1ba4      	subs	r4, r4, r6
 8000a34:	10a4      	asrs	r4, r4, #2
 8000a36:	42a5      	cmp	r5, r4
 8000a38:	d105      	bne.n	8000a46 <__libc_init_array+0x2e>
 8000a3a:	bd70      	pop	{r4, r5, r6, pc}
 8000a3c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000a40:	4798      	blx	r3
 8000a42:	3501      	adds	r5, #1
 8000a44:	e7ee      	b.n	8000a24 <__libc_init_array+0xc>
 8000a46:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000a4a:	4798      	blx	r3
 8000a4c:	3501      	adds	r5, #1
 8000a4e:	e7f2      	b.n	8000a36 <__libc_init_array+0x1e>
 8000a50:	08000a90 	.word	0x08000a90
 8000a54:	08000a90 	.word	0x08000a90
 8000a58:	08000a90 	.word	0x08000a90
 8000a5c:	08000a94 	.word	0x08000a94

08000a60 <_init>:
 8000a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a62:	bf00      	nop
 8000a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a66:	bc08      	pop	{r3}
 8000a68:	469e      	mov	lr, r3
 8000a6a:	4770      	bx	lr

08000a6c <_fini>:
 8000a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a6e:	bf00      	nop
 8000a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a72:	bc08      	pop	{r3}
 8000a74:	469e      	mov	lr, r3
 8000a76:	4770      	bx	lr
