Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Nov 18 18:26:01 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3513)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2989)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3513)
---------------------------
 There are 97 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[0]_P/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]_C/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]_C/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg_P/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mgmt_ena_reg_P/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_reg/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2989)
---------------------------------------------------
 There are 2989 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     38.826        0.000                      0                12827        0.016        0.000                      0                12827       48.750        0.000                       0                  5331  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         38.826        0.000                      0                12585        0.016        0.000                      0                12585       48.750        0.000                       0                  5331  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              91.383        0.000                      0                  242        0.639        0.000                      0                  242  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       38.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.826ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 fall@50.000ns)
  Data Path Delay:        12.268ns  (logic 1.500ns (12.227%)  route 10.768ns (87.773%))
  Logic Levels:           8  (BUFG=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 102.656 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    51.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    51.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        2.158    53.452    design_1_i/caravel_0/inst/gpio_control_in_1[6]/clock
    SLICE_X54Y97         LUT6 (Prop_lut6_I3_O)        0.124    53.576 f  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0/O
                         net (fo=2, routed)           1.696    55.271    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[14]
    SLICE_X43Y97         LUT3 (Prop_lut3_I0_O)        0.124    55.395 f  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[14]_INST_0/O
                         net (fo=1, routed)           1.944    57.339    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[14]
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124    57.463 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_21/O
                         net (fo=1, routed)           0.000    57.463    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_21_n_0
    SLICE_X41Y102        MUXF7 (Prop_muxf7_I1_O)      0.217    57.680 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_15/O
                         net (fo=1, routed)           1.092    58.772    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_15_n_0
    SLICE_X50Y103        LUT6 (Prop_lut6_I0_O)        0.299    59.071 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_10/O
                         net (fo=1, routed)           0.000    59.071    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_10_n_0
    SLICE_X50Y103        MUXF7 (Prop_muxf7_I1_O)      0.214    59.285 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5/O
                         net (fo=4, routed)           1.444    60.729    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5_n_0
    SLICE_X47Y87         LUT4 (Prop_lut4_I2_O)        0.297    61.026 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_1/O
                         net (fo=2, routed)           1.242    62.268    design_1_i/caravel_0/inst/housekeeping/hkspi_n_160
    SLICE_X40Y60         FDSE                                         f  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.477   102.656    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X40Y60         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[22]/C
                         clock pessimism              0.000   102.656    
                         clock uncertainty           -1.500   101.155    
    SLICE_X40Y60         FDSE (Setup_fdse_C_D)       -0.061   101.094    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[22]
  -------------------------------------------------------------------
                         required time                        101.094    
                         arrival time                         -62.268    
  -------------------------------------------------------------------
                         slack                                 38.826    

Slack (MET) :             38.831ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 fall@50.000ns)
  Data Path Delay:        12.263ns  (logic 1.500ns (12.232%)  route 10.763ns (87.768%))
  Logic Levels:           8  (BUFG=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 102.656 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    51.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    51.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        2.158    53.452    design_1_i/caravel_0/inst/gpio_control_in_1[6]/clock
    SLICE_X54Y97         LUT6 (Prop_lut6_I3_O)        0.124    53.576 f  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0/O
                         net (fo=2, routed)           1.696    55.271    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[14]
    SLICE_X43Y97         LUT3 (Prop_lut3_I0_O)        0.124    55.395 f  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[14]_INST_0/O
                         net (fo=1, routed)           1.944    57.339    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[14]
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124    57.463 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_21/O
                         net (fo=1, routed)           0.000    57.463    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_21_n_0
    SLICE_X41Y102        MUXF7 (Prop_muxf7_I1_O)      0.217    57.680 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_15/O
                         net (fo=1, routed)           1.092    58.772    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_15_n_0
    SLICE_X50Y103        LUT6 (Prop_lut6_I0_O)        0.299    59.071 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_10/O
                         net (fo=1, routed)           0.000    59.071    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_10_n_0
    SLICE_X50Y103        MUXF7 (Prop_muxf7_I1_O)      0.214    59.285 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5/O
                         net (fo=4, routed)           1.444    60.729    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5_n_0
    SLICE_X47Y87         LUT4 (Prop_lut4_I2_O)        0.297    61.026 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_1/O
                         net (fo=2, routed)           1.237    62.263    design_1_i/caravel_0/inst/housekeeping/hkspi_n_160
    SLICE_X43Y60         FDSE                                         f  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.477   102.656    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X43Y60         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[30]/C
                         clock pessimism              0.000   102.656    
                         clock uncertainty           -1.500   101.155    
    SLICE_X43Y60         FDSE (Setup_fdse_C_D)       -0.061   101.094    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[30]
  -------------------------------------------------------------------
                         required time                        101.094    
                         arrival time                         -62.263    
  -------------------------------------------------------------------
                         slack                                 38.831    

Slack (MET) :             39.084ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 fall@50.000ns)
  Data Path Delay:        11.796ns  (logic 1.528ns (12.954%)  route 10.268ns (87.046%))
  Logic Levels:           8  (BUFG=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        2.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 102.649 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    51.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    51.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        2.158    53.452    design_1_i/caravel_0/inst/gpio_control_in_1[6]/clock
    SLICE_X54Y97         LUT6 (Prop_lut6_I3_O)        0.124    53.576 f  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0/O
                         net (fo=2, routed)           1.696    55.271    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[14]
    SLICE_X43Y97         LUT3 (Prop_lut3_I0_O)        0.124    55.395 f  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[14]_INST_0/O
                         net (fo=1, routed)           1.944    57.339    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[14]
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124    57.463 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_21/O
                         net (fo=1, routed)           0.000    57.463    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_21_n_0
    SLICE_X41Y102        MUXF7 (Prop_muxf7_I1_O)      0.217    57.680 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_15/O
                         net (fo=1, routed)           1.092    58.772    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_15_n_0
    SLICE_X50Y103        LUT6 (Prop_lut6_I0_O)        0.299    59.071 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_10/O
                         net (fo=1, routed)           0.000    59.071    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_10_n_0
    SLICE_X50Y103        MUXF7 (Prop_muxf7_I1_O)      0.214    59.285 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5/O
                         net (fo=4, routed)           1.444    60.729    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I3_O)        0.325    61.054 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[6]_i_2/O
                         net (fo=1, routed)           0.741    61.796    design_1_i/caravel_0/inst/housekeeping/hkspi_n_162
    SLICE_X45Y82         FDSE                                         f  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.470   102.649    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y82         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[6]/C
                         clock pessimism              0.000   102.649    
                         clock uncertainty           -1.500   101.148    
    SLICE_X45Y82         FDSE (Setup_fdse_C_D)       -0.269   100.879    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[6]
  -------------------------------------------------------------------
                         required time                        100.879    
                         arrival time                         -61.796    
  -------------------------------------------------------------------
                         slack                                 39.084    

Slack (MET) :             40.158ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 fall@50.000ns)
  Data Path Delay:        11.025ns  (logic 1.500ns (13.605%)  route 9.525ns (86.395%))
  Logic Levels:           8  (BUFG=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 102.653 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    51.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    51.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        2.158    53.452    design_1_i/caravel_0/inst/gpio_control_in_1[6]/clock
    SLICE_X54Y97         LUT6 (Prop_lut6_I3_O)        0.124    53.576 f  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0/O
                         net (fo=2, routed)           1.696    55.271    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[14]
    SLICE_X43Y97         LUT3 (Prop_lut3_I0_O)        0.124    55.395 f  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[14]_INST_0/O
                         net (fo=1, routed)           1.944    57.339    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[14]
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124    57.463 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_21/O
                         net (fo=1, routed)           0.000    57.463    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_21_n_0
    SLICE_X41Y102        MUXF7 (Prop_muxf7_I1_O)      0.217    57.680 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_15/O
                         net (fo=1, routed)           1.092    58.772    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_15_n_0
    SLICE_X50Y103        LUT6 (Prop_lut6_I0_O)        0.299    59.071 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_10/O
                         net (fo=1, routed)           0.000    59.071    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_10_n_0
    SLICE_X50Y103        MUXF7 (Prop_muxf7_I1_O)      0.214    59.285 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5/O
                         net (fo=4, routed)           1.443    60.728    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I1_O)        0.297    61.025 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[14]_i_1/O
                         net (fo=1, routed)           0.000    61.025    design_1_i/caravel_0/inst/housekeeping/hkspi_n_161
    SLICE_X47Y87         FDSE                                         f  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.474   102.653    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X47Y87         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[14]/C
                         clock pessimism              0.000   102.653    
                         clock uncertainty           -1.500   101.152    
    SLICE_X47Y87         FDSE (Setup_fdse_C_D)        0.031   101.183    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[14]
  -------------------------------------------------------------------
                         required time                        101.183    
                         arrival time                         -61.025    
  -------------------------------------------------------------------
                         slack                                 40.158    

Slack (MET) :             40.270ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 fall@50.000ns)
  Data Path Delay:        10.827ns  (logic 1.113ns (10.280%)  route 9.714ns (89.720%))
  Logic Levels:           7  (BUFG=1 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 102.656 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    51.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    51.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        2.158    53.452    design_1_i/caravel_0/inst/gpio_control_in_1[7]/clock
    SLICE_X54Y98         LUT6 (Prop_lut6_I3_O)        0.124    53.576 f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/O
                         net (fo=2, routed)           1.249    54.825    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[15]
    SLICE_X45Y96         LUT3 (Prop_lut3_I0_O)        0.124    54.949 f  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[15]_INST_0/O
                         net (fo=1, routed)           0.412    55.360    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[15]
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.124    55.484 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22/O
                         net (fo=1, routed)           1.162    56.647    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I0_O)        0.124    56.771 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14/O
                         net (fo=1, routed)           0.000    56.771    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14_n_0
    SLICE_X41Y113        MUXF7 (Prop_muxf7_I1_O)      0.217    56.988 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7/O
                         net (fo=1, routed)           0.433    57.421    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I4_O)        0.299    57.720 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_3/O
                         net (fo=5, routed)           3.107    60.827    design_1_i/caravel_0/inst/housekeeping/hkspi_n_66
    SLICE_X40Y60         FDSE                                         f  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.477   102.656    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X40Y60         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[23]/C
                         clock pessimism              0.000   102.656    
                         clock uncertainty           -1.500   101.155    
    SLICE_X40Y60         FDSE (Setup_fdse_C_D)       -0.058   101.097    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[23]
  -------------------------------------------------------------------
                         required time                        101.097    
                         arrival time                         -60.827    
  -------------------------------------------------------------------
                         slack                                 40.270    

Slack (MET) :             40.438ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 fall@50.000ns)
  Data Path Delay:        10.791ns  (logic 1.263ns (11.704%)  route 9.528ns (88.296%))
  Logic Levels:           8  (BUFG=1 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 102.655 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    51.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    51.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        2.158    53.452    design_1_i/caravel_0/inst/gpio_control_in_1[7]/clock
    SLICE_X54Y98         LUT6 (Prop_lut6_I3_O)        0.124    53.576 f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/O
                         net (fo=2, routed)           1.249    54.825    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[15]
    SLICE_X45Y96         LUT3 (Prop_lut3_I0_O)        0.124    54.949 f  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[15]_INST_0/O
                         net (fo=1, routed)           0.412    55.360    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[15]
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.124    55.484 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22/O
                         net (fo=1, routed)           1.162    56.647    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I0_O)        0.124    56.771 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14/O
                         net (fo=1, routed)           0.000    56.771    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14_n_0
    SLICE_X41Y113        MUXF7 (Prop_muxf7_I1_O)      0.217    56.988 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7/O
                         net (fo=1, routed)           0.433    57.421    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I4_O)        0.299    57.720 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_3/O
                         net (fo=5, routed)           2.921    60.641    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_28
    SLICE_X44Y60         LUT4 (Prop_lut4_I3_O)        0.150    60.791 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[7]_i_2/O
                         net (fo=1, routed)           0.000    60.791    design_1_i/caravel_0/inst/housekeeping/hkspi_n_80
    SLICE_X44Y60         FDSE                                         f  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.476   102.655    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X44Y60         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[7]/C
                         clock pessimism              0.000   102.655    
                         clock uncertainty           -1.500   101.154    
    SLICE_X44Y60         FDSE (Setup_fdse_C_D)        0.075   101.229    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[7]
  -------------------------------------------------------------------
                         required time                        101.229    
                         arrival time                         -60.791    
  -------------------------------------------------------------------
                         slack                                 40.438    

Slack (MET) :             40.560ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 fall@50.000ns)
  Data Path Delay:        10.537ns  (logic 1.113ns (10.562%)  route 9.424ns (89.438%))
  Logic Levels:           7  (BUFG=1 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 102.656 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    51.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    51.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        2.158    53.452    design_1_i/caravel_0/inst/gpio_control_in_1[7]/clock
    SLICE_X54Y98         LUT6 (Prop_lut6_I3_O)        0.124    53.576 f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/O
                         net (fo=2, routed)           1.249    54.825    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[15]
    SLICE_X45Y96         LUT3 (Prop_lut3_I0_O)        0.124    54.949 f  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[15]_INST_0/O
                         net (fo=1, routed)           0.412    55.360    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[15]
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.124    55.484 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22/O
                         net (fo=1, routed)           1.162    56.647    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I0_O)        0.124    56.771 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14/O
                         net (fo=1, routed)           0.000    56.771    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14_n_0
    SLICE_X41Y113        MUXF7 (Prop_muxf7_I1_O)      0.217    56.988 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7/O
                         net (fo=1, routed)           0.433    57.421    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I4_O)        0.299    57.720 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_3/O
                         net (fo=5, routed)           2.817    60.537    design_1_i/caravel_0/inst/housekeeping/hkspi_n_66
    SLICE_X43Y60         FDSE                                         f  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.477   102.656    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X43Y60         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[31]/C
                         clock pessimism              0.000   102.656    
                         clock uncertainty           -1.500   101.155    
    SLICE_X43Y60         FDSE (Setup_fdse_C_D)       -0.058   101.097    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[31]
  -------------------------------------------------------------------
                         required time                        101.097    
                         arrival time                         -60.537    
  -------------------------------------------------------------------
                         slack                                 40.560    

Slack (MET) :             40.601ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 fall@50.000ns)
  Data Path Delay:        10.509ns  (logic 1.113ns (10.591%)  route 9.396ns (89.409%))
  Logic Levels:           7  (BUFG=1 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 102.656 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    51.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    51.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        2.158    53.452    design_1_i/caravel_0/inst/gpio_control_in_1[7]/clock
    SLICE_X54Y98         LUT6 (Prop_lut6_I3_O)        0.124    53.576 f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/O
                         net (fo=2, routed)           1.249    54.825    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[15]
    SLICE_X45Y96         LUT3 (Prop_lut3_I0_O)        0.124    54.949 f  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[15]_INST_0/O
                         net (fo=1, routed)           0.412    55.360    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[15]
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.124    55.484 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22/O
                         net (fo=1, routed)           1.162    56.647    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I0_O)        0.124    56.771 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14/O
                         net (fo=1, routed)           0.000    56.771    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14_n_0
    SLICE_X41Y113        MUXF7 (Prop_muxf7_I1_O)      0.217    56.988 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7/O
                         net (fo=1, routed)           0.433    57.421    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I4_O)        0.299    57.720 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_3/O
                         net (fo=5, routed)           2.789    60.509    design_1_i/caravel_0/inst/housekeeping/hkspi_n_66
    SLICE_X42Y59         FDSE                                         f  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.477   102.656    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X42Y59         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[15]/C
                         clock pessimism              0.000   102.656    
                         clock uncertainty           -1.500   101.155    
    SLICE_X42Y59         FDSE (Setup_fdse_C_D)       -0.045   101.110    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[15]
  -------------------------------------------------------------------
                         required time                        101.110    
                         arrival time                         -60.509    
  -------------------------------------------------------------------
                         slack                                 40.601    

Slack (MET) :             42.697ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 fall@50.000ns)
  Data Path Delay:        8.367ns  (logic 0.225ns (2.689%)  route 8.142ns (97.311%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 102.657 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    51.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    51.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        2.158    53.452    design_1_i/caravel_0/inst/gpio_control_in_1[7]/clock
    SLICE_X54Y98         LUT6 (Prop_lut6_I3_O)        0.124    53.576 f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/O
                         net (fo=2, routed)           4.791    58.367    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[15]
    SLICE_X45Y96         FDRE                                         f  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.478   102.657    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/C
                         clock pessimism              0.000   102.657    
                         clock uncertainty           -1.500   101.156    
    SLICE_X45Y96         FDRE (Setup_fdre_C_D)       -0.092   101.064    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]
  -------------------------------------------------------------------
                         required time                        101.064    
                         arrival time                         -58.367    
  -------------------------------------------------------------------
                         slack                                 42.697    

Slack (MET) :             43.673ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 fall@50.000ns)
  Data Path Delay:        7.423ns  (logic 0.225ns (3.031%)  route 7.198ns (96.969%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 102.658 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    51.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    51.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        2.158    53.452    design_1_i/caravel_0/inst/gpio_control_in_1[6]/clock
    SLICE_X54Y97         LUT6 (Prop_lut6_I3_O)        0.124    53.576 f  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0/O
                         net (fo=2, routed)           3.847    57.423    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[14]
    SLICE_X43Y94         FDRE                                         f  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.479   102.658    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X43Y94         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/C
                         clock pessimism              0.000   102.658    
                         clock uncertainty           -1.500   101.157    
    SLICE_X43Y94         FDRE (Setup_fdre_C_D)       -0.062   101.095    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]
  -------------------------------------------------------------------
                         required time                        101.095    
                         arrival time                         -57.423    
  -------------------------------------------------------------------
                         slack                                 43.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/BUS0_addr_read_reg_150_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.598%)  route 0.224ns (61.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.596     0.932    design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/ap_clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/BUS0_addr_read_reg_150_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/BUS0_addr_read_reg_150_reg[23]/Q
                         net (fo=1, routed)           0.224     1.297    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.902     1.268    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.985    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     1.281    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/BUS0_addr_read_reg_150_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.388%)  route 0.226ns (61.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.596     0.932    design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/ap_clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/BUS0_addr_read_reg_150_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/BUS0_addr_read_reg_150_reg[19]/Q
                         net (fo=1, routed)           0.226     1.299    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.902     1.268    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.985    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     1.281    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.181%)  route 0.192ns (50.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.562     0.898    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X48Y47         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[8]/Q
                         net (fo=1, routed)           0.192     1.231    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]_0[8]
    SLICE_X53Y45         LUT5 (Prop_lut5_I4_O)        0.045     1.276 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[8]_i_1/O
                         net (fo=1, routed)           0.000     1.276    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/p_1_in[8]
    SLICE_X53Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.825     1.191    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/clock
    SLICE_X53Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[8]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X53Y45         FDRE (Hold_fdre_C_D)         0.092     1.248    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.131%)  route 0.192ns (53.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.553     0.889    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X50Y51         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[16]/Q
                         net (fo=1, routed)           0.192     1.244    design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_o_rsp_data[16]
    SLICE_X42Y51         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.825     1.191    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X42Y51         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[16]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.059     1.215    design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.734%)  route 0.180ns (46.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.559     0.895    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X50Y47         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[0]/Q
                         net (fo=1, routed)           0.180     1.238    design_1_i/caravel_0/inst/soc/core/VexRiscv/DebugPlugin_busReadDataReg[0]
    SLICE_X49Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.283 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/mgmtsoc_vexriscv_debug_bus_dat_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.283    design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_o_rsp_data[0]
    SLICE_X49Y48         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.830     1.196    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y48         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[0]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.091     1.252    design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/interface3_bank_bus_dat_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.190ns (47.791%)  route 0.208ns (52.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.552     0.888    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X47Y63         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[25]/Q
                         net (fo=1, routed)           0.208     1.236    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r_reg[31]_0[25]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.049     1.285 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[25]_i_1/O
                         net (fo=1, routed)           0.000     1.285    design_1_i/caravel_0/inst/soc/core/VexRiscv_n_19
    SLICE_X53Y63         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/interface3_bank_bus_dat_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.815     1.181    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X53Y63         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/interface3_bank_bus_dat_r_reg[25]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X53Y63         FDRE (Hold_fdre_C_D)         0.107     1.253    design_1_i/caravel_0/inst/soc/core/interface3_bank_bus_dat_r_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.596     0.932    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X9Y45          FDRE                                         r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/data_p1_reg[11]/Q
                         net (fo=1, routed)           0.106     1.179    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[11]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.907     1.273    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                         clock pessimism             -0.283     0.990    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.145    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.083%)  route 0.192ns (53.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.586     0.922    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X62Y49         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.164     1.086 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[13]/Q
                         net (fo=3, routed)           0.192     1.277    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[13]
    SLICE_X61Y50         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.849     1.215    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X61Y50         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[13]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.055     1.240    design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.687%)  route 0.204ns (52.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.562     0.898    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X48Y48         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[14]/Q
                         net (fo=1, routed)           0.204     1.243    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]_0[14]
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.288 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[14]_i_1/O
                         net (fo=1, routed)           0.000     1.288    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/p_1_in[14]
    SLICE_X52Y46         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.825     1.191    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/clock
    SLICE_X52Y46         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[14]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X52Y46         FDRE (Hold_fdre_C_D)         0.091     1.247    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.100     1.132    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X38Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X38Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.090    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB18_X2Y22  design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB18_X2Y22  design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB18_X2Y23  design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB18_X2Y23  design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB18_X3Y20  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB18_X3Y20  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB18_X3Y21  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB18_X3Y21  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB18_X3Y18  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB18_X3Y18  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X30Y42  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X30Y42  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X30Y42  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X30Y42  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y70  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y70  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y70  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y70  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y70  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y70  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X30Y42  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X30Y42  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X30Y42  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X30Y42  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y70  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y70  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y70  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y70  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y70  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y70  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       91.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.383ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/ctrl/o_tx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 0.608ns (9.877%)  route 5.548ns (90.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 102.657 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X37Y101        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           1.949     5.544    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X45Y82         LUT4 (Prop_lut4_I3_O)        0.152     5.696 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=164, routed)         3.598     9.295    design_1_i/caravel_0/inst/mprj/uart/ctrl/wb_rst_i
    SLICE_X39Y58         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/ctrl/o_tx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.478   102.657    design_1_i/caravel_0/inst/mprj/uart/ctrl/clock
    SLICE_X39Y58         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/ctrl/o_tx_reg[0]/C
                         clock pessimism              0.129   102.786    
                         clock uncertainty           -1.500   101.285    
    SLICE_X39Y58         FDCE (Recov_fdce_C_CLR)     -0.607   100.678    design_1_i/caravel_0/inst/mprj/uart/ctrl/o_tx_reg[0]
  -------------------------------------------------------------------
                         required time                        100.678    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                 91.383    

Slack (MET) :             91.383ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/ctrl/o_tx_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 0.608ns (9.877%)  route 5.548ns (90.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 102.657 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X37Y101        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           1.949     5.544    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X45Y82         LUT4 (Prop_lut4_I3_O)        0.152     5.696 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=164, routed)         3.598     9.295    design_1_i/caravel_0/inst/mprj/uart/ctrl/wb_rst_i
    SLICE_X39Y58         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/ctrl/o_tx_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.478   102.657    design_1_i/caravel_0/inst/mprj/uart/ctrl/clock
    SLICE_X39Y58         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/ctrl/o_tx_reg[7]/C
                         clock pessimism              0.129   102.786    
                         clock uncertainty           -1.500   101.285    
    SLICE_X39Y58         FDCE (Recov_fdce_C_CLR)     -0.607   100.678    design_1_i/caravel_0/inst/mprj/uart/ctrl/o_tx_reg[7]
  -------------------------------------------------------------------
                         required time                        100.678    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                 91.383    

Slack (MET) :             91.383ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/ctrl/o_tx_start_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 0.608ns (9.877%)  route 5.548ns (90.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 102.657 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X37Y101        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           1.949     5.544    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X45Y82         LUT4 (Prop_lut4_I3_O)        0.152     5.696 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=164, routed)         3.598     9.295    design_1_i/caravel_0/inst/mprj/uart/ctrl/wb_rst_i
    SLICE_X39Y58         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/ctrl/o_tx_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.478   102.657    design_1_i/caravel_0/inst/mprj/uart/ctrl/clock
    SLICE_X39Y58         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/ctrl/o_tx_start_reg/C
                         clock pessimism              0.129   102.786    
                         clock uncertainty           -1.500   101.285    
    SLICE_X39Y58         FDCE (Recov_fdce_C_CLR)     -0.607   100.678    design_1_i/caravel_0/inst/mprj/uart/ctrl/o_tx_start_reg
  -------------------------------------------------------------------
                         required time                        100.678    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                 91.383    

Slack (MET) :             91.383ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/transmission/detect_posedge_start_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 0.608ns (9.877%)  route 5.548ns (90.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 102.657 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X37Y101        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           1.949     5.544    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X45Y82         LUT4 (Prop_lut4_I3_O)        0.152     5.696 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=164, routed)         3.598     9.295    design_1_i/caravel_0/inst/mprj/uart/transmission/wb_rst_i
    SLICE_X39Y58         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/transmission/detect_posedge_start_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.478   102.657    design_1_i/caravel_0/inst/mprj/uart/transmission/clock
    SLICE_X39Y58         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/transmission/detect_posedge_start_reg[0]/C
                         clock pessimism              0.129   102.786    
                         clock uncertainty           -1.500   101.285    
    SLICE_X39Y58         FDCE (Recov_fdce_C_CLR)     -0.607   100.678    design_1_i/caravel_0/inst/mprj/uart/transmission/detect_posedge_start_reg[0]
  -------------------------------------------------------------------
                         required time                        100.678    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                 91.383    

Slack (MET) :             91.469ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/ctrl/o_wb_dat_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 0.608ns (9.877%)  route 5.548ns (90.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 102.657 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X37Y101        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           1.949     5.544    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X45Y82         LUT4 (Prop_lut4_I3_O)        0.152     5.696 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=164, routed)         3.598     9.295    design_1_i/caravel_0/inst/mprj/uart/ctrl/wb_rst_i
    SLICE_X38Y58         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/ctrl/o_wb_dat_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.478   102.657    design_1_i/caravel_0/inst/mprj/uart/ctrl/clock
    SLICE_X38Y58         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/ctrl/o_wb_dat_reg[2]/C
                         clock pessimism              0.129   102.786    
                         clock uncertainty           -1.500   101.285    
    SLICE_X38Y58         FDCE (Recov_fdce_C_CLR)     -0.521   100.764    design_1_i/caravel_0/inst/mprj/uart/ctrl/o_wb_dat_reg[2]
  -------------------------------------------------------------------
                         required time                        100.764    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                 91.469    

Slack (MET) :             91.469ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/ctrl/o_wb_dat_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 0.608ns (9.877%)  route 5.548ns (90.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 102.657 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X37Y101        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           1.949     5.544    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X45Y82         LUT4 (Prop_lut4_I3_O)        0.152     5.696 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=164, routed)         3.598     9.295    design_1_i/caravel_0/inst/mprj/uart/ctrl/wb_rst_i
    SLICE_X38Y58         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/ctrl/o_wb_dat_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.478   102.657    design_1_i/caravel_0/inst/mprj/uart/ctrl/clock
    SLICE_X38Y58         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/ctrl/o_wb_dat_reg[3]/C
                         clock pessimism              0.129   102.786    
                         clock uncertainty           -1.500   101.285    
    SLICE_X38Y58         FDCE (Recov_fdce_C_CLR)     -0.521   100.764    design_1_i/caravel_0/inst/mprj/uart/ctrl/o_wb_dat_reg[3]
  -------------------------------------------------------------------
                         required time                        100.764    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                 91.469    

Slack (MET) :             91.649ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/ctrl/o_wb_ack_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 0.608ns (10.176%)  route 5.367ns (89.824%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 102.656 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X37Y101        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           1.949     5.544    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X45Y82         LUT4 (Prop_lut4_I3_O)        0.152     5.696 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=164, routed)         3.418     9.114    design_1_i/caravel_0/inst/mprj/uart/ctrl/wb_rst_i
    SLICE_X46Y58         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/ctrl/o_wb_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.477   102.656    design_1_i/caravel_0/inst/mprj/uart/ctrl/clock
    SLICE_X46Y58         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/ctrl/o_wb_ack_reg/C
                         clock pessimism              0.129   102.785    
                         clock uncertainty           -1.500   101.284    
    SLICE_X46Y58         FDCE (Recov_fdce_C_CLR)     -0.521   100.763    design_1_i/caravel_0/inst/mprj/uart/ctrl/o_wb_ack_reg
  -------------------------------------------------------------------
                         required time                        100.763    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                 91.649    

Slack (MET) :             91.713ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/ctrl/tx_buffer_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 0.608ns (10.438%)  route 5.217ns (89.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 102.656 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X37Y101        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           1.949     5.544    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X45Y82         LUT4 (Prop_lut4_I3_O)        0.152     5.696 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=164, routed)         3.268     8.964    design_1_i/caravel_0/inst/mprj/uart/ctrl/wb_rst_i
    SLICE_X44Y57         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/ctrl/tx_buffer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.477   102.656    design_1_i/caravel_0/inst/mprj/uart/ctrl/clock
    SLICE_X44Y57         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/ctrl/tx_buffer_reg[3]/C
                         clock pessimism              0.129   102.785    
                         clock uncertainty           -1.500   101.284    
    SLICE_X44Y57         FDCE (Recov_fdce_C_CLR)     -0.607   100.677    design_1_i/caravel_0/inst/mprj/uart/ctrl/tx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                        100.677    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                 91.713    

Slack (MET) :             91.713ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/ctrl/tx_buffer_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 0.608ns (10.438%)  route 5.217ns (89.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 102.656 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X37Y101        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           1.949     5.544    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X45Y82         LUT4 (Prop_lut4_I3_O)        0.152     5.696 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=164, routed)         3.268     8.964    design_1_i/caravel_0/inst/mprj/uart/ctrl/wb_rst_i
    SLICE_X44Y57         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/ctrl/tx_buffer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.477   102.656    design_1_i/caravel_0/inst/mprj/uart/ctrl/clock
    SLICE_X44Y57         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/ctrl/tx_buffer_reg[4]/C
                         clock pessimism              0.129   102.785    
                         clock uncertainty           -1.500   101.284    
    SLICE_X44Y57         FDCE (Recov_fdce_C_CLR)     -0.607   100.677    design_1_i/caravel_0/inst/mprj/uart/ctrl/tx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                        100.677    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                 91.713    

Slack (MET) :             91.856ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/ctrl/o_wb_dat_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 0.608ns (10.699%)  route 5.075ns (89.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 102.656 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X37Y101        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           1.949     5.544    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X45Y82         LUT4 (Prop_lut4_I3_O)        0.152     5.696 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=164, routed)         3.125     8.822    design_1_i/caravel_0/inst/mprj/uart/ctrl/wb_rst_i
    SLICE_X39Y59         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/ctrl/o_wb_dat_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.477   102.656    design_1_i/caravel_0/inst/mprj/uart/ctrl/clock
    SLICE_X39Y59         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/ctrl/o_wb_dat_reg[6]/C
                         clock pessimism              0.129   102.785    
                         clock uncertainty           -1.500   101.284    
    SLICE_X39Y59         FDCE (Recov_fdce_C_CLR)     -0.607   100.677    design_1_i/caravel_0/inst/mprj/uart/ctrl/o_wb_dat_reg[6]
  -------------------------------------------------------------------
                         required time                        100.677    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                 91.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.624%)  route 0.378ns (64.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.239    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X32Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.284 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.202     1.486    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X32Y42         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.829     1.195    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y42         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.280     0.915    
    SLICE_X32Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.624%)  route 0.378ns (64.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.239    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X32Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.284 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.202     1.486    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X32Y42         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.829     1.195    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y42         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.280     0.915    
    SLICE_X32Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.624%)  route 0.378ns (64.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.239    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X32Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.284 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.202     1.486    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X32Y42         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.829     1.195    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y42         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.280     0.915    
    SLICE_X32Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.624%)  route 0.378ns (64.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.239    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X32Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.284 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.202     1.486    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X32Y42         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.829     1.195    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y42         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.280     0.915    
    SLICE_X32Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.624%)  route 0.378ns (64.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.239    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X32Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.284 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.202     1.486    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X33Y42         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.829     1.195    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y42         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.280     0.915    
    SLICE_X33Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.823    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.624%)  route 0.378ns (64.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.239    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X32Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.284 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.202     1.486    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X33Y42         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.829     1.195    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y42         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.280     0.915    
    SLICE_X33Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.823    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.086%)  route 0.404ns (65.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.239    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X32Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.284 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.229     1.513    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X32Y43         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y43         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.280     0.916    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.067     0.849    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.086%)  route 0.404ns (65.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.239    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X32Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.284 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.229     1.513    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X32Y43         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y43         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.280     0.916    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.067     0.849    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.086%)  route 0.404ns (65.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.239    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X32Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.284 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.229     1.513    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X32Y43         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y43         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.280     0.916    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.067     0.849    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.086%)  route 0.404ns (65.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.239    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X32Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.284 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.229     1.513    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X32Y43         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y43         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.280     0.916    
    SLICE_X32Y43         FDPE (Remov_fdpe_C_PRE)     -0.071     0.845    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.668    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.176ns  (logic 1.262ns (17.587%)  route 5.914ns (82.413%))
  Logic Levels:           7  (FDPE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]_P/C
    SLICE_X58Y93         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]_P/Q
                         net (fo=1, routed)           0.661     1.179    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]_P_n_0
    SLICE_X58Y93         LUT2 (Prop_lut2_I1_O)        0.124     1.303 r  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mprj_o[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.229     2.532    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mprj_o[0]_INST_0_i_2_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124     2.656 r  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mprj_o[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.407     3.063    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mprj_o[0]_INST_0_i_1_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mprj_o[0]_INST_0/O
                         net (fo=2, routed)           0.769     3.955    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[0]
    SLICE_X46Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.079 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[0]_INST_0/O
                         net (fo=4, routed)           0.997     5.076    design_1_i/caravel_0/inst/soc/core/mprj_i[0]
    SLICE_X45Y77         LUT6 (Prop_lut6_I2_O)        0.124     5.200 r  design_1_i/caravel_0/inst/soc/core/mprj_o[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.751     5.952    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_io_out_hk[0]
    SLICE_X43Y85         LUT5 (Prop_lut5_I2_O)        0.124     6.076 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=3, routed)           1.100     7.176    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X38Y97         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.480     2.659    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y97         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.916ns  (logic 0.124ns (4.253%)  route 2.792ns (95.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.792     2.792    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.916 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.916    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X24Y42         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.571     2.750    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X24Y42         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.227ns (25.476%)  route 0.664ns (74.524%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg_P/C
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg_P/Q
                         net (fo=2, routed)           0.228     0.356    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg_P_n_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I3_O)        0.099     0.455 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=3, routed)           0.436     0.891    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X38Y97         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.825     1.191    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y97         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.045ns (3.891%)  route 1.112ns (96.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.112     1.112    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.157 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.157    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X24Y42         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.858     1.224    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X24Y42         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/debug_mode_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.583ns  (logic 1.076ns (16.345%)  route 5.507ns (83.655%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.641     2.935    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X48Y67         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/debug_mode_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.456     3.391 f  design_1_i/caravel_0/inst/soc/core/debug_mode_storage_reg/Q
                         net (fo=8, routed)           1.483     4.874    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/debug_mode
    SLICE_X51Y93         LUT4 (Prop_lut4_I3_O)        0.124     4.998 r  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mprj_o[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.407     5.405    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mprj_o[0]_INST_0_i_1_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.529 r  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mprj_o[0]_INST_0/O
                         net (fo=2, routed)           0.769     6.297    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[0]
    SLICE_X46Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.421 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[0]_INST_0/O
                         net (fo=4, routed)           0.997     7.418    design_1_i/caravel_0/inst/soc/core/mprj_i[0]
    SLICE_X45Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.542 r  design_1_i/caravel_0/inst/soc/core/mprj_o[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.751     8.294    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_io_out_hk[0]
    SLICE_X43Y85         LUT5 (Prop_lut5_I2_O)        0.124     8.418 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=3, routed)           1.100     9.518    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X38Y97         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.480     2.659    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y97         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.296ns  (logic 0.642ns (27.960%)  route 1.654ns (72.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.747     3.041    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X26Y40         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.518     3.559 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          1.144     4.703    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.827 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=88, routed)          0.510     5.337    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y48         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.572     2.751    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y48         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.296ns  (logic 0.642ns (27.960%)  route 1.654ns (72.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.747     3.041    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X26Y40         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.518     3.559 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          1.144     4.703    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.827 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=88, routed)          0.510     5.337    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y48         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.572     2.751    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y48         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.209ns (24.641%)  route 0.639ns (75.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.590     0.926    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X26Y40         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.442     1.532    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.577 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=88, routed)          0.197     1.774    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y48         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.859     1.225    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y48         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.209ns (24.641%)  route 0.639ns (75.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.590     0.926    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X26Y40         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.442     1.532    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.577 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=88, routed)          0.197     1.774    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y48         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.859     1.225    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y48         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/sys_uart_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.231ns (17.925%)  route 1.058ns (82.075%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.543     0.879    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X45Y74         FDSE                                         r  design_1_i/caravel_0/inst/soc/core/sys_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDSE (Prop_fdse_C_Q)         0.141     1.020 r  design_1_i/caravel_0/inst/soc/core/sys_uart_tx_reg/Q
                         net (fo=2, routed)           0.336     1.356    design_1_i/caravel_0/inst/soc/core/sys_uart_tx
    SLICE_X45Y77         LUT6 (Prop_lut6_I1_O)        0.045     1.401 r  design_1_i/caravel_0/inst/soc/core/mprj_o[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.285     1.686    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_io_out_hk[0]
    SLICE_X43Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.731 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=3, routed)           0.436     2.167    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X38Y97         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.825     1.191    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y97         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2374 Endpoints
Min Delay          2374 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.144ns  (logic 2.607ns (16.149%)  route 13.537ns (83.851%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/Q
                         net (fo=1, routed)           1.125     1.581    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C_n_0
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.705 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     2.149    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.150     2.299 f  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0/O
                         net (fo=2, routed)           1.232     3.531    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[2]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.326     3.857 f  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.168    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.292 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         4.767    10.059    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X38Y119        LUT4 (Prop_lut4_I3_O)        0.124    10.183 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_31/O
                         net (fo=1, routed)           0.588    10.771    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_31_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124    10.895 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_23/O
                         net (fo=1, routed)           0.000    10.895    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_23_n_0
    SLICE_X38Y115        MUXF7 (Prop_muxf7_I1_O)      0.214    11.109 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_14/O
                         net (fo=1, routed)           1.160    12.269    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_14_n_0
    SLICE_X51Y105        LUT6 (Prop_lut6_I0_O)        0.297    12.566 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_9/O
                         net (fo=1, routed)           0.000    12.566    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_9_n_0
    SLICE_X51Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    12.783 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_3/O
                         net (fo=1, routed)           0.597    13.380    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_3_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I3_O)        0.299    13.679 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=5, routed)           1.741    15.420    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_27
    SLICE_X48Y87         LUT5 (Prop_lut5_I4_O)        0.152    15.572 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_1/O
                         net (fo=1, routed)           0.572    16.144    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_1_n_0
    SLICE_X48Y87         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.574ns  (logic 2.240ns (14.383%)  route 13.334ns (85.617%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/Q
                         net (fo=1, routed)           1.125     1.581    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C_n_0
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.705 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     2.149    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.150     2.299 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0/O
                         net (fo=2, routed)           1.232     3.531    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[2]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.326     3.857 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.168    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.292 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         5.538    10.830    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X37Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.954 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_40/O
                         net (fo=1, routed)           0.000    10.954    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_40_n_0
    SLICE_X37Y109        MUXF7 (Prop_muxf7_I0_O)      0.238    11.192 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_25/O
                         net (fo=1, routed)           0.000    11.192    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_25_n_0
    SLICE_X37Y109        MUXF8 (Prop_muxf8_I0_O)      0.104    11.296 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_12/O
                         net (fo=1, routed)           1.289    12.585    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_12_n_0
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.316    12.901 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_4/O
                         net (fo=1, routed)           0.593    13.494    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_4_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I4_O)        0.124    13.618 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_1/O
                         net (fo=5, routed)           1.414    15.032    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_29
    SLICE_X48Y86         LUT5 (Prop_lut5_I4_O)        0.154    15.186 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[1]_i_1/O
                         net (fo=1, routed)           0.388    15.574    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[1]_i_1_n_0
    SLICE_X48Y86         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.313ns  (logic 2.245ns (14.660%)  route 13.068ns (85.340%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/Q
                         net (fo=1, routed)           1.125     1.581    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C_n_0
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.705 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     2.149    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.150     2.299 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0/O
                         net (fo=2, routed)           1.232     3.531    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[2]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.326     3.857 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.168    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.292 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         5.353    10.645    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X40Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.769 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_30/O
                         net (fo=1, routed)           0.000    10.769    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_30_n_0
    SLICE_X40Y109        MUXF7 (Prop_muxf7_I1_O)      0.245    11.014 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_18/O
                         net (fo=1, routed)           0.000    11.014    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_18_n_0
    SLICE_X40Y109        MUXF8 (Prop_muxf8_I0_O)      0.104    11.118 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_7/O
                         net (fo=1, routed)           1.163    12.281    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_7_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.316    12.597 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_3/O
                         net (fo=1, routed)           0.542    13.140    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_3_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I3_O)        0.124    13.264 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_1/O
                         net (fo=5, routed)           1.428    14.692    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg
    SLICE_X51Y87         LUT4 (Prop_lut4_I2_O)        0.152    14.844 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[0]_i_1/O
                         net (fo=1, routed)           0.469    15.313    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[0]_i_1_n_0
    SLICE_X49Y87         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.118ns  (logic 2.174ns (14.380%)  route 12.944ns (85.620%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/Q
                         net (fo=1, routed)           1.125     1.581    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C_n_0
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.705 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     2.149    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.150     2.299 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0/O
                         net (fo=2, routed)           1.232     3.531    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[2]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.326     3.857 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.168    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.292 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         5.181    10.473    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X39Y113        LUT6 (Prop_lut6_I4_O)        0.124    10.597 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_30/O
                         net (fo=1, routed)           0.000    10.597    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_30_n_0
    SLICE_X39Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    10.809 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_19/O
                         net (fo=1, routed)           0.000    10.809    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_19_n_0
    SLICE_X39Y113        MUXF8 (Prop_muxf8_I1_O)      0.094    10.903 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_7/O
                         net (fo=1, routed)           1.367    12.270    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_7_n_0
    SLICE_X46Y105        LUT6 (Prop_lut6_I0_O)        0.316    12.586 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_3/O
                         net (fo=1, routed)           0.755    13.342    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_3_n_0
    SLICE_X45Y105        LUT6 (Prop_lut6_I3_O)        0.124    13.466 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_1/O
                         net (fo=5, routed)           1.197    14.663    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_30
    SLICE_X48Y86         LUT5 (Prop_lut5_I4_O)        0.124    14.787 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[2]_i_1/O
                         net (fo=1, routed)           0.332    15.118    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[2]_i_1_n_0
    SLICE_X49Y87         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.882ns  (logic 2.213ns (14.870%)  route 12.669ns (85.130%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/Q
                         net (fo=1, routed)           1.125     1.581    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C_n_0
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.705 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     2.149    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.150     2.299 f  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0/O
                         net (fo=2, routed)           1.232     3.531    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[2]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.326     3.857 f  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.168    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.292 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         4.495     9.787    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X39Y116        LUT4 (Prop_lut4_I3_O)        0.124     9.911 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_26/O
                         net (fo=1, routed)           0.460    10.371    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_26_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I5_O)        0.124    10.495 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_19/O
                         net (fo=1, routed)           0.777    11.272    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_19_n_0
    SLICE_X41Y113        LUT5 (Prop_lut5_I0_O)        0.124    11.396 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_13/O
                         net (fo=1, routed)           0.000    11.396    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_13_n_0
    SLICE_X41Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    11.608 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7/O
                         net (fo=1, routed)           0.433    12.041    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I4_O)        0.299    12.340 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_3/O
                         net (fo=5, routed)           1.744    14.085    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_28
    SLICE_X48Y86         LUT5 (Prop_lut5_I4_O)        0.150    14.235 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_2/O
                         net (fo=1, routed)           0.648    14.882    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_2_n_0
    SLICE_X48Y86         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.057ns  (logic 2.455ns (17.464%)  route 11.602ns (82.536%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/Q
                         net (fo=1, routed)           1.125     1.581    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C_n_0
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.705 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     2.149    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.150     2.299 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0/O
                         net (fo=2, routed)           1.232     3.531    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[2]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.326     3.857 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.168    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.292 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         5.022    10.315    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X47Y111        LUT6 (Prop_lut6_I4_O)        0.124    10.439 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_32/O
                         net (fo=1, routed)           0.000    10.439    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_32_n_0
    SLICE_X47Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    10.656 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_19/O
                         net (fo=1, routed)           0.437    11.093    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_19_n_0
    SLICE_X47Y107        LUT5 (Prop_lut5_I1_O)        0.299    11.392 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_10/O
                         net (fo=1, routed)           0.000    11.392    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_10_n_0
    SLICE_X47Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    11.604 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_4/O
                         net (fo=1, routed)           0.603    12.207    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_4_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I4_O)        0.299    12.506 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_1/O
                         net (fo=5, routed)           1.428    13.933    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_31
    SLICE_X48Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.057 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[3]_i_1/O
                         net (fo=1, routed)           0.000    14.057    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[3]_i_1_n_0
    SLICE_X48Y87         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.007ns  (logic 2.362ns (16.863%)  route 11.645ns (83.137%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/Q
                         net (fo=1, routed)           1.125     1.581    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C_n_0
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.705 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     2.149    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.150     2.299 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0/O
                         net (fo=2, routed)           1.232     3.531    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[2]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.326     3.857 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.168    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.292 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         4.384     9.676    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X49Y113        LUT6 (Prop_lut6_I4_O)        0.124     9.800 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_37/O
                         net (fo=1, routed)           0.000     9.800    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_37_n_0
    SLICE_X49Y113        MUXF7 (Prop_muxf7_I0_O)      0.238    10.038 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[28]_i_31/O
                         net (fo=1, routed)           0.000    10.038    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[28]_i_31_n_0
    SLICE_X49Y113        MUXF8 (Prop_muxf8_I0_O)      0.104    10.142 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[28]_i_19/O
                         net (fo=1, routed)           0.652    10.794    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[28]_i_19_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I0_O)        0.316    11.110 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_8/O
                         net (fo=1, routed)           0.409    11.519    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_8_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.124    11.643 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3/O
                         net (fo=1, routed)           0.287    11.930    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3_n_0
    SLICE_X51Y105        LUT6 (Prop_lut6_I4_O)        0.124    12.054 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=5, routed)           1.455    13.509    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[5]
    SLICE_X48Y87         LUT5 (Prop_lut5_I4_O)        0.152    13.661 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_1/O
                         net (fo=1, routed)           0.346    14.007    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_1_n_0
    SLICE_X48Y87         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.819ns  (logic 2.574ns (18.626%)  route 11.245ns (81.374%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/Q
                         net (fo=1, routed)           1.125     1.581    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C_n_0
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.705 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     2.149    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.150     2.299 f  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0/O
                         net (fo=2, routed)           1.232     3.531    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[2]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.326     3.857 f  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.168    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.292 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         3.672     8.964    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X48Y114        LUT4 (Prop_lut4_I3_O)        0.124     9.088 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_36/O
                         net (fo=1, routed)           0.674     9.762    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_36_n_0
    SLICE_X48Y114        LUT6 (Prop_lut6_I5_O)        0.124     9.886 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_28/O
                         net (fo=1, routed)           0.000     9.886    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_28_n_0
    SLICE_X48Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    10.103 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_19/O
                         net (fo=1, routed)           0.814    10.918    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_19_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I0_O)        0.299    11.217 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_13/O
                         net (fo=1, routed)           0.524    11.741    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_13_n_0
    SLICE_X50Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.865 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_9/O
                         net (fo=1, routed)           0.000    11.865    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_9_n_0
    SLICE_X50Y103        MUXF7 (Prop_muxf7_I0_O)      0.209    12.074 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5/O
                         net (fo=4, routed)           1.449    13.522    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I4_O)        0.297    13.819 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_1/O
                         net (fo=1, routed)           0.000    13.819    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_1_n_0
    SLICE_X48Y87         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.948ns  (logic 1.428ns (11.952%)  route 10.520ns (88.048%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/Q
                         net (fo=1, routed)           1.125     1.581    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C_n_0
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.705 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     2.149    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.150     2.299 f  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0/O
                         net (fo=2, routed)           1.232     3.531    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[2]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.326     3.857 f  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.168    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.292 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         4.274     9.567    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X46Y115        LUT4 (Prop_lut4_I2_O)        0.124     9.691 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[13][7]_i_2/O
                         net (fo=5, routed)           0.724    10.415    design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[13][7]_i_2_n_0
    SLICE_X46Y115        LUT6 (Prop_lut6_I5_O)        0.124    10.539 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[13][7]_i_1/O
                         net (fo=8, routed)           1.410    11.948    design_1_i/caravel_0/inst/housekeeping/hkspi_n_26
    SLICE_X39Y115        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.948ns  (logic 1.428ns (11.952%)  route 10.520ns (88.048%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/Q
                         net (fo=1, routed)           1.125     1.581    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C_n_0
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.705 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     2.149    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.150     2.299 f  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0/O
                         net (fo=2, routed)           1.232     3.531    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[2]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.326     3.857 f  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.168    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.292 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         4.274     9.567    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X46Y115        LUT4 (Prop_lut4_I2_O)        0.124     9.691 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[13][7]_i_2/O
                         net (fo=5, routed)           0.724    10.415    design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[13][7]_i_2_n_0
    SLICE_X46Y115        LUT6 (Prop_lut6_I5_O)        0.124    10.539 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[13][7]_i_1/O
                         net (fo=8, routed)           1.410    11.948    design_1_i/caravel_0/inst/housekeeping/hkspi_n_26
    SLICE_X39Y115        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.128ns (62.442%)  route 0.077ns (37.558%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/C
    SLICE_X55Y98         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/Q
                         net (fo=2, routed)           0.077     0.205    design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg_n_0_[1]
    SLICE_X54Y98         FDPE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/C
    SLICE_X55Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.067     0.208    design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg_n_0_[0]
    SLICE_X55Y98         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.141ns (66.870%)  route 0.070ns (33.130%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/C
    SLICE_X44Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.070     0.211    design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg_n_0_[0]
    SLICE_X44Y95         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.141ns (65.623%)  route 0.074ns (34.377%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/C
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.074     0.215    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg_n_0_[0]
    SLICE_X44Y85         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/C
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.068     0.232    design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg_n_0_[0]
    SLICE_X42Y92         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/C
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.068     0.232    design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg_n_0_[0]
    SLICE_X46Y87         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/C
    SLICE_X42Y87         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.068     0.232    design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg_n_0_[0]
    SLICE_X42Y87         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.146ns (59.794%)  route 0.098ns (40.206%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/C
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/Q
                         net (fo=1, routed)           0.098     0.244    design_1_i/caravel_0/inst/gpio_control_in_1[2]/D[0]
    SLICE_X46Y87         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/C
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/Q
                         net (fo=2, routed)           0.104     0.245    design_1_i/caravel_0/inst/gpio_control_in_2[6]/p_0_in
    SLICE_X46Y99         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.146ns (59.533%)  route 0.099ns (40.467%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/C
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/Q
                         net (fo=1, routed)           0.099     0.245    design_1_i/caravel_0/inst/gpio_control_in_1[5]/D[0]
    SLICE_X47Y94         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay          2381 Endpoints
Min Delay          2381 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.031ns  (logic 1.500ns (13.598%)  route 9.531ns (86.402%))
  Logic Levels:           8  (BUFG=1 LUT3=1 LUT6=4 MUXF7=2)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    51.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    51.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        2.158    53.452    design_1_i/caravel_0/inst/gpio_control_in_1[6]/clock
    SLICE_X54Y97         LUT6 (Prop_lut6_I3_O)        0.124    53.576 f  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0/O
                         net (fo=2, routed)           1.696    55.271    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[14]
    SLICE_X43Y97         LUT3 (Prop_lut3_I0_O)        0.124    55.395 f  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[14]_INST_0/O
                         net (fo=1, routed)           1.944    57.339    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[14]
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124    57.463 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_21/O
                         net (fo=1, routed)           0.000    57.463    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_21_n_0
    SLICE_X41Y102        MUXF7 (Prop_muxf7_I1_O)      0.217    57.680 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_15/O
                         net (fo=1, routed)           1.092    58.772    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_15_n_0
    SLICE_X50Y103        LUT6 (Prop_lut6_I0_O)        0.299    59.071 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_10/O
                         net (fo=1, routed)           0.000    59.071    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_10_n_0
    SLICE_X50Y103        MUXF7 (Prop_muxf7_I1_O)      0.214    59.285 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5/O
                         net (fo=4, routed)           1.449    60.734    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I4_O)        0.297    61.031 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_1/O
                         net (fo=1, routed)           0.000    61.031    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_1_n_0
    SLICE_X48Y87         FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.262ns  (logic 1.263ns (12.307%)  route 8.999ns (87.693%))
  Logic Levels:           8  (BUFG=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    51.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    51.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        2.158    53.452    design_1_i/caravel_0/inst/gpio_control_in_1[7]/clock
    SLICE_X54Y98         LUT6 (Prop_lut6_I3_O)        0.124    53.576 f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/O
                         net (fo=2, routed)           1.249    54.825    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[15]
    SLICE_X45Y96         LUT3 (Prop_lut3_I0_O)        0.124    54.949 f  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[15]_INST_0/O
                         net (fo=1, routed)           0.412    55.360    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[15]
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.124    55.484 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22/O
                         net (fo=1, routed)           1.162    56.647    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I0_O)        0.124    56.771 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14/O
                         net (fo=1, routed)           0.000    56.771    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14_n_0
    SLICE_X41Y113        MUXF7 (Prop_muxf7_I1_O)      0.217    56.988 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7/O
                         net (fo=1, routed)           0.433    57.421    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I4_O)        0.299    57.720 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_3/O
                         net (fo=5, routed)           1.744    59.464    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_28
    SLICE_X48Y86         LUT5 (Prop_lut5_I4_O)        0.150    59.614 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_2/O
                         net (fo=1, routed)           0.648    60.262    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_2_n_0
    SLICE_X48Y86         FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.529ns  (logic 2.193ns (16.209%)  route 11.336ns (83.791%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.649     2.943    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 f  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[2]/Q
                         net (fo=3, routed)           0.601     4.062    design_1_i/caravel_ps_0/inst/control_s_axi_U/tmp_4_fu_239_p3
    SLICE_X46Y91         LUT3 (Prop_lut3_I2_O)        0.124     4.186 f  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.497    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.621 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         4.767    10.388    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X38Y119        LUT4 (Prop_lut4_I3_O)        0.124    10.512 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_31/O
                         net (fo=1, routed)           0.588    11.100    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_31_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124    11.224 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_23/O
                         net (fo=1, routed)           0.000    11.224    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_23_n_0
    SLICE_X38Y115        MUXF7 (Prop_muxf7_I1_O)      0.214    11.438 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_14/O
                         net (fo=1, routed)           1.160    12.598    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_14_n_0
    SLICE_X51Y105        LUT6 (Prop_lut6_I0_O)        0.297    12.895 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_9/O
                         net (fo=1, routed)           0.000    12.895    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_9_n_0
    SLICE_X51Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    13.112 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_3/O
                         net (fo=1, routed)           0.597    13.709    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_3_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I3_O)        0.299    14.008 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=5, routed)           1.741    15.749    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_27
    SLICE_X48Y87         LUT5 (Prop_lut5_I4_O)        0.152    15.901 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_1/O
                         net (fo=1, routed)           0.572    16.472    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_1_n_0
    SLICE_X48Y87         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.960ns  (logic 1.826ns (14.090%)  route 11.134ns (85.910%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.649     2.943    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[2]/Q
                         net (fo=3, routed)           0.601     4.062    design_1_i/caravel_ps_0/inst/control_s_axi_U/tmp_4_fu_239_p3
    SLICE_X46Y91         LUT3 (Prop_lut3_I2_O)        0.124     4.186 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.497    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.621 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         5.538    11.159    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X37Y109        LUT6 (Prop_lut6_I4_O)        0.124    11.283 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_40/O
                         net (fo=1, routed)           0.000    11.283    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_40_n_0
    SLICE_X37Y109        MUXF7 (Prop_muxf7_I0_O)      0.238    11.521 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_25/O
                         net (fo=1, routed)           0.000    11.521    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_25_n_0
    SLICE_X37Y109        MUXF8 (Prop_muxf8_I0_O)      0.104    11.625 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_12/O
                         net (fo=1, routed)           1.289    12.914    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_12_n_0
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.316    13.230 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_4/O
                         net (fo=1, routed)           0.593    13.823    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_4_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I4_O)        0.124    13.947 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_1/O
                         net (fo=5, routed)           1.414    15.361    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_29
    SLICE_X48Y86         LUT5 (Prop_lut5_I4_O)        0.154    15.515 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[1]_i_1/O
                         net (fo=1, routed)           0.388    15.903    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[1]_i_1_n_0
    SLICE_X48Y86         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.699ns  (logic 1.831ns (14.418%)  route 10.868ns (85.582%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.649     2.943    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[2]/Q
                         net (fo=3, routed)           0.601     4.062    design_1_i/caravel_ps_0/inst/control_s_axi_U/tmp_4_fu_239_p3
    SLICE_X46Y91         LUT3 (Prop_lut3_I2_O)        0.124     4.186 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.497    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.621 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         5.353    10.974    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X40Y109        LUT6 (Prop_lut6_I4_O)        0.124    11.098 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_30/O
                         net (fo=1, routed)           0.000    11.098    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_30_n_0
    SLICE_X40Y109        MUXF7 (Prop_muxf7_I1_O)      0.245    11.343 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_18/O
                         net (fo=1, routed)           0.000    11.343    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_18_n_0
    SLICE_X40Y109        MUXF8 (Prop_muxf8_I0_O)      0.104    11.447 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_7/O
                         net (fo=1, routed)           1.163    12.610    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_7_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.316    12.926 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_3/O
                         net (fo=1, routed)           0.542    13.468    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_3_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I3_O)        0.124    13.592 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_1/O
                         net (fo=5, routed)           1.428    15.021    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg
    SLICE_X51Y87         LUT4 (Prop_lut4_I2_O)        0.152    15.173 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[0]_i_1/O
                         net (fo=1, routed)           0.469    15.642    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[0]_i_1_n_0
    SLICE_X49Y87         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.504ns  (logic 1.760ns (14.075%)  route 10.744ns (85.925%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.649     2.943    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[2]/Q
                         net (fo=3, routed)           0.601     4.062    design_1_i/caravel_ps_0/inst/control_s_axi_U/tmp_4_fu_239_p3
    SLICE_X46Y91         LUT3 (Prop_lut3_I2_O)        0.124     4.186 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.497    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.621 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         5.181    10.802    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X39Y113        LUT6 (Prop_lut6_I4_O)        0.124    10.926 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_30/O
                         net (fo=1, routed)           0.000    10.926    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_30_n_0
    SLICE_X39Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    11.138 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_19/O
                         net (fo=1, routed)           0.000    11.138    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_19_n_0
    SLICE_X39Y113        MUXF8 (Prop_muxf8_I1_O)      0.094    11.232 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_7/O
                         net (fo=1, routed)           1.367    12.599    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_7_n_0
    SLICE_X46Y105        LUT6 (Prop_lut6_I0_O)        0.316    12.915 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_3/O
                         net (fo=1, routed)           0.755    13.670    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_3_n_0
    SLICE_X45Y105        LUT6 (Prop_lut6_I3_O)        0.124    13.794 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_1/O
                         net (fo=5, routed)           1.197    14.991    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_30
    SLICE_X48Y86         LUT5 (Prop_lut5_I4_O)        0.124    15.115 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[2]_i_1/O
                         net (fo=1, routed)           0.332    15.447    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[2]_i_1_n_0
    SLICE_X49Y87         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.443ns  (logic 2.041ns (17.836%)  route 9.402ns (82.164%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=2 MUXF7=2)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.649     2.943    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[2]/Q
                         net (fo=3, routed)           0.601     4.062    design_1_i/caravel_ps_0/inst/control_s_axi_U/tmp_4_fu_239_p3
    SLICE_X46Y91         LUT3 (Prop_lut3_I2_O)        0.124     4.186 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.497    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.621 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         5.022    10.643    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X47Y111        LUT6 (Prop_lut6_I4_O)        0.124    10.767 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_32/O
                         net (fo=1, routed)           0.000    10.767    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_32_n_0
    SLICE_X47Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    10.984 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_19/O
                         net (fo=1, routed)           0.437    11.421    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_19_n_0
    SLICE_X47Y107        LUT5 (Prop_lut5_I1_O)        0.299    11.720 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_10/O
                         net (fo=1, routed)           0.000    11.720    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_10_n_0
    SLICE_X47Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    11.932 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_4/O
                         net (fo=1, routed)           0.603    12.535    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_4_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I4_O)        0.299    12.834 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_1/O
                         net (fo=5, routed)           1.428    14.262    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_31
    SLICE_X48Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.386 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[3]_i_1/O
                         net (fo=1, routed)           0.000    14.386    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[3]_i_1_n_0
    SLICE_X48Y87         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.393ns  (logic 1.948ns (17.098%)  route 9.445ns (82.902%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.649     2.943    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[2]/Q
                         net (fo=3, routed)           0.601     4.062    design_1_i/caravel_ps_0/inst/control_s_axi_U/tmp_4_fu_239_p3
    SLICE_X46Y91         LUT3 (Prop_lut3_I2_O)        0.124     4.186 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.497    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.621 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         4.384    10.005    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X49Y113        LUT6 (Prop_lut6_I4_O)        0.124    10.129 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_37/O
                         net (fo=1, routed)           0.000    10.129    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_37_n_0
    SLICE_X49Y113        MUXF7 (Prop_muxf7_I0_O)      0.238    10.367 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[28]_i_31/O
                         net (fo=1, routed)           0.000    10.367    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[28]_i_31_n_0
    SLICE_X49Y113        MUXF8 (Prop_muxf8_I0_O)      0.104    10.471 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[28]_i_19/O
                         net (fo=1, routed)           0.652    11.123    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[28]_i_19_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I0_O)        0.316    11.439 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_8/O
                         net (fo=1, routed)           0.409    11.848    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_8_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.124    11.972 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3/O
                         net (fo=1, routed)           0.287    12.259    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3_n_0
    SLICE_X51Y105        LUT6 (Prop_lut6_I4_O)        0.124    12.383 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=5, routed)           1.455    13.838    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[5]
    SLICE_X48Y87         LUT5 (Prop_lut5_I4_O)        0.152    13.990 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_1/O
                         net (fo=1, routed)           0.346    14.336    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_1_n_0
    SLICE_X48Y87         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.007ns  (logic 1.058ns (10.572%)  route 8.949ns (89.428%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.640     2.934    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y81         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=93, routed)          2.654     6.044    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.168 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_6/O
                         net (fo=94, routed)          3.642     9.811    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_6_n_0
    SLICE_X51Y115        LUT4 (Prop_lut4_I0_O)        0.152     9.963 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[29][7]_i_2/O
                         net (fo=5, routed)           0.871    10.834    design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[29][7]_i_2_n_0
    SLICE_X54Y116        LUT6 (Prop_lut6_I5_O)        0.326    11.160 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[21][7]_i_1/O
                         net (fo=8, routed)           1.781    12.941    design_1_i/caravel_0/inst/housekeeping/hkspi_n_52
    SLICE_X42Y117        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.007ns  (logic 1.058ns (10.572%)  route 8.949ns (89.428%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.640     2.934    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y81         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=93, routed)          2.654     6.044    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.168 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_6/O
                         net (fo=94, routed)          3.642     9.811    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_6_n_0
    SLICE_X51Y115        LUT4 (Prop_lut4_I0_O)        0.152     9.963 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[29][7]_i_2/O
                         net (fo=5, routed)           0.871    10.834    design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[29][7]_i_2_n_0
    SLICE_X54Y116        LUT6 (Prop_lut6_I5_O)        0.326    11.160 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[21][7]_i_1/O
                         net (fo=8, routed)           1.781    12.941    design_1_i/caravel_0/inst/housekeeping/hkspi_n_52
    SLICE_X42Y117        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.186ns (30.896%)  route 0.416ns (69.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.549     0.885    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y81         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=93, routed)          0.416     1.442    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X48Y92         LUT5 (Prop_lut5_I2_O)        0.045     1.487 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[20]_i_1/O
                         net (fo=1, routed)           0.000     1.487    design_1_i/caravel_0/inst/housekeeping/hkspi_n_139
    SLICE_X48Y92         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.186ns (30.845%)  route 0.417ns (69.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.549     0.885    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y81         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=93, routed)          0.417     1.443    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X48Y92         LUT5 (Prop_lut5_I2_O)        0.045     1.488 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[19]_i_1/O
                         net (fo=1, routed)           0.000     1.488    design_1_i/caravel_0/inst/housekeeping/hkspi_n_140
    SLICE_X48Y92         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.706ns  (logic 0.186ns (26.349%)  route 0.520ns (73.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.549     0.885    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y81         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=93, routed)          0.520     1.546    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X51Y92         LUT5 (Prop_lut5_I2_O)        0.045     1.591 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.591    design_1_i/caravel_0/inst/housekeeping/hkspi_n_155
    SLICE_X51Y92         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.714ns  (logic 0.186ns (26.053%)  route 0.528ns (73.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.549     0.885    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y81         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=93, routed)          0.528     1.554    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X50Y91         LUT5 (Prop_lut5_I4_O)        0.045     1.599 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.599    design_1_i/caravel_0/inst/housekeeping/hkspi_n_151
    SLICE_X50Y91         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.715ns  (logic 0.186ns (26.027%)  route 0.529ns (73.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.549     0.885    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y81         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=93, routed)          0.529     1.554    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X51Y93         LUT5 (Prop_lut5_I2_O)        0.045     1.599 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.599    design_1_i/caravel_0/inst/housekeeping/hkspi_n_154
    SLICE_X51Y93         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.246ns (38.968%)  route 0.385ns (61.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.635     0.971    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X50Y101        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDCE (Prop_fdce_C_Q)         0.148     1.119 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.141     1.260    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X50Y101        LUT3 (Prop_lut3_I0_O)        0.098     1.358 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.244     1.602    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P_0
    SLICE_X51Y100        FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.246ns (38.968%)  route 0.385ns (61.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.635     0.971    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X50Y101        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDCE (Prop_fdce_C_Q)         0.148     1.119 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.141     1.260    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X50Y101        LUT3 (Prop_lut3_I0_O)        0.098     1.358 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.244     1.602    design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg_P_0
    SLICE_X51Y100        FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.735ns  (logic 0.186ns (25.308%)  route 0.549ns (74.692%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.549     0.885    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y81         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=93, routed)          0.549     1.575    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X48Y95         LUT5 (Prop_lut5_I2_O)        0.045     1.620 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[23]_i_2/O
                         net (fo=1, routed)           0.000     1.620    design_1_i/caravel_0/inst/housekeeping/hkspi_n_136
    SLICE_X48Y95         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.663ns  (logic 0.246ns (37.092%)  route 0.417ns (62.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.635     0.971    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X50Y101        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDCE (Prop_fdce_C_Q)         0.148     1.119 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.141     1.260    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X50Y101        LUT3 (Prop_lut3_I0_O)        0.098     1.358 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.276     1.634    design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg_P_0
    SLICE_X49Y99         FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.664ns  (logic 0.246ns (37.029%)  route 0.418ns (62.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.635     0.971    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X50Y101        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDCE (Prop_fdce_C_Q)         0.148     1.119 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.141     1.260    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X50Y101        LUT3 (Prop_lut3_I0_O)        0.098     1.358 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.277     1.635    design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg_P_0
    SLICE_X51Y98         FDPE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           434 Endpoints
Min Delay           434 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.101ns  (logic 2.236ns (13.075%)  route 14.865ns (86.925%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/Q
                         net (fo=1, routed)           1.125     1.581    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C_n_0
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.705 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     2.149    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.150     2.299 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0/O
                         net (fo=2, routed)           1.232     3.531    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[2]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.326     3.857 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.168    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.292 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         5.538    10.830    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X37Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.954 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_40/O
                         net (fo=1, routed)           0.000    10.954    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_40_n_0
    SLICE_X37Y109        MUXF7 (Prop_muxf7_I0_O)      0.238    11.192 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_25/O
                         net (fo=1, routed)           0.000    11.192    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_25_n_0
    SLICE_X37Y109        MUXF8 (Prop_muxf8_I0_O)      0.104    11.296 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_12/O
                         net (fo=1, routed)           1.289    12.585    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_12_n_0
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.316    12.901 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_4/O
                         net (fo=1, routed)           0.593    13.494    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_4_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I4_O)        0.124    13.618 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_1/O
                         net (fo=5, routed)           3.004    16.623    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_29
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.150    16.773 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[25]_i_1/O
                         net (fo=1, routed)           0.328    17.101    design_1_i/caravel_0/inst/housekeeping/hkspi_n_74
    SLICE_X41Y58         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.478     2.657    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X41Y58         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.747ns  (logic 2.210ns (13.197%)  route 14.537ns (86.803%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/Q
                         net (fo=1, routed)           1.125     1.581    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C_n_0
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.705 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     2.149    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.150     2.299 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0/O
                         net (fo=2, routed)           1.232     3.531    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[2]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.326     3.857 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.168    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.292 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         5.538    10.830    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X37Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.954 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_40/O
                         net (fo=1, routed)           0.000    10.954    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_40_n_0
    SLICE_X37Y109        MUXF7 (Prop_muxf7_I0_O)      0.238    11.192 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_25/O
                         net (fo=1, routed)           0.000    11.192    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_25_n_0
    SLICE_X37Y109        MUXF8 (Prop_muxf8_I0_O)      0.104    11.296 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_12/O
                         net (fo=1, routed)           1.289    12.585    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_12_n_0
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.316    12.901 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_4/O
                         net (fo=1, routed)           0.593    13.494    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_4_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I4_O)        0.124    13.618 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_1/O
                         net (fo=5, routed)           3.004    16.623    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_29
    SLICE_X42Y58         LUT4 (Prop_lut4_I3_O)        0.124    16.747 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[1]_i_1/O
                         net (fo=1, routed)           0.000    16.747    design_1_i/caravel_0/inst/housekeeping/hkspi_n_85
    SLICE_X42Y58         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.478     2.657    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X42Y58         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.725ns  (logic 2.168ns (12.963%)  route 14.557ns (87.037%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/Q
                         net (fo=1, routed)           1.125     1.581    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C_n_0
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.705 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     2.149    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.150     2.299 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0/O
                         net (fo=2, routed)           1.232     3.531    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[2]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.326     3.857 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.168    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.292 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         5.181    10.473    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X39Y113        LUT6 (Prop_lut6_I4_O)        0.124    10.597 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_30/O
                         net (fo=1, routed)           0.000    10.597    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_30_n_0
    SLICE_X39Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    10.809 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_19/O
                         net (fo=1, routed)           0.000    10.809    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_19_n_0
    SLICE_X39Y113        MUXF8 (Prop_muxf8_I1_O)      0.094    10.903 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_7/O
                         net (fo=1, routed)           1.367    12.270    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_7_n_0
    SLICE_X46Y105        LUT6 (Prop_lut6_I0_O)        0.316    12.586 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_3/O
                         net (fo=1, routed)           0.755    13.342    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_3_n_0
    SLICE_X45Y105        LUT6 (Prop_lut6_I3_O)        0.124    13.466 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_1/O
                         net (fo=5, routed)           2.655    16.120    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_30
    SLICE_X41Y58         LUT4 (Prop_lut4_I3_O)        0.118    16.238 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[2]_i_1/O
                         net (fo=1, routed)           0.486    16.725    design_1_i/caravel_0/inst/housekeeping/hkspi_n_84
    SLICE_X42Y58         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.478     2.657    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X42Y58         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.587ns  (logic 2.174ns (13.106%)  route 14.413ns (86.894%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/Q
                         net (fo=1, routed)           1.125     1.581    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C_n_0
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.705 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     2.149    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.150     2.299 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0/O
                         net (fo=2, routed)           1.232     3.531    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[2]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.326     3.857 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.168    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.292 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         5.181    10.473    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X39Y113        LUT6 (Prop_lut6_I4_O)        0.124    10.597 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_30/O
                         net (fo=1, routed)           0.000    10.597    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_30_n_0
    SLICE_X39Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    10.809 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_19/O
                         net (fo=1, routed)           0.000    10.809    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_19_n_0
    SLICE_X39Y113        MUXF8 (Prop_muxf8_I1_O)      0.094    10.903 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_7/O
                         net (fo=1, routed)           1.367    12.270    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_7_n_0
    SLICE_X46Y105        LUT6 (Prop_lut6_I0_O)        0.316    12.586 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_3/O
                         net (fo=1, routed)           0.755    13.342    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_3_n_0
    SLICE_X45Y105        LUT6 (Prop_lut6_I3_O)        0.124    13.466 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_1/O
                         net (fo=5, routed)           2.998    16.463    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_30
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.124    16.587 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[18]_i_1/O
                         net (fo=1, routed)           0.000    16.587    design_1_i/caravel_0/inst/housekeeping/hkspi_n_77
    SLICE_X42Y61         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.476     2.655    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X42Y61         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.537ns  (logic 2.241ns (13.551%)  route 14.296ns (86.449%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/Q
                         net (fo=1, routed)           1.125     1.581    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C_n_0
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.705 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     2.149    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.150     2.299 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0/O
                         net (fo=2, routed)           1.232     3.531    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[2]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.326     3.857 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.168    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.292 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         5.353    10.645    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X40Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.769 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_30/O
                         net (fo=1, routed)           0.000    10.769    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_30_n_0
    SLICE_X40Y109        MUXF7 (Prop_muxf7_I1_O)      0.245    11.014 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_18/O
                         net (fo=1, routed)           0.000    11.014    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_18_n_0
    SLICE_X40Y109        MUXF8 (Prop_muxf8_I0_O)      0.104    11.118 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_7/O
                         net (fo=1, routed)           1.163    12.281    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_7_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.316    12.597 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_3/O
                         net (fo=1, routed)           0.542    13.140    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_3_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I3_O)        0.124    13.264 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_1/O
                         net (fo=5, routed)           2.799    16.063    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.148    16.211 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[24]_i_1/O
                         net (fo=1, routed)           0.326    16.537    design_1_i/caravel_0/inst/housekeeping/hkspi_n_75
    SLICE_X41Y58         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.478     2.657    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X41Y58         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.413ns  (logic 2.579ns (15.713%)  route 13.834ns (84.287%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3 MUXF7=2)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/Q
                         net (fo=1, routed)           1.125     1.581    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C_n_0
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.705 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     2.149    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.150     2.299 f  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0/O
                         net (fo=2, routed)           1.232     3.531    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[2]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.326     3.857 f  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.168    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.292 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         4.767    10.059    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X38Y119        LUT4 (Prop_lut4_I3_O)        0.124    10.183 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_31/O
                         net (fo=1, routed)           0.588    10.771    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_31_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124    10.895 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_23/O
                         net (fo=1, routed)           0.000    10.895    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_23_n_0
    SLICE_X38Y115        MUXF7 (Prop_muxf7_I1_O)      0.214    11.109 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_14/O
                         net (fo=1, routed)           1.160    12.269    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_14_n_0
    SLICE_X51Y105        LUT6 (Prop_lut6_I0_O)        0.297    12.566 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_9/O
                         net (fo=1, routed)           0.000    12.566    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_9_n_0
    SLICE_X51Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    12.783 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_3/O
                         net (fo=1, routed)           0.597    13.380    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_3_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I3_O)        0.299    13.679 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=5, routed)           2.610    16.289    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_27
    SLICE_X44Y60         LUT4 (Prop_lut4_I3_O)        0.124    16.413 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[5]_i_1/O
                         net (fo=1, routed)           0.000    16.413    design_1_i/caravel_0/inst/housekeeping/hkspi_n_81
    SLICE_X44Y60         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.476     2.655    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X44Y60         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.326ns  (logic 2.210ns (13.537%)  route 14.116ns (86.463%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/Q
                         net (fo=1, routed)           1.125     1.581    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C_n_0
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.705 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     2.149    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.150     2.299 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0/O
                         net (fo=2, routed)           1.232     3.531    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[2]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.326     3.857 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.168    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.292 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         5.538    10.830    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X37Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.954 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_40/O
                         net (fo=1, routed)           0.000    10.954    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_40_n_0
    SLICE_X37Y109        MUXF7 (Prop_muxf7_I0_O)      0.238    11.192 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_25/O
                         net (fo=1, routed)           0.000    11.192    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_25_n_0
    SLICE_X37Y109        MUXF8 (Prop_muxf8_I0_O)      0.104    11.296 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_12/O
                         net (fo=1, routed)           1.289    12.585    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_12_n_0
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.316    12.901 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_4/O
                         net (fo=1, routed)           0.593    13.494    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_4_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I4_O)        0.124    13.618 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_1/O
                         net (fo=5, routed)           2.583    16.202    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_29
    SLICE_X42Y60         LUT5 (Prop_lut5_I4_O)        0.124    16.326 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[17]_i_1/O
                         net (fo=1, routed)           0.000    16.326    design_1_i/caravel_0/inst/housekeeping/hkspi_n_78
    SLICE_X42Y60         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.477     2.656    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X42Y60         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.244ns  (logic 2.174ns (13.383%)  route 14.070ns (86.617%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/Q
                         net (fo=1, routed)           1.125     1.581    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C_n_0
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.705 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     2.149    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.150     2.299 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0/O
                         net (fo=2, routed)           1.232     3.531    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[2]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.326     3.857 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.168    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.292 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         5.181    10.473    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X39Y113        LUT6 (Prop_lut6_I4_O)        0.124    10.597 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_30/O
                         net (fo=1, routed)           0.000    10.597    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_30_n_0
    SLICE_X39Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    10.809 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_19/O
                         net (fo=1, routed)           0.000    10.809    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_19_n_0
    SLICE_X39Y113        MUXF8 (Prop_muxf8_I1_O)      0.094    10.903 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_7/O
                         net (fo=1, routed)           1.367    12.270    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_7_n_0
    SLICE_X46Y105        LUT6 (Prop_lut6_I0_O)        0.316    12.586 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_3/O
                         net (fo=1, routed)           0.755    13.342    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_3_n_0
    SLICE_X45Y105        LUT6 (Prop_lut6_I3_O)        0.124    13.466 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_1/O
                         net (fo=5, routed)           2.655    16.120    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_30
    SLICE_X41Y58         LUT5 (Prop_lut5_I4_O)        0.124    16.244 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[26]_i_1/O
                         net (fo=1, routed)           0.000    16.244    design_1_i/caravel_0/inst/housekeeping/hkspi_n_73
    SLICE_X41Y58         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.478     2.657    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X41Y58         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[26]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.199ns  (logic 2.483ns (15.328%)  route 13.716ns (84.672%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=2)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/Q
                         net (fo=1, routed)           1.125     1.581    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C_n_0
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.705 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     2.149    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.150     2.299 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0/O
                         net (fo=2, routed)           1.232     3.531    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[2]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.326     3.857 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.168    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.292 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         5.022    10.315    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X47Y111        LUT6 (Prop_lut6_I4_O)        0.124    10.439 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_32/O
                         net (fo=1, routed)           0.000    10.439    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_32_n_0
    SLICE_X47Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    10.656 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_19/O
                         net (fo=1, routed)           0.437    11.093    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_19_n_0
    SLICE_X47Y107        LUT5 (Prop_lut5_I1_O)        0.299    11.392 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_10/O
                         net (fo=1, routed)           0.000    11.392    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_10_n_0
    SLICE_X47Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    11.604 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_4/O
                         net (fo=1, routed)           0.603    12.207    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_4_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I4_O)        0.299    12.506 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_1/O
                         net (fo=5, routed)           2.990    15.496    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_31
    SLICE_X43Y59         LUT4 (Prop_lut4_I3_O)        0.152    15.648 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[3]_i_1/O
                         net (fo=1, routed)           0.551    16.199    design_1_i/caravel_0/inst/housekeeping/hkspi_n_83
    SLICE_X44Y58         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.477     2.656    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X44Y58         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.187ns  (logic 2.217ns (13.696%)  route 13.970ns (86.304%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/Q
                         net (fo=1, routed)           1.125     1.581    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C_n_0
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.705 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     2.149    design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0_i_1_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.150     2.299 r  design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mprj_o[2]_INST_0/O
                         net (fo=2, routed)           1.232     3.531    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[2]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.326     3.857 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[2]_INST_0/O
                         net (fo=19, routed)          1.311     5.168    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.292 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, routed)         5.353    10.645    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
    SLICE_X40Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.769 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_30/O
                         net (fo=1, routed)           0.000    10.769    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_30_n_0
    SLICE_X40Y109        MUXF7 (Prop_muxf7_I1_O)      0.245    11.014 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_18/O
                         net (fo=1, routed)           0.000    11.014    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_18_n_0
    SLICE_X40Y109        MUXF8 (Prop_muxf8_I0_O)      0.104    11.118 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_7/O
                         net (fo=1, routed)           1.163    12.281    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_7_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.316    12.597 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_3/O
                         net (fo=1, routed)           0.542    13.140    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_3_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I3_O)        0.124    13.264 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_1/O
                         net (fo=5, routed)           2.799    16.063    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg
    SLICE_X42Y58         LUT4 (Prop_lut4_I3_O)        0.124    16.187 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[0]_i_1/O
                         net (fo=1, routed)           0.000    16.187    design_1_i/caravel_0/inst/housekeeping/hkspi_n_86
    SLICE_X42Y58         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        1.478     2.657    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X42Y58         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.205%)  route 0.200ns (51.795%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg_P/C
    SLICE_X43Y98         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg_P/Q
                         net (fo=1, routed)           0.087     0.228    design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg_P_n_0
    SLICE_X42Y98         LUT2 (Prop_lut2_I1_O)        0.045     0.273 r  design_1_i/caravel_0/inst/gpio_control_in_2[11]/mprj_en[30]_INST_0/O
                         net (fo=2, routed)           0.113     0.386    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_en[30]
    SLICE_X41Y97         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.825     1.191    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X41Y97         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.806%)  route 0.203ns (52.194%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg_P/C
    SLICE_X40Y90         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg_P/Q
                         net (fo=2, routed)           0.203     0.344    design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg_P_n_0
    SLICE_X40Y91         LUT2 (Prop_lut2_I0_O)        0.045     0.389 r  design_1_i/caravel_0/inst/gpio_control_in_2[0]/mprj_en[19]_INST_0/O
                         net (fo=2, routed)           0.000     0.389    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_en[19]
    SLICE_X40Y91         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.823     1.189    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X40Y91         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/spiflash_0/inst/spi_addr_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.117%)  route 0.283ns (68.883%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE                         0.000     0.000 r  design_1_i/spiflash_0/inst/spi_addr_reg[9]/C
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_i/spiflash_0/inst/spi_addr_reg[9]/Q
                         net (fo=3, routed)           0.283     0.411    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.905     1.271    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_xfer_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/serial_busy_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.464%)  route 0.232ns (55.536%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_xfer_reg/C
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/housekeeping/serial_xfer_reg/Q
                         net (fo=3, routed)           0.232     0.373    design_1_i/caravel_0/inst/housekeeping/serial_xfer
    SLICE_X53Y101        LUT5 (Prop_lut5_I0_O)        0.045     0.418 r  design_1_i/caravel_0/inst/housekeeping/serial_busy_i_1/O
                         net (fo=1, routed)           0.000     0.418    design_1_i/caravel_0/inst/housekeeping/serial_busy_i_1_n_0
    SLICE_X53Y101        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.907     1.273    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X53Y101        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_busy_reg/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.189ns (45.034%)  route 0.231ns (54.966%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]_P/C
    SLICE_X41Y93         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]_P/Q
                         net (fo=1, routed)           0.097     0.238    design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]_P_n_0
    SLICE_X40Y93         LUT4 (Prop_lut4_I3_O)        0.048     0.286 r  design_1_i/caravel_0/inst/gpio_control_in_2[2]/mprj_o[21]_INST_0/O
                         net (fo=2, routed)           0.134     0.420    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[21]
    SLICE_X40Y93         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.824     1.190    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X40Y93         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.644%)  route 0.261ns (58.356%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg_P/C
    SLICE_X39Y98         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg_P/Q
                         net (fo=1, routed)           0.138     0.279    design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg_P_n_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I1_O)        0.045     0.324 r  design_1_i/caravel_0/inst/gpio_control_in_2[9]/mprj_en[28]_INST_0/O
                         net (fo=2, routed)           0.122     0.447    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_en[28]
    SLICE_X38Y99         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.825     1.191    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X38Y99         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[28]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.189ns (42.158%)  route 0.259ns (57.842%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/C
    SLICE_X47Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/Q
                         net (fo=1, routed)           0.087     0.228    design_1_i/caravel_0/inst/gpio_control_in_2[6]/mgmt_gpio_out[0]
    SLICE_X46Y98         LUT4 (Prop_lut4_I1_O)        0.048     0.276 r  design_1_i/caravel_0/inst/gpio_control_in_2[6]/mprj_o[25]_INST_0/O
                         net (fo=2, routed)           0.172     0.448    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[25]
    SLICE_X45Y96         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.824     1.190    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/spiflash_0/inst/spi_addr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.332%)  route 0.309ns (68.668%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE                         0.000     0.000 r  design_1_i/spiflash_0/inst/spi_addr_reg[6]/C
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/spiflash_0/inst/spi_addr_reg[6]/Q
                         net (fo=3, routed)           0.309     0.450    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.905     1.271    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/spiflash_0/inst/spi_addr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.128ns (28.275%)  route 0.325ns (71.725%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE                         0.000     0.000 r  design_1_i/spiflash_0/inst/spi_addr_reg[11]/C
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_i/spiflash_0/inst/spi_addr_reg[11]/Q
                         net (fo=3, routed)           0.325     0.453    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.903     1.269    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.246ns (53.700%)  route 0.212ns (46.300%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg_P/C
    SLICE_X46Y94         FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg_P/Q
                         net (fo=2, routed)           0.090     0.238    design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg_P_n_0
    SLICE_X46Y94         LUT2 (Prop_lut2_I0_O)        0.098     0.336 r  design_1_i/caravel_0/inst/gpio_control_in_1[9]/mprj_en[17]_INST_0/O
                         net (fo=2, routed)           0.122     0.458    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_en[17]
    SLICE_X43Y94         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5334, routed)        0.824     1.190    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X43Y94         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[17]/C





