# Design-Of-Full-Adder-In-28nm-Technology-

This repository I designed Full adder in 28nm technology using Synopsys Custom Compiler.

# Table Of Content <br/>
* [Abstract](https://github.com/DashrathMole/Design-Of-Full-Adder/edit/main/README.md#abstract-)<br/>
* [Tool used](https://github.com/DashrathMole/Design-Of-Full-Adder/edit/main/README.md#tool-used)<br/>
* [Design-Of-Full-Adder](https://github.com/DashrathMole/Design-Of-Full-Adder/edit/main/README.md#Design-Of-Full-Adder)<br/>
* [Testbench schematics ](https://github.com/DashrathMole/Design-Of-Full-Adder/edit/main/README.md#Testbench-schematics)<br/>
* [Simulation result](https://github.com/DashrathMole/Design-Of-Full-Adder-In-28nm-Technology/edit/main/README.md#simulation-result)<br/>
* [Transistor count for each block](https://github.com/DashrathMole/Design-Of-Full-Adder-In-28nm-Technology/blob/main/README.md#transistor-count-for-each-block)   <br/>
* [Netlist](https://github.com/DashrathMole/Design-Of-Full-Adder/edit/main/README.md#netlist)<br/>
* [Author](https://github.com/DashrathMole/Design-Of-Full-Adder/edit/main/README.md#author)<br/>
* [Acknowledgements](https://github.com/DashrathMole/Design-Of-Full-Adder/edit/main/README.md#acknowledgements-)<br/>
* [Reference](https://github.com/DashrathMole/Design-Of-Full-Adder/edit/main/README.md#reference-)<br/>
