Analysis & Synthesis report for part5
Thu Jan 27 13:03:12 2011
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 27 13:03:12 2011    ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name                      ; part5                                    ;
; Top-level Entity Name              ; part5                                    ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 91                                       ;
;     Total combinational functions  ; 91                                       ;
;     Dedicated logic registers      ; 0                                        ;
; Total registers                    ; 0                                        ;
; Total pins                         ; 71                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; part5              ; part5              ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                     ;
+----------------------------------+-----------------+------------------------+------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path ;
+----------------------------------+-----------------+------------------------+------------------------------+
; part5.v                          ; yes             ; User Verilog HDL File  ; H:/eeLab2/lab1/part5/part5.v ;
+----------------------------------+-----------------+------------------------+------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 91     ;
;                                             ;        ;
; Total combinational functions               ; 91     ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 36     ;
;     -- 3 input functions                    ; 44     ;
;     -- <=2 input functions                  ; 11     ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 91     ;
;     -- arithmetic mode                      ; 0      ;
;                                             ;        ;
; Total registers                             ; 0      ;
;     -- Dedicated logic registers            ; 0      ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 71     ;
; Maximum fan-out node                        ; SW[15] ;
; Maximum fan-out                             ; 39     ;
; Total fan-out                               ; 351    ;
; Average fan-out                             ; 2.17   ;
+---------------------------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name        ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------+--------------+
; |part5                     ; 91 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 71   ; 0            ; |part5                     ; work         ;
;    |char_7seg:H0|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part5|char_7seg:H0        ;              ;
;    |char_7seg:H1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part5|char_7seg:H1        ;              ;
;    |char_7seg:H2|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part5|char_7seg:H2        ;              ;
;    |char_7seg:H3|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part5|char_7seg:H3        ;              ;
;    |char_7seg:H4|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part5|char_7seg:H4        ;              ;
;    |mux_3bit_5to1:M_3_5|   ; 71 (71)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part5|mux_3bit_5to1:M_3_5 ;              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+-----------------------------------------------------+---------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal       ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------+------------------------+
; mux_3bit_5to1:M_3_5|OUT[0]                          ; mux_3bit_5to1:M_3_5|Mux15 ; yes                    ;
; mux_3bit_5to1:M_3_5|OUT[2]                          ; mux_3bit_5to1:M_3_5|Mux15 ; yes                    ;
; mux_3bit_5to1:M_3_5|OUT[1]                          ; mux_3bit_5to1:M_3_5|Mux15 ; yes                    ;
; mux_3bit_5to1:M_3_5|OUT[3]                          ; mux_3bit_5to1:M_3_5|Mux15 ; yes                    ;
; mux_3bit_5to1:M_3_5|OUT[5]                          ; mux_3bit_5to1:M_3_5|Mux15 ; yes                    ;
; mux_3bit_5to1:M_3_5|OUT[4]                          ; mux_3bit_5to1:M_3_5|Mux15 ; yes                    ;
; mux_3bit_5to1:M_3_5|OUT[6]                          ; mux_3bit_5to1:M_3_5|Mux15 ; yes                    ;
; mux_3bit_5to1:M_3_5|OUT[8]                          ; mux_3bit_5to1:M_3_5|Mux15 ; yes                    ;
; mux_3bit_5to1:M_3_5|OUT[7]                          ; mux_3bit_5to1:M_3_5|Mux15 ; yes                    ;
; mux_3bit_5to1:M_3_5|OUT[9]                          ; mux_3bit_5to1:M_3_5|Mux15 ; yes                    ;
; mux_3bit_5to1:M_3_5|OUT[11]                         ; mux_3bit_5to1:M_3_5|Mux15 ; yes                    ;
; mux_3bit_5to1:M_3_5|OUT[10]                         ; mux_3bit_5to1:M_3_5|Mux15 ; yes                    ;
; mux_3bit_5to1:M_3_5|OUT[12]                         ; mux_3bit_5to1:M_3_5|Mux15 ; yes                    ;
; mux_3bit_5to1:M_3_5|OUT[14]                         ; mux_3bit_5to1:M_3_5|Mux15 ; yes                    ;
; mux_3bit_5to1:M_3_5|OUT[13]                         ; mux_3bit_5to1:M_3_5|Mux15 ; yes                    ;
; Number of user-specified and inferred latches = 15  ;                           ;                        ;
+-----------------------------------------------------+---------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |part5|mux_3bit_5to1:M_3_5|Mux0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Thu Jan 27 13:03:10 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 3 design units, including 3 entities, in source file part5.v
    Info: Found entity 1: part5
    Info: Found entity 2: mux_3bit_5to1
    Info: Found entity 3: char_7seg
Info: Elaborating entity "part5" for the top level hierarchy
Info: Elaborating entity "mux_3bit_5to1" for hierarchy "mux_3bit_5to1:M_3_5"
Warning (10270): Verilog HDL Case Statement warning at part5.v(45): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at part5.v(44): inferring latch(es) for variable "OUT", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "OUT[0]" at part5.v(44)
Info (10041): Inferred latch for "OUT[1]" at part5.v(44)
Info (10041): Inferred latch for "OUT[2]" at part5.v(44)
Info (10041): Inferred latch for "OUT[3]" at part5.v(44)
Info (10041): Inferred latch for "OUT[4]" at part5.v(44)
Info (10041): Inferred latch for "OUT[5]" at part5.v(44)
Info (10041): Inferred latch for "OUT[6]" at part5.v(44)
Info (10041): Inferred latch for "OUT[7]" at part5.v(44)
Info (10041): Inferred latch for "OUT[8]" at part5.v(44)
Info (10041): Inferred latch for "OUT[9]" at part5.v(44)
Info (10041): Inferred latch for "OUT[10]" at part5.v(44)
Info (10041): Inferred latch for "OUT[11]" at part5.v(44)
Info (10041): Inferred latch for "OUT[12]" at part5.v(44)
Info (10041): Inferred latch for "OUT[13]" at part5.v(44)
Info (10041): Inferred latch for "OUT[14]" at part5.v(44)
Info: Elaborating entity "char_7seg" for hierarchy "char_7seg:H0"
Warning (10235): Verilog HDL Always Construct warning at part5.v(76): variable "H" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part5.v(77): variable "E" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part5.v(78): variable "L" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part5.v(79): variable "O" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part5.v(80): variable "BLANK" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning: Latch mux_3bit_5to1:M_3_5|OUT[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[15]
Warning: Latch mux_3bit_5to1:M_3_5|OUT[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[15]
Warning: Latch mux_3bit_5to1:M_3_5|OUT[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[15]
Warning: Latch mux_3bit_5to1:M_3_5|OUT[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[15]
Warning: Latch mux_3bit_5to1:M_3_5|OUT[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[15]
Warning: Latch mux_3bit_5to1:M_3_5|OUT[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[15]
Warning: Latch mux_3bit_5to1:M_3_5|OUT[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[15]
Warning: Latch mux_3bit_5to1:M_3_5|OUT[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[15]
Warning: Latch mux_3bit_5to1:M_3_5|OUT[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[15]
Warning: Latch mux_3bit_5to1:M_3_5|OUT[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[15]
Warning: Latch mux_3bit_5to1:M_3_5|OUT[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[15]
Warning: Latch mux_3bit_5to1:M_3_5|OUT[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[15]
Warning: Latch mux_3bit_5to1:M_3_5|OUT[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[15]
Warning: Latch mux_3bit_5to1:M_3_5|OUT[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[15]
Warning: Latch mux_3bit_5to1:M_3_5|OUT[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[15]
Info: Implemented 162 device resources after synthesis - the final resource count might be different
    Info: Implemented 18 input pins
    Info: Implemented 53 output pins
    Info: Implemented 91 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Thu Jan 27 13:03:13 2011
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


