Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5ea34ca6f3604e7ba1397c98b822aa64 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot i2c_peri_tb_func_synth xil_defaultlib.i2c_peri_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE(IS_G_INVERTED=1'b1)
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.i2c_slave
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.QuadratureDecoder
Compiling module xil_defaultlib.QuadratureDecoder_0
Compiling module xil_defaultlib.QuadratureDecoder_1
Compiling module xil_defaultlib.QuadratureDecoder_2
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.i2c_quad_decode
Compiling module xil_defaultlib.i2c_mstr_default
Compiling module xil_defaultlib.i2c_peri_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_peri_tb_func_synth
