Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  4 17:41:17 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OV7670_VGA_Display_control_sets_placed.rpt
| Design       : OV7670_VGA_Display
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |              69 |           30 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              24 |            4 |
| Yes          | No                    | Yes                    |             114 |           43 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+--------------------------------------------------+------------------+------------------+----------------+--------------+
|            Clock Signal            |                   Enable Signal                  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+--------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                     |                                                  |                  |                3 |              4 |         1.33 |
|  ov7670_pclk_IBUF_BUFG             | U_OV7670_MemController/pix_data[3]               | reset_IBUF       |                5 |              5 |         1.00 |
|  ov7670_pclk_IBUF_BUFG             | U_OV7670_MemController/pix_data[9]               | reset_IBUF       |                6 |              7 |         1.17 |
|  clk_IBUF_BUFG                     | U_AA_Filter/y_cnt[7]_i_1_n_0                     | reset_IBUF       |                3 |              8 |         2.67 |
|  ov7670_pclk_IBUF_BUFG             | U_OV7670_MemController/v_counter0                | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                     | U_Upscale/E[0]                                   | reset_IBUF       |                5 |             10 |         2.00 |
|  U_VGAController/U_Pix_Clk_gen/CLK |                                                  | reset_IBUF       |                2 |             10 |         5.00 |
|  U_VGAController/U_Pix_Clk_gen/CLK | U_VGAController/U_Pix_counter/v_counter          | reset_IBUF       |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                     | U_AA_Filter/line_buffer0_reg_128_191_0_2_i_1_n_0 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                     | U_AA_Filter/line_buffer0_reg_192_255_0_2_i_1_n_0 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                     | U_AA_Filter/line_buffer0_reg_256_319_0_2_i_1_n_0 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                     | U_AA_Filter/line_buffer0_reg_64_127_0_2_i_1_n_0  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                     | U_AA_Filter/line_buffer0_reg_0_63_0_2_i_1_n_0    |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                     | U_AA_Filter/line_buffer1_reg_256_319_0_2_i_1_n_0 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                     | U_AA_Filter/line_buffer1_reg_0_63_0_2_i_1_n_0    |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                     | U_AA_Filter/line_buffer1_reg_64_127_0_2_i_1_n_0  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                     | U_AA_Filter/line_buffer1_reg_192_255_0_2_i_1_n_0 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                     | U_AA_Filter/line_buffer1_reg_128_191_0_2_i_1_n_0 |                  |                4 |             16 |         4.00 |
|  ov7670_pclk_IBUF_BUFG             |                                                  | reset_IBUF       |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG                     | U_AA_Filter/line0_data0_0                        |                  |                4 |             24 |         6.00 |
|  clk_IBUF_BUFG                     |                                                  | reset_IBUF       |               22 |             41 |         1.86 |
|  clk_IBUF_BUFG                     | U_Upscale/de_upscaled                            | reset_IBUF       |               19 |             66 |         3.47 |
+------------------------------------+--------------------------------------------------+------------------+------------------+----------------+--------------+


