

================================================================
== Vivado HLS Report for 'kernel7'
================================================================
* Date:           Sun May  9 00:03:04 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj_kernel7
* Solution:       optimized
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.348 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4104|     4104| 41.040 us | 41.040 us |  4104|  4104|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |     4102|     4102|        11|          4|          1|  1024|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     110|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      2|     293|     280|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     119|    -|
|Register         |        0|      -|     227|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|     520|     541|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |kernel7_faddfsub_bkb_U1  |kernel7_faddfsub_bkb  |        0|      2|  227|  214|    0|
    |kernel7_fcmp_32nscud_U2  |kernel7_fcmp_32nscud  |        0|      0|   66|   66|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      2|  293|  280|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_117_p2           |     +    |      0|  0|  18|          11|           1|
    |and_ln9_fu_162_p2     |    and   |      0|  0|   6|           1|           1|
    |icmp_ln6_fu_111_p2    |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln9_1_fu_152_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln9_fu_146_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln9_fu_158_p2      |    or    |      0|  0|   6|           1|           1|
    |sum_1_fu_167_p3       |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0         |    xor   |      0|  0|   6|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 110|          57|          52|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_94_p4  |   9|          2|   11|         22|
    |grp_fu_101_opcode            |  15|          3|    2|          6|
    |grp_fu_101_p0                |  15|          3|   32|         96|
    |grp_fu_101_p1                |  15|          3|   32|         96|
    |i_0_reg_90                   |   9|          2|   11|         22|
    |sum_0_reg_78                 |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 119|         24|  122|        315|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_load_reg_194           |  32|   0|   32|          0|
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |b_load_reg_199           |  32|   0|   32|          0|
    |diff_reg_204             |  32|   0|   32|          0|
    |i_0_reg_90               |  11|   0|   11|          0|
    |i_reg_179                |  11|   0|   11|          0|
    |icmp_ln6_reg_175         |   1|   0|    1|          0|
    |icmp_ln9_1_reg_216       |   1|   0|    1|          0|
    |icmp_ln9_reg_211         |   1|   0|    1|          0|
    |sum_0_reg_78             |  32|   0|   32|          0|
    |tmp_2_reg_221            |   1|   0|    1|          0|
    |icmp_ln6_reg_175         |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 227|  32|  164|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    kernel7   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    kernel7   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    kernel7   | return value |
|ap_done     | out |    1| ap_ctrl_hs |    kernel7   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    kernel7   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    kernel7   | return value |
|ap_return   | out |   32| ap_ctrl_hs |    kernel7   | return value |
|a_address0  | out |   10|  ap_memory |       a      |     array    |
|a_ce0       | out |    1|  ap_memory |       a      |     array    |
|a_q0        |  in |   32|  ap_memory |       a      |     array    |
|b_address0  | out |   10|  ap_memory |       b      |     array    |
|b_ce0       | out |    1|  ap_memory |       b      |     array    |
|b_q0        |  in |   32|  ap_memory |       b      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 4, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %a) nounwind, !map !7"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %b) nounwind, !map !13"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !17"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel7_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.06ns)   --->   "br label %1" [kernel7.cpp:6]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ 0.000000e+00, %0 ], [ %sum_1, %loop ]"   --->   Operation 19 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %0 ], [ %i, %loop ]"   --->   Operation 20 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.32ns)   --->   "%icmp_ln6 = icmp eq i11 %i_0, -1024" [kernel7.cpp:6]   --->   Operation 21 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.42ns)   --->   "%i = add i11 %i_0, 1" [kernel7.cpp:6]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %2, label %loop" [kernel7.cpp:6]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i11 %i_0 to i64" [kernel7.cpp:8]   --->   Operation 25 'zext' 'zext_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1024 x float]* %a, i64 0, i64 %zext_ln8" [kernel7.cpp:8]   --->   Operation 26 'getelementptr' 'a_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.66ns)   --->   "%a_load = load float* %a_addr, align 4" [kernel7.cpp:8]   --->   Operation 27 'load' 'a_load' <Predicate = (!icmp_ln6)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [1024 x float]* %b, i64 0, i64 %zext_ln8" [kernel7.cpp:8]   --->   Operation 28 'getelementptr' 'b_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.66ns)   --->   "%b_load = load float* %b_addr, align 4" [kernel7.cpp:8]   --->   Operation 29 'load' 'b_load' <Predicate = (!icmp_ln6)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 30 [1/2] (2.66ns)   --->   "%a_load = load float* %a_addr, align 4" [kernel7.cpp:8]   --->   Operation 30 'load' 'a_load' <Predicate = (!icmp_ln6)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 31 [1/2] (2.66ns)   --->   "%b_load = load float* %b_addr, align 4" [kernel7.cpp:8]   --->   Operation 31 'load' 'b_load' <Predicate = (!icmp_ln6)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 7.71>
ST_4 : Operation 32 [4/4] (7.71ns)   --->   "%diff = fsub float %a_load, %b_load" [kernel7.cpp:8]   --->   Operation 32 'fsub' 'diff' <Predicate = (!icmp_ln6)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.71>
ST_5 : Operation 33 [3/4] (7.71ns)   --->   "%diff = fsub float %a_load, %b_load" [kernel7.cpp:8]   --->   Operation 33 'fsub' 'diff' <Predicate = (!icmp_ln6)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.71>
ST_6 : Operation 34 [2/4] (7.71ns)   --->   "%diff = fsub float %a_load, %b_load" [kernel7.cpp:8]   --->   Operation 34 'fsub' 'diff' <Predicate = (!icmp_ln6)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.71>
ST_7 : Operation 35 [1/4] (7.71ns)   --->   "%diff = fsub float %a_load, %b_load" [kernel7.cpp:8]   --->   Operation 35 'fsub' 'diff' <Predicate = (!icmp_ln6)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.71>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln9 = bitcast float %diff to i32" [kernel7.cpp:9]   --->   Operation 36 'bitcast' 'bitcast_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln9, i32 23, i32 30)" [kernel7.cpp:9]   --->   Operation 37 'partselect' 'tmp' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i32 %bitcast_ln9 to i23" [kernel7.cpp:9]   --->   Operation 38 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (1.22ns)   --->   "%icmp_ln9 = icmp ne i8 %tmp, -1" [kernel7.cpp:9]   --->   Operation 39 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln6)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 40 [1/1] (1.51ns)   --->   "%icmp_ln9_1 = icmp eq i23 %trunc_ln9, 0" [kernel7.cpp:9]   --->   Operation 40 'icmp' 'icmp_ln9_1' <Predicate = (!icmp_ln6)> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 41 [2/2] (3.34ns)   --->   "%tmp_2 = fcmp ogt float %diff, 0.000000e+00" [kernel7.cpp:9]   --->   Operation 41 'fcmp' 'tmp_2' <Predicate = (!icmp_ln6)> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 42 [4/4] (7.71ns)   --->   "%sum = fadd float %sum_0, %diff" [kernel7.cpp:10]   --->   Operation 42 'fadd' 'sum' <Predicate = (!icmp_ln6)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.71>
ST_10 : Operation 43 [1/2] (3.34ns)   --->   "%tmp_2 = fcmp ogt float %diff, 0.000000e+00" [kernel7.cpp:9]   --->   Operation 43 'fcmp' 'tmp_2' <Predicate = (!icmp_ln6)> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 44 [3/4] (7.71ns)   --->   "%sum = fadd float %sum_0, %diff" [kernel7.cpp:10]   --->   Operation 44 'fadd' 'sum' <Predicate = (!icmp_ln6)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.71>
ST_11 : Operation 45 [2/4] (7.71ns)   --->   "%sum = fadd float %sum_0, %diff" [kernel7.cpp:10]   --->   Operation 45 'fadd' 'sum' <Predicate = (!icmp_ln6)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.34>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind" [kernel7.cpp:7]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str) nounwind" [kernel7.cpp:7]   --->   Operation 47 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel7.cpp:8]   --->   Operation 48 'specpipeline' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%or_ln9 = or i1 %icmp_ln9_1, %icmp_ln9" [kernel7.cpp:9]   --->   Operation 49 'or' 'or_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%and_ln9 = and i1 %or_ln9, %tmp_2" [kernel7.cpp:9]   --->   Operation 50 'and' 'and_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 51 [1/4] (7.71ns)   --->   "%sum = fadd float %sum_0, %diff" [kernel7.cpp:10]   --->   Operation 51 'fadd' 'sum' <Predicate = (!icmp_ln6)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 52 [1/1] (0.63ns) (out node of the LUT)   --->   "%sum_1 = select i1 %and_ln9, float %sum, float %sum_0" [kernel7.cpp:9]   --->   Operation 52 'select' 'sum_1' <Predicate = (!icmp_ln6)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str, i32 %tmp_1) nounwind" [kernel7.cpp:11]   --->   Operation 53 'specregionend' 'empty_4' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "br label %1" [kernel7.cpp:6]   --->   Operation 54 'br' <Predicate = (!icmp_ln6)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.00>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "ret float %sum_0" [kernel7.cpp:12]   --->   Operation 55 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000]
br_ln6            (br               ) [ 01111111111110]
sum_0             (phi              ) [ 00111111111111]
i_0               (phi              ) [ 00100000000000]
icmp_ln6          (icmp             ) [ 00111111111110]
empty             (speclooptripcount) [ 00000000000000]
i                 (add              ) [ 01111111111110]
br_ln6            (br               ) [ 00000000000000]
zext_ln8          (zext             ) [ 00000000000000]
a_addr            (getelementptr    ) [ 00010000000000]
b_addr            (getelementptr    ) [ 00010000000000]
a_load            (load             ) [ 00111111000000]
b_load            (load             ) [ 00111111000000]
diff              (fsub             ) [ 00111100111110]
bitcast_ln9       (bitcast          ) [ 00000000000000]
tmp               (partselect       ) [ 00000000000000]
trunc_ln9         (trunc            ) [ 00000000000000]
icmp_ln9          (icmp             ) [ 00111000001110]
icmp_ln9_1        (icmp             ) [ 00111000001110]
tmp_2             (fcmp             ) [ 00011000000110]
specloopname_ln7  (specloopname     ) [ 00000000000000]
tmp_1             (specregionbegin  ) [ 00000000000000]
specpipeline_ln8  (specpipeline     ) [ 00000000000000]
or_ln9            (or               ) [ 00000000000000]
and_ln9           (and              ) [ 00000000000000]
sum               (fadd             ) [ 00000000000000]
sum_1             (select           ) [ 01111111111110]
empty_4           (specregionend    ) [ 00000000000000]
br_ln6            (br               ) [ 01111111111110]
ret_ln12          (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel7_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="a_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="11" slack="0"/>
<pin id="56" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="10" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="b_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="11" slack="0"/>
<pin id="69" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="10" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="78" class="1005" name="sum_0_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="1"/>
<pin id="80" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="sum_0_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="32" slack="1"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="i_0_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="11" slack="1"/>
<pin id="92" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_0_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="11" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="0" index="1" bw="32" slack="1"/>
<pin id="104" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="diff/4 sum/9 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="2"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln6_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="0"/>
<pin id="113" dir="0" index="1" bw="11" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="zext_ln8_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="bitcast_ln9_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="2"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln9/9 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="6" slack="0"/>
<pin id="136" dir="0" index="3" bw="6" slack="0"/>
<pin id="137" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="142" class="1004" name="trunc_ln9_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/9 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln9_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/9 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln9_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="23" slack="0"/>
<pin id="154" dir="0" index="1" bw="23" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/9 "/>
</bind>
</comp>

<comp id="158" class="1004" name="or_ln9_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="3"/>
<pin id="160" dir="0" index="1" bw="1" slack="3"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln9/12 "/>
</bind>
</comp>

<comp id="162" class="1004" name="and_ln9_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="2"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln9/12 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sum_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="32" slack="10"/>
<pin id="171" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_1/12 "/>
</bind>
</comp>

<comp id="175" class="1005" name="icmp_ln6_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="179" class="1005" name="i_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="184" class="1005" name="a_addr_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="1"/>
<pin id="186" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="189" class="1005" name="b_addr_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="1"/>
<pin id="191" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="194" class="1005" name="a_load_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="199" class="1005" name="b_load_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="204" class="1005" name="diff_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="2"/>
<pin id="206" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="diff "/>
</bind>
</comp>

<comp id="211" class="1005" name="icmp_ln9_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="3"/>
<pin id="213" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="216" class="1005" name="icmp_ln9_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="3"/>
<pin id="218" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln9_1 "/>
</bind>
</comp>

<comp id="221" class="1005" name="tmp_2_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="2"/>
<pin id="223" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="sum_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="22" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="82" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="78" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="94" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="94" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="94" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="128"><net_src comp="123" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="145"><net_src comp="129" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="132" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="142" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="166"><net_src comp="158" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="101" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="78" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="111" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="117" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="187"><net_src comp="52" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="192"><net_src comp="65" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="197"><net_src comp="59" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="202"><net_src comp="72" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="207"><net_src comp="101" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="214"><net_src comp="146" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="219"><net_src comp="152" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="224"><net_src comp="106" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="229"><net_src comp="167" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="82" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: kernel7 : a | {2 3 }
	Port: kernel7 : b | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln6 : 1
		i : 1
		br_ln6 : 2
		zext_ln8 : 1
		a_addr : 2
		a_load : 3
		b_addr : 2
		b_load : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		tmp : 1
		trunc_ln9 : 1
		icmp_ln9 : 2
		icmp_ln9_1 : 2
	State 10
	State 11
	State 12
		empty_4 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|   fadd   |     grp_fu_101    |    2    |   227   |   214   |
|----------|-------------------|---------|---------|---------|
|   fcmp   |     grp_fu_106    |    0    |    66   |    66   |
|----------|-------------------|---------|---------|---------|
|          |  icmp_ln6_fu_111  |    0    |    0    |    13   |
|   icmp   |  icmp_ln9_fu_146  |    0    |    0    |    11   |
|          | icmp_ln9_1_fu_152 |    0    |    0    |    18   |
|----------|-------------------|---------|---------|---------|
|  select  |    sum_1_fu_167   |    0    |    0    |    32   |
|----------|-------------------|---------|---------|---------|
|    add   |      i_fu_117     |    0    |    0    |    18   |
|----------|-------------------|---------|---------|---------|
|    or    |   or_ln9_fu_158   |    0    |    0    |    6    |
|----------|-------------------|---------|---------|---------|
|    and   |   and_ln9_fu_162  |    0    |    0    |    6    |
|----------|-------------------|---------|---------|---------|
|   zext   |  zext_ln8_fu_123  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|partselect|     tmp_fu_132    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   trunc  |  trunc_ln9_fu_142 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    2    |   293   |   384   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  a_addr_reg_184  |   10   |
|  a_load_reg_194  |   32   |
|  b_addr_reg_189  |   10   |
|  b_load_reg_199  |   32   |
|   diff_reg_204   |   32   |
|    i_0_reg_90    |   11   |
|     i_reg_179    |   11   |
| icmp_ln6_reg_175 |    1   |
|icmp_ln9_1_reg_216|    1   |
| icmp_ln9_reg_211 |    1   |
|   sum_0_reg_78   |   32   |
|   sum_1_reg_226  |   32   |
|   tmp_2_reg_221  |    1   |
+------------------+--------+
|       Total      |   206  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_72 |  p0  |   2  |  10  |   20   ||    9    |
|   sum_0_reg_78   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_101    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_101    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   232  ||  5.305  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   293  |   384  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   45   |
|  Register |    -   |    -   |   206  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   499  |   429  |
+-----------+--------+--------+--------+--------+
