# puni_learnsRTL
In this repo, I will try to be consistent daily to learn verilog code by completing a task.
# Day 1
I will try to learn about the implementation of the logic gates and develop code, testbench and verify them.
