###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecelinux26.ecn.purdue.edu)
#  Generated on:      Tue Apr 26 07:54:58 2011
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   R_DATA[0]                         (^) checked with  leading edge of 
'CLK'
Beginpoint: U_5/MAPPING/URFC/\raddr_reg[0] /Q (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  84.000
= Required Time                83.000
- Arrival Time                  4.026
= Slack Time                   78.974
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | CLK ^        |         | 0.084 |       |   0.037 |   79.010 | 
     | CLK__L1_I0                         | A ^ -> Y v   | INVX8   | 0.084 | 0.090 |   0.126 |   79.100 | 
     | CLK__L2_I0                         | A v -> Y ^   | INVX8   | 0.356 | 0.238 |   0.365 |   79.338 | 
     | U_5/MAPPING/URFC/\raddr_reg[0]     | CLK ^ -> Q v | DFFSR   | 0.782 | 1.098 |   1.463 |   80.436 | 
     | U_5/MAPPING/UFIFORAM/U74           | A v -> Y ^   | INVX1   | 0.509 | 0.504 |   1.966 |   80.940 | 
     | U_5/MAPPING/UFIFORAM/U62           | A ^ -> Y v   | NAND3X1 | 0.478 | 0.244 |   2.211 |   81.184 | 
     | U_5/MAPPING/UFIFORAM/FE_OFC291_n24 | A v -> Y v   | BUFX2   | 0.874 | 0.814 |   3.025 |   81.999 | 
     | U_5/MAPPING/UFIFORAM/U61           | C v -> Y ^   | OAI22X1 | 0.374 | 0.257 |   3.282 |   82.256 | 
     | U_5/MAPPING/UFIFORAM/U57           | A ^ -> Y v   | NOR2X1  | 0.242 | 0.282 |   3.564 |   82.537 | 
     | U_5/MAPPING/UFIFORAM/U56           | C v -> Y ^   | NAND3X1 | 0.615 | 0.454 |   4.018 |   82.991 | 
     |                                    | R_DATA[0] ^  |         | 0.615 | 0.009 |   4.026 |   83.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   R_DATA[7]                         (^) checked with  leading edge of 
'CLK'
Beginpoint: U_5/MAPPING/URFC/\raddr_reg[0] /Q (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  84.000
= Required Time                83.000
- Arrival Time                  3.953
= Slack Time                   79.047
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | CLK ^        |         | 0.084 |       |   0.037 |   79.084 | 
     | CLK__L1_I0                         | A ^ -> Y v   | INVX8   | 0.084 | 0.090 |   0.126 |   79.173 | 
     | CLK__L2_I0                         | A v -> Y ^   | INVX8   | 0.356 | 0.238 |   0.365 |   79.412 | 
     | U_5/MAPPING/URFC/\raddr_reg[0]     | CLK ^ -> Q v | DFFSR   | 0.782 | 1.098 |   1.463 |   80.510 | 
     | U_5/MAPPING/UFIFORAM/U74           | A v -> Y ^   | INVX1   | 0.509 | 0.504 |   1.967 |   81.014 | 
     | U_5/MAPPING/UFIFORAM/U62           | A ^ -> Y v   | NAND3X1 | 0.478 | 0.244 |   2.211 |   81.258 | 
     | U_5/MAPPING/UFIFORAM/FE_OFC291_n24 | A v -> Y v   | BUFX2   | 0.874 | 0.814 |   3.025 |   82.072 | 
     | U_5/MAPPING/UFIFORAM/U17           | C v -> Y ^   | OAI22X1 | 0.407 | 0.297 |   3.322 |   82.369 | 
     | U_5/MAPPING/UFIFORAM/U15           | A ^ -> Y v   | NOR2X1  | 0.245 | 0.288 |   3.610 |   82.657 | 
     | U_5/MAPPING/UFIFORAM/U14           | C v -> Y ^   | NAND3X1 | 0.442 | 0.340 |   3.949 |   82.996 | 
     |                                    | R_DATA[7] ^  |         | 0.442 | 0.004 |   3.953 |   83.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   R_DATA[2]                         (^) checked with  leading edge of 
'CLK'
Beginpoint: U_5/MAPPING/URFC/\raddr_reg[0] /Q (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  84.000
= Required Time                83.000
- Arrival Time                  3.946
= Slack Time                   79.054
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | CLK ^        |         | 0.084 |       |   0.037 |   79.091 | 
     | CLK__L1_I0                         | A ^ -> Y v   | INVX8   | 0.084 | 0.090 |   0.126 |   79.180 | 
     | CLK__L2_I0                         | A v -> Y ^   | INVX8   | 0.356 | 0.238 |   0.365 |   79.418 | 
     | U_5/MAPPING/URFC/\raddr_reg[0]     | CLK ^ -> Q v | DFFSR   | 0.782 | 1.098 |   1.463 |   80.517 | 
     | U_5/MAPPING/UFIFORAM/U74           | A v -> Y ^   | INVX1   | 0.509 | 0.504 |   1.967 |   81.020 | 
     | U_5/MAPPING/UFIFORAM/U62           | A ^ -> Y v   | NAND3X1 | 0.478 | 0.244 |   2.211 |   81.265 | 
     | U_5/MAPPING/UFIFORAM/FE_OFC291_n24 | A v -> Y v   | BUFX2   | 0.874 | 0.814 |   3.025 |   82.079 | 
     | U_5/MAPPING/UFIFORAM/U47           | C v -> Y ^   | OAI22X1 | 0.366 | 0.244 |   3.270 |   82.323 | 
     | U_5/MAPPING/UFIFORAM/U45           | A ^ -> Y v   | NOR2X1  | 0.246 | 0.285 |   3.555 |   82.608 | 
     | U_5/MAPPING/UFIFORAM/U44           | C v -> Y ^   | NAND3X1 | 0.513 | 0.386 |   3.940 |   82.994 | 
     |                                    | R_DATA[2] ^  |         | 0.513 | 0.006 |   3.946 |   83.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   R_DATA[3]                         (^) checked with  leading edge of 
'CLK'
Beginpoint: U_5/MAPPING/URFC/\raddr_reg[0] /Q (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  84.000
= Required Time                83.000
- Arrival Time                  3.899
= Slack Time                   79.101
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | CLK ^        |         | 0.084 |       |   0.037 |   79.138 | 
     | CLK__L1_I0                         | A ^ -> Y v   | INVX8   | 0.084 | 0.090 |   0.126 |   79.227 | 
     | CLK__L2_I0                         | A v -> Y ^   | INVX8   | 0.356 | 0.238 |   0.365 |   79.465 | 
     | U_5/MAPPING/URFC/\raddr_reg[0]     | CLK ^ -> Q v | DFFSR   | 0.782 | 1.098 |   1.463 |   80.564 | 
     | U_5/MAPPING/UFIFORAM/U74           | A v -> Y ^   | INVX1   | 0.509 | 0.504 |   1.966 |   81.067 | 
     | U_5/MAPPING/UFIFORAM/U59           | C ^ -> Y v   | NAND3X1 | 0.357 | 0.250 |   2.216 |   81.317 | 
     | U_5/MAPPING/UFIFORAM/FE_OFC290_n20 | A v -> Y v   | BUFX2   | 0.766 | 0.740 |   2.956 |   82.057 | 
     | U_5/MAPPING/UFIFORAM/U40           | C v -> Y ^   | OAI22X1 | 0.361 | 0.232 |   3.188 |   82.289 | 
     | U_5/MAPPING/UFIFORAM/U39           | B ^ -> Y v   | NOR2X1  | 0.257 | 0.257 |   3.445 |   82.546 | 
     | U_5/MAPPING/UFIFORAM/U38           | C v -> Y ^   | NAND3X1 | 0.596 | 0.446 |   3.891 |   82.992 | 
     |                                    | R_DATA[3] ^  |         | 0.596 | 0.008 |   3.899 |   83.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   R_DATA[4]                         (^) checked with  leading edge of 
'CLK'
Beginpoint: U_5/MAPPING/URFC/\raddr_reg[0] /Q (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  84.000
= Required Time                83.000
- Arrival Time                  3.868
= Slack Time                   79.132
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | CLK ^        |         | 0.084 |       |   0.037 |   79.169 | 
     | CLK__L1_I0                         | A ^ -> Y v   | INVX8   | 0.084 | 0.090 |   0.126 |   79.259 | 
     | CLK__L2_I0                         | A v -> Y ^   | INVX8   | 0.356 | 0.238 |   0.365 |   79.497 | 
     | U_5/MAPPING/URFC/\raddr_reg[0]     | CLK ^ -> Q v | DFFSR   | 0.782 | 1.098 |   1.463 |   80.595 | 
     | U_5/MAPPING/UFIFORAM/U74           | A v -> Y ^   | INVX1   | 0.509 | 0.504 |   1.966 |   81.099 | 
     | U_5/MAPPING/UFIFORAM/U62           | A ^ -> Y v   | NAND3X1 | 0.478 | 0.244 |   2.211 |   81.343 | 
     | U_5/MAPPING/UFIFORAM/FE_OFC291_n24 | A v -> Y v   | BUFX2   | 0.874 | 0.814 |   3.025 |   82.157 | 
     | U_5/MAPPING/UFIFORAM/U35           | C v -> Y ^   | OAI22X1 | 0.381 | 0.253 |   3.278 |   82.410 | 
     | U_5/MAPPING/UFIFORAM/U33           | A ^ -> Y v   | NOR2X1  | 0.273 | 0.310 |   3.588 |   82.720 | 
     | U_5/MAPPING/UFIFORAM/U32           | C v -> Y ^   | NAND3X1 | 0.340 | 0.278 |   3.866 |   82.998 | 
     |                                    | R_DATA[4] ^  |         | 0.340 | 0.002 |   3.868 |   83.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   R_DATA[1]                         (^) checked with  leading edge of 
'CLK'
Beginpoint: U_5/MAPPING/URFC/\raddr_reg[0] /Q (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  84.000
= Required Time                83.000
- Arrival Time                  3.849
= Slack Time                   79.151
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | CLK ^        |         | 0.084 |       |   0.037 |   79.188 | 
     | CLK__L1_I0                         | A ^ -> Y v   | INVX8   | 0.084 | 0.090 |   0.126 |   79.277 | 
     | CLK__L2_I0                         | A v -> Y ^   | INVX8   | 0.356 | 0.238 |   0.365 |   79.515 | 
     | U_5/MAPPING/URFC/\raddr_reg[0]     | CLK ^ -> Q v | DFFSR   | 0.782 | 1.098 |   1.463 |   80.614 | 
     | U_5/MAPPING/UFIFORAM/U74           | A v -> Y ^   | INVX1   | 0.509 | 0.504 |   1.966 |   81.117 | 
     | U_5/MAPPING/UFIFORAM/U59           | C ^ -> Y v   | NAND3X1 | 0.357 | 0.250 |   2.216 |   81.367 | 
     | U_5/MAPPING/UFIFORAM/FE_OFC290_n20 | A v -> Y v   | BUFX2   | 0.766 | 0.740 |   2.956 |   82.107 | 
     | U_5/MAPPING/UFIFORAM/U52           | C v -> Y ^   | OAI22X1 | 0.351 | 0.211 |   3.167 |   82.318 | 
     | U_5/MAPPING/UFIFORAM/U51           | B ^ -> Y v   | NOR2X1  | 0.319 | 0.312 |   3.479 |   82.630 | 
     | U_5/MAPPING/UFIFORAM/U50           | C v -> Y ^   | NAND3X1 | 0.440 | 0.366 |   3.845 |   82.996 | 
     |                                    | R_DATA[1] ^  |         | 0.440 | 0.004 |   3.849 |   83.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   R_DATA[6]                         (^) checked with  leading edge of 
'CLK'
Beginpoint: U_5/MAPPING/URFC/\raddr_reg[0] /Q (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  84.000
= Required Time                83.000
- Arrival Time                  3.806
= Slack Time                   79.194
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | CLK ^        |         | 0.084 |       |   0.037 |   79.231 | 
     | CLK__L1_I0                         | A ^ -> Y v   | INVX8   | 0.084 | 0.090 |   0.126 |   79.320 | 
     | CLK__L2_I0                         | A v -> Y ^   | INVX8   | 0.356 | 0.238 |   0.365 |   79.558 | 
     | U_5/MAPPING/URFC/\raddr_reg[0]     | CLK ^ -> Q v | DFFSR   | 0.782 | 1.098 |   1.463 |   80.656 | 
     | U_5/MAPPING/UFIFORAM/U74           | A v -> Y ^   | INVX1   | 0.509 | 0.504 |   1.967 |   81.160 | 
     | U_5/MAPPING/UFIFORAM/U62           | A ^ -> Y v   | NAND3X1 | 0.478 | 0.244 |   2.211 |   81.405 | 
     | U_5/MAPPING/UFIFORAM/FE_OFC291_n24 | A v -> Y v   | BUFX2   | 0.874 | 0.814 |   3.025 |   82.219 | 
     | U_5/MAPPING/UFIFORAM/U23           | C v -> Y ^   | OAI22X1 | 0.365 | 0.240 |   3.265 |   82.459 | 
     | U_5/MAPPING/UFIFORAM/U21           | A ^ -> Y v   | NOR2X1  | 0.236 | 0.275 |   3.540 |   82.733 | 
     | U_5/MAPPING/UFIFORAM/U20           | C v -> Y ^   | NAND3X1 | 0.341 | 0.265 |   3.804 |   82.998 | 
     |                                    | R_DATA[6] ^  |         | 0.341 | 0.002 |   3.806 |   83.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   R_DATA[5]                         (^) checked with  leading edge of 
'CLK'
Beginpoint: U_5/MAPPING/URFC/\raddr_reg[0] /Q (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  84.000
= Required Time                83.000
- Arrival Time                  3.803
= Slack Time                   79.197
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | CLK ^        |         | 0.084 |       |   0.037 |   79.233 | 
     | CLK__L1_I0                         | A ^ -> Y v   | INVX8   | 0.084 | 0.090 |   0.126 |   79.323 | 
     | CLK__L2_I0                         | A v -> Y ^   | INVX8   | 0.356 | 0.238 |   0.365 |   79.561 | 
     | U_5/MAPPING/URFC/\raddr_reg[0]     | CLK ^ -> Q v | DFFSR   | 0.782 | 1.098 |   1.463 |   80.659 | 
     | U_5/MAPPING/UFIFORAM/U74           | A v -> Y ^   | INVX1   | 0.509 | 0.504 |   1.966 |   81.163 | 
     | U_5/MAPPING/UFIFORAM/U62           | A ^ -> Y v   | NAND3X1 | 0.478 | 0.244 |   2.211 |   81.407 | 
     | U_5/MAPPING/UFIFORAM/FE_OFC291_n24 | A v -> Y v   | BUFX2   | 0.874 | 0.814 |   3.025 |   82.222 | 
     | U_5/MAPPING/UFIFORAM/U29           | C v -> Y ^   | OAI22X1 | 0.365 | 0.234 |   3.259 |   82.456 | 
     | U_5/MAPPING/UFIFORAM/U27           | A ^ -> Y v   | NOR2X1  | 0.231 | 0.269 |   3.528 |   82.724 | 
     | U_5/MAPPING/UFIFORAM/U26           | C v -> Y ^   | NAND3X1 | 0.354 | 0.273 |   3.801 |   82.998 | 
     |                                    | R_DATA[5] ^  |         | 0.354 | 0.002 |   3.803 |   83.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U_5/MAPPING/URFC/empty_flag_r_reg/CLK 
Endpoint:   U_5/MAPPING/URFC/empty_flag_r_reg/D (v) checked with  leading edge 
of 'CLK'
Beginpoint: R_ENABLE                            (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.398
- Setup                         0.186
+ Phase Shift                  84.000
= Required Time                84.212
- Arrival Time                  4.968
= Slack Time                   79.244
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            1.011
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |         |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                   | R_ENABLE v |         | 0.047 |       |   1.011 |   80.255 | 
     | U_5/MAPPING/URFC/U16              | A v -> Y ^ | INVX1   | 0.222 | 0.175 |   1.186 |   80.430 | 
     | U_5/MAPPING/URFC/U15              | B ^ -> Y v | NOR2X1  | 0.596 | 0.498 |   1.683 |   80.927 | 
     | U_5/MAPPING/URFC/RPU1/U18         | C v -> Y ^ | NAND3X1 | 0.243 | 0.302 |   1.985 |   81.229 | 
     | U_5/MAPPING/URFC/RPU1/U17         | A ^ -> Y v | INVX1   | 0.287 | 0.279 |   2.265 |   81.509 | 
     | U_5/MAPPING/URFC/RPU1/U13         | B v -> Y ^ | NAND2X1 | 0.270 | 0.258 |   2.523 |   81.767 | 
     | U_5/MAPPING/URFC/RPU1/U12         | A ^ -> Y ^ | XNOR2X1 | 0.765 | 0.586 |   3.109 |   82.353 | 
     | U_5/MAPPING/URFC/RPU1/U11         | A ^ -> Y v | XOR2X1  | 0.336 | 0.443 |   3.552 |   82.796 | 
     | U_5/MAPPING/URFC/U20              | B v -> Y ^ | XOR2X1  | 0.669 | 0.559 |   4.111 |   83.355 | 
     | U_5/MAPPING/URFC/U19              | B ^ -> Y v | XOR2X1  | 0.153 | 0.294 |   4.405 |   83.649 | 
     | U_5/MAPPING/URFC/U18              | B v -> Y ^ | NAND2X1 | 0.243 | 0.209 |   4.614 |   83.858 | 
     | U_5/MAPPING/URFC/U17              | B ^ -> Y v | NOR2X1  | 0.387 | 0.350 |   4.965 |   84.209 | 
     | U_5/MAPPING/URFC/empty_flag_r_reg | D v        | DFFSR   | 0.387 | 0.003 |   4.968 |   84.212 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.084 |       |   0.037 |  -79.207 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -79.118 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -78.879 | 
     | U_5/MAPPING/URFC/empty_flag_r_reg | CLK ^      | DFFSR | 0.368 | 0.034 |   0.398 |  -78.846 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U_5/MAPPING/URFC/\raddr_reg[2] /CLK 
Endpoint:   U_5/MAPPING/URFC/\raddr_reg[2] /D (^) checked with  leading edge of 
'CLK'
Beginpoint: R_ENABLE                          (v) triggered by  leading edge of 
'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.392
- Setup                         0.229
+ Phase Shift                  84.000
= Required Time                84.162
- Arrival Time                  4.122
= Slack Time                   80.040
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            1.011
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |            |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                | R_ENABLE v |         | 0.047 |       |   1.011 |   81.051 | 
     | U_5/MAPPING/URFC/U16           | A v -> Y ^ | INVX1   | 0.222 | 0.175 |   1.186 |   81.226 | 
     | U_5/MAPPING/URFC/U15           | B ^ -> Y v | NOR2X1  | 0.596 | 0.498 |   1.683 |   81.723 | 
     | U_5/MAPPING/URFC/RPU1/U18      | C v -> Y ^ | NAND3X1 | 0.243 | 0.302 |   1.985 |   82.025 | 
     | U_5/MAPPING/URFC/RPU1/U17      | A ^ -> Y v | INVX1   | 0.287 | 0.279 |   2.265 |   82.305 | 
     | U_5/MAPPING/URFC/RPU1/U13      | B v -> Y ^ | NAND2X1 | 0.270 | 0.258 |   2.523 |   82.563 | 
     | U_5/MAPPING/URFC/RPU1/U12      | A ^ -> Y ^ | XNOR2X1 | 0.765 | 0.586 |   3.109 |   83.149 | 
     | U_5/MAPPING/URFC/RPU1/U11      | A ^ -> Y v | XOR2X1  | 0.336 | 0.443 |   3.552 |   83.592 | 
     | U_5/MAPPING/URFC/U20           | B v -> Y ^ | XOR2X1  | 0.669 | 0.559 |   4.111 |   84.151 | 
     | U_5/MAPPING/URFC/\raddr_reg[2] | D ^        | DFFSR   | 0.669 | 0.011 |   4.122 |   84.162 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | CLK ^      |       | 0.084 |       |   0.037 |  -80.003 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -79.914 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -79.675 | 
     | U_5/MAPPING/URFC/\raddr_reg[2] | CLK ^      | DFFSR | 0.367 | 0.027 |   0.392 |  -79.648 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] /D (v) checked with  leading 
edge of 'CLK'
Beginpoint: R_ENABLE                                (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.388
- Setup                         0.169
+ Phase Shift                  84.000
= Required Time                84.219
- Arrival Time                  3.554
= Slack Time                   80.665
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            1.011
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |            |         |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                      | R_ENABLE v |         | 0.047 |       |   1.011 |   81.676 | 
     | U_5/MAPPING/URFC/U16                 | A v -> Y ^ | INVX1   | 0.222 | 0.175 |   1.186 |   81.851 | 
     | U_5/MAPPING/URFC/U15                 | B ^ -> Y v | NOR2X1  | 0.596 | 0.498 |   1.683 |   82.348 | 
     | U_5/MAPPING/URFC/RPU1/U18            | C v -> Y ^ | NAND3X1 | 0.243 | 0.302 |   1.985 |   82.650 | 
     | U_5/MAPPING/URFC/RPU1/U17            | A ^ -> Y v | INVX1   | 0.287 | 0.279 |   2.265 |   82.930 | 
     | U_5/MAPPING/URFC/RPU1/U13            | B v -> Y ^ | NAND2X1 | 0.270 | 0.258 |   2.523 |   83.188 | 
     | U_5/MAPPING/URFC/RPU1/U12            | A ^ -> Y ^ | XNOR2X1 | 0.765 | 0.586 |   3.109 |   83.774 | 
     | U_5/MAPPING/URFC/RPU1/U11            | A ^ -> Y v | XOR2X1  | 0.336 | 0.443 |   3.552 |   84.217 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] | D v        | DFFSR   | 0.336 | 0.002 |   3.554 |   84.219 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | CLK ^      |       | 0.084 |       |   0.037 |  -80.628 | 
     | CLK__L1_I0                           | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -80.539 | 
     | CLK__L2_I0                           | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -80.300 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] | CLK ^      | DFFSR | 0.367 | 0.023 |   0.388 |  -80.277 | 
     +------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] /D (v) checked with  leading 
edge of 'CLK'
Beginpoint: R_ENABLE                                (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.389
- Setup                         0.224
+ Phase Shift                  84.000
= Required Time                84.166
- Arrival Time                  3.283
= Slack Time                   80.883
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            1.011
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |            |         |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                      | R_ENABLE v |         | 0.047 |       |   1.011 |   81.893 | 
     | U_5/MAPPING/URFC/U16                 | A v -> Y ^ | INVX1   | 0.222 | 0.175 |   1.186 |   82.068 | 
     | U_5/MAPPING/URFC/U15                 | B ^ -> Y v | NOR2X1  | 0.596 | 0.498 |   1.683 |   82.566 | 
     | U_5/MAPPING/URFC/RPU1/U18            | C v -> Y ^ | NAND3X1 | 0.243 | 0.302 |   1.985 |   82.868 | 
     | U_5/MAPPING/URFC/RPU1/U17            | A ^ -> Y v | INVX1   | 0.287 | 0.279 |   2.265 |   83.147 | 
     | U_5/MAPPING/URFC/RPU1/U16            | A v -> Y ^ | XOR2X1  | 0.542 | 0.449 |   2.714 |   83.597 | 
     | U_5/MAPPING/URFC/RPU1/U14            | A ^ -> Y v | XOR2X1  | 0.574 | 0.559 |   3.273 |   84.155 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] | D v        | DFFSR   | 0.574 | 0.010 |   3.283 |   84.166 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | CLK ^      |       | 0.084 |       |   0.037 |  -80.846 | 
     | CLK__L1_I0                           | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -80.756 | 
     | CLK__L2_I0                           | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.364 |  -80.518 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] | CLK ^      | DFFSR | 0.367 | 0.025 |   0.389 |  -80.493 | 
     +------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U_5/MAPPING/URFC/\raddr_reg[1] /CLK 
Endpoint:   U_5/MAPPING/URFC/\raddr_reg[1] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: R_ENABLE                          (v) triggered by  leading edge of 
'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.391
- Setup                         0.224
+ Phase Shift                  84.000
= Required Time                84.168
- Arrival Time                  3.283
= Slack Time                   80.884
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            1.011
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |            |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                | R_ENABLE v |         | 0.047 |       |   1.011 |   81.895 | 
     | U_5/MAPPING/URFC/U16           | A v -> Y ^ | INVX1   | 0.222 | 0.175 |   1.186 |   82.070 | 
     | U_5/MAPPING/URFC/U15           | B ^ -> Y v | NOR2X1  | 0.596 | 0.498 |   1.683 |   82.568 | 
     | U_5/MAPPING/URFC/RPU1/U18      | C v -> Y ^ | NAND3X1 | 0.243 | 0.302 |   1.985 |   82.870 | 
     | U_5/MAPPING/URFC/RPU1/U17      | A ^ -> Y v | INVX1   | 0.287 | 0.279 |   2.265 |   83.149 | 
     | U_5/MAPPING/URFC/RPU1/U16      | A v -> Y ^ | XOR2X1  | 0.542 | 0.449 |   2.714 |   83.599 | 
     | U_5/MAPPING/URFC/RPU1/U14      | A ^ -> Y v | XOR2X1  | 0.574 | 0.559 |   3.273 |   84.157 | 
     | U_5/MAPPING/URFC/\raddr_reg[1] | D v        | DFFSR   | 0.574 | 0.011 |   3.283 |   84.168 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | CLK ^      |       | 0.084 |       |   0.037 |  -80.848 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -80.758 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -80.520 | 
     | U_5/MAPPING/URFC/\raddr_reg[1] | CLK ^      | DFFSR | 0.367 | 0.027 |   0.391 |  -80.493 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] /D (^) checked with  leading 
edge of 'CLK'
Beginpoint: R_ENABLE                                (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.391
- Setup                         0.235
+ Phase Shift                  84.000
= Required Time                84.156
- Arrival Time                  3.115
= Slack Time                   81.042
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            1.011
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |            |         |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                      | R_ENABLE v |         | 0.047 |       |   1.011 |   82.052 | 
     | U_5/MAPPING/URFC/U16                 | A v -> Y ^ | INVX1   | 0.222 | 0.175 |   1.186 |   82.227 | 
     | U_5/MAPPING/URFC/U15                 | B ^ -> Y v | NOR2X1  | 0.596 | 0.498 |   1.683 |   82.725 | 
     | U_5/MAPPING/URFC/RPU1/U18            | C v -> Y ^ | NAND3X1 | 0.243 | 0.302 |   1.985 |   83.027 | 
     | U_5/MAPPING/URFC/RPU1/U17            | A ^ -> Y v | INVX1   | 0.287 | 0.279 |   2.265 |   83.306 | 
     | U_5/MAPPING/URFC/RPU1/U13            | B v -> Y ^ | NAND2X1 | 0.270 | 0.258 |   2.523 |   83.565 | 
     | U_5/MAPPING/URFC/RPU1/U12            | A ^ -> Y ^ | XNOR2X1 | 0.765 | 0.586 |   3.109 |   84.151 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] | D ^        | DFFSR   | 0.765 | 0.006 |   3.115 |   84.156 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | CLK ^      |       | 0.084 |       |   0.037 |  -81.005 | 
     | CLK__L1_I0                           | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -80.915 | 
     | CLK__L2_I0                           | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.364 |  -80.677 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] | CLK ^      | DFFSR | 0.368 | 0.027 |   0.391 |  -80.650 | 
     +------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] /D (^) checked with  leading 
edge of 'CLK'
Beginpoint: R_ENABLE                                  (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.390
- Setup                         0.235
+ Phase Shift                  84.000
= Required Time                84.155
- Arrival Time                  3.113
= Slack Time                   81.042
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            1.011
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                        | R_ENABLE v |         | 0.047 |       |   1.011 |   82.053 | 
     | U_5/MAPPING/URFC/U16                   | A v -> Y ^ | INVX1   | 0.222 | 0.175 |   1.186 |   82.228 | 
     | U_5/MAPPING/URFC/U15                   | B ^ -> Y v | NOR2X1  | 0.596 | 0.498 |   1.683 |   82.726 | 
     | U_5/MAPPING/URFC/RPU1/U18              | C v -> Y ^ | NAND3X1 | 0.243 | 0.302 |   1.985 |   83.028 | 
     | U_5/MAPPING/URFC/RPU1/U17              | A ^ -> Y v | INVX1   | 0.287 | 0.279 |   2.265 |   83.307 | 
     | U_5/MAPPING/URFC/RPU1/U13              | B v -> Y ^ | NAND2X1 | 0.270 | 0.258 |   2.523 |   83.565 | 
     | U_5/MAPPING/URFC/RPU1/U12              | A ^ -> Y ^ | XNOR2X1 | 0.765 | 0.586 |   3.109 |   84.151 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] | D ^        | DFFSR   | 0.765 | 0.004 |   3.113 |   84.155 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | CLK ^      |       | 0.084 |       |   0.037 |  -81.005 | 
     | CLK__L1_I0                             | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -80.916 | 
     | CLK__L2_I0                             | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -80.678 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] | CLK ^      | DFFSR | 0.368 | 0.025 |   0.390 |  -80.652 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] /D (v) checked with  leading 
edge of 'CLK'
Beginpoint: R_ENABLE                                (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.389
- Setup                         0.226
+ Phase Shift                  84.000
= Required Time                84.163
- Arrival Time                  3.087
= Slack Time                   81.076
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            1.011
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |            |         |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                      | R_ENABLE v |         | 0.047 |       |   1.011 |   82.086 | 
     | U_5/MAPPING/URFC/U16                 | A v -> Y ^ | INVX1   | 0.222 | 0.175 |   1.186 |   82.261 | 
     | U_5/MAPPING/URFC/U15                 | B ^ -> Y v | NOR2X1  | 0.596 | 0.498 |   1.683 |   82.759 | 
     | U_5/MAPPING/URFC/RPU1/U20            | A v -> Y ^ | NAND2X1 | 0.307 | 0.373 |   2.057 |   83.132 | 
     | U_5/MAPPING/URFC/RPU1/U19            | A ^ -> Y ^ | XNOR2X1 | 0.524 | 0.439 |   2.495 |   83.571 | 
     | U_5/MAPPING/URFC/RPU1/U15            | A ^ -> Y v | XOR2X1  | 0.613 | 0.581 |   3.076 |   84.152 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] | D v        | DFFSR   | 0.613 | 0.011 |   3.087 |   84.163 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | CLK ^      |       | 0.084 |       |   0.037 |  -81.039 | 
     | CLK__L1_I0                           | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -80.949 | 
     | CLK__L2_I0                           | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -80.711 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] | CLK ^      | DFFSR | 0.367 | 0.024 |   0.389 |  -80.687 | 
     +------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U_5/MAPPING/URFC/\raddr_reg[0] /CLK 
Endpoint:   U_5/MAPPING/URFC/\raddr_reg[0] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: R_ENABLE                          (v) triggered by  leading edge of 
'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.392
- Setup                         0.226
+ Phase Shift                  84.000
= Required Time                84.166
- Arrival Time                  3.088
= Slack Time                   81.078
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            1.011
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |            |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                | R_ENABLE v |         | 0.047 |       |   1.011 |   82.089 | 
     | U_5/MAPPING/URFC/U16           | A v -> Y ^ | INVX1   | 0.222 | 0.175 |   1.186 |   82.264 | 
     | U_5/MAPPING/URFC/U15           | B ^ -> Y v | NOR2X1  | 0.596 | 0.498 |   1.683 |   82.761 | 
     | U_5/MAPPING/URFC/RPU1/U20      | A v -> Y ^ | NAND2X1 | 0.307 | 0.373 |   2.057 |   83.135 | 
     | U_5/MAPPING/URFC/RPU1/U19      | A ^ -> Y ^ | XNOR2X1 | 0.524 | 0.439 |   2.495 |   83.573 | 
     | U_5/MAPPING/URFC/RPU1/U15      | A ^ -> Y v | XOR2X1  | 0.613 | 0.581 |   3.076 |   84.154 | 
     | U_5/MAPPING/URFC/\raddr_reg[0] | D v        | DFFSR   | 0.613 | 0.012 |   3.088 |   84.166 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | CLK ^      |       | 0.084 |       |   0.037 |  -81.041 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -80.952 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -80.714 | 
     | U_5/MAPPING/URFC/\raddr_reg[0] | CLK ^      | DFFSR | 0.367 | 0.027 |   0.392 |  -80.686 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] /D (^) checked with  leading 
edge of 'CLK'
Beginpoint: R_ENABLE                                  (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.395
- Setup                         0.222
+ Phase Shift                  84.000
= Required Time                84.174
- Arrival Time                  2.715
= Slack Time                   81.458
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            1.011
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                        | R_ENABLE v |         | 0.047 |       |   1.011 |   82.469 | 
     | U_5/MAPPING/URFC/U16                   | A v -> Y ^ | INVX1   | 0.222 | 0.175 |   1.186 |   82.644 | 
     | U_5/MAPPING/URFC/U15                   | B ^ -> Y v | NOR2X1  | 0.596 | 0.498 |   1.683 |   83.142 | 
     | U_5/MAPPING/URFC/RPU1/U18              | C v -> Y ^ | NAND3X1 | 0.243 | 0.302 |   1.985 |   83.444 | 
     | U_5/MAPPING/URFC/RPU1/U17              | A ^ -> Y v | INVX1   | 0.287 | 0.279 |   2.265 |   83.723 | 
     | U_5/MAPPING/URFC/RPU1/U16              | A v -> Y ^ | XOR2X1  | 0.542 | 0.449 |   2.714 |   84.172 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] | D ^        | DFFSR   | 0.542 | 0.001 |   2.715 |   84.174 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | CLK ^      |       | 0.084 |       |   0.037 |  -81.421 | 
     | CLK__L1_I0                             | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.332 | 
     | CLK__L2_I0                             | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -81.094 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] | CLK ^      | DFFSR | 0.368 | 0.031 |   0.395 |  -81.063 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin U_5/MAPPING/URFC/\rwptr_r2_reg[1] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r2_reg[1] /R (^) checked with  leading edge 
of 'CLK'
Beginpoint: RST                                  (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.384
- Recovery                     -0.109
+ Phase Shift                  84.000
= Required Time                84.493
- Arrival Time                  2.901
= Slack Time                   81.593
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | RST v      |       | 0.521 |       |   1.264 |   82.857 | 
     | U2                                | A v -> Y ^ | INVX8 | 0.291 | 0.413 |   1.678 |   83.270 | 
     | FE_OFC237_n4                      | A ^ -> Y v | INVX4 | 0.557 | 0.441 |   2.118 |   83.711 | 
     | FE_OFC239_n4                      | A v -> Y ^ | INVX8 | 0.739 | 0.556 |   2.674 |   84.267 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[1] | R ^        | DFFSR | 0.905 | 0.226 |   2.901 |   84.493 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.084 |       |   0.037 |  -81.556 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.466 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -81.228 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[1] | CLK ^      | DFFSR | 0.366 | 0.020 |   0.384 |  -81.209 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                     (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.389
- Recovery                     -0.110
+ Phase Shift                  84.000
= Required Time                84.499
- Arrival Time                  2.905
= Slack Time                   81.594
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | RST v      |       | 0.521 |       |   1.264 |   82.858 | 
     | U2                                   | A v -> Y ^ | INVX8 | 0.291 | 0.413 |   1.678 |   83.271 | 
     | FE_OFC237_n4                         | A ^ -> Y v | INVX4 | 0.557 | 0.441 |   2.118 |   83.712 | 
     | FE_OFC239_n4                         | A v -> Y ^ | INVX8 | 0.739 | 0.556 |   2.674 |   84.268 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] | R ^        | DFFSR | 0.903 | 0.231 |   2.905 |   84.499 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | CLK ^      |       | 0.084 |       |   0.037 |  -81.557 | 
     | CLK__L1_I0                           | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.467 | 
     | CLK__L2_I0                           | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -81.229 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] | CLK ^      | DFFSR | 0.367 | 0.024 |   0.389 |  -81.205 | 
     +------------------------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                     (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.389
- Recovery                     -0.110
+ Phase Shift                  84.000
= Required Time                84.499
- Arrival Time                  2.905
= Slack Time                   81.594
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | RST v      |       | 0.521 |       |   1.264 |   82.859 | 
     | U2                                   | A v -> Y ^ | INVX8 | 0.291 | 0.413 |   1.678 |   83.272 | 
     | FE_OFC237_n4                         | A ^ -> Y v | INVX4 | 0.557 | 0.441 |   2.118 |   83.713 | 
     | FE_OFC239_n4                         | A v -> Y ^ | INVX8 | 0.739 | 0.556 |   2.674 |   84.269 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] | R ^        | DFFSR | 0.903 | 0.230 |   2.905 |   84.499 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | CLK ^      |       | 0.084 |       |   0.037 |  -81.558 | 
     | CLK__L1_I0                           | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.468 | 
     | CLK__L2_I0                           | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.364 |  -81.230 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] | CLK ^      | DFFSR | 0.367 | 0.025 |   0.389 |  -81.205 | 
     +------------------------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin U_5/MAPPING/URFC/\raddr_reg[0] /CLK 
Endpoint:   U_5/MAPPING/URFC/\raddr_reg[0] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.392
- Recovery                     -0.110
+ Phase Shift                  84.000
= Required Time                84.502
- Arrival Time                  2.906
= Slack Time                   81.596
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | RST v      |       | 0.521 |       |   1.264 |   82.860 | 
     | U2                             | A v -> Y ^ | INVX8 | 0.291 | 0.413 |   1.678 |   83.273 | 
     | FE_OFC237_n4                   | A ^ -> Y v | INVX4 | 0.557 | 0.441 |   2.118 |   83.714 | 
     | FE_OFC239_n4                   | A v -> Y ^ | INVX8 | 0.739 | 0.556 |   2.674 |   84.270 | 
     | U_5/MAPPING/URFC/\raddr_reg[0] | R ^        | DFFSR | 0.903 | 0.231 |   2.906 |   84.502 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | CLK ^      |       | 0.084 |       |   0.037 |  -81.559 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.469 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -81.231 | 
     | U_5/MAPPING/URFC/\raddr_reg[0] | CLK ^      | DFFSR | 0.367 | 0.027 |   0.392 |  -81.204 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin U_5/MAPPING/URFC/\raddr_reg[1] /CLK 
Endpoint:   U_5/MAPPING/URFC/\raddr_reg[1] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.391
- Recovery                     -0.110
+ Phase Shift                  84.000
= Required Time                84.501
- Arrival Time                  2.906
= Slack Time                   81.596
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | RST v      |       | 0.521 |       |   1.264 |   82.860 | 
     | U2                             | A v -> Y ^ | INVX8 | 0.291 | 0.413 |   1.678 |   83.273 | 
     | FE_OFC237_n4                   | A ^ -> Y v | INVX4 | 0.557 | 0.441 |   2.118 |   83.714 | 
     | FE_OFC239_n4                   | A v -> Y ^ | INVX8 | 0.739 | 0.556 |   2.674 |   84.270 | 
     | U_5/MAPPING/URFC/\raddr_reg[1] | R ^        | DFFSR | 0.903 | 0.231 |   2.906 |   84.501 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | CLK ^      |       | 0.084 |       |   0.037 |  -81.559 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.469 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -81.231 | 
     | U_5/MAPPING/URFC/\raddr_reg[1] | CLK ^      | DFFSR | 0.367 | 0.027 |   0.391 |  -81.204 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin U_5/MAPPING/URFC/\raddr_reg[2] /CLK 
Endpoint:   U_5/MAPPING/URFC/\raddr_reg[2] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.392
- Recovery                     -0.109
+ Phase Shift                  84.000
= Required Time                84.501
- Arrival Time                  2.898
= Slack Time                   81.603
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | RST v      |       | 0.521 |       |   1.264 |   82.867 | 
     | U2                             | A v -> Y ^ | INVX8 | 0.291 | 0.413 |   1.678 |   83.280 | 
     | FE_OFC237_n4                   | A ^ -> Y v | INVX4 | 0.557 | 0.441 |   2.118 |   83.721 | 
     | FE_OFC239_n4                   | A v -> Y ^ | INVX8 | 0.739 | 0.556 |   2.674 |   84.277 | 
     | U_5/MAPPING/URFC/\raddr_reg[2] | R ^        | DFFSR | 0.906 | 0.223 |   2.898 |   84.501 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | CLK ^      |       | 0.084 |       |   0.037 |  -81.566 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.476 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -81.238 | 
     | U_5/MAPPING/URFC/\raddr_reg[2] | CLK ^      | DFFSR | 0.367 | 0.027 |   0.392 |  -81.211 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin U_5/MAPPING/URFC/\rwptr_r1_reg[1] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r1_reg[1] /R (^) checked with  leading edge 
of 'CLK'
Beginpoint: RST                                  (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.386
- Recovery                     -0.106
+ Phase Shift                  84.000
= Required Time                84.492
- Arrival Time                  2.879
= Slack Time                   81.613
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | RST v      |       | 0.521 |       |   1.264 |   82.878 | 
     | U2                                | A v -> Y ^ | INVX8 | 0.291 | 0.413 |   1.678 |   83.291 | 
     | FE_OFC237_n4                      | A ^ -> Y v | INVX4 | 0.557 | 0.441 |   2.118 |   83.732 | 
     | FE_OFC239_n4                      | A v -> Y ^ | INVX8 | 0.739 | 0.556 |   2.674 |   84.288 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[1] | R ^        | DFFSR | 0.914 | 0.204 |   2.879 |   84.492 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.084 |       |   0.037 |  -81.577 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.487 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.364 |  -81.249 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[1] | CLK ^      | DFFSR | 0.366 | 0.021 |   0.386 |  -81.228 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin U_5/MAPPING/URFC/\rwptr_r2_reg[2] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r2_reg[2] /R (^) checked with  leading edge 
of 'CLK'
Beginpoint: RST                                  (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.378
- Recovery                     -0.106
+ Phase Shift                  84.000
= Required Time                84.484
- Arrival Time                  2.863
= Slack Time                   81.621
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | RST v      |       | 0.521 |       |   1.264 |   82.886 | 
     | U2                                | A v -> Y ^ | INVX8 | 0.291 | 0.413 |   1.678 |   83.299 | 
     | FE_OFC237_n4                      | A ^ -> Y v | INVX4 | 0.557 | 0.441 |   2.118 |   83.740 | 
     | FE_OFC239_n4                      | A v -> Y ^ | INVX8 | 0.739 | 0.556 |   2.674 |   84.296 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[2] | R ^        | DFFSR | 0.916 | 0.188 |   2.863 |   84.484 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.084 |       |   0.037 |  -81.584 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.495 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -81.257 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[2] | CLK ^      | DFFSR | 0.364 | 0.014 |   0.378 |  -81.243 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin U_5/MAPPING/URFC/\rwptr_r1_reg[2] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r1_reg[2] /R (^) checked with  leading edge 
of 'CLK'
Beginpoint: RST                                  (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.381
- Recovery                     -0.106
+ Phase Shift                  84.000
= Required Time                84.486
- Arrival Time                  2.863
= Slack Time                   81.624
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | RST v      |       | 0.521 |       |   1.264 |   82.888 | 
     | U2                                | A v -> Y ^ | INVX8 | 0.291 | 0.413 |   1.678 |   83.301 | 
     | FE_OFC237_n4                      | A ^ -> Y v | INVX4 | 0.557 | 0.441 |   2.118 |   83.742 | 
     | FE_OFC239_n4                      | A v -> Y ^ | INVX8 | 0.739 | 0.556 |   2.674 |   84.298 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[2] | R ^        | DFFSR | 0.916 | 0.188 |   2.863 |   84.486 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.084 |       |   0.037 |  -81.587 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.497 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -81.259 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[2] | CLK ^      | DFFSR | 0.365 | 0.016 |   0.381 |  -81.243 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin U_5/MAPPING/URFC/empty_flag_r_reg/CLK 
Endpoint:   U_5/MAPPING/URFC/empty_flag_r_reg/S (^) checked with  leading edge 
of 'CLK'
Beginpoint: RST                                 (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.398
- Recovery                     -0.002
+ Phase Shift                  84.000
= Required Time                84.401
- Arrival Time                  2.763
= Slack Time                   81.638
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | RST v      |       | 0.521 |       |   1.264 |   82.902 | 
     | U2                                | A v -> Y ^ | INVX8 | 0.291 | 0.413 |   1.678 |   83.316 | 
     | FE_OFC237_n4                      | A ^ -> Y v | INVX4 | 0.557 | 0.441 |   2.118 |   83.757 | 
     | FE_OFC238_n4                      | A v -> Y ^ | INVX8 | 0.653 | 0.533 |   2.651 |   84.289 | 
     | U_5/MAPPING/URFC/empty_flag_r_reg | S ^        | DFFSR | 0.695 | 0.111 |   2.763 |   84.401 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.084 |       |   0.037 |  -81.601 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.512 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -81.274 | 
     | U_5/MAPPING/URFC/empty_flag_r_reg | CLK ^      | DFFSR | 0.368 | 0.034 |   0.398 |  -81.240 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin U_5/MAPPING/URFC/\rwptr_r1_reg[3] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r1_reg[3] /R (^) checked with  leading edge 
of 'CLK'
Beginpoint: RST                                  (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.384
- Recovery                     -0.105
+ Phase Shift                  84.000
= Required Time                84.490
- Arrival Time                  2.850
= Slack Time                   81.640
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | RST v      |       | 0.521 |       |   1.264 |   82.904 | 
     | U2                                | A v -> Y ^ | INVX8 | 0.291 | 0.413 |   1.678 |   83.317 | 
     | FE_OFC237_n4                      | A ^ -> Y v | INVX4 | 0.557 | 0.441 |   2.118 |   83.758 | 
     | FE_OFC239_n4                      | A v -> Y ^ | INVX8 | 0.739 | 0.556 |   2.674 |   84.314 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[3] | R ^        | DFFSR | 0.916 | 0.175 |   2.850 |   84.490 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.084 |       |   0.037 |  -81.603 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.514 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -81.275 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[3] | CLK ^      | DFFSR | 0.367 | 0.020 |   0.384 |  -81.255 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] /D (^) checked with  leading 
edge of 'CLK'
Beginpoint: R_ENABLE                                  (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.374
- Setup                         0.221
+ Phase Shift                  84.000
= Required Time                84.153
- Arrival Time                  2.499
= Slack Time                   81.653
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            1.011
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                        | R_ENABLE v |         | 0.047 |       |   1.011 |   82.664 | 
     | U_5/MAPPING/URFC/U16                   | A v -> Y ^ | INVX1   | 0.222 | 0.175 |   1.186 |   82.839 | 
     | U_5/MAPPING/URFC/U15                   | B ^ -> Y v | NOR2X1  | 0.596 | 0.498 |   1.683 |   83.337 | 
     | U_5/MAPPING/URFC/RPU1/U20              | A v -> Y ^ | NAND2X1 | 0.307 | 0.373 |   2.057 |   83.710 | 
     | U_5/MAPPING/URFC/RPU1/U19              | A ^ -> Y ^ | XNOR2X1 | 0.524 | 0.439 |   2.495 |   84.149 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] | D ^        | DFFSR   | 0.524 | 0.004 |   2.499 |   84.153 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | CLK ^      |       | 0.084 |       |   0.037 |  -81.617 | 
     | CLK__L1_I0                             | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.527 | 
     | CLK__L2_I0                             | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -81.289 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] | CLK ^      | DFFSR | 0.362 | 0.009 |   0.374 |  -81.280 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin U_5/MAPPING/URFC/\rwptr_r2_reg[0] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r2_reg[0] /R (^) checked with  leading edge 
of 'CLK'
Beginpoint: RST                                  (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.373
- Recovery                     -0.134
+ Phase Shift                  84.000
= Required Time                84.507
- Arrival Time                  2.780
= Slack Time                   81.728
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | RST v      |       | 0.521 |       |   1.264 |   82.992 | 
     | U2                                | A v -> Y ^ | INVX8 | 0.291 | 0.413 |   1.678 |   83.405 | 
     | FE_OFC237_n4                      | A ^ -> Y v | INVX4 | 0.557 | 0.441 |   2.118 |   83.846 | 
     | FE_OFC238_n4                      | A v -> Y ^ | INVX8 | 0.653 | 0.533 |   2.651 |   84.379 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[0] | R ^        | DFFSR | 0.691 | 0.128 |   2.780 |   84.507 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.084 |       |   0.037 |  -81.691 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.601 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -81.363 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[0] | CLK ^      | DFFSR | 0.362 | 0.009 |   0.373 |  -81.354 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin U_5/MAPPING/URFC/\rwptr_r1_reg[0] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r1_reg[0] /R (^) checked with  leading edge 
of 'CLK'
Beginpoint: RST                                  (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.373
- Recovery                     -0.134
+ Phase Shift                  84.000
= Required Time                84.507
- Arrival Time                  2.779
= Slack Time                   81.728
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | RST v      |       | 0.521 |       |   1.264 |   82.993 | 
     | U2                                | A v -> Y ^ | INVX8 | 0.291 | 0.413 |   1.678 |   83.406 | 
     | FE_OFC237_n4                      | A ^ -> Y v | INVX4 | 0.557 | 0.441 |   2.118 |   83.847 | 
     | FE_OFC238_n4                      | A v -> Y ^ | INVX8 | 0.653 | 0.533 |   2.651 |   84.379 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[0] | R ^        | DFFSR | 0.691 | 0.128 |   2.779 |   84.507 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.084 |       |   0.037 |  -81.691 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.602 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.364 |  -81.364 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[0] | CLK ^      | DFFSR | 0.362 | 0.009 |   0.373 |  -81.355 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] /
CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                       (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.374
- Recovery                     -0.134
+ Phase Shift                  84.000
= Required Time                84.508
- Arrival Time                  2.778
= Slack Time                   81.730
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | RST v      |       | 0.521 |       |   1.264 |   82.995 | 
     | U2                                     | A v -> Y ^ | INVX8 | 0.291 | 0.413 |   1.678 |   83.408 | 
     | FE_OFC237_n4                           | A ^ -> Y v | INVX4 | 0.557 | 0.441 |   2.118 |   83.849 | 
     | FE_OFC238_n4                           | A v -> Y ^ | INVX8 | 0.653 | 0.533 |   2.651 |   84.382 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] | R ^        | DFFSR | 0.692 | 0.126 |   2.778 |   84.508 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | CLK ^      |       | 0.084 |       |   0.037 |  -81.693 | 
     | CLK__L1_I0                             | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.604 | 
     | CLK__L2_I0                             | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -81.366 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] | CLK ^      | DFFSR | 0.362 | 0.009 |   0.374 |  -81.356 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin U_5/MAPPING/URFC/\rwptr_r2_reg[3] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r2_reg[3] /R (^) checked with  leading edge 
of 'CLK'
Beginpoint: RST                                  (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.373
- Recovery                     -0.134
+ Phase Shift                  84.000
= Required Time                84.507
- Arrival Time                  2.777
= Slack Time                   81.730
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | RST v      |       | 0.521 |       |   1.264 |   82.995 | 
     | U2                                | A v -> Y ^ | INVX8 | 0.291 | 0.413 |   1.678 |   83.408 | 
     | FE_OFC237_n4                      | A ^ -> Y v | INVX4 | 0.557 | 0.441 |   2.118 |   83.849 | 
     | FE_OFC238_n4                      | A v -> Y ^ | INVX8 | 0.653 | 0.533 |   2.651 |   84.382 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[3] | R ^        | DFFSR | 0.692 | 0.125 |   2.777 |   84.507 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.084 |       |   0.037 |  -81.694 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.604 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -81.366 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[3] | CLK ^      | DFFSR | 0.362 | 0.009 |   0.373 |  -81.357 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] /
CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                       (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.390
- Recovery                     -0.114
+ Phase Shift                  84.000
= Required Time                84.503
- Arrival Time                  2.769
= Slack Time                   81.734
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | RST v      |       | 0.521 |       |   1.264 |   82.999 | 
     | U2                                     | A v -> Y ^ | INVX8 | 0.291 | 0.413 |   1.678 |   83.412 | 
     | FE_OFC237_n4                           | A ^ -> Y v | INVX4 | 0.557 | 0.441 |   2.118 |   83.853 | 
     | FE_OFC239_n4                           | A v -> Y ^ | INVX8 | 0.739 | 0.556 |   2.674 |   84.409 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] | R ^        | DFFSR | 0.876 | 0.094 |   2.769 |   84.503 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | CLK ^      |       | 0.084 |       |   0.037 |  -81.698 | 
     | CLK__L1_I0                             | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.608 | 
     | CLK__L2_I0                             | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -81.370 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] | CLK ^      | DFFSR | 0.368 | 0.025 |   0.390 |  -81.345 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                     (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.388
- Recovery                     -0.134
+ Phase Shift                  84.000
= Required Time                84.522
- Arrival Time                  2.774
= Slack Time                   81.747
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | RST v      |       | 0.521 |       |   1.264 |   83.012 | 
     | U2                                   | A v -> Y ^ | INVX8 | 0.291 | 0.413 |   1.678 |   83.425 | 
     | FE_OFC237_n4                         | A ^ -> Y v | INVX4 | 0.557 | 0.441 |   2.118 |   83.866 | 
     | FE_OFC238_n4                         | A v -> Y ^ | INVX8 | 0.653 | 0.533 |   2.651 |   84.398 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] | R ^        | DFFSR | 0.693 | 0.123 |   2.774 |   84.522 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | CLK ^      |       | 0.084 |       |   0.037 |  -81.710 | 
     | CLK__L1_I0                           | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.621 | 
     | CLK__L2_I0                           | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -81.383 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] | CLK ^      | DFFSR | 0.367 | 0.023 |   0.388 |  -81.359 | 
     +------------------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                     (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.391
- Recovery                     -0.134
+ Phase Shift                  84.000
= Required Time                84.525
- Arrival Time                  2.772
= Slack Time                   81.753
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | RST v      |       | 0.521 |       |   1.264 |   83.017 | 
     | U2                                   | A v -> Y ^ | INVX8 | 0.291 | 0.413 |   1.678 |   83.430 | 
     | FE_OFC237_n4                         | A ^ -> Y v | INVX4 | 0.557 | 0.441 |   2.119 |   83.871 | 
     | FE_OFC238_n4                         | A v -> Y ^ | INVX8 | 0.653 | 0.533 |   2.651 |   84.404 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] | R ^        | DFFSR | 0.693 | 0.121 |   2.772 |   84.525 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | CLK ^      |       | 0.084 |       |   0.037 |  -81.716 | 
     | CLK__L1_I0                           | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.627 | 
     | CLK__L2_I0                           | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.364 |  -81.388 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] | CLK ^      | DFFSR | 0.368 | 0.027 |   0.391 |  -81.362 | 
     +------------------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] /
CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                       (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.395
- Recovery                     -0.133
+ Phase Shift                  84.000
= Required Time                84.529
- Arrival Time                  2.762
= Slack Time                   81.767
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | RST v      |       | 0.521 |       |   1.264 |   83.031 | 
     | U2                                     | A v -> Y ^ | INVX8 | 0.291 | 0.413 |   1.678 |   83.444 | 
     | FE_OFC237_n4                           | A ^ -> Y v | INVX4 | 0.557 | 0.441 |   2.118 |   83.885 | 
     | FE_OFC238_n4                           | A v -> Y ^ | INVX8 | 0.653 | 0.533 |   2.651 |   84.418 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] | R ^        | DFFSR | 0.696 | 0.111 |   2.762 |   84.529 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | CLK ^      |       | 0.084 |       |   0.037 |  -81.730 | 
     | CLK__L1_I0                             | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.640 | 
     | CLK__L2_I0                             | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -81.402 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] | CLK ^      | DFFSR | 0.368 | 0.031 |   0.395 |  -81.371 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] /
CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                       (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.397
- Recovery                     -0.133
+ Phase Shift                  84.000
= Required Time                84.530
- Arrival Time                  2.762
= Slack Time                   81.768
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | RST v      |       | 0.521 |       |   1.264 |   83.033 | 
     | U2                                     | A v -> Y ^ | INVX8 | 0.291 | 0.413 |   1.678 |   83.446 | 
     | FE_OFC237_n4                           | A ^ -> Y v | INVX4 | 0.557 | 0.441 |   2.118 |   83.887 | 
     | FE_OFC238_n4                           | A v -> Y ^ | INVX8 | 0.653 | 0.533 |   2.651 |   84.419 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | R ^        | DFFSR | 0.695 | 0.111 |   2.762 |   84.530 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | CLK ^      |       | 0.084 |       |   0.037 |  -81.731 | 
     | CLK__L1_I0                             | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.642 | 
     | CLK__L2_I0                             | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -81.404 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | CLK ^      | DFFSR | 0.368 | 0.033 |   0.397 |  -81.371 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   EMPTY                               (v) checked with  leading edge 
of 'CLK'
Beginpoint: U_5/MAPPING/URFC/empty_flag_r_reg/Q (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  84.000
= Required Time                83.000
- Arrival Time                  1.098
= Slack Time                   81.902
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^        |       | 0.084 |       |   0.037 |   81.939 | 
     | CLK__L1_I0                        | A ^ -> Y v   | INVX8 | 0.084 | 0.090 |   0.126 |   82.028 | 
     | CLK__L2_I0                        | A v -> Y ^   | INVX8 | 0.356 | 0.238 |   0.364 |   82.266 | 
     | U_5/MAPPING/URFC/empty_flag_r_reg | CLK ^ -> Q v | DFFSR | 0.288 | 0.732 |   1.097 |   82.998 | 
     |                                   | EMPTY v      |       | 0.288 | 0.002 |   1.098 |   83.000 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] /D (v) checked with  leading 
edge of 'CLK'
Beginpoint: R_ENABLE                                  (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.397
- Setup                         0.171
+ Phase Shift                  84.000
= Required Time                84.226
- Arrival Time                  2.110
= Slack Time                   82.116
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            1.011
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |            |        |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+--------+-------+-------+---------+----------| 
     |                                        | R_ENABLE v |        | 0.047 |       |   1.011 |   83.127 | 
     | U_5/MAPPING/URFC/U16                   | A v -> Y ^ | INVX1  | 0.222 | 0.175 |   1.186 |   83.302 | 
     | U_5/MAPPING/URFC/U15                   | B ^ -> Y v | NOR2X1 | 0.596 | 0.498 |   1.683 |   83.799 | 
     | U_5/MAPPING/URFC/RPU1/U21              | B v -> Y v | XOR2X1 | 0.342 | 0.425 |   2.108 |   84.224 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | D v        | DFFSR  | 0.342 | 0.002 |   2.110 |   84.226 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | CLK ^      |       | 0.084 |       |   0.037 |  -82.079 | 
     | CLK__L1_I0                             | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -81.990 | 
     | CLK__L2_I0                             | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -81.751 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | CLK ^      | DFFSR | 0.368 | 0.033 |   0.397 |  -81.719 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin U_8/\ctr1_reg[1] /CLK 
Endpoint:   U_8/\ctr1_reg[1] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                 (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.399
- Recovery                     -0.172
+ Phase Shift                  84.000
= Required Time                84.571
- Arrival Time                  1.843
= Slack Time                   82.728
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | RST v      |       | 0.521 |       |   1.264 |   83.992 | 
     | U_8/U6           | A v -> Y ^ | INVX1 | 0.436 | 0.576 |   1.841 |   84.569 | 
     | U_8/\ctr1_reg[1] | R ^        | DFFSR | 0.436 | 0.002 |   1.843 |   84.571 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | CLK ^      |       | 0.084 |       |   0.037 |  -82.691 | 
     | CLK__L1_I0       | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -82.602 | 
     | CLK__L2_I0       | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -82.363 | 
     | U_8/\ctr1_reg[1] | CLK ^      | DFFSR | 0.368 | 0.034 |   0.399 |  -82.329 | 
     +----------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin U_8/\ctr1_reg[0] /CLK 
Endpoint:   U_8/\ctr1_reg[0] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                 (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.399
- Recovery                     -0.172
+ Phase Shift                  84.000
= Required Time                84.571
- Arrival Time                  1.842
= Slack Time                   82.729
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.264
     = Beginpoint Arrival Time            1.264
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | RST v      |       | 0.521 |       |   1.264 |   83.993 | 
     | U_8/U6           | A v -> Y ^ | INVX1 | 0.436 | 0.576 |   1.841 |   84.569 | 
     | U_8/\ctr1_reg[0] | R ^        | DFFSR | 0.436 | 0.002 |   1.842 |   84.571 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | CLK ^      |       | 0.084 |       |   0.037 |  -82.692 | 
     | CLK__L1_I0       | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -82.602 | 
     | CLK__L2_I0       | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -82.364 | 
     | U_8/\ctr1_reg[0] | CLK ^      | DFFSR | 0.368 | 0.034 |   0.399 |  -82.330 | 
     +----------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U_8/\ctr1_reg[1] /CLK 
Endpoint:   U_8/\ctr1_reg[1] /D (v) checked with  leading edge of 'CLK'
Beginpoint: U_8/\ctr1_reg[0] /Q (v) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.399
- Setup                         0.130
+ Phase Shift                  84.000
= Required Time                84.269
- Arrival Time                  1.431
= Slack Time                   82.838
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                  |              |        |       |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+-------+---------+----------| 
     |                  | CLK ^        |        | 0.084 |       |   0.037 |   82.875 | 
     | CLK__L1_I0       | A ^ -> Y v   | INVX8  | 0.084 | 0.090 |   0.126 |   82.964 | 
     | CLK__L2_I0       | A v -> Y ^   | INVX8  | 0.356 | 0.238 |   0.365 |   83.203 | 
     | U_8/\ctr1_reg[0] | CLK ^ -> Q v | DFFSR  | 0.186 | 0.654 |   1.019 |   83.857 | 
     | U_8/U10          | A v -> Y ^   | INVX1  | 0.267 | 0.241 |   1.260 |   84.098 | 
     | U_8/U7           | B ^ -> Y v   | NOR2X1 | 0.208 | 0.171 |   1.431 |   84.269 | 
     | U_8/\ctr1_reg[1] | D v          | DFFSR  | 0.208 | 0.000 |   1.431 |   84.269 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | CLK ^      |       | 0.084 |       |   0.037 |  -82.801 | 
     | CLK__L1_I0       | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -82.712 | 
     | CLK__L2_I0       | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -82.474 | 
     | U_8/\ctr1_reg[1] | CLK ^      | DFFSR | 0.368 | 0.034 |   0.399 |  -82.439 | 
     +----------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U_8/\ctr1_reg[0] /CLK 
Endpoint:   U_8/\ctr1_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: U_8/\ctr1_reg[1] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.399
- Setup                         0.131
+ Phase Shift                  84.000
= Required Time                84.268
- Arrival Time                  1.357
= Slack Time                   82.911
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                  |              |        |       |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+-------+---------+----------| 
     |                  | CLK ^        |        | 0.084 |       |   0.037 |   82.948 | 
     | CLK__L1_I0       | A ^ -> Y v   | INVX8  | 0.084 | 0.090 |   0.126 |   83.037 | 
     | CLK__L2_I0       | A v -> Y ^   | INVX8  | 0.356 | 0.238 |   0.365 |   83.275 | 
     | U_8/\ctr1_reg[1] | CLK ^ -> Q ^ | DFFSR  | 0.391 | 0.738 |   1.103 |   84.013 | 
     | U_8/U8           | A ^ -> Y v   | NOR2X1 | 0.214 | 0.254 |   1.356 |   84.267 | 
     | U_8/\ctr1_reg[0] | D v          | DFFSR  | 0.214 | 0.000 |   1.357 |   84.268 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | CLK ^      |       | 0.084 |       |   0.037 |  -82.874 | 
     | CLK__L1_I0       | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -82.784 | 
     | CLK__L2_I0       | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -82.546 | 
     | U_8/\ctr1_reg[0] | CLK ^      | DFFSR | 0.368 | 0.034 |   0.399 |  -82.512 | 
     +----------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U_5/MAPPING/URFC/\rwptr_r2_reg[1] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r2_reg[1] /D (v) checked with  leading edge 
of 'CLK'
Beginpoint: U_5/MAPPING/URFC/\rwptr_r1_reg[1] /Q (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.384
- Setup                         0.122
+ Phase Shift                  84.000
= Required Time                84.262
- Arrival Time                  0.992
= Slack Time                   83.270
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^        |       | 0.084 |       |   0.037 |   83.307 | 
     | CLK__L1_I0                        | A ^ -> Y v   | INVX8 | 0.084 | 0.090 |   0.126 |   83.396 | 
     | CLK__L2_I0                        | A v -> Y ^   | INVX8 | 0.356 | 0.238 |   0.364 |   83.634 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[1] | CLK ^ -> Q v | DFFSR | 0.168 | 0.627 |   0.992 |   84.261 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[1] | D v          | DFFSR | 0.168 | 0.001 |   0.992 |   84.262 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.084 |       |   0.037 |  -83.233 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -83.143 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -82.905 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[1] | CLK ^      | DFFSR | 0.366 | 0.020 |   0.384 |  -82.886 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U_5/MAPPING/URFC/\rwptr_r2_reg[3] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r2_reg[3] /D (v) checked with  leading edge 
of 'CLK'
Beginpoint: U_5/MAPPING/URFC/\rwptr_r1_reg[3] /Q (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.373
- Setup                         0.115
+ Phase Shift                  84.000
= Required Time                84.258
- Arrival Time                  0.966
= Slack Time                   83.291
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^        |       | 0.084 |       |   0.037 |   83.328 | 
     | CLK__L1_I0                        | A ^ -> Y v   | INVX8 | 0.084 | 0.090 |   0.126 |   83.418 | 
     | CLK__L2_I0                        | A v -> Y ^   | INVX8 | 0.356 | 0.238 |   0.365 |   83.656 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[3] | CLK ^ -> Q v | DFFSR | 0.135 | 0.601 |   0.965 |   84.257 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[3] | D v          | DFFSR | 0.135 | 0.001 |   0.966 |   84.258 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.084 |       |   0.037 |  -83.255 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -83.165 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -82.927 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[3] | CLK ^      | DFFSR | 0.362 | 0.009 |   0.373 |  -82.918 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U_5/MAPPING/URFC/\rwptr_r2_reg[2] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r2_reg[2] /D (v) checked with  leading edge 
of 'CLK'
Beginpoint: U_5/MAPPING/URFC/\rwptr_r1_reg[2] /Q (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.378
- Setup                         0.116
+ Phase Shift                  84.000
= Required Time                84.263
- Arrival Time                  0.964
= Slack Time                   83.299
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^        |       | 0.084 |       |   0.037 |   83.336 | 
     | CLK__L1_I0                        | A ^ -> Y v   | INVX8 | 0.084 | 0.090 |   0.126 |   83.426 | 
     | CLK__L2_I0                        | A v -> Y ^   | INVX8 | 0.356 | 0.238 |   0.365 |   83.664 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[2] | CLK ^ -> Q v | DFFSR | 0.137 | 0.598 |   0.963 |   84.262 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[2] | D v          | DFFSR | 0.137 | 0.001 |   0.964 |   84.263 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.084 |       |   0.037 |  -83.262 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -83.173 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -82.935 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[2] | CLK ^      | DFFSR | 0.364 | 0.014 |   0.378 |  -82.921 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U_5/MAPPING/URFC/\rwptr_r2_reg[0] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r2_reg[0] /D (v) checked with  leading edge 
of 'CLK'
Beginpoint: U_5/MAPPING/URFC/\rwptr_r1_reg[0] /Q (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.373
- Setup                         0.107
+ Phase Shift                  84.000
= Required Time                84.266
- Arrival Time                  0.922
= Slack Time                   83.344
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^        |       | 0.084 |       |   0.037 |   83.381 | 
     | CLK__L1_I0                        | A ^ -> Y v   | INVX8 | 0.084 | 0.090 |   0.126 |   83.470 | 
     | CLK__L2_I0                        | A v -> Y ^   | INVX8 | 0.356 | 0.238 |   0.365 |   83.708 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[0] | CLK ^ -> Q v | DFFSR | 0.094 | 0.558 |   0.922 |   84.266 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[0] | D v          | DFFSR | 0.094 | 0.000 |   0.922 |   84.266 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.037
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.084 |       |   0.037 |  -83.307 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.084 | 0.090 |   0.126 |  -83.217 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.356 | 0.238 |   0.365 |  -82.979 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[0] | CLK ^      | DFFSR | 0.362 | 0.009 |   0.373 |  -82.971 | 
     +---------------------------------------------------------------------------------------------+ 

