// Seed: 3514428136
module module_0 (
    input wire id_0
    , id_15,
    input supply0 id_1,
    output wand id_2,
    input tri id_3,
    output uwire id_4,
    input uwire id_5,
    input wor id_6,
    output supply1 id_7,
    input wand id_8,
    output supply1 id_9,
    output supply0 id_10,
    input supply1 id_11,
    input tri id_12,
    output wor id_13
);
  wire id_16;
  tri1 id_17;
  assign id_17 = 0;
  wor id_18 = id_1;
endmodule
module module_1 (
    input  logic id_0,
    output wire  id_1,
    input  tri   id_2,
    output logic id_3,
    input  tri1  id_4
);
  logic id_6;
  assign id_3 = id_6;
  always id_3 = @(id_0) (1'b0 || 1);
  module_0(
      id_2, id_4, id_1, id_4, id_1, id_2, id_4, id_1, id_2, id_1, id_1, id_2, id_2, id_1
  );
endmodule
