// Seed: 3653186017
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd26
) (
    input tri0 id_0,
    input wand id_1,
    input wand id_2,
    input wire id_3,
    input wor _id_4,
    input tri0 id_5,
    output supply1 id_6,
    output tri1 id_7,
    input tri0 id_8[-1 : id_4],
    output uwire id_9,
    output tri id_10,
    output wor id_11,
    input supply1 id_12,
    input tri id_13,
    input supply1 id_14,
    input supply0 id_15,
    input wor id_16
    , id_26,
    output uwire id_17,
    output tri id_18,
    input tri0 id_19,
    input tri id_20,
    output wire void id_21,
    input tri0 id_22,
    input tri1 id_23,
    output wire id_24
);
  logic [(  -1  ) : -1  ^  1] id_27;
  module_0 modCall_1 (
      id_27,
      id_26
  );
  logic id_28;
  wire  id_29;
endmodule
