Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jul 15 14:47:44 2020
| Host         : DESKTOP-L606HG3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file segment_counter_timing_summary_routed.rpt -pb segment_counter_timing_summary_routed.pb -rpx segment_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : segment_counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.211        0.000                      0                   65        0.252        0.000                      0                   65        3.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk0/inst/clk_in1     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk0/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      195.211        0.000                      0                   65        0.252        0.000                      0                   65       13.360        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk0/inst/clk_in1
  To Clock:  clk0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.211ns  (required time - arrival time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.828ns (20.599%)  route 3.192ns (79.401%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 197.129 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -2.341    clk1/clk_out1
    SLICE_X63Y17         FDRE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.456    -1.885 r  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.828    -1.057    clk1/counter_reg[7]
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.124    -0.933 r  clk1/counter[0]_i_8/O
                         net (fo=2, routed)           0.659    -0.275    clk1/counter[0]_i_8_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124    -0.151 r  clk1/counter[0]_i_4/O
                         net (fo=1, routed)           0.994     0.843    clk1/counter[0]_i_4_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     0.967 r  clk1/counter[0]_i_1/O
                         net (fo=32, routed)          0.712     1.679    clk1/clear
    SLICE_X63Y16         FDRE                                         r  clk1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.162   201.162    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.512   197.129    clk1/clk_out1
    SLICE_X63Y16         FDRE                                         r  clk1/counter_reg[0]/C
                         clock pessimism              0.507   197.636    
                         clock uncertainty           -0.318   197.318    
    SLICE_X63Y16         FDRE (Setup_fdre_C_R)       -0.429   196.889    clk1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        196.889    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                195.211    

Slack (MET) :             195.211ns  (required time - arrival time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.828ns (20.599%)  route 3.192ns (79.401%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 197.129 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -2.341    clk1/clk_out1
    SLICE_X63Y17         FDRE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.456    -1.885 r  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.828    -1.057    clk1/counter_reg[7]
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.124    -0.933 r  clk1/counter[0]_i_8/O
                         net (fo=2, routed)           0.659    -0.275    clk1/counter[0]_i_8_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124    -0.151 r  clk1/counter[0]_i_4/O
                         net (fo=1, routed)           0.994     0.843    clk1/counter[0]_i_4_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     0.967 r  clk1/counter[0]_i_1/O
                         net (fo=32, routed)          0.712     1.679    clk1/clear
    SLICE_X63Y16         FDRE                                         r  clk1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.162   201.162    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.512   197.129    clk1/clk_out1
    SLICE_X63Y16         FDRE                                         r  clk1/counter_reg[1]/C
                         clock pessimism              0.507   197.636    
                         clock uncertainty           -0.318   197.318    
    SLICE_X63Y16         FDRE (Setup_fdre_C_R)       -0.429   196.889    clk1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        196.889    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                195.211    

Slack (MET) :             195.211ns  (required time - arrival time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.828ns (20.599%)  route 3.192ns (79.401%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 197.129 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -2.341    clk1/clk_out1
    SLICE_X63Y17         FDRE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.456    -1.885 r  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.828    -1.057    clk1/counter_reg[7]
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.124    -0.933 r  clk1/counter[0]_i_8/O
                         net (fo=2, routed)           0.659    -0.275    clk1/counter[0]_i_8_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124    -0.151 r  clk1/counter[0]_i_4/O
                         net (fo=1, routed)           0.994     0.843    clk1/counter[0]_i_4_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     0.967 r  clk1/counter[0]_i_1/O
                         net (fo=32, routed)          0.712     1.679    clk1/clear
    SLICE_X63Y16         FDRE                                         r  clk1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.162   201.162    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.512   197.129    clk1/clk_out1
    SLICE_X63Y16         FDRE                                         r  clk1/counter_reg[2]/C
                         clock pessimism              0.507   197.636    
                         clock uncertainty           -0.318   197.318    
    SLICE_X63Y16         FDRE (Setup_fdre_C_R)       -0.429   196.889    clk1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        196.889    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                195.211    

Slack (MET) :             195.211ns  (required time - arrival time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.828ns (20.599%)  route 3.192ns (79.401%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 197.129 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -2.341    clk1/clk_out1
    SLICE_X63Y17         FDRE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.456    -1.885 r  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.828    -1.057    clk1/counter_reg[7]
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.124    -0.933 r  clk1/counter[0]_i_8/O
                         net (fo=2, routed)           0.659    -0.275    clk1/counter[0]_i_8_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124    -0.151 r  clk1/counter[0]_i_4/O
                         net (fo=1, routed)           0.994     0.843    clk1/counter[0]_i_4_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     0.967 r  clk1/counter[0]_i_1/O
                         net (fo=32, routed)          0.712     1.679    clk1/clear
    SLICE_X63Y16         FDRE                                         r  clk1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.162   201.162    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.512   197.129    clk1/clk_out1
    SLICE_X63Y16         FDRE                                         r  clk1/counter_reg[3]/C
                         clock pessimism              0.507   197.636    
                         clock uncertainty           -0.318   197.318    
    SLICE_X63Y16         FDRE (Setup_fdre_C_R)       -0.429   196.889    clk1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        196.889    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                195.211    

Slack (MET) :             195.258ns  (required time - arrival time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.828ns (20.863%)  route 3.141ns (79.137%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 197.125 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -2.341    clk1/clk_out1
    SLICE_X63Y17         FDRE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.456    -1.885 r  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.828    -1.057    clk1/counter_reg[7]
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.124    -0.933 r  clk1/counter[0]_i_8/O
                         net (fo=2, routed)           0.659    -0.275    clk1/counter[0]_i_8_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124    -0.151 r  clk1/counter[0]_i_4/O
                         net (fo=1, routed)           0.994     0.843    clk1/counter[0]_i_4_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     0.967 r  clk1/counter[0]_i_1/O
                         net (fo=32, routed)          0.661     1.628    clk1/clear
    SLICE_X63Y20         FDRE                                         r  clk1/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.162   201.162    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.508   197.125    clk1/clk_out1
    SLICE_X63Y20         FDRE                                         r  clk1/counter_reg[16]/C
                         clock pessimism              0.507   197.632    
                         clock uncertainty           -0.318   197.314    
    SLICE_X63Y20         FDRE (Setup_fdre_C_R)       -0.429   196.885    clk1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                        196.885    
                         arrival time                          -1.628    
  -------------------------------------------------------------------
                         slack                                195.258    

Slack (MET) :             195.258ns  (required time - arrival time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.828ns (20.863%)  route 3.141ns (79.137%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 197.125 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -2.341    clk1/clk_out1
    SLICE_X63Y17         FDRE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.456    -1.885 r  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.828    -1.057    clk1/counter_reg[7]
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.124    -0.933 r  clk1/counter[0]_i_8/O
                         net (fo=2, routed)           0.659    -0.275    clk1/counter[0]_i_8_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124    -0.151 r  clk1/counter[0]_i_4/O
                         net (fo=1, routed)           0.994     0.843    clk1/counter[0]_i_4_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     0.967 r  clk1/counter[0]_i_1/O
                         net (fo=32, routed)          0.661     1.628    clk1/clear
    SLICE_X63Y20         FDRE                                         r  clk1/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.162   201.162    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.508   197.125    clk1/clk_out1
    SLICE_X63Y20         FDRE                                         r  clk1/counter_reg[17]/C
                         clock pessimism              0.507   197.632    
                         clock uncertainty           -0.318   197.314    
    SLICE_X63Y20         FDRE (Setup_fdre_C_R)       -0.429   196.885    clk1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                        196.885    
                         arrival time                          -1.628    
  -------------------------------------------------------------------
                         slack                                195.258    

Slack (MET) :             195.258ns  (required time - arrival time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.828ns (20.863%)  route 3.141ns (79.137%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 197.125 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -2.341    clk1/clk_out1
    SLICE_X63Y17         FDRE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.456    -1.885 r  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.828    -1.057    clk1/counter_reg[7]
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.124    -0.933 r  clk1/counter[0]_i_8/O
                         net (fo=2, routed)           0.659    -0.275    clk1/counter[0]_i_8_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124    -0.151 r  clk1/counter[0]_i_4/O
                         net (fo=1, routed)           0.994     0.843    clk1/counter[0]_i_4_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     0.967 r  clk1/counter[0]_i_1/O
                         net (fo=32, routed)          0.661     1.628    clk1/clear
    SLICE_X63Y20         FDRE                                         r  clk1/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.162   201.162    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.508   197.125    clk1/clk_out1
    SLICE_X63Y20         FDRE                                         r  clk1/counter_reg[18]/C
                         clock pessimism              0.507   197.632    
                         clock uncertainty           -0.318   197.314    
    SLICE_X63Y20         FDRE (Setup_fdre_C_R)       -0.429   196.885    clk1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                        196.885    
                         arrival time                          -1.628    
  -------------------------------------------------------------------
                         slack                                195.258    

Slack (MET) :             195.258ns  (required time - arrival time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.828ns (20.863%)  route 3.141ns (79.137%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 197.125 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -2.341    clk1/clk_out1
    SLICE_X63Y17         FDRE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.456    -1.885 r  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.828    -1.057    clk1/counter_reg[7]
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.124    -0.933 r  clk1/counter[0]_i_8/O
                         net (fo=2, routed)           0.659    -0.275    clk1/counter[0]_i_8_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124    -0.151 r  clk1/counter[0]_i_4/O
                         net (fo=1, routed)           0.994     0.843    clk1/counter[0]_i_4_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     0.967 r  clk1/counter[0]_i_1/O
                         net (fo=32, routed)          0.661     1.628    clk1/clear
    SLICE_X63Y20         FDRE                                         r  clk1/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.162   201.162    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.508   197.125    clk1/clk_out1
    SLICE_X63Y20         FDRE                                         r  clk1/counter_reg[19]/C
                         clock pessimism              0.507   197.632    
                         clock uncertainty           -0.318   197.314    
    SLICE_X63Y20         FDRE (Setup_fdre_C_R)       -0.429   196.885    clk1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                        196.885    
                         arrival time                          -1.628    
  -------------------------------------------------------------------
                         slack                                195.258    

Slack (MET) :             195.265ns  (required time - arrival time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.828ns (20.926%)  route 3.129ns (79.074%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 197.121 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -2.341    clk1/clk_out1
    SLICE_X63Y17         FDRE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.456    -1.885 r  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.828    -1.057    clk1/counter_reg[7]
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.124    -0.933 r  clk1/counter[0]_i_8/O
                         net (fo=2, routed)           0.659    -0.275    clk1/counter[0]_i_8_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124    -0.151 r  clk1/counter[0]_i_4/O
                         net (fo=1, routed)           0.994     0.843    clk1/counter[0]_i_4_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     0.967 r  clk1/counter[0]_i_1/O
                         net (fo=32, routed)          0.649     1.616    clk1/clear
    SLICE_X63Y23         FDRE                                         r  clk1/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.162   201.162    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.504   197.121    clk1/clk_out1
    SLICE_X63Y23         FDRE                                         r  clk1/counter_reg[28]/C
                         clock pessimism              0.507   197.628    
                         clock uncertainty           -0.318   197.310    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429   196.881    clk1/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        196.881    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                195.265    

Slack (MET) :             195.265ns  (required time - arrival time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.828ns (20.926%)  route 3.129ns (79.074%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 197.121 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -2.341    clk1/clk_out1
    SLICE_X63Y17         FDRE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.456    -1.885 r  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.828    -1.057    clk1/counter_reg[7]
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.124    -0.933 r  clk1/counter[0]_i_8/O
                         net (fo=2, routed)           0.659    -0.275    clk1/counter[0]_i_8_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124    -0.151 r  clk1/counter[0]_i_4/O
                         net (fo=1, routed)           0.994     0.843    clk1/counter[0]_i_4_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     0.967 r  clk1/counter[0]_i_1/O
                         net (fo=32, routed)          0.649     1.616    clk1/clear
    SLICE_X63Y23         FDRE                                         r  clk1/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.162   201.162    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.504   197.121    clk1/clk_out1
    SLICE_X63Y23         FDRE                                         r  clk1/counter_reg[29]/C
                         clock pessimism              0.507   197.628    
                         clock uncertainty           -0.318   197.310    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429   196.881    clk1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        196.881    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                195.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.590    -0.818    clk1/clk_out1
    SLICE_X63Y16         FDRE                                         r  clk1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  clk1/counter_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.569    clk1/counter_reg_n_0_[3]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.461 r  clk1/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.461    clk1/counter_reg[0]_i_2_n_4
    SLICE_X63Y16         FDRE                                         r  clk1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -1.245    clk1/clk_out1
    SLICE_X63Y16         FDRE                                         r  clk1/counter_reg[3]/C
                         clock pessimism              0.427    -0.818    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.105    -0.713    clk1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.819    clk1/clk_out1
    SLICE_X63Y17         FDRE                                         r  clk1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.678 r  clk1/counter_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.573    clk1/counter_reg_n_0_[4]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.458 r  clk1/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.458    clk1/counter_reg[4]_i_1_n_7
    SLICE_X63Y17         FDRE                                         r  clk1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.858    -1.246    clk1/clk_out1
    SLICE_X63Y17         FDRE                                         r  clk1/counter_reg[4]/C
                         clock pessimism              0.427    -0.819    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.105    -0.714    clk1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.590    -0.818    clk1/clk_out1
    SLICE_X63Y16         FDRE                                         r  clk1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  clk1/counter_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.567    clk1/counter_reg_n_0_[2]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.456 r  clk1/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.456    clk1/counter_reg[0]_i_2_n_5
    SLICE_X63Y16         FDRE                                         r  clk1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -1.245    clk1/clk_out1
    SLICE_X63Y16         FDRE                                         r  clk1/counter_reg[2]/C
                         clock pessimism              0.427    -0.818    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.105    -0.713    clk1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk1/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.823    clk1/clk_out1
    SLICE_X63Y22         FDRE                                         r  clk1/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.682 r  clk1/counter_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.565    clk1/counter_reg[27]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.457 r  clk1/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.457    clk1/counter_reg[24]_i_1_n_4
    SLICE_X63Y22         FDRE                                         r  clk1/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -1.251    clk1/clk_out1
    SLICE_X63Y22         FDRE                                         r  clk1/counter_reg[27]/C
                         clock pessimism              0.428    -0.823    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105    -0.718    clk1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk1/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.583    -0.825    clk1/clk_out1
    SLICE_X63Y23         FDRE                                         r  clk1/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.684 r  clk1/counter_reg[31]/Q
                         net (fo=2, routed)           0.118    -0.566    clk1/counter_reg[31]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.458 r  clk1/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.458    clk1/counter_reg[28]_i_1_n_4
    SLICE_X63Y23         FDRE                                         r  clk1/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.851    -1.253    clk1/clk_out1
    SLICE_X63Y23         FDRE                                         r  clk1/counter_reg[31]/C
                         clock pessimism              0.428    -0.825    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105    -0.720    clk1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk1/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/clkout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.823    clk1/clk_out1
    SLICE_X63Y21         FDRE                                         r  clk1/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.682 r  clk1/counter_reg[22]/Q
                         net (fo=3, routed)           0.180    -0.502    clk1/counter_reg[22]
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.045    -0.457 r  clk1/clkout_i_1/O
                         net (fo=1, routed)           0.000    -0.457    clk1/clkout_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  clk1/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -1.250    clk1/clk_out1
    SLICE_X62Y21         FDRE                                         r  clk1/clkout_reg/C
                         clock pessimism              0.440    -0.810    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.091    -0.719    clk1/clkout_reg
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.588    -0.820    clk1/clk_out1
    SLICE_X63Y18         FDRE                                         r  clk1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  clk1/counter_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.558    clk1/counter_reg[11]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.450 r  clk1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.450    clk1/counter_reg[8]_i_1_n_4
    SLICE_X63Y18         FDRE                                         r  clk1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.857    -1.247    clk1/clk_out1
    SLICE_X63Y18         FDRE                                         r  clk1/counter_reg[11]/C
                         clock pessimism              0.427    -0.820    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105    -0.715    clk1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.587    -0.821    clk1/clk_out1
    SLICE_X63Y19         FDRE                                         r  clk1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  clk1/counter_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.559    clk1/counter_reg[15]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.451 r  clk1/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.451    clk1/counter_reg[12]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  clk1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -1.248    clk1/clk_out1
    SLICE_X63Y19         FDRE                                         r  clk1/counter_reg[15]/C
                         clock pessimism              0.427    -0.821    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105    -0.716    clk1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.819    clk1/clk_out1
    SLICE_X63Y17         FDRE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.678 r  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.557    clk1/counter_reg[7]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.449 r  clk1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.449    clk1/counter_reg[4]_i_1_n_4
    SLICE_X63Y17         FDRE                                         r  clk1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.858    -1.246    clk1/clk_out1
    SLICE_X63Y17         FDRE                                         r  clk1/counter_reg[7]/C
                         clock pessimism              0.427    -0.819    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.105    -0.714    clk1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.586    -0.822    clk1/clk_out1
    SLICE_X63Y20         FDRE                                         r  clk1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  clk1/counter_reg[16]/Q
                         net (fo=2, routed)           0.114    -0.567    clk1/counter_reg[16]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.452 r  clk1/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.452    clk1/counter_reg[16]_i_1_n_7
    SLICE_X63Y20         FDRE                                         r  clk1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.855    -1.249    clk1/clk_out1
    SLICE_X63Y20         FDRE                                         r  clk1/counter_reg[16]/C
                         clock pessimism              0.427    -0.822    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105    -0.717    clk1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X62Y21     clk1/clkout_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X63Y16     clk1/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X63Y18     clk1/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X63Y18     clk1/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X63Y19     clk1/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X63Y19     clk1/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X63Y19     clk1/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X63Y19     clk1/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y21     clk1/clkout_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X63Y16     clk1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X63Y19     clk1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X63Y19     clk1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X63Y19     clk1/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X63Y19     clk1/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X63Y16     clk1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X63Y21     clk1/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X63Y21     clk1/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X63Y21     clk1/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y21     clk1/clkout_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X63Y16     clk1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X63Y16     clk1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X63Y18     clk1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X63Y18     clk1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X63Y19     clk1/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X63Y19     clk1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X63Y19     clk1/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X63Y19     clk1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X63Y19     clk1/counter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKFBOUT



