<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="oving1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ALU.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ALU.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Control.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Control.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Control.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Control.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Decode.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Decode.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Decode.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Decode.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Decode.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DecodeFunc.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="DecodeFunc.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DecodeFunc.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DecodeFunc.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="DecodeFunc.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DecodeFunc.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DecodeOp.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="DecodeOp.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DecodeOp.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DecodeOp.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DecodeOp.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DecodeOp_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionDecode.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="InstructionDecode.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="InstructionDecode.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionDecode_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPSProcessor.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MIPSProcessor.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPSProcessor.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MIPSProcessor.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MIPSProcessor.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPSSystem.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPSSystem.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MIPSSystem.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProgramCounter.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ProgramCounter.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ProgramCounter.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ProgramCounter.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ProgramCounter.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ProgramCounter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProgramCounter_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Registers.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Registers.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Registers.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Registers.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Registers.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="compxlib.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="defs.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="defs.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="defs.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_ALU_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_DecodeFunc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_DecodeFunc_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_DecodeOp_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_DecodeOp_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Decode_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Decode_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_Decode_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_MIPSProcessor.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="tb_MIPSProcessor.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="tb_MIPSProcessor.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_PC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_PC_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_ProgramCounter_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_ProgramCounter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_ProgramCounter_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_ProgramCounter_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testutil.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="testutil.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="testutil.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1441471833" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="-1388425000452301852" xil_pn:start_ts="1441471832">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="compxlib.log"/>
    </transform>
    <transform xil_pn:end_ts="1441134518" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1441134518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442150417" xil_pn:in_ck="3834031467240165284" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1442150417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Control.vhd"/>
      <outfile xil_pn:name="Decode.vhd"/>
      <outfile xil_pn:name="DecodeFunc.vhd"/>
      <outfile xil_pn:name="DecodeOp.vhd"/>
      <outfile xil_pn:name="Registers.vhd"/>
      <outfile xil_pn:name="defs.vhd"/>
      <outfile xil_pn:name="src/HostComm.vhd"/>
      <outfile xil_pn:name="src/MIPSProcessor.vhd"/>
      <outfile xil_pn:name="src/MIPSSystem.vhd"/>
      <outfile xil_pn:name="src/PC.vhd"/>
      <outfile xil_pn:name="src/testbench/tb_Decode.vhd"/>
      <outfile xil_pn:name="src/testbench/tb_MIPSProcessor.vhd"/>
      <outfile xil_pn:name="src/testbench/testutil.vhd"/>
      <outfile xil_pn:name="src/uart/baudGen.vhd"/>
      <outfile xil_pn:name="src/uart/uart2BusTop.vhd"/>
      <outfile xil_pn:name="src/uart/uart2BusTop_pkg.vhd"/>
      <outfile xil_pn:name="src/uart/uartParser.vhd"/>
      <outfile xil_pn:name="src/uart/uartRx.vhd"/>
      <outfile xil_pn:name="src/uart/uartTop.vhd"/>
      <outfile xil_pn:name="src/uart/uartTx.vhd"/>
      <outfile xil_pn:name="testbench/tb_ALU.vhd"/>
      <outfile xil_pn:name="testbench/tb_DecodeFunc.vhd"/>
      <outfile xil_pn:name="testbench/tb_DecodeOp.vhd"/>
      <outfile xil_pn:name="testbench/tb_PC.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1442150417" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="575324164636635663" xil_pn:start_ts="1442150417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442150417" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5275164752719578253" xil_pn:start_ts="1442150417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441900384" xil_pn:in_ck="-3560779980911258407" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8200812234313315944" xil_pn:start_ts="1441900384">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442150417" xil_pn:in_ck="3834031467240165284" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1442150417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Control.vhd"/>
      <outfile xil_pn:name="Decode.vhd"/>
      <outfile xil_pn:name="DecodeFunc.vhd"/>
      <outfile xil_pn:name="DecodeOp.vhd"/>
      <outfile xil_pn:name="Registers.vhd"/>
      <outfile xil_pn:name="defs.vhd"/>
      <outfile xil_pn:name="src/HostComm.vhd"/>
      <outfile xil_pn:name="src/MIPSProcessor.vhd"/>
      <outfile xil_pn:name="src/MIPSSystem.vhd"/>
      <outfile xil_pn:name="src/PC.vhd"/>
      <outfile xil_pn:name="src/testbench/tb_Decode.vhd"/>
      <outfile xil_pn:name="src/testbench/tb_MIPSProcessor.vhd"/>
      <outfile xil_pn:name="src/testbench/testutil.vhd"/>
      <outfile xil_pn:name="src/uart/baudGen.vhd"/>
      <outfile xil_pn:name="src/uart/uart2BusTop.vhd"/>
      <outfile xil_pn:name="src/uart/uart2BusTop_pkg.vhd"/>
      <outfile xil_pn:name="src/uart/uartParser.vhd"/>
      <outfile xil_pn:name="src/uart/uartRx.vhd"/>
      <outfile xil_pn:name="src/uart/uartTop.vhd"/>
      <outfile xil_pn:name="src/uart/uartTx.vhd"/>
      <outfile xil_pn:name="testbench/tb_ALU.vhd"/>
      <outfile xil_pn:name="testbench/tb_DecodeFunc.vhd"/>
      <outfile xil_pn:name="testbench/tb_DecodeOp.vhd"/>
      <outfile xil_pn:name="testbench/tb_PC.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1442150420" xil_pn:in_ck="3834031467240165284" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4383705876729359646" xil_pn:start_ts="1442150417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_Decode_beh.prj"/>
      <outfile xil_pn:name="tb_Decode_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1442150420" xil_pn:in_ck="5663530100842312430" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6707514397582440725" xil_pn:start_ts="1442150420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_Decode_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
