
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120024                       # Number of seconds simulated
sim_ticks                                120023833755                       # Number of ticks simulated
final_tick                               1177882655068                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135636                       # Simulator instruction rate (inst/s)
host_op_rate                                   171167                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3686291                       # Simulator tick rate (ticks/s)
host_mem_usage                               16916188                       # Number of bytes of host memory used
host_seconds                                 32559.52                       # Real time elapsed on the host
sim_insts                                  4416243545                       # Number of instructions simulated
sim_ops                                    5573108410                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2802944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3032960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1018624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1720704                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8582016                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2802304                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2802304                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        21898                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        23695                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7958                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13443                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 67047                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21893                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21893                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10665                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     23353228                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13864                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25269648                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17063                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8486848                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14930                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     14336353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                71502599                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10665                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13864                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17063                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14930                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56522                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          23347896                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               23347896                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          23347896                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     23353228                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13864                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25269648                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17063                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8486848                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14930                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     14336353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               94850495                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144086236                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23169413                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19079023                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932429                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9419488                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8669629                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437908                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87831                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104495311                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128019705                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23169413                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11107537                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27188568                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6259897                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5373800                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12105187                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572890                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141353082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.103282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.545096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114164514     80.77%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2785089      1.97%     82.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2361193      1.67%     84.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2379269      1.68%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2269343      1.61%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1127484      0.80%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779270      0.55%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978700      1.40%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13508220      9.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141353082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160802                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.888494                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103318075                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6796204                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26840451                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109403                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4288940                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731155                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6464                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154421330                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51163                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4288940                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103832340                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4153232                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1477454                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26425320                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1175788                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152974046                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1403                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        399853                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622868                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        27357                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214024696                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713041516                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713041516                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45765471                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33896                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17874                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3796862                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15186635                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901822                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310945                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1697432                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149116960                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33893                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139191062                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       109016                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25177170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57101540                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1849                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141353082                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.984705                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.582773                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83968425     59.40%     59.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23731439     16.79%     76.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11959498      8.46%     84.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7807354      5.52%     90.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6903871      4.88%     95.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2704992      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3060814      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1120275      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        96414      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141353082                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976901     74.78%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157032     12.02%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172443     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114956648     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012563      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14361291     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844538      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139191062                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.966026                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306376                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009385                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421150598                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174328698                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135078959                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140497438                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202347                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2974506                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1088                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          684                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160152                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          586                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4288940                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3461811                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       251032                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149150853                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1160287                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15186635                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901822                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17871                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        200837                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13113                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          684                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149748                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084462                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234210                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136818069                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14110771                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2372993                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21953655                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19291031                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842884                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.949557                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135084883                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135078959                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81520006                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221163864                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.937487                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368596                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26736868                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957502                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137064142                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.893172                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.710110                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87968092     64.18%     64.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22501509     16.42%     80.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810849      7.89%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4814319      3.51%     92.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3768209      2.75%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536381      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561401      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094451      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3008931      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137064142                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3008931                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283213995                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302606753                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56993                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2733154                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.440862                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.440862                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.694029                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.694029                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618276792                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186393788                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145793083                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144086236                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23812537                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19297202                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2066069                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9591789                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9141054                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2546855                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91734                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103886684                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             131084484                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23812537                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11687909                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28639998                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6705795                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3167673                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12125128                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1667755                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140288273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.140907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.555118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111648275     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2694646      1.92%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2055216      1.46%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5041111      3.59%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1133732      0.81%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1628832      1.16%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1234740      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          773851      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14077870     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140288273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.165266                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.909764                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102666001                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4759792                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28197934                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       113297                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4551240                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4109792                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42683                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     158138790                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        80661                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4551240                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103536102                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1332812                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1955825                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27431098                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1481188                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156509358                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        22171                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        272165                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       611529                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       158729                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    219893455                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    728955875                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    728955875                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173532146                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46361309                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38172                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21363                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5063313                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15103737                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7368476                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122988                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1636840                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153728124                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38163                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142783534                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       192904                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28056895                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60825359                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4543                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140288273                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.017787                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.565106                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80497694     57.38%     57.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25121359     17.91%     75.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11735265      8.37%     83.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8609601      6.14%     89.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7657150      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3039224      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3009329      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       467060      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       151591      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140288273                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         574488     68.73%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        116600     13.95%     82.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144717     17.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119842954     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2145922      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16809      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13480463      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7297386      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142783534                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.990959                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             835805                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005854                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    426884050                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181823616                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139191253                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143619339                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       349670                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3683178                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1071                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          434                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       225989                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4551240                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         809623                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92464                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153766287                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49554                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15103737                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7368476                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21353                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         80906                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          434                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1124919                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1177086                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2302005                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140210961                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12955436                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2572573                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20251000                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19913428                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7295564                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.973104                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139375099                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139191253                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83481485                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231285112                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.966027                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360946                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101661296                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124849638                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28918191                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33620                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2068925                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135737033                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.919791                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693075                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84534200     62.28%     62.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23954479     17.65%     79.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10556291      7.78%     87.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5532546      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4408027      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1587557      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1345343      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1005732      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2812858      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135737033                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101661296                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124849638                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18563046                       # Number of memory references committed
system.switch_cpus1.commit.loads             11420559                       # Number of loads committed
system.switch_cpus1.commit.membars              16810                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17938467                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112494035                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2541707                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2812858                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           286692004                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          312087121                       # The number of ROB writes
system.switch_cpus1.timesIdled                  72577                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3797963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101661296                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124849638                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101661296                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.417317                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.417317                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.705559                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.705559                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       632244402                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193885609                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147932663                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33620                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144086236                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24174780                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19804383                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2048728                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9899651                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9555724                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2473123                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94201                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    107303097                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             129765712                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24174780                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12028847                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28108317                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6123932                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4056797                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12552770                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1600583                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    143525759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.106002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.530970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       115417442     80.42%     80.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2269613      1.58%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3852504      2.68%     84.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2242033      1.56%     86.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1754407      1.22%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1541186      1.07%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          947046      0.66%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2378980      1.66%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13122548      9.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    143525759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167780                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.900611                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       106622706                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5257979                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27515089                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72710                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4057269                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3963796                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     156370641                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4057269                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       107161744                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         611828                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3724636                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27031306                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       938971                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     155311720                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         95555                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       541703                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    219311548                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    722550424                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    722550424                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175685187                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43626349                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34954                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17502                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2727022                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14402157                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7378125                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        71434                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1670245                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         150223421                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34954                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141075795                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        89063                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22282795                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49325965                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    143525759                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.982930                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.545662                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85955080     59.89%     59.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22105545     15.40%     75.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11894305      8.29%     83.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8839145      6.16%     89.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8613953      6.00%     95.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3186740      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2424681      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       323873      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       182437      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    143525759                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         125685     28.05%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        167291     37.34%     65.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       155090     34.61%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119074644     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1909334      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17452      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12721717      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7352648      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141075795                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.979107                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             448066                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    426214478                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    172541411                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138064795                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     141523861                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       287565                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2986327                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       118750                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4057269                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         409423                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54786                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    150258375                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       780723                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14402157                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7378125                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17502                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44361                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1179741                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1087346                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2267087                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138875979                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12403050                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2199816                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19755499                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19655502                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7352449                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.963839                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138064855                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138064795                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81622622                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        226089499                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.958209                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361019                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102148076                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125911972                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24346673                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34904                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2065951                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    139468490                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.902799                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.712317                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     88546975     63.49%     63.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24539407     17.59%     81.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9596844      6.88%     87.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5051496      3.62%     91.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4297732      3.08%     94.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2071143      1.49%     96.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       967131      0.69%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1507136      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2890626      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    139468490                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102148076                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125911972                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18675202                       # Number of memory references committed
system.switch_cpus2.commit.loads             11415827                       # Number of loads committed
system.switch_cpus2.commit.membars              17452                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18268484                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113353178                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2604211                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2890626                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           286836509                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          304576226                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24014                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 560477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102148076                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125911972                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102148076                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.410562                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.410562                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.708937                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.708937                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       624534353                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192777446                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      146035620                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34904                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               144086236                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22249960                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18339820                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1983922                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9170194                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8537888                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2336569                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88155                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108394415                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122204302                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22249960                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10874457                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25552595                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5867975                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3492648                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12575274                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1642494                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    141290593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.062042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.482152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       115737998     81.91%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1334058      0.94%     82.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1886465      1.34%     84.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2470382      1.75%     85.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2767097      1.96%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2060592      1.46%     89.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1182655      0.84%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1739624      1.23%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12111722      8.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    141290593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.154421                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.848133                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107200795                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5084548                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25096110                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58438                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3850701                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3555951                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147470898                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1318                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3850701                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107944396                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1070553                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2684260                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24413816                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1326861                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146485764                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1407                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        268384                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       547909                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1206                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204286616                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    684344543                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    684344543                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166997830                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37288778                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38750                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22448                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4004348                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13923817                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7237050                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119807                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1579442                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142382214                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38719                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133275257                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27076                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20435519                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48206458                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6115                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    141290593                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.943271                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.504325                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84887581     60.08%     60.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22716158     16.08%     76.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12589843      8.91%     85.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8119318      5.75%     90.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7442594      5.27%     96.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2969460      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1803076      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       515177      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       247386      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    141290593                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          63970     22.71%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94078     33.39%     56.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123668     43.90%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111886925     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2033065      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16302      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12158509      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7180456      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133275257                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.924969                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281716                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    408149899                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162856780                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130728505                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133556973                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       326619                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2903718                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          147                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          328                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       173543                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           98                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3850701                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         810051                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108993                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142420933                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1351748                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13923817                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7237050                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22417                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         83017                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          328                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1165768                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1120043                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2285811                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131473443                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11993704                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1801814                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19172543                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18425687                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7178839                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.912464                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130728665                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130728505                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76579808                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207999217                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.907293                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368174                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97802314                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120203178                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22225997                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2016451                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    137439892                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.874587                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.682155                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88713995     64.55%     64.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23427986     17.05%     81.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9201485      6.69%     88.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4735807      3.45%     91.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4129632      3.00%     94.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1984465      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1719301      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       809626      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2717595      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    137439892                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97802314                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120203178                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18083603                       # Number of memory references committed
system.switch_cpus3.commit.loads             11020096                       # Number of loads committed
system.switch_cpus3.commit.membars              16302                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17239904                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108346891                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2452648                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2717595                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           277151472                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288709100                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45984                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2795643                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97802314                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120203178                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97802314                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.473240                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.473240                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.678776                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.678776                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       592424686                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181381292                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138141990                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32604                       # number of misc regfile writes
system.l2.replacements                          67054                       # number of replacements
system.l2.tagsinuse                      16383.984773                       # Cycle average of tags in use
system.l2.total_refs                          1467295                       # Total number of references to valid blocks.
system.l2.sampled_refs                          83438                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.585453                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            79.121286                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      1.871153                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4130.313014                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.731073                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3474.554496                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      3.020418                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1499.834507                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      3.352306                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2564.366071                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1502.810841                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1279.922807                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            674.680238                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1167.406563                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004829                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.252094                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000167                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.212070                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000184                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.091543                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000205                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.156516                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.091724                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.078120                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.041179                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.071253                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        76004                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        50694                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        25681                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        37766                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  190145                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            59251                       # number of Writeback hits
system.l2.Writeback_hits::total                 59251                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        76004                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        50694                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        25681                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        37766                       # number of demand (read+write) hits
system.l2.demand_hits::total                   190145                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        76004                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        50694                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        25681                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        37766                       # number of overall hits
system.l2.overall_hits::total                  190145                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        21898                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        23695                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7958                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        13439                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 67043                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        21898                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        23695                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7958                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        13443                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67047                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        21898                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        23695                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7958                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        13443                       # number of overall misses
system.l2.overall_misses::total                 67047                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1760121                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   4501531895                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2130966                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   4712351099                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2722419                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1678660149                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2461708                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2721235359                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     13622853716                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       724964                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        724964                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1760121                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   4501531895                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2130966                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   4712351099                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2722419                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1678660149                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2461708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2721960323                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13623578680                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1760121                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   4501531895                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2130966                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   4712351099                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2722419                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1678660149                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2461708                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2721960323                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13623578680                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97902                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        74389                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33639                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        51205                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              257188                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        59251                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             59251                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97902                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        74389                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33639                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        51209                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               257192                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97902                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        74389                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33639                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        51209                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              257192                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.223673                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.318528                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.236571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.262455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.260677                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.223673                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.318528                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.236571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.262512                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.260689                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.223673                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.318528                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.236571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.262512                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.260689                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 176012.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 205568.174947                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 163920.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 198875.336527                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 170151.187500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 210939.953380                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 175836.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 202487.935040                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 203195.765643                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       181241                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       181241                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 176012.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 205568.174947                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 163920.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 198875.336527                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 170151.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 210939.953380                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 175836.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 202481.612958                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 203194.455829                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 176012.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 205568.174947                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 163920.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 198875.336527                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 170151.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 210939.953380                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 175836.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 202481.612958                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 203194.455829                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                21893                       # number of writebacks
system.l2.writebacks::total                     21893                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        21898                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        23695                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7958                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        13439                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            67043                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        21898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        23695                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        13443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67047                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        21898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        23695                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        13443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67047                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1178335                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   3226761812                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1376335                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   3331949227                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1791402                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1215129137                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1646494                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1938021880                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   9717854622                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       492138                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       492138                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1178335                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3226761812                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1376335                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   3331949227                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1791402                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1215129137                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1646494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1938514018                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9718346760                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1178335                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3226761812                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1376335                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   3331949227                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1791402                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1215129137                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1646494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1938514018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9718346760                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.223673                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.318528                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.236571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.262455                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.260677                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.223673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.318528                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.236571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.262512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.260689                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.223673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.318528                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.236571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.262512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.260689                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117833.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147354.179012                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 105871.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140618.241275                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 111962.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 152692.779216                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 117606.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 144208.786368                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 144949.578957                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 123034.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 123034.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 117833.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 147354.179012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 105871.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 140618.241275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 111962.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 152692.779216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 117606.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 144202.485903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 144948.271511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 117833.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 147354.179012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 105871.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 140618.241275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 111962.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 152692.779216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 117606.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 144202.485903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 144948.271511                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.990169                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012112838                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840205.160000                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.990169                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016010                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881395                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12105177                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12105177                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12105177                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12105177                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12105177                       # number of overall hits
system.cpu0.icache.overall_hits::total       12105177                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1948121                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1948121                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1948121                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1948121                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1948121                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1948121                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12105187                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12105187                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12105187                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12105187                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12105187                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12105187                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 194812.100000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 194812.100000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 194812.100000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 194812.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 194812.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 194812.100000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1843321                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1843321                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1843321                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1843321                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1843321                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1843321                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 184332.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 184332.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 184332.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 184332.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 184332.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 184332.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97902                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191224085                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98158                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1948.125318                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.503133                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.496867                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916028                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083972                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10959428                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10959428                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17403                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17403                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18668838                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18668838                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18668838                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18668838                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       404324                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       404324                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       404439                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        404439                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       404439                       # number of overall misses
system.cpu0.dcache.overall_misses::total       404439                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  42888661984                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  42888661984                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11423487                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11423487                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  42900085471                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  42900085471                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  42900085471                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  42900085471                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11363752                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11363752                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19073277                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19073277                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19073277                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19073277                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035580                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035580                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021204                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021204                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021204                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021204                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 106074.984379                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 106074.984379                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 99334.669565                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 99334.669565                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 106073.067808                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 106073.067808                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 106073.067808                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 106073.067808                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16945                       # number of writebacks
system.cpu0.dcache.writebacks::total            16945                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306422                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306422                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306537                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306537                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306537                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306537                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97902                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97902                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97902                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97902                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97902                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97902                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9738269637                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9738269637                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9738269637                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9738269637                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9738269637                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9738269637                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005133                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005133                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005133                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005133                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 99469.567905                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99469.567905                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 99469.567905                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99469.567905                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 99469.567905                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99469.567905                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996221                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017205866                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050818.278226                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996221                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12125111                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12125111                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12125111                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12125111                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12125111                       # number of overall hits
system.cpu1.icache.overall_hits::total       12125111                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2920471                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2920471                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2920471                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2920471                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2920471                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2920471                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12125128                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12125128                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12125128                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12125128                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12125128                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12125128                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 171792.411765                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 171792.411765                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 171792.411765                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 171792.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 171792.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 171792.411765                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2240529                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2240529                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2240529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2240529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2240529                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2240529                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172348.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 172348.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 172348.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 172348.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 172348.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 172348.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 74389                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180635601                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 74645                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2419.929011                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.739602                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.260398                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901327                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098673                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9755296                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9755296                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7108868                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7108868                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21067                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21067                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16810                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16810                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16864164                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16864164                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16864164                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16864164                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       178912                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       178912                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       178912                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        178912                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       178912                       # number of overall misses
system.cpu1.dcache.overall_misses::total       178912                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21383777889                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21383777889                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21383777889                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21383777889                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21383777889                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21383777889                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9934208                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9934208                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7108868                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7108868                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16810                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16810                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17043076                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17043076                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17043076                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17043076                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018010                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018010                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010498                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010498                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010498                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010498                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 119521.205336                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 119521.205336                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 119521.205336                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 119521.205336                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 119521.205336                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 119521.205336                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12776                       # number of writebacks
system.cpu1.dcache.writebacks::total            12776                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       104523                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       104523                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       104523                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       104523                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       104523                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       104523                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        74389                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        74389                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        74389                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        74389                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        74389                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        74389                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8242975223                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8242975223                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8242975223                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8242975223                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8242975223                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8242975223                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007488                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007488                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004365                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004365                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004365                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004365                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 110809.060789                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110809.060789                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 110809.060789                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110809.060789                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 110809.060789                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110809.060789                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.016285                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018903318                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205418.437229                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.016285                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024065                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738808                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12552753                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12552753                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12552753                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12552753                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12552753                       # number of overall hits
system.cpu2.icache.overall_hits::total       12552753                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3123049                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3123049                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3123049                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3123049                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3123049                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3123049                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12552770                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12552770                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12552770                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12552770                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12552770                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12552770                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 183708.764706                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 183708.764706                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 183708.764706                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 183708.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 183708.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 183708.764706                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2872785                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2872785                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2872785                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2872785                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2872785                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2872785                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 179549.062500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 179549.062500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 179549.062500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 179549.062500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 179549.062500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 179549.062500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33639                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163650428                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33895                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4828.158371                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.026282                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.973718                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902446                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097554                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9250327                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9250327                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7224471                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7224471                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17476                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17476                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17452                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17452                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16474798                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16474798                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16474798                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16474798                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        85943                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        85943                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        85943                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         85943                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        85943                       # number of overall misses
system.cpu2.dcache.overall_misses::total        85943                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9103013832                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9103013832                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9103013832                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9103013832                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9103013832                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9103013832                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9336270                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9336270                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7224471                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7224471                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17452                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17452                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16560741                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16560741                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16560741                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16560741                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009205                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009205                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005190                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005190                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005190                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005190                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 105919.200307                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105919.200307                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 105919.200307                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 105919.200307                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 105919.200307                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 105919.200307                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8331                       # number of writebacks
system.cpu2.dcache.writebacks::total             8331                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52304                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52304                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52304                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52304                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52304                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52304                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33639                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33639                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33639                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33639                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33639                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33639                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3431228947                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3431228947                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3431228947                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3431228947                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3431228947                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3431228947                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 102001.514522                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 102001.514522                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 102001.514522                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 102001.514522                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 102001.514522                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 102001.514522                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995910                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015798679                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043860.521127                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995910                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12575258                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12575258                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12575258                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12575258                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12575258                       # number of overall hits
system.cpu3.icache.overall_hits::total       12575258                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2995852                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2995852                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2995852                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2995852                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2995852                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2995852                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12575274                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12575274                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12575274                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12575274                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12575274                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12575274                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 187240.750000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 187240.750000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 187240.750000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 187240.750000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 187240.750000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 187240.750000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2578108                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2578108                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2578108                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2578108                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2578108                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2578108                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 184150.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 184150.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 184150.571429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 184150.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 184150.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 184150.571429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51209                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172459769                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51465                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3351.010765                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.223914                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.776086                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911031                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088969                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8930026                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8930026                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7027057                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7027057                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17223                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17223                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16302                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16302                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15957083                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15957083                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15957083                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15957083                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148676                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148676                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2860                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2860                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151536                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151536                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151536                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151536                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  18533953777                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  18533953777                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    453141046                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    453141046                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  18987094823                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  18987094823                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  18987094823                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  18987094823                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9078702                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9078702                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7029917                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7029917                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16302                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16302                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16108619                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16108619                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16108619                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16108619                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016376                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016376                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000407                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000407                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009407                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009407                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009407                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009407                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 124660.024328                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 124660.024328                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 158440.925175                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 158440.925175                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 125297.584884                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 125297.584884                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 125297.584884                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 125297.584884                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1361967                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 104766.692308                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        21199                       # number of writebacks
system.cpu3.dcache.writebacks::total            21199                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97471                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97471                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2856                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2856                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100327                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100327                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100327                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100327                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51205                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51205                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51209                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51209                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51209                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51209                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5323601479                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5323601479                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       758164                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       758164                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5324359643                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5324359643                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5324359643                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5324359643                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005640                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005640                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003179                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003179                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003179                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003179                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 103966.438414                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 103966.438414                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       189541                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       189541                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 103973.122752                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 103973.122752                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 103973.122752                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 103973.122752                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
