ARM GAS  /tmp/ccPQ8l9Q.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"stm32f0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	2
  19              		.global	HAL_MspInit
  20              		.code	16
  21              		.thumb_func
  23              	HAL_MspInit:
  24              	.LFB34:
  25              		.file 1 "Src/stm32f0xx_hal_msp.c"
   1:Src/stm32f0xx_hal_msp.c **** /**
   2:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32f0xx_hal_msp.c ****   * File Name          : stm32f0xx_hal_msp.c
   4:Src/stm32f0xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization
   5:Src/stm32f0xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32f0xx_hal_msp.c ****   * This notice applies to any and all portions of this file
   8:Src/stm32f0xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/stm32f0xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether
  10:Src/stm32f0xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Src/stm32f0xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Src/stm32f0xx_hal_msp.c ****   *
  13:Src/stm32f0xx_hal_msp.c ****   * Copyright (c) 2018 STMicroelectronics International N.V.
  14:Src/stm32f0xx_hal_msp.c ****   * All rights reserved.
  15:Src/stm32f0xx_hal_msp.c ****   *
  16:Src/stm32f0xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without
  17:Src/stm32f0xx_hal_msp.c ****   * modification, are permitted, provided that the following conditions are met:
  18:Src/stm32f0xx_hal_msp.c ****   *
  19:Src/stm32f0xx_hal_msp.c ****   * 1. Redistribution of source code must retain the above copyright notice,
  20:Src/stm32f0xx_hal_msp.c ****   *    this list of conditions and the following disclaimer.
  21:Src/stm32f0xx_hal_msp.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:Src/stm32f0xx_hal_msp.c ****   *    this list of conditions and the following disclaimer in the documentation
  23:Src/stm32f0xx_hal_msp.c ****   *    and/or other materials provided with the distribution.
  24:Src/stm32f0xx_hal_msp.c ****   * 3. Neither the name of STMicroelectronics nor the names of other
  25:Src/stm32f0xx_hal_msp.c ****   *    contributors to this software may be used to endorse or promote products
  26:Src/stm32f0xx_hal_msp.c ****   *    derived from this software without specific written permission.
  27:Src/stm32f0xx_hal_msp.c ****   * 4. This software, including modifications and/or derivative works of this
  28:Src/stm32f0xx_hal_msp.c ****   *    software, must execute solely and exclusively on microcontroller or
  29:Src/stm32f0xx_hal_msp.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  30:Src/stm32f0xx_hal_msp.c ****   * 5. Redistribution and use of this software other than as permitted under
  31:Src/stm32f0xx_hal_msp.c ****   *    this license is void and will automatically terminate your rights under
  32:Src/stm32f0xx_hal_msp.c ****   *    this license.
  33:Src/stm32f0xx_hal_msp.c ****   *
ARM GAS  /tmp/ccPQ8l9Q.s 			page 2


  34:Src/stm32f0xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS"
  35:Src/stm32f0xx_hal_msp.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT
  36:Src/stm32f0xx_hal_msp.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
  37:Src/stm32f0xx_hal_msp.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  38:Src/stm32f0xx_hal_msp.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT
  39:Src/stm32f0xx_hal_msp.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  40:Src/stm32f0xx_hal_msp.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  41:Src/stm32f0xx_hal_msp.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
  42:Src/stm32f0xx_hal_msp.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
  43:Src/stm32f0xx_hal_msp.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
  44:Src/stm32f0xx_hal_msp.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  45:Src/stm32f0xx_hal_msp.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  46:Src/stm32f0xx_hal_msp.c ****   *
  47:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  48:Src/stm32f0xx_hal_msp.c ****   */
  49:Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  50:Src/stm32f0xx_hal_msp.c **** #include "stm32f0xx_hal.h"
  51:Src/stm32f0xx_hal_msp.c **** 
  52:Src/stm32f0xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  53:Src/stm32f0xx_hal_msp.c **** 
  54:Src/stm32f0xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_rx;
  55:Src/stm32f0xx_hal_msp.c **** 
  56:Src/stm32f0xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc;
  57:Src/stm32f0xx_hal_msp.c **** 
  58:Src/stm32f0xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  59:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Src/stm32f0xx_hal_msp.c **** 
  61:Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  62:Src/stm32f0xx_hal_msp.c **** /**
  63:Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Src/stm32f0xx_hal_msp.c ****   */
  65:Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  66:Src/stm32f0xx_hal_msp.c **** {
  26              		.loc 1 66 0
  27              		.cfi_startproc
  28 0000 00B5     		push	{lr}
  29              	.LCFI0:
  30              		.cfi_def_cfa_offset 4
  31              		.cfi_offset 14, -4
  32 0002 83B0     		sub	sp, sp, #12
  33              	.LCFI1:
  34              		.cfi_def_cfa_offset 16
  35              	.LBB2:
  67:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Src/stm32f0xx_hal_msp.c **** 
  69:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Src/stm32f0xx_hal_msp.c **** 
  71:Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 71 0
  37 0004 124B     		ldr	r3, .L2
  38 0006 9969     		ldr	r1, [r3, #24]
  39 0008 0122     		mov	r2, #1
  40 000a 1143     		orr	r1, r2
  41 000c 9961     		str	r1, [r3, #24]
  42 000e 9969     		ldr	r1, [r3, #24]
  43 0010 0A40     		and	r2, r1
  44 0012 0092     		str	r2, [sp]
ARM GAS  /tmp/ccPQ8l9Q.s 			page 3


  45 0014 009A     		ldr	r2, [sp]
  46              	.LBE2:
  47              	.LBB3:
  72:Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  48              		.loc 1 72 0
  49 0016 D969     		ldr	r1, [r3, #28]
  50 0018 8022     		mov	r2, #128
  51 001a 5205     		lsl	r2, r2, #21
  52 001c 1143     		orr	r1, r2
  53 001e D961     		str	r1, [r3, #28]
  54 0020 DB69     		ldr	r3, [r3, #28]
  55 0022 1A40     		and	r2, r3
  56 0024 0192     		str	r2, [sp, #4]
  57 0026 019B     		ldr	r3, [sp, #4]
  58              	.LBE3:
  73:Src/stm32f0xx_hal_msp.c **** 
  74:Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  75:Src/stm32f0xx_hal_msp.c ****   /* SVC_IRQn interrupt configuration */
  76:Src/stm32f0xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
  59              		.loc 1 76 0
  60 0028 0520     		mov	r0, #5
  61 002a 4042     		neg	r0, r0
  62 002c 0021     		mov	r1, #0
  63 002e 0022     		mov	r2, #0
  64 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  65              	.LVL0:
  77:Src/stm32f0xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  78:Src/stm32f0xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  66              		.loc 1 78 0
  67 0034 0220     		mov	r0, #2
  68 0036 4042     		neg	r0, r0
  69 0038 0021     		mov	r1, #0
  70 003a 0022     		mov	r2, #0
  71 003c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  72              	.LVL1:
  79:Src/stm32f0xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  80:Src/stm32f0xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
  73              		.loc 1 80 0
  74 0040 0120     		mov	r0, #1
  75 0042 4042     		neg	r0, r0
  76 0044 0021     		mov	r1, #0
  77 0046 0022     		mov	r2, #0
  78 0048 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  79              	.LVL2:
  81:Src/stm32f0xx_hal_msp.c **** 
  82:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  83:Src/stm32f0xx_hal_msp.c **** 
  84:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  85:Src/stm32f0xx_hal_msp.c **** }
  80              		.loc 1 85 0
  81 004c 03B0     		add	sp, sp, #12
  82              		@ sp needed
  83 004e 00BD     		pop	{pc}
  84              	.L3:
  85              		.align	2
  86              	.L2:
  87 0050 00100240 		.word	1073876992
ARM GAS  /tmp/ccPQ8l9Q.s 			page 4


  88              		.cfi_endproc
  89              	.LFE34:
  91              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  92              		.align	2
  93              		.global	HAL_TIM_Base_MspInit
  94              		.code	16
  95              		.thumb_func
  97              	HAL_TIM_Base_MspInit:
  98              	.LFB35:
  86:Src/stm32f0xx_hal_msp.c **** 
  87:Src/stm32f0xx_hal_msp.c **** 
  88:Src/stm32f0xx_hal_msp.c **** 
  89:Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  90:Src/stm32f0xx_hal_msp.c **** {
  99              		.loc 1 90 0
 100              		.cfi_startproc
 101              	.LVL3:
 102 0000 10B5     		push	{r4, lr}
 103              	.LCFI2:
 104              		.cfi_def_cfa_offset 8
 105              		.cfi_offset 4, -8
 106              		.cfi_offset 14, -4
 107 0002 86B0     		sub	sp, sp, #24
 108              	.LCFI3:
 109              		.cfi_def_cfa_offset 32
 110 0004 041C     		mov	r4, r0
  91:Src/stm32f0xx_hal_msp.c **** 
  92:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM17)
 111              		.loc 1 92 0
 112 0006 3B4B     		ldr	r3, .L11
 113 0008 0268     		ldr	r2, [r0]
 114 000a 9A42     		cmp	r2, r3
 115 000c 11D1     		bne	.L5
 116              	.LBB4:
  93:Src/stm32f0xx_hal_msp.c ****   {
  94:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
  95:Src/stm32f0xx_hal_msp.c **** 
  96:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 0 */
  97:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
 117              		.loc 1 98 0
 118 000e 3A4B     		ldr	r3, .L11+4
 119 0010 9969     		ldr	r1, [r3, #24]
 120 0012 8022     		mov	r2, #128
 121 0014 D202     		lsl	r2, r2, #11
 122 0016 1143     		orr	r1, r2
 123 0018 9961     		str	r1, [r3, #24]
 124 001a 9B69     		ldr	r3, [r3, #24]
 125 001c 1A40     		and	r2, r3
 126 001e 0092     		str	r2, [sp]
 127 0020 009B     		ldr	r3, [sp]
 128              	.LBE4:
  99:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 100:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM17_IRQn, 2, 0);
 129              		.loc 1 100 0
 130 0022 1620     		mov	r0, #22
 131              	.LVL4:
ARM GAS  /tmp/ccPQ8l9Q.s 			page 5


 132 0024 0221     		mov	r1, #2
 133 0026 0022     		mov	r2, #0
 134 0028 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 135              	.LVL5:
 101:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 136              		.loc 1 101 0
 137 002c 1620     		mov	r0, #22
 138 002e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 139              	.LVL6:
 140              	.L5:
 102:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 103:Src/stm32f0xx_hal_msp.c **** 
 104:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 1 */
 105:Src/stm32f0xx_hal_msp.c ****   }
 106:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM14)
 141              		.loc 1 106 0
 142 0032 324B     		ldr	r3, .L11+8
 143 0034 2268     		ldr	r2, [r4]
 144 0036 9A42     		cmp	r2, r3
 145 0038 11D1     		bne	.L6
 146              	.LBB5:
 107:Src/stm32f0xx_hal_msp.c ****   {
 108:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 109:Src/stm32f0xx_hal_msp.c **** 
 110:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 0 */
 111:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 112:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_ENABLE();
 147              		.loc 1 112 0
 148 003a 2F4B     		ldr	r3, .L11+4
 149 003c D969     		ldr	r1, [r3, #28]
 150 003e 8022     		mov	r2, #128
 151 0040 5200     		lsl	r2, r2, #1
 152 0042 1143     		orr	r1, r2
 153 0044 D961     		str	r1, [r3, #28]
 154 0046 DB69     		ldr	r3, [r3, #28]
 155 0048 1A40     		and	r2, r3
 156 004a 0192     		str	r2, [sp, #4]
 157 004c 019B     		ldr	r3, [sp, #4]
 158              	.LBE5:
 113:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 114:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM14_IRQn, 2, 0);
 159              		.loc 1 114 0
 160 004e 1320     		mov	r0, #19
 161 0050 0221     		mov	r1, #2
 162 0052 0022     		mov	r2, #0
 163 0054 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 164              	.LVL7:
 115:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM14_IRQn);
 165              		.loc 1 115 0
 166 0058 1320     		mov	r0, #19
 167 005a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 168              	.LVL8:
 169              	.L6:
 116:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 117:Src/stm32f0xx_hal_msp.c **** 
 118:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 1 */
 119:Src/stm32f0xx_hal_msp.c ****   }
ARM GAS  /tmp/ccPQ8l9Q.s 			page 6


 120:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM15)
 170              		.loc 1 120 0
 171 005e 284B     		ldr	r3, .L11+12
 172 0060 2268     		ldr	r2, [r4]
 173 0062 9A42     		cmp	r2, r3
 174 0064 11D1     		bne	.L7
 175              	.LBB6:
 121:Src/stm32f0xx_hal_msp.c ****   {
 122:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 123:Src/stm32f0xx_hal_msp.c **** 
 124:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 0 */
 125:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 126:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_ENABLE();
 176              		.loc 1 126 0
 177 0066 244B     		ldr	r3, .L11+4
 178 0068 9969     		ldr	r1, [r3, #24]
 179 006a 8022     		mov	r2, #128
 180 006c 5202     		lsl	r2, r2, #9
 181 006e 1143     		orr	r1, r2
 182 0070 9961     		str	r1, [r3, #24]
 183 0072 9B69     		ldr	r3, [r3, #24]
 184 0074 1A40     		and	r2, r3
 185 0076 0292     		str	r2, [sp, #8]
 186 0078 029B     		ldr	r3, [sp, #8]
 187              	.LBE6:
 127:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 128:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM15_IRQn, 2, 0);
 188              		.loc 1 128 0
 189 007a 1420     		mov	r0, #20
 190 007c 0221     		mov	r1, #2
 191 007e 0022     		mov	r2, #0
 192 0080 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 193              	.LVL9:
 129:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM15_IRQn);
 194              		.loc 1 129 0
 195 0084 1420     		mov	r0, #20
 196 0086 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 197              	.LVL10:
 198              	.L7:
 130:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 131:Src/stm32f0xx_hal_msp.c **** 
 132:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 1 */
 133:Src/stm32f0xx_hal_msp.c ****   }
 134:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM17)
 199              		.loc 1 134 0
 200 008a 1A4B     		ldr	r3, .L11
 201 008c 2268     		ldr	r2, [r4]
 202 008e 9A42     		cmp	r2, r3
 203 0090 11D1     		bne	.L8
 204              	.LBB7:
 135:Src/stm32f0xx_hal_msp.c ****   {
 136:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 137:Src/stm32f0xx_hal_msp.c **** 
 138:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 0 */
 139:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 140:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
 205              		.loc 1 140 0
ARM GAS  /tmp/ccPQ8l9Q.s 			page 7


 206 0092 194B     		ldr	r3, .L11+4
 207 0094 9969     		ldr	r1, [r3, #24]
 208 0096 8022     		mov	r2, #128
 209 0098 D202     		lsl	r2, r2, #11
 210 009a 1143     		orr	r1, r2
 211 009c 9961     		str	r1, [r3, #24]
 212 009e 9B69     		ldr	r3, [r3, #24]
 213 00a0 1A40     		and	r2, r3
 214 00a2 0392     		str	r2, [sp, #12]
 215 00a4 039B     		ldr	r3, [sp, #12]
 216              	.LBE7:
 141:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 142:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM17_IRQn, 2, 0);
 217              		.loc 1 142 0
 218 00a6 1620     		mov	r0, #22
 219 00a8 0221     		mov	r1, #2
 220 00aa 0022     		mov	r2, #0
 221 00ac FFF7FEFF 		bl	HAL_NVIC_SetPriority
 222              	.LVL11:
 143:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 223              		.loc 1 143 0
 224 00b0 1620     		mov	r0, #22
 225 00b2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 226              	.LVL12:
 227              	.L8:
 144:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 145:Src/stm32f0xx_hal_msp.c **** 
 146:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 1 */
 147:Src/stm32f0xx_hal_msp.c ****   }
 148:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 228              		.loc 1 148 0
 229 00b6 8023     		mov	r3, #128
 230 00b8 DB05     		lsl	r3, r3, #23
 231 00ba 2268     		ldr	r2, [r4]
 232 00bc 9A42     		cmp	r2, r3
 233 00be 08D1     		bne	.L9
 234              	.LBB8:
 149:Src/stm32f0xx_hal_msp.c ****   {
 150:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 151:Src/stm32f0xx_hal_msp.c **** 
 152:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 153:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 154:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 235              		.loc 1 154 0
 236 00c0 0D4B     		ldr	r3, .L11+4
 237 00c2 D969     		ldr	r1, [r3, #28]
 238 00c4 0122     		mov	r2, #1
 239 00c6 1143     		orr	r1, r2
 240 00c8 D961     		str	r1, [r3, #28]
 241 00ca DB69     		ldr	r3, [r3, #28]
 242 00cc 1A40     		and	r2, r3
 243 00ce 0492     		str	r2, [sp, #16]
 244 00d0 049B     		ldr	r3, [sp, #16]
 245              	.L9:
 246              	.LBE8:
 155:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 156:Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /tmp/ccPQ8l9Q.s 			page 8


 157:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 158:Src/stm32f0xx_hal_msp.c ****   }
 159:Src/stm32f0xx_hal_msp.c **** 
 160:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 247              		.loc 1 160 0
 248 00d2 2268     		ldr	r2, [r4]
 249 00d4 0B4B     		ldr	r3, .L11+16
 250 00d6 9A42     		cmp	r2, r3
 251 00d8 09D1     		bne	.L4
 252              	.LBB9:
 161:Src/stm32f0xx_hal_msp.c ****   {
 162:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 163:Src/stm32f0xx_hal_msp.c **** 
 164:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 165:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 166:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 253              		.loc 1 166 0
 254 00da 074B     		ldr	r3, .L11+4
 255 00dc 9969     		ldr	r1, [r3, #24]
 256 00de 8022     		mov	r2, #128
 257 00e0 1201     		lsl	r2, r2, #4
 258 00e2 1143     		orr	r1, r2
 259 00e4 9961     		str	r1, [r3, #24]
 260 00e6 9B69     		ldr	r3, [r3, #24]
 261 00e8 1A40     		and	r2, r3
 262 00ea 0592     		str	r2, [sp, #20]
 263 00ec 059B     		ldr	r3, [sp, #20]
 264              	.L4:
 265              	.LBE9:
 167:Src/stm32f0xx_hal_msp.c **** 
 168:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 169:Src/stm32f0xx_hal_msp.c **** 
 170:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 171:Src/stm32f0xx_hal_msp.c ****   }
 172:Src/stm32f0xx_hal_msp.c **** 
 173:Src/stm32f0xx_hal_msp.c **** }
 266              		.loc 1 173 0
 267 00ee 06B0     		add	sp, sp, #24
 268              		@ sp needed
 269              	.LVL13:
 270 00f0 10BD     		pop	{r4, pc}
 271              	.L12:
 272 00f2 C046     		.align	2
 273              	.L11:
 274 00f4 00480140 		.word	1073825792
 275 00f8 00100240 		.word	1073876992
 276 00fc 00200040 		.word	1073750016
 277 0100 00400140 		.word	1073823744
 278 0104 002C0140 		.word	1073818624
 279              		.cfi_endproc
 280              	.LFE35:
 282              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 283              		.align	2
 284              		.global	HAL_TIM_Base_MspDeInit
 285              		.code	16
 286              		.thumb_func
 288              	HAL_TIM_Base_MspDeInit:
ARM GAS  /tmp/ccPQ8l9Q.s 			page 9


 289              	.LFB36:
 174:Src/stm32f0xx_hal_msp.c **** 
 175:Src/stm32f0xx_hal_msp.c **** 
 176:Src/stm32f0xx_hal_msp.c **** 
 177:Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 178:Src/stm32f0xx_hal_msp.c **** {
 290              		.loc 1 178 0
 291              		.cfi_startproc
 292              	.LVL14:
 293 0000 08B5     		push	{r3, lr}
 294              	.LCFI4:
 295              		.cfi_def_cfa_offset 8
 296              		.cfi_offset 3, -8
 297              		.cfi_offset 14, -4
 179:Src/stm32f0xx_hal_msp.c **** 
 180:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM17)
 298              		.loc 1 180 0
 299 0002 0268     		ldr	r2, [r0]
 300 0004 054B     		ldr	r3, .L15
 301 0006 9A42     		cmp	r2, r3
 302 0008 07D1     		bne	.L13
 181:Src/stm32f0xx_hal_msp.c ****   {
 182:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
 183:Src/stm32f0xx_hal_msp.c **** 
 184:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 0 */
 185:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 186:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
 303              		.loc 1 186 0
 304 000a 054B     		ldr	r3, .L15+4
 305 000c 9969     		ldr	r1, [r3, #24]
 306 000e 054A     		ldr	r2, .L15+8
 307 0010 0A40     		and	r2, r1
 308 0012 9A61     		str	r2, [r3, #24]
 187:Src/stm32f0xx_hal_msp.c **** 
 188:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt DeInit */
 189:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM17_IRQn);
 309              		.loc 1 189 0
 310 0014 1620     		mov	r0, #22
 311              	.LVL15:
 312 0016 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 313              	.LVL16:
 314              	.L13:
 190:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 191:Src/stm32f0xx_hal_msp.c **** 
 192:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 1 */
 193:Src/stm32f0xx_hal_msp.c ****   }
 194:Src/stm32f0xx_hal_msp.c **** 
 195:Src/stm32f0xx_hal_msp.c **** }
 315              		.loc 1 195 0
 316              		@ sp needed
 317 001a 08BD     		pop	{r3, pc}
 318              	.L16:
 319              		.align	2
 320              	.L15:
 321 001c 00480140 		.word	1073825792
 322 0020 00100240 		.word	1073876992
 323 0024 FFFFFBFF 		.word	-262145
ARM GAS  /tmp/ccPQ8l9Q.s 			page 10


 324              		.cfi_endproc
 325              	.LFE36:
 327              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 328              		.align	2
 329              		.global	HAL_TIM_MspPostInit
 330              		.code	16
 331              		.thumb_func
 333              	HAL_TIM_MspPostInit:
 334              	.LFB37:
 196:Src/stm32f0xx_hal_msp.c **** 
 197:Src/stm32f0xx_hal_msp.c **** 
 198:Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 199:Src/stm32f0xx_hal_msp.c **** {
 335              		.loc 1 199 0
 336              		.cfi_startproc
 337              	.LVL17:
 338 0000 00B5     		push	{lr}
 339              	.LCFI5:
 340              		.cfi_def_cfa_offset 4
 341              		.cfi_offset 14, -4
 342 0002 87B0     		sub	sp, sp, #28
 343              	.LCFI6:
 344              		.cfi_def_cfa_offset 32
 200:Src/stm32f0xx_hal_msp.c **** 
 201:Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 202:Src/stm32f0xx_hal_msp.c ****   if(htim->Instance==TIM2)
 345              		.loc 1 202 0
 346 0004 0368     		ldr	r3, [r0]
 347 0006 8022     		mov	r2, #128
 348 0008 D205     		lsl	r2, r2, #23
 349 000a 9342     		cmp	r3, r2
 350 000c 13D1     		bne	.L18
 203:Src/stm32f0xx_hal_msp.c ****   {
 204:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 205:Src/stm32f0xx_hal_msp.c **** 
 206:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 207:Src/stm32f0xx_hal_msp.c **** 
 208:Src/stm32f0xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 209:Src/stm32f0xx_hal_msp.c ****     PB6     ------> TIM4_CH1
 210:Src/stm32f0xx_hal_msp.c ****     */
 211:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 351              		.loc 1 211 0
 352 000e 0823     		mov	r3, #8
 353 0010 0193     		str	r3, [sp, #4]
 212:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 354              		.loc 1 212 0
 355 0012 0223     		mov	r3, #2
 356 0014 0293     		str	r3, [sp, #8]
 213:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 357              		.loc 1 213 0
 358 0016 0322     		mov	r2, #3
 359 0018 0492     		str	r2, [sp, #16]
 214:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 360              		.loc 1 214 0
 361 001a 0593     		str	r3, [sp, #20]
 215:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 362              		.loc 1 215 0
ARM GAS  /tmp/ccPQ8l9Q.s 			page 11


 363 001c 0F48     		ldr	r0, .L20
 364              	.LVL18:
 365 001e 01A9     		add	r1, sp, #4
 366 0020 FFF7FEFF 		bl	HAL_GPIO_Init
 367              	.LVL19:
 216:Src/stm32f0xx_hal_msp.c **** 
 217:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 368              		.loc 1 217 0
 369 0024 0F20     		mov	r0, #15
 370 0026 0221     		mov	r1, #2
 371 0028 0022     		mov	r2, #0
 372 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 373              	.LVL20:
 218:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 374              		.loc 1 218 0
 375 002e 0F20     		mov	r0, #15
 376 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 377              	.LVL21:
 378 0034 10E0     		b	.L17
 379              	.LVL22:
 380              	.L18:
 219:Src/stm32f0xx_hal_msp.c **** 
 220:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 221:Src/stm32f0xx_hal_msp.c **** 
 222:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 223:Src/stm32f0xx_hal_msp.c ****   }
 224:Src/stm32f0xx_hal_msp.c **** 
 225:Src/stm32f0xx_hal_msp.c ****   else if(htim->Instance==TIM1)
 381              		.loc 1 225 0
 382 0036 0A4A     		ldr	r2, .L20+4
 383 0038 9342     		cmp	r3, r2
 384 003a 0DD1     		bne	.L17
 226:Src/stm32f0xx_hal_msp.c ****   {
 227:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 228:Src/stm32f0xx_hal_msp.c **** 
 229:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 230:Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 231:Src/stm32f0xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 232:Src/stm32f0xx_hal_msp.c ****     */
 233:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 385              		.loc 1 233 0
 386 003c 8023     		mov	r3, #128
 387 003e 5B00     		lsl	r3, r3, #1
 388 0040 0193     		str	r3, [sp, #4]
 234:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 389              		.loc 1 234 0
 390 0042 0223     		mov	r3, #2
 391 0044 0293     		str	r3, [sp, #8]
 235:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 392              		.loc 1 235 0
 393 0046 0393     		str	r3, [sp, #12]
 236:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 394              		.loc 1 236 0
 395 0048 0322     		mov	r2, #3
 396 004a 0492     		str	r2, [sp, #16]
 237:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 397              		.loc 1 237 0
ARM GAS  /tmp/ccPQ8l9Q.s 			page 12


 398 004c 0593     		str	r3, [sp, #20]
 238:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 399              		.loc 1 238 0
 400 004e 9020     		mov	r0, #144
 401              	.LVL23:
 402 0050 C005     		lsl	r0, r0, #23
 403 0052 01A9     		add	r1, sp, #4
 404 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 405              	.LVL24:
 406              	.L17:
 239:Src/stm32f0xx_hal_msp.c **** 
 240:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 241:Src/stm32f0xx_hal_msp.c **** 
 242:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 243:Src/stm32f0xx_hal_msp.c ****   }
 244:Src/stm32f0xx_hal_msp.c **** }
 407              		.loc 1 244 0
 408 0058 07B0     		add	sp, sp, #28
 409              		@ sp needed
 410 005a 00BD     		pop	{pc}
 411              	.L21:
 412              		.align	2
 413              	.L20:
 414 005c 00040048 		.word	1207960576
 415 0060 002C0140 		.word	1073818624
 416              		.cfi_endproc
 417              	.LFE37:
 419              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 420              		.align	2
 421              		.global	HAL_ADC_MspInit
 422              		.code	16
 423              		.thumb_func
 425              	HAL_ADC_MspInit:
 426              	.LFB38:
 245:Src/stm32f0xx_hal_msp.c **** 
 246:Src/stm32f0xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
 247:Src/stm32f0xx_hal_msp.c **** {
 427              		.loc 1 247 0
 428              		.cfi_startproc
 429              	.LVL25:
 430 0000 30B5     		push	{r4, r5, lr}
 431              	.LCFI7:
 432              		.cfi_def_cfa_offset 12
 433              		.cfi_offset 4, -12
 434              		.cfi_offset 5, -8
 435              		.cfi_offset 14, -4
 436 0002 87B0     		sub	sp, sp, #28
 437              	.LCFI8:
 438              		.cfi_def_cfa_offset 40
 439 0004 041C     		mov	r4, r0
 248:Src/stm32f0xx_hal_msp.c **** 
 249:Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 250:Src/stm32f0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 440              		.loc 1 250 0
 441 0006 1B4B     		ldr	r3, .L25
 442 0008 0268     		ldr	r2, [r0]
 443 000a 9A42     		cmp	r2, r3
ARM GAS  /tmp/ccPQ8l9Q.s 			page 13


 444 000c 2FD1     		bne	.L22
 445              	.LBB10:
 251:Src/stm32f0xx_hal_msp.c ****   {
 252:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
 253:Src/stm32f0xx_hal_msp.c **** 
 254:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
 255:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 256:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 446              		.loc 1 256 0
 447 000e 1A4B     		ldr	r3, .L25+4
 448 0010 9969     		ldr	r1, [r3, #24]
 449 0012 8022     		mov	r2, #128
 450 0014 9200     		lsl	r2, r2, #2
 451 0016 1143     		orr	r1, r2
 452 0018 9961     		str	r1, [r3, #24]
 453 001a 9B69     		ldr	r3, [r3, #24]
 454 001c 1A40     		and	r2, r3
 455 001e 0092     		str	r2, [sp]
 456 0020 009B     		ldr	r3, [sp]
 457              	.LBE10:
 257:Src/stm32f0xx_hal_msp.c **** 
 258:Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 259:Src/stm32f0xx_hal_msp.c ****     PA0     ------> ADC_IN0
 260:Src/stm32f0xx_hal_msp.c ****     PA1     ------> ADC_IN1
 261:Src/stm32f0xx_hal_msp.c ****     PA2     ------> ADC_IN2
 262:Src/stm32f0xx_hal_msp.c ****     PA3     ------> ADC_IN3
 263:Src/stm32f0xx_hal_msp.c ****     */
 264:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 458              		.loc 1 264 0
 459 0022 0723     		mov	r3, #7
 460 0024 0193     		str	r3, [sp, #4]
 265:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 461              		.loc 1 265 0
 462 0026 0323     		mov	r3, #3
 463 0028 0293     		str	r3, [sp, #8]
 266:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 464              		.loc 1 266 0
 465 002a 0025     		mov	r5, #0
 466 002c 0395     		str	r5, [sp, #12]
 267:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 467              		.loc 1 267 0
 468 002e 9020     		mov	r0, #144
 469              	.LVL26:
 470 0030 C005     		lsl	r0, r0, #23
 471 0032 01A9     		add	r1, sp, #4
 472 0034 FFF7FEFF 		bl	HAL_GPIO_Init
 473              	.LVL27:
 268:Src/stm32f0xx_hal_msp.c **** 
 269:Src/stm32f0xx_hal_msp.c ****     /* ADC1 DMA Init */
 270:Src/stm32f0xx_hal_msp.c ****     /* ADC Init */
 271:Src/stm32f0xx_hal_msp.c ****     hdma_adc.Instance = DMA1_Channel1;
 474              		.loc 1 271 0
 475 0038 1048     		ldr	r0, .L25+8
 476 003a 114B     		ldr	r3, .L25+12
 477 003c 0360     		str	r3, [r0]
 272:Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 478              		.loc 1 272 0
ARM GAS  /tmp/ccPQ8l9Q.s 			page 14


 479 003e 4560     		str	r5, [r0, #4]
 273:Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 480              		.loc 1 273 0
 481 0040 8560     		str	r5, [r0, #8]
 274:Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 482              		.loc 1 274 0
 483 0042 8023     		mov	r3, #128
 484 0044 C360     		str	r3, [r0, #12]
 275:Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 485              		.loc 1 275 0
 486 0046 5B00     		lsl	r3, r3, #1
 487 0048 0361     		str	r3, [r0, #16]
 276:Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 488              		.loc 1 276 0
 489 004a 8023     		mov	r3, #128
 490 004c DB00     		lsl	r3, r3, #3
 491 004e 4361     		str	r3, [r0, #20]
 277:Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.Mode = DMA_CIRCULAR;
 492              		.loc 1 277 0
 493 0050 2023     		mov	r3, #32
 494 0052 8361     		str	r3, [r0, #24]
 278:Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 495              		.loc 1 278 0
 496 0054 C561     		str	r5, [r0, #28]
 279:Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 497              		.loc 1 279 0
 498 0056 FFF7FEFF 		bl	HAL_DMA_Init
 499              	.LVL28:
 500 005a 0028     		cmp	r0, #0
 501 005c 04D0     		beq	.L24
 280:Src/stm32f0xx_hal_msp.c ****     {
 281:Src/stm32f0xx_hal_msp.c ****       _Error_Handler(__FILE__, __LINE__);
 502              		.loc 1 281 0
 503 005e 0948     		ldr	r0, .L25+16
 504 0060 1A21     		mov	r1, #26
 505 0062 FF31     		add	r1, r1, #255
 506 0064 FFF7FEFF 		bl	_Error_Handler
 507              	.LVL29:
 508              	.L24:
 282:Src/stm32f0xx_hal_msp.c ****     }
 283:Src/stm32f0xx_hal_msp.c **** 
 284:Src/stm32f0xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 509              		.loc 1 284 0
 510 0068 044B     		ldr	r3, .L25+8
 511 006a E363     		str	r3, [r4, #60]
 512 006c 5C62     		str	r4, [r3, #36]
 513              	.L22:
 285:Src/stm32f0xx_hal_msp.c **** 
 286:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 287:Src/stm32f0xx_hal_msp.c **** 
 288:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 289:Src/stm32f0xx_hal_msp.c ****   }
 290:Src/stm32f0xx_hal_msp.c **** 
 291:Src/stm32f0xx_hal_msp.c **** }
 514              		.loc 1 291 0
 515 006e 07B0     		add	sp, sp, #28
 516              		@ sp needed
ARM GAS  /tmp/ccPQ8l9Q.s 			page 15


 517              	.LVL30:
 518 0070 30BD     		pop	{r4, r5, pc}
 519              	.L26:
 520 0072 C046     		.align	2
 521              	.L25:
 522 0074 00240140 		.word	1073816576
 523 0078 00100240 		.word	1073876992
 524 007c 00000000 		.word	hdma_adc
 525 0080 08000240 		.word	1073872904
 526 0084 00000000 		.word	.LC1
 527              		.cfi_endproc
 528              	.LFE38:
 530              		.section	.rodata.str1.4,"aMS",%progbits,1
 531              		.align	2
 532              	.LC1:
 533 0000 5372632F 		.ascii	"Src/stm32f0xx_hal_msp.c\000"
 533      73746D33 
 533      32663078 
 533      785F6861 
 533      6C5F6D73 
 534              		.text
 535              	.Letext0:
 536              		.file 2 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 537              		.file 3 "/home/niklas/Downloads/gcc-arm-none-eabi-4_8-2014q3/arm-none-eabi/include/machine/_defaul
 538              		.file 4 "/home/niklas/Downloads/gcc-arm-none-eabi-4_8-2014q3/arm-none-eabi/include/stdint.h"
 539              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 540              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 541              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 542              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_adc.h"
 543              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 544              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
ARM GAS  /tmp/ccPQ8l9Q.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f0xx_hal_msp.c
     /tmp/ccPQ8l9Q.s:18     .text.HAL_MspInit:00000000 $t
     /tmp/ccPQ8l9Q.s:23     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccPQ8l9Q.s:87     .text.HAL_MspInit:00000050 $d
     /tmp/ccPQ8l9Q.s:92     .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/ccPQ8l9Q.s:97     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/ccPQ8l9Q.s:274    .text.HAL_TIM_Base_MspInit:000000f4 $d
     /tmp/ccPQ8l9Q.s:283    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/ccPQ8l9Q.s:288    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/ccPQ8l9Q.s:321    .text.HAL_TIM_Base_MspDeInit:0000001c $d
     /tmp/ccPQ8l9Q.s:328    .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/ccPQ8l9Q.s:333    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/ccPQ8l9Q.s:414    .text.HAL_TIM_MspPostInit:0000005c $d
     /tmp/ccPQ8l9Q.s:420    .text.HAL_ADC_MspInit:00000000 $t
     /tmp/ccPQ8l9Q.s:425    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
     /tmp/ccPQ8l9Q.s:522    .text.HAL_ADC_MspInit:00000074 $d
     /tmp/ccPQ8l9Q.s:531    .rodata.str1.4:00000000 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_GPIO_Init
HAL_DMA_Init
_Error_Handler
hdma_adc
