// Seed: 2708146247
module module_0 (
    output wor  id_0,
    input  tri  id_1,
    output wand id_2,
    output wand id_3,
    input  tri0 id_4,
    output tri  id_5,
    output tri0 id_6
);
endmodule
module module_1 #(
    parameter id_2 = 32'd33
) (
    output wand id_0,
    input wand id_1,
    output wand _id_2,
    input wire id_3
    , id_18,
    output wire id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7,
    input supply1 id_8,
    input wand id_9,
    input wand id_10,
    input tri id_11,
    input tri id_12,
    output supply0 id_13,
    input wor id_14,
    input tri id_15,
    input wor id_16
);
  logic [id_2 : -1] id_19;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_4,
      id_4,
      id_8,
      id_13,
      id_4
  );
  assign modCall_1.id_5 = 0;
endmodule
