module wideexpr_00600(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = -(-(1'sb1));
  assign y1 = ((3'sb111)-({1{((ctrl[0]?s7:(s0)^~(s1)))<<(((ctrl[0]?2'b11:u7))>>((1'sb1)>>(4'sb0001)))}}))>>(($signed(u2))^(-(2'sb10)));
  assign y2 = ((2'sb01)<=((ctrl[4]?2'sb10:((ctrl[4]?3'sb110:-(6'sb010101)))<<<((ctrl[3]?(s3)|(2'sb10):s3)))))^($unsigned({3{((-(u7))^~((6'sb100001)|(4'sb0101)))^~($signed(u1))}}));
  assign y3 = ((ctrl[1]?(($signed(-(($signed(-(u0)))>>(!(-(2'sb11))))))^~(5'sb01111))^~(s2):(ctrl[6]?(ctrl[7]?(ctrl[5]?(2'sb00)<<(1'sb0):s2):s3):$signed((ctrl[7]?({(ctrl[1]?(5'sb10011)&(2'sb10):(ctrl[6]?6'sb000111:2'sb10)),(ctrl[2]?$signed(s3):$signed(u4)),(ctrl[7]?(s0)>>>(2'sb01):5'sb11010),^(+(1'sb1))})<<<(4'b0010):({2{((s7)>>(u4))>>>($signed(s6))}})|(1'b1))))))<((ctrl[1]?+(~|($signed((-(((s0)+(s2))>=(s4)))<<(-({2{^(s1)}}))))):4'sb1111));
  assign y4 = (5'sb10010)>>>(&(s7));
  assign y5 = (s4)<<<(6'sb001111);
  assign y6 = s7;
  assign y7 = s1;
endmodule
