[02/17 01:54:12      0s] 
[02/17 01:54:12      0s] Cadence Innovus(TM) Implementation System.
[02/17 01:54:12      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/17 01:54:12      0s] 
[02/17 01:54:12      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[02/17 01:54:12      0s] Options:	
[02/17 01:54:12      0s] Date:		Wed Feb 17 01:54:12 2021
[02/17 01:54:12      0s] Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
[02/17 01:54:12      0s] OS:		CentOS Linux release 7.6.1810 (Core) 
[02/17 01:54:12      0s] 
[02/17 01:54:12      0s] License:
[02/17 01:54:12      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[02/17 01:54:12      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/17 01:54:36     20s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[02/17 01:54:36     20s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[02/17 01:54:36     20s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[02/17 01:54:36     20s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[02/17 01:54:36     20s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[02/17 01:54:36     20s] @(#)CDS: CPE v17.11-s095
[02/17 01:54:36     20s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[02/17 01:54:36     20s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[02/17 01:54:36     20s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[02/17 01:54:36     20s] @(#)CDS: RCDB 11.10
[02/17 01:54:36     20s] --- Running on localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB) ---
[02/17 01:54:36     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_20880_localhost.localdomain_isa15_HpGW6K.

[02/17 01:54:36     20s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[02/17 01:54:37     21s] 
[02/17 01:54:37     21s] **INFO:  MMMC transition support version v31-84 
[02/17 01:54:37     21s] 
[02/17 01:54:37     21s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/17 01:54:37     21s] <CMD> suppressMessage ENCEXT-2799
[02/17 01:54:38     21s] <CMD> getDrawView
[02/17 01:54:38     21s] <CMD> loadWorkspace -name Physical
[02/17 01:54:38     21s] <CMD> win
[02/17 01:54:51     23s] <CMD> set init_design_netlisttype verilog
[02/17 01:54:51     23s] <CMD> set init_design_settop 1
[02/17 01:54:51     23s] <CMD> set init_top_cell RISCV
[02/17 01:54:51     23s] <CMD> set init_verilog ../netlist/RISCV.v
[02/17 01:54:51     23s] <CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
[02/17 01:54:51     23s] <CMD> set init_gnd_net VSS
[02/17 01:54:51     23s] <CMD> set init_pwr_net VDD
[02/17 01:54:52     23s] <CMD> init_design
[02/17 01:54:52     23s] 
[02/17 01:54:52     23s] Loading LEF file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
[02/17 01:54:52     23s] Set DBUPerIGU to M2 pitch 380.
[02/17 01:54:52     23s] 
[02/17 01:54:52     23s] viaInitial starts at Wed Feb 17 01:54:52 2021
viaInitial ends at Wed Feb 17 01:54:52 2021
*** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=0.39min, fe_real=0.67min, fe_mem=503.9M) ***
[02/17 01:54:52     23s] **ERROR: (IMPSYT-16038):	The specified file '../netlist/RISCV.v' could not be found. Check your file system, correct the file name.
[02/17 01:54:52     23s] **ERROR: (IMPIMEX-7008):	No netlist files are found.
[02/17 01:55:18     25s] <CMD> init_design
[02/17 01:55:18     25s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/17 01:55:18     25s] 
[02/17 01:55:18     25s] Loading LEF file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
[02/17 01:55:18     25s] **WARN: (IMPLF-119):	LAYER 'poly' has been found in the database. Its content except ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-119' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-119):	LAYER 'active' has been found in the database. Its content except ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-119' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-119' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-119):	LAYER 'via1' has been found in the database. Its content except ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-119' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-119' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-119):	LAYER 'via2' has been found in the database. Its content except ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-119' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-119' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-119):	LAYER 'via3' has been found in the database. Its content except ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-119' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-119' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-119):	LAYER 'via4' has been found in the database. Its content except ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-119' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-119' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-119):	LAYER 'via5' has been found in the database. Its content except ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-119' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-119' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-119):	LAYER 'via6' has been found in the database. Its content except ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-119' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-119):	LAYER 'metal7' has been found in the database. Its content except ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-119' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-119):	LAYER 'via7' has been found in the database. Its content except ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-119' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-119):	LAYER 'metal8' has been found in the database. Its content except ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-119' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-119):	LAYER 'via8' has been found in the database. Its content except ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-119' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-119):	LAYER 'metal9' has been found in the database. Its content except ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-119' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-119):	LAYER 'via9' has been found in the database. Its content except ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-119' for more detail.
[02/17 01:55:18     25s] **WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
[02/17 01:55:18     25s] To increase the message display limit, refer to the product command reference manual.
[02/17 01:55:18     25s] **ERROR: (IMPLF-223):	The LEF via 'via1_4' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[02/17 01:55:18     25s] **ERROR: (IMPLF-223):	The LEF via 'via1_0' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[02/17 01:55:18     25s] **ERROR: (IMPLF-223):	The LEF via 'via1_1' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[02/17 01:55:18     25s] **ERROR: (IMPLF-223):	The LEF via 'via1_2' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[02/17 01:55:18     25s] **ERROR: (IMPLF-223):	The LEF via 'via1_3' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[02/17 01:55:18     25s] **ERROR: (IMPLF-223):	The LEF via 'via1_5' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[02/17 01:55:18     25s] **ERROR: (IMPLF-223):	The LEF via 'via1_6' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[02/17 01:55:18     25s] **ERROR: (IMPLF-223):	The LEF via 'via1_7' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[02/17 01:55:18     25s] **ERROR: (IMPLF-223):	The LEF via 'via1_8' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[02/17 01:55:18     25s] **ERROR: (IMPLF-223):	The LEF via 'via2_8' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[02/17 01:55:18     25s] **ERROR: (IMPLF-223):	The LEF via 'via2_4' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[02/17 01:55:18     25s] **ERROR: (IMPLF-223):	The LEF via 'via2_5' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[02/17 01:55:18     25s] **ERROR: (IMPLF-223):	The LEF via 'via2_7' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[02/17 01:55:18     25s] **ERROR: (IMPLF-223):	The LEF via 'via2_6' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[02/17 01:55:18     25s] **ERROR: (IMPLF-223):	The LEF via 'via2_0' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[02/17 01:55:18     25s] **ERROR: (IMPLF-223):	The LEF via 'via2_1' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[02/17 01:55:18     25s] **ERROR: (IMPLF-223):	The LEF via 'via2_2' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[02/17 01:55:18     25s] **ERROR: (IMPLF-223):	The LEF via 'via2_3' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[02/17 01:55:18     25s] **ERROR: (IMPLF-223):	The LEF via 'via3_2' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[02/17 01:55:18     25s] **ERROR: (IMPLF-223):	The LEF via 'via3_0' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[02/17 01:55:18     25s] **WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
[02/17 01:55:18     25s] To increase the message display limit, refer to the product command reference manual.
[02/17 01:55:18     25s] **WARN: (IMPLF-151):	The viaRule 'Via1Array-0' has been defined, the content will be skipped.
[02/17 01:55:18     25s] **WARN: (IMPLF-151):	The viaRule 'Via1Array-1' has been defined, the content will be skipped.
[02/17 01:55:18     25s] **WARN: (IMPLF-151):	The viaRule 'Via1Array-2' has been defined, the content will be skipped.
[02/17 01:55:18     25s] **WARN: (IMPLF-151):	The viaRule 'Via1Array-3' has been defined, the content will be skipped.
[02/17 01:55:18     25s] **WARN: (IMPLF-151):	The viaRule 'Via1Array-4' has been defined, the content will be skipped.
[02/17 01:55:18     25s] **WARN: (IMPLF-151):	The viaRule 'Via2Array-0' has been defined, the content will be skipped.
[02/17 01:55:18     25s] **WARN: (IMPLF-151):	The viaRule 'Via2Array-1' has been defined, the content will be skipped.
[02/17 01:55:18     25s] **WARN: (IMPLF-151):	The viaRule 'Via2Array-2' has been defined, the content will be skipped.
[02/17 01:55:18     25s] **WARN: (IMPLF-151):	The viaRule 'Via2Array-3' has been defined, the content will be skipped.
[02/17 01:55:18     25s] **WARN: (IMPLF-151):	The viaRule 'Via2Array-4' has been defined, the content will be skipped.
[02/17 01:55:18     25s] **WARN: (IMPLF-151):	The viaRule 'Via3Array-0' has been defined, the content will be skipped.
[02/17 01:55:18     25s] **WARN: (IMPLF-151):	The viaRule 'Via3Array-1' has been defined, the content will be skipped.
[02/17 01:55:18     25s] **WARN: (IMPLF-151):	The viaRule 'Via3Array-2' has been defined, the content will be skipped.
[02/17 01:55:18     25s] **WARN: (IMPLF-151):	The viaRule 'Via4Array-0' has been defined, the content will be skipped.
[02/17 01:55:18     25s] **WARN: (IMPLF-151):	The viaRule 'Via5Array-0' has been defined, the content will be skipped.
[02/17 01:55:18     25s] **WARN: (IMPLF-151):	The viaRule 'Via6Array-0' has been defined, the content will be skipped.
[02/17 01:55:18     25s] **WARN: (IMPLF-151):	The viaRule 'Via7Array-0' has been defined, the content will be skipped.
[02/17 01:55:18     25s] **WARN: (IMPLF-151):	The viaRule 'Via8Array-0' has been defined, the content will be skipped.
[02/17 01:55:18     25s] **WARN: (IMPLF-151):	The viaRule 'Via9Array-0' has been defined, the content will be skipped.
[02/17 01:55:18     25s] **WARN: (IMPLF-58):	MACRO 'AND2_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-58' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-58):	MACRO 'AND2_X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-58' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-58):	MACRO 'AND2_X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-58' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-58):	MACRO 'AND3_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-58' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-58):	MACRO 'AND3_X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-58' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-58):	MACRO 'AND3_X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-58' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-58):	MACRO 'AND4_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-58' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-58):	MACRO 'AND4_X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-58' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-58):	MACRO 'AND4_X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-58' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-58):	MACRO 'ANTENNA_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-58' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-58):	MACRO 'AOI211_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-58' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-58):	MACRO 'AOI211_X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-58' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-58):	MACRO 'AOI211_X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-58' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-58):	MACRO 'AOI21_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-58' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-58):	MACRO 'AOI21_X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-58' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-58):	MACRO 'AOI21_X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-58' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-58):	MACRO 'AOI221_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-58' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-58):	MACRO 'AOI221_X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-58' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-58):	MACRO 'AOI221_X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-58' for more detail.
[02/17 01:55:18     25s] **WARN: (IMPLF-58):	MACRO 'AOI222_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-58' for more detail.
[02/17 01:55:18     25s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[02/17 01:55:18     25s] To increase the message display limit, refer to the product command reference manual.
[02/17 01:55:18     25s] **WARN: (IMPLF-61):	134 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
[02/17 01:55:18     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[02/17 01:55:18     25s] Type 'man IMPLF-61' for more detail.
[02/17 01:55:18     25s] *** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=0.43min, fe_real=1.10min, fe_mem=503.9M) ***
[02/17 01:55:18     25s] #% Begin Load netlist data ... (date=02/17 01:55:18, mem=417.6M)
[02/17 01:55:18     25s] *** Begin netlist parsing (mem=503.9M) ***
[02/17 01:55:18     25s] Created 0 new cells from 0 timing libraries.
[02/17 01:55:18     25s] Reading netlist ...
[02/17 01:55:18     25s] Backslashed names will retain backslash and a trailing blank character.
[02/17 01:55:18     26s] Reading verilog netlist '../netlist/RISCV.v'
[02/17 01:55:19     26s] 
[02/17 01:55:19     26s] *** Memory Usage v#1 (Current mem = 512.934M, initial mem = 179.684M) ***
[02/17 01:55:19     26s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=512.9M) ***
[02/17 01:55:19     26s] #% End Load netlist data ... (date=02/17 01:55:19, total cpu=0:00:00.3, real=0:00:01.0, peak res=427.9M, current mem=427.9M)
[02/17 01:55:19     26s] Set top cell to RISCV.
[02/17 01:55:19     26s] Hooked 0 DB cells to tlib cells.
[02/17 01:55:19     26s] Starting recursive module instantiation check.
[02/17 01:55:19     26s] No recursion found.
[02/17 01:55:19     26s] Building hierarchical netlist for Cell RISCV ...
[02/17 01:55:19     26s] *** Netlist is unique.
[02/17 01:55:19     26s] ** info: there are 135 modules.
[02/17 01:55:19     26s] ** info: there are 15945 stdCell insts.
[02/17 01:55:19     26s] 
[02/17 01:55:19     26s] *** Memory Usage v#1 (Current mem = 528.348M, initial mem = 179.684M) ***
[02/17 01:55:19     26s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[02/17 01:55:19     26s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[02/17 01:55:19     26s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[02/17 01:55:19     26s] Set Default Net Delay as 1000 ps.
[02/17 01:55:19     26s] Set Default Net Load as 0.5 pF. 
[02/17 01:55:19     26s] Set Default Input Pin Transition as 0.1 ps.
[02/17 01:55:20     26s] **WARN: (IMPSYT-7328):	The design has been initialized in physical-only mode because the init_mmmc_file global variable was not defined. Timing analysis will not be possible within this session. You can only use commands that do not depend on timing data. If you need to use timing, you need to restart with an init_mmmc_file to define the timing setup, or you can save this design and use restoreDesign -mmmc_file <viewDef.tcl> to add the timing setup information.
[02/17 01:55:20     26s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[02/17 01:55:20     26s] Extraction setup Started 
[02/17 01:55:20     26s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/17 01:55:26     27s] <CMD> getIoFlowFlag
[02/17 01:56:08     32s] <CMD> setIoFlowFlag 0
[02/17 01:56:08     32s] <CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1 0.6 5 5 5 5
[02/17 01:56:08     32s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[02/17 01:56:08     32s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[02/17 01:56:08     32s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[02/17 01:56:08     32s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/17 01:56:08     32s] <CMD> uiSetTool select
[02/17 01:56:08     32s] <CMD> getIoFlowFlag
[02/17 01:56:08     32s] <CMD> fit
[02/17 01:56:30     34s] <CMD> set sprCreateIeRingOffset 1.0
[02/17 01:56:30     34s] <CMD> set sprCreateIeRingThreshold 1.0
[02/17 01:56:30     34s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/17 01:56:30     34s] <CMD> set sprCreateIeRingLayers {}
[02/17 01:56:30     34s] <CMD> set sprCreateIeRingOffset 1.0
[02/17 01:56:30     34s] <CMD> set sprCreateIeRingThreshold 1.0
[02/17 01:56:30     34s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/17 01:56:30     34s] <CMD> set sprCreateIeRingLayers {}
[02/17 01:56:30     34s] <CMD> set sprCreateIeStripeWidth 10.0
[02/17 01:56:30     34s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/17 01:56:30     34s] <CMD> set sprCreateIeStripeWidth 10.0
[02/17 01:56:30     34s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/17 01:56:30     34s] <CMD> set sprCreateIeRingOffset 1.0
[02/17 01:56:30     34s] <CMD> set sprCreateIeRingThreshold 1.0
[02/17 01:56:30     34s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/17 01:56:30     34s] <CMD> set sprCreateIeRingLayers {}
[02/17 01:56:30     34s] <CMD> set sprCreateIeStripeWidth 10.0
[02/17 01:56:30     34s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/17 01:57:11     39s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[02/17 01:57:11     39s] The ring targets are set to core/block ring wires.
[02/17 01:57:11     39s] addRing command will consider rows while creating rings.
[02/17 01:57:11     39s] addRing command will disallow rings to go over rows.
[02/17 01:57:11     39s] addRing command will ignore shorts while creating rings.
[02/17 01:57:11     39s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[02/17 01:57:11     39s] 
[02/17 01:57:11     39s] Ring generation is complete.
[02/17 01:57:11     39s] vias are now being generated.
[02/17 01:57:11     39s] addRing created 8 wires.
[02/17 01:57:11     39s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[02/17 01:57:11     39s] +--------+----------------+----------------+
[02/17 01:57:11     39s] |  Layer |     Created    |     Deleted    |
[02/17 01:57:11     39s] +--------+----------------+----------------+
[02/17 01:57:11     39s] | metal1 |        4       |       NA       |
[02/17 01:57:11     39s] |  via1  |        8       |        0       |
[02/17 01:57:11     39s] | metal2 |        4       |       NA       |
[02/17 01:57:11     39s] +--------+----------------+----------------+
[02/17 01:57:30     41s] Starting snapshot creation...
[02/17 01:57:30     41s] <CMD> getDrawView
[02/17 01:57:30     41s] <CMD> setDrawView fplan
[02/17 01:57:30     41s] <CMD> win
[02/17 01:57:30     41s] <CMD> dumpToGIF ./ss_rings.fplan.gif
[02/17 01:57:30     41s] <CMD> getDrawView
[02/17 01:57:30     41s] <CMD> setDrawView amoeba
[02/17 01:57:30     41s] <CMD> win
[02/17 01:57:30     41s] <CMD> dumpToGIF ./ss_rings.amoeba.gif
[02/17 01:57:30     41s] <CMD> getDrawView
[02/17 01:57:30     41s] <CMD> setDrawView place
[02/17 01:57:30     41s] <CMD> win
[02/17 01:57:30     41s] <CMD> dumpToGIF ./ss_rings.place.gif
[02/17 01:57:31     41s] Completed snapshot creation (cpu = 0:0:0, real = 0:0:1, mem = 739.01M, memory increment = 9.28M)
[02/17 01:57:31     41s] Saving snapshot for fplan view to ss_rings.fplan.gif
[02/17 01:57:31     41s] Saving snapshot for amoeba view to ss_rings.amoeba.gif
[02/17 01:57:31     41s] Saving snapshot for place view to ss_rings.place.gif
[02/17 01:58:06     45s] <CMD> clearGlobalNets
[02/17 01:58:06     45s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
[02/17 01:58:06     45s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
[02/17 01:58:29     47s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[02/17 01:58:29     47s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
[02/17 01:58:29     47s] *** Begin SPECIAL ROUTE on Wed Feb 17 01:58:29 2021 ***
[02/17 01:58:29     47s] SPECIAL ROUTE ran on directory: /home/isa15/Laboratori/Lab3/riscv_Abs/innovus
[02/17 01:58:29     47s] SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 3.10.0-957.5.1.el7.x86_64 x86_64 1.99Ghz)
[02/17 01:58:29     47s] 
[02/17 01:58:29     47s] Begin option processing ...
[02/17 01:58:29     47s] srouteConnectPowerBump set to false
[02/17 01:58:29     47s] routeSelectNet set to "VDD VSS"
[02/17 01:58:29     47s] routeSpecial set to true
[02/17 01:58:29     47s] srouteBlockPin set to "useLef"
[02/17 01:58:29     47s] srouteBottomLayerLimit set to 1
[02/17 01:58:29     47s] srouteBottomTargetLayerLimit set to 1
[02/17 01:58:29     47s] srouteConnectConverterPin set to false
[02/17 01:58:29     47s] srouteCrossoverViaBottomLayer set to 1
[02/17 01:58:29     47s] srouteCrossoverViaTopLayer set to 10
[02/17 01:58:29     47s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[02/17 01:58:29     47s] srouteFollowCorePinEnd set to 3
[02/17 01:58:29     47s] srouteJogControl set to "preferWithChanges differentLayer"
[02/17 01:58:29     47s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[02/17 01:58:29     47s] sroutePadPinAllPorts set to true
[02/17 01:58:29     47s] sroutePreserveExistingRoutes set to true
[02/17 01:58:29     47s] srouteRoutePowerBarPortOnBothDir set to true
[02/17 01:58:29     47s] srouteStopBlockPin set to "nearestTarget"
[02/17 01:58:29     47s] srouteTopLayerLimit set to 10
[02/17 01:58:29     47s] srouteTopTargetLayerLimit set to 10
[02/17 01:58:29     47s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1481.00 megs.
[02/17 01:58:29     47s] 
[02/17 01:58:29     47s] Reading DB technology information...
[02/17 01:58:29     47s] Finished reading DB technology information.
[02/17 01:58:29     47s] Reading floorplan and netlist information...
[02/17 01:58:29     48s] Finished reading floorplan and netlist information.
[02/17 01:58:29     48s] Read in 20 layers, 10 routing layers, 1 overlap layer
[02/17 01:58:29     48s] Read in 134 macros, 38 used
[02/17 01:58:29     48s] Read in 38 components
[02/17 01:58:29     48s]   38 core components: 38 unplaced, 0 placed, 0 fixed
[02/17 01:58:29     48s] Read in 292 logical pins
[02/17 01:58:29     48s] Read in 292 nets
[02/17 01:58:29     48s] Read in 2 special nets, 2 routed
[02/17 01:58:29     48s] Read in 76 terminals
[02/17 01:58:29     48s] 2 nets selected.
[02/17 01:58:29     48s] 
[02/17 01:58:29     48s] Begin power routing ...
[02/17 01:58:29     48s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[02/17 01:58:29     48s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/17 01:58:29     48s] Type 'man IMPSR-1256' for more detail.
[02/17 01:58:29     48s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/17 01:58:29     48s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[02/17 01:58:29     48s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/17 01:58:29     48s] Type 'man IMPSR-1256' for more detail.
[02/17 01:58:29     48s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/17 01:58:29     48s] CPU time for FollowPin 0 seconds
[02/17 01:58:29     48s] CPU time for FollowPin 0 seconds
[02/17 01:58:29     48s]   Number of IO ports routed: 0
[02/17 01:58:29     48s]   Number of Block ports routed: 0
[02/17 01:58:29     48s]   Number of Stripe ports routed: 0
[02/17 01:58:29     48s]   Number of Core ports routed: 324
[02/17 01:58:29     48s]   Number of Pad ports routed: 0
[02/17 01:58:29     48s]   Number of Power Bump ports routed: 0
[02/17 01:58:29     48s]   Number of Followpin connections: 162
[02/17 01:58:29     48s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1491.00 megs.
[02/17 01:58:29     48s] 
[02/17 01:58:29     48s] 
[02/17 01:58:29     48s] 
[02/17 01:58:29     48s]  Begin updating DB with routing results ...
[02/17 01:58:29     48s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[02/17 01:58:29     48s] Pin and blockage extraction finished
[02/17 01:58:29     48s] 
[02/17 01:58:29     48s] sroute created 486 wires.
[02/17 01:58:29     48s] ViaGen created 324 vias, deleted 0 via to avoid violation.
[02/17 01:58:29     48s] +--------+----------------+----------------+
[02/17 01:58:29     48s] |  Layer |     Created    |     Deleted    |
[02/17 01:58:29     48s] +--------+----------------+----------------+
[02/17 01:58:29     48s] | metal1 |       486      |       NA       |
[02/17 01:58:29     48s] |  via1  |       324      |        0       |
[02/17 01:58:29     48s] +--------+----------------+----------------+
[02/17 01:58:45     49s] Starting snapshot creation...
[02/17 01:58:45     49s] <CMD> getDrawView
[02/17 01:58:45     49s] <CMD> setDrawView fplan
[02/17 01:58:45     49s] <CMD> win
[02/17 01:58:45     49s] <CMD> dumpToGIF ./ss_routing.fplan.gif
[02/17 01:58:45     49s] <CMD> getDrawView
[02/17 01:58:45     49s] <CMD> setDrawView amoeba
[02/17 01:58:45     49s] <CMD> win
[02/17 01:58:45     49s] <CMD> dumpToGIF ./ss_routing.amoeba.gif
[02/17 01:58:45     49s] <CMD> getDrawView
[02/17 01:58:45     49s] <CMD> setDrawView place
[02/17 01:58:45     49s] <CMD> win
[02/17 01:58:46     49s] <CMD> dumpToGIF ./ss_routing.place.gif
[02/17 01:58:46     50s] Completed snapshot creation (cpu = 0:0:0, real = 0:0:1, mem = 750.31M, memory increment = 0.00M)
[02/17 01:58:46     50s] Saving snapshot for fplan view to ss_routing.fplan.gif
[02/17 01:58:46     50s] Saving snapshot for amoeba view to ss_routing.amoeba.gif
[02/17 01:58:46     50s] Saving snapshot for place view to ss_routing.place.gif
[02/17 01:59:01     51s] <CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 6 7 8}
[02/17 01:59:09     52s] <CMD> setPlaceMode -fp false
[02/17 01:59:09     52s] <CMD> placeDesign
[02/17 01:59:09     52s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[02/17 01:59:09     52s] **WARN: (IMPSP-9513):	Timing constraint file does not exist
[02/17 01:59:09     52s] **WARN: (IMPSP-9514):	Non-TimingDriven placement will be performed.
[02/17 01:59:09     52s] *** Starting placeDesign default flow ***
[02/17 01:59:09     52s] Deleted 0 physical inst  (cell - / prefix -).
[02/17 01:59:09     52s] *** Starting "NanoPlace(TM) placement v#10 (mem=750.3M)" ...
[02/17 01:59:09     52s] No user setting net weight.
[02/17 01:59:09     52s] Options: clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[02/17 01:59:09     52s] Scan chains were not defined.
[02/17 01:59:09     52s] #std cell=15945 (0 fixed + 15945 movable) #block=0 (0 floating + 0 preplaced)
[02/17 01:59:09     52s] #ioInst=0 #net=16319 #term=60969 #term/net=3.74, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=292
[02/17 01:59:09     52s] stdCell: 15945 single + 0 double + 0 multi
[02/17 01:59:09     52s] Total standard cell length = 21.9066 (mm), area = 0.0307 (mm^2)
[02/17 01:59:09     52s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/17 01:59:09     53s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/17 01:59:09     53s] Apply auto density screen in pre-place stage.
[02/17 01:59:09     53s] Auto density screen increases utilization from 0.600 to 0.600
[02/17 01:59:09     53s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 750.3M
[02/17 01:59:09     53s] Average module density = 0.600.
[02/17 01:59:09     53s] Density for the design = 0.600.
[02/17 01:59:09     53s]        = stdcell_area 115298 sites (30669 um^2) / alloc_area 192234 sites (51134 um^2).
[02/17 01:59:09     53s] Pin Density = 0.3172.
[02/17 01:59:09     53s]             = total # of pins 60969 / total area 192234.
[02/17 01:59:10     53s] Initial padding reaches pin density 0.458 for top
[02/17 01:59:10     53s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 1.300
[02/17 01:59:10     53s] Initial padding increases density from 0.600 to 0.950 for top
[02/17 01:59:10     53s] === lastAutoLevel = 9 
[02/17 01:59:10     53s] [adp] 0:1:0:1
[02/17 01:59:10     53s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[02/17 01:59:11     53s] Iteration  1: Total net bbox = 2.009e-08 (6.43e-09 1.37e-08)
[02/17 01:59:11     53s]               Est.  stn bbox = 2.100e-08 (6.73e-09 1.43e-08)
[02/17 01:59:11     53s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 762.8M
[02/17 01:59:11     53s] Iteration  2: Total net bbox = 2.009e-08 (6.43e-09 1.37e-08)
[02/17 01:59:11     53s]               Est.  stn bbox = 2.100e-08 (6.73e-09 1.43e-08)
[02/17 01:59:11     53s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 762.8M
[02/17 01:59:11     53s] exp_mt_sequential is set from setPlaceMode option to 1
[02/17 01:59:11     53s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[02/17 01:59:11     53s] place_exp_mt_interval set to default 32
[02/17 01:59:11     53s] place_exp_mt_interval_bias (first half) set to default 0.750000
[02/17 01:59:12     54s] Iteration  3: Total net bbox = 1.771e+02 (8.84e+01 8.87e+01)
[02/17 01:59:12     54s]               Est.  stn bbox = 2.081e+02 (1.03e+02 1.05e+02)
[02/17 01:59:12     54s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 782.8M
[02/17 01:59:20     61s] Iteration  4: Total net bbox = 2.096e+05 (9.22e+04 1.17e+05)
[02/17 01:59:20     61s]               Est.  stn bbox = 2.602e+05 (1.17e+05 1.44e+05)
[02/17 01:59:20     61s]               cpu = 0:00:07.7 real = 0:00:08.0 mem = 782.8M
[02/17 01:59:29     69s] Iteration  5: Total net bbox = 2.619e+05 (1.14e+05 1.48e+05)
[02/17 01:59:29     69s]               Est.  stn bbox = 3.320e+05 (1.46e+05 1.86e+05)
[02/17 01:59:29     69s]               cpu = 0:00:08.1 real = 0:00:09.0 mem = 782.8M
[02/17 01:59:40     80s] Iteration  6: Total net bbox = 2.755e+05 (1.15e+05 1.60e+05)
[02/17 01:59:40     80s]               Est.  stn bbox = 3.523e+05 (1.49e+05 2.03e+05)
[02/17 01:59:40     80s]               cpu = 0:00:10.0 real = 0:00:11.0 mem = 787.8M
[02/17 01:59:40     80s] Starting Early Global Route rough congestion estimation: mem = 787.8M
[02/17 01:59:40     80s] (I)       Reading DB...
[02/17 01:59:40     80s] (I)       before initializing RouteDB syMemory usage = 789.4 MB
[02/17 01:59:40     80s] (I)       congestionReportName   : 
[02/17 01:59:40     80s] (I)       layerRangeFor2DCongestion : 
[02/17 01:59:40     80s] (I)       buildTerm2TermWires    : 1
[02/17 01:59:40     80s] (I)       doTrackAssignment      : 1
[02/17 01:59:40     80s] (I)       dumpBookshelfFiles     : 0
[02/17 01:59:40     80s] (I)       numThreads             : 1
[02/17 01:59:40     80s] (I)       bufferingAwareRouting  : false
[02/17 01:59:40     80s] [NR-eGR] honorMsvRouteConstraint: false
[02/17 01:59:40     80s] (I)       honorPin               : false
[02/17 01:59:40     80s] (I)       honorPinGuide          : true
[02/17 01:59:40     80s] (I)       honorPartition         : false
[02/17 01:59:40     80s] (I)       allowPartitionCrossover: false
[02/17 01:59:40     80s] (I)       honorSingleEntry       : true
[02/17 01:59:40     80s] (I)       honorSingleEntryStrong : true
[02/17 01:59:40     80s] (I)       handleViaSpacingRule   : false
[02/17 01:59:40     80s] (I)       handleEolSpacingRule   : false
[02/17 01:59:40     80s] (I)       PDConstraint           : none
[02/17 01:59:40     80s] (I)       expBetterNDRHandling   : false
[02/17 01:59:40     80s] [NR-eGR] honorClockSpecNDR      : 0
[02/17 01:59:40     80s] (I)       routingEffortLevel     : 3
[02/17 01:59:40     80s] (I)       effortLevel            : standard
[02/17 01:59:40     80s] [NR-eGR] minRouteLayer          : 2
[02/17 01:59:40     80s] [NR-eGR] maxRouteLayer          : 127
[02/17 01:59:40     80s] (I)       relaxedTopLayerCeiling : 127
[02/17 01:59:40     80s] (I)       relaxedBottomLayerFloor: 2
[02/17 01:59:40     80s] (I)       numRowsPerGCell        : 11
[02/17 01:59:40     80s] (I)       speedUpLargeDesign     : 0
[02/17 01:59:40     80s] (I)       multiThreadingTA       : 1
[02/17 01:59:40     80s] (I)       blkAwareLayerSwitching : 1
[02/17 01:59:40     80s] (I)       optimizationMode       : false
[02/17 01:59:40     80s] (I)       routeSecondPG          : false
[02/17 01:59:40     80s] (I)       scenicRatioForLayerRelax: 0.00
[02/17 01:59:40     80s] (I)       detourLimitForLayerRelax: 0.00
[02/17 01:59:40     80s] (I)       punchThroughDistance   : 500.00
[02/17 01:59:40     80s] (I)       scenicBound            : 1.15
[02/17 01:59:40     80s] (I)       maxScenicToAvoidBlk    : 100.00
[02/17 01:59:40     80s] (I)       source-to-sink ratio   : 0.00
[02/17 01:59:40     80s] (I)       targetCongestionRatioH : 1.00
[02/17 01:59:40     80s] (I)       targetCongestionRatioV : 1.00
[02/17 01:59:40     80s] (I)       layerCongestionRatio   : 0.70
[02/17 01:59:40     80s] (I)       m1CongestionRatio      : 0.10
[02/17 01:59:40     80s] (I)       m2m3CongestionRatio    : 0.70
[02/17 01:59:40     80s] (I)       localRouteEffort       : 1.00
[02/17 01:59:40     80s] (I)       numSitesBlockedByOneVia: 8.00
[02/17 01:59:40     80s] (I)       supplyScaleFactorH     : 1.00
[02/17 01:59:40     80s] (I)       supplyScaleFactorV     : 1.00
[02/17 01:59:40     80s] (I)       highlight3DOverflowFactor: 0.00
[02/17 01:59:40     80s] (I)       doubleCutViaModelingRatio: 0.00
[02/17 01:59:40     80s] (I)       routeVias              : 
[02/17 01:59:40     80s] (I)       readTROption           : true
[02/17 01:59:40     80s] (I)       extraSpacingFactor     : 1.00
[02/17 01:59:40     80s] [NR-eGR] numTracksPerClockWire  : 0
[02/17 01:59:40     80s] (I)       routeSelectedNetsOnly  : false
[02/17 01:59:40     80s] (I)       clkNetUseMaxDemand     : false
[02/17 01:59:40     80s] (I)       extraDemandForClocks   : 0
[02/17 01:59:40     80s] (I)       steinerRemoveLayers    : false
[02/17 01:59:40     80s] (I)       demoteLayerScenicScale : 1.00
[02/17 01:59:40     80s] (I)       nonpreferLayerCostScale : 100.00
[02/17 01:59:40     80s] (I)       similarTopologyRoutingFast : false
[02/17 01:59:40     80s] (I)       spanningTreeRefinement : false
[02/17 01:59:40     80s] (I)       spanningTreeRefinementAlpha : 0.50
[02/17 01:59:40     80s] (I)       starting read tracks
[02/17 01:59:40     80s] (I)       build grid graph
[02/17 01:59:40     80s] (I)       build grid graph start
[02/17 01:59:40     80s] [NR-eGR] Layer1 has no routable track
[02/17 01:59:40     80s] [NR-eGR] Layer2 has single uniform track structure
[02/17 01:59:40     80s] [NR-eGR] Layer3 has single uniform track structure
[02/17 01:59:40     80s] [NR-eGR] Layer4 has single uniform track structure
[02/17 01:59:40     80s] [NR-eGR] Layer5 has single uniform track structure
[02/17 01:59:40     80s] [NR-eGR] Layer6 has single uniform track structure
[02/17 01:59:40     80s] [NR-eGR] Layer7 has single uniform track structure
[02/17 01:59:40     80s] [NR-eGR] Layer8 has single uniform track structure
[02/17 01:59:40     80s] [NR-eGR] Layer9 has single uniform track structure
[02/17 01:59:40     80s] [NR-eGR] Layer10 has single uniform track structure
[02/17 01:59:40     80s] (I)       build grid graph end
[02/17 01:59:40     80s] (I)       numViaLayers=10
[02/17 01:59:40     80s] (I)       Reading via via1_8 for layer: 0 
[02/17 01:59:40     80s] (I)       Reading via via2_8 for layer: 1 
[02/17 01:59:40     80s] (I)       Reading via via3_2 for layer: 2 
[02/17 01:59:40     80s] (I)       Reading via via4_0 for layer: 3 
[02/17 01:59:40     80s] (I)       Reading via via5_0 for layer: 4 
[02/17 01:59:40     80s] (I)       Reading via via6_0 for layer: 5 
[02/17 01:59:40     80s] (I)       Reading via via7_0 for layer: 6 
[02/17 01:59:40     80s] (I)       Reading via via8_0 for layer: 7 
[02/17 01:59:40     80s] (I)       Reading via via9_0 for layer: 8 
[02/17 01:59:40     80s] (I)       end build via table
[02/17 01:59:40     80s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=336 numBumpBlks=0 numBoundaryFakeBlks=0
[02/17 01:59:40     80s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[02/17 01:59:40     80s] (I)       readDataFromPlaceDB
[02/17 01:59:40     80s] (I)       Read net information..
[02/17 01:59:40     80s] [NR-eGR] Read numTotalNets=16157  numIgnoredNets=0
[02/17 01:59:40     80s] (I)       Read testcase time = 0.010 seconds
[02/17 01:59:40     80s] 
[02/17 01:59:40     80s] (I)       read default dcut vias
[02/17 01:59:40     80s] (I)       Reading via via1_4 for layer: 0 
[02/17 01:59:40     80s] (I)       Reading via via2_8 for layer: 1 
[02/17 01:59:40     80s] (I)       Reading via via3_2 for layer: 2 
[02/17 01:59:40     80s] (I)       Reading via via4_0 for layer: 3 
[02/17 01:59:40     80s] (I)       Reading via via5_0 for layer: 4 
[02/17 01:59:40     80s] (I)       Reading via via6_0 for layer: 5 
[02/17 01:59:40     80s] (I)       Reading via via7_0 for layer: 6 
[02/17 01:59:40     80s] (I)       Reading via via8_0 for layer: 7 
[02/17 01:59:40     80s] (I)       Reading via via9_0 for layer: 8 
[02/17 01:59:40     80s] (I)       build grid graph start
[02/17 01:59:40     80s] (I)       build grid graph end
[02/17 01:59:40     80s] (I)       Model blockage into capacity
[02/17 01:59:40     80s] (I)       Read numBlocks=336  numPreroutedWires=0  numCapScreens=0
[02/17 01:59:40     80s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/17 01:59:40     80s] (I)       blocked area on Layer2 : 5673364800  (2.54%)
[02/17 01:59:40     80s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/17 01:59:40     80s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/17 01:59:40     80s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/17 01:59:40     80s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/17 01:59:40     80s] (I)       blocked area on Layer7 : 0  (0.00%)
[02/17 01:59:40     80s] (I)       blocked area on Layer8 : 0  (0.00%)
[02/17 01:59:40     80s] (I)       blocked area on Layer9 : 0  (0.00%)
[02/17 01:59:40     80s] (I)       blocked area on Layer10 : 0  (0.00%)
[02/17 01:59:40     80s] (I)       Modeling time = 0.000 seconds
[02/17 01:59:40     80s] 
[02/17 01:59:40     80s] (I)       Number of ignored nets = 0
[02/17 01:59:40     80s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/17 01:59:40     80s] (I)       Number of clock nets = 0.  Ignored: No
[02/17 01:59:40     80s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/17 01:59:40     80s] (I)       Number of special nets = 0.  Ignored: Yes
[02/17 01:59:40     80s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/17 01:59:40     80s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/17 01:59:40     80s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/17 01:59:40     80s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/17 01:59:40     80s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/17 01:59:40     80s] (I)       Before initializing earlyGlobalRoute syMemory usage = 792.0 MB
[02/17 01:59:40     80s] (I)       Ndr track 0 does not exist
[02/17 01:59:40     80s] (I)       Layer1  viaCost=200.00
[02/17 01:59:40     80s] (I)       Layer2  viaCost=200.00
[02/17 01:59:40     80s] (I)       Layer3  viaCost=100.00
[02/17 01:59:40     80s] (I)       Layer4  viaCost=100.00
[02/17 01:59:40     80s] (I)       Layer5  viaCost=100.00
[02/17 01:59:40     80s] (I)       Layer6  viaCost=100.00
[02/17 01:59:40     80s] (I)       Layer7  viaCost=100.00
[02/17 01:59:40     80s] (I)       Layer8  viaCost=100.00
[02/17 01:59:40     80s] (I)       Layer9  viaCost=100.00
[02/17 01:59:40     80s] (I)       ---------------------Grid Graph Info--------------------
[02/17 01:59:40     80s] (I)       routing area        :  (0, 0) - (474240, 470960)
[02/17 01:59:40     80s] (I)       core area           :  (10260, 10080) - (463980, 460880)
[02/17 01:59:40     80s] (I)       Site Width          :   380  (dbu)
[02/17 01:59:40     80s] (I)       Row Height          :  2800  (dbu)
[02/17 01:59:40     80s] (I)       GCell Width         : 30800  (dbu)
[02/17 01:59:40     80s] (I)       GCell Height        : 30800  (dbu)
[02/17 01:59:40     80s] (I)       grid                :    16    16    10
[02/17 01:59:40     80s] (I)       vertical capacity   :     0 30800     0 30800     0 30800     0 30800     0 30800
[02/17 01:59:40     80s] (I)       horizontal capacity :     0     0 30800     0 30800     0 30800     0 30800     0
[02/17 01:59:40     80s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/17 01:59:40     80s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/17 01:59:40     80s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[02/17 01:59:40     80s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[02/17 01:59:40     80s] (I)       Num tracks per GCell: 114.07 81.05 110.00 55.00 55.00 55.00 18.33 18.33  9.62  9.17
[02/17 01:59:40     80s] (I)       Total num of tracks :     0  1248  1682   846   840   846   280   281   146   140
[02/17 01:59:40     80s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/17 01:59:40     80s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/17 01:59:40     80s] (I)       --------------------------------------------------------
[02/17 01:59:40     80s] 
[02/17 01:59:40     80s] [NR-eGR] ============ Routing rule table ============
[02/17 01:59:40     80s] [NR-eGR] Rule id 0. Nets 16157 
[02/17 01:59:40     80s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/17 01:59:40     80s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[02/17 01:59:40     80s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/17 01:59:40     80s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/17 01:59:40     80s] [NR-eGR] ========================================
[02/17 01:59:40     80s] [NR-eGR] 
[02/17 01:59:40     80s] (I)       After initializing earlyGlobalRoute syMemory usage = 792.0 MB
[02/17 01:59:40     80s] (I)       Loading and dumping file time : 0.13 seconds
[02/17 01:59:40     80s] (I)       ============= Initialization =============
[02/17 01:59:40     80s] (I)       numLocalWires=59645  numGlobalNetBranches=16836  numLocalNetBranches=13178
[02/17 01:59:40     80s] (I)       totalPins=60515  totalGlobalPin=21608 (35.71%)
[02/17 01:59:40     80s] (I)       total 2D Cap : 100518 = (47168 H, 53350 V)
[02/17 01:59:40     80s] (I)       ============  Phase 1a Route ============
[02/17 01:59:40     80s] (I)       Phase 1a runs 0.00 seconds
[02/17 01:59:40     80s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[02/17 01:59:40     80s] (I)       Usage: 22004 = (9616 H, 12388 V) = (20.39% H, 23.22% V) = (1.481e+05um H, 1.908e+05um V)
[02/17 01:59:40     80s] (I)       
[02/17 01:59:40     80s] (I)       ============  Phase 1b Route ============
[02/17 01:59:40     80s] (I)       Usage: 22004 = (9616 H, 12388 V) = (20.39% H, 23.22% V) = (1.481e+05um H, 1.908e+05um V)
[02/17 01:59:40     80s] (I)       
[02/17 01:59:40     80s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[02/17 01:59:40     80s] 
[02/17 01:59:40     80s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/17 01:59:40     80s] Finished Early Global Route rough congestion estimation: mem = 792.0M
[02/17 01:59:40     80s] earlyGlobalRoute rough estimation gcell size 11 row height
[02/17 01:59:40     80s] Congestion driven padding in post-place stage.
[02/17 01:59:40     80s] Congestion driven padding increases utilization from 0.950 to 0.950
[02/17 01:59:40     80s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 792.0M
[02/17 01:59:41     80s] Global placement CDP skipped at cutLevel 7.
[02/17 01:59:41     80s] Iteration  7: Total net bbox = 3.612e+05 (1.72e+05 1.89e+05)
[02/17 01:59:41     80s]               Est.  stn bbox = 4.428e+05 (2.10e+05 2.33e+05)
[02/17 01:59:41     80s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 792.0M
[02/17 01:59:41     80s] Iteration  8: Total net bbox = 3.612e+05 (1.72e+05 1.89e+05)
[02/17 01:59:41     80s]               Est.  stn bbox = 4.428e+05 (2.10e+05 2.33e+05)
[02/17 01:59:41     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 792.0M
[02/17 01:59:52     91s] Starting Early Global Route rough congestion estimation: mem = 792.0M
[02/17 01:59:52     91s] (I)       Reading DB...
[02/17 01:59:52     91s] (I)       before initializing RouteDB syMemory usage = 792.0 MB
[02/17 01:59:52     91s] (I)       congestionReportName   : 
[02/17 01:59:52     91s] (I)       layerRangeFor2DCongestion : 
[02/17 01:59:52     91s] (I)       buildTerm2TermWires    : 1
[02/17 01:59:52     91s] (I)       doTrackAssignment      : 1
[02/17 01:59:52     91s] (I)       dumpBookshelfFiles     : 0
[02/17 01:59:52     91s] (I)       numThreads             : 1
[02/17 01:59:52     91s] (I)       bufferingAwareRouting  : false
[02/17 01:59:52     91s] [NR-eGR] honorMsvRouteConstraint: false
[02/17 01:59:52     91s] (I)       honorPin               : false
[02/17 01:59:52     91s] (I)       honorPinGuide          : true
[02/17 01:59:52     91s] (I)       honorPartition         : false
[02/17 01:59:52     91s] (I)       allowPartitionCrossover: false
[02/17 01:59:52     91s] (I)       honorSingleEntry       : true
[02/17 01:59:52     91s] (I)       honorSingleEntryStrong : true
[02/17 01:59:52     91s] (I)       handleViaSpacingRule   : false
[02/17 01:59:52     91s] (I)       handleEolSpacingRule   : false
[02/17 01:59:52     91s] (I)       PDConstraint           : none
[02/17 01:59:52     91s] (I)       expBetterNDRHandling   : false
[02/17 01:59:52     91s] [NR-eGR] honorClockSpecNDR      : 0
[02/17 01:59:52     91s] (I)       routingEffortLevel     : 3
[02/17 01:59:52     91s] (I)       effortLevel            : standard
[02/17 01:59:52     91s] [NR-eGR] minRouteLayer          : 2
[02/17 01:59:52     91s] [NR-eGR] maxRouteLayer          : 127
[02/17 01:59:52     91s] (I)       relaxedTopLayerCeiling : 127
[02/17 01:59:52     91s] (I)       relaxedBottomLayerFloor: 2
[02/17 01:59:52     91s] (I)       numRowsPerGCell        : 6
[02/17 01:59:52     91s] (I)       speedUpLargeDesign     : 0
[02/17 01:59:52     91s] (I)       multiThreadingTA       : 1
[02/17 01:59:52     91s] (I)       blkAwareLayerSwitching : 1
[02/17 01:59:52     91s] (I)       optimizationMode       : false
[02/17 01:59:52     91s] (I)       routeSecondPG          : false
[02/17 01:59:52     91s] (I)       scenicRatioForLayerRelax: 0.00
[02/17 01:59:52     91s] (I)       detourLimitForLayerRelax: 0.00
[02/17 01:59:52     91s] (I)       punchThroughDistance   : 500.00
[02/17 01:59:52     91s] (I)       scenicBound            : 1.15
[02/17 01:59:52     91s] (I)       maxScenicToAvoidBlk    : 100.00
[02/17 01:59:52     91s] (I)       source-to-sink ratio   : 0.00
[02/17 01:59:52     91s] (I)       targetCongestionRatioH : 1.00
[02/17 01:59:52     91s] (I)       targetCongestionRatioV : 1.00
[02/17 01:59:52     91s] (I)       layerCongestionRatio   : 0.70
[02/17 01:59:52     91s] (I)       m1CongestionRatio      : 0.10
[02/17 01:59:52     91s] (I)       m2m3CongestionRatio    : 0.70
[02/17 01:59:52     91s] (I)       localRouteEffort       : 1.00
[02/17 01:59:52     91s] (I)       numSitesBlockedByOneVia: 8.00
[02/17 01:59:52     91s] (I)       supplyScaleFactorH     : 1.00
[02/17 01:59:52     91s] (I)       supplyScaleFactorV     : 1.00
[02/17 01:59:52     91s] (I)       highlight3DOverflowFactor: 0.00
[02/17 01:59:52     91s] (I)       doubleCutViaModelingRatio: 0.00
[02/17 01:59:52     91s] (I)       routeVias              : 
[02/17 01:59:52     91s] (I)       readTROption           : true
[02/17 01:59:52     91s] (I)       extraSpacingFactor     : 1.00
[02/17 01:59:52     91s] [NR-eGR] numTracksPerClockWire  : 0
[02/17 01:59:52     91s] (I)       routeSelectedNetsOnly  : false
[02/17 01:59:52     91s] (I)       clkNetUseMaxDemand     : false
[02/17 01:59:52     91s] (I)       extraDemandForClocks   : 0
[02/17 01:59:52     91s] (I)       steinerRemoveLayers    : false
[02/17 01:59:52     91s] (I)       demoteLayerScenicScale : 1.00
[02/17 01:59:52     91s] (I)       nonpreferLayerCostScale : 100.00
[02/17 01:59:52     91s] (I)       similarTopologyRoutingFast : false
[02/17 01:59:52     91s] (I)       spanningTreeRefinement : false
[02/17 01:59:52     91s] (I)       spanningTreeRefinementAlpha : 0.50
[02/17 01:59:52     91s] (I)       starting read tracks
[02/17 01:59:52     91s] (I)       build grid graph
[02/17 01:59:52     91s] (I)       build grid graph start
[02/17 01:59:52     91s] [NR-eGR] Layer1 has no routable track
[02/17 01:59:52     91s] [NR-eGR] Layer2 has single uniform track structure
[02/17 01:59:52     91s] [NR-eGR] Layer3 has single uniform track structure
[02/17 01:59:52     91s] [NR-eGR] Layer4 has single uniform track structure
[02/17 01:59:52     91s] [NR-eGR] Layer5 has single uniform track structure
[02/17 01:59:52     91s] [NR-eGR] Layer6 has single uniform track structure
[02/17 01:59:52     91s] [NR-eGR] Layer7 has single uniform track structure
[02/17 01:59:52     91s] [NR-eGR] Layer8 has single uniform track structure
[02/17 01:59:52     91s] [NR-eGR] Layer9 has single uniform track structure
[02/17 01:59:52     91s] [NR-eGR] Layer10 has single uniform track structure
[02/17 01:59:52     91s] (I)       build grid graph end
[02/17 01:59:52     91s] (I)       numViaLayers=10
[02/17 01:59:52     91s] (I)       Reading via via1_8 for layer: 0 
[02/17 01:59:52     91s] (I)       Reading via via2_8 for layer: 1 
[02/17 01:59:52     91s] (I)       Reading via via3_2 for layer: 2 
[02/17 01:59:52     91s] (I)       Reading via via4_0 for layer: 3 
[02/17 01:59:52     91s] (I)       Reading via via5_0 for layer: 4 
[02/17 01:59:52     91s] (I)       Reading via via6_0 for layer: 5 
[02/17 01:59:52     91s] (I)       Reading via via7_0 for layer: 6 
[02/17 01:59:52     91s] (I)       Reading via via8_0 for layer: 7 
[02/17 01:59:52     91s] (I)       Reading via via9_0 for layer: 8 
[02/17 01:59:52     91s] (I)       end build via table
[02/17 01:59:52     91s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=336 numBumpBlks=0 numBoundaryFakeBlks=0
[02/17 01:59:52     91s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[02/17 01:59:52     91s] (I)       readDataFromPlaceDB
[02/17 01:59:52     91s] (I)       Read net information..
[02/17 01:59:52     91s] [NR-eGR] Read numTotalNets=16157  numIgnoredNets=0
[02/17 01:59:52     91s] (I)       Read testcase time = 0.010 seconds
[02/17 01:59:52     91s] 
[02/17 01:59:52     91s] (I)       read default dcut vias
[02/17 01:59:52     91s] (I)       Reading via via1_4 for layer: 0 
[02/17 01:59:52     91s] (I)       Reading via via2_8 for layer: 1 
[02/17 01:59:52     91s] (I)       Reading via via3_2 for layer: 2 
[02/17 01:59:52     91s] (I)       Reading via via4_0 for layer: 3 
[02/17 01:59:52     91s] (I)       Reading via via5_0 for layer: 4 
[02/17 01:59:52     91s] (I)       Reading via via6_0 for layer: 5 
[02/17 01:59:52     91s] (I)       Reading via via7_0 for layer: 6 
[02/17 01:59:52     91s] (I)       Reading via via8_0 for layer: 7 
[02/17 01:59:52     91s] (I)       Reading via via9_0 for layer: 8 
[02/17 01:59:52     91s] (I)       build grid graph start
[02/17 01:59:52     91s] (I)       build grid graph end
[02/17 01:59:52     91s] (I)       Model blockage into capacity
[02/17 01:59:52     91s] (I)       Read numBlocks=336  numPreroutedWires=0  numCapScreens=0
[02/17 01:59:52     91s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/17 01:59:52     91s] (I)       blocked area on Layer2 : 5673364800  (2.54%)
[02/17 01:59:52     91s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/17 01:59:52     91s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/17 01:59:52     91s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/17 01:59:52     91s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/17 01:59:52     91s] (I)       blocked area on Layer7 : 0  (0.00%)
[02/17 01:59:52     91s] (I)       blocked area on Layer8 : 0  (0.00%)
[02/17 01:59:52     91s] (I)       blocked area on Layer9 : 0  (0.00%)
[02/17 01:59:52     91s] (I)       blocked area on Layer10 : 0  (0.00%)
[02/17 01:59:52     91s] (I)       Modeling time = 0.000 seconds
[02/17 01:59:52     91s] 
[02/17 01:59:52     91s] (I)       Number of ignored nets = 0
[02/17 01:59:52     91s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/17 01:59:52     91s] (I)       Number of clock nets = 0.  Ignored: No
[02/17 01:59:52     91s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/17 01:59:52     91s] (I)       Number of special nets = 0.  Ignored: Yes
[02/17 01:59:52     91s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/17 01:59:52     91s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/17 01:59:52     91s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/17 01:59:52     91s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/17 01:59:52     91s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/17 01:59:52     91s] (I)       Before initializing earlyGlobalRoute syMemory usage = 792.0 MB
[02/17 01:59:52     91s] (I)       Ndr track 0 does not exist
[02/17 01:59:52     91s] (I)       Layer1  viaCost=200.00
[02/17 01:59:52     91s] (I)       Layer2  viaCost=200.00
[02/17 01:59:52     91s] (I)       Layer3  viaCost=100.00
[02/17 01:59:52     91s] (I)       Layer4  viaCost=100.00
[02/17 01:59:52     91s] (I)       Layer5  viaCost=100.00
[02/17 01:59:52     91s] (I)       Layer6  viaCost=100.00
[02/17 01:59:52     91s] (I)       Layer7  viaCost=100.00
[02/17 01:59:52     91s] (I)       Layer8  viaCost=100.00
[02/17 01:59:52     91s] (I)       Layer9  viaCost=100.00
[02/17 01:59:52     91s] (I)       ---------------------Grid Graph Info--------------------
[02/17 01:59:52     91s] (I)       routing area        :  (0, 0) - (474240, 470960)
[02/17 01:59:52     91s] (I)       core area           :  (10260, 10080) - (463980, 460880)
[02/17 01:59:52     91s] (I)       Site Width          :   380  (dbu)
[02/17 01:59:52     91s] (I)       Row Height          :  2800  (dbu)
[02/17 01:59:52     91s] (I)       GCell Width         : 16800  (dbu)
[02/17 01:59:52     91s] (I)       GCell Height        : 16800  (dbu)
[02/17 01:59:52     91s] (I)       grid                :    29    28    10
[02/17 01:59:52     91s] (I)       vertical capacity   :     0 16800     0 16800     0 16800     0 16800     0 16800
[02/17 01:59:52     91s] (I)       horizontal capacity :     0     0 16800     0 16800     0 16800     0 16800     0
[02/17 01:59:52     91s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/17 01:59:52     91s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/17 01:59:52     91s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[02/17 01:59:52     91s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[02/17 01:59:52     91s] (I)       Num tracks per GCell: 62.22 44.21 60.00 30.00 30.00 30.00 10.00 10.00  5.25  5.00
[02/17 01:59:52     91s] (I)       Total num of tracks :     0  1248  1682   846   840   846   280   281   146   140
[02/17 01:59:52     91s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/17 01:59:52     91s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/17 01:59:52     91s] (I)       --------------------------------------------------------
[02/17 01:59:52     91s] 
[02/17 01:59:52     91s] [NR-eGR] ============ Routing rule table ============
[02/17 01:59:52     91s] [NR-eGR] Rule id 0. Nets 16157 
[02/17 01:59:52     91s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/17 01:59:52     91s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[02/17 01:59:52     91s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/17 01:59:52     91s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/17 01:59:52     91s] [NR-eGR] ========================================
[02/17 01:59:52     91s] [NR-eGR] 
[02/17 01:59:52     91s] (I)       After initializing earlyGlobalRoute syMemory usage = 792.0 MB
[02/17 01:59:52     91s] (I)       Loading and dumping file time : 0.13 seconds
[02/17 01:59:52     91s] (I)       ============= Initialization =============
[02/17 01:59:52     91s] (I)       numLocalWires=49277  numGlobalNetBranches=15270  numLocalNetBranches=9449
[02/17 01:59:52     91s] (I)       totalPins=60515  totalGlobalPin=28829 (47.64%)
[02/17 01:59:52     91s] (I)       total 2D Cap : 178820 = (85492 H, 93328 V)
[02/17 01:59:52     91s] (I)       ============  Phase 1a Route ============
[02/17 01:59:52     91s] (I)       Phase 1a runs 0.01 seconds
[02/17 01:59:52     91s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[02/17 01:59:52     91s] (I)       Usage: 40463 = (18083 H, 22380 V) = (21.15% H, 23.98% V) = (1.519e+05um H, 1.880e+05um V)
[02/17 01:59:52     91s] (I)       
[02/17 01:59:52     91s] (I)       ============  Phase 1b Route ============
[02/17 01:59:52     91s] (I)       Usage: 40463 = (18083 H, 22380 V) = (21.15% H, 23.98% V) = (1.519e+05um H, 1.880e+05um V)
[02/17 01:59:52     91s] (I)       
[02/17 01:59:52     91s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[02/17 01:59:52     91s] 
[02/17 01:59:52     91s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/17 01:59:52     91s] Finished Early Global Route rough congestion estimation: mem = 792.0M
[02/17 01:59:52     91s] earlyGlobalRoute rough estimation gcell size 6 row height
[02/17 01:59:52     91s] Congestion driven padding in post-place stage.
[02/17 01:59:52     91s] Congestion driven padding increases utilization from 0.950 to 0.950
[02/17 01:59:52     91s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 792.0M
[02/17 01:59:52     91s] Global placement CDP skipped at cutLevel 9.
[02/17 01:59:52     91s] Iteration  9: Total net bbox = 3.656e+05 (1.76e+05 1.90e+05)
[02/17 01:59:52     91s]               Est.  stn bbox = 4.490e+05 (2.15e+05 2.34e+05)
[02/17 01:59:52     91s]               cpu = 0:00:10.8 real = 0:00:11.0 mem = 792.0M
[02/17 01:59:53     91s] Iteration 10: Total net bbox = 3.656e+05 (1.76e+05 1.90e+05)
[02/17 01:59:53     91s]               Est.  stn bbox = 4.490e+05 (2.15e+05 2.34e+05)
[02/17 01:59:53     91s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 792.0M
[02/17 02:00:01     99s] Starting Early Global Route rough congestion estimation: mem = 792.0M
[02/17 02:00:01     99s] (I)       Reading DB...
[02/17 02:00:01     99s] (I)       before initializing RouteDB syMemory usage = 792.0 MB
[02/17 02:00:01     99s] (I)       congestionReportName   : 
[02/17 02:00:01     99s] (I)       layerRangeFor2DCongestion : 
[02/17 02:00:01     99s] (I)       buildTerm2TermWires    : 1
[02/17 02:00:01     99s] (I)       doTrackAssignment      : 1
[02/17 02:00:01     99s] (I)       dumpBookshelfFiles     : 0
[02/17 02:00:01     99s] (I)       numThreads             : 1
[02/17 02:00:01     99s] (I)       bufferingAwareRouting  : false
[02/17 02:00:01     99s] [NR-eGR] honorMsvRouteConstraint: false
[02/17 02:00:01     99s] (I)       honorPin               : false
[02/17 02:00:01     99s] (I)       honorPinGuide          : true
[02/17 02:00:01     99s] (I)       honorPartition         : false
[02/17 02:00:01     99s] (I)       allowPartitionCrossover: false
[02/17 02:00:01     99s] (I)       honorSingleEntry       : true
[02/17 02:00:01     99s] (I)       honorSingleEntryStrong : true
[02/17 02:00:01     99s] (I)       handleViaSpacingRule   : false
[02/17 02:00:01     99s] (I)       handleEolSpacingRule   : false
[02/17 02:00:01     99s] (I)       PDConstraint           : none
[02/17 02:00:01     99s] (I)       expBetterNDRHandling   : false
[02/17 02:00:01     99s] [NR-eGR] honorClockSpecNDR      : 0
[02/17 02:00:01     99s] (I)       routingEffortLevel     : 3
[02/17 02:00:01     99s] (I)       effortLevel            : standard
[02/17 02:00:01     99s] [NR-eGR] minRouteLayer          : 2
[02/17 02:00:01     99s] [NR-eGR] maxRouteLayer          : 127
[02/17 02:00:01     99s] (I)       relaxedTopLayerCeiling : 127
[02/17 02:00:01     99s] (I)       relaxedBottomLayerFloor: 2
[02/17 02:00:01     99s] (I)       numRowsPerGCell        : 3
[02/17 02:00:01     99s] (I)       speedUpLargeDesign     : 0
[02/17 02:00:01     99s] (I)       multiThreadingTA       : 1
[02/17 02:00:01     99s] (I)       blkAwareLayerSwitching : 1
[02/17 02:00:01     99s] (I)       optimizationMode       : false
[02/17 02:00:01     99s] (I)       routeSecondPG          : false
[02/17 02:00:01     99s] (I)       scenicRatioForLayerRelax: 0.00
[02/17 02:00:01     99s] (I)       detourLimitForLayerRelax: 0.00
[02/17 02:00:01     99s] (I)       punchThroughDistance   : 500.00
[02/17 02:00:01     99s] (I)       scenicBound            : 1.15
[02/17 02:00:01     99s] (I)       maxScenicToAvoidBlk    : 100.00
[02/17 02:00:01     99s] (I)       source-to-sink ratio   : 0.00
[02/17 02:00:01     99s] (I)       targetCongestionRatioH : 1.00
[02/17 02:00:01     99s] (I)       targetCongestionRatioV : 1.00
[02/17 02:00:01     99s] (I)       layerCongestionRatio   : 0.70
[02/17 02:00:01     99s] (I)       m1CongestionRatio      : 0.10
[02/17 02:00:01     99s] (I)       m2m3CongestionRatio    : 0.70
[02/17 02:00:01     99s] (I)       localRouteEffort       : 1.00
[02/17 02:00:01     99s] (I)       numSitesBlockedByOneVia: 8.00
[02/17 02:00:01     99s] (I)       supplyScaleFactorH     : 1.00
[02/17 02:00:01     99s] (I)       supplyScaleFactorV     : 1.00
[02/17 02:00:01     99s] (I)       highlight3DOverflowFactor: 0.00
[02/17 02:00:01     99s] (I)       doubleCutViaModelingRatio: 0.00
[02/17 02:00:01     99s] (I)       routeVias              : 
[02/17 02:00:01     99s] (I)       readTROption           : true
[02/17 02:00:01     99s] (I)       extraSpacingFactor     : 1.00
[02/17 02:00:01     99s] [NR-eGR] numTracksPerClockWire  : 0
[02/17 02:00:01     99s] (I)       routeSelectedNetsOnly  : false
[02/17 02:00:01     99s] (I)       clkNetUseMaxDemand     : false
[02/17 02:00:01     99s] (I)       extraDemandForClocks   : 0
[02/17 02:00:01     99s] (I)       steinerRemoveLayers    : false
[02/17 02:00:01     99s] (I)       demoteLayerScenicScale : 1.00
[02/17 02:00:01     99s] (I)       nonpreferLayerCostScale : 100.00
[02/17 02:00:01     99s] (I)       similarTopologyRoutingFast : false
[02/17 02:00:01     99s] (I)       spanningTreeRefinement : false
[02/17 02:00:01     99s] (I)       spanningTreeRefinementAlpha : 0.50
[02/17 02:00:01     99s] (I)       starting read tracks
[02/17 02:00:01     99s] (I)       build grid graph
[02/17 02:00:01     99s] (I)       build grid graph start
[02/17 02:00:01     99s] [NR-eGR] Layer1 has no routable track
[02/17 02:00:01     99s] [NR-eGR] Layer2 has single uniform track structure
[02/17 02:00:01     99s] [NR-eGR] Layer3 has single uniform track structure
[02/17 02:00:01     99s] [NR-eGR] Layer4 has single uniform track structure
[02/17 02:00:01     99s] [NR-eGR] Layer5 has single uniform track structure
[02/17 02:00:01     99s] [NR-eGR] Layer6 has single uniform track structure
[02/17 02:00:01     99s] [NR-eGR] Layer7 has single uniform track structure
[02/17 02:00:01     99s] [NR-eGR] Layer8 has single uniform track structure
[02/17 02:00:01     99s] [NR-eGR] Layer9 has single uniform track structure
[02/17 02:00:01     99s] [NR-eGR] Layer10 has single uniform track structure
[02/17 02:00:01     99s] (I)       build grid graph end
[02/17 02:00:01     99s] (I)       numViaLayers=10
[02/17 02:00:01     99s] (I)       Reading via via1_8 for layer: 0 
[02/17 02:00:01     99s] (I)       Reading via via2_8 for layer: 1 
[02/17 02:00:01     99s] (I)       Reading via via3_2 for layer: 2 
[02/17 02:00:01     99s] (I)       Reading via via4_0 for layer: 3 
[02/17 02:00:01     99s] (I)       Reading via via5_0 for layer: 4 
[02/17 02:00:01     99s] (I)       Reading via via6_0 for layer: 5 
[02/17 02:00:01     99s] (I)       Reading via via7_0 for layer: 6 
[02/17 02:00:01     99s] (I)       Reading via via8_0 for layer: 7 
[02/17 02:00:01     99s] (I)       Reading via via9_0 for layer: 8 
[02/17 02:00:01     99s] (I)       end build via table
[02/17 02:00:01     99s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=336 numBumpBlks=0 numBoundaryFakeBlks=0
[02/17 02:00:01     99s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[02/17 02:00:01     99s] (I)       readDataFromPlaceDB
[02/17 02:00:01     99s] (I)       Read net information..
[02/17 02:00:01     99s] [NR-eGR] Read numTotalNets=16157  numIgnoredNets=0
[02/17 02:00:01     99s] (I)       Read testcase time = 0.010 seconds
[02/17 02:00:01     99s] 
[02/17 02:00:01     99s] (I)       read default dcut vias
[02/17 02:00:01     99s] (I)       Reading via via1_4 for layer: 0 
[02/17 02:00:01     99s] (I)       Reading via via2_8 for layer: 1 
[02/17 02:00:01     99s] (I)       Reading via via3_2 for layer: 2 
[02/17 02:00:01     99s] (I)       Reading via via4_0 for layer: 3 
[02/17 02:00:01     99s] (I)       Reading via via5_0 for layer: 4 
[02/17 02:00:01     99s] (I)       Reading via via6_0 for layer: 5 
[02/17 02:00:01     99s] (I)       Reading via via7_0 for layer: 6 
[02/17 02:00:01     99s] (I)       Reading via via8_0 for layer: 7 
[02/17 02:00:01     99s] (I)       Reading via via9_0 for layer: 8 
[02/17 02:00:01     99s] (I)       build grid graph start
[02/17 02:00:01     99s] (I)       build grid graph end
[02/17 02:00:01     99s] (I)       Model blockage into capacity
[02/17 02:00:01     99s] (I)       Read numBlocks=336  numPreroutedWires=0  numCapScreens=0
[02/17 02:00:01     99s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/17 02:00:01     99s] (I)       blocked area on Layer2 : 5673364800  (2.54%)
[02/17 02:00:01     99s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/17 02:00:01     99s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/17 02:00:01     99s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/17 02:00:01     99s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/17 02:00:01     99s] (I)       blocked area on Layer7 : 0  (0.00%)
[02/17 02:00:01     99s] (I)       blocked area on Layer8 : 0  (0.00%)
[02/17 02:00:01     99s] (I)       blocked area on Layer9 : 0  (0.00%)
[02/17 02:00:01     99s] (I)       blocked area on Layer10 : 0  (0.00%)
[02/17 02:00:01     99s] (I)       Modeling time = 0.010 seconds
[02/17 02:00:01     99s] 
[02/17 02:00:01     99s] (I)       Number of ignored nets = 0
[02/17 02:00:01     99s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/17 02:00:01     99s] (I)       Number of clock nets = 0.  Ignored: No
[02/17 02:00:01     99s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/17 02:00:01     99s] (I)       Number of special nets = 0.  Ignored: Yes
[02/17 02:00:01     99s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/17 02:00:01     99s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/17 02:00:01     99s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/17 02:00:01     99s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/17 02:00:01     99s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/17 02:00:01     99s] (I)       Before initializing earlyGlobalRoute syMemory usage = 792.0 MB
[02/17 02:00:01     99s] (I)       Ndr track 0 does not exist
[02/17 02:00:01     99s] (I)       Layer1  viaCost=200.00
[02/17 02:00:01     99s] (I)       Layer2  viaCost=200.00
[02/17 02:00:01     99s] (I)       Layer3  viaCost=100.00
[02/17 02:00:01     99s] (I)       Layer4  viaCost=100.00
[02/17 02:00:01     99s] (I)       Layer5  viaCost=100.00
[02/17 02:00:01     99s] (I)       Layer6  viaCost=100.00
[02/17 02:00:01     99s] (I)       Layer7  viaCost=100.00
[02/17 02:00:01     99s] (I)       Layer8  viaCost=100.00
[02/17 02:00:01     99s] (I)       Layer9  viaCost=100.00
[02/17 02:00:01     99s] (I)       ---------------------Grid Graph Info--------------------
[02/17 02:00:01     99s] (I)       routing area        :  (0, 0) - (474240, 470960)
[02/17 02:00:01     99s] (I)       core area           :  (10260, 10080) - (463980, 460880)
[02/17 02:00:01     99s] (I)       Site Width          :   380  (dbu)
[02/17 02:00:01     99s] (I)       Row Height          :  2800  (dbu)
[02/17 02:00:01     99s] (I)       GCell Width         :  8400  (dbu)
[02/17 02:00:01     99s] (I)       GCell Height        :  8400  (dbu)
[02/17 02:00:01     99s] (I)       grid                :    57    56    10
[02/17 02:00:01     99s] (I)       vertical capacity   :     0  8400     0  8400     0  8400     0  8400     0  8400
[02/17 02:00:01     99s] (I)       horizontal capacity :     0     0  8400     0  8400     0  8400     0  8400     0
[02/17 02:00:01     99s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/17 02:00:01     99s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/17 02:00:01     99s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[02/17 02:00:01     99s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[02/17 02:00:01     99s] (I)       Num tracks per GCell: 31.11 22.11 30.00 15.00 15.00 15.00  5.00  5.00  2.62  2.50
[02/17 02:00:01     99s] (I)       Total num of tracks :     0  1248  1682   846   840   846   280   281   146   140
[02/17 02:00:01     99s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/17 02:00:01     99s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/17 02:00:01     99s] (I)       --------------------------------------------------------
[02/17 02:00:01     99s] 
[02/17 02:00:01     99s] [NR-eGR] ============ Routing rule table ============
[02/17 02:00:01     99s] [NR-eGR] Rule id 0. Nets 16157 
[02/17 02:00:01     99s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/17 02:00:01     99s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[02/17 02:00:01     99s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/17 02:00:01     99s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/17 02:00:01     99s] [NR-eGR] ========================================
[02/17 02:00:01     99s] [NR-eGR] 
[02/17 02:00:01     99s] (I)       After initializing earlyGlobalRoute syMemory usage = 792.0 MB
[02/17 02:00:01     99s] (I)       Loading and dumping file time : 0.13 seconds
[02/17 02:00:01     99s] (I)       ============= Initialization =============
[02/17 02:00:01     99s] (I)       numLocalWires=32977  numGlobalNetBranches=10876  numLocalNetBranches=5672
[02/17 02:00:01     99s] (I)       totalPins=60515  totalGlobalPin=39213 (64.80%)
[02/17 02:00:01     99s] (I)       total 2D Cap : 354700 = (168036 H, 186664 V)
[02/17 02:00:01     99s] (I)       ============  Phase 1a Route ============
[02/17 02:00:01     99s] (I)       Phase 1a runs 0.02 seconds
[02/17 02:00:01     99s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[02/17 02:00:01     99s] (I)       Usage: 82366 = (37021 H, 45345 V) = (22.03% H, 24.29% V) = (1.555e+05um H, 1.904e+05um V)
[02/17 02:00:01     99s] (I)       
[02/17 02:00:01     99s] (I)       ============  Phase 1b Route ============
[02/17 02:00:01     99s] (I)       Usage: 82366 = (37021 H, 45345 V) = (22.03% H, 24.29% V) = (1.555e+05um H, 1.904e+05um V)
[02/17 02:00:01     99s] (I)       
[02/17 02:00:01     99s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[02/17 02:00:01     99s] 
[02/17 02:00:01     99s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/17 02:00:01     99s] Finished Early Global Route rough congestion estimation: mem = 792.0M
[02/17 02:00:01     99s] earlyGlobalRoute rough estimation gcell size 3 row height
[02/17 02:00:01     99s] Congestion driven padding in post-place stage.
[02/17 02:00:01     99s] Congestion driven padding increases utilization from 0.950 to 0.950
[02/17 02:00:01     99s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 792.0M
[02/17 02:00:02    100s] Global placement CDP skipped at cutLevel 11.
[02/17 02:00:02    100s] Iteration 11: Total net bbox = 3.681e+05 (1.77e+05 1.91e+05)
[02/17 02:00:02    100s]               Est.  stn bbox = 4.523e+05 (2.17e+05 2.35e+05)
[02/17 02:00:02    100s]               cpu = 0:00:08.4 real = 0:00:09.0 mem = 794.0M
[02/17 02:00:02    100s] Iteration 12: Total net bbox = 3.681e+05 (1.77e+05 1.91e+05)
[02/17 02:00:02    100s]               Est.  stn bbox = 4.523e+05 (2.17e+05 2.35e+05)
[02/17 02:00:02    100s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 794.0M
[02/17 02:00:18    114s] Iteration 13: Total net bbox = 3.778e+05 (1.81e+05 1.97e+05)
[02/17 02:00:18    114s]               Est.  stn bbox = 4.618e+05 (2.20e+05 2.41e+05)
[02/17 02:00:18    114s]               cpu = 0:00:14.7 real = 0:00:16.0 mem = 799.1M
[02/17 02:00:18    114s] Iteration 14: Total net bbox = 3.778e+05 (1.81e+05 1.97e+05)
[02/17 02:00:18    114s]               Est.  stn bbox = 4.618e+05 (2.20e+05 2.41e+05)
[02/17 02:00:18    114s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 799.1M
[02/17 02:00:18    114s] *** cost = 3.778e+05 (1.81e+05 1.97e+05) (cpu for global=0:01:02) real=0:01:08***
[02/17 02:00:18    114s] Solver runtime cpu: 0:00:57.3 real: 0:01:02
[02/17 02:00:18    114s] Core Placement runtime cpu: 0:01:00 real: 0:01:07
[02/17 02:00:18    114s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/17 02:00:18    114s] Type 'man IMPSP-9025' for more detail.
[02/17 02:00:18    114s] #spOpts: mergeVia=F 
[02/17 02:00:18    114s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/17 02:00:18    114s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/17 02:00:18    114s] *** Starting refinePlace (0:01:55 mem=799.1M) ***
[02/17 02:00:18    114s] Total net bbox length = 3.779e+05 (1.809e+05 1.970e+05) (ext = 8.118e+04)
[02/17 02:00:18    114s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/17 02:00:18    115s] Starting refinePlace ...
[02/17 02:00:18    115s] default core: bins with density >  0.75 = 5.19 % ( 15 / 289 )
[02/17 02:00:18    115s] Density distribution unevenness ratio = 7.018%
[02/17 02:00:18    115s]   Spread Effort: high, standalone mode, useDDP on.
[02/17 02:00:18    115s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=799.1MB) @(0:01:55 - 0:01:55).
[02/17 02:00:18    115s] Move report: preRPlace moves 15945 insts, mean move: 0.44 um, max move: 3.34 um
[02/17 02:00:18    115s] 	Max move on inst (pipeEX_pc4_reg_S_out_reg_63_): (215.26, 98.34) --> (212.42, 98.84)
[02/17 02:00:18    115s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[02/17 02:00:19    115s] wireLenOptFixPriorityInst 0 inst fixed
[02/17 02:00:19    115s] Placement tweakage begins.
[02/17 02:00:19    115s] wire length = 3.757e+05
[02/17 02:00:24    120s] wire length = 3.677e+05
[02/17 02:00:24    120s] Placement tweakage ends.
[02/17 02:00:24    120s] Move report: tweak moves 3167 insts, mean move: 2.39 um, max move: 27.72 um
[02/17 02:00:24    120s] 	Max move on inst (decode_rf_U346): (88.73, 198.24) --> (94.05, 175.84)
[02/17 02:00:24    120s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:05.5, real=0:00:05.0, mem=799.1MB) @(0:01:55 - 0:02:01).
[02/17 02:00:25    121s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/17 02:00:25    121s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=799.1MB) @(0:02:01 - 0:02:01).
[02/17 02:00:25    121s] Move report: Detail placement moves 15945 insts, mean move: 0.85 um, max move: 27.21 um
[02/17 02:00:25    121s] 	Max move on inst (decode_rf_U346): (88.88, 197.87) --> (94.05, 175.84)
[02/17 02:00:25    121s] 	Runtime: CPU: 0:00:06.4 REAL: 0:00:07.0 MEM: 799.1MB
[02/17 02:00:25    121s] Statistics of distance of Instance movement in refine placement:
[02/17 02:00:25    121s]   maximum (X+Y) =        27.21 um
[02/17 02:00:25    121s]   inst (decode_rf_U346) with max move: (88.8755, 197.874) -> (94.05, 175.84)
[02/17 02:00:25    121s]   mean    (X+Y) =         0.85 um
[02/17 02:00:25    121s] Total instances flipped for WireLenOpt: 1289
[02/17 02:00:25    121s] Summary Report:
[02/17 02:00:25    121s] Instances move: 15945 (out of 15945 movable)
[02/17 02:00:25    121s] Instances flipped: 0
[02/17 02:00:25    121s] Mean displacement: 0.85 um
[02/17 02:00:25    121s] Max displacement: 27.21 um (Instance: decode_rf_U346) (88.8755, 197.874) -> (94.05, 175.84)
[02/17 02:00:25    121s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
[02/17 02:00:25    121s] Total instances moved : 15945
[02/17 02:00:25    121s] Total net bbox length = 3.723e+05 (1.751e+05 1.972e+05) (ext = 8.068e+04)
[02/17 02:00:25    121s] Runtime: CPU: 0:00:06.4 REAL: 0:00:07.0 MEM: 799.1MB
[02/17 02:00:25    121s] [CPU] RefinePlace/total (cpu=0:00:06.4, real=0:00:07.0, mem=799.1MB) @(0:01:55 - 0:02:01).
[02/17 02:00:25    121s] *** Finished refinePlace (0:02:01 mem=799.1M) ***
[02/17 02:00:25    121s] *** End of Placement (cpu=0:01:09, real=0:01:16, mem=799.1M) ***
[02/17 02:00:25    121s] #spOpts: mergeVia=F 
[02/17 02:00:25    121s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/17 02:00:25    121s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/17 02:00:25    121s] default core: bins with density >  0.75 = 4.84 % ( 14 / 289 )
[02/17 02:00:25    121s] Density distribution unevenness ratio = 6.930%
[02/17 02:00:25    121s] Starting congestion repair ...
[02/17 02:00:25    121s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[02/17 02:00:25    121s] Starting Early Global Route congestion estimation: mem = 799.1M
[02/17 02:00:25    121s] (I)       Reading DB...
[02/17 02:00:25    121s] (I)       before initializing RouteDB syMemory usage = 800.7 MB
[02/17 02:00:25    121s] (I)       congestionReportName   : 
[02/17 02:00:25    121s] (I)       layerRangeFor2DCongestion : 
[02/17 02:00:25    121s] (I)       buildTerm2TermWires    : 1
[02/17 02:00:25    121s] (I)       doTrackAssignment      : 1
[02/17 02:00:25    121s] (I)       dumpBookshelfFiles     : 0
[02/17 02:00:25    121s] (I)       numThreads             : 1
[02/17 02:00:25    121s] (I)       bufferingAwareRouting  : false
[02/17 02:00:25    121s] [NR-eGR] honorMsvRouteConstraint: false
[02/17 02:00:25    121s] (I)       honorPin               : false
[02/17 02:00:25    121s] (I)       honorPinGuide          : true
[02/17 02:00:25    121s] (I)       honorPartition         : false
[02/17 02:00:25    121s] (I)       allowPartitionCrossover: false
[02/17 02:00:25    121s] (I)       honorSingleEntry       : true
[02/17 02:00:25    121s] (I)       honorSingleEntryStrong : true
[02/17 02:00:25    121s] (I)       handleViaSpacingRule   : false
[02/17 02:00:25    121s] (I)       handleEolSpacingRule   : false
[02/17 02:00:25    121s] (I)       PDConstraint           : none
[02/17 02:00:25    121s] (I)       expBetterNDRHandling   : false
[02/17 02:00:25    121s] [NR-eGR] honorClockSpecNDR      : 0
[02/17 02:00:25    121s] (I)       routingEffortLevel     : 3
[02/17 02:00:25    121s] (I)       effortLevel            : standard
[02/17 02:00:25    121s] [NR-eGR] minRouteLayer          : 2
[02/17 02:00:25    121s] [NR-eGR] maxRouteLayer          : 127
[02/17 02:00:25    121s] (I)       relaxedTopLayerCeiling : 127
[02/17 02:00:25    121s] (I)       relaxedBottomLayerFloor: 2
[02/17 02:00:25    121s] (I)       numRowsPerGCell        : 1
[02/17 02:00:25    121s] (I)       speedUpLargeDesign     : 0
[02/17 02:00:25    121s] (I)       multiThreadingTA       : 1
[02/17 02:00:25    121s] (I)       blkAwareLayerSwitching : 1
[02/17 02:00:25    121s] (I)       optimizationMode       : false
[02/17 02:00:25    121s] (I)       routeSecondPG          : false
[02/17 02:00:25    121s] (I)       scenicRatioForLayerRelax: 0.00
[02/17 02:00:25    121s] (I)       detourLimitForLayerRelax: 0.00
[02/17 02:00:25    121s] (I)       punchThroughDistance   : 500.00
[02/17 02:00:25    121s] (I)       scenicBound            : 1.15
[02/17 02:00:25    121s] (I)       maxScenicToAvoidBlk    : 100.00
[02/17 02:00:25    121s] (I)       source-to-sink ratio   : 0.00
[02/17 02:00:25    121s] (I)       targetCongestionRatioH : 1.00
[02/17 02:00:25    121s] (I)       targetCongestionRatioV : 1.00
[02/17 02:00:25    121s] (I)       layerCongestionRatio   : 0.70
[02/17 02:00:25    121s] (I)       m1CongestionRatio      : 0.10
[02/17 02:00:25    121s] (I)       m2m3CongestionRatio    : 0.70
[02/17 02:00:25    121s] (I)       localRouteEffort       : 1.00
[02/17 02:00:25    121s] (I)       numSitesBlockedByOneVia: 8.00
[02/17 02:00:25    121s] (I)       supplyScaleFactorH     : 1.00
[02/17 02:00:25    121s] (I)       supplyScaleFactorV     : 1.00
[02/17 02:00:25    121s] (I)       highlight3DOverflowFactor: 0.00
[02/17 02:00:25    121s] (I)       doubleCutViaModelingRatio: 0.00
[02/17 02:00:25    121s] (I)       routeVias              : 
[02/17 02:00:25    121s] (I)       readTROption           : true
[02/17 02:00:25    121s] (I)       extraSpacingFactor     : 1.00
[02/17 02:00:25    121s] [NR-eGR] numTracksPerClockWire  : 0
[02/17 02:00:25    121s] (I)       routeSelectedNetsOnly  : false
[02/17 02:00:25    121s] (I)       clkNetUseMaxDemand     : false
[02/17 02:00:25    121s] (I)       extraDemandForClocks   : 0
[02/17 02:00:25    121s] (I)       steinerRemoveLayers    : false
[02/17 02:00:25    121s] (I)       demoteLayerScenicScale : 1.00
[02/17 02:00:25    121s] (I)       nonpreferLayerCostScale : 100.00
[02/17 02:00:25    121s] (I)       similarTopologyRoutingFast : false
[02/17 02:00:25    121s] (I)       spanningTreeRefinement : false
[02/17 02:00:25    121s] (I)       spanningTreeRefinementAlpha : 0.50
[02/17 02:00:25    121s] (I)       starting read tracks
[02/17 02:00:25    121s] (I)       build grid graph
[02/17 02:00:25    121s] (I)       build grid graph start
[02/17 02:00:25    121s] [NR-eGR] Layer1 has no routable track
[02/17 02:00:25    121s] [NR-eGR] Layer2 has single uniform track structure
[02/17 02:00:25    121s] [NR-eGR] Layer3 has single uniform track structure
[02/17 02:00:25    121s] [NR-eGR] Layer4 has single uniform track structure
[02/17 02:00:25    121s] [NR-eGR] Layer5 has single uniform track structure
[02/17 02:00:25    121s] [NR-eGR] Layer6 has single uniform track structure
[02/17 02:00:25    121s] [NR-eGR] Layer7 has single uniform track structure
[02/17 02:00:25    121s] [NR-eGR] Layer8 has single uniform track structure
[02/17 02:00:25    121s] [NR-eGR] Layer9 has single uniform track structure
[02/17 02:00:25    121s] [NR-eGR] Layer10 has single uniform track structure
[02/17 02:00:25    121s] (I)       build grid graph end
[02/17 02:00:25    121s] (I)       numViaLayers=10
[02/17 02:00:25    121s] (I)       Reading via via1_8 for layer: 0 
[02/17 02:00:25    121s] (I)       Reading via via2_8 for layer: 1 
[02/17 02:00:25    121s] (I)       Reading via via3_2 for layer: 2 
[02/17 02:00:25    121s] (I)       Reading via via4_0 for layer: 3 
[02/17 02:00:25    121s] (I)       Reading via via5_0 for layer: 4 
[02/17 02:00:25    121s] (I)       Reading via via6_0 for layer: 5 
[02/17 02:00:25    121s] (I)       Reading via via7_0 for layer: 6 
[02/17 02:00:25    121s] (I)       Reading via via8_0 for layer: 7 
[02/17 02:00:25    121s] (I)       Reading via via9_0 for layer: 8 
[02/17 02:00:25    121s] (I)       end build via table
[02/17 02:00:25    121s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=336 numBumpBlks=0 numBoundaryFakeBlks=0
[02/17 02:00:25    121s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[02/17 02:00:25    121s] (I)       readDataFromPlaceDB
[02/17 02:00:25    121s] (I)       Read net information..
[02/17 02:00:25    121s] [NR-eGR] Read numTotalNets=16157  numIgnoredNets=0
[02/17 02:00:25    121s] (I)       Read testcase time = 0.010 seconds
[02/17 02:00:25    121s] 
[02/17 02:00:25    121s] (I)       read default dcut vias
[02/17 02:00:25    121s] (I)       Reading via via1_4 for layer: 0 
[02/17 02:00:25    121s] (I)       Reading via via2_8 for layer: 1 
[02/17 02:00:25    121s] (I)       Reading via via3_2 for layer: 2 
[02/17 02:00:25    121s] (I)       Reading via via4_0 for layer: 3 
[02/17 02:00:25    121s] (I)       Reading via via5_0 for layer: 4 
[02/17 02:00:25    121s] (I)       Reading via via6_0 for layer: 5 
[02/17 02:00:25    121s] (I)       Reading via via7_0 for layer: 6 
[02/17 02:00:25    121s] (I)       Reading via via8_0 for layer: 7 
[02/17 02:00:25    121s] (I)       Reading via via9_0 for layer: 8 
[02/17 02:00:25    121s] (I)       build grid graph start
[02/17 02:00:25    121s] (I)       build grid graph end
[02/17 02:00:25    121s] (I)       Model blockage into capacity
[02/17 02:00:25    121s] (I)       Read numBlocks=336  numPreroutedWires=0  numCapScreens=0
[02/17 02:00:25    121s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/17 02:00:25    121s] (I)       blocked area on Layer2 : 5673364800  (2.54%)
[02/17 02:00:25    121s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/17 02:00:25    121s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/17 02:00:25    121s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/17 02:00:25    121s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/17 02:00:25    121s] (I)       blocked area on Layer7 : 0  (0.00%)
[02/17 02:00:25    121s] (I)       blocked area on Layer8 : 0  (0.00%)
[02/17 02:00:25    121s] (I)       blocked area on Layer9 : 0  (0.00%)
[02/17 02:00:25    121s] (I)       blocked area on Layer10 : 0  (0.00%)
[02/17 02:00:25    121s] (I)       Modeling time = 0.010 seconds
[02/17 02:00:25    121s] 
[02/17 02:00:25    121s] (I)       Number of ignored nets = 0
[02/17 02:00:25    121s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/17 02:00:25    121s] (I)       Number of clock nets = 0.  Ignored: No
[02/17 02:00:25    121s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/17 02:00:25    121s] (I)       Number of special nets = 0.  Ignored: Yes
[02/17 02:00:25    121s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/17 02:00:25    121s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/17 02:00:25    121s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/17 02:00:25    121s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/17 02:00:25    121s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/17 02:00:25    121s] (I)       Before initializing earlyGlobalRoute syMemory usage = 803.3 MB
[02/17 02:00:25    121s] (I)       Ndr track 0 does not exist
[02/17 02:00:25    121s] (I)       Layer1  viaCost=200.00
[02/17 02:00:25    121s] (I)       Layer2  viaCost=200.00
[02/17 02:00:25    121s] (I)       Layer3  viaCost=100.00
[02/17 02:00:25    121s] (I)       Layer4  viaCost=100.00
[02/17 02:00:25    121s] (I)       Layer5  viaCost=100.00
[02/17 02:00:25    121s] (I)       Layer6  viaCost=100.00
[02/17 02:00:25    121s] (I)       Layer7  viaCost=100.00
[02/17 02:00:25    121s] (I)       Layer8  viaCost=100.00
[02/17 02:00:25    121s] (I)       Layer9  viaCost=100.00
[02/17 02:00:25    121s] (I)       ---------------------Grid Graph Info--------------------
[02/17 02:00:25    121s] (I)       routing area        :  (0, 0) - (474240, 470960)
[02/17 02:00:25    121s] (I)       core area           :  (10260, 10080) - (463980, 460880)
[02/17 02:00:25    121s] (I)       Site Width          :   380  (dbu)
[02/17 02:00:25    121s] (I)       Row Height          :  2800  (dbu)
[02/17 02:00:25    121s] (I)       GCell Width         :  2800  (dbu)
[02/17 02:00:25    121s] (I)       GCell Height        :  2800  (dbu)
[02/17 02:00:25    121s] (I)       grid                :   169   168    10
[02/17 02:00:25    121s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/17 02:00:25    121s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/17 02:00:25    121s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/17 02:00:25    121s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/17 02:00:25    121s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[02/17 02:00:25    121s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[02/17 02:00:25    121s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/17 02:00:25    121s] (I)       Total num of tracks :     0  1248  1682   846   840   846   280   281   146   140
[02/17 02:00:25    121s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/17 02:00:25    121s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/17 02:00:25    121s] (I)       --------------------------------------------------------
[02/17 02:00:25    121s] 
[02/17 02:00:25    121s] [NR-eGR] ============ Routing rule table ============
[02/17 02:00:25    121s] [NR-eGR] Rule id 0. Nets 16157 
[02/17 02:00:25    121s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/17 02:00:25    121s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[02/17 02:00:25    121s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/17 02:00:25    121s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/17 02:00:25    121s] [NR-eGR] ========================================
[02/17 02:00:25    121s] [NR-eGR] 
[02/17 02:00:25    121s] (I)       After initializing earlyGlobalRoute syMemory usage = 803.3 MB
[02/17 02:00:25    121s] (I)       Loading and dumping file time : 0.16 seconds
[02/17 02:00:25    121s] (I)       ============= Initialization =============
[02/17 02:00:25    121s] (I)       totalPins=60554  totalGlobalPin=59543 (98.33%)
[02/17 02:00:25    121s] (I)       total 2D Cap : 1058212 = (498212 H, 560000 V)
[02/17 02:00:25    121s] [NR-eGR] Layer group 1: route 16157 net(s) in layer range [2, 10]
[02/17 02:00:25    121s] (I)       ============  Phase 1a Route ============
[02/17 02:00:25    121s] (I)       Phase 1a runs 0.11 seconds
[02/17 02:00:25    121s] (I)       Usage: 253742 = (111737 H, 142005 V) = (22.43% H, 25.36% V) = (1.564e+05um H, 1.988e+05um V)
[02/17 02:00:25    121s] (I)       
[02/17 02:00:25    121s] (I)       ============  Phase 1b Route ============
[02/17 02:00:25    121s] (I)       Usage: 253742 = (111737 H, 142005 V) = (22.43% H, 25.36% V) = (1.564e+05um H, 1.988e+05um V)
[02/17 02:00:25    121s] (I)       
[02/17 02:00:25    121s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.04% V. EstWL: 3.552388e+05um
[02/17 02:00:25    121s] (I)       ============  Phase 1c Route ============
[02/17 02:00:25    121s] (I)       Usage: 253742 = (111737 H, 142005 V) = (22.43% H, 25.36% V) = (1.564e+05um H, 1.988e+05um V)
[02/17 02:00:25    121s] (I)       
[02/17 02:00:25    121s] (I)       ============  Phase 1d Route ============
[02/17 02:00:25    121s] (I)       Usage: 253742 = (111737 H, 142005 V) = (22.43% H, 25.36% V) = (1.564e+05um H, 1.988e+05um V)
[02/17 02:00:25    121s] (I)       
[02/17 02:00:25    121s] (I)       ============  Phase 1e Route ============
[02/17 02:00:25    121s] (I)       Phase 1e runs 0.00 seconds
[02/17 02:00:25    121s] (I)       Usage: 253742 = (111737 H, 142005 V) = (22.43% H, 25.36% V) = (1.564e+05um H, 1.988e+05um V)
[02/17 02:00:25    121s] (I)       
[02/17 02:00:25    121s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.04% V. EstWL: 3.552388e+05um
[02/17 02:00:25    121s] [NR-eGR] 
[02/17 02:00:25    121s] (I)       ============  Phase 1l Route ============
[02/17 02:00:26    122s] (I)       Phase 1l runs 0.21 seconds
[02/17 02:00:26    122s] (I)       
[02/17 02:00:26    122s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[02/17 02:00:26    122s] [NR-eGR]                OverCon         OverCon            
[02/17 02:00:26    122s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[02/17 02:00:26    122s] [NR-eGR] Layer              (1)             (3)    OverCon 
[02/17 02:00:26    122s] [NR-eGR] ---------------------------------------------------
[02/17 02:00:26    122s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[02/17 02:00:26    122s] [NR-eGR] Layer2     115( 0.41%)       1( 0.00%)   ( 0.41%) 
[02/17 02:00:26    122s] [NR-eGR] Layer3      23( 0.08%)       1( 0.00%)   ( 0.09%) 
[02/17 02:00:26    122s] [NR-eGR] Layer4      73( 0.26%)       1( 0.00%)   ( 0.26%) 
[02/17 02:00:26    122s] [NR-eGR] Layer5       8( 0.03%)       0( 0.00%)   ( 0.03%) 
[02/17 02:00:26    122s] [NR-eGR] Layer6      15( 0.05%)       0( 0.00%)   ( 0.05%) 
[02/17 02:00:26    122s] [NR-eGR] Layer7       5( 0.02%)       0( 0.00%)   ( 0.02%) 
[02/17 02:00:26    122s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[02/17 02:00:26    122s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[02/17 02:00:26    122s] [NR-eGR] Layer10       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[02/17 02:00:26    122s] [NR-eGR] ---------------------------------------------------
[02/17 02:00:26    122s] [NR-eGR] Total      239( 0.10%)       3( 0.00%)   ( 0.10%) 
[02/17 02:00:26    122s] [NR-eGR] 
[02/17 02:00:26    122s] (I)       Total Global Routing Runtime: 0.46 seconds
[02/17 02:00:26    122s] (I)       total 2D Cap : 1058214 = (498212 H, 560002 V)
[02/17 02:00:26    122s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[02/17 02:00:26    122s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[02/17 02:00:26    122s] Early Global Route congestion estimation runtime: 0.62 seconds, mem = 803.3M
[02/17 02:00:26    122s] [hotspot] +------------+---------------+---------------+
[02/17 02:00:26    122s] [hotspot] |            |   max hotspot | total hotspot |
[02/17 02:00:26    122s] [hotspot] +------------+---------------+---------------+
[02/17 02:00:26    122s] [hotspot] | normalized |          0.00 |          0.00 |
[02/17 02:00:26    122s] [hotspot] +------------+---------------+---------------+
[02/17 02:00:26    122s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/17 02:00:26    122s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/17 02:00:26    122s] Skipped repairing congestion.
[02/17 02:00:26    122s] Starting Early Global Route wiring: mem = 803.3M
[02/17 02:00:26    122s] (I)       ============= track Assignment ============
[02/17 02:00:26    122s] (I)       extract Global 3D Wires
[02/17 02:00:26    122s] (I)       Extract Global WL : time=0.02
[02/17 02:00:26    122s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[02/17 02:00:26    122s] (I)       Initialization real time=0.00 seconds
[02/17 02:00:26    122s] (I)       Run Multi-thread track assignment
[02/17 02:00:26    122s] (I)       merging nets...
[02/17 02:00:26    122s] (I)       merging nets done
[02/17 02:00:26    122s] (I)       Kernel real time=0.40 seconds
[02/17 02:00:26    122s] (I)       End Greedy Track Assignment
[02/17 02:00:26    122s] [NR-eGR] --------------------------------------------------------------------------
[02/17 02:00:26    122s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 60554
[02/17 02:00:26    122s] [NR-eGR] Layer2(metal2)(V) length: 8.209013e+04um, number of vias: 78323
[02/17 02:00:26    122s] [NR-eGR] Layer3(metal3)(H) length: 1.204045e+05um, number of vias: 30383
[02/17 02:00:26    122s] [NR-eGR] Layer4(metal4)(V) length: 6.069779e+04um, number of vias: 6665
[02/17 02:00:26    122s] [NR-eGR] Layer5(metal5)(H) length: 3.529767e+04um, number of vias: 5801
[02/17 02:00:26    122s] [NR-eGR] Layer6(metal6)(V) length: 5.818026e+04um, number of vias: 846
[02/17 02:00:26    122s] [NR-eGR] Layer7(metal7)(H) length: 5.431266e+03um, number of vias: 509
[02/17 02:00:26    122s] [NR-eGR] Layer8(metal8)(V) length: 9.035846e+03um, number of vias: 6
[02/17 02:00:26    122s] [NR-eGR] Layer9(metal9)(H) length: 2.520000e+00um, number of vias: 0
[02/17 02:00:26    122s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[02/17 02:00:26    122s] [NR-eGR] Total length: 3.711400e+05um, number of vias: 183087
[02/17 02:00:26    122s] [NR-eGR] --------------------------------------------------------------------------
[02/17 02:00:26    122s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[02/17 02:00:26    122s] [NR-eGR] --------------------------------------------------------------------------
[02/17 02:00:26    122s] Early Global Route wiring runtime: 0.72 seconds, mem = 814.3M
[02/17 02:00:26    122s] End of congRepair (cpu=0:00:01.4, real=0:00:01.0)
[02/17 02:00:27    122s] *** Finishing placeDesign default flow ***
[02/17 02:00:27    122s] **placeDesign ... cpu = 0: 1:10, real = 0: 1:18, mem = 811.2M **
[02/17 02:00:27    123s] 
[02/17 02:00:27    123s] *** Summary of all messages that are not suppressed in this session:
[02/17 02:00:27    123s] Severity  ID               Count  Summary                                  
[02/17 02:00:27    123s] WARNING   IMPSP-9513           1  Timing constraint file does not exist    
[02/17 02:00:27    123s] WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
[02/17 02:00:27    123s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[02/17 02:00:27    123s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/17 02:00:27    123s] *** Message Summary: 4 warning(s), 0 error(s)
[02/17 02:00:27    123s] 
[02/17 02:00:36    124s] <CMD> fit
[02/17 02:00:53    126s] Starting snapshot creation...
[02/17 02:00:53    126s] <CMD> getDrawView
[02/17 02:00:53    126s] <CMD> setDrawView fplan
[02/17 02:00:53    126s] <CMD> win
[02/17 02:00:53    126s] <CMD> dumpToGIF ./ss_placing.fplan.gif
[02/17 02:00:54    126s] <CMD> getDrawView
[02/17 02:00:54    126s] <CMD> setDrawView amoeba
[02/17 02:00:54    126s] <CMD> win
[02/17 02:00:54    126s] <CMD> dumpToGIF ./ss_placing.amoeba.gif
[02/17 02:00:54    126s] <CMD> getDrawView
[02/17 02:00:54    126s] <CMD> setDrawView place
[02/17 02:00:54    126s] <CMD> win
[02/17 02:00:55    126s] <CMD> dumpToGIF ./ss_placing.place.gif
[02/17 02:00:55    126s] Completed snapshot creation (cpu = 0:0:1, real = 0:0:2, mem = 814.51M, memory increment = 2.28M)
[02/17 02:00:55    126s] Saving snapshot for fplan view to ss_placing.fplan.gif
[02/17 02:00:55    126s] Saving snapshot for amoeba view to ss_placing.amoeba.gif
[02/17 02:00:55    126s] Saving snapshot for place view to ss_placing.place.gif
[02/17 02:01:02    127s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[02/17 02:01:02    127s] <CMD> optDesign -postCTS
[02/17 02:01:02    127s] **WARN: (IMPOPT-576):	292 nets have unplaced terms. 
[02/17 02:01:02    127s] Type 'man IMPOPT-576' for more detail.
[02/17 02:01:02    127s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/17 02:01:02    127s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/17 02:01:02    127s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/17 02:01:02    127s] #spOpts: mergeVia=F 
[02/17 02:01:02    127s] GigaOpt running with 1 threads.
[02/17 02:01:02    127s] Info: 1 threads available for lower-level modules during optimization.
[02/17 02:01:02    127s] #spOpts: mergeVia=F 
[02/17 02:01:02    128s] Creating Cell Server ...(0, 0, 0, 0)
[02/17 02:01:02    128s] Summary for sequential cells identification: 
[02/17 02:01:02    128s]   Identified SBFF number: 0
[02/17 02:01:02    128s]   Identified MBFF number: 0
[02/17 02:01:02    128s]   Identified SB Latch number: 0
[02/17 02:01:02    128s]   Identified MB Latch number: 0
[02/17 02:01:02    128s]   Not identified SBFF number: 0
[02/17 02:01:02    128s]   Not identified MBFF number: 0
[02/17 02:01:02    128s]   Not identified SB Latch number: 0
[02/17 02:01:02    128s]   Not identified MB Latch number: 0
[02/17 02:01:02    128s]   Number of sequential cells which are not FFs: 0
[02/17 02:01:02    128s] **WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[02/17 02:01:02    128s] Type 'man IMPOPT-3000' for more detail.
[02/17 02:01:02    128s] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[02/17 02:01:02    128s] Type 'man IMPOPT-3001' for more detail.
[02/17 02:01:02    128s] Creating Cell Server, finished. 
[02/17 02:01:02    128s] 
[02/17 02:01:02    128s] **WARN: No usable buffer/inverter becasue of dont-use/dont-touch setting.
[02/17 02:01:02    128s] Updating RC grid for preRoute extraction ...
[02/17 02:01:02    128s] 
[02/17 02:01:02    128s] Creating Lib Analyzer ...
[02/17 02:01:02    128s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6729:update]: Assert "powerView != toCteGetDefaultAnalysisView()"
[02/17 02:01:02    128s] Deleting Cell Server ...
[02/17 02:01:02    128s] Creating Cell Server ...(0, 1, 1, 1)
[02/17 02:01:02    128s] Summary for sequential cells identification: 
[02/17 02:01:02    128s]   Identified SBFF number: 0
[02/17 02:01:02    128s]   Identified MBFF number: 0
[02/17 02:01:02    128s]   Identified SB Latch number: 0
[02/17 02:01:02    128s]   Identified MB Latch number: 0
[02/17 02:01:02    128s]   Not identified SBFF number: 0
[02/17 02:01:02    128s]   Not identified MBFF number: 0
[02/17 02:01:02    128s]   Not identified SB Latch number: 0
[02/17 02:01:02    128s]   Not identified MB Latch number: 0
[02/17 02:01:02    128s]   Number of sequential cells which are not FFs: 0
[02/17 02:01:02    128s] Total number of combinational cells: 0
[02/17 02:01:02    128s] Total number of sequential cells: 0
[02/17 02:01:02    128s] Total number of tristate cells: 0
[02/17 02:01:02    128s] Total number of level shifter cells: 0
[02/17 02:01:02    128s] Total number of power gating cells: 0
[02/17 02:01:02    128s] Total number of isolation cells: 0
[02/17 02:01:02    128s] Total number of power switch cells: 0
[02/17 02:01:02    128s] Total number of pulse generator cells: 0
[02/17 02:01:02    128s] Total number of always on buffers: 0
[02/17 02:01:02    128s] Total number of retention cells: 0
[02/17 02:01:02    128s] List of usable buffers:
[02/17 02:01:02    128s] Total number of usable buffers: 0
[02/17 02:01:02    128s] List of unusable buffers:
[02/17 02:01:02    128s] Total number of unusable buffers: 0
[02/17 02:01:02    128s] List of usable inverters:
[02/17 02:01:02    128s] Total number of usable inverters: 0
[02/17 02:01:02    128s] List of unusable inverters:
[02/17 02:01:02    128s] Total number of unusable inverters: 0
[02/17 02:01:02    128s] List of identified usable delay cells:
[02/17 02:01:02    128s] Total number of identified usable delay cells: 0
[02/17 02:01:02    128s] List of identified unusable delay cells:
[02/17 02:01:02    128s] Total number of identified unusable delay cells: 0
[02/17 02:01:02    128s] Creating Cell Server, finished. 
[02/17 02:01:02    128s] 
[02/17 02:01:02    128s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[02/17 02:01:02    128s] Deleting Cell Server ...
[02/17 02:01:02    128s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6740:update]: Assert "powerViewTlc"
[02/17 02:01:02    128s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6729:update]: Assert "powerView != toCteGetDefaultAnalysisView()"
[02/17 02:01:02    128s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6740:update]: Assert "powerViewTlc"
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] Creating Cell Server ...(0, 0, 0, 0)
[02/17 02:01:02    128s] Summary for sequential cells identification: 
[02/17 02:01:02    128s]   Identified SBFF number: 0
[02/17 02:01:02    128s]   Identified MBFF number: 0
[02/17 02:01:02    128s]   Identified SB Latch number: 0
[02/17 02:01:02    128s]   Identified MB Latch number: 0
[02/17 02:01:02    128s]   Not identified SBFF number: 0
[02/17 02:01:02    128s]   Not identified MBFF number: 0
[02/17 02:01:02    128s]   Not identified SB Latch number: 0
[02/17 02:01:02    128s]   Not identified MB Latch number: 0
[02/17 02:01:02    128s]   Number of sequential cells which are not FFs: 0
[02/17 02:01:02    128s] **WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[02/17 02:01:02    128s] Type 'man IMPOPT-3000' for more detail.
[02/17 02:01:02    128s] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[02/17 02:01:02    128s] Type 'man IMPOPT-3001' for more detail.
[02/17 02:01:02    128s] Creating Cell Server, finished. 
[02/17 02:01:02    128s] 
[02/17 02:01:02    128s] 
[02/17 02:01:02    128s]  View default_view_setup  Weighted 0 StdDelay unweighted -922337203685477632.00, weightedFactor 1.000 
[02/17 02:01:02    128s]   
[02/17 02:01:02    128s]  View default_view_hold  Weighted 0 StdDelay unweighted -922337203685477632.00, weightedFactor 1.000 
[02/17 02:01:02    128s]   Total number of usable buffers from Lib Analyzer: 0 ()
[02/17 02:01:02    128s] Total number of usable inverters from Lib Analyzer: 0 ()
[02/17 02:01:02    128s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/17 02:01:02    128s] 
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/17 02:01:02    128s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:01:02    128s] Creating Lib Analyzer, finished. 
[02/17 02:01:02    128s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6729:update]: Assert "powerView != toCteGetDefaultAnalysisView()"
[02/17 02:01:02    128s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6740:update]: Assert "powerViewTlc"
[02/17 02:01:02    128s] **WARN: (IMPOPT-665):	istruction[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:01:02    128s] Type 'man IMPOPT-665' for more detail.
[02/17 02:01:02    128s] **WARN: (IMPOPT-665):	istruction[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:01:02    128s] Type 'man IMPOPT-665' for more detail.
[02/17 02:01:02    128s] **WARN: (IMPOPT-665):	istruction[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:01:02    128s] Type 'man IMPOPT-665' for more detail.
[02/17 02:01:02    128s] **WARN: (IMPOPT-665):	istruction[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:01:02    128s] Type 'man IMPOPT-665' for more detail.
[02/17 02:01:02    128s] **WARN: (IMPOPT-665):	istruction[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:01:02    128s] Type 'man IMPOPT-665' for more detail.
[02/17 02:01:02    128s] **WARN: (IMPOPT-665):	istruction[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:01:02    128s] Type 'man IMPOPT-665' for more detail.
[02/17 02:01:02    128s] **WARN: (IMPOPT-665):	istruction[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:01:02    128s] Type 'man IMPOPT-665' for more detail.
[02/17 02:01:02    128s] **WARN: (IMPOPT-665):	istruction[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:01:02    128s] Type 'man IMPOPT-665' for more detail.
[02/17 02:01:02    128s] **WARN: (IMPOPT-665):	istruction[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:01:02    128s] Type 'man IMPOPT-665' for more detail.
[02/17 02:01:02    128s] **WARN: (IMPOPT-665):	istruction[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:01:02    128s] Type 'man IMPOPT-665' for more detail.
[02/17 02:01:02    128s] **WARN: (IMPOPT-665):	istruction[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:01:02    128s] Type 'man IMPOPT-665' for more detail.
[02/17 02:01:02    128s] **WARN: (IMPOPT-665):	istruction[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:01:02    128s] Type 'man IMPOPT-665' for more detail.
[02/17 02:01:02    128s] **WARN: (IMPOPT-665):	istruction[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:01:02    128s] Type 'man IMPOPT-665' for more detail.
[02/17 02:01:02    128s] **WARN: (IMPOPT-665):	istruction[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:01:02    128s] Type 'man IMPOPT-665' for more detail.
[02/17 02:01:02    128s] **WARN: (IMPOPT-665):	istruction[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:01:02    128s] Type 'man IMPOPT-665' for more detail.
[02/17 02:01:02    128s] **WARN: (IMPOPT-665):	istruction[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:01:02    128s] Type 'man IMPOPT-665' for more detail.
[02/17 02:01:02    128s] **WARN: (IMPOPT-665):	istruction[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:01:02    128s] Type 'man IMPOPT-665' for more detail.
[02/17 02:01:02    128s] **WARN: (IMPOPT-665):	istruction[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:01:02    128s] Type 'man IMPOPT-665' for more detail.
[02/17 02:01:02    128s] **WARN: (IMPOPT-665):	istruction[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:01:02    128s] Type 'man IMPOPT-665' for more detail.
[02/17 02:01:02    128s] **WARN: (IMPOPT-665):	istruction[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:01:02    128s] Type 'man IMPOPT-665' for more detail.
[02/17 02:01:02    128s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[02/17 02:01:02    128s] To increase the message display limit, refer to the product command reference manual.
[02/17 02:01:02    128s] Setting timing_disable_library_data_to_data_checks to 'true'.
[02/17 02:01:02    128s] Setting timing_disable_user_data_to_data_checks to 'true'.
[02/17 02:01:03    128s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 701.3M, totSessionCpu=0:02:08 **
[02/17 02:01:03    128s] **ERROR: (IMPOPT-6029):	Timing Library is not loaded yet
[02/17 02:01:03    128s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.2 real=0:00:00.3)
[02/17 02:01:03    128s] Info: pop threads available for lower-level modules during optimization.
[02/17 02:01:03    128s] Deleting Lib Analyzer.
[02/17 02:01:03    128s] Info: Destroy the CCOpt slew target map.
[02/17 02:01:41    132s] <CMD> getFillerMode -quiet
[02/17 02:02:01    134s] <CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
[02/17 02:02:01    134s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/17 02:02:01    134s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/17 02:02:01    134s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[02/17 02:02:03    136s] *INFO: Adding fillers to top-module.
[02/17 02:02:03    136s] *INFO:   Added 29 filler insts (cell FILLCELL_X32 / prefix FILLER).
[02/17 02:02:03    136s] *INFO:   Added 139 filler insts (cell FILLCELL_X16 / prefix FILLER).
[02/17 02:02:03    136s] *INFO:   Added 2785 filler insts (cell FILLCELL_X8 / prefix FILLER).
[02/17 02:02:03    136s] *INFO:   Added 7631 filler insts (cell FILLCELL_X4 / prefix FILLER).
[02/17 02:02:03    136s] *INFO:   Added 20980 filler insts (cell FILLCELL_X1 / prefix FILLER).
[02/17 02:02:03    136s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[02/17 02:02:03    136s] *INFO: Total 31564 filler insts added - prefix FILLER (CPU: 0:00:01.9).
[02/17 02:02:03    136s] For 31564 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/17 02:02:17    138s] Starting snapshot creation...
[02/17 02:02:17    138s] <CMD> getDrawView
[02/17 02:02:17    138s] <CMD> setDrawView fplan
[02/17 02:02:17    138s] <CMD> win
[02/17 02:02:18    138s] <CMD> dumpToGIF ./ss_filler.fplan.gif
[02/17 02:02:18    138s] <CMD> getDrawView
[02/17 02:02:18    138s] <CMD> setDrawView amoeba
[02/17 02:02:18    138s] <CMD> win
[02/17 02:02:18    138s] <CMD> dumpToGIF ./ss_filler.amoeba.gif
[02/17 02:02:18    138s] <CMD> getDrawView
[02/17 02:02:18    138s] <CMD> setDrawView place
[02/17 02:02:18    138s] <CMD> win
[02/17 02:02:19    138s] <CMD> dumpToGIF ./ss_filler.place.gif
[02/17 02:02:20    139s] Completed snapshot creation (cpu = 0:0:1, real = 0:0:3, mem = 852.80M, memory increment = 2.28M)
[02/17 02:02:20    139s] Saving snapshot for fplan view to ss_filler.fplan.gif
[02/17 02:02:20    139s] Saving snapshot for amoeba view to ss_filler.amoeba.gif
[02/17 02:02:20    139s] Saving snapshot for place view to ss_filler.place.gif
[02/17 02:02:26    139s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/17 02:02:28    140s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[02/17 02:02:28    140s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[02/17 02:02:28    140s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/17 02:02:28    140s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[02/17 02:02:28    140s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/17 02:02:28    140s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[02/17 02:02:28    140s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[02/17 02:02:28    140s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[02/17 02:02:28    140s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/17 02:02:28    140s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[02/17 02:02:28    140s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[02/17 02:02:28    140s] Running Native NanoRoute ...
[02/17 02:02:28    140s] <CMD> routeDesign -globalDetail
[02/17 02:02:28    140s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.76 (MB), peak = 748.07 (MB)
[02/17 02:02:28    140s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[02/17 02:02:28    140s] #**INFO: setDesignMode -flowEffort standard
[02/17 02:02:28    140s] #**INFO: mulit-cut via swapping is disabled by user.
[02/17 02:02:28    140s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[02/17 02:02:28    140s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[02/17 02:02:28    140s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[02/17 02:02:28    140s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/17 02:02:28    140s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/17 02:02:28    140s] Begin checking placement ... (start mem=852.8M, init mem=852.8M)
[02/17 02:02:29    140s] *info: Placed = 47509         
[02/17 02:02:29    140s] *info: Unplaced = 0           
[02/17 02:02:29    140s] Placement Density:100.00%(51134/51134)
[02/17 02:02:29    140s] Placement Density (including fixed std cells):100.00%(51134/51134)
[02/17 02:02:29    140s] Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.3; mem=852.8M)
[02/17 02:02:29    140s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[02/17 02:02:29    140s] #**INFO: honoring user setting for routeWithSiDriven set to false
[02/17 02:02:29    140s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[02/17 02:02:29    140s] 
[02/17 02:02:29    140s] changeUseClockNetStatus Option :  -noFixedNetWires 
[02/17 02:02:29    140s] *** Changed status on (0) nets in Clock.
[02/17 02:02:29    140s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=852.8M) ***
[02/17 02:02:29    140s] 
[02/17 02:02:29    140s] globalDetailRoute
[02/17 02:02:29    140s] 
[02/17 02:02:29    140s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[02/17 02:02:29    140s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[02/17 02:02:29    140s] #setNanoRouteMode -routeWithSiDriven false
[02/17 02:02:29    140s] #setNanoRouteMode -routeWithTimingDriven false
[02/17 02:02:29    140s] #Start globalDetailRoute on Wed Feb 17 02:02:29 2021
[02/17 02:02:29    140s] #
[02/17 02:02:29    140s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via1 and via2 were found.
[02/17 02:02:29    140s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via1 and via2 were found.
[02/17 02:02:29    140s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via2 and via3 were found.
[02/17 02:02:29    140s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via2 and via3 were found.
[02/17 02:02:29    140s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via3 and via4 were found.
[02/17 02:02:29    140s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via3 and via4 were found.
[02/17 02:02:29    140s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via4 and via5 were found.
[02/17 02:02:29    140s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via4 and via5 were found.
[02/17 02:02:29    140s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via5 and via6 were found.
[02/17 02:02:29    140s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via5 and via6 were found.
[02/17 02:02:29    140s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via6 and via7 were found.
[02/17 02:02:29    140s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via6 and via7 were found.
[02/17 02:02:29    140s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via7 and via8 were found.
[02/17 02:02:29    140s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via7 and via8 were found.
[02/17 02:02:29    140s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via8 and via9 were found.
[02/17 02:02:29    140s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via8 and via9 were found.
[02/17 02:02:29    141s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/istruction[31] of net istruction[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 02:02:29    141s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/istruction[30] of net istruction[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 02:02:29    141s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/istruction[29] of net istruction[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 02:02:29    141s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/istruction[28] of net istruction[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 02:02:29    141s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/istruction[27] of net istruction[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 02:02:29    141s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/istruction[26] of net istruction[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 02:02:29    141s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/istruction[25] of net istruction[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 02:02:29    141s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/istruction[24] of net istruction[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 02:02:29    141s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/istruction[23] of net istruction[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 02:02:29    141s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/istruction[22] of net istruction[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 02:02:29    141s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/istruction[21] of net istruction[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 02:02:29    141s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/istruction[20] of net istruction[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 02:02:29    141s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/istruction[19] of net istruction[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 02:02:29    141s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/istruction[18] of net istruction[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 02:02:29    141s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/istruction[17] of net istruction[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 02:02:29    141s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/istruction[16] of net istruction[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 02:02:29    141s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/istruction[15] of net istruction[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 02:02:29    141s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/istruction[14] of net istruction[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 02:02:29    141s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/istruction[13] of net istruction[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 02:02:29    141s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/istruction[12] of net istruction[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 02:02:29    141s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[02/17 02:02:29    141s] #To increase the message display limit, refer to the product command reference manual.
[02/17 02:02:29    141s] ### Net info: total nets: 16426
[02/17 02:02:29    141s] ### Net info: dirty nets: 0
[02/17 02:02:29    141s] ### Net info: marked as disconnected nets: 0
[02/17 02:02:30    141s] ### Net info: fully routed nets: 0
[02/17 02:02:30    141s] ### Net info: trivial (single pin) nets: 0
[02/17 02:02:30    141s] ### Net info: unrouted nets: 16426
[02/17 02:02:30    141s] ### Net info: re-extraction nets: 0
[02/17 02:02:30    141s] ### Net info: ignored nets: 0
[02/17 02:02:30    141s] ### Net info: skip routing nets: 0
[02/17 02:02:30    141s] ### import route signature (0) =   20780123
[02/17 02:02:30    141s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[02/17 02:02:30    141s] #RTESIG:78da8dcec10a82401804e0ce3dc5cfeac120eb9fd575f51a74ad88ea2a059b0aa2b0bbbe
[02/17 02:02:30    141s] #       7f42574bcff3313341f8385e4940ef80d871ce25e87485662d114b28b5872ec7e87e10eb
[02/17 02:02:30    141s] #       203c5f6e099898a2a6f3a632764b8333969cf1bee9aacd97645942ef67eb0c45afbe6f27
[02/17 02:02:30    141s] #       0d18721e813589baa96a4191f3764ca65d52a4e4edf0b72bcd8bf9c1b4c012b4e0ba928a
[02/17 02:02:30    141s] #       c4cfdbab0f6bb76f9f
[02/17 02:02:30    141s] #
[02/17 02:02:30    141s] #RTESIG:78da8dcec10a82401804e0ce3dc5cfeac120eb9fd575f51a74ad88ea2a059b0aa2b0bbbe
[02/17 02:02:30    141s] #       7f42574bcff3313341f8385e4940ef80d871ce25e87485662d114b28b5872ec7e87e10eb
[02/17 02:02:30    141s] #       203c5f6e099898a2a6f3a632764b8333969cf1bee9aacd97645942ef67eb0c45afbe6f27
[02/17 02:02:30    141s] #       0d18721e813589baa96a4191f3764ca65d52a4e4edf0b72bcd8bf9c1b4c012b4e0ba928a
[02/17 02:02:30    141s] #       c4cfdbab0f6bb76f9f
[02/17 02:02:30    141s] #
[02/17 02:02:30    141s] #Start routing data preparation on Wed Feb 17 02:02:30 2021
[02/17 02:02:30    141s] #
[02/17 02:02:30    141s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[02/17 02:02:30    141s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[02/17 02:02:30    141s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[02/17 02:02:30    141s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[02/17 02:02:30    141s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[02/17 02:02:30    141s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[02/17 02:02:30    141s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[02/17 02:02:30    141s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[02/17 02:02:30    141s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[02/17 02:02:30    141s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[02/17 02:02:30    141s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[02/17 02:02:30    141s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[02/17 02:02:30    141s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[02/17 02:02:30    141s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[02/17 02:02:30    141s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[02/17 02:02:30    141s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[02/17 02:02:30    141s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[02/17 02:02:30    141s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[02/17 02:02:30    141s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[02/17 02:02:30    141s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[02/17 02:02:30    141s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[02/17 02:02:30    141s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[02/17 02:02:30    141s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[02/17 02:02:30    141s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[02/17 02:02:30    141s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[02/17 02:02:30    141s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[02/17 02:02:30    141s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[02/17 02:02:30    141s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[02/17 02:02:30    141s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[02/17 02:02:30    141s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[02/17 02:02:30    141s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[02/17 02:02:30    141s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[02/17 02:02:30    141s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[02/17 02:02:30    141s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[02/17 02:02:30    141s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[02/17 02:02:30    141s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[02/17 02:02:31    142s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[02/17 02:02:31    142s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[02/17 02:02:31    142s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[02/17 02:02:31    142s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/17 02:02:31    142s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/17 02:02:31    142s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/17 02:02:31    142s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[02/17 02:02:31    142s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[02/17 02:02:31    142s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[02/17 02:02:31    142s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[02/17 02:02:31    142s] #Regenerating Ggrids automatically.
[02/17 02:02:31    142s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[02/17 02:02:31    142s] #Using automatically generated G-grids.
[02/17 02:02:31    142s] #Done routing data preparation.
[02/17 02:02:31    142s] #cpu time = 00:00:01, elapsed time = 00:00:02, memory = 786.84 (MB), peak = 818.21 (MB)
[02/17 02:02:31    142s] #Merging special wires...
[02/17 02:02:32    142s] #
[02/17 02:02:32    142s] #Finished routing data preparation on Wed Feb 17 02:02:32 2021
[02/17 02:02:32    142s] #
[02/17 02:02:32    142s] #Cpu time = 00:00:01
[02/17 02:02:32    142s] #Elapsed time = 00:00:02
[02/17 02:02:32    142s] #Increased memory = 10.55 (MB)
[02/17 02:02:32    142s] #Total memory = 787.34 (MB)
[02/17 02:02:32    142s] #Peak memory = 818.21 (MB)
[02/17 02:02:32    142s] #
[02/17 02:02:32    142s] #
[02/17 02:02:32    142s] #Start global routing on Wed Feb 17 02:02:32 2021
[02/17 02:02:32    142s] #
[02/17 02:02:32    142s] #Number of eco nets is 0
[02/17 02:02:32    142s] #
[02/17 02:02:32    142s] #Start global routing data preparation on Wed Feb 17 02:02:32 2021
[02/17 02:02:32    142s] #
[02/17 02:02:32    143s] #Start routing resource analysis on Wed Feb 17 02:02:32 2021
[02/17 02:02:32    143s] #
[02/17 02:02:32    143s] #Routing resource analysis is done on Wed Feb 17 02:02:32 2021
[02/17 02:02:32    143s] #
[02/17 02:02:32    143s] #  Resource Analysis:
[02/17 02:02:32    143s] #
[02/17 02:02:32    143s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/17 02:02:32    143s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/17 02:02:32    143s] #  --------------------------------------------------------------
[02/17 02:02:32    143s] #  metal1         H        1654          28       12656    78.78%
[02/17 02:02:32    143s] #  metal2         V        1210          38       12656     1.74%
[02/17 02:02:32    143s] #  metal3         H        1682           0       12656     0.00%
[02/17 02:02:32    143s] #  metal4         V         847           0       12656     0.00%
[02/17 02:02:32    143s] #  metal5         H         840           0       12656     0.00%
[02/17 02:02:32    143s] #  metal6         V         847           0       12656     0.00%
[02/17 02:02:32    143s] #  metal7         H         280           0       12656     0.00%
[02/17 02:02:32    143s] #  metal8         V         281           0       12656     0.00%
[02/17 02:02:32    143s] #  metal9         H         112           0       12656     0.00%
[02/17 02:02:32    143s] #  metal10        V         113           0       12656     0.00%
[02/17 02:02:32    143s] #  --------------------------------------------------------------
[02/17 02:02:32    143s] #  Total                   7866       0.47%      126560     8.05%
[02/17 02:02:32    143s] #
[02/17 02:02:32    143s] #
[02/17 02:02:32    143s] #
[02/17 02:02:32    143s] #
[02/17 02:02:32    143s] #Global routing data preparation is done on Wed Feb 17 02:02:32 2021
[02/17 02:02:32    143s] #
[02/17 02:02:32    143s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 789.36 (MB), peak = 818.21 (MB)
[02/17 02:02:32    143s] #
[02/17 02:02:32    143s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 789.90 (MB), peak = 818.21 (MB)
[02/17 02:02:32    143s] #
[02/17 02:02:32    143s] #start global routing iteration 1...
[02/17 02:02:33    144s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 798.15 (MB), peak = 818.21 (MB)
[02/17 02:02:33    144s] #
[02/17 02:02:33    144s] #start global routing iteration 2...
[02/17 02:03:06    174s] #cpu time = 00:00:31, elapsed time = 00:00:33, memory = 864.66 (MB), peak = 864.89 (MB)
[02/17 02:03:06    174s] #
[02/17 02:03:06    174s] #start global routing iteration 3...
[02/17 02:03:30    198s] #cpu time = 00:00:23, elapsed time = 00:00:25, memory = 875.45 (MB), peak = 875.53 (MB)
[02/17 02:03:30    198s] #
[02/17 02:03:30    198s] #
[02/17 02:03:30    198s] #Total number of trivial nets (e.g. < 2 pins) = 269 (skipped).
[02/17 02:03:30    198s] #Total number of routable nets = 16157.
[02/17 02:03:30    198s] #Total number of nets in the design = 16426.
[02/17 02:03:30    198s] #
[02/17 02:03:30    198s] #16157 routable nets have only global wires.
[02/17 02:03:30    198s] #
[02/17 02:03:30    198s] #Routed nets constraints summary:
[02/17 02:03:30    198s] #-----------------------------
[02/17 02:03:30    198s] #        Rules   Unconstrained  
[02/17 02:03:30    198s] #-----------------------------
[02/17 02:03:30    198s] #      Default           16157  
[02/17 02:03:30    198s] #-----------------------------
[02/17 02:03:30    198s] #        Total           16157  
[02/17 02:03:30    198s] #-----------------------------
[02/17 02:03:30    198s] #
[02/17 02:03:30    198s] #Routing constraints summary of the whole design:
[02/17 02:03:30    198s] #-----------------------------
[02/17 02:03:30    198s] #        Rules   Unconstrained  
[02/17 02:03:30    198s] #-----------------------------
[02/17 02:03:30    198s] #      Default           16157  
[02/17 02:03:30    198s] #-----------------------------
[02/17 02:03:30    198s] #        Total           16157  
[02/17 02:03:30    198s] #-----------------------------
[02/17 02:03:30    198s] #
[02/17 02:03:31    198s] #
[02/17 02:03:31    198s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/17 02:03:31    198s] #
[02/17 02:03:31    198s] #                 OverCon       OverCon       OverCon          
[02/17 02:03:31    198s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[02/17 02:03:31    198s] #     Layer           (1)           (2)           (3)   OverCon
[02/17 02:03:31    198s] #  ------------------------------------------------------------
[02/17 02:03:31    198s] #  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/17 02:03:31    198s] #  metal2       25(0.20%)      7(0.06%)      6(0.05%)   (0.31%)
[02/17 02:03:31    198s] #  metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/17 02:03:31    198s] #  metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/17 02:03:31    198s] #  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/17 02:03:31    198s] #  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/17 02:03:31    198s] #  metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/17 02:03:31    198s] #  metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/17 02:03:31    198s] #  metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/17 02:03:31    198s] #  metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/17 02:03:31    198s] #  ------------------------------------------------------------
[02/17 02:03:31    198s] #     Total     25(0.02%)      7(0.01%)      6(0.00%)   (0.03%)
[02/17 02:03:31    198s] #
[02/17 02:03:31    198s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[02/17 02:03:31    198s] #  Overflow after GR: 0.00% H + 0.06% V
[02/17 02:03:31    198s] #
[02/17 02:03:31    198s] [hotspot] +------------+---------------+---------------+
[02/17 02:03:31    198s] [hotspot] |            |   max hotspot | total hotspot |
[02/17 02:03:31    198s] [hotspot] +------------+---------------+---------------+
[02/17 02:03:31    198s] [hotspot] | normalized |          0.00 |          0.00 |
[02/17 02:03:31    198s] [hotspot] +------------+---------------+---------------+
[02/17 02:03:31    198s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/17 02:03:31    198s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/17 02:03:31    198s] #Complete Global Routing.
[02/17 02:03:31    198s] #Total wire length = 356045 um.
[02/17 02:03:31    198s] #Total half perimeter of net bounding box = 304075 um.
[02/17 02:03:31    198s] #Total wire length on LAYER metal1 = 113 um.
[02/17 02:03:31    198s] #Total wire length on LAYER metal2 = 75440 um.
[02/17 02:03:31    198s] #Total wire length on LAYER metal3 = 112461 um.
[02/17 02:03:31    198s] #Total wire length on LAYER metal4 = 68349 um.
[02/17 02:03:31    198s] #Total wire length on LAYER metal5 = 39505 um.
[02/17 02:03:31    198s] #Total wire length on LAYER metal6 = 46089 um.
[02/17 02:03:31    198s] #Total wire length on LAYER metal7 = 5397 um.
[02/17 02:03:31    198s] #Total wire length on LAYER metal8 = 6300 um.
[02/17 02:03:31    198s] #Total wire length on LAYER metal9 = 1329 um.
[02/17 02:03:31    198s] #Total wire length on LAYER metal10 = 1060 um.
[02/17 02:03:31    198s] #Total number of vias = 116728
[02/17 02:03:31    198s] #Up-Via Summary (total 116728):
[02/17 02:03:31    198s] #           
[02/17 02:03:31    198s] #-----------------------
[02/17 02:03:31    198s] # metal1          58742
[02/17 02:03:31    198s] # metal2          40891
[02/17 02:03:31    198s] # metal3           9736
[02/17 02:03:31    198s] # metal4           3715
[02/17 02:03:31    198s] # metal5           2631
[02/17 02:03:31    198s] # metal6            543
[02/17 02:03:31    198s] # metal7            322
[02/17 02:03:31    198s] # metal8            100
[02/17 02:03:31    198s] # metal9             48
[02/17 02:03:31    198s] #-----------------------
[02/17 02:03:31    198s] #                116728 
[02/17 02:03:31    198s] #
[02/17 02:03:31    198s] #Max overcon = 3 tracks.
[02/17 02:03:31    198s] #Total overcon = 0.03%.
[02/17 02:03:31    198s] #Worst layer Gcell overcon rate = 0.00%.
[02/17 02:03:31    198s] #
[02/17 02:03:31    198s] #Global routing statistics:
[02/17 02:03:31    198s] #Cpu time = 00:00:56
[02/17 02:03:31    198s] #Elapsed time = 00:00:59
[02/17 02:03:31    198s] #Increased memory = 88.20 (MB)
[02/17 02:03:31    198s] #Total memory = 875.57 (MB)
[02/17 02:03:31    198s] #Peak memory = 875.58 (MB)
[02/17 02:03:31    198s] #
[02/17 02:03:31    198s] #Finished global routing on Wed Feb 17 02:03:31 2021
[02/17 02:03:31    198s] #
[02/17 02:03:31    198s] #
[02/17 02:03:31    198s] ### route signature (4) =  885834909
[02/17 02:03:31    198s] ### violation signature (2) = 1905142130
[02/17 02:03:31    198s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 817.18 (MB), peak = 875.60 (MB)
[02/17 02:03:31    198s] #Start Track Assignment.
[02/17 02:03:35    202s] #Done with 30926 horizontal wires in 1 hboxes and 33321 vertical wires in 1 hboxes.
[02/17 02:03:40    207s] #Done with 6948 horizontal wires in 1 hboxes and 7713 vertical wires in 1 hboxes.
[02/17 02:03:41    208s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[02/17 02:03:41    208s] #
[02/17 02:03:41    208s] #Track assignment summary:
[02/17 02:03:41    208s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[02/17 02:03:41    208s] #------------------------------------------------------------------------
[02/17 02:03:41    208s] # metal1       116.56 	  1.86%  	  0.00% 	  1.86%
[02/17 02:03:41    208s] # metal2     74738.14 	  0.12%  	  0.00% 	  0.00%
[02/17 02:03:41    208s] # metal3    111241.10 	  0.05%  	  0.00% 	  0.00%
[02/17 02:03:41    208s] # metal4     68760.82 	  0.03%  	  0.00% 	  0.00%
[02/17 02:03:41    208s] # metal5     39787.65 	  0.00%  	  0.00% 	  0.00%
[02/17 02:03:41    208s] # metal6     46315.70 	  0.01%  	  0.00% 	  0.00%
[02/17 02:03:41    208s] # metal7      5522.05 	  0.00%  	  0.00% 	  0.00%
[02/17 02:03:41    208s] # metal8      6368.14 	  0.00%  	  0.00% 	  0.00%
[02/17 02:03:41    208s] # metal9      1356.41 	  0.00%  	  0.00% 	  0.00%
[02/17 02:03:41    208s] # metal10     1080.18 	  0.00%  	  0.00% 	  0.00%
[02/17 02:03:41    208s] #------------------------------------------------------------------------
[02/17 02:03:41    208s] # All      355286.76  	  0.05% 	  0.00% 	  0.00%
[02/17 02:03:41    208s] #Complete Track Assignment.
[02/17 02:03:41    208s] #Total wire length = 370679 um.
[02/17 02:03:41    208s] #Total half perimeter of net bounding box = 304075 um.
[02/17 02:03:41    208s] #Total wire length on LAYER metal1 = 10424 um.
[02/17 02:03:41    208s] #Total wire length on LAYER metal2 = 74798 um.
[02/17 02:03:41    208s] #Total wire length on LAYER metal3 = 115906 um.
[02/17 02:03:41    208s] #Total wire length on LAYER metal4 = 69027 um.
[02/17 02:03:41    208s] #Total wire length on LAYER metal5 = 39842 um.
[02/17 02:03:41    208s] #Total wire length on LAYER metal6 = 46452 um.
[02/17 02:03:41    208s] #Total wire length on LAYER metal7 = 5461 um.
[02/17 02:03:41    208s] #Total wire length on LAYER metal8 = 6362 um.
[02/17 02:03:41    208s] #Total wire length on LAYER metal9 = 1336 um.
[02/17 02:03:41    208s] #Total wire length on LAYER metal10 = 1070 um.
[02/17 02:03:41    208s] #Total number of vias = 116728
[02/17 02:03:41    208s] #Up-Via Summary (total 116728):
[02/17 02:03:41    208s] #           
[02/17 02:03:41    208s] #-----------------------
[02/17 02:03:41    208s] # metal1          58742
[02/17 02:03:41    208s] # metal2          40891
[02/17 02:03:41    208s] # metal3           9736
[02/17 02:03:41    208s] # metal4           3715
[02/17 02:03:41    208s] # metal5           2631
[02/17 02:03:41    208s] # metal6            543
[02/17 02:03:41    208s] # metal7            322
[02/17 02:03:41    208s] # metal8            100
[02/17 02:03:41    208s] # metal9             48
[02/17 02:03:41    208s] #-----------------------
[02/17 02:03:41    208s] #                116728 
[02/17 02:03:41    208s] #
[02/17 02:03:41    208s] ### route signature (8) = 1534885704
[02/17 02:03:41    208s] ### violation signature (6) = 1905142130
[02/17 02:03:41    208s] #cpu time = 00:00:10, elapsed time = 00:00:11, memory = 841.96 (MB), peak = 875.60 (MB)
[02/17 02:03:41    208s] #
[02/17 02:03:41    208s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/17 02:03:41    208s] #Cpu time = 00:01:07
[02/17 02:03:41    208s] #Elapsed time = 00:01:12
[02/17 02:03:41    208s] #Increased memory = 65.45 (MB)
[02/17 02:03:41    208s] #Total memory = 842.21 (MB)
[02/17 02:03:41    208s] #Peak memory = 875.60 (MB)
[02/17 02:03:42    208s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[02/17 02:03:42    209s] #
[02/17 02:03:42    209s] #Start Detail Routing..
[02/17 02:03:42    209s] #start initial detail routing ...
[02/17 02:06:01    340s] #   number of violations = 3
[02/17 02:06:01    340s] #
[02/17 02:06:01    340s] #    By Layer and Type :
[02/17 02:06:01    340s] #	         MetSpc    Short   Totals
[02/17 02:06:01    340s] #	metal1        0        0        0
[02/17 02:06:01    340s] #	metal2        1        2        3
[02/17 02:06:01    340s] #	Totals        1        2        3
[02/17 02:06:01    340s] #cpu time = 00:02:11, elapsed time = 00:02:19, memory = 847.50 (MB), peak = 875.60 (MB)
[02/17 02:06:01    340s] #start 1st optimization iteration ...
[02/17 02:06:01    340s] #   number of violations = 2
[02/17 02:06:01    340s] #
[02/17 02:06:01    340s] #    By Layer and Type :
[02/17 02:06:01    340s] #	          Short   Totals
[02/17 02:06:01    340s] #	metal1        0        0
[02/17 02:06:01    340s] #	metal2        0        0
[02/17 02:06:01    340s] #	metal3        2        2
[02/17 02:06:01    340s] #	Totals        2        2
[02/17 02:06:01    340s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 848.22 (MB), peak = 875.60 (MB)
[02/17 02:06:01    340s] #start 2nd optimization iteration ...
[02/17 02:06:01    340s] #   number of violations = 0
[02/17 02:06:01    340s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 848.45 (MB), peak = 875.60 (MB)
[02/17 02:06:01    340s] #Complete Detail Routing.
[02/17 02:06:01    340s] #Total wire length = 368572 um.
[02/17 02:06:01    340s] #Total half perimeter of net bounding box = 304075 um.
[02/17 02:06:01    340s] #Total wire length on LAYER metal1 = 11642 um.
[02/17 02:06:01    340s] #Total wire length on LAYER metal2 = 88213 um.
[02/17 02:06:01    340s] #Total wire length on LAYER metal3 = 104139 um.
[02/17 02:06:01    340s] #Total wire length on LAYER metal4 = 64748 um.
[02/17 02:06:01    340s] #Total wire length on LAYER metal5 = 40016 um.
[02/17 02:06:01    340s] #Total wire length on LAYER metal6 = 45481 um.
[02/17 02:06:01    340s] #Total wire length on LAYER metal7 = 5006 um.
[02/17 02:06:01    340s] #Total wire length on LAYER metal8 = 6711 um.
[02/17 02:06:01    340s] #Total wire length on LAYER metal9 = 1434 um.
[02/17 02:06:01    340s] #Total wire length on LAYER metal10 = 1183 um.
[02/17 02:06:01    340s] #Total number of vias = 120769
[02/17 02:06:01    340s] #Up-Via Summary (total 120769):
[02/17 02:06:01    340s] #           
[02/17 02:06:01    340s] #-----------------------
[02/17 02:06:01    340s] # metal1          60816
[02/17 02:06:01    340s] # metal2          42206
[02/17 02:06:01    340s] # metal3          10275
[02/17 02:06:01    340s] # metal4           3806
[02/17 02:06:01    340s] # metal5           2663
[02/17 02:06:01    340s] # metal6            544
[02/17 02:06:01    340s] # metal7            315
[02/17 02:06:01    340s] # metal8             96
[02/17 02:06:01    340s] # metal9             48
[02/17 02:06:01    340s] #-----------------------
[02/17 02:06:01    340s] #                120769 
[02/17 02:06:01    340s] #
[02/17 02:06:01    340s] #Total number of DRC violations = 0
[02/17 02:06:01    340s] ### route signature (17) = 1514494603
[02/17 02:06:01    340s] ### violation signature (15) = 1905142130
[02/17 02:06:01    340s] #Cpu time = 00:02:12
[02/17 02:06:01    340s] #Elapsed time = 00:02:20
[02/17 02:06:01    340s] #Increased memory = -22.45 (MB)
[02/17 02:06:01    340s] #Total memory = 819.75 (MB)
[02/17 02:06:01    340s] #Peak memory = 875.60 (MB)
[02/17 02:06:02    340s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[02/17 02:06:02    341s] #
[02/17 02:06:02    341s] #Start Post Route wire spreading..
[02/17 02:06:02    341s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[02/17 02:06:02    341s] #
[02/17 02:06:02    341s] #Start DRC checking..
[02/17 02:06:17    355s] #   number of violations = 0
[02/17 02:06:17    355s] #cpu time = 00:00:14, elapsed time = 00:00:15, memory = 842.87 (MB), peak = 875.60 (MB)
[02/17 02:06:17    355s] #CELL_VIEW RISCV,init has no DRC violation.
[02/17 02:06:17    355s] #Total number of DRC violations = 0
[02/17 02:06:17    355s] ### route signature (23) = 1847105782
[02/17 02:06:17    355s] ### violation signature (21) = 1905142130
[02/17 02:06:17    355s] #
[02/17 02:06:17    355s] #Start data preparation for wire spreading...
[02/17 02:06:17    355s] #
[02/17 02:06:17    355s] #Data preparation is done on Wed Feb 17 02:06:17 2021
[02/17 02:06:17    355s] #
[02/17 02:06:18    355s] #
[02/17 02:06:18    355s] #Start Post Route Wire Spread.
[02/17 02:06:22    359s] #Done with 12437 horizontal wires in 2 hboxes and 10303 vertical wires in 2 hboxes.
[02/17 02:06:22    360s] #Complete Post Route Wire Spread.
[02/17 02:06:22    360s] #
[02/17 02:06:22    360s] #Total wire length = 375897 um.
[02/17 02:06:22    360s] #Total half perimeter of net bounding box = 304075 um.
[02/17 02:06:22    360s] #Total wire length on LAYER metal1 = 11643 um.
[02/17 02:06:22    360s] #Total wire length on LAYER metal2 = 89983 um.
[02/17 02:06:22    360s] #Total wire length on LAYER metal3 = 106966 um.
[02/17 02:06:22    360s] #Total wire length on LAYER metal4 = 66067 um.
[02/17 02:06:22    360s] #Total wire length on LAYER metal5 = 40712 um.
[02/17 02:06:22    360s] #Total wire length on LAYER metal6 = 45998 um.
[02/17 02:06:22    360s] #Total wire length on LAYER metal7 = 5067 um.
[02/17 02:06:22    360s] #Total wire length on LAYER metal8 = 6759 um.
[02/17 02:06:22    360s] #Total wire length on LAYER metal9 = 1488 um.
[02/17 02:06:22    360s] #Total wire length on LAYER metal10 = 1214 um.
[02/17 02:06:22    360s] #Total number of vias = 120769
[02/17 02:06:22    360s] #Up-Via Summary (total 120769):
[02/17 02:06:22    360s] #           
[02/17 02:06:22    360s] #-----------------------
[02/17 02:06:22    360s] # metal1          60816
[02/17 02:06:22    360s] # metal2          42206
[02/17 02:06:22    360s] # metal3          10275
[02/17 02:06:22    360s] # metal4           3806
[02/17 02:06:22    360s] # metal5           2663
[02/17 02:06:22    360s] # metal6            544
[02/17 02:06:22    360s] # metal7            315
[02/17 02:06:22    360s] # metal8             96
[02/17 02:06:22    360s] # metal9             48
[02/17 02:06:22    360s] #-----------------------
[02/17 02:06:22    360s] #                120769 
[02/17 02:06:22    360s] #
[02/17 02:06:22    360s] ### route signature (26) =  998909969
[02/17 02:06:22    360s] ### violation signature (24) = 1905142130
[02/17 02:06:23    360s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[02/17 02:06:23    360s] #
[02/17 02:06:23    360s] #Start DRC checking..
[02/17 02:06:40    377s] #   number of violations = 0
[02/17 02:06:40    377s] #cpu time = 00:00:17, elapsed time = 00:00:18, memory = 850.77 (MB), peak = 875.60 (MB)
[02/17 02:06:40    377s] #CELL_VIEW RISCV,init has no DRC violation.
[02/17 02:06:40    377s] #Total number of DRC violations = 0
[02/17 02:06:41    377s] ### route signature (31) = 1060236138
[02/17 02:06:41    377s] ### violation signature (29) = 1905142130
[02/17 02:06:41    377s] #   number of violations = 0
[02/17 02:06:41    377s] #cpu time = 00:00:22, elapsed time = 00:00:23, memory = 824.75 (MB), peak = 875.60 (MB)
[02/17 02:06:41    377s] #CELL_VIEW RISCV,init has no DRC violation.
[02/17 02:06:41    377s] #Total number of DRC violations = 0
[02/17 02:06:41    377s] #Post Route wire spread is done.
[02/17 02:06:41    377s] #Total wire length = 375897 um.
[02/17 02:06:41    377s] #Total half perimeter of net bounding box = 304075 um.
[02/17 02:06:41    377s] #Total wire length on LAYER metal1 = 11643 um.
[02/17 02:06:41    377s] #Total wire length on LAYER metal2 = 89983 um.
[02/17 02:06:41    377s] #Total wire length on LAYER metal3 = 106966 um.
[02/17 02:06:41    377s] #Total wire length on LAYER metal4 = 66067 um.
[02/17 02:06:41    377s] #Total wire length on LAYER metal5 = 40712 um.
[02/17 02:06:41    377s] #Total wire length on LAYER metal6 = 45998 um.
[02/17 02:06:41    377s] #Total wire length on LAYER metal7 = 5067 um.
[02/17 02:06:41    377s] #Total wire length on LAYER metal8 = 6759 um.
[02/17 02:06:41    377s] #Total wire length on LAYER metal9 = 1488 um.
[02/17 02:06:41    377s] #Total wire length on LAYER metal10 = 1214 um.
[02/17 02:06:41    377s] #Total number of vias = 120769
[02/17 02:06:41    377s] #Up-Via Summary (total 120769):
[02/17 02:06:41    377s] #           
[02/17 02:06:41    377s] #-----------------------
[02/17 02:06:41    377s] # metal1          60816
[02/17 02:06:41    377s] # metal2          42206
[02/17 02:06:41    377s] # metal3          10275
[02/17 02:06:41    377s] # metal4           3806
[02/17 02:06:41    377s] # metal5           2663
[02/17 02:06:41    377s] # metal6            544
[02/17 02:06:41    377s] # metal7            315
[02/17 02:06:41    377s] # metal8             96
[02/17 02:06:41    377s] # metal9             48
[02/17 02:06:41    377s] #-----------------------
[02/17 02:06:41    377s] #                120769 
[02/17 02:06:41    377s] #
[02/17 02:06:41    377s] ### route signature (33) = 1060236138
[02/17 02:06:41    377s] ### violation signature (31) = 1905142130
[02/17 02:06:41    377s] #detailRoute Statistics:
[02/17 02:06:41    377s] #Cpu time = 00:02:49
[02/17 02:06:41    377s] #Elapsed time = 00:03:00
[02/17 02:06:41    377s] #Increased memory = -19.57 (MB)
[02/17 02:06:41    377s] #Total memory = 822.63 (MB)
[02/17 02:06:41    377s] #Peak memory = 875.60 (MB)
[02/17 02:06:41    377s] ### export route signature (34) = 1060236138
[02/17 02:06:42    378s] ### export violation signature (32) = 1905142130
[02/17 02:06:42    378s] #
[02/17 02:06:42    378s] #globalDetailRoute statistics:
[02/17 02:06:42    378s] #Cpu time = 00:03:58
[02/17 02:06:42    378s] #Elapsed time = 00:04:13
[02/17 02:06:42    378s] #Increased memory = 43.36 (MB)
[02/17 02:06:42    378s] #Total memory = 790.05 (MB)
[02/17 02:06:42    378s] #Peak memory = 875.60 (MB)
[02/17 02:06:42    378s] #Number of warnings = 73
[02/17 02:06:42    378s] #Total number of warnings = 74
[02/17 02:06:42    378s] #Number of fails = 0
[02/17 02:06:42    378s] #Total number of fails = 0
[02/17 02:06:42    378s] #Complete globalDetailRoute on Wed Feb 17 02:06:42 2021
[02/17 02:06:42    378s] #
[02/17 02:06:42    378s] #routeDesign: cpu time = 00:03:59, elapsed time = 00:04:14, memory = 790.09 (MB), peak = 875.60 (MB)
[02/17 02:06:42    378s] 
[02/17 02:06:42    378s] *** Summary of all messages that are not suppressed in this session:
[02/17 02:06:42    378s] Severity  ID               Count  Summary                                  
[02/17 02:06:42    378s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[02/17 02:06:42    378s] *** Message Summary: 1 warning(s), 0 error(s)
[02/17 02:06:42    378s] 
[02/17 02:06:42    378s] ### 
[02/17 02:06:42    378s] ###   Scalability Statistics
[02/17 02:06:42    378s] ### 
[02/17 02:06:42    378s] ### ------------------------+----------------+----------------+----------------+
[02/17 02:06:42    378s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[02/17 02:06:42    378s] ### ------------------------+----------------+----------------+----------------+
[02/17 02:06:42    378s] ###   Data Preparation      |        00:00:01|        00:00:02|             0.9|
[02/17 02:06:42    378s] ###   Global Routing        |        00:00:56|        00:00:59|             0.9|
[02/17 02:06:42    378s] ###   Track Assignment      |        00:00:10|        00:00:10|             1.0|
[02/17 02:06:42    378s] ###   Detail Routing        |        00:02:12|        00:02:20|             0.9|
[02/17 02:06:42    378s] ###   Total                 |        00:03:59|        00:04:14|             0.9|
[02/17 02:06:42    378s] ### ------------------------+----------------+----------------+----------------+
[02/17 02:06:42    378s] ### 
[02/17 02:06:58    380s] **ERROR: (IMPAFP-9408):	Specified label routing exists
[02/17 02:07:33    384s] Starting snapshot creation...
[02/17 02:07:33    384s] <CMD> getDrawView
[02/17 02:07:33    384s] <CMD> setDrawView fplan
[02/17 02:07:33    384s] <CMD> win
[02/17 02:07:33    384s] <CMD> dumpToGIF ./ss_routing.fplan.gif
[02/17 02:07:33    384s] <CMD> getDrawView
[02/17 02:07:33    384s] <CMD> setDrawView amoeba
[02/17 02:07:33    384s] <CMD> win
[02/17 02:07:33    384s] <CMD> dumpToGIF ./ss_routing.amoeba.gif
[02/17 02:07:34    384s] <CMD> getDrawView
[02/17 02:07:34    384s] <CMD> setDrawView place
[02/17 02:07:34    384s] <CMD> win
[02/17 02:07:35    384s] <CMD> dumpToGIF ./ss_routing.place.gif
[02/17 02:07:36    385s] Completed snapshot creation (cpu = 0:0:1, real = 0:0:3, mem = 958.59M, memory increment = 0.00M)
[02/17 02:07:36    385s] Saving snapshot for fplan view to ss_routing.fplan.gif
[02/17 02:07:36    385s] Saving snapshot for amoeba view to ss_routing.amoeba.gif
[02/17 02:07:36    385s] Saving snapshot for place view to ss_routing.place.gif
[02/17 02:08:09    389s] <CMD> setAnalysisMode -analysisType onChipVariation
[02/17 02:08:26    390s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[02/17 02:08:26    390s] <CMD> optDesign -postRoute
[02/17 02:08:26    391s] **WARN: (IMPOPT-576):	292 nets have unplaced terms. 
[02/17 02:08:26    391s] Type 'man IMPOPT-576' for more detail.
[02/17 02:08:26    391s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/17 02:08:26    391s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/17 02:08:26    391s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/17 02:08:26    391s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/17 02:08:26    391s] #spOpts: mergeVia=F 
[02/17 02:08:26    391s] Switching SI Aware to true by default in postroute mode   
[02/17 02:08:26    391s] GigaOpt running with 1 threads.
[02/17 02:08:26    391s] Info: 1 threads available for lower-level modules during optimization.
[02/17 02:08:26    391s] #spOpts: mergeVia=F 
[02/17 02:08:26    391s] **WARN: No usable buffer/inverter becasue of dont-use/dont-touch setting.
[02/17 02:08:26    391s] Updating RC grid for preRoute extraction ...
[02/17 02:08:26    391s] 
[02/17 02:08:26    391s] Creating Lib Analyzer ...
[02/17 02:08:26    391s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6729:update]: Assert "powerView != toCteGetDefaultAnalysisView()"
[02/17 02:08:26    391s] Deleting Cell Server ...
[02/17 02:08:26    391s] Creating Cell Server ...(0, 1, 1, 1)
[02/17 02:08:26    391s] Summary for sequential cells identification: 
[02/17 02:08:26    391s]   Identified SBFF number: 0
[02/17 02:08:26    391s]   Identified MBFF number: 0
[02/17 02:08:26    391s]   Identified SB Latch number: 0
[02/17 02:08:26    391s]   Identified MB Latch number: 0
[02/17 02:08:26    391s]   Not identified SBFF number: 0
[02/17 02:08:26    391s]   Not identified MBFF number: 0
[02/17 02:08:26    391s]   Not identified SB Latch number: 0
[02/17 02:08:26    391s]   Not identified MB Latch number: 0
[02/17 02:08:26    391s]   Number of sequential cells which are not FFs: 0
[02/17 02:08:26    391s] Total number of combinational cells: 0
[02/17 02:08:26    391s] Total number of sequential cells: 0
[02/17 02:08:26    391s] Total number of tristate cells: 0
[02/17 02:08:26    391s] Total number of level shifter cells: 0
[02/17 02:08:26    391s] Total number of power gating cells: 0
[02/17 02:08:26    391s] Total number of isolation cells: 0
[02/17 02:08:26    391s] Total number of power switch cells: 0
[02/17 02:08:26    391s] Total number of pulse generator cells: 0
[02/17 02:08:26    391s] Total number of always on buffers: 0
[02/17 02:08:26    391s] Total number of retention cells: 0
[02/17 02:08:26    391s] List of usable buffers:
[02/17 02:08:26    391s] Total number of usable buffers: 0
[02/17 02:08:26    391s] List of unusable buffers:
[02/17 02:08:26    391s] Total number of unusable buffers: 0
[02/17 02:08:26    391s] List of usable inverters:
[02/17 02:08:26    391s] Total number of usable inverters: 0
[02/17 02:08:26    391s] List of unusable inverters:
[02/17 02:08:26    391s] Total number of unusable inverters: 0
[02/17 02:08:26    391s] List of identified usable delay cells:
[02/17 02:08:26    391s] Total number of identified usable delay cells: 0
[02/17 02:08:26    391s] List of identified unusable delay cells:
[02/17 02:08:26    391s] Total number of identified unusable delay cells: 0
[02/17 02:08:26    391s] Creating Cell Server, finished. 
[02/17 02:08:26    391s] 
[02/17 02:08:26    391s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[02/17 02:08:26    391s] Deleting Cell Server ...
[02/17 02:08:26    391s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6740:update]: Assert "powerViewTlc"
[02/17 02:08:26    391s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6729:update]: Assert "powerView != toCteGetDefaultAnalysisView()"
[02/17 02:08:26    391s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6740:update]: Assert "powerViewTlc"
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] Creating Cell Server ...(0, 0, 0, 0)
[02/17 02:08:26    391s] Summary for sequential cells identification: 
[02/17 02:08:26    391s]   Identified SBFF number: 0
[02/17 02:08:26    391s]   Identified MBFF number: 0
[02/17 02:08:26    391s]   Identified SB Latch number: 0
[02/17 02:08:26    391s]   Identified MB Latch number: 0
[02/17 02:08:26    391s]   Not identified SBFF number: 0
[02/17 02:08:26    391s]   Not identified MBFF number: 0
[02/17 02:08:26    391s]   Not identified SB Latch number: 0
[02/17 02:08:26    391s]   Not identified MB Latch number: 0
[02/17 02:08:26    391s]   Number of sequential cells which are not FFs: 0
[02/17 02:08:26    391s] **WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[02/17 02:08:26    391s] Type 'man IMPOPT-3000' for more detail.
[02/17 02:08:26    391s] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[02/17 02:08:26    391s] Type 'man IMPOPT-3001' for more detail.
[02/17 02:08:26    391s] Creating Cell Server, finished. 
[02/17 02:08:26    391s] 
[02/17 02:08:26    391s] 
[02/17 02:08:26    391s]  View default_view_setup  Weighted 0 StdDelay unweighted -922337203685477632.00, weightedFactor 1.000 
[02/17 02:08:26    391s]   
[02/17 02:08:26    391s]  View default_view_hold  Weighted 0 StdDelay unweighted -922337203685477632.00, weightedFactor 1.000 
[02/17 02:08:26    391s]   Total number of usable buffers from Lib Analyzer: 0 ()
[02/17 02:08:26    391s] Total number of usable inverters from Lib Analyzer: 0 ()
[02/17 02:08:26    391s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/17 02:08:26    391s] 
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/17 02:08:26    391s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/17 02:08:26    391s] Creating Lib Analyzer, finished. 
[02/17 02:08:26    391s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6729:update]: Assert "powerView != toCteGetDefaultAnalysisView()"
[02/17 02:08:26    391s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6740:update]: Assert "powerViewTlc"
[02/17 02:08:26    391s] **WARN: (IMPOPT-665):	istruction[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:08:26    391s] Type 'man IMPOPT-665' for more detail.
[02/17 02:08:26    391s] **WARN: (IMPOPT-665):	istruction[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:08:26    391s] Type 'man IMPOPT-665' for more detail.
[02/17 02:08:26    391s] **WARN: (IMPOPT-665):	istruction[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:08:26    391s] Type 'man IMPOPT-665' for more detail.
[02/17 02:08:26    391s] **WARN: (IMPOPT-665):	istruction[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:08:26    391s] Type 'man IMPOPT-665' for more detail.
[02/17 02:08:26    391s] **WARN: (IMPOPT-665):	istruction[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:08:26    391s] Type 'man IMPOPT-665' for more detail.
[02/17 02:08:26    391s] **WARN: (IMPOPT-665):	istruction[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:08:26    391s] Type 'man IMPOPT-665' for more detail.
[02/17 02:08:26    391s] **WARN: (IMPOPT-665):	istruction[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:08:26    391s] Type 'man IMPOPT-665' for more detail.
[02/17 02:08:26    391s] **WARN: (IMPOPT-665):	istruction[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:08:26    391s] Type 'man IMPOPT-665' for more detail.
[02/17 02:08:26    391s] **WARN: (IMPOPT-665):	istruction[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:08:26    391s] Type 'man IMPOPT-665' for more detail.
[02/17 02:08:26    391s] **WARN: (IMPOPT-665):	istruction[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:08:26    391s] Type 'man IMPOPT-665' for more detail.
[02/17 02:08:26    391s] **WARN: (IMPOPT-665):	istruction[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:08:26    391s] Type 'man IMPOPT-665' for more detail.
[02/17 02:08:26    391s] **WARN: (IMPOPT-665):	istruction[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:08:26    391s] Type 'man IMPOPT-665' for more detail.
[02/17 02:08:26    391s] **WARN: (IMPOPT-665):	istruction[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:08:26    391s] Type 'man IMPOPT-665' for more detail.
[02/17 02:08:26    391s] **WARN: (IMPOPT-665):	istruction[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:08:26    391s] Type 'man IMPOPT-665' for more detail.
[02/17 02:08:26    391s] **WARN: (IMPOPT-665):	istruction[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:08:26    391s] Type 'man IMPOPT-665' for more detail.
[02/17 02:08:26    391s] **WARN: (IMPOPT-665):	istruction[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:08:26    391s] Type 'man IMPOPT-665' for more detail.
[02/17 02:08:26    391s] **WARN: (IMPOPT-665):	istruction[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:08:26    391s] Type 'man IMPOPT-665' for more detail.
[02/17 02:08:26    391s] **WARN: (IMPOPT-665):	istruction[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:08:26    391s] Type 'man IMPOPT-665' for more detail.
[02/17 02:08:26    391s] **WARN: (IMPOPT-665):	istruction[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:08:26    391s] Type 'man IMPOPT-665' for more detail.
[02/17 02:08:26    391s] **WARN: (IMPOPT-665):	istruction[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 02:08:26    391s] Type 'man IMPOPT-665' for more detail.
[02/17 02:08:26    391s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[02/17 02:08:26    391s] To increase the message display limit, refer to the product command reference manual.
[02/17 02:08:26    391s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 786.2M, totSessionCpu=0:06:32 **
[02/17 02:08:26    391s] **ERROR: (IMPOPT-311):	Optimization will not work when the timing analysis mode is set to -ocv.
[02/17 02:08:26    391s] To run optimization while taking into account on chip variation, set the MMMC environment with the right operating condition.
[02/17 02:08:26    391s] More information can be found in the documentation.
[02/17 02:08:26    391s] **ERROR: (IMPOPT-570):	Initial sanity checks failed for optDesign. Correct above errors/warnings before running optDesign.
[02/17 02:08:26    391s] 
[02/17 02:08:26    391s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.2 real=0:00:00.2)
[02/17 02:08:26    391s] Info: pop threads available for lower-level modules during optimization.
[02/17 02:08:26    391s] Deleting Lib Analyzer.
[02/17 02:08:26    391s] Info: Destroy the CCOpt slew target map.
[02/17 02:08:42    393s] <CMD> getMultiCpuUsage -localCpu
[02/17 02:08:42    393s] <CMD> get_verify_drc_mode -disable_rules -quiet
[02/17 02:08:42    393s] <CMD> get_verify_drc_mode -quiet -area
[02/17 02:08:42    393s] <CMD> get_verify_drc_mode -quiet -layer_range
[02/17 02:08:42    393s] <CMD> get_verify_drc_mode -check_implant -quiet
[02/17 02:08:42    393s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[02/17 02:08:42    393s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[02/17 02:08:42    393s] <CMD> get_verify_drc_mode -check_only -quiet
[02/17 02:08:42    393s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[02/17 02:08:42    393s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[02/17 02:08:42    393s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[02/17 02:08:42    393s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[02/17 02:08:42    393s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[02/17 02:08:42    393s] <CMD> get_verify_drc_mode -limit -quiet
[02/17 02:08:51    394s] <CMD> reset_parasitics
[02/17 02:08:51    394s] Performing RC Extraction ...
[02/17 02:08:51    394s] <CMD> extractRC
[02/17 02:08:51    394s] Extraction called for design 'RISCV' of instances=47509 and nets=16426 using extraction engine 'preRoute' .
[02/17 02:08:51    394s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/17 02:08:51    394s] Type 'man IMPEXT-3530' for more detail.
[02/17 02:08:51    394s] PreRoute RC Extraction called for design RISCV.
[02/17 02:08:51    394s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/17 02:08:51    394s] Type 'man IMPEXT-6197' for more detail.
[02/17 02:08:51    394s] RCMode: PreRoute
[02/17 02:08:51    394s] Capacitance Scaling Factor   : 1.00000
[02/17 02:08:51    394s] Resistance Scaling Factor    : 1.00000
[02/17 02:08:51    394s] Clock Cap Scaling Factor    : 1.00000
[02/17 02:08:51    394s] Clock Res Scaling Factor     : 1.00000
[02/17 02:08:51    394s] Shrink Factor                : 1.00000
[02/17 02:08:51    394s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/17 02:08:51    394s] Updating RC grid for preRoute extraction ...
[02/17 02:08:51    394s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 956.578M)
[02/17 02:09:13    397s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/17 02:09:13    397s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
[02/17 02:09:13    397s] **ERROR: (IMPOPT-6029):	Timing Library is not loaded yet
[02/17 02:09:13    397s] **ERROR: (IMPSYT-16):	<CMD> verifyConnectivity -type all -error 1000 -warning 50
[02/17 02:09:29    398s] VERIFY_CONNECTIVITY use new engine.
[02/17 02:09:29    398s] 
[02/17 02:09:29    398s] ******** Start: VERIFY CONNECTIVITY ********
[02/17 02:09:29    398s] Start Time: Wed Feb 17 02:09:29 2021
[02/17 02:09:29    398s] 
[02/17 02:09:29    398s] Design Name: RISCV
[02/17 02:09:29    398s] Database Units: 2000
[02/17 02:09:29    398s] Design Boundary: (0.0000, 0.0000) (237.1200, 235.4800)
[02/17 02:09:29    398s] Error Limit = 1000; Warning Limit = 50
[02/17 02:09:29    398s] Check all nets
[02/17 02:09:30    399s] **** 02:09:30 **** Processed 5000 nets.
[02/17 02:09:30    399s] **** 02:09:30 **** Processed 10000 nets.
[02/17 02:09:30    400s] **** 02:09:30 **** Processed 15000 nets.
[02/17 02:09:33    402s] 
[02/17 02:09:33    402s] Begin Summary 
[02/17 02:09:33    402s]   Found no problems or warnings.
[02/17 02:09:33    402s] End Summary
[02/17 02:09:33    402s] 
[02/17 02:09:33    402s] End Time: Wed Feb 17 02:09:33 2021
[02/17 02:09:33    402s] Time Elapsed: 0:00:04.0
[02/17 02:09:33    402s] 
[02/17 02:09:33    402s] ******** End: VERIFY CONNECTIVITY ********
[02/17 02:09:33    402s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/17 02:09:33    402s]   (CPU Time: 0:00:03.5  MEM: 0.000M)
[02/17 02:09:33    402s] 
[02/17 02:09:43    403s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[02/17 02:09:43    403s] <CMD> verifyGeometry
[02/17 02:09:43    403s]  *** Starting Verify Geometry (MEM: 956.6) ***
[02/17 02:09:43    403s] 
[02/17 02:09:43    403s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[02/17 02:09:43    403s]   VERIFY GEOMETRY ...... Starting Verification
[02/17 02:09:43    403s]   VERIFY GEOMETRY ...... Initializing
[02/17 02:09:43    403s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[02/17 02:09:43    403s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[02/17 02:09:43    403s]                   ...... bin size: 2160
[02/17 02:09:43    403s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[02/17 02:09:55    415s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[02/17 02:09:55    415s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[02/17 02:09:55    415s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[02/17 02:09:55    415s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[02/17 02:09:55    415s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[02/17 02:09:55    415s] VG: elapsed time: 12.00
[02/17 02:09:55    415s] Begin Summary ...
[02/17 02:09:55    415s]   Cells       : 0
[02/17 02:09:55    415s]   SameNet     : 0
[02/17 02:09:55    415s]   Wiring      : 0
[02/17 02:09:55    415s]   Antenna     : 0
[02/17 02:09:55    415s]   Short       : 0
[02/17 02:09:55    415s]   Overlap     : 0
[02/17 02:09:55    415s] End Summary
[02/17 02:09:55    415s] 
[02/17 02:09:55    415s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/17 02:09:55    415s] 
[02/17 02:09:55    415s] **********End: VERIFY GEOMETRY**********
[02/17 02:09:55    415s]  *** verify geometry (CPU: 0:00:11.6  MEM: 390.4M)
[02/17 02:09:55    415s] 
[02/17 02:09:55    415s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[02/17 02:10:10    417s] <CMD> reportGateCount -level 5 -limit 100 -outfile RISCV.gateCount
[02/17 02:10:10    417s] Gate area 0.7980 um^2
[02/17 02:10:10    417s] [0] RISCV Gates=38432 Cells=15945 Area=30669.3 um^2
[02/17 02:10:32    419s] <CMD> saveNetlist RISCV.v
[02/17 02:10:32    419s] Writing Netlist "RISCV.v" ...
[02/17 02:10:41    420s] <CMD> all_hold_analysis_views 
[02/17 02:10:41    420s] <CMD> all_setup_analysis_views 
[02/17 02:10:43    421s] <CMD> write_sdf  -ideal_clock_network RISCV.sdf
[02/17 02:10:43    421s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[02/17 02:10:44    421s] AAE DB initialization (MEM=1349.7 CPU=0:00:00.2 REAL=0:00:01.0) 
[02/17 02:10:44    421s] Starting SI iteration 1 using Infinite Timing Windows
[02/17 02:10:44    421s] #################################################################################
[02/17 02:10:44    421s] # Design Stage: PostRoute
[02/17 02:10:44    421s] # Design Name: RISCV
[02/17 02:10:44    421s] # Design Mode: 90nm
[02/17 02:10:44    421s] # Analysis Mode: Non-MMMC OCV 
[02/17 02:10:44    421s] # Parasitics Mode: No SPEF/RCDB
[02/17 02:10:44    421s] # Signoff Settings: SI On 
[02/17 02:10:44    421s] #################################################################################
[02/17 02:10:44    422s] AAE_INFO: 1 threads acquired from CTE.
[02/17 02:10:44    422s] Setting infinite Tws ...
[02/17 02:10:44    422s] First Iteration Infinite Tw... 
[02/17 02:10:44    422s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Type 'man IMPDC-634' for more detail.
[02/17 02:10:44    422s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Type 'man IMPDC-634' for more detail.
[02/17 02:10:45    422s] Topological Sorting (REAL = 0:00:01.0, MEM = 1349.7M, InitMEM = 1349.7M)
[02/17 02:10:45    422s] Start delay calculation (fullDC) (1 T). (MEM=1349.7)
[02/17 02:10:45    422s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/17 02:10:45    422s] Start AAE Lib Loading. (MEM=1357.77)
[02/17 02:10:45    422s] End AAE Lib Loading. (MEM=1548.52 CPU=0:00:00.0 Real=0:00:00.0)
[02/17 02:10:45    422s] End AAE Lib Interpolated Model. (MEM=1548.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 02:10:45    422s] **WARN: (IMPESI-3082):	The environment variable TMPDIR is set to the path /tmp/innovus_temp_20880_localhost.localdomain_isa15_HpGW6K which is either not accessible or does not have enough free space to swap delay calculation library data.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_5' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_7' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net fetch_add_add_1_root_add_20_2_n581 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net fetch_add_add_1_root_add_20_2_n1889 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net pc4_if[33] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net pc4_if[37] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net decode_rf_n6237 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net decode_rf_n6230 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net decode_rf_n6230 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net decode_rf_n6233 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net decode_rf_n5039 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net decode_rf_n5078 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net decode_rf_n5068 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net decode_rf_n3489 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net decode_rf_n5060 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net decode_rf_n3509 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net decode_rf_n3509 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net decode_rf_n3500 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net decode_rf_n5071 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/17 02:10:45    422s] **WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 20.
[02/17 02:10:45    422s] To increase the message display limit, refer to the product command reference manual.
[02/17 02:10:45    422s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/17 02:10:46    423s] **WARN: (IMPESI-3014):	The RC network is incomplete for net rst_n. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[02/17 02:10:50    427s] Total number of fetched objects 19194
[02/17 02:10:50    427s] AAE_INFO-618: Total number of nets in the design is 16426,  100.0 percent of the nets selected for SI analysis
[02/17 02:10:50    427s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 02:10:50    427s] End delay calculation. (MEM=1441.34 CPU=0:00:03.7 REAL=0:00:04.0)
[02/17 02:10:50    427s] **WARN: (IMPESI-3082):	The environment variable TMPDIR is set to the path /tmp/innovus_temp_20880_localhost.localdomain_isa15_HpGW6K which is either not accessible or does not have enough free space to swap delay calculation library data.
[02/17 02:10:50    427s] End delay calculation (fullDC). (MEM=1441.34 CPU=0:00:05.2 REAL=0:00:05.0)
[02/17 02:10:50    427s] *** CDM Built up (cpu=0:00:06.0  real=0:00:06.0  mem= 1441.3M) ***
[02/17 02:10:51    427s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1441.3M)
[02/17 02:10:51    427s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/17 02:10:51    427s] **ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**WARN: (EMS-27):	Message (IMPCTE-348) has exceeded the current message display limit of 20.
[02/17 02:10:51    427s] To increase the message display limit, refer to the product command reference manual.
[02/17 02:10:51    427s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1441.3M)
[02/17 02:10:51    428s] Starting SI iteration 2
[02/17 02:10:51    428s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Type 'man IMPDC-634' for more detail.
[02/17 02:10:51    428s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Type 'man IMPDC-634' for more detail.
[02/17 02:10:51    428s] Start delay calculation (fullDC) (1 T). (MEM=1441.34)
[02/17 02:10:51    428s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/17 02:10:51    428s] End AAE Lib Interpolated Model. (MEM=1441.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 02:10:51    428s] Glitch Analysis: View default_view_setup -- Total Number of Nets Skipped = 0. 
[02/17 02:10:51    428s] Glitch Analysis: View default_view_setup -- Total Number of Nets Analyzed = 19194. 
[02/17 02:10:51    428s] Total number of fetched objects 19194
[02/17 02:10:51    428s] AAE_INFO-618: Total number of nets in the design is 16426,  0.0 percent of the nets selected for SI analysis
[02/17 02:10:51    428s] End delay calculation. (MEM=1409.34 CPU=0:00:00.3 REAL=0:00:00.0)
[02/17 02:10:51    428s] End delay calculation (fullDC). (MEM=1409.34 CPU=0:00:00.4 REAL=0:00:00.0)
[02/17 02:10:51    428s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1409.3M) ***
[02/17 02:10:58    429s] 
[02/17 02:10:58    429s] *** Memory Usage v#1 (Current mem = 1401.270M, initial mem = 179.684M) ***
[02/17 02:10:58    429s] 
[02/17 02:10:58    429s] *** Summary of all messages that are not suppressed in this session:
[02/17 02:10:58    429s] Severity  ID               Count  Summary                                  
[02/17 02:10:58    429s] WARNING   IMPLF-151           19  The viaRule '%s' has been defined, the c...
[02/17 02:10:58    429s] WARNING   IMPLF-58           134  MACRO '%s' has been found in the databas...
[02/17 02:10:58    429s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[02/17 02:10:58    429s] ERROR     IMPLF-223           27  The LEF via '%s' has been defined and fo...
[02/17 02:10:58    429s] WARNING   IMPLF-119           22  LAYER '%s' has been found in the databas...
[02/17 02:10:58    429s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[02/17 02:10:58    429s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[02/17 02:10:58    429s] WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
[02/17 02:10:58    429s] WARNING   IMPEXT-2883       1899  The resistance extracted for a wire belo...
[02/17 02:10:58    429s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[02/17 02:10:58    429s] ERROR     IMPSYT-16            2  %s                                       
[02/17 02:10:58    429s] WARNING   IMPSYT-7328          1  The design has been initialized in physi...
[02/17 02:10:58    429s] ERROR     IMPSYT-16038         1  The specified file '%s' could not be fou...
[02/17 02:10:58    429s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[02/17 02:10:58    429s] ERROR     IMPDC-634            4  Failed to build the timing graph since t...
[02/17 02:10:58    429s] WARNING   IMPESI-3082          2  The environment variable TMPDIR is set t...
[02/17 02:10:58    429s] WARNING   IMPESI-3014          1  The RC network is incomplete for net %s....
[02/17 02:10:58    429s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[02/17 02:10:58    429s] WARNING   IMPVFG-257           1  verifyGeometry command is replaced by ve...
[02/17 02:10:58    429s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[02/17 02:10:58    429s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[02/17 02:10:58    429s] WARNING   IMPSP-9513           1  Timing constraint file does not exist    
[02/17 02:10:58    429s] WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
[02/17 02:10:58    429s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[02/17 02:10:58    429s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/17 02:10:58    429s] ERROR     IMPOPT-570           1  Initial sanity checks failed for optDesi...
[02/17 02:10:58    429s] WARNING   IMPOPT-576           2  %d nets have unplaced terms.             
[02/17 02:10:58    429s] WARNING   IMPOPT-665         584  %s : Net has unplaced terms or is connec...
[02/17 02:10:58    429s] ERROR     IMPOPT-311           1  Optimization will not work when the timi...
[02/17 02:10:58    429s] ERROR     IMPOPT-6029          2  Timing Library is not loaded yet         
[02/17 02:10:58    429s] WARNING   IMPOPT-3000          3  Buffer footprint is not defined or is an...
[02/17 02:10:58    429s] WARNING   IMPOPT-3001          3  Inverter footprint is not defined or is ...
[02/17 02:10:58    429s] ERROR     IMPAFP-9408          1  Specified label %s exists                
[02/17 02:10:58    429s] ERROR     IMPCTE-348       38388  Timing library is not loaded yet.        
[02/17 02:10:58    429s] WARNING   IMPTCM-77            4  Option "%s" for command %s is obsolete a...
[02/17 02:10:58    429s] ERROR     IMPIMEX-7008         1  No netlist files are found.              
[02/17 02:10:58    429s] WARNING   SDF-808              1  The software is currently operating in a...
[02/17 02:10:58    429s] *** Message Summary: 2700 warning(s), 38428 error(s)
[02/17 02:10:58    429s] 
[02/17 02:10:58    429s] --- Ending "Innovus" (totcpu=0:07:10, real=0:16:46, mem=1401.3M) ---
