Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Jul 28 21:06:19 2024
| Host         : DESKTOP-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  44          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (44)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (116)
5. checking no_input_delay (19)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (44)
-------------------------
 There are 44 register/latch pins with no clock driven by root clock pin: m/freq_inst/sclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (116)
--------------------------------------------------
 There are 116 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.808        0.000                      0                   55        0.213        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.808        0.000                      0                   55        0.213        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 m/freq_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/freq_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.058ns (28.584%)  route 2.643ns (71.416%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    m/freq_inst/clk
    SLICE_X36Y45         FDRE                                         r  m/freq_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  m/freq_inst/counter_reg[15]/Q
                         net (fo=3, routed)           1.097     6.639    m/freq_inst/counter_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.791 f  m/freq_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.154     6.946    m/freq_inst/counter[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.326     7.272 f  m/freq_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.573     7.845    m/freq_inst/counter[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  m/freq_inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.819     8.788    m/freq_inst/counter[0]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  m/freq_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    m/freq_inst/clk
    SLICE_X36Y42         FDRE                                         r  m/freq_inst/counter_reg[0]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    m/freq_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 m/freq_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/freq_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.058ns (28.584%)  route 2.643ns (71.416%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    m/freq_inst/clk
    SLICE_X36Y45         FDRE                                         r  m/freq_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  m/freq_inst/counter_reg[15]/Q
                         net (fo=3, routed)           1.097     6.639    m/freq_inst/counter_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.791 f  m/freq_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.154     6.946    m/freq_inst/counter[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.326     7.272 f  m/freq_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.573     7.845    m/freq_inst/counter[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  m/freq_inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.819     8.788    m/freq_inst/counter[0]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  m/freq_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    m/freq_inst/clk
    SLICE_X36Y42         FDRE                                         r  m/freq_inst/counter_reg[1]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    m/freq_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 m/freq_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/freq_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.058ns (28.584%)  route 2.643ns (71.416%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    m/freq_inst/clk
    SLICE_X36Y45         FDRE                                         r  m/freq_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  m/freq_inst/counter_reg[15]/Q
                         net (fo=3, routed)           1.097     6.639    m/freq_inst/counter_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.791 f  m/freq_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.154     6.946    m/freq_inst/counter[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.326     7.272 f  m/freq_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.573     7.845    m/freq_inst/counter[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  m/freq_inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.819     8.788    m/freq_inst/counter[0]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  m/freq_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    m/freq_inst/clk
    SLICE_X36Y42         FDRE                                         r  m/freq_inst/counter_reg[2]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    m/freq_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 m/freq_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/freq_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.058ns (28.584%)  route 2.643ns (71.416%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    m/freq_inst/clk
    SLICE_X36Y45         FDRE                                         r  m/freq_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  m/freq_inst/counter_reg[15]/Q
                         net (fo=3, routed)           1.097     6.639    m/freq_inst/counter_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.791 f  m/freq_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.154     6.946    m/freq_inst/counter[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.326     7.272 f  m/freq_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.573     7.845    m/freq_inst/counter[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  m/freq_inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.819     8.788    m/freq_inst/counter[0]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  m/freq_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    m/freq_inst/clk
    SLICE_X36Y42         FDRE                                         r  m/freq_inst/counter_reg[3]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    m/freq_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 m/freq_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/freq_inst/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 1.058ns (29.154%)  route 2.571ns (70.846%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    m/freq_inst/clk
    SLICE_X36Y45         FDRE                                         r  m/freq_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  m/freq_inst/counter_reg[15]/Q
                         net (fo=3, routed)           1.097     6.639    m/freq_inst/counter_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.791 f  m/freq_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.154     6.946    m/freq_inst/counter[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.326     7.272 f  m/freq_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.573     7.845    m/freq_inst/counter[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  m/freq_inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.747     8.715    m/freq_inst/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  m/freq_inst/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.446    14.787    m/freq_inst/clk
    SLICE_X36Y48         FDRE                                         r  m/freq_inst/counter_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    m/freq_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 m/freq_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/freq_inst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 1.058ns (29.154%)  route 2.571ns (70.846%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    m/freq_inst/clk
    SLICE_X36Y45         FDRE                                         r  m/freq_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  m/freq_inst/counter_reg[15]/Q
                         net (fo=3, routed)           1.097     6.639    m/freq_inst/counter_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.791 f  m/freq_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.154     6.946    m/freq_inst/counter[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.326     7.272 f  m/freq_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.573     7.845    m/freq_inst/counter[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  m/freq_inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.747     8.715    m/freq_inst/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  m/freq_inst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.446    14.787    m/freq_inst/clk
    SLICE_X36Y48         FDRE                                         r  m/freq_inst/counter_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    m/freq_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 m/freq_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/freq_inst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 1.058ns (29.154%)  route 2.571ns (70.846%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    m/freq_inst/clk
    SLICE_X36Y45         FDRE                                         r  m/freq_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  m/freq_inst/counter_reg[15]/Q
                         net (fo=3, routed)           1.097     6.639    m/freq_inst/counter_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.791 f  m/freq_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.154     6.946    m/freq_inst/counter[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.326     7.272 f  m/freq_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.573     7.845    m/freq_inst/counter[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  m/freq_inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.747     8.715    m/freq_inst/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  m/freq_inst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.446    14.787    m/freq_inst/clk
    SLICE_X36Y48         FDRE                                         r  m/freq_inst/counter_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    m/freq_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 m/freq_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/freq_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.058ns (29.715%)  route 2.503ns (70.285%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    m/freq_inst/clk
    SLICE_X36Y45         FDRE                                         r  m/freq_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  m/freq_inst/counter_reg[15]/Q
                         net (fo=3, routed)           1.097     6.639    m/freq_inst/counter_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.791 f  m/freq_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.154     6.946    m/freq_inst/counter[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.326     7.272 f  m/freq_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.573     7.845    m/freq_inst/counter[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  m/freq_inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.678     8.647    m/freq_inst/counter[0]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  m/freq_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    14.786    m/freq_inst/clk
    SLICE_X36Y43         FDRE                                         r  m/freq_inst/counter_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    m/freq_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 m/freq_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/freq_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.058ns (29.715%)  route 2.503ns (70.285%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    m/freq_inst/clk
    SLICE_X36Y45         FDRE                                         r  m/freq_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  m/freq_inst/counter_reg[15]/Q
                         net (fo=3, routed)           1.097     6.639    m/freq_inst/counter_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.791 f  m/freq_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.154     6.946    m/freq_inst/counter[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.326     7.272 f  m/freq_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.573     7.845    m/freq_inst/counter[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  m/freq_inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.678     8.647    m/freq_inst/counter[0]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  m/freq_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    14.786    m/freq_inst/clk
    SLICE_X36Y43         FDRE                                         r  m/freq_inst/counter_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    m/freq_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 m/freq_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/freq_inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.058ns (29.715%)  route 2.503ns (70.285%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    m/freq_inst/clk
    SLICE_X36Y45         FDRE                                         r  m/freq_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  m/freq_inst/counter_reg[15]/Q
                         net (fo=3, routed)           1.097     6.639    m/freq_inst/counter_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.791 f  m/freq_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.154     6.946    m/freq_inst/counter[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.326     7.272 f  m/freq_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.573     7.845    m/freq_inst/counter[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  m/freq_inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.678     8.647    m/freq_inst/counter[0]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  m/freq_inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    14.786    m/freq_inst/clk
    SLICE_X36Y43         FDRE                                         r  m/freq_inst/counter_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    m/freq_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  5.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 m/freq_inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/freq_inst/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.238%)  route 0.133ns (41.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.564     1.447    m/freq_inst/clk
    SLICE_X36Y48         FDRE                                         r  m/freq_inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  m/freq_inst/counter_reg[26]/Q
                         net (fo=3, routed)           0.133     1.722    m/freq_inst/counter_reg[26]
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.767 r  m/freq_inst/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.767    m/freq_inst/p_0_in
    SLICE_X37Y46         FDRE                                         r  m/freq_inst/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    m/freq_inst/clk
    SLICE_X37Y46         FDRE                                         r  m/freq_inst/sclk_reg/C
                         clock pessimism             -0.497     1.462    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.553    m/freq_inst/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 m/freq_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/freq_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    m/freq_inst/clk
    SLICE_X36Y44         FDRE                                         r  m/freq_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  m/freq_inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.720    m/freq_inst/counter_reg[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  m/freq_inst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    m/freq_inst/counter_reg[8]_i_1_n_5
    SLICE_X36Y44         FDRE                                         r  m/freq_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    m/freq_inst/clk
    SLICE_X36Y44         FDRE                                         r  m/freq_inst/counter_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    m/freq_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 m/freq_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/freq_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    m/freq_inst/clk
    SLICE_X36Y42         FDRE                                         r  m/freq_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  m/freq_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.719    m/freq_inst/counter_reg[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  m/freq_inst/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.830    m/freq_inst/counter_reg[0]_i_2_n_5
    SLICE_X36Y42         FDRE                                         r  m/freq_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.958    m/freq_inst/clk
    SLICE_X36Y42         FDRE                                         r  m/freq_inst/counter_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    m/freq_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 m/freq_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/freq_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    m/freq_inst/clk
    SLICE_X36Y43         FDRE                                         r  m/freq_inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  m/freq_inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.720    m/freq_inst/counter_reg[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  m/freq_inst/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    m/freq_inst/counter_reg[4]_i_1_n_5
    SLICE_X36Y43         FDRE                                         r  m/freq_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    m/freq_inst/clk
    SLICE_X36Y43         FDRE                                         r  m/freq_inst/counter_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    m/freq_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 m/freq_inst/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/freq_inst/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.564     1.447    m/freq_inst/clk
    SLICE_X36Y47         FDRE                                         r  m/freq_inst/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  m/freq_inst/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    m/freq_inst/counter_reg[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  m/freq_inst/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    m/freq_inst/counter_reg[20]_i_1_n_5
    SLICE_X36Y47         FDRE                                         r  m/freq_inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.833     1.960    m/freq_inst/clk
    SLICE_X36Y47         FDRE                                         r  m/freq_inst/counter_reg[22]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    m/freq_inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 m/freq_inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/freq_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    m/freq_inst/clk
    SLICE_X36Y45         FDRE                                         r  m/freq_inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  m/freq_inst/counter_reg[14]/Q
                         net (fo=3, routed)           0.133     1.720    m/freq_inst/counter_reg[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  m/freq_inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    m/freq_inst/counter_reg[12]_i_1_n_5
    SLICE_X36Y45         FDRE                                         r  m/freq_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    m/freq_inst/clk
    SLICE_X36Y45         FDRE                                         r  m/freq_inst/counter_reg[14]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    m/freq_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 m/freq_inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/freq_inst/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.564     1.447    m/freq_inst/clk
    SLICE_X36Y48         FDRE                                         r  m/freq_inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  m/freq_inst/counter_reg[26]/Q
                         net (fo=3, routed)           0.134     1.722    m/freq_inst/counter_reg[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  m/freq_inst/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    m/freq_inst/counter_reg[24]_i_1_n_5
    SLICE_X36Y48         FDRE                                         r  m/freq_inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.833     1.960    m/freq_inst/clk
    SLICE_X36Y48         FDRE                                         r  m/freq_inst/counter_reg[26]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    m/freq_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 m/freq_inst/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/freq_inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    m/freq_inst/clk
    SLICE_X36Y46         FDRE                                         r  m/freq_inst/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  m/freq_inst/counter_reg[18]/Q
                         net (fo=3, routed)           0.145     1.732    m/freq_inst/counter_reg[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  m/freq_inst/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    m/freq_inst/counter_reg[16]_i_1_n_5
    SLICE_X36Y46         FDRE                                         r  m/freq_inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    m/freq_inst/clk
    SLICE_X36Y46         FDRE                                         r  m/freq_inst/counter_reg[18]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    m/freq_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 m/freq_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/freq_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    m/freq_inst/clk
    SLICE_X36Y44         FDRE                                         r  m/freq_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  m/freq_inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.720    m/freq_inst/counter_reg[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.864 r  m/freq_inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    m/freq_inst/counter_reg[8]_i_1_n_4
    SLICE_X36Y44         FDRE                                         r  m/freq_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    m/freq_inst/clk
    SLICE_X36Y44         FDRE                                         r  m/freq_inst/counter_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    m/freq_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 m/freq_inst/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/freq_inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.564     1.447    m/freq_inst/clk
    SLICE_X36Y47         FDRE                                         r  m/freq_inst/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  m/freq_inst/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    m/freq_inst/counter_reg[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.865 r  m/freq_inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    m/freq_inst/counter_reg[20]_i_1_n_4
    SLICE_X36Y47         FDRE                                         r  m/freq_inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.833     1.960    m/freq_inst/clk
    SLICE_X36Y47         FDRE                                         r  m/freq_inst/counter_reg[23]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    m/freq_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   m/freq_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   m/freq_inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   m/freq_inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   m/freq_inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   m/freq_inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   m/freq_inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   m/freq_inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   m/freq_inst/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   m/freq_inst/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   m/freq_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   m/freq_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   m/freq_inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   m/freq_inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   m/freq_inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   m/freq_inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   m/freq_inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   m/freq_inst/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   m/freq_inst/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   m/freq_inst/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   m/freq_inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   m/freq_inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   m/freq_inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   m/freq_inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   m/freq_inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   m/freq_inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   m/freq_inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   m/freq_inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   m/freq_inst/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   m/freq_inst/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s/shift/data_out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_slave[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.511ns  (logic 4.039ns (47.464%)  route 4.471ns (52.536%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE                         0.000     0.000 r  s/shift/data_out_reg[7]_lopt_replica/C
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  s/shift/data_out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           4.471     4.989    lopt_15
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.511 r  data_out_slave_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.511    data_out_slave[7]
    L1                                                                r  data_out_slave[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/shift/data_out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_slave[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.464ns  (logic 4.025ns (47.559%)  route 4.439ns (52.441%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE                         0.000     0.000 r  s/shift/data_out_reg[5]_lopt_replica/C
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  s/shift/data_out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           4.439     4.957    lopt_13
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.464 r  data_out_slave_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.464    data_out_slave[5]
    N3                                                                r  data_out_slave[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/shift/data_out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_slave[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.432ns  (logic 4.036ns (47.866%)  route 4.396ns (52.134%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE                         0.000     0.000 r  s/shift/data_out_reg[4]_lopt_replica/C
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  s/shift/data_out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           4.396     4.914    lopt_12
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.432 r  data_out_slave_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.432    data_out_slave[4]
    P3                                                                r  data_out_slave[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/shift/data_out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_slave[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.616ns  (logic 4.033ns (52.962%)  route 3.582ns (47.038%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE                         0.000     0.000 r  s/shift/data_out_reg[6]_lopt_replica/C
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  s/shift/data_out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.582     4.100    lopt_14
    P1                   OBUF (Prop_obuf_I_O)         3.515     7.616 r  data_out_slave_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.616    data_out_slave[6]
    P1                                                                r  data_out_slave[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/shift/data_out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_slave[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.504ns  (logic 4.026ns (53.652%)  route 3.478ns (46.348%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE                         0.000     0.000 r  s/shift/data_out_reg[1]_lopt_replica/C
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  s/shift/data_out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.478     3.996    lopt_9
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.504 r  data_out_slave_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.504    data_out_slave[1]
    V3                                                                r  data_out_slave[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/shift/data_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_slave[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.479ns  (logic 4.043ns (54.064%)  route 3.435ns (45.936%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE                         0.000     0.000 r  s/shift/data_out_reg[2]_lopt_replica/C
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  s/shift/data_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.435     3.953    lopt_10
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.479 r  data_out_slave_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.479    data_out_slave[2]
    W3                                                                r  data_out_slave[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/shift/data_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_slave[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.457ns  (logic 4.022ns (53.931%)  route 3.435ns (46.069%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE                         0.000     0.000 r  s/shift/data_out_reg[3]_lopt_replica/C
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  s/shift/data_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.435     3.953    lopt_11
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.457 r  data_out_slave_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.457    data_out_slave[3]
    U3                                                                r  data_out_slave[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m/shift/data_out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_master[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.900ns  (logic 4.019ns (58.241%)  route 2.881ns (41.759%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE                         0.000     0.000 r  m/shift/data_out_reg[7]_lopt_replica/C
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  m/shift/data_out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.881     3.399    lopt_7
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.900 r  data_out_master_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.900    data_out_master[7]
    V14                                                               r  data_out_master[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m/shift/data_out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_master[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.830ns  (logic 3.962ns (58.008%)  route 2.868ns (41.992%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE                         0.000     0.000 r  m/shift/data_out_reg[6]_lopt_replica/C
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m/shift/data_out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.868     3.324    lopt_6
    U14                  OBUF (Prop_obuf_I_O)         3.506     6.830 r  data_out_master_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.830    data_out_master[6]
    U14                                                               r  data_out_master[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m/shift/data_out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_master[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.683ns  (logic 3.970ns (59.413%)  route 2.712ns (40.587%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE                         0.000     0.000 r  m/shift/data_out_reg[5]_lopt_replica/C
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m/shift/data_out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.712     3.168    lopt_5
    U15                  OBUF (Prop_obuf_I_O)         3.514     6.683 r  data_out_master_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.683    data_out_master[5]
    U15                                                               r  data_out_master[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m/shift/mosi_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            s/shift/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE                         0.000     0.000 r  m/shift/mosi_reg/C
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  m/shift/mosi_reg/Q
                         net (fo=2, routed)           0.097     0.238    s/shift/mosi
    SLICE_X5Y32          LUT3 (Prop_lut3_I2_O)        0.045     0.283 r  s/shift/data_out[0]_i_1/O
                         net (fo=2, routed)           0.000     0.283    s/shift/data_out[0]_i_1_n_0
    SLICE_X5Y32          FDCE                                         r  s/shift/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/fsm/enable_cnt_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            s/cnt_s/out_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  s/fsm/enable_cnt_reg/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s/fsm/enable_cnt_reg/Q
                         net (fo=5, routed)           0.109     0.250    s/cnt_s/enable_shift
    SLICE_X5Y34          LUT2 (Prop_lut2_I0_O)        0.045     0.295 r  s/cnt_s/out_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.295    s/cnt_s/out_cnt[0]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  s/cnt_s/out_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/fsm/enable_cnt_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            s/cnt_s/out_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  s/fsm/enable_cnt_reg/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s/fsm/enable_cnt_reg/Q
                         net (fo=5, routed)           0.110     0.251    s/cnt_s/enable_shift
    SLICE_X5Y34          LUT3 (Prop_lut3_I1_O)        0.045     0.296 r  s/cnt_s/out_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.296    s/cnt_s/out_cnt[1]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  s/cnt_s/out_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/fsm/enable_cnt_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            s/cnt_s/out_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.190ns (63.337%)  route 0.110ns (36.663%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  s/fsm/enable_cnt_reg/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s/fsm/enable_cnt_reg/Q
                         net (fo=5, routed)           0.110     0.251    s/cnt_s/enable_shift
    SLICE_X5Y34          LUT4 (Prop_lut4_I2_O)        0.049     0.300 r  s/cnt_s/out_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.300    s/cnt_s/out_cnt[2]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  s/cnt_s/out_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m/fsm/enable_cnt_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m/cnt_m/out_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  m/fsm/enable_cnt_reg/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  m/fsm/enable_cnt_reg/Q
                         net (fo=5, routed)           0.122     0.263    m/cnt_m/enable_shift
    SLICE_X2Y32          LUT3 (Prop_lut3_I1_O)        0.045     0.308 r  m/cnt_m/out_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.308    m/cnt_m/out_cnt[1]_i_1_n_0
    SLICE_X2Y32          FDCE                                         r  m/cnt_m/out_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m/fsm/enable_cnt_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m/cnt_m/out_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  m/fsm/enable_cnt_reg/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  m/fsm/enable_cnt_reg/Q
                         net (fo=5, routed)           0.122     0.263    m/cnt_m/enable_shift
    SLICE_X2Y32          LUT4 (Prop_lut4_I2_O)        0.048     0.311 r  m/cnt_m/out_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.311    m/cnt_m/out_cnt[2]_i_1_n_0
    SLICE_X2Y32          FDCE                                         r  m/cnt_m/out_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m/fsm/enable_cnt_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m/cnt_m/out_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  m/fsm/enable_cnt_reg/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  m/fsm/enable_cnt_reg/Q
                         net (fo=5, routed)           0.126     0.267    m/cnt_m/enable_shift
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.045     0.312 r  m/cnt_m/out_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.312    m/cnt_m/out_cnt[0]_i_1_n_0
    SLICE_X2Y32          FDCE                                         r  m/cnt_m/out_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m/cnt_m/out_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m/fsm/enable_cnt_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE                         0.000     0.000 r  m/cnt_m/out_cnt_reg[1]/C
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  m/cnt_m/out_cnt_reg[1]/Q
                         net (fo=4, routed)           0.104     0.268    m/cnt_m/out_cnt[1]
    SLICE_X3Y32          LUT5 (Prop_lut5_I2_O)        0.045     0.313 r  m/cnt_m/enable_cnt_i_1/O
                         net (fo=1, routed)           0.000     0.313    m/fsm/enable_cnt_reg_0
    SLICE_X3Y32          FDRE                                         r  m/fsm/enable_cnt_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m/cnt_m/out_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m/fsm/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE                         0.000     0.000 r  m/cnt_m/out_cnt_reg[1]/C
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  m/cnt_m/out_cnt_reg[1]/Q
                         net (fo=4, routed)           0.105     0.269    m/cnt_m/out_cnt[1]
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.045     0.314 r  m/cnt_m/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.314    m/fsm/next_state_reg[0]_1
    SLICE_X3Y32          FDRE                                         r  m/fsm/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/cnt_s/out_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s/fsm/enable_cnt_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE                         0.000     0.000 r  s/cnt_s/out_cnt_reg[0]/C
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  s/cnt_s/out_cnt_reg[0]/Q
                         net (fo=5, routed)           0.130     0.271    s/cnt_s/out_cnt_reg_n_0_[0]
    SLICE_X4Y34          LUT5 (Prop_lut5_I3_O)        0.045     0.316 r  s/cnt_s/enable_cnt_i_1__0/O
                         net (fo=1, routed)           0.000     0.316    s/fsm/enable_cnt_reg_0
    SLICE_X4Y34          FDRE                                         r  s/fsm/enable_cnt_reg/D
  -------------------------------------------------------------------    -------------------





