top: IF_stage

include_all_verilog_files: yes