{"sha": "4854de0d69db23f9217635e3d681d92f4be6c7be", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NDg1NGRlMGQ2OWRiMjNmOTIxNzYzNWUzZDY4MWQ5MmY0YmU2YzdiZQ==", "commit": {"author": {"name": "Alexander Ivchenko", "email": "alexander.ivchenko@intel.com", "date": "2014-08-27T11:35:12Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2014-08-27T11:35:12Z"}, "message": "sse.md (define_insn \"<mask_codefor>avx512dq_broadcast<mode><mask_name>_1\"): Use `concat_tg_mode' attribute to determine asm register size.\n\ngcc/\n\t* config/i386/sse.md\n\t(define_insn \"<mask_codefor>avx512dq_broadcast<mode><mask_name>_1\"):\n\tUse `concat_tg_mode' attribute to determine asm register size.\n\n\nCo-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com>\nCo-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com>\nCo-Authored-By: Ilya Tocar <ilya.tocar@intel.com>\nCo-Authored-By: Ilya Verbin <ilya.verbin@intel.com>\nCo-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com>\nCo-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com>\nCo-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com>\n\nFrom-SVN: r214571", "tree": {"sha": "99dff62b2e5477d59cd592811418faf3746993d5", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/99dff62b2e5477d59cd592811418faf3746993d5"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/4854de0d69db23f9217635e3d681d92f4be6c7be", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4854de0d69db23f9217635e3d681d92f4be6c7be", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4854de0d69db23f9217635e3d681d92f4be6c7be", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4854de0d69db23f9217635e3d681d92f4be6c7be/comments", "author": null, "committer": null, "parents": [{"sha": "ca9b264e415ca13cc4ff1b3ef93926b062ef6ab1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ca9b264e415ca13cc4ff1b3ef93926b062ef6ab1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ca9b264e415ca13cc4ff1b3ef93926b062ef6ab1"}], "stats": {"total": 28, "additions": 21, "deletions": 7}, "files": [{"sha": "2cddc45f88cbfeb3da782fa7489b915e7ba9ff3c", "filename": "gcc/ChangeLog", "status": "modified", "additions": 14, "deletions": 1, "changes": 15, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4854de0d69db23f9217635e3d681d92f4be6c7be/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4854de0d69db23f9217635e3d681d92f4be6c7be/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=4854de0d69db23f9217635e3d681d92f4be6c7be", "patch": "@@ -7,7 +7,20 @@\n \t    Kirill Yukhin  <kirill.yukhin@intel.com>\n \t    Michael Zolotukhin  <michael.v.zolotukhin@intel.com>\n \n-        * config/i386/sse.md\n+\t* config/i386/sse.md\n+\t(define_insn \"<mask_codefor>avx512dq_broadcast<mode><mask_name>_1\"):\n+\tUse `concat_tg_mode' attribute to determine asm register size.\n+\n+2014-08-27  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n+\t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n+\t    Anna Tikhonova  <anna.tikhonova@intel.com>\n+\t    Ilya Tocar  <ilya.tocar@intel.com>\n+\t    Andrey Turetskiy  <andrey.turetskiy@intel.com>\n+\t    Ilya Verbin  <ilya.verbin@intel.com>\n+\t    Kirill Yukhin  <kirill.yukhin@intel.com>\n+\t    Michael Zolotukhin  <michael.v.zolotukhin@intel.com>\n+\n+\t* config/i386/sse.md\n \t(define_mode_iterator VI48_AVX512VL): New.\n \t(define_mode_iterator VI_UNALIGNED_LOADSTORE): Delete.\n \t(define_mode_iterator VI_ULOADSTORE_BW_AVX512VL): New."}, {"sha": "c0a79dfc2359c09bf1685d0ffa8fe92ab8024666", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 7, "deletions": 6, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4854de0d69db23f9217635e3d681d92f4be6c7be/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4854de0d69db23f9217635e3d681d92f4be6c7be/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=4854de0d69db23f9217635e3d681d92f4be6c7be", "patch": "@@ -718,6 +718,12 @@\n    (V16SF \"ss\") (V8SF \"ss\") (V4SF \"ss\")\n    (V8DF \"sd\")  (V4DF \"sd\") (V2DF \"sd\")])\n \n+;; Tie mode of assembler operand to mode iterator\n+(define_mode_attr concat_tg_mode\n+  [(V32QI \"t\") (V16HI \"t\") (V8SI \"t\") (V4DI \"t\") (V8SF \"t\") (V4DF \"t\")\n+   (V64QI \"g\") (V32HI \"g\") (V16SI \"g\") (V8DI \"g\") (V16SF \"g\") (V8DF \"g\")])\n+\n+\n ;; Include define_subst patterns for instructions with mask\n (include \"subst.md\")\n \n@@ -14702,7 +14708,7 @@\n          (match_operand:<64x2mode> 1 \"nonimmediate_operand\" \"v,m\")))]\n   \"TARGET_AVX512DQ\"\n   \"@\n-   vshuf<shuffletype>64x2\\t{$0x0, %g1, %g1, %0<mask_operand2>|%0<mask_operand2>, %g1, %g1, 0x0}\n+   vshuf<shuffletype>64x2\\t{$0x0, %<concat_tg_mode>1, %<concat_tg_mode>1, %0<mask_operand2>|%0<mask_operand2>, %<concat_tg_mode>1, %<concat_tg_mode>1, 0x0}\n    vbroadcast<shuffletype>64x2\\t{%1, %0<mask_operand2>|%0<mask_operand2>, %1}\"\n   [(set_attr \"type\" \"ssemov\")\n    (set_attr \"prefix_extra\" \"1\")\n@@ -15448,11 +15454,6 @@\n    (set_attr \"prefix\" \"maybe_evex\")\n    (set_attr \"mode\" \"<sseinsnmode>\")])\n \n-;; For avx_vec_concat<mode> insn pattern\n-(define_mode_attr concat_tg_mode\n-  [(V32QI \"t\") (V16HI \"t\") (V8SI \"t\") (V4DI \"t\") (V8SF \"t\") (V4DF \"t\")\n-   (V64QI \"g\") (V32HI \"g\") (V16SI \"g\") (V8DI \"g\") (V16SF \"g\") (V8DF \"g\")])\n-\n (define_insn \"avx_vec_concat<mode>\"\n   [(set (match_operand:V_256_512 0 \"register_operand\" \"=x,x\")\n \t(vec_concat:V_256_512"}]}