INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/ip/Icache_SRAM_bank/sim/Icache_SRAM_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Icache_SRAM_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/ip/Dcache_bank_dataSram0/sim/Dcache_bank_dataSram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dcache_bank_dataSram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/ip/Dcache_bank_dataSram1/sim/Dcache_bank_dataSram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dcache_bank_dataSram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/ip/Dcache_bank_tagSRAM/sim/Dcache_bank_tagSRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dcache_bank_tagSRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/replace_fifo_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module replace_fifo_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/cFifo2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cFifo2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/cMutexMerge2_35b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cMutexMerge2_35b
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/cSelector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cSelector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/cSplitter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cSplitter2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/contTap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contTap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/delay/delay1U.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay1U
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/delay/delay1Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay1Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/delay/delay2U.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay2U
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/relay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/sender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/Icache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Icache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/cFifo1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cFifo1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/CacheTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/Dcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dcache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/L2Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L2Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/MMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/delay/delay2Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay2Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/pmtRelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmtRelay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/cLastFifo1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cLastFifo1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/cMutexMerge2_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cMutexMerge2_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/tag_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/cPmtFifo2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cPmtFifo2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/cMutexMerge6_outpmt_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cMutexMerge6_outpmt_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/Dcache_D_V_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dcache_D_V_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/Dcache_plru_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dcache_plru_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/cSelector5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cSelector5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/dcache_plru_evict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache_plru_evict
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/cSelector5_fire2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cSelector5_fire2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/cWaitMerge2_2b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cWaitMerge2_2b
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/dcache_tag_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache_tag_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/cPmtFifo1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cPmtFifo1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cArbMerge2_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sources_1/new/control/cSelector6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cSelector6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sim_1/new/replace_fifo_buffer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module replace_fifo_buffer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sim_1/new/Icache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Icache_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sim_1/new/Dcache_D_V_buffer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dcache_D_V_buffer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sim_1/new/Dcache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dcache_tb
