$date
	Sun Oct 29 19:41:46 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_program_counter $end
$var wire 4 ! DATA [3:0] $end
$var reg 1 " CLK $end
$var reg 1 # RST $end
$scope module p1 $end
$var wire 1 $ CLK $end
$var wire 1 % RST $end
$var reg 4 & DATA [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
1%
0$
1#
0"
bx !
$end
#5000
b0 &
b0 !
1"
1$
#10000
0"
0$
#15000
1"
1$
#20000
0"
0$
0#
0%
#25000
b1 &
b1 !
1"
1$
#30000
0"
0$
#35000
b10 &
b10 !
1"
1$
#40000
0"
0$
#45000
b11 &
b11 !
1"
1$
#50000
0"
0$
#55000
b100 &
b100 !
1"
1$
#60000
0"
0$
#65000
b101 &
b101 !
1"
1$
#70000
0"
0$
#75000
b110 &
b110 !
1"
1$
#80000
0"
0$
#85000
b111 &
b111 !
1"
1$
#90000
0"
0$
#95000
b1000 &
b1000 !
1"
1$
#100000
0"
0$
#105000
b1001 &
b1001 !
1"
1$
#110000
0"
0$
#115000
b1010 &
b1010 !
1"
1$
#120000
0"
0$
#125000
b1011 &
b1011 !
1"
1$
#130000
0"
0$
#135000
b1100 &
b1100 !
1"
1$
#140000
0"
0$
#145000
b1101 &
b1101 !
1"
1$
#150000
0"
0$
#155000
b1110 &
b1110 !
1"
1$
#160000
0"
0$
#165000
b1111 &
b1111 !
1"
1$
#170000
0"
0$
#175000
b0 &
b0 !
1"
1$
#180000
0"
0$
#185000
b1 &
b1 !
1"
1$
#190000
0"
0$
#195000
b10 &
b10 !
1"
1$
#200000
0"
0$
