5-Stage MIPS Processor

Computer Architecture: ECE 4300

December 12, 2024

Professor Beverly Quon

Ethan McKendell

Design and implement a classic 5-stage MIPS Processor that introduces the basics of Computer Architecture take 32-bit MIPS based instructions using an HDL (Verilog) within Vivado 2024.1.

Verilog files: MIPS_Processor/Vivado/MIPS_Processor.srcs/sources_1/new/

Verilog testbench files: MIPS_Processor/Vivado/MIPS_Processor.srcs/sim_1/new/

Memory files: MIPS_Processor/Vivado/MIPS_Processor.srcs/sources_1/new/

Program screenshots: MIPS_Processor/Waveforms/MIPS_Pipeline
