

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_144_1'
================================================================
* Date:           Thu Sep 11 18:13:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                          |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |         Instance         |         Module        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |load_A_U0                 |load_A                 |       28|       28|   0.112 us|   0.112 us|   28|   28|       no|
        |load_stream_to_buffer_U0  |load_stream_to_buffer  |       18|       18|  72.000 ns|  72.000 ns|   18|   18|       no|
        |entry_proc_U0             |entry_proc             |        0|        0|       0 ns|       0 ns|    0|    0|       no|
        |load_dense_accoding_A_U0  |load_dense_accoding_A  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +--------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       82|    -|
|FIFO                 |        -|     -|     1095|      686|    -|
|Instance             |        -|     6|     2215|     1967|    -|
|Memory               |      128|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      171|    -|
|Register             |        -|     -|       19|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      128|     6|     3329|     2906|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        9|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        3|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |entry_proc_U0             |entry_proc             |        0|   0|     2|    20|    0|
    |load_A_U0                 |load_A                 |        0|   0|   149|   382|    0|
    |load_dense_accoding_A_U0  |load_dense_accoding_A  |        0|   6|  1060|  1204|    0|
    |load_stream_to_buffer_U0  |load_stream_to_buffer  |        0|   0|  1004|   361|    0|
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |Total                     |                       |        0|   6|  2215|  1967|    0|
    +--------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |     Memory     |                           Module                           | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Dense_Buf0_U    |dataflow_in_loop_VITIS_LOOP_144_1_Dense_Buf0_RAM_AUTO_0R0W  |       16|  0|   0|    0|  131072|   32|     1|      4194304|
    |Dense_Buf0_1_U  |dataflow_in_loop_VITIS_LOOP_144_1_Dense_Buf0_RAM_AUTO_0R0W  |       16|  0|   0|    0|  131072|   32|     1|      4194304|
    |Dense_Buf0_2_U  |dataflow_in_loop_VITIS_LOOP_144_1_Dense_Buf0_RAM_AUTO_0R0W  |       16|  0|   0|    0|  131072|   32|     1|      4194304|
    |Dense_Buf0_3_U  |dataflow_in_loop_VITIS_LOOP_144_1_Dense_Buf0_RAM_AUTO_0R0W  |       16|  0|   0|    0|  131072|   32|     1|      4194304|
    |Dense_Buf0_4_U  |dataflow_in_loop_VITIS_LOOP_144_1_Dense_Buf0_RAM_AUTO_0R0W  |       16|  0|   0|    0|  131072|   32|     1|      4194304|
    |Dense_Buf0_5_U  |dataflow_in_loop_VITIS_LOOP_144_1_Dense_Buf0_RAM_AUTO_0R0W  |       16|  0|   0|    0|  131072|   32|     1|      4194304|
    |Dense_Buf0_6_U  |dataflow_in_loop_VITIS_LOOP_144_1_Dense_Buf0_RAM_AUTO_0R0W  |       16|  0|   0|    0|  131072|   32|     1|      4194304|
    |Dense_Buf0_7_U  |dataflow_in_loop_VITIS_LOOP_144_1_Dense_Buf0_RAM_AUTO_0R0W  |       16|  0|   0|    0|  131072|   32|     1|      4194304|
    +----------------+------------------------------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total           |                                                            |      128|  0|   0|    0| 1048576|  256|     8|     33554432|
    +----------------+------------------------------------------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    +-----------------+---------+----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |A_stream_U       |        0|   7|   0|    -|    16|   64|     1024|
    |buf0_col_V_10_U  |        0|  68|   0|    -|     2|   31|       62|
    |buf0_col_V_11_U  |        0|  68|   0|    -|     2|   31|       62|
    |buf0_col_V_12_U  |        0|  68|   0|    -|     2|   31|       62|
    |buf0_col_V_13_U  |        0|  68|   0|    -|     2|   31|       62|
    |buf0_col_V_14_U  |        0|  68|   0|    -|     2|   31|       62|
    |buf0_col_V_15_U  |        0|  68|   0|    -|     2|   31|       62|
    |buf0_col_V_1_U   |        0|  68|   0|    -|     2|   31|       62|
    |buf0_col_V_2_U   |        0|  68|   0|    -|     2|   31|       62|
    |buf0_col_V_3_U   |        0|  68|   0|    -|     2|   31|       62|
    |buf0_col_V_4_U   |        0|  68|   0|    -|     2|   31|       62|
    |buf0_col_V_5_U   |        0|  68|   0|    -|     2|   31|       62|
    |buf0_col_V_6_U   |        0|  68|   0|    -|     2|   31|       62|
    |buf0_col_V_7_U   |        0|  68|   0|    -|     2|   31|       62|
    |buf0_col_V_8_U   |        0|  68|   0|    -|     2|   31|       62|
    |buf0_col_V_9_U   |        0|  68|   0|    -|     2|   31|       62|
    |buf0_col_V_U     |        0|  68|   0|    -|     2|   31|       62|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |Total            |        0|1095|   0|    0|    48|  560|     2016|
    +-----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_buf0_col_V                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf0_col_V_1               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf0_col_V_10              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf0_col_V_11              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf0_col_V_12              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf0_col_V_13              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf0_col_V_14              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf0_col_V_15              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf0_col_V_2               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf0_col_V_3               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf0_col_V_4               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf0_col_V_5               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf0_col_V_6               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf0_col_V_7               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf0_col_V_8               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf0_col_V_9               |       and|   0|  0|   2|           1|           1|
    |ap_idle                                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                              |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                     |       and|   0|  0|   2|           1|           1|
    |load_A_U0_ap_start                         |       and|   0|  0|   2|           1|           1|
    |load_dense_accoding_A_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |load_stream_to_buffer_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf0_col_V           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf0_col_V_1         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf0_col_V_10        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf0_col_V_11        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf0_col_V_12        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf0_col_V_13        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf0_col_V_14        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf0_col_V_15        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf0_col_V_2         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf0_col_V_3         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf0_col_V_4         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf0_col_V_5         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf0_col_V_6         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf0_col_V_7         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf0_col_V_8         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf0_col_V_9         |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready             |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_A_U0_ap_ready                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_dense_accoding_A_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                      |          |   0|  0|  82|          41|          41|
    +-------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_buf0_col_V           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf0_col_V_1         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf0_col_V_10        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf0_col_V_11        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf0_col_V_12        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf0_col_V_13        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf0_col_V_14        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf0_col_V_15        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf0_col_V_2         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf0_col_V_3         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf0_col_V_4         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf0_col_V_5         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf0_col_V_6         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf0_col_V_7         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf0_col_V_8         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf0_col_V_9         |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready             |   9|          2|    1|          2|
    |ap_sync_reg_load_A_U0_ap_ready                 |   9|          2|    1|          2|
    |ap_sync_reg_load_dense_accoding_A_U0_ap_ready  |   9|          2|    1|          2|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 171|         38|   19|         38|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_buf0_col_V           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf0_col_V_1         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf0_col_V_10        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf0_col_V_11        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf0_col_V_12        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf0_col_V_13        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf0_col_V_14        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf0_col_V_15        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf0_col_V_2         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf0_col_V_3         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf0_col_V_4         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf0_col_V_5         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf0_col_V_6         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf0_col_V_7         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf0_col_V_8         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf0_col_V_9         |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready             |  1|   0|    1|          0|
    |ap_sync_reg_load_A_U0_ap_ready                 |  1|   0|    1|          0|
    |ap_sync_reg_load_dense_accoding_A_U0_ap_ready  |  1|   0|    1|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          | 19|   0|   19|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_144_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_144_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_144_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_144_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_144_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_144_1|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_144_1|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    8|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                              gmem0|       pointer|
|batch                 |   in|   28|     ap_none|                              batch|        scalar|
|batch_ap_vld          |   in|    1|     ap_none|                              batch|        scalar|
|A                     |   in|   64|     ap_none|                                  A|        scalar|
|A_ap_vld              |   in|    1|     ap_none|                                  A|        scalar|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                              gmem1|       pointer|
|B                     |   in|   64|     ap_none|                                  B|        scalar|
|B_ap_vld              |   in|    1|     ap_none|                                  B|        scalar|
|K                     |   in|   32|     ap_none|                                  K|        scalar|
|K_ap_vld              |   in|    1|     ap_none|                                  K|        scalar|
+----------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A"   --->   Operation 6 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%batch_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %batch"   --->   Operation 7 'read' 'batch_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%K_c = alloca i64 1"   --->   Operation 8 'alloca' 'K_c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%A_stream = alloca i64 1" [src/spmm_device_fpga.cpp:120]   --->   Operation 9 'alloca' 'A_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 10 [1/1] (1.24ns)   --->   "%Dense_Buf0 = alloca i64 1" [src/spmm_device_fpga.cpp:130]   --->   Operation 10 'alloca' 'Dense_Buf0' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 11 [1/1] (1.24ns)   --->   "%Dense_Buf0_1 = alloca i64 1" [src/spmm_device_fpga.cpp:130]   --->   Operation 11 'alloca' 'Dense_Buf0_1' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 12 [1/1] (1.24ns)   --->   "%Dense_Buf0_2 = alloca i64 1" [src/spmm_device_fpga.cpp:130]   --->   Operation 12 'alloca' 'Dense_Buf0_2' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 13 [1/1] (1.24ns)   --->   "%Dense_Buf0_3 = alloca i64 1" [src/spmm_device_fpga.cpp:130]   --->   Operation 13 'alloca' 'Dense_Buf0_3' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 14 [1/1] (1.24ns)   --->   "%Dense_Buf0_4 = alloca i64 1" [src/spmm_device_fpga.cpp:130]   --->   Operation 14 'alloca' 'Dense_Buf0_4' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 15 [1/1] (1.24ns)   --->   "%Dense_Buf0_5 = alloca i64 1" [src/spmm_device_fpga.cpp:130]   --->   Operation 15 'alloca' 'Dense_Buf0_5' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 16 [1/1] (1.24ns)   --->   "%Dense_Buf0_6 = alloca i64 1" [src/spmm_device_fpga.cpp:130]   --->   Operation 16 'alloca' 'Dense_Buf0_6' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 17 [1/1] (1.24ns)   --->   "%Dense_Buf0_7 = alloca i64 1" [src/spmm_device_fpga.cpp:130]   --->   Operation 17 'alloca' 'Dense_Buf0_7' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 18 [2/2] (1.14ns)   --->   "%call_ln147 = call void @load_A, i64 %gmem0, i28 %batch_read, i64 %A_read, i64 %A_stream" [src/spmm_device_fpga.cpp:147]   --->   Operation 18 'call' 'call_ln147' <Predicate = true> <Delay = 1.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln147 = call void @load_A, i64 %gmem0, i28 %batch_read, i64 %A_read, i64 %A_stream" [src/spmm_device_fpga.cpp:147]   --->   Operation 19 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (0.00ns)   --->   "%call_ret = call i496 @load_stream_to_buffer, i64 %A_stream" [src/spmm_device_fpga.cpp:148]   --->   Operation 20 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K"   --->   Operation 21 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 22 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (1.42ns)   --->   "%call_ln0 = call void @entry_proc, i32 %K_read, i32 %K_c"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 1.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 24 [1/2] (0.00ns)   --->   "%call_ret = call i496 @load_stream_to_buffer, i64 %A_stream" [src/spmm_device_fpga.cpp:148]   --->   Operation 24 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%buf0_col_V = extractvalue i496 %call_ret" [src/spmm_device_fpga.cpp:148]   --->   Operation 25 'extractvalue' 'buf0_col_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%buf0_col_V_1 = extractvalue i496 %call_ret" [src/spmm_device_fpga.cpp:148]   --->   Operation 26 'extractvalue' 'buf0_col_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%buf0_col_V_2 = extractvalue i496 %call_ret" [src/spmm_device_fpga.cpp:148]   --->   Operation 27 'extractvalue' 'buf0_col_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%buf0_col_V_3 = extractvalue i496 %call_ret" [src/spmm_device_fpga.cpp:148]   --->   Operation 28 'extractvalue' 'buf0_col_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%buf0_col_V_4 = extractvalue i496 %call_ret" [src/spmm_device_fpga.cpp:148]   --->   Operation 29 'extractvalue' 'buf0_col_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%buf0_col_V_5 = extractvalue i496 %call_ret" [src/spmm_device_fpga.cpp:148]   --->   Operation 30 'extractvalue' 'buf0_col_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%buf0_col_V_6 = extractvalue i496 %call_ret" [src/spmm_device_fpga.cpp:148]   --->   Operation 31 'extractvalue' 'buf0_col_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%buf0_col_V_7 = extractvalue i496 %call_ret" [src/spmm_device_fpga.cpp:148]   --->   Operation 32 'extractvalue' 'buf0_col_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%buf0_col_V_8 = extractvalue i496 %call_ret" [src/spmm_device_fpga.cpp:148]   --->   Operation 33 'extractvalue' 'buf0_col_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%buf0_col_V_9 = extractvalue i496 %call_ret" [src/spmm_device_fpga.cpp:148]   --->   Operation 34 'extractvalue' 'buf0_col_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%buf0_col_V_10 = extractvalue i496 %call_ret" [src/spmm_device_fpga.cpp:148]   --->   Operation 35 'extractvalue' 'buf0_col_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%buf0_col_V_11 = extractvalue i496 %call_ret" [src/spmm_device_fpga.cpp:148]   --->   Operation 36 'extractvalue' 'buf0_col_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%buf0_col_V_12 = extractvalue i496 %call_ret" [src/spmm_device_fpga.cpp:148]   --->   Operation 37 'extractvalue' 'buf0_col_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%buf0_col_V_13 = extractvalue i496 %call_ret" [src/spmm_device_fpga.cpp:148]   --->   Operation 38 'extractvalue' 'buf0_col_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%buf0_col_V_14 = extractvalue i496 %call_ret" [src/spmm_device_fpga.cpp:148]   --->   Operation 39 'extractvalue' 'buf0_col_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%buf0_col_V_15 = extractvalue i496 %call_ret" [src/spmm_device_fpga.cpp:148]   --->   Operation 40 'extractvalue' 'buf0_col_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_4 : Operation 41 [2/2] (1.42ns)   --->   "%call_ln149 = call void @load_dense_accoding_A, i31 %buf0_col_V, i31 %buf0_col_V_1, i31 %buf0_col_V_2, i31 %buf0_col_V_3, i31 %buf0_col_V_4, i31 %buf0_col_V_5, i31 %buf0_col_V_6, i31 %buf0_col_V_7, i31 %buf0_col_V_8, i31 %buf0_col_V_9, i31 %buf0_col_V_10, i31 %buf0_col_V_11, i31 %buf0_col_V_12, i31 %buf0_col_V_13, i31 %buf0_col_V_14, i31 %buf0_col_V_15, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %gmem1, i64 %B_read, i32 %K_read" [src/spmm_device_fpga.cpp:149]   --->   Operation 41 'call' 'call_ln149' <Predicate = true> <Delay = 1.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %K_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, void @empty_17, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty_17, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln146 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1" [src/spmm_device_fpga.cpp:146]   --->   Operation 45 'specdataflowpipeline' 'specdataflowpipeline_ln146' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @A_stream_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i64 %A_stream, i64 %A_stream"   --->   Operation 46 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @A_stream_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i64 %A_stream, i64 %A_stream"   --->   Operation 47 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_stream, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln149 = call void @load_dense_accoding_A, i31 %buf0_col_V, i31 %buf0_col_V_1, i31 %buf0_col_V_2, i31 %buf0_col_V_3, i31 %buf0_col_V_4, i31 %buf0_col_V_5, i31 %buf0_col_V_6, i31 %buf0_col_V_7, i31 %buf0_col_V_8, i31 %buf0_col_V_9, i31 %buf0_col_V_10, i31 %buf0_col_V_11, i31 %buf0_col_V_12, i31 %buf0_col_V_13, i31 %buf0_col_V_14, i31 %buf0_col_V_15, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %gmem1, i64 %B_read, i32 %K_read" [src/spmm_device_fpga.cpp:149]   --->   Operation 49 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln150 = ret" [src/spmm_device_fpga.cpp:150]   --->   Operation 50 'ret' 'ret_ln150' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ batch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
A_read                     (read                ) [ 001000]
batch_read                 (read                ) [ 001000]
K_c                        (alloca              ) [ 001111]
A_stream                   (alloca              ) [ 011111]
Dense_Buf0                 (alloca              ) [ 001111]
Dense_Buf0_1               (alloca              ) [ 001111]
Dense_Buf0_2               (alloca              ) [ 001111]
Dense_Buf0_3               (alloca              ) [ 001111]
Dense_Buf0_4               (alloca              ) [ 001111]
Dense_Buf0_5               (alloca              ) [ 001111]
Dense_Buf0_6               (alloca              ) [ 001111]
Dense_Buf0_7               (alloca              ) [ 001111]
call_ln147                 (call                ) [ 000000]
K_read                     (read                ) [ 000001]
B_read                     (read                ) [ 000001]
call_ln0                   (call                ) [ 000000]
call_ret                   (call                ) [ 000000]
buf0_col_V                 (extractvalue        ) [ 000001]
buf0_col_V_1               (extractvalue        ) [ 000001]
buf0_col_V_2               (extractvalue        ) [ 000001]
buf0_col_V_3               (extractvalue        ) [ 000001]
buf0_col_V_4               (extractvalue        ) [ 000001]
buf0_col_V_5               (extractvalue        ) [ 000001]
buf0_col_V_6               (extractvalue        ) [ 000001]
buf0_col_V_7               (extractvalue        ) [ 000001]
buf0_col_V_8               (extractvalue        ) [ 000001]
buf0_col_V_9               (extractvalue        ) [ 000001]
buf0_col_V_10              (extractvalue        ) [ 000001]
buf0_col_V_11              (extractvalue        ) [ 000001]
buf0_col_V_12              (extractvalue        ) [ 000001]
buf0_col_V_13              (extractvalue        ) [ 000001]
buf0_col_V_14              (extractvalue        ) [ 000001]
buf0_col_V_15              (extractvalue        ) [ 000001]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specdataflowpipeline_ln146 (specdataflowpipeline) [ 000000]
empty                      (specchannel         ) [ 000000]
empty_36                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
call_ln149                 (call                ) [ 000000]
ret_ln150                  (ret                 ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="batch">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="K">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_stream_to_buffer"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_dense_accoding_A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_stream_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="K_c_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="K_c/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="A_stream_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_stream/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="Dense_Buf0_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Dense_Buf0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="Dense_Buf0_1_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Dense_Buf0_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="Dense_Buf0_2_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Dense_Buf0_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="Dense_Buf0_3_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Dense_Buf0_3/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="Dense_Buf0_4_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Dense_Buf0_4/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="Dense_Buf0_5_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Dense_Buf0_5/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="Dense_Buf0_6_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Dense_Buf0_6/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="Dense_Buf0_7_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Dense_Buf0_7/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="A_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="batch_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="28" slack="0"/>
<pin id="110" dir="0" index="1" bw="28" slack="0"/>
<pin id="111" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="batch_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="K_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="B_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_load_A_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="0" index="2" bw="28" slack="0"/>
<pin id="130" dir="0" index="3" bw="64" slack="0"/>
<pin id="131" dir="0" index="4" bw="64" slack="0"/>
<pin id="132" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln147/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_load_stream_to_buffer_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="496" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="2"/>
<pin id="140" dir="1" index="2" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="call_ln0_entry_proc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="3"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_load_dense_accoding_A_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="31" slack="0"/>
<pin id="152" dir="0" index="2" bw="31" slack="0"/>
<pin id="153" dir="0" index="3" bw="31" slack="0"/>
<pin id="154" dir="0" index="4" bw="31" slack="0"/>
<pin id="155" dir="0" index="5" bw="31" slack="0"/>
<pin id="156" dir="0" index="6" bw="31" slack="0"/>
<pin id="157" dir="0" index="7" bw="31" slack="0"/>
<pin id="158" dir="0" index="8" bw="31" slack="0"/>
<pin id="159" dir="0" index="9" bw="31" slack="0"/>
<pin id="160" dir="0" index="10" bw="31" slack="0"/>
<pin id="161" dir="0" index="11" bw="31" slack="0"/>
<pin id="162" dir="0" index="12" bw="31" slack="0"/>
<pin id="163" dir="0" index="13" bw="31" slack="0"/>
<pin id="164" dir="0" index="14" bw="31" slack="0"/>
<pin id="165" dir="0" index="15" bw="31" slack="0"/>
<pin id="166" dir="0" index="16" bw="31" slack="0"/>
<pin id="167" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="25" bw="32" slack="0"/>
<pin id="176" dir="0" index="26" bw="64" slack="0"/>
<pin id="177" dir="0" index="27" bw="32" slack="0"/>
<pin id="178" dir="1" index="28" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln149/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="buf0_col_V_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="496" slack="0"/>
<pin id="185" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf0_col_V/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="buf0_col_V_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="496" slack="0"/>
<pin id="190" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf0_col_V_1/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="buf0_col_V_2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="496" slack="0"/>
<pin id="195" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf0_col_V_2/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="buf0_col_V_3_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="496" slack="0"/>
<pin id="200" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf0_col_V_3/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="buf0_col_V_4_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="496" slack="0"/>
<pin id="205" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf0_col_V_4/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="buf0_col_V_5_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="496" slack="0"/>
<pin id="210" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf0_col_V_5/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="buf0_col_V_6_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="496" slack="0"/>
<pin id="215" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf0_col_V_6/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="buf0_col_V_7_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="496" slack="0"/>
<pin id="220" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf0_col_V_7/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="buf0_col_V_8_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="496" slack="0"/>
<pin id="225" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf0_col_V_8/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="buf0_col_V_9_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="496" slack="0"/>
<pin id="230" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf0_col_V_9/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="buf0_col_V_10_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="496" slack="0"/>
<pin id="235" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf0_col_V_10/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="buf0_col_V_11_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="496" slack="0"/>
<pin id="240" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf0_col_V_11/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="buf0_col_V_12_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="496" slack="0"/>
<pin id="245" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf0_col_V_12/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="buf0_col_V_13_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="496" slack="0"/>
<pin id="250" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf0_col_V_13/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="buf0_col_V_14_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="496" slack="0"/>
<pin id="255" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf0_col_V_14/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="buf0_col_V_15_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="496" slack="0"/>
<pin id="260" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf0_col_V_15/4 "/>
</bind>
</comp>

<comp id="263" class="1005" name="A_read_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="1"/>
<pin id="265" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

<comp id="268" class="1005" name="batch_read_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="28" slack="1"/>
<pin id="270" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="batch_read "/>
</bind>
</comp>

<comp id="273" class="1005" name="K_c_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="3"/>
<pin id="275" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="K_c "/>
</bind>
</comp>

<comp id="278" class="1005" name="A_stream_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="A_stream "/>
</bind>
</comp>

<comp id="284" class="1005" name="K_read_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="K_read "/>
</bind>
</comp>

<comp id="289" class="1005" name="B_read_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="294" class="1005" name="buf0_col_V_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="31" slack="1"/>
<pin id="296" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="buf0_col_V "/>
</bind>
</comp>

<comp id="299" class="1005" name="buf0_col_V_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="31" slack="1"/>
<pin id="301" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="buf0_col_V_1 "/>
</bind>
</comp>

<comp id="304" class="1005" name="buf0_col_V_2_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="31" slack="1"/>
<pin id="306" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="buf0_col_V_2 "/>
</bind>
</comp>

<comp id="309" class="1005" name="buf0_col_V_3_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="31" slack="1"/>
<pin id="311" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="buf0_col_V_3 "/>
</bind>
</comp>

<comp id="314" class="1005" name="buf0_col_V_4_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="31" slack="1"/>
<pin id="316" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="buf0_col_V_4 "/>
</bind>
</comp>

<comp id="319" class="1005" name="buf0_col_V_5_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="31" slack="1"/>
<pin id="321" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="buf0_col_V_5 "/>
</bind>
</comp>

<comp id="324" class="1005" name="buf0_col_V_6_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="31" slack="1"/>
<pin id="326" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="buf0_col_V_6 "/>
</bind>
</comp>

<comp id="329" class="1005" name="buf0_col_V_7_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="31" slack="1"/>
<pin id="331" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="buf0_col_V_7 "/>
</bind>
</comp>

<comp id="334" class="1005" name="buf0_col_V_8_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="31" slack="1"/>
<pin id="336" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="buf0_col_V_8 "/>
</bind>
</comp>

<comp id="339" class="1005" name="buf0_col_V_9_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="31" slack="1"/>
<pin id="341" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="buf0_col_V_9 "/>
</bind>
</comp>

<comp id="344" class="1005" name="buf0_col_V_10_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="31" slack="1"/>
<pin id="346" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="buf0_col_V_10 "/>
</bind>
</comp>

<comp id="349" class="1005" name="buf0_col_V_11_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="31" slack="1"/>
<pin id="351" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="buf0_col_V_11 "/>
</bind>
</comp>

<comp id="354" class="1005" name="buf0_col_V_12_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="31" slack="1"/>
<pin id="356" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="buf0_col_V_12 "/>
</bind>
</comp>

<comp id="359" class="1005" name="buf0_col_V_13_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="31" slack="1"/>
<pin id="361" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="buf0_col_V_13 "/>
</bind>
</comp>

<comp id="364" class="1005" name="buf0_col_V_14_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="31" slack="1"/>
<pin id="366" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="buf0_col_V_14 "/>
</bind>
</comp>

<comp id="369" class="1005" name="buf0_col_V_15_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="31" slack="1"/>
<pin id="371" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="buf0_col_V_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="108" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="136"><net_src comp="102" pin="2"/><net_sink comp="126" pin=3"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="114" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="149" pin=25"/></net>

<net id="181"><net_src comp="120" pin="2"/><net_sink comp="149" pin=26"/></net>

<net id="182"><net_src comp="114" pin="2"/><net_sink comp="149" pin=27"/></net>

<net id="186"><net_src comp="137" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="191"><net_src comp="137" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="196"><net_src comp="137" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="149" pin=3"/></net>

<net id="201"><net_src comp="137" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="149" pin=4"/></net>

<net id="206"><net_src comp="137" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="149" pin=5"/></net>

<net id="211"><net_src comp="137" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="149" pin=6"/></net>

<net id="216"><net_src comp="137" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="149" pin=7"/></net>

<net id="221"><net_src comp="137" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="149" pin=8"/></net>

<net id="226"><net_src comp="137" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="149" pin=9"/></net>

<net id="231"><net_src comp="137" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="149" pin=10"/></net>

<net id="236"><net_src comp="137" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="149" pin=11"/></net>

<net id="241"><net_src comp="137" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="149" pin=12"/></net>

<net id="246"><net_src comp="137" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="149" pin=13"/></net>

<net id="251"><net_src comp="137" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="149" pin=14"/></net>

<net id="256"><net_src comp="137" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="149" pin=15"/></net>

<net id="261"><net_src comp="137" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="149" pin=16"/></net>

<net id="266"><net_src comp="102" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="126" pin=3"/></net>

<net id="271"><net_src comp="108" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="276"><net_src comp="62" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="281"><net_src comp="66" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="126" pin=4"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="287"><net_src comp="114" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="149" pin=27"/></net>

<net id="292"><net_src comp="120" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="149" pin=26"/></net>

<net id="297"><net_src comp="183" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="302"><net_src comp="188" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="307"><net_src comp="193" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="149" pin=3"/></net>

<net id="312"><net_src comp="198" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="149" pin=4"/></net>

<net id="317"><net_src comp="203" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="149" pin=5"/></net>

<net id="322"><net_src comp="208" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="149" pin=6"/></net>

<net id="327"><net_src comp="213" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="149" pin=7"/></net>

<net id="332"><net_src comp="218" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="149" pin=8"/></net>

<net id="337"><net_src comp="223" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="149" pin=9"/></net>

<net id="342"><net_src comp="228" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="149" pin=10"/></net>

<net id="347"><net_src comp="233" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="149" pin=11"/></net>

<net id="352"><net_src comp="238" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="149" pin=12"/></net>

<net id="357"><net_src comp="243" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="149" pin=13"/></net>

<net id="362"><net_src comp="248" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="149" pin=14"/></net>

<net id="367"><net_src comp="253" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="149" pin=15"/></net>

<net id="372"><net_src comp="258" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="149" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: gmem1 | {}
 - Input state : 
	Port: dataflow_in_loop_VITIS_LOOP_144_1 : gmem0 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_144_1 : batch | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_144_1 : A | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_144_1 : gmem1 | {4 5 }
	Port: dataflow_in_loop_VITIS_LOOP_144_1 : B | {4 }
	Port: dataflow_in_loop_VITIS_LOOP_144_1 : K | {4 }
  - Chain level:
	State 1
		call_ln147 : 1
	State 2
	State 3
	State 4
		buf0_col_V : 1
		buf0_col_V_1 : 1
		buf0_col_V_2 : 1
		buf0_col_V_3 : 1
		buf0_col_V_4 : 1
		buf0_col_V_5 : 1
		buf0_col_V_6 : 1
		buf0_col_V_7 : 1
		buf0_col_V_8 : 1
		buf0_col_V_9 : 1
		buf0_col_V_10 : 1
		buf0_col_V_11 : 1
		buf0_col_V_12 : 1
		buf0_col_V_13 : 1
		buf0_col_V_14 : 1
		buf0_col_V_15 : 1
		call_ln149 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         grp_load_A_fu_126        |    0    |  0.387  |   259   |   101   |
|   call   | grp_load_stream_to_buffer_fu_137 |    0    |    0    |   1529  |    21   |
|          |    call_ln0_entry_proc_fu_142    |    0    |    0    |    0    |    0    |
|          | grp_load_dense_accoding_A_fu_149 |    6    |  0.774  |   2242  |   724   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        A_read_read_fu_102        |    0    |    0    |    0    |    0    |
|   read   |      batch_read_read_fu_108      |    0    |    0    |    0    |    0    |
|          |        K_read_read_fu_114        |    0    |    0    |    0    |    0    |
|          |        B_read_read_fu_120        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         buf0_col_V_fu_183        |    0    |    0    |    0    |    0    |
|          |        buf0_col_V_1_fu_188       |    0    |    0    |    0    |    0    |
|          |        buf0_col_V_2_fu_193       |    0    |    0    |    0    |    0    |
|          |        buf0_col_V_3_fu_198       |    0    |    0    |    0    |    0    |
|          |        buf0_col_V_4_fu_203       |    0    |    0    |    0    |    0    |
|          |        buf0_col_V_5_fu_208       |    0    |    0    |    0    |    0    |
|          |        buf0_col_V_6_fu_213       |    0    |    0    |    0    |    0    |
|extractvalue|        buf0_col_V_7_fu_218       |    0    |    0    |    0    |    0    |
|          |        buf0_col_V_8_fu_223       |    0    |    0    |    0    |    0    |
|          |        buf0_col_V_9_fu_228       |    0    |    0    |    0    |    0    |
|          |       buf0_col_V_10_fu_233       |    0    |    0    |    0    |    0    |
|          |       buf0_col_V_11_fu_238       |    0    |    0    |    0    |    0    |
|          |       buf0_col_V_12_fu_243       |    0    |    0    |    0    |    0    |
|          |       buf0_col_V_13_fu_248       |    0    |    0    |    0    |    0    |
|          |       buf0_col_V_14_fu_253       |    0    |    0    |    0    |    0    |
|          |       buf0_col_V_15_fu_258       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    6    |  1.161  |   4030  |   846   |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
| Dense_Buf0 |   16   |    0   |    0   |    0   |
|Dense_Buf0_1|   16   |    0   |    0   |    0   |
|Dense_Buf0_2|   16   |    0   |    0   |    0   |
|Dense_Buf0_3|   16   |    0   |    0   |    0   |
|Dense_Buf0_4|   16   |    0   |    0   |    0   |
|Dense_Buf0_5|   16   |    0   |    0   |    0   |
|Dense_Buf0_6|   16   |    0   |    0   |    0   |
|Dense_Buf0_7|   16   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |   128  |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    A_read_reg_263   |   64   |
|   A_stream_reg_278  |   64   |
|    B_read_reg_289   |   64   |
|     K_c_reg_273     |   32   |
|    K_read_reg_284   |   32   |
|  batch_read_reg_268 |   28   |
|buf0_col_V_10_reg_344|   31   |
|buf0_col_V_11_reg_349|   31   |
|buf0_col_V_12_reg_354|   31   |
|buf0_col_V_13_reg_359|   31   |
|buf0_col_V_14_reg_364|   31   |
|buf0_col_V_15_reg_369|   31   |
| buf0_col_V_1_reg_299|   31   |
| buf0_col_V_2_reg_304|   31   |
| buf0_col_V_3_reg_309|   31   |
| buf0_col_V_4_reg_314|   31   |
| buf0_col_V_5_reg_319|   31   |
| buf0_col_V_6_reg_324|   31   |
| buf0_col_V_7_reg_329|   31   |
| buf0_col_V_8_reg_334|   31   |
| buf0_col_V_9_reg_339|   31   |
|  buf0_col_V_reg_294 |   31   |
+---------------------+--------+
|        Total        |   780  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
|         grp_load_A_fu_126        |  p2  |   2  |  28  |   56   ||    9    |
|         grp_load_A_fu_126        |  p3  |   2  |  64  |   128  ||    9    |
| grp_load_dense_accoding_A_fu_149 |  p1  |   2  |  31  |   62   ||    9    |
| grp_load_dense_accoding_A_fu_149 |  p2  |   2  |  31  |   62   ||    9    |
| grp_load_dense_accoding_A_fu_149 |  p3  |   2  |  31  |   62   ||    9    |
| grp_load_dense_accoding_A_fu_149 |  p4  |   2  |  31  |   62   ||    9    |
| grp_load_dense_accoding_A_fu_149 |  p5  |   2  |  31  |   62   ||    9    |
| grp_load_dense_accoding_A_fu_149 |  p6  |   2  |  31  |   62   ||    9    |
| grp_load_dense_accoding_A_fu_149 |  p7  |   2  |  31  |   62   ||    9    |
| grp_load_dense_accoding_A_fu_149 |  p8  |   2  |  31  |   62   ||    9    |
| grp_load_dense_accoding_A_fu_149 |  p9  |   2  |  31  |   62   ||    9    |
| grp_load_dense_accoding_A_fu_149 |  p10 |   2  |  31  |   62   ||    9    |
| grp_load_dense_accoding_A_fu_149 |  p11 |   2  |  31  |   62   ||    9    |
| grp_load_dense_accoding_A_fu_149 |  p12 |   2  |  31  |   62   ||    9    |
| grp_load_dense_accoding_A_fu_149 |  p13 |   2  |  31  |   62   ||    9    |
| grp_load_dense_accoding_A_fu_149 |  p14 |   2  |  31  |   62   ||    9    |
| grp_load_dense_accoding_A_fu_149 |  p15 |   2  |  31  |   62   ||    9    |
| grp_load_dense_accoding_A_fu_149 |  p16 |   2  |  31  |   62   ||    9    |
| grp_load_dense_accoding_A_fu_149 |  p26 |   2  |  64  |   128  ||    9    |
| grp_load_dense_accoding_A_fu_149 |  p27 |   2  |  32  |   64   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |  1368  ||   7.74  ||   180   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    1   |  4030  |   846  |    -   |
|   Memory  |   128  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   180  |    -   |
|  Register |    -   |    -   |    -   |   780  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   128  |    6   |    8   |  4810  |  1026  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
