# Verilog Language
## Basics
* [Simple wire](./3/3.md)
* [Four wires](./4/4.md)
* [Inverter](./5/5.md)
* [AND gate](./6/6.md)
* [NOR gate](./7/7.md)
* [XNOR gate](./8/8.md)
* [Declaring wires](./9/9.md)
* [7458 chip](./10/10.md)

## Vectors
* [Vectors](./11/11.md)
* [Vectors in more detail](./12/12.md)
* [Vector part select](./13/13.md)
* [Bitwise operators](./14/14.md)
* [Four-input gates](./15/15.md)
* [Vector concatenation operator](./16/16.md)
* [Vector reversal 1](./17/17.md)
* [Replication operator](./18/18.md)
* [More replication](./19/19.md)

## Modules: Hierarchy
* [Modules](./20/20.md)
* [Connecting ports by position](./21/21.md)
* [Connecting ports by name](./22/22.md)
* [Three modules](./23/23.md)
* [Modules and vectors](./24/24.md)
* [Adder 1](./25/25.md)
* Adder 2
* Carry-select adder
* Adder-subtractor
