INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rey Messon/Desktop/procesador_mips/project_16/project_16.srcs/sources_1/new/first_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module first_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rey Messon/Desktop/procesador_mips/project_16/project_16.srcs/sim_1/new/tb_first_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_first_counter
