Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v" into library work
Parsing module <mips>.
Parsing module <controller>.
Parsing module <maindec>.
Parsing module <aludec>.
Parsing module <datapath>.
Parsing module <hazard>.
Parsing module <eqcmp>.
Parsing module <alu>.
Parsing module <adder>.
Parsing module <signext>.
Parsing module <sl2>.
Parsing module <mux2>.
Parsing module <mux3>.
Parsing module <regfile>.
Parsing module <flopr>.
Parsing module <floprc>.
Parsing module <flopenr>.
Parsing module <flopenrc>.
Parsing module <imem>.
Parsing module <dmem>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mips>.

Elaborating module <controller>.

Elaborating module <maindec>.

Elaborating module <aludec>.

Elaborating module <floprc(WIDTH=8)>.

Elaborating module <flopr(WIDTH=3)>.

Elaborating module <flopr(WIDTH=2)>.

Elaborating module <datapath>.

Elaborating module <hazard>.

Elaborating module <mux3(WIDTH=32)>.

Elaborating module <regfile>.

Elaborating module <flopenr(WIDTH=32)>.

Elaborating module <adder>.

Elaborating module <flopenrc(WIDTH=32)>.

Elaborating module <signext>.

Elaborating module <sl2>.

Elaborating module <mux2(WIDTH=32)>.

Elaborating module <eqcmp(WIDTH=32)>.

Elaborating module <floprc(WIDTH=32)>.

Elaborating module <floprc(WIDTH=5)>.

Elaborating module <alu>.

Elaborating module <mux2(WIDTH=5)>.

Elaborating module <flopr(WIDTH=32)>.

Elaborating module <flopr(WIDTH=5)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mips>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
    Summary:
	no macro.
Unit <mips> synthesized.

Synthesizing Unit <controller>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
    Summary:
	no macro.
Unit <controller> synthesized.

Synthesizing Unit <maindec>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
    Summary:
	no macro.
Unit <maindec> synthesized.

Synthesizing Unit <aludec>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
    Summary:
	no macro.
Unit <aludec> synthesized.

Synthesizing Unit <floprc_1>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
        WIDTH = 8
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <floprc_1> synthesized.

Synthesizing Unit <flopr_1>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
        WIDTH = 3
    Found 3-bit register for signal <q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <flopr_1> synthesized.

Synthesizing Unit <flopr_2>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
        WIDTH = 2
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <flopr_2> synthesized.

Synthesizing Unit <datapath>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
    Summary:
	no macro.
Unit <datapath> synthesized.

Synthesizing Unit <hazard>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
    Found 5-bit comparator equal for signal <rsD[4]_writeregM[4]_equal_2_o> created at line 230
    Found 5-bit comparator equal for signal <rtD[4]_writeregM[4]_equal_4_o> created at line 231
    Found 5-bit comparator equal for signal <rsE[4]_writeregM[4]_equal_6_o> created at line 239
    Found 5-bit comparator equal for signal <rsE[4]_writeregW[4]_equal_7_o> created at line 241
    Found 5-bit comparator equal for signal <rtE[4]_writeregM[4]_equal_12_o> created at line 244
    Found 5-bit comparator equal for signal <rtE[4]_writeregW[4]_equal_13_o> created at line 246
    Found 5-bit comparator equal for signal <rtE[4]_rsD[4]_equal_17_o> created at line 251
    Found 5-bit comparator equal for signal <rtE[4]_rtD[4]_equal_18_o> created at line 251
    Found 5-bit comparator equal for signal <writeregE[4]_rsD[4]_equal_19_o> created at line 252
    Found 5-bit comparator equal for signal <writeregE[4]_rtD[4]_equal_20_o> created at line 252
    Summary:
	inferred  10 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <hazard> synthesized.

Synthesizing Unit <mux3>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
        WIDTH = 32
    Summary:
	inferred   2 Multiplexer(s).
Unit <mux3> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
WARNING:Xst:3015 - Contents of array <rf> may be accessed with an index that does not cover the full array size or with a negative index. The RAM size is reduced to the index upper access or for only positive index values.
    Found 32x32-bit dual-port RAM <Mram_rf> for signal <rf>.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Multiplexer(s).
Unit <regfile> synthesized.

Synthesizing Unit <flopenr>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
        WIDTH = 32
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <flopenr> synthesized.

Synthesizing Unit <adder>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
    Found 32-bit adder for signal <y> created at line 319.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder> synthesized.

Synthesizing Unit <flopenrc>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
        WIDTH = 32
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <flopenrc> synthesized.

Synthesizing Unit <signext>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
    Summary:
	no macro.
Unit <signext> synthesized.

Synthesizing Unit <sl2>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
WARNING:Xst:647 - Input <a<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <sl2> synthesized.

Synthesizing Unit <mux2_1>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
        WIDTH = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2_1> synthesized.

Synthesizing Unit <eqcmp>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
        WIDTH = 32
    Found 32-bit comparator equal for signal <y> created at line 272
    Summary:
	inferred   1 Comparator(s).
Unit <eqcmp> synthesized.

Synthesizing Unit <floprc_2>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
        WIDTH = 32
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <floprc_2> synthesized.

Synthesizing Unit <floprc_3>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
        WIDTH = 5
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <floprc_3> synthesized.

Synthesizing Unit <alu>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
    Found 32-bit adder for signal <n0094> created at line 289.
    Found 32-bit adder for signal <ss> created at line 289.
    Found 32-bit adder for signal <n0100> created at line 304.
    Found 32-bit adder for signal <A[31]_B[31]_add_15_OUT> created at line 304.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_19_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_21_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_23_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_25_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_27_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_29_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_31_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_33_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_35_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_37_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_39_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_41_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_43_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_45_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_47_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_49_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_51_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_53_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_55_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_57_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_59_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_61_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_63_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_65_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_67_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_69_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_71_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_73_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_75_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_77_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_79_o> created at line 293.
    Found 1-bit 8-to-1 multiplexer for signal <F[2]_Y[31]_Mux_81_o> created at line 293.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_17_o> created at line 306
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  32 Latch(s).
	inferred   1 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <mux2_2>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
        WIDTH = 5
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2_2> synthesized.

Synthesizing Unit <flopr_3>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
        WIDTH = 32
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <flopr_3> synthesized.

Synthesizing Unit <flopr_4>.
    Related source file is "C:\Users\r00tk17\Xilinx\MIPSPIPE22\peterpiper.v".
        WIDTH = 5
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <flopr_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 6
# Registers                                            : 18
 2-bit register                                        : 1
 3-bit register                                        : 1
 32-bit register                                       : 10
 5-bit register                                        : 5
 8-bit register                                        : 1
# Latches                                              : 32
 1-bit latch                                           : 32
# Comparators                                          : 12
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 10
# Multiplexers                                         : 60
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 32
 2-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 18
 5-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <regfile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rf> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <we3>           | high     |
    |     addrA          | connected to signal <wa3>           |          |
    |     diA            | connected to signal <wd3>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <ra1>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rf1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <we3>           | high     |
    |     addrA          | connected to signal <wa3>           |          |
    |     diA            | connected to signal <wd3>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <ra2>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <regfile> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port distributed RAM                   : 2
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 32-bit adder carry in                                 : 2
# Registers                                            : 358
 Flip-Flops                                            : 358
# Comparators                                          : 12
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 10
# Multiplexers                                         : 60
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 32
 2-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 18
 5-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <flopr_3> ...

Optimizing unit <flopenr> ...

Optimizing unit <mips> ...

Optimizing unit <datapath> ...

Optimizing unit <alu> ...

Optimizing unit <regfile> ...

Optimizing unit <floprc_2> ...

Optimizing unit <hazard> ...

Optimizing unit <floprc_1> ...
WARNING:Xst:1710 - FF/Latch <dp/r1D/q_1> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dp/r1D/q_0> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dp/pcreg/q_1> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dp/pcreg/q_0> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <dp/r6E/q_0> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <dp/r3E/q_11> 
INFO:Xst:2261 - The FF/Latch <dp/r6E/q_1> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <dp/r3E/q_12> 
INFO:Xst:2261 - The FF/Latch <dp/r6E/q_2> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <dp/r3E/q_13> 
INFO:Xst:2261 - The FF/Latch <dp/r6E/q_3> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <dp/r3E/q_14> 
INFO:Xst:2261 - The FF/Latch <dp/r6E/q_4> in Unit <mips> is equivalent to the following 17 FFs/Latches, which will be removed : <dp/r3E/q_31> <dp/r3E/q_30> <dp/r3E/q_29> <dp/r3E/q_28> <dp/r3E/q_27> <dp/r3E/q_26> <dp/r3E/q_25> <dp/r3E/q_24> <dp/r3E/q_23> <dp/r3E/q_22> <dp/r3E/q_21> <dp/r3E/q_20> <dp/r3E/q_19> <dp/r3E/q_18> <dp/r3E/q_17> <dp/r3E/q_16> <dp/r3E/q_15> 
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 1.
FlipFlop dp/r2M/q_31 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_30 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_29 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_28 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_27 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_26 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_25 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_24 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_23 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_22 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_21 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_20 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_19 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_18 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_17 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_16 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dp/r2M/q_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 365
 Flip-Flops                                            : 365

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mips.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 976
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 29
#      LUT2                        : 33
#      LUT3                        : 101
#      LUT4                        : 173
#      LUT5                        : 140
#      LUT6                        : 223
#      MUXCY                       : 148
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 124
# FlipFlops/Latches                : 397
#      FDC                         : 335
#      FDCE                        : 30
#      LD                          : 32
# RAMS                             : 14
#      RAM32M                      : 10
#      RAM32X1D                    : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 162
#      IBUF                        : 65
#      OBUF                        : 97

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             365  out of  126800     0%  
 Number of Slice LUTs:                  749  out of  63400     1%  
    Number used as Logic:               701  out of  63400     1%  
    Number used as Memory:               48  out of  19000     0%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    834
   Number with an unused Flip Flop:     469  out of    834    56%  
   Number with an unused LUT:            85  out of    834    10%  
   Number of fully used LUT-FF pairs:   280  out of    834    33%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         163
 Number of bonded IOBs:                 163  out of    210    77%  
    IOB Flip Flops/Latches:              32

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------+------------------------+-------+
Clock Signal                                                   | Clock buffer(FF name)  | Load  |
---------------------------------------------------------------+------------------------+-------+
clk                                                            | BUFGP                  | 379   |
dp/alu/F[2]_A[31]_Mux_20_o(dp/alu/Mmux_F[2]_A[31]_Mux_20_o11:O)| BUFG(*)(dp/alu/Y_31)   | 32    |
---------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.262ns (Maximum Frequency: 137.701MHz)
   Minimum input arrival time before clock: 0.799ns
   Maximum output required time after clock: 0.645ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.262ns (frequency: 137.701MHz)
  Total number of paths / destination ports: 189843 / 467
-------------------------------------------------------------------------
Delay:               3.631ns (Levels of Logic = 14)
  Source:            dp/rf/Mram_rf2 (RAM)
  Destination:       dp/pcreg/q_31 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: dp/rf/Mram_rf2 to dp/pcreg/q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32M:WCLK->DOA0     2   1.345   0.299  dp/rf/Mram_rf2 (dp/rf/GND_11_o_read_port_3_OUT<0>)
     LUT4:I3->O            1   0.097   0.693  dp/forwardadmux/Mmux_y110 (dp/srca2D<0>)
     LUT6:I0->O            1   0.097   0.000  dp/comp/Mcompar_y_lut<0> (dp/comp/Mcompar_y_lut<0>)
     MUXCY:S->O            1   0.353   0.000  dp/comp/Mcompar_y_cy<0> (dp/comp/Mcompar_y_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  dp/comp/Mcompar_y_cy<1> (dp/comp/Mcompar_y_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  dp/comp/Mcompar_y_cy<2> (dp/comp/Mcompar_y_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  dp/comp/Mcompar_y_cy<3> (dp/comp/Mcompar_y_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  dp/comp/Mcompar_y_cy<4> (dp/comp/Mcompar_y_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  dp/comp/Mcompar_y_cy<5> (dp/comp/Mcompar_y_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  dp/comp/Mcompar_y_cy<6> (dp/comp/Mcompar_y_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  dp/comp/Mcompar_y_cy<7> (dp/comp/Mcompar_y_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  dp/comp/Mcompar_y_cy<8> (dp/comp/Mcompar_y_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  dp/comp/Mcompar_y_cy<9> (dp/comp/Mcompar_y_cy<9>)
     MUXCY:CI->O          92   0.023   0.411  dp/comp/Mcompar_y_cy<10> (equalD)
     LUT6:I5->O            1   0.097   0.000  dp/pcbrmux/Mmux_y210 (dp/pcnextFD<10>)
     FDCE:D                    0.008          dp/pcreg/q_10
    ----------------------------------------
    Total                      3.631ns (2.227ns logic, 1.404ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 429 / 429
-------------------------------------------------------------------------
Offset:              0.799ns (Levels of Logic = 2)
  Source:            instrF<31> (PAD)
  Destination:       dp/r2D/q_31 (FF)
  Destination Clock: clk rising

  Data Path: instrF<31> to dp/r2D/q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.693  instrF_31_IBUF (instrF_31_IBUF)
     LUT6:I0->O            1   0.097   0.000  dp/r2D/q_31_rstpot (dp/r2D/q_31_rstpot)
     FDC:D                     0.008          dp/r2D/q_31
    ----------------------------------------
    Total                      0.799ns (0.106ns logic, 0.693ns route)
                                       (13.3% logic, 86.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 95 / 95
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            dp/pcreg/q_31 (FF)
  Destination:       pcF<31> (PAD)
  Source Clock:      clk rising

  Data Path: dp/pcreg/q_31 to pcF<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.283  dp/pcreg/q_31 (dp/pcreg/q_31)
     OBUF:I->O                 0.000          pcF_31_OBUF (pcF<31>)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
clk                       |    5.309|    3.631|    1.634|         |
dp/alu/F[2]_A[31]_Mux_20_o|         |    0.763|         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dp/alu/F[2]_A[31]_Mux_20_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.055|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 27.08 secs
 
--> 

Total memory usage is 438060 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    7 (   0 filtered)

