OpenROAD v2.0-8453-g93fdf28ec 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 24 thread(s).
detailed_route arguments:  -bottom_routing_layer M2 -top_routing_layer M7 -save_guide_updates -verbose 1
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   aes_cipher_top
Die area:                 ( 0 0 ) ( 78835 78835 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     65153
Number of terminals:      388
Number of snets:          2
Number of nets:           25361

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
[INFO DRT-0164] Number of unique instances = 341.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 511207.
[INFO DRT-0033] V1 shape region query size = 582914.
[INFO DRT-0033] M2 shape region query size = 9507.
[INFO DRT-0033] V2 shape region query size = 5817.
[INFO DRT-0033] M3 shape region query size = 11634.
[INFO DRT-0033] V3 shape region query size = 3878.
[INFO DRT-0033] M4 shape region query size = 9866.
[INFO DRT-0033] V4 shape region query size = 3878.
[INFO DRT-0033] M5 shape region query size = 4207.
[INFO DRT-0033] V5 shape region query size = 196.
[INFO DRT-0033] M6 shape region query size = 112.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1062 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 308 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0084]   Complete 25096 groups.
#scanned instances     = 65153
#unique  instances     = 326
#stdCellGenAp          = 11804
#stdCellValidPlanarAp  = 72
#stdCellValidViaAp     = 9640
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 79229
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:38, elapsed time = 00:00:01, memory = 371.36 (MB), peak = 371.36 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

Number of guides:     227419

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 145 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 145 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
  complete 20000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 71060.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 63516.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 38615.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 8605.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 3258.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 712.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 135.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 113068 vertical wires in 3 frboxes and 72833 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 12717 vertical wires in 3 frboxes and 15144 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 1219.15 (MB), peak = 1219.15 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.15 (MB), peak = 1219.15 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 2679.24 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:04, memory = 3657.48 (MB).
    Completing 30% with 454 violations.
    elapsed time = 00:00:07, memory = 4237.12 (MB).
    Completing 40% with 454 violations.
    elapsed time = 00:00:09, memory = 4262.11 (MB).
    Completing 50% with 454 violations.
    elapsed time = 00:00:11, memory = 4187.82 (MB).
    Completing 60% with 983 violations.
    elapsed time = 00:00:15, memory = 4855.91 (MB).
    Completing 70% with 983 violations.
    elapsed time = 00:00:18, memory = 4929.73 (MB).
    Completing 80% with 1383 violations.
    elapsed time = 00:00:23, memory = 5137.01 (MB).
    Completing 90% with 1383 violations.
    elapsed time = 00:00:27, memory = 5192.07 (MB).
    Completing 100% with 1831 violations.
    elapsed time = 00:00:30, memory = 4217.26 (MB).
[INFO DRT-0199]   Number of violations = 7947.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     M6     M7
CutSpcTbl            0      0      0      0     47      0     19      0      0      0
EOL                  0    161      0      5      0      6      0      1      0      0
Metal Spacing      286     26      0     96      0      2      0      5      0      0
NS Metal            23      0      0      0      0      0      0      0      0      0
Recheck              5   3089      0   2119      0    706      0    171     21      5
Short                7    132      1     20      0      5      3      7      3      0
eolKeepOut           0    924      0     18      0     31      0      3      0      0
[INFO DRT-0267] cpu time = 00:09:09, elapsed time = 00:00:31, memory = 4552.95 (MB), peak = 5266.86 (MB)
Total wire length = 108115 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 28729 um.
Total wire length on LAYER M3 = 41715 um.
Total wire length on LAYER M4 = 20995 um.
Total wire length on LAYER M5 = 11073 um.
Total wire length on LAYER M6 = 3903 um.
Total wire length on LAYER M7 = 1697 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 230480.
Up-via summary (total 230480):.

-----------------
 Active         0
     M1     77852
     M2    122989
     M3     21704
     M4      6379
     M5      1263
     M6       293
     M7         0
     M8         0
     M9         0
-----------------
           230480


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 7947 violations.
    elapsed time = 00:00:03, memory = 5725.89 (MB).
    Completing 20% with 7947 violations.
    elapsed time = 00:00:06, memory = 5765.43 (MB).
    Completing 30% with 5140 violations.
    elapsed time = 00:00:09, memory = 5992.70 (MB).
    Completing 40% with 5140 violations.
    elapsed time = 00:00:14, memory = 6020.40 (MB).
    Completing 50% with 5140 violations.
    elapsed time = 00:00:17, memory = 5415.19 (MB).
    Completing 60% with 3368 violations.
    elapsed time = 00:00:22, memory = 6032.16 (MB).
    Completing 70% with 3368 violations.
    elapsed time = 00:00:25, memory = 6072.92 (MB).
    Completing 80% with 1566 violations.
    elapsed time = 00:00:30, memory = 6053.46 (MB).
    Completing 90% with 1566 violations.
    elapsed time = 00:00:33, memory = 6110.67 (MB).
    Completing 100% with 256 violations.
    elapsed time = 00:00:38, memory = 5037.98 (MB).
[INFO DRT-0199]   Number of violations = 1068.
Viol/Layer          M1     M2     M3     V3     M4     V4     M5     M6     M7
CutSpcTbl            0      0      0      1      0      4      0      0      0
EOL                  0     22      1      0      5      0      0      0      0
Metal Spacing       28      5     35      0      0      0      0      0      0
Recheck              0    336     53      0    315      0    104     17      1
Short                0     10      2      0      0      0      0      0      0
eolKeepOut           0    111      3      0     15      0      0      0      0
[INFO DRT-0267] cpu time = 00:12:45, elapsed time = 00:00:38, memory = 5037.98 (MB), peak = 6172.96 (MB)
Total wire length = 107446 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 28168 um.
Total wire length on LAYER M3 = 41368 um.
Total wire length on LAYER M4 = 21285 um.
Total wire length on LAYER M5 = 11053 um.
Total wire length on LAYER M6 = 3879 um.
Total wire length on LAYER M7 = 1691 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 225336.
Up-via summary (total 225336):.

-----------------
 Active         0
     M1     77853
     M2    118172
     M3     21304
     M4      6489
     M5      1235
     M6       283
     M7         0
     M8         0
     M9         0
-----------------
           225336


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1068 violations.
    elapsed time = 00:00:03, memory = 6100.09 (MB).
    Completing 20% with 1068 violations.
    elapsed time = 00:00:06, memory = 5976.63 (MB).
    Completing 30% with 681 violations.
    elapsed time = 00:00:10, memory = 6055.40 (MB).
    Completing 40% with 681 violations.
    elapsed time = 00:00:14, memory = 6076.39 (MB).
    Completing 50% with 681 violations.
    elapsed time = 00:00:17, memory = 4999.22 (MB).
    Completing 60% with 466 violations.
    elapsed time = 00:00:21, memory = 6034.16 (MB).
    Completing 70% with 466 violations.
    elapsed time = 00:00:23, memory = 6064.58 (MB).
    Completing 80% with 363 violations.
    elapsed time = 00:00:27, memory = 6013.97 (MB).
    Completing 90% with 363 violations.
    elapsed time = 00:00:30, memory = 6139.13 (MB).
    Completing 100% with 242 violations.
    elapsed time = 00:00:33, memory = 4999.22 (MB).
[INFO DRT-0199]   Number of violations = 962.
Viol/Layer          M1     M2     M3     V3     M4     V4     M5     V5     M6     M7
Corner Spacing       0      0      0      0      1      0      0      0      0      0
CutSpcTbl            0      0      0      2      0      6      0      1      0      0
EOL                  0     11      0      0      3      0      3      0      0      0
Metal Spacing       14      1     23      0      1      0      3      0      0      0
Recheck              0    323     38      0    294      0    131      0     17      4
Short                0      2      5      0      2      0      0      0      0      0
eolKeepOut           0     60      0      0      8      0      9      0      0      0
[INFO DRT-0267] cpu time = 00:10:57, elapsed time = 00:00:33, memory = 4983.23 (MB), peak = 6177.71 (MB)
Total wire length = 107242 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 28076 um.
Total wire length on LAYER M3 = 41279 um.
Total wire length on LAYER M4 = 21254 um.
Total wire length on LAYER M5 = 11052 um.
Total wire length on LAYER M6 = 3888 um.
Total wire length on LAYER M7 = 1692 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 224497.
Up-via summary (total 224497):.

-----------------
 Active         0
     M1     77845
     M2    117554
     M3     21099
     M4      6448
     M5      1248
     M6       303
     M7         0
     M8         0
     M9         0
-----------------
           224497


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 962 violations.
    elapsed time = 00:00:00, memory = 5952.01 (MB).
    Completing 20% with 962 violations.
    elapsed time = 00:00:02, memory = 5977.06 (MB).
    Completing 30% with 732 violations.
    elapsed time = 00:00:03, memory = 5245.77 (MB).
    Completing 40% with 732 violations.
    elapsed time = 00:00:05, memory = 6110.36 (MB).
    Completing 50% with 732 violations.
    elapsed time = 00:00:06, memory = 5453.28 (MB).
    Completing 60% with 578 violations.
    elapsed time = 00:00:08, memory = 5979.06 (MB).
    Completing 70% with 578 violations.
    elapsed time = 00:00:09, memory = 6101.43 (MB).
    Completing 80% with 204 violations.
    elapsed time = 00:00:11, memory = 6095.04 (MB).
    Completing 90% with 204 violations.
    elapsed time = 00:00:13, memory = 6094.47 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:16, memory = 5021.69 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M4
Recheck              1
[INFO DRT-0267] cpu time = 00:04:38, elapsed time = 00:00:16, memory = 5021.69 (MB), peak = 6177.71 (MB)
Total wire length = 107241 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 28005 um.
Total wire length on LAYER M3 = 41268 um.
Total wire length on LAYER M4 = 21329 um.
Total wire length on LAYER M5 = 11059 um.
Total wire length on LAYER M6 = 3885 um.
Total wire length on LAYER M7 = 1691 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 224450.
Up-via summary (total 224450):.

-----------------
 Active         0
     M1     77846
     M2    117420
     M3     21204
     M4      6436
     M5      1243
     M6       301
     M7         0
     M8         0
     M9         0
-----------------
           224450


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 5021.69 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 5021.69 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 5021.69 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 5021.69 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 5021.69 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 5021.69 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 5021.69 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 5021.69 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 5021.69 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 5021.69 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 5021.69 (MB), peak = 6177.71 (MB)
Total wire length = 107241 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 28005 um.
Total wire length on LAYER M3 = 41268 um.
Total wire length on LAYER M4 = 21329 um.
Total wire length on LAYER M5 = 11059 um.
Total wire length on LAYER M6 = 3885 um.
Total wire length on LAYER M7 = 1691 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 224450.
Up-via summary (total 224450):.

-----------------
 Active         0
     M1     77846
     M2    117420
     M3     21204
     M4      6436
     M5      1243
     M6       301
     M7         0
     M8         0
     M9         0
-----------------
           224450


[INFO DRT-0198] Complete detail routing.
Total wire length = 107241 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 28005 um.
Total wire length on LAYER M3 = 41268 um.
Total wire length on LAYER M4 = 21329 um.
Total wire length on LAYER M5 = 11059 um.
Total wire length on LAYER M6 = 3885 um.
Total wire length on LAYER M7 = 1691 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 224450.
Up-via summary (total 224450):.

-----------------
 Active         0
     M1     77846
     M2    117420
     M3     21204
     M4      6436
     M5      1243
     M6       301
     M7         0
     M8         0
     M9         0
-----------------
           224450


[INFO DRT-0267] cpu time = 00:37:32, elapsed time = 00:02:00, memory = 5021.69 (MB), peak = 6177.71 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 2:08.12[h:]min:sec. CPU time: user 2280.85 sys 21.76 (1797%). Peak memory: 6325976KB.
