name = "pins";
profpga_debug = 0;
debug = 0;
backend = "tcp";
backends :
{
  tcp :
  {
    ipaddr = "169.254.0.2";   //GM change: modificato l'indirizzo IP
    port = 0xD11D;  //GM change: modificata la porta
  };
  pcie :
  {
    device = "/dev/mmi64pcie0";
  };
};
system_configuration :
{
  sysconfig_match = "FIT";
  fpga_speedgrade_match = "FIT";
  motherboard_1 :
  {
    type = "MB-4M-R3";  //GM change: modificata la motherboard
    fpga_module_fa1 : //GM change: modificato la posizione (da ta1 a fa1)
    {
      type = "FM-XC7V2000T-R2";
      speed_grade = 2;
      bitstream = "top.bit";
      v_io_ta1 = "AUTO";
      v_io_ta2 = "AUTO";
      v_io_tb1 = "AUTO";
      v_io_tb2 = "AUTO";
      v_io_ba1 = "AUTO";
      v_io_ba2 = "AUTO";
      v_io_bb1 = "AUTO";
      v_io_bb2 = "AUTO";
    };
    clock_configuration :
    {
      clk_0 :
      {
        source = "LOCAL";
      };
      clk_1 :
      {
        source = "125MHz";
        multiply = 8;
        divide = 5;
      };
      clk_2 :
      {
        source = "125MHz";
        multiply = 8;
        divide = 5;
      };
      clk_3 :
      {
        source = "125MHz";
        multiply = 8;
        divide = 5;
      };
      clk_4 :
      {
        source = "125MHz";
        multiply = 8;
        divide = 5;
      };
    };
    sync_configuration :
    {
      sync_0 :
      {
        source = "GENERATOR";
      };
      sync_1 :
      {
        source = "GENERATOR";
      };
      sync_2 :
      {
        source = "GENERATOR";
      };
      sync_3 :
      {
        source = "GENERATOR";
      };
      sync_4 :
      {
        source = "GENERATOR";
      };
    };
  };
};
