// Seed: 3902298095
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wand id_2;
  inout wire id_1;
  assign module_1.id_0 = 0;
  assign id_4 = id_2;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input wand id_2,
    output tri id_3,
    output wire id_4,
    input tri0 id_5,
    output logic id_6,
    input supply0 id_7,
    input wor id_8,
    input tri id_9,
    input tri0 id_10,
    output tri id_11,
    input tri0 id_12,
    input tri id_13,
    input wor id_14
);
  parameter id_16 = 1;
  if (1)
    if (1) begin : LABEL_0
    end
  assign id_3 = id_8;
  always @(posedge id_1) begin : LABEL_1
    begin : LABEL_2
      id_6 = -1;
    end
  end
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
