#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x556bf37154a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x556bf37f9c00 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x556bf38197b0_0 .net "bflag", 0 0, v0x556bf38185b0_0;  1 drivers
v0x556bf3819870_0 .net "hi", 31 0, v0x556bf3818750_0;  1 drivers
v0x556bf3819910_0 .var "imm", 15 0;
v0x556bf38199b0_0 .var "imm_instr", 31 0;
v0x556bf3819a90_0 .var "instword", 31 0;
v0x556bf3819b50_0 .net "lo", 31 0, v0x556bf3818910_0;  1 drivers
v0x556bf3819c20_0 .var "opA", 31 0;
v0x556bf3819cc0_0 .var "opB", 31 0;
v0x556bf3819d80_0 .var "opcode", 5 0;
v0x556bf3819e60_0 .net "result", 31 0, v0x556bf3818e50_0;  1 drivers
v0x556bf3819f50_0 .var "rs", 4 0;
v0x556bf381a010_0 .var "rt", 4 0;
S_0x556bf37e7550 .scope module, "dut" "alu" 3 82, 4 1 0, S_0x556bf37f9c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x556bf37f6250_0 .net *"_ivl_10", 15 0, L_0x556bf382a1a0;  1 drivers
L_0x7f41d15ec018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556bf37fa980_0 .net/2u *"_ivl_14", 15 0, L_0x7f41d15ec018;  1 drivers
v0x556bf37fff10_0 .net *"_ivl_17", 15 0, L_0x556bf383a450;  1 drivers
v0x556bf3800240_0 .net *"_ivl_5", 0 0, L_0x556bf3829db0;  1 drivers
v0x556bf3801150_0 .net *"_ivl_6", 15 0, L_0x556bf3829ee0;  1 drivers
v0x556bf3803170_0 .net *"_ivl_9", 15 0, L_0x556bf382a100;  1 drivers
v0x556bf38184d0_0 .net "addr_rt", 4 0, L_0x556bf383a780;  1 drivers
v0x556bf38185b0_0 .var "b_flag", 0 0;
v0x556bf3818670_0 .net "funct", 5 0, L_0x556bf3829d10;  1 drivers
v0x556bf3818750_0 .var "hi", 31 0;
v0x556bf3818830_0 .net "instructionword", 31 0, v0x556bf3819a90_0;  1 drivers
v0x556bf3818910_0 .var "lo", 31 0;
v0x556bf38189f0_0 .var "memaddroffset", 31 0;
v0x556bf3818ad0_0 .var "multresult", 63 0;
v0x556bf3818bb0_0 .net "op1", 31 0, v0x556bf3819c20_0;  1 drivers
v0x556bf3818c90_0 .net "op2", 31 0, v0x556bf3819cc0_0;  1 drivers
v0x556bf3818d70_0 .net "opcode", 5 0, L_0x556bf3829c20;  1 drivers
v0x556bf3818e50_0 .var "result", 31 0;
v0x556bf3818f30_0 .net "shamt", 4 0, L_0x556bf383a680;  1 drivers
v0x556bf3819010_0 .net/s "sign_op1", 31 0, v0x556bf3819c20_0;  alias, 1 drivers
v0x556bf38190d0_0 .net/s "sign_op2", 31 0, v0x556bf3819cc0_0;  alias, 1 drivers
v0x556bf3819170_0 .net "simmediatedata", 31 0, L_0x556bf382a2b0;  1 drivers
v0x556bf3819230_0 .net "simmediatedatas", 31 0, L_0x556bf382a2b0;  alias, 1 drivers
v0x556bf38192f0_0 .net "uimmediatedata", 31 0, L_0x556bf383a540;  1 drivers
v0x556bf38193b0_0 .net "unsign_op1", 31 0, v0x556bf3819c20_0;  alias, 1 drivers
v0x556bf3819470_0 .net "unsign_op2", 31 0, v0x556bf3819cc0_0;  alias, 1 drivers
v0x556bf3819580_0 .var "unsigned_result", 31 0;
E_0x556bf375f260/0 .event anyedge, v0x556bf3818d70_0, v0x556bf3818670_0, v0x556bf3818c90_0, v0x556bf3818f30_0;
E_0x556bf375f260/1 .event anyedge, v0x556bf3818bb0_0, v0x556bf3818ad0_0, v0x556bf38184d0_0, v0x556bf3819170_0;
E_0x556bf375f260/2 .event anyedge, v0x556bf38192f0_0, v0x556bf3819580_0;
E_0x556bf375f260 .event/or E_0x556bf375f260/0, E_0x556bf375f260/1, E_0x556bf375f260/2;
L_0x556bf3829c20 .part v0x556bf3819a90_0, 26, 6;
L_0x556bf3829d10 .part v0x556bf3819a90_0, 0, 6;
L_0x556bf3829db0 .part v0x556bf3819a90_0, 15, 1;
LS_0x556bf3829ee0_0_0 .concat [ 1 1 1 1], L_0x556bf3829db0, L_0x556bf3829db0, L_0x556bf3829db0, L_0x556bf3829db0;
LS_0x556bf3829ee0_0_4 .concat [ 1 1 1 1], L_0x556bf3829db0, L_0x556bf3829db0, L_0x556bf3829db0, L_0x556bf3829db0;
LS_0x556bf3829ee0_0_8 .concat [ 1 1 1 1], L_0x556bf3829db0, L_0x556bf3829db0, L_0x556bf3829db0, L_0x556bf3829db0;
LS_0x556bf3829ee0_0_12 .concat [ 1 1 1 1], L_0x556bf3829db0, L_0x556bf3829db0, L_0x556bf3829db0, L_0x556bf3829db0;
L_0x556bf3829ee0 .concat [ 4 4 4 4], LS_0x556bf3829ee0_0_0, LS_0x556bf3829ee0_0_4, LS_0x556bf3829ee0_0_8, LS_0x556bf3829ee0_0_12;
L_0x556bf382a100 .part v0x556bf3819a90_0, 0, 16;
L_0x556bf382a1a0 .concat [ 16 0 0 0], L_0x556bf382a100;
L_0x556bf382a2b0 .concat [ 16 16 0 0], L_0x556bf382a1a0, L_0x556bf3829ee0;
L_0x556bf383a450 .part v0x556bf3819a90_0, 0, 16;
L_0x556bf383a540 .concat [ 16 16 0 0], L_0x556bf383a450, L_0x7f41d15ec018;
L_0x556bf383a680 .part v0x556bf3819a90_0, 6, 5;
L_0x556bf383a780 .part v0x556bf3819a90_0, 16, 5;
S_0x556bf37d4400 .scope module, "and_tb" "and_tb" 5 1;
 .timescale 0 0;
v0x556bf3828a10_0 .net "active", 0 0, L_0x556bf3844340;  1 drivers
v0x556bf3828ad0_0 .var "clk", 0 0;
v0x556bf3828b70_0 .var "clk_enable", 0 0;
v0x556bf3828c60_0 .net "data_address", 31 0, L_0x556bf3841f10;  1 drivers
v0x556bf3828d00_0 .net "data_read", 0 0, L_0x556bf383fa90;  1 drivers
v0x556bf3828df0_0 .var "data_readdata", 31 0;
v0x556bf3828ec0_0 .net "data_write", 0 0, L_0x556bf383f8b0;  1 drivers
v0x556bf3828f90_0 .net "data_writedata", 31 0, L_0x556bf3841c00;  1 drivers
v0x556bf3829060_0 .net "instr_address", 31 0, L_0x556bf3843270;  1 drivers
v0x556bf38291c0_0 .var "instr_readdata", 31 0;
v0x556bf3829260_0 .net "register_v0", 31 0, L_0x556bf3841b90;  1 drivers
v0x556bf3829350_0 .var "reset", 0 0;
S_0x556bf37f9830 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x556bf37d4400;
 .timescale 0 0;
v0x556bf381a150_0 .var "expected", 31 0;
v0x556bf381a250_0 .var "funct", 5 0;
v0x556bf381a330_0 .var "i", 4 0;
v0x556bf381a420_0 .var "imm", 15 0;
v0x556bf381a500_0 .var "imm_instr", 31 0;
v0x556bf381a630_0 .var "opcode", 5 0;
v0x556bf381a710_0 .var "r_instr", 31 0;
v0x556bf381a7f0_0 .var "rd", 4 0;
v0x556bf381a8d0_0 .var "rs", 4 0;
v0x556bf381aa40_0 .var "rt", 4 0;
v0x556bf381ab20_0 .var "shamt", 4 0;
E_0x556bf375f910 .event posedge, v0x556bf381cdd0_0;
S_0x556bf381ac00 .scope module, "dut" "mips_cpu_harvard" 5 119, 6 1 0, S_0x556bf37d4400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x556bf37f6130 .functor OR 1, L_0x556bf383af40, L_0x556bf383b280, C4<0>, C4<0>;
L_0x556bf37bc800 .functor BUFZ 1, L_0x556bf383aa90, C4<0>, C4<0>, C4<0>;
L_0x556bf3800120 .functor BUFZ 1, L_0x556bf383ac30, C4<0>, C4<0>, C4<0>;
L_0x556bf3800fb0 .functor BUFZ 1, L_0x556bf383ac30, C4<0>, C4<0>, C4<0>;
L_0x556bf383b730 .functor AND 1, L_0x556bf383aa90, L_0x556bf383bb40, C4<1>, C4<1>;
L_0x556bf3803050 .functor OR 1, L_0x556bf383b730, L_0x556bf383b5c0, C4<0>, C4<0>;
L_0x556bf3792640 .functor OR 1, L_0x556bf3803050, L_0x556bf383b950, C4<0>, C4<0>;
L_0x556bf383bde0 .functor OR 1, L_0x556bf3792640, L_0x556bf383d440, C4<0>, C4<0>;
L_0x556bf383bef0 .functor OR 1, L_0x556bf383bde0, L_0x556bf383ccb0, C4<0>, C4<0>;
L_0x556bf383bfb0 .functor BUFZ 1, L_0x556bf383ad70, C4<0>, C4<0>, C4<0>;
L_0x556bf383cba0 .functor AND 1, L_0x556bf383c500, L_0x556bf383c970, C4<1>, C4<1>;
L_0x556bf383ccb0 .functor OR 1, L_0x556bf383c200, L_0x556bf383cba0, C4<0>, C4<0>;
L_0x556bf383d440 .functor AND 1, L_0x556bf383cf70, L_0x556bf383d220, C4<1>, C4<1>;
L_0x556bf383dbf0 .functor OR 1, L_0x556bf383d690, L_0x556bf383d9b0, C4<0>, C4<0>;
L_0x556bf383ce10 .functor OR 1, L_0x556bf383e160, L_0x556bf383e460, C4<0>, C4<0>;
L_0x556bf383e340 .functor AND 1, L_0x556bf383de70, L_0x556bf383ce10, C4<1>, C4<1>;
L_0x556bf383ec60 .functor OR 1, L_0x556bf383e8f0, L_0x556bf383eb70, C4<0>, C4<0>;
L_0x556bf383ef60 .functor OR 1, L_0x556bf383ec60, L_0x556bf383ed70, C4<0>, C4<0>;
L_0x556bf383f110 .functor AND 1, L_0x556bf383aa90, L_0x556bf383ef60, C4<1>, C4<1>;
L_0x556bf383f2c0 .functor AND 1, L_0x556bf383aa90, L_0x556bf383f1d0, C4<1>, C4<1>;
L_0x556bf383f7f0 .functor AND 1, L_0x556bf383aa90, L_0x556bf383f070, C4<1>, C4<1>;
L_0x556bf383fa90 .functor BUFZ 1, L_0x556bf3800120, C4<0>, C4<0>, C4<0>;
L_0x556bf3840720 .functor AND 1, L_0x556bf3844340, L_0x556bf383bef0, C4<1>, C4<1>;
L_0x556bf3840830 .functor OR 1, L_0x556bf383ccb0, L_0x556bf383d440, C4<0>, C4<0>;
L_0x556bf3841c00 .functor BUFZ 32, L_0x556bf3841a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556bf3841cc0 .functor BUFZ 32, L_0x556bf3840a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556bf3841e10 .functor BUFZ 32, L_0x556bf3841a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556bf3841f10 .functor BUFZ 32, v0x556bf381be00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556bf3842f10 .functor AND 1, v0x556bf3828b70_0, L_0x556bf383f110, C4<1>, C4<1>;
L_0x556bf3842f80 .functor AND 1, L_0x556bf3842f10, v0x556bf3825ba0_0, C4<1>, C4<1>;
L_0x556bf3843270 .functor BUFZ 32, v0x556bf381ce90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556bf3844340 .functor BUFZ 1, v0x556bf3825ba0_0, C4<0>, C4<0>, C4<0>;
L_0x556bf38444c0 .functor AND 1, v0x556bf3828b70_0, v0x556bf3825ba0_0, C4<1>, C4<1>;
v0x556bf381fc90_0 .net *"_ivl_100", 31 0, L_0x556bf383ce80;  1 drivers
L_0x7f41d15ec4e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556bf381fd90_0 .net *"_ivl_103", 25 0, L_0x7f41d15ec4e0;  1 drivers
L_0x7f41d15ec528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556bf381fe70_0 .net/2u *"_ivl_104", 31 0, L_0x7f41d15ec528;  1 drivers
v0x556bf381ff30_0 .net *"_ivl_106", 0 0, L_0x556bf383cf70;  1 drivers
v0x556bf381fff0_0 .net *"_ivl_109", 5 0, L_0x556bf383d180;  1 drivers
L_0x7f41d15ec570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x556bf38200d0_0 .net/2u *"_ivl_110", 5 0, L_0x7f41d15ec570;  1 drivers
v0x556bf38201b0_0 .net *"_ivl_112", 0 0, L_0x556bf383d220;  1 drivers
v0x556bf3820270_0 .net *"_ivl_116", 31 0, L_0x556bf383d5a0;  1 drivers
L_0x7f41d15ec5b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556bf3820350_0 .net *"_ivl_119", 25 0, L_0x7f41d15ec5b8;  1 drivers
L_0x7f41d15ec0f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x556bf3820430_0 .net/2u *"_ivl_12", 5 0, L_0x7f41d15ec0f0;  1 drivers
L_0x7f41d15ec600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x556bf3820510_0 .net/2u *"_ivl_120", 31 0, L_0x7f41d15ec600;  1 drivers
v0x556bf38205f0_0 .net *"_ivl_122", 0 0, L_0x556bf383d690;  1 drivers
v0x556bf38206b0_0 .net *"_ivl_124", 31 0, L_0x556bf383d8c0;  1 drivers
L_0x7f41d15ec648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556bf3820790_0 .net *"_ivl_127", 25 0, L_0x7f41d15ec648;  1 drivers
L_0x7f41d15ec690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x556bf3820870_0 .net/2u *"_ivl_128", 31 0, L_0x7f41d15ec690;  1 drivers
v0x556bf3820950_0 .net *"_ivl_130", 0 0, L_0x556bf383d9b0;  1 drivers
v0x556bf3820a10_0 .net *"_ivl_134", 31 0, L_0x556bf383dd80;  1 drivers
L_0x7f41d15ec6d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556bf3820c00_0 .net *"_ivl_137", 25 0, L_0x7f41d15ec6d8;  1 drivers
L_0x7f41d15ec720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556bf3820ce0_0 .net/2u *"_ivl_138", 31 0, L_0x7f41d15ec720;  1 drivers
v0x556bf3820dc0_0 .net *"_ivl_140", 0 0, L_0x556bf383de70;  1 drivers
v0x556bf3820e80_0 .net *"_ivl_143", 5 0, L_0x556bf383e0c0;  1 drivers
L_0x7f41d15ec768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x556bf3820f60_0 .net/2u *"_ivl_144", 5 0, L_0x7f41d15ec768;  1 drivers
v0x556bf3821040_0 .net *"_ivl_146", 0 0, L_0x556bf383e160;  1 drivers
v0x556bf3821100_0 .net *"_ivl_149", 5 0, L_0x556bf383e3c0;  1 drivers
L_0x7f41d15ec7b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x556bf38211e0_0 .net/2u *"_ivl_150", 5 0, L_0x7f41d15ec7b0;  1 drivers
v0x556bf38212c0_0 .net *"_ivl_152", 0 0, L_0x556bf383e460;  1 drivers
v0x556bf3821380_0 .net *"_ivl_155", 0 0, L_0x556bf383ce10;  1 drivers
v0x556bf3821440_0 .net *"_ivl_159", 1 0, L_0x556bf383e800;  1 drivers
L_0x7f41d15ec138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x556bf3821520_0 .net/2u *"_ivl_16", 5 0, L_0x7f41d15ec138;  1 drivers
L_0x7f41d15ec7f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x556bf3821600_0 .net/2u *"_ivl_160", 1 0, L_0x7f41d15ec7f8;  1 drivers
v0x556bf38216e0_0 .net *"_ivl_162", 0 0, L_0x556bf383e8f0;  1 drivers
L_0x7f41d15ec840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x556bf38217a0_0 .net/2u *"_ivl_164", 5 0, L_0x7f41d15ec840;  1 drivers
v0x556bf3821880_0 .net *"_ivl_166", 0 0, L_0x556bf383eb70;  1 drivers
v0x556bf3821b50_0 .net *"_ivl_169", 0 0, L_0x556bf383ec60;  1 drivers
L_0x7f41d15ec888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x556bf3821c10_0 .net/2u *"_ivl_170", 5 0, L_0x7f41d15ec888;  1 drivers
v0x556bf3821cf0_0 .net *"_ivl_172", 0 0, L_0x556bf383ed70;  1 drivers
v0x556bf3821db0_0 .net *"_ivl_175", 0 0, L_0x556bf383ef60;  1 drivers
L_0x7f41d15ec8d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x556bf3821e70_0 .net/2u *"_ivl_178", 5 0, L_0x7f41d15ec8d0;  1 drivers
v0x556bf3821f50_0 .net *"_ivl_180", 0 0, L_0x556bf383f1d0;  1 drivers
L_0x7f41d15ec918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x556bf3822010_0 .net/2u *"_ivl_184", 5 0, L_0x7f41d15ec918;  1 drivers
v0x556bf38220f0_0 .net *"_ivl_186", 0 0, L_0x556bf383f070;  1 drivers
L_0x7f41d15ec960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556bf38221b0_0 .net/2u *"_ivl_190", 0 0, L_0x7f41d15ec960;  1 drivers
v0x556bf3822290_0 .net *"_ivl_20", 31 0, L_0x556bf383ae50;  1 drivers
L_0x7f41d15ec9a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x556bf3822370_0 .net/2u *"_ivl_200", 4 0, L_0x7f41d15ec9a8;  1 drivers
v0x556bf3822450_0 .net *"_ivl_203", 4 0, L_0x556bf383ffb0;  1 drivers
v0x556bf3822530_0 .net *"_ivl_205", 4 0, L_0x556bf38401d0;  1 drivers
v0x556bf3822610_0 .net *"_ivl_206", 4 0, L_0x556bf3840270;  1 drivers
v0x556bf38226f0_0 .net *"_ivl_213", 0 0, L_0x556bf3840830;  1 drivers
L_0x7f41d15ec9f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x556bf38227b0_0 .net/2u *"_ivl_214", 31 0, L_0x7f41d15ec9f0;  1 drivers
v0x556bf3822890_0 .net *"_ivl_216", 31 0, L_0x556bf3840970;  1 drivers
v0x556bf3822970_0 .net *"_ivl_218", 31 0, L_0x556bf3840c20;  1 drivers
v0x556bf3822a50_0 .net *"_ivl_220", 31 0, L_0x556bf3840db0;  1 drivers
v0x556bf3822b30_0 .net *"_ivl_222", 31 0, L_0x556bf38410f0;  1 drivers
L_0x7f41d15ec180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556bf3822c10_0 .net *"_ivl_23", 25 0, L_0x7f41d15ec180;  1 drivers
v0x556bf3822cf0_0 .net *"_ivl_235", 0 0, L_0x556bf3842f10;  1 drivers
L_0x7f41d15ecb10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x556bf3822db0_0 .net/2u *"_ivl_238", 31 0, L_0x7f41d15ecb10;  1 drivers
L_0x7f41d15ec1c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556bf3822e90_0 .net/2u *"_ivl_24", 31 0, L_0x7f41d15ec1c8;  1 drivers
v0x556bf3822f70_0 .net *"_ivl_243", 15 0, L_0x556bf38433d0;  1 drivers
v0x556bf3823050_0 .net *"_ivl_244", 17 0, L_0x556bf3843640;  1 drivers
L_0x7f41d15ecb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556bf3823130_0 .net *"_ivl_247", 1 0, L_0x7f41d15ecb58;  1 drivers
v0x556bf3823210_0 .net *"_ivl_250", 15 0, L_0x556bf3843780;  1 drivers
L_0x7f41d15ecba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556bf38232f0_0 .net *"_ivl_252", 1 0, L_0x7f41d15ecba0;  1 drivers
v0x556bf38233d0_0 .net *"_ivl_255", 0 0, L_0x556bf3843b90;  1 drivers
L_0x7f41d15ecbe8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x556bf38234b0_0 .net/2u *"_ivl_256", 13 0, L_0x7f41d15ecbe8;  1 drivers
L_0x7f41d15ecc30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x556bf3823590_0 .net/2u *"_ivl_258", 13 0, L_0x7f41d15ecc30;  1 drivers
v0x556bf3823a80_0 .net *"_ivl_26", 0 0, L_0x556bf383af40;  1 drivers
v0x556bf3823b40_0 .net *"_ivl_260", 13 0, L_0x556bf3843e70;  1 drivers
v0x556bf3823c20_0 .net *"_ivl_28", 31 0, L_0x556bf383b100;  1 drivers
L_0x7f41d15ec210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556bf3823d00_0 .net *"_ivl_31", 25 0, L_0x7f41d15ec210;  1 drivers
L_0x7f41d15ec258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x556bf3823de0_0 .net/2u *"_ivl_32", 31 0, L_0x7f41d15ec258;  1 drivers
v0x556bf3823ec0_0 .net *"_ivl_34", 0 0, L_0x556bf383b280;  1 drivers
v0x556bf3823f80_0 .net *"_ivl_4", 31 0, L_0x556bf383a960;  1 drivers
v0x556bf3824060_0 .net *"_ivl_45", 2 0, L_0x556bf383b520;  1 drivers
L_0x7f41d15ec2a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x556bf3824140_0 .net/2u *"_ivl_46", 2 0, L_0x7f41d15ec2a0;  1 drivers
v0x556bf3824220_0 .net *"_ivl_51", 2 0, L_0x556bf383b7a0;  1 drivers
L_0x7f41d15ec2e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x556bf3824300_0 .net/2u *"_ivl_52", 2 0, L_0x7f41d15ec2e8;  1 drivers
v0x556bf38243e0_0 .net *"_ivl_57", 0 0, L_0x556bf383bb40;  1 drivers
v0x556bf38244a0_0 .net *"_ivl_59", 0 0, L_0x556bf383b730;  1 drivers
v0x556bf3824560_0 .net *"_ivl_61", 0 0, L_0x556bf3803050;  1 drivers
v0x556bf3824620_0 .net *"_ivl_63", 0 0, L_0x556bf3792640;  1 drivers
v0x556bf38246e0_0 .net *"_ivl_65", 0 0, L_0x556bf383bde0;  1 drivers
L_0x7f41d15ec060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556bf38247a0_0 .net *"_ivl_7", 25 0, L_0x7f41d15ec060;  1 drivers
v0x556bf3824880_0 .net *"_ivl_70", 31 0, L_0x556bf383c0d0;  1 drivers
L_0x7f41d15ec330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556bf3824960_0 .net *"_ivl_73", 25 0, L_0x7f41d15ec330;  1 drivers
L_0x7f41d15ec378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x556bf3824a40_0 .net/2u *"_ivl_74", 31 0, L_0x7f41d15ec378;  1 drivers
v0x556bf3824b20_0 .net *"_ivl_76", 0 0, L_0x556bf383c200;  1 drivers
v0x556bf3824be0_0 .net *"_ivl_78", 31 0, L_0x556bf383c370;  1 drivers
L_0x7f41d15ec0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556bf3824cc0_0 .net/2u *"_ivl_8", 31 0, L_0x7f41d15ec0a8;  1 drivers
L_0x7f41d15ec3c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556bf3824da0_0 .net *"_ivl_81", 25 0, L_0x7f41d15ec3c0;  1 drivers
L_0x7f41d15ec408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556bf3824e80_0 .net/2u *"_ivl_82", 31 0, L_0x7f41d15ec408;  1 drivers
v0x556bf3824f60_0 .net *"_ivl_84", 0 0, L_0x556bf383c500;  1 drivers
v0x556bf3825020_0 .net *"_ivl_87", 0 0, L_0x556bf383c670;  1 drivers
v0x556bf3825100_0 .net *"_ivl_88", 31 0, L_0x556bf383c410;  1 drivers
L_0x7f41d15ec450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556bf38251e0_0 .net *"_ivl_91", 30 0, L_0x7f41d15ec450;  1 drivers
L_0x7f41d15ec498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556bf38252c0_0 .net/2u *"_ivl_92", 31 0, L_0x7f41d15ec498;  1 drivers
v0x556bf38253a0_0 .net *"_ivl_94", 0 0, L_0x556bf383c970;  1 drivers
v0x556bf3825460_0 .net *"_ivl_97", 0 0, L_0x556bf383cba0;  1 drivers
v0x556bf3825520_0 .net "active", 0 0, L_0x556bf3844340;  alias, 1 drivers
v0x556bf38255e0_0 .net "alu_op1", 31 0, L_0x556bf3841cc0;  1 drivers
v0x556bf38256a0_0 .net "alu_op2", 31 0, L_0x556bf3841e10;  1 drivers
v0x556bf3825760_0 .net "alui_instr", 0 0, L_0x556bf383b5c0;  1 drivers
v0x556bf3825820_0 .net "b_flag", 0 0, v0x556bf381b930_0;  1 drivers
v0x556bf38258c0_0 .net "b_imm", 17 0, L_0x556bf3843a50;  1 drivers
v0x556bf3825980_0 .net "b_offset", 31 0, L_0x556bf3844000;  1 drivers
v0x556bf3825a60_0 .net "clk", 0 0, v0x556bf3828ad0_0;  1 drivers
v0x556bf3825b00_0 .net "clk_enable", 0 0, v0x556bf3828b70_0;  1 drivers
v0x556bf3825ba0_0 .var "cpu_active", 0 0;
v0x556bf3825c40_0 .net "curr_addr", 31 0, v0x556bf381ce90_0;  1 drivers
v0x556bf3825d30_0 .net "curr_addr_p4", 31 0, L_0x556bf38431d0;  1 drivers
v0x556bf3825df0_0 .net "data_address", 31 0, L_0x556bf3841f10;  alias, 1 drivers
v0x556bf3825ed0_0 .net "data_read", 0 0, L_0x556bf383fa90;  alias, 1 drivers
v0x556bf3825f90_0 .net "data_readdata", 31 0, v0x556bf3828df0_0;  1 drivers
v0x556bf3826070_0 .net "data_write", 0 0, L_0x556bf383f8b0;  alias, 1 drivers
v0x556bf3826130_0 .net "data_writedata", 31 0, L_0x556bf3841c00;  alias, 1 drivers
v0x556bf3826210_0 .net "funct_code", 5 0, L_0x556bf383a8c0;  1 drivers
v0x556bf38262f0_0 .net "hi_out", 31 0, v0x556bf381d580_0;  1 drivers
v0x556bf38263e0_0 .net "hl_reg_enable", 0 0, L_0x556bf3842f80;  1 drivers
v0x556bf3826480_0 .net "instr_address", 31 0, L_0x556bf3843270;  alias, 1 drivers
v0x556bf3826540_0 .net "instr_opcode", 5 0, L_0x556bf383a820;  1 drivers
v0x556bf3826620_0 .net "instr_readdata", 31 0, v0x556bf38291c0_0;  1 drivers
v0x556bf38266e0_0 .net "j_imm", 0 0, L_0x556bf383dbf0;  1 drivers
v0x556bf3826780_0 .net "j_reg", 0 0, L_0x556bf383e340;  1 drivers
v0x556bf3826840_0 .net "l_type", 0 0, L_0x556bf383b950;  1 drivers
v0x556bf3826900_0 .net "link_const", 0 0, L_0x556bf383ccb0;  1 drivers
v0x556bf38269c0_0 .net "link_reg", 0 0, L_0x556bf383d440;  1 drivers
v0x556bf3826a80_0 .net "lo_out", 31 0, v0x556bf381ddd0_0;  1 drivers
v0x556bf3826b70_0 .net "lw", 0 0, L_0x556bf383ac30;  1 drivers
v0x556bf3826c10_0 .net "mem_read", 0 0, L_0x556bf3800120;  1 drivers
v0x556bf3826cd0_0 .net "mem_to_reg", 0 0, L_0x556bf3800fb0;  1 drivers
v0x556bf38275a0_0 .net "mem_write", 0 0, L_0x556bf383bfb0;  1 drivers
v0x556bf3827660_0 .net "memaddroffset", 31 0, v0x556bf381be00_0;  1 drivers
v0x556bf3827750_0 .net "mfhi", 0 0, L_0x556bf383f2c0;  1 drivers
v0x556bf38277f0_0 .net "mflo", 0 0, L_0x556bf383f7f0;  1 drivers
v0x556bf38278b0_0 .net "movefrom", 0 0, L_0x556bf37f6130;  1 drivers
v0x556bf3827970_0 .net "muldiv", 0 0, L_0x556bf383f110;  1 drivers
v0x556bf3827a30_0 .var "next_instr_addr", 31 0;
v0x556bf3827b20_0 .net "pc_enable", 0 0, L_0x556bf38444c0;  1 drivers
v0x556bf3827bf0_0 .net "r_format", 0 0, L_0x556bf383aa90;  1 drivers
v0x556bf3827c90_0 .net "reg_a_read_data", 31 0, L_0x556bf3840a10;  1 drivers
v0x556bf3827d60_0 .net "reg_a_read_index", 4 0, L_0x556bf383fc60;  1 drivers
v0x556bf3827e30_0 .net "reg_b_read_data", 31 0, L_0x556bf3841a80;  1 drivers
v0x556bf3827f00_0 .net "reg_b_read_index", 4 0, L_0x556bf383fec0;  1 drivers
v0x556bf3827fd0_0 .net "reg_dst", 0 0, L_0x556bf37bc800;  1 drivers
v0x556bf3828070_0 .net "reg_write", 0 0, L_0x556bf383bef0;  1 drivers
v0x556bf3828130_0 .net "reg_write_data", 31 0, L_0x556bf3841280;  1 drivers
v0x556bf3828220_0 .net "reg_write_enable", 0 0, L_0x556bf3840720;  1 drivers
v0x556bf38282f0_0 .net "reg_write_index", 4 0, L_0x556bf3840590;  1 drivers
v0x556bf38283c0_0 .net "register_v0", 31 0, L_0x556bf3841b90;  alias, 1 drivers
v0x556bf3828490_0 .net "reset", 0 0, v0x556bf3829350_0;  1 drivers
v0x556bf38285c0_0 .net "result", 31 0, v0x556bf381c260_0;  1 drivers
v0x556bf3828690_0 .net "result_hi", 31 0, v0x556bf381bb60_0;  1 drivers
v0x556bf3828730_0 .net "result_lo", 31 0, v0x556bf381bd20_0;  1 drivers
v0x556bf38287d0_0 .net "sw", 0 0, L_0x556bf383ad70;  1 drivers
E_0x556bf375e1b0/0 .event anyedge, v0x556bf381b930_0, v0x556bf3825d30_0, v0x556bf3825980_0, v0x556bf38266e0_0;
E_0x556bf375e1b0/1 .event anyedge, v0x556bf381bc40_0, v0x556bf3826780_0, v0x556bf381ecd0_0;
E_0x556bf375e1b0 .event/or E_0x556bf375e1b0/0, E_0x556bf375e1b0/1;
L_0x556bf383a820 .part v0x556bf38291c0_0, 26, 6;
L_0x556bf383a8c0 .part v0x556bf38291c0_0, 0, 6;
L_0x556bf383a960 .concat [ 6 26 0 0], L_0x556bf383a820, L_0x7f41d15ec060;
L_0x556bf383aa90 .cmp/eq 32, L_0x556bf383a960, L_0x7f41d15ec0a8;
L_0x556bf383ac30 .cmp/eq 6, L_0x556bf383a820, L_0x7f41d15ec0f0;
L_0x556bf383ad70 .cmp/eq 6, L_0x556bf383a820, L_0x7f41d15ec138;
L_0x556bf383ae50 .concat [ 6 26 0 0], L_0x556bf383a820, L_0x7f41d15ec180;
L_0x556bf383af40 .cmp/eq 32, L_0x556bf383ae50, L_0x7f41d15ec1c8;
L_0x556bf383b100 .concat [ 6 26 0 0], L_0x556bf383a820, L_0x7f41d15ec210;
L_0x556bf383b280 .cmp/eq 32, L_0x556bf383b100, L_0x7f41d15ec258;
L_0x556bf383b520 .part L_0x556bf383a820, 3, 3;
L_0x556bf383b5c0 .cmp/eq 3, L_0x556bf383b520, L_0x7f41d15ec2a0;
L_0x556bf383b7a0 .part L_0x556bf383a820, 3, 3;
L_0x556bf383b950 .cmp/eq 3, L_0x556bf383b7a0, L_0x7f41d15ec2e8;
L_0x556bf383bb40 .reduce/nor L_0x556bf383f110;
L_0x556bf383c0d0 .concat [ 6 26 0 0], L_0x556bf383a820, L_0x7f41d15ec330;
L_0x556bf383c200 .cmp/eq 32, L_0x556bf383c0d0, L_0x7f41d15ec378;
L_0x556bf383c370 .concat [ 6 26 0 0], L_0x556bf383a820, L_0x7f41d15ec3c0;
L_0x556bf383c500 .cmp/eq 32, L_0x556bf383c370, L_0x7f41d15ec408;
L_0x556bf383c670 .part v0x556bf38291c0_0, 20, 1;
L_0x556bf383c410 .concat [ 1 31 0 0], L_0x556bf383c670, L_0x7f41d15ec450;
L_0x556bf383c970 .cmp/eq 32, L_0x556bf383c410, L_0x7f41d15ec498;
L_0x556bf383ce80 .concat [ 6 26 0 0], L_0x556bf383a820, L_0x7f41d15ec4e0;
L_0x556bf383cf70 .cmp/eq 32, L_0x556bf383ce80, L_0x7f41d15ec528;
L_0x556bf383d180 .part v0x556bf38291c0_0, 0, 6;
L_0x556bf383d220 .cmp/eq 6, L_0x556bf383d180, L_0x7f41d15ec570;
L_0x556bf383d5a0 .concat [ 6 26 0 0], L_0x556bf383a820, L_0x7f41d15ec5b8;
L_0x556bf383d690 .cmp/eq 32, L_0x556bf383d5a0, L_0x7f41d15ec600;
L_0x556bf383d8c0 .concat [ 6 26 0 0], L_0x556bf383a820, L_0x7f41d15ec648;
L_0x556bf383d9b0 .cmp/eq 32, L_0x556bf383d8c0, L_0x7f41d15ec690;
L_0x556bf383dd80 .concat [ 6 26 0 0], L_0x556bf383a820, L_0x7f41d15ec6d8;
L_0x556bf383de70 .cmp/eq 32, L_0x556bf383dd80, L_0x7f41d15ec720;
L_0x556bf383e0c0 .part v0x556bf38291c0_0, 0, 6;
L_0x556bf383e160 .cmp/eq 6, L_0x556bf383e0c0, L_0x7f41d15ec768;
L_0x556bf383e3c0 .part v0x556bf38291c0_0, 0, 6;
L_0x556bf383e460 .cmp/eq 6, L_0x556bf383e3c0, L_0x7f41d15ec7b0;
L_0x556bf383e800 .part L_0x556bf383a8c0, 3, 2;
L_0x556bf383e8f0 .cmp/eq 2, L_0x556bf383e800, L_0x7f41d15ec7f8;
L_0x556bf383eb70 .cmp/eq 6, L_0x556bf383a8c0, L_0x7f41d15ec840;
L_0x556bf383ed70 .cmp/eq 6, L_0x556bf383a8c0, L_0x7f41d15ec888;
L_0x556bf383f1d0 .cmp/eq 6, L_0x556bf383a8c0, L_0x7f41d15ec8d0;
L_0x556bf383f070 .cmp/eq 6, L_0x556bf383a8c0, L_0x7f41d15ec918;
L_0x556bf383f8b0 .functor MUXZ 1, L_0x7f41d15ec960, L_0x556bf383bfb0, L_0x556bf3844340, C4<>;
L_0x556bf383fc60 .part v0x556bf38291c0_0, 21, 5;
L_0x556bf383fec0 .part v0x556bf38291c0_0, 16, 5;
L_0x556bf383ffb0 .part v0x556bf38291c0_0, 11, 5;
L_0x556bf38401d0 .part v0x556bf38291c0_0, 16, 5;
L_0x556bf3840270 .functor MUXZ 5, L_0x556bf38401d0, L_0x556bf383ffb0, L_0x556bf37bc800, C4<>;
L_0x556bf3840590 .functor MUXZ 5, L_0x556bf3840270, L_0x7f41d15ec9a8, L_0x556bf383ccb0, C4<>;
L_0x556bf3840970 .arith/sum 32, L_0x556bf38431d0, L_0x7f41d15ec9f0;
L_0x556bf3840c20 .functor MUXZ 32, v0x556bf381c260_0, v0x556bf3828df0_0, L_0x556bf3800fb0, C4<>;
L_0x556bf3840db0 .functor MUXZ 32, L_0x556bf3840c20, v0x556bf381ddd0_0, L_0x556bf383f7f0, C4<>;
L_0x556bf38410f0 .functor MUXZ 32, L_0x556bf3840db0, v0x556bf381d580_0, L_0x556bf383f2c0, C4<>;
L_0x556bf3841280 .functor MUXZ 32, L_0x556bf38410f0, L_0x556bf3840970, L_0x556bf3840830, C4<>;
L_0x556bf38431d0 .arith/sum 32, v0x556bf381ce90_0, L_0x7f41d15ecb10;
L_0x556bf38433d0 .part v0x556bf38291c0_0, 0, 16;
L_0x556bf3843640 .concat [ 16 2 0 0], L_0x556bf38433d0, L_0x7f41d15ecb58;
L_0x556bf3843780 .part L_0x556bf3843640, 0, 16;
L_0x556bf3843a50 .concat [ 2 16 0 0], L_0x7f41d15ecba0, L_0x556bf3843780;
L_0x556bf3843b90 .part L_0x556bf3843a50, 17, 1;
L_0x556bf3843e70 .functor MUXZ 14, L_0x7f41d15ecc30, L_0x7f41d15ecbe8, L_0x556bf3843b90, C4<>;
L_0x556bf3844000 .concat [ 18 14 0 0], L_0x556bf3843a50, L_0x556bf3843e70;
S_0x556bf381af20 .scope module, "cpu_alu" "alu" 6 158, 4 1 0, S_0x556bf381ac00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x556bf381b2c0_0 .net *"_ivl_10", 15 0, L_0x556bf38428d0;  1 drivers
L_0x7f41d15ecac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556bf381b3c0_0 .net/2u *"_ivl_14", 15 0, L_0x7f41d15ecac8;  1 drivers
v0x556bf381b4a0_0 .net *"_ivl_17", 15 0, L_0x556bf3842b40;  1 drivers
v0x556bf381b560_0 .net *"_ivl_5", 0 0, L_0x556bf38421b0;  1 drivers
v0x556bf381b640_0 .net *"_ivl_6", 15 0, L_0x556bf3842250;  1 drivers
v0x556bf381b770_0 .net *"_ivl_9", 15 0, L_0x556bf3842620;  1 drivers
v0x556bf381b850_0 .net "addr_rt", 4 0, L_0x556bf3842e70;  1 drivers
v0x556bf381b930_0 .var "b_flag", 0 0;
v0x556bf381b9f0_0 .net "funct", 5 0, L_0x556bf3842110;  1 drivers
v0x556bf381bb60_0 .var "hi", 31 0;
v0x556bf381bc40_0 .net "instructionword", 31 0, v0x556bf38291c0_0;  alias, 1 drivers
v0x556bf381bd20_0 .var "lo", 31 0;
v0x556bf381be00_0 .var "memaddroffset", 31 0;
v0x556bf381bee0_0 .var "multresult", 63 0;
v0x556bf381bfc0_0 .net "op1", 31 0, L_0x556bf3841cc0;  alias, 1 drivers
v0x556bf381c0a0_0 .net "op2", 31 0, L_0x556bf3841e10;  alias, 1 drivers
v0x556bf381c180_0 .net "opcode", 5 0, L_0x556bf3842070;  1 drivers
v0x556bf381c260_0 .var "result", 31 0;
v0x556bf381c340_0 .net "shamt", 4 0, L_0x556bf3842d70;  1 drivers
v0x556bf381c420_0 .net/s "sign_op1", 31 0, L_0x556bf3841cc0;  alias, 1 drivers
v0x556bf381c4e0_0 .net/s "sign_op2", 31 0, L_0x556bf3841e10;  alias, 1 drivers
v0x556bf381c5b0_0 .net "simmediatedata", 31 0, L_0x556bf38429b0;  1 drivers
v0x556bf381c670_0 .net "simmediatedatas", 31 0, L_0x556bf38429b0;  alias, 1 drivers
v0x556bf381c760_0 .net "uimmediatedata", 31 0, L_0x556bf3842c30;  1 drivers
v0x556bf381c820_0 .net "unsign_op1", 31 0, L_0x556bf3841cc0;  alias, 1 drivers
v0x556bf381c8e0_0 .net "unsign_op2", 31 0, L_0x556bf3841e10;  alias, 1 drivers
v0x556bf381c9f0_0 .var "unsigned_result", 31 0;
E_0x556bf3737830/0 .event anyedge, v0x556bf381c180_0, v0x556bf381b9f0_0, v0x556bf381c0a0_0, v0x556bf381c340_0;
E_0x556bf3737830/1 .event anyedge, v0x556bf381bfc0_0, v0x556bf381bee0_0, v0x556bf381b850_0, v0x556bf381c5b0_0;
E_0x556bf3737830/2 .event anyedge, v0x556bf381c760_0, v0x556bf381c9f0_0;
E_0x556bf3737830 .event/or E_0x556bf3737830/0, E_0x556bf3737830/1, E_0x556bf3737830/2;
L_0x556bf3842070 .part v0x556bf38291c0_0, 26, 6;
L_0x556bf3842110 .part v0x556bf38291c0_0, 0, 6;
L_0x556bf38421b0 .part v0x556bf38291c0_0, 15, 1;
LS_0x556bf3842250_0_0 .concat [ 1 1 1 1], L_0x556bf38421b0, L_0x556bf38421b0, L_0x556bf38421b0, L_0x556bf38421b0;
LS_0x556bf3842250_0_4 .concat [ 1 1 1 1], L_0x556bf38421b0, L_0x556bf38421b0, L_0x556bf38421b0, L_0x556bf38421b0;
LS_0x556bf3842250_0_8 .concat [ 1 1 1 1], L_0x556bf38421b0, L_0x556bf38421b0, L_0x556bf38421b0, L_0x556bf38421b0;
LS_0x556bf3842250_0_12 .concat [ 1 1 1 1], L_0x556bf38421b0, L_0x556bf38421b0, L_0x556bf38421b0, L_0x556bf38421b0;
L_0x556bf3842250 .concat [ 4 4 4 4], LS_0x556bf3842250_0_0, LS_0x556bf3842250_0_4, LS_0x556bf3842250_0_8, LS_0x556bf3842250_0_12;
L_0x556bf3842620 .part v0x556bf38291c0_0, 0, 16;
L_0x556bf38428d0 .concat [ 16 0 0 0], L_0x556bf3842620;
L_0x556bf38429b0 .concat [ 16 16 0 0], L_0x556bf38428d0, L_0x556bf3842250;
L_0x556bf3842b40 .part v0x556bf38291c0_0, 0, 16;
L_0x556bf3842c30 .concat [ 16 16 0 0], L_0x556bf3842b40, L_0x7f41d15ecac8;
L_0x556bf3842d70 .part v0x556bf38291c0_0, 6, 5;
L_0x556bf3842e70 .part v0x556bf38291c0_0, 16, 5;
S_0x556bf381cc20 .scope module, "cpu_pc" "pc" 6 235, 7 1 0, S_0x556bf381ac00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x556bf381cdd0_0 .net "clk", 0 0, v0x556bf3828ad0_0;  alias, 1 drivers
v0x556bf381ce90_0 .var "curr_addr", 31 0;
v0x556bf381cf70_0 .net "enable", 0 0, L_0x556bf38444c0;  alias, 1 drivers
v0x556bf381d010_0 .net "next_addr", 31 0, v0x556bf3827a30_0;  1 drivers
v0x556bf381d0f0_0 .net "reset", 0 0, v0x556bf3829350_0;  alias, 1 drivers
S_0x556bf381d2a0 .scope module, "hi" "hl_reg" 6 185, 8 1 0, S_0x556bf381ac00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x556bf381d4b0_0 .net "clk", 0 0, v0x556bf3828ad0_0;  alias, 1 drivers
v0x556bf381d580_0 .var "data", 31 0;
v0x556bf381d640_0 .net "data_in", 31 0, v0x556bf381bb60_0;  alias, 1 drivers
v0x556bf381d740_0 .net "data_out", 31 0, v0x556bf381d580_0;  alias, 1 drivers
v0x556bf381d800_0 .net "enable", 0 0, L_0x556bf3842f80;  alias, 1 drivers
v0x556bf381d910_0 .net "reset", 0 0, v0x556bf3829350_0;  alias, 1 drivers
S_0x556bf381da60 .scope module, "lo" "hl_reg" 6 177, 8 1 0, S_0x556bf381ac00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x556bf381dcc0_0 .net "clk", 0 0, v0x556bf3828ad0_0;  alias, 1 drivers
v0x556bf381ddd0_0 .var "data", 31 0;
v0x556bf381deb0_0 .net "data_in", 31 0, v0x556bf381bd20_0;  alias, 1 drivers
v0x556bf381df80_0 .net "data_out", 31 0, v0x556bf381ddd0_0;  alias, 1 drivers
v0x556bf381e040_0 .net "enable", 0 0, L_0x556bf3842f80;  alias, 1 drivers
v0x556bf381e130_0 .net "reset", 0 0, v0x556bf3829350_0;  alias, 1 drivers
S_0x556bf381e2a0 .scope module, "register" "regfile" 6 124, 9 1 0, S_0x556bf381ac00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x556bf3840a10 .functor BUFZ 32, L_0x556bf3841620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556bf3841a80 .functor BUFZ 32, L_0x556bf38418a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556bf381f130_2 .array/port v0x556bf381f130, 2;
L_0x556bf3841b90 .functor BUFZ 32, v0x556bf381f130_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556bf381e5e0_0 .net *"_ivl_0", 31 0, L_0x556bf3841620;  1 drivers
v0x556bf381e6e0_0 .net *"_ivl_10", 6 0, L_0x556bf3841940;  1 drivers
L_0x7f41d15eca80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556bf381e7c0_0 .net *"_ivl_13", 1 0, L_0x7f41d15eca80;  1 drivers
v0x556bf381e880_0 .net *"_ivl_2", 6 0, L_0x556bf38416c0;  1 drivers
L_0x7f41d15eca38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556bf381e960_0 .net *"_ivl_5", 1 0, L_0x7f41d15eca38;  1 drivers
v0x556bf381ea90_0 .net *"_ivl_8", 31 0, L_0x556bf38418a0;  1 drivers
v0x556bf381eb70_0 .net "r_clk", 0 0, v0x556bf3828ad0_0;  alias, 1 drivers
v0x556bf381ec10_0 .net "r_clk_enable", 0 0, v0x556bf3828b70_0;  alias, 1 drivers
v0x556bf381ecd0_0 .net "read_data1", 31 0, L_0x556bf3840a10;  alias, 1 drivers
v0x556bf381edb0_0 .net "read_data2", 31 0, L_0x556bf3841a80;  alias, 1 drivers
v0x556bf381ee90_0 .net "read_reg1", 4 0, L_0x556bf383fc60;  alias, 1 drivers
v0x556bf381ef70_0 .net "read_reg2", 4 0, L_0x556bf383fec0;  alias, 1 drivers
v0x556bf381f050_0 .net "register_v0", 31 0, L_0x556bf3841b90;  alias, 1 drivers
v0x556bf381f130 .array "registers", 0 31, 31 0;
v0x556bf381f700_0 .net "reset", 0 0, v0x556bf3829350_0;  alias, 1 drivers
v0x556bf381f7a0_0 .net "write_control", 0 0, L_0x556bf3840720;  alias, 1 drivers
v0x556bf381f860_0 .net "write_data", 31 0, L_0x556bf3841280;  alias, 1 drivers
v0x556bf381fa50_0 .net "write_reg", 4 0, L_0x556bf3840590;  alias, 1 drivers
L_0x556bf3841620 .array/port v0x556bf381f130, L_0x556bf38416c0;
L_0x556bf38416c0 .concat [ 5 2 0 0], L_0x556bf383fc60, L_0x7f41d15eca38;
L_0x556bf38418a0 .array/port v0x556bf381f130, L_0x556bf3841940;
L_0x556bf3841940 .concat [ 5 2 0 0], L_0x556bf383fec0, L_0x7f41d15eca80;
S_0x556bf37e6d50 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f41d1638828 .functor BUFZ 1, C4<z>; HiZ drive
v0x556bf38293f0_0 .net "clk", 0 0, o0x7f41d1638828;  0 drivers
o0x7f41d1638858 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556bf3829490_0 .net "data_address", 31 0, o0x7f41d1638858;  0 drivers
o0x7f41d1638888 .functor BUFZ 1, C4<z>; HiZ drive
v0x556bf3829570_0 .net "data_read", 0 0, o0x7f41d1638888;  0 drivers
v0x556bf3829610_0 .var "data_readdata", 31 0;
o0x7f41d16388e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556bf38296f0_0 .net "data_write", 0 0, o0x7f41d16388e8;  0 drivers
o0x7f41d1638918 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556bf3829800_0 .net "data_writedata", 31 0, o0x7f41d1638918;  0 drivers
S_0x556bf37e7120 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f41d1638a68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556bf38299e0_0 .net "instr_address", 31 0, o0x7f41d1638a68;  0 drivers
v0x556bf3829ae0_0 .var "instr_readdata", 31 0;
    .scope S_0x556bf37e7550;
T_0 ;
    %wait E_0x556bf375f260;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bf38185b0_0, 0, 1;
    %load/vec4 v0x556bf3818d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x556bf3818670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x556bf38190d0_0;
    %ix/getv 4, v0x556bf3818f30_0;
    %shiftl 4;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x556bf38190d0_0;
    %ix/getv 4, v0x556bf3818f30_0;
    %shiftr 4;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x556bf38190d0_0;
    %ix/getv 4, v0x556bf3818f30_0;
    %shiftr/s 4;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x556bf38190d0_0;
    %load/vec4 v0x556bf38193b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x556bf38190d0_0;
    %load/vec4 v0x556bf38193b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x556bf38190d0_0;
    %load/vec4 v0x556bf38193b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x556bf3819010_0;
    %pad/s 64;
    %load/vec4 v0x556bf38190d0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x556bf3818ad0_0, 0, 64;
    %load/vec4 v0x556bf3818ad0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x556bf3818750_0, 0, 32;
    %load/vec4 v0x556bf3818ad0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x556bf3818910_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x556bf38193b0_0;
    %pad/u 64;
    %load/vec4 v0x556bf3819470_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x556bf3818ad0_0, 0, 64;
    %load/vec4 v0x556bf3818ad0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x556bf3818750_0, 0, 32;
    %load/vec4 v0x556bf3818ad0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x556bf3818910_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x556bf3819010_0;
    %load/vec4 v0x556bf38190d0_0;
    %mod/s;
    %store/vec4 v0x556bf3818750_0, 0, 32;
    %load/vec4 v0x556bf3819010_0;
    %load/vec4 v0x556bf38190d0_0;
    %div/s;
    %store/vec4 v0x556bf3818910_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x556bf38193b0_0;
    %load/vec4 v0x556bf3819470_0;
    %mod;
    %store/vec4 v0x556bf3818750_0, 0, 32;
    %load/vec4 v0x556bf38193b0_0;
    %load/vec4 v0x556bf3819470_0;
    %div;
    %store/vec4 v0x556bf3818910_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x556bf3818bb0_0;
    %store/vec4 v0x556bf3818750_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x556bf3818bb0_0;
    %store/vec4 v0x556bf3818910_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x556bf3819010_0;
    %load/vec4 v0x556bf38190d0_0;
    %add;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x556bf38193b0_0;
    %load/vec4 v0x556bf3819470_0;
    %add;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x556bf38193b0_0;
    %load/vec4 v0x556bf3819470_0;
    %sub;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x556bf38193b0_0;
    %load/vec4 v0x556bf3819470_0;
    %and;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x556bf38193b0_0;
    %load/vec4 v0x556bf3819470_0;
    %or;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x556bf38193b0_0;
    %load/vec4 v0x556bf3819470_0;
    %xor;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x556bf38193b0_0;
    %load/vec4 v0x556bf3819470_0;
    %or;
    %inv;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x556bf3819010_0;
    %load/vec4 v0x556bf38190d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x556bf38193b0_0;
    %load/vec4 v0x556bf3819470_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x556bf38184d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x556bf3819010_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bf38185b0_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bf38185b0_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x556bf3819010_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bf38185b0_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bf38185b0_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x556bf3819010_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bf38185b0_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bf38185b0_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x556bf3819010_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bf38185b0_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bf38185b0_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x556bf3819010_0;
    %load/vec4 v0x556bf38190d0_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bf38185b0_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bf38185b0_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x556bf3819010_0;
    %load/vec4 v0x556bf3818c90_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bf38185b0_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bf38185b0_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x556bf3819010_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bf38185b0_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bf38185b0_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x556bf3819010_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bf38185b0_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bf38185b0_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x556bf3819010_0;
    %load/vec4 v0x556bf3819170_0;
    %add;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x556bf38193b0_0;
    %load/vec4 v0x556bf3819170_0;
    %add;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x556bf3819010_0;
    %load/vec4 v0x556bf3819170_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x556bf38193b0_0;
    %load/vec4 v0x556bf3819230_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x556bf38193b0_0;
    %load/vec4 v0x556bf38192f0_0;
    %and;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x556bf38193b0_0;
    %load/vec4 v0x556bf38192f0_0;
    %or;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x556bf38193b0_0;
    %load/vec4 v0x556bf38192f0_0;
    %xor;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x556bf38192f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x556bf3819580_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x556bf3819010_0;
    %load/vec4 v0x556bf3819170_0;
    %add;
    %store/vec4 v0x556bf38189f0_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x556bf3819010_0;
    %load/vec4 v0x556bf3819170_0;
    %add;
    %store/vec4 v0x556bf38189f0_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x556bf3819010_0;
    %load/vec4 v0x556bf3819170_0;
    %add;
    %store/vec4 v0x556bf38189f0_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x556bf3819010_0;
    %load/vec4 v0x556bf3819170_0;
    %add;
    %store/vec4 v0x556bf38189f0_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x556bf3819010_0;
    %load/vec4 v0x556bf3819170_0;
    %add;
    %store/vec4 v0x556bf38189f0_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x556bf3819010_0;
    %load/vec4 v0x556bf3819170_0;
    %add;
    %store/vec4 v0x556bf38189f0_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x556bf3819010_0;
    %load/vec4 v0x556bf3819170_0;
    %add;
    %store/vec4 v0x556bf38189f0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x556bf3819010_0;
    %load/vec4 v0x556bf3819170_0;
    %add;
    %store/vec4 v0x556bf38189f0_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x556bf3819580_0;
    %store/vec4 v0x556bf3818e50_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x556bf37f9c00;
T_1 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x556bf3819d80_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556bf3819f50_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x556bf381a010_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556bf3819910_0, 0, 16;
    %load/vec4 v0x556bf3819d80_0;
    %load/vec4 v0x556bf3819f50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556bf381a010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556bf3819910_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556bf38199b0_0, 0, 32;
    %load/vec4 v0x556bf38199b0_0;
    %store/vec4 v0x556bf3819a90_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x556bf3819c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556bf3819cc0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "bflag is %h", v0x556bf38197b0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x556bf381e2a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556bf381f130, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x556bf381e2a0;
T_3 ;
    %wait E_0x556bf375f910;
    %load/vec4 v0x556bf381f700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x556bf381ec10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x556bf381f7a0_0;
    %load/vec4 v0x556bf381fa50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x556bf381f860_0;
    %load/vec4 v0x556bf381fa50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556bf381f130, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556bf381af20;
T_4 ;
    %wait E_0x556bf3737830;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bf381b930_0, 0, 1;
    %load/vec4 v0x556bf381c180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x556bf381b9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x556bf381c4e0_0;
    %ix/getv 4, v0x556bf381c340_0;
    %shiftl 4;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x556bf381c4e0_0;
    %ix/getv 4, v0x556bf381c340_0;
    %shiftr 4;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x556bf381c4e0_0;
    %ix/getv 4, v0x556bf381c340_0;
    %shiftr/s 4;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x556bf381c4e0_0;
    %load/vec4 v0x556bf381c820_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x556bf381c4e0_0;
    %load/vec4 v0x556bf381c820_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x556bf381c4e0_0;
    %load/vec4 v0x556bf381c820_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x556bf381c420_0;
    %pad/s 64;
    %load/vec4 v0x556bf381c4e0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x556bf381bee0_0, 0, 64;
    %load/vec4 v0x556bf381bee0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x556bf381bb60_0, 0, 32;
    %load/vec4 v0x556bf381bee0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x556bf381bd20_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x556bf381c820_0;
    %pad/u 64;
    %load/vec4 v0x556bf381c8e0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x556bf381bee0_0, 0, 64;
    %load/vec4 v0x556bf381bee0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x556bf381bb60_0, 0, 32;
    %load/vec4 v0x556bf381bee0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x556bf381bd20_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x556bf381c420_0;
    %load/vec4 v0x556bf381c4e0_0;
    %mod/s;
    %store/vec4 v0x556bf381bb60_0, 0, 32;
    %load/vec4 v0x556bf381c420_0;
    %load/vec4 v0x556bf381c4e0_0;
    %div/s;
    %store/vec4 v0x556bf381bd20_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x556bf381c820_0;
    %load/vec4 v0x556bf381c8e0_0;
    %mod;
    %store/vec4 v0x556bf381bb60_0, 0, 32;
    %load/vec4 v0x556bf381c820_0;
    %load/vec4 v0x556bf381c8e0_0;
    %div;
    %store/vec4 v0x556bf381bd20_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x556bf381bfc0_0;
    %store/vec4 v0x556bf381bb60_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x556bf381bfc0_0;
    %store/vec4 v0x556bf381bd20_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x556bf381c420_0;
    %load/vec4 v0x556bf381c4e0_0;
    %add;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x556bf381c820_0;
    %load/vec4 v0x556bf381c8e0_0;
    %add;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x556bf381c820_0;
    %load/vec4 v0x556bf381c8e0_0;
    %sub;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x556bf381c820_0;
    %load/vec4 v0x556bf381c8e0_0;
    %and;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x556bf381c820_0;
    %load/vec4 v0x556bf381c8e0_0;
    %or;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x556bf381c820_0;
    %load/vec4 v0x556bf381c8e0_0;
    %xor;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x556bf381c820_0;
    %load/vec4 v0x556bf381c8e0_0;
    %or;
    %inv;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x556bf381c420_0;
    %load/vec4 v0x556bf381c4e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x556bf381c820_0;
    %load/vec4 v0x556bf381c8e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x556bf381b850_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x556bf381c420_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bf381b930_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bf381b930_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x556bf381c420_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bf381b930_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bf381b930_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x556bf381c420_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bf381b930_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bf381b930_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x556bf381c420_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bf381b930_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bf381b930_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x556bf381c420_0;
    %load/vec4 v0x556bf381c4e0_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bf381b930_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bf381b930_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x556bf381c420_0;
    %load/vec4 v0x556bf381c0a0_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bf381b930_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bf381b930_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x556bf381c420_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bf381b930_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bf381b930_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x556bf381c420_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bf381b930_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bf381b930_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x556bf381c420_0;
    %load/vec4 v0x556bf381c5b0_0;
    %add;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x556bf381c820_0;
    %load/vec4 v0x556bf381c5b0_0;
    %add;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x556bf381c420_0;
    %load/vec4 v0x556bf381c5b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x556bf381c820_0;
    %load/vec4 v0x556bf381c670_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x556bf381c820_0;
    %load/vec4 v0x556bf381c760_0;
    %and;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x556bf381c820_0;
    %load/vec4 v0x556bf381c760_0;
    %or;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x556bf381c820_0;
    %load/vec4 v0x556bf381c760_0;
    %xor;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x556bf381c760_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x556bf381c9f0_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x556bf381c420_0;
    %load/vec4 v0x556bf381c5b0_0;
    %add;
    %store/vec4 v0x556bf381be00_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x556bf381c420_0;
    %load/vec4 v0x556bf381c5b0_0;
    %add;
    %store/vec4 v0x556bf381be00_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x556bf381c420_0;
    %load/vec4 v0x556bf381c5b0_0;
    %add;
    %store/vec4 v0x556bf381be00_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x556bf381c420_0;
    %load/vec4 v0x556bf381c5b0_0;
    %add;
    %store/vec4 v0x556bf381be00_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x556bf381c420_0;
    %load/vec4 v0x556bf381c5b0_0;
    %add;
    %store/vec4 v0x556bf381be00_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x556bf381c420_0;
    %load/vec4 v0x556bf381c5b0_0;
    %add;
    %store/vec4 v0x556bf381be00_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x556bf381c420_0;
    %load/vec4 v0x556bf381c5b0_0;
    %add;
    %store/vec4 v0x556bf381be00_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x556bf381c420_0;
    %load/vec4 v0x556bf381c5b0_0;
    %add;
    %store/vec4 v0x556bf381be00_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x556bf381c9f0_0;
    %store/vec4 v0x556bf381c260_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x556bf381da60;
T_5 ;
    %wait E_0x556bf375f910;
    %load/vec4 v0x556bf381e130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556bf381ddd0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x556bf381e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x556bf381deb0_0;
    %assign/vec4 v0x556bf381ddd0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x556bf381d2a0;
T_6 ;
    %wait E_0x556bf375f910;
    %load/vec4 v0x556bf381d910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556bf381d580_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x556bf381d800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x556bf381d640_0;
    %assign/vec4 v0x556bf381d580_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x556bf381cc20;
T_7 ;
    %wait E_0x556bf375f910;
    %load/vec4 v0x556bf381d0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x556bf381ce90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x556bf381cf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x556bf381d010_0;
    %assign/vec4 v0x556bf381ce90_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x556bf381ac00;
T_8 ;
    %wait E_0x556bf375f910;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x556bf3828490_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x556bf3826620_0, v0x556bf3825520_0, v0x556bf3828070_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x556bf3827d60_0, v0x556bf3827f00_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x556bf3827c90_0, v0x556bf3827e30_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x556bf3828130_0, v0x556bf38285c0_0, v0x556bf38282f0_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x556bf3827970_0, v0x556bf3828730_0, v0x556bf3828690_0, v0x556bf3826a80_0, v0x556bf38262f0_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h, bflag=%h", v0x556bf3825c40_0, v0x556bf3825820_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x556bf381ac00;
T_9 ;
    %wait E_0x556bf375e1b0;
    %load/vec4 v0x556bf3825820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x556bf3825d30_0;
    %load/vec4 v0x556bf3825980_0;
    %add;
    %store/vec4 v0x556bf3827a30_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x556bf38266e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x556bf3825d30_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x556bf3826620_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x556bf3827a30_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x556bf3826780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x556bf3827c90_0;
    %store/vec4 v0x556bf3827a30_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x556bf3825d30_0;
    %store/vec4 v0x556bf3827a30_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x556bf381ac00;
T_10 ;
    %wait E_0x556bf375f910;
    %load/vec4 v0x556bf3828490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bf3825ba0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x556bf3825c40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x556bf3825ba0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x556bf37d4400;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bf3828ad0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x556bf3828ad0_0;
    %inv;
    %store/vec4 v0x556bf3828ad0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x556bf37d4400;
T_12 ;
    %fork t_1, S_0x556bf37f9830;
    %jmp t_0;
    .scope S_0x556bf37f9830;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bf3829350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bf3828b70_0, 0, 1;
    %wait E_0x556bf375f910;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bf3829350_0, 0, 1;
    %wait E_0x556bf375f910;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x556bf381a330_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x556bf381a630_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556bf381a8d0_0, 0, 5;
    %load/vec4 v0x556bf381a330_0;
    %store/vec4 v0x556bf381aa40_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556bf381a420_0, 0, 16;
    %load/vec4 v0x556bf381a630_0;
    %load/vec4 v0x556bf381a8d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556bf381aa40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556bf381a420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556bf381a500_0, 0, 32;
    %load/vec4 v0x556bf381a500_0;
    %store/vec4 v0x556bf38291c0_0, 0, 32;
    %load/vec4 v0x556bf381a330_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %store/vec4 v0x556bf3828df0_0, 0, 32;
    %wait E_0x556bf375f910;
    %delay 2, 0;
    %load/vec4 v0x556bf3828ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 5 76 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x556bf3828d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 5 77 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x556bf381a330_0;
    %addi 1, 0, 5;
    %store/vec4 v0x556bf381a330_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x556bf381a330_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x556bf381a630_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x556bf381a250_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556bf381ab20_0, 0, 5;
    %load/vec4 v0x556bf381a330_0;
    %subi 1, 0, 5;
    %store/vec4 v0x556bf381a8d0_0, 0, 5;
    %load/vec4 v0x556bf381a330_0;
    %store/vec4 v0x556bf381aa40_0, 0, 5;
    %load/vec4 v0x556bf381a330_0;
    %addi 15, 0, 5;
    %store/vec4 v0x556bf381a7f0_0, 0, 5;
    %load/vec4 v0x556bf381a630_0;
    %load/vec4 v0x556bf381a8d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556bf381aa40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556bf381a7f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556bf381ab20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556bf381a250_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556bf381a710_0, 0, 32;
    %load/vec4 v0x556bf381a710_0;
    %store/vec4 v0x556bf38291c0_0, 0, 32;
    %wait E_0x556bf375f910;
    %delay 2, 0;
    %load/vec4 v0x556bf381a330_0;
    %addi 1, 0, 5;
    %store/vec4 v0x556bf381a330_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x556bf381a330_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x556bf381a630_0, 0, 6;
    %load/vec4 v0x556bf381a330_0;
    %addi 15, 0, 5;
    %store/vec4 v0x556bf381a8d0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x556bf381aa40_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556bf381a420_0, 0, 16;
    %load/vec4 v0x556bf381a630_0;
    %load/vec4 v0x556bf381a8d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556bf381aa40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556bf381a420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556bf381a500_0, 0, 32;
    %load/vec4 v0x556bf381a500_0;
    %store/vec4 v0x556bf38291c0_0, 0, 32;
    %wait E_0x556bf375f910;
    %delay 2, 0;
    %load/vec4 v0x556bf381a330_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 286331153, 0, 32;
    %load/vec4 v0x556bf381a330_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %and;
    %store/vec4 v0x556bf381a150_0, 0, 32;
    %load/vec4 v0x556bf3829260_0;
    %load/vec4 v0x556bf381a150_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 5 114 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x556bf381a150_0, v0x556bf3829260_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x556bf381a330_0;
    %addi 1, 0, 5;
    %store/vec4 v0x556bf381a330_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x556bf37d4400;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "test/tb/and_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
