
*** Running vivado
    with args -log design_13_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_13_wrapper.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue May  6 15:27:13 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_13_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5578] Found utility IPs instantiated in block design E:/lab13/design_13/design_13.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994. 
Command: read_checkpoint -auto_incremental -incremental E:/lab13/project_13/project_13.srcs/utils_1/imports/synth_1/design_13_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/lab13/project_13/project_13.srcs/utils_1/imports/synth_1/design_13_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_13_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8756
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1127.531 ; gain = 467.527
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_13_wrapper' [E:/lab13/design_13/hdl/design_13_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_13' [E:/lab13/design_13/synth/design_13.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_13_UIR_0_0' [E:/lab13/synth_1/.Xil/Vivado-2120-vj5PC14/realtime/design_13_UIR_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_13_UIR_0_0' (0#1) [E:/lab13/synth_1/.Xil/Vivado-2120-vj5PC14/realtime/design_13_UIR_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_13_addr_adpt_0_0' [E:/lab13/synth_1/.Xil/Vivado-2120-vj5PC14/realtime/design_13_addr_adpt_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_13_addr_adpt_0_0' (0#1) [E:/lab13/synth_1/.Xil/Vivado-2120-vj5PC14/realtime/design_13_addr_adpt_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_13_adpt_in_0_0' [E:/lab13/synth_1/.Xil/Vivado-2120-vj5PC14/realtime/design_13_adpt_in_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_13_adpt_in_0_0' (0#1) [E:/lab13/synth_1/.Xil/Vivado-2120-vj5PC14/realtime/design_13_adpt_in_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_13_adpt_out_0_0' [E:/lab13/synth_1/.Xil/Vivado-2120-vj5PC14/realtime/design_13_adpt_out_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_13_adpt_out_0_0' (0#1) [E:/lab13/synth_1/.Xil/Vivado-2120-vj5PC14/realtime/design_13_adpt_out_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_13_cg_fpga_0_0' [E:/lab13/synth_1/.Xil/Vivado-2120-vj5PC14/realtime/design_13_cg_fpga_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_13_cg_fpga_0_0' (0#1) [E:/lab13/synth_1/.Xil/Vivado-2120-vj5PC14/realtime/design_13_cg_fpga_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'DDR_addr' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'DDR_ba' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'DDR_cas_n' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'DDR_ck_n' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'DDR_ck_p' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'DDR_cke' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'DDR_cs_n' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'DDR_dm' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'DDR_dq' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'DDR_dqs_n' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'DDR_dqs_p' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'DDR_odt' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'DDR_ras_n' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'DDR_reset_n' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'DDR_we_n' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'FIXED_IO_ddr_vrn' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'FIXED_IO_ddr_vrp' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'FIXED_IO_mio' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'FIXED_IO_ps_clk' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'FIXED_IO_ps_porb' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'FIXED_IO_ps_srstb' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'btn' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'gpio_sw_1' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'gpio_sw_2' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7071] port 'tx_0' of module 'design_13_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [E:/lab13/design_13/synth/design_13.v:65]
WARNING: [Synth 8-7023] instance 'cg_fpga_0' of module 'design_13_cg_fpga_0_0' has 42 connections declared, but only 17 given [E:/lab13/design_13/synth/design_13.v:65]
INFO: [Synth 8-6157] synthesizing module 'design_13_m74LS161_0_0' [E:/lab13/synth_1/.Xil/Vivado-2120-vj5PC14/realtime/design_13_m74LS161_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_13_m74LS161_0_0' (0#1) [E:/lab13/synth_1/.Xil/Vivado-2120-vj5PC14/realtime/design_13_m74LS161_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'RCO' of module 'design_13_m74LS161_0_0' is unconnected for instance 'm74LS161_0' [E:/lab13/design_13/synth/design_13.v:83]
WARNING: [Synth 8-7023] instance 'm74LS161_0' of module 'design_13_m74LS161_0_0' has 14 connections declared, but only 13 given [E:/lab13/design_13/synth/design_13.v:83]
INFO: [Synth 8-6157] synthesizing module 'design_13_m74LS161_1_0' [E:/lab13/synth_1/.Xil/Vivado-2120-vj5PC14/realtime/design_13_m74LS161_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_13_m74LS161_1_0' (0#1) [E:/lab13/synth_1/.Xil/Vivado-2120-vj5PC14/realtime/design_13_m74LS161_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_13_rom2_256x24_0_0' [E:/lab13/synth_1/.Xil/Vivado-2120-vj5PC14/realtime/design_13_rom2_256x24_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_13_rom2_256x24_0_0' (0#1) [E:/lab13/synth_1/.Xil/Vivado-2120-vj5PC14/realtime/design_13_rom2_256x24_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_13_xlconstant_0_0' [e:/lab13/design_13/ip/design_13_xlconstant_0_0/synth/design_13_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [e:/lab13/design_13/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [e:/lab13/design_13/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_13_xlconstant_0_0' (0#1) [e:/lab13/design_13/ip/design_13_xlconstant_0_0/synth/design_13_xlconstant_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_13' (0#1) [E:/lab13/design_13/synth/design_13.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_13_wrapper' (0#1) [E:/lab13/design_13/hdl/design_13_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1238.723 ; gain = 578.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1238.723 ; gain = 578.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1238.723 ; gain = 578.719
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1238.723 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/lab13/design_13/ip/design_13_cg_fpga_0_0/design_13_cg_fpga_0_0/design_13_cg_fpga_0_0_in_context.xdc] for cell 'design_13_i/cg_fpga_0'
Finished Parsing XDC File [e:/lab13/design_13/ip/design_13_cg_fpga_0_0/design_13_cg_fpga_0_0/design_13_cg_fpga_0_0_in_context.xdc] for cell 'design_13_i/cg_fpga_0'
Parsing XDC File [e:/lab13/design_13/ip/design_13_m74LS161_0_0/design_13_m74LS161_0_0/design_13_m74LS161_0_0_in_context.xdc] for cell 'design_13_i/m74LS161_0'
Finished Parsing XDC File [e:/lab13/design_13/ip/design_13_m74LS161_0_0/design_13_m74LS161_0_0/design_13_m74LS161_0_0_in_context.xdc] for cell 'design_13_i/m74LS161_0'
Parsing XDC File [e:/lab13/design_13/ip/design_13_m74LS161_1_0/design_13_m74LS161_1_0/design_13_m74LS161_1_0_in_context.xdc] for cell 'design_13_i/m74LS161_1'
Finished Parsing XDC File [e:/lab13/design_13/ip/design_13_m74LS161_1_0/design_13_m74LS161_1_0/design_13_m74LS161_1_0_in_context.xdc] for cell 'design_13_i/m74LS161_1'
Parsing XDC File [e:/lab13/design_13/ip/design_13_adpt_in_0_0/design_13_adpt_in_0_0/design_13_adpt_in_0_0_in_context.xdc] for cell 'design_13_i/adpt_in_0'
Finished Parsing XDC File [e:/lab13/design_13/ip/design_13_adpt_in_0_0/design_13_adpt_in_0_0/design_13_adpt_in_0_0_in_context.xdc] for cell 'design_13_i/adpt_in_0'
Parsing XDC File [e:/lab13/design_13/ip/design_13_adpt_out_0_0/design_13_adpt_out_0_0/design_13_adpt_out_0_0_in_context.xdc] for cell 'design_13_i/adpt_out_0'
Finished Parsing XDC File [e:/lab13/design_13/ip/design_13_adpt_out_0_0/design_13_adpt_out_0_0/design_13_adpt_out_0_0_in_context.xdc] for cell 'design_13_i/adpt_out_0'
Parsing XDC File [e:/lab13/design_13/ip/design_13_UIR_0_0/design_13_UIR_0_0/design_13_UIR_0_0_in_context.xdc] for cell 'design_13_i/UIR_0'
Finished Parsing XDC File [e:/lab13/design_13/ip/design_13_UIR_0_0/design_13_UIR_0_0/design_13_UIR_0_0_in_context.xdc] for cell 'design_13_i/UIR_0'
Parsing XDC File [e:/lab13/design_13/ip/design_13_addr_adpt_0_0/design_13_addr_adpt_0_0/design_13_addr_adpt_0_0_in_context.xdc] for cell 'design_13_i/addr_adpt_0'
Finished Parsing XDC File [e:/lab13/design_13/ip/design_13_addr_adpt_0_0/design_13_addr_adpt_0_0/design_13_addr_adpt_0_0_in_context.xdc] for cell 'design_13_i/addr_adpt_0'
Parsing XDC File [e:/lab13/design_13/ip/design_13_rom2_256x24_0_0/design_13_rom2_256x24_0_0/design_13_rom2_256x24_0_0_in_context.xdc] for cell 'design_13_i/rom2_256x24_0'
Finished Parsing XDC File [e:/lab13/design_13/ip/design_13_rom2_256x24_0_0/design_13_rom2_256x24_0_0/design_13_rom2_256x24_0_0_in_context.xdc] for cell 'design_13_i/rom2_256x24_0'
Parsing XDC File [E:/lab13/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/lab13/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1238.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1238.723 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1238.723 ; gain = 578.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1238.723 ; gain = 578.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_13_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_13_i/cg_fpga_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_13_i/m74LS161_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_13_i/m74LS161_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_13_i/adpt_in_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_13_i/adpt_out_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_13_i/UIR_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_13_i/addr_adpt_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_13_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_13_i/rom2_256x24_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1238.723 ; gain = 578.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1238.723 ; gain = 578.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1242.250 ; gain = 582.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.445 ; gain = 757.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.445 ; gain = 757.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1427.371 ; gain = 767.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1643.887 ; gain = 983.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1643.887 ; gain = 983.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1643.887 ; gain = 983.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1643.887 ; gain = 983.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1643.887 ; gain = 983.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1643.887 ; gain = 983.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |design_13_UIR_0_0         |         1|
|2     |design_13_addr_adpt_0_0   |         1|
|3     |design_13_adpt_in_0_0     |         1|
|4     |design_13_adpt_out_0_0    |         1|
|5     |design_13_cg_fpga_0_0     |         1|
|6     |design_13_m74LS161_0_0    |         1|
|7     |design_13_m74LS161_1_0    |         1|
|8     |design_13_rom2_256x24_0_0 |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_13_UIR_0         |     1|
|2     |design_13_addr_adpt_0   |     1|
|3     |design_13_adpt_in_0     |     1|
|4     |design_13_adpt_out_0    |     1|
|5     |design_13_cg_fpga_0     |     1|
|6     |design_13_m74LS161_0    |     1|
|7     |design_13_m74LS161_1    |     1|
|8     |design_13_rom2_256x24_0 |     1|
+------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1643.887 ; gain = 983.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1643.887 ; gain = 983.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1643.887 ; gain = 983.883
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1643.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1643.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: dd63f0fe
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1643.887 ; gain = 1222.730
INFO: [Common 17-1381] The checkpoint 'E:/lab13/synth_1/design_13_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_13_wrapper_utilization_synth.rpt -pb design_13_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  6 15:27:45 2025...
