###############################################################
#  Generated by:      Cadence Encounter 14.25-s034_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sun Nov  8 19:28:54 2015
#  Design:            DacCtrl
#  Command:           timeDesign -signoff -expandedViews -hold
###############################################################
Path 1: MET Hold Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/D  (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.138
  Arrival Time                  0.506
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |   -0.368 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |   -0.368 | 
     | count_reg[0]/QN |   v   | n_17  | DFCX1_HV | 0.506 |   0.506 |    0.138 | 
     | count_reg[0]/D  |   v   | n_17  | DFCX1_HV | 0.000 |   0.506 |    0.138 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.368 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |    0.368 | 
     +-------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.053
  Arrival Time                  0.477
  Slack Time                    0.423
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.423 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   -0.423 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV | 0.477 |   0.477 |    0.053 | 
     | count_reg[2]/D  |   v   | count[2] | DFCSX2_HV | 0.000 |   0.477 |    0.053 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    0.423 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    0.423 | 
     +--------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.055
  Arrival Time                  0.557
  Slack Time                    0.502
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.502 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   -0.502 | 
     | count_reg[4]/Q  |   v   | count[4] | DFCSX2_HV | 0.556 |   0.556 |    0.054 | 
     | count_reg[4]/D  |   v   | count[4] | DFCSX2_HV | 0.001 |   0.557 |    0.055 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    0.502 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    0.502 | 
     +--------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/D  (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/QN (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
+ Hold                          0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.152
  Arrival Time                  0.708
  Slack Time                    0.556
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |   -0.556 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV  | 0.000 |   0.000 |   -0.556 | 
     | count_reg[1]/QN |   v   | n_5   | DFCX1_HV  | 0.484 |   0.484 |   -0.072 | 
     | g1191/A1        |   v   | n_5   | AO21X3_HV | 0.000 |   0.484 |   -0.072 | 
     | g1191/Q         |   v   | n_10  | AO21X3_HV | 0.223 |   0.708 |    0.152 | 
     | count_reg[1]/D  |   v   | n_10  | DFCX1_HV  | 0.000 |   0.708 |    0.152 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.556 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |    0.556 | 
     +-------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[3]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
+ Hold                          0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.153
  Arrival Time                  0.926
  Slack Time                    0.773
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |          |       |   0.000 |   -0.773 | 
     | count_reg[3]/CP |   ^   | Clk      | DFCX1_HV | 0.000 |   0.000 |   -0.773 | 
     | count_reg[3]/Q  |   v   | count[3] | DFCX1_HV | 0.624 |   0.624 |   -0.149 | 
     | g1162/B         |   v   | count[3] | HAX3_HV  | 0.002 |   0.626 |   -0.147 | 
     | g1162/SUM       |   v   | n_22     | HAX3_HV  | 0.300 |   0.926 |    0.153 | 
     | count_reg[3]/D  |   v   | n_22     | DFCX1_HV | 0.000 |   0.926 |    0.153 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.773 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |    0.773 | 
     +-------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/SI (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q  (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
+ Hold                          0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.146
  Arrival Time                  0.921
  Slack Time                    0.775
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.775 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   -0.775 | 
     | count_reg[4]/Q  |   v   | count[4] | DFCSX2_HV | 0.556 |   0.556 |   -0.219 | 
     | g1208/A         |   v   | count[4] | INVX3_HV  | 0.001 |   0.557 |   -0.218 | 
     | g1208/Q         |   ^   | n_54     | INVX3_HV  | 0.362 |   0.919 |    0.144 | 
     | count_reg[4]/SI |   ^   | n_54     | DFCSX2_HV | 0.002 |   0.921 |    0.146 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    0.775 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    0.775 | 
     +--------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/SE (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[3]/Q  (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
+ Hold                         -0.017
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.951
  Slack Time                    0.868
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.868 | 
     | count_reg[3]/CP |   ^   | Clk      | DFCX1_HV  | 0.000 |   0.000 |   -0.868 | 
     | count_reg[3]/Q  |   v   | count[3] | DFCX1_HV  | 0.624 |   0.624 |   -0.244 | 
     | g1162/B         |   v   | count[3] | HAX3_HV   | 0.002 |   0.626 |   -0.242 | 
     | g1162/CO        |   v   | n_34     | HAX3_HV   | 0.325 |   0.951 |    0.083 | 
     | count_reg[4]/SE |   v   | n_34     | DFCSX2_HV | 0.000 |   0.951 |    0.083 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    0.868 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    0.868 | 
     +--------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/SE (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q  (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
+ Hold                         -0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.074
  Arrival Time                  0.966
  Slack Time                    0.891
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -0.891 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV   | 0.000 |   0.000 |   -0.891 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1_HV   | 0.518 |   0.518 |   -0.373 | 
     | g1202/A         |   v   | count[1] | NAND2XL_HV | 0.000 |   0.519 |   -0.373 | 
     | g1202/Q         |   ^   | n_1      | NAND2XL_HV | 0.203 |   0.721 |   -0.170 | 
     | g1201/A         |   ^   | n_1      | INVXL_HV   | 0.000 |   0.721 |   -0.170 | 
     | g1201/Q         |   v   | n_38     | INVXL_HV   | 0.244 |   0.966 |    0.074 | 
     | count_reg[2]/SE |   v   | n_38     | DFCSX2_HV  | 0.000 |   0.966 |    0.074 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    0.891 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    0.891 | 
     +--------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/SI (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q  (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.067
  Arrival Time                  0.974
  Slack Time                    0.907
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.907 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   -0.907 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCSX2_HV | 0.578 |   0.578 |   -0.328 | 
     | g1205/A         |   ^   | count[2] | INVXL_HV  | 0.000 |   0.578 |   -0.328 | 
     | g1205/Q         |   v   | n_6      | INVXL_HV  | 0.396 |   0.974 |    0.067 | 
     | count_reg[2]/SI |   v   | n_6      | DFCSX2_HV | 0.000 |   0.974 |    0.067 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    0.907 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    0.907 | 
     +--------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
+ Removal                       0.245
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.345
  Arrival Time                  3.001
  Slack Time                    2.656
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |    0.344 | 
     | count_reg[1]/RN |   ^   | Resetn | DFCX1_HV | 0.001 |   3.001 |    0.345 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    2.656 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |    2.656 | 
     +-------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
+ Removal                       0.245
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.345
  Arrival Time                  3.001
  Slack Time                    2.656
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |    0.344 | 
     | count_reg[0]/RN |   ^   | Resetn | DFCX1_HV | 0.001 |   3.001 |    0.345 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    2.656 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |    2.656 | 
     +-------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
+ Removal                       0.245
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.345
  Arrival Time                  3.001
  Slack Time                    2.656
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |    0.344 | 
     | count_reg[3]/RN |   ^   | Resetn | DFCX1_HV | 0.001 |   3.001 |    0.345 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    2.656 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |    2.656 | 
     +-------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
+ Removal                       0.198
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.298
  Arrival Time                  3.001
  Slack Time                    2.703
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |           |       |   3.000 |    0.297 | 
     | count_reg[2]/RN |   ^   | Resetn | DFCSX2_HV | 0.001 |   3.001 |    0.298 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    2.703 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    2.703 | 
     +--------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
+ Removal                       0.198
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.298
  Arrival Time                  3.001
  Slack Time                    2.704
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |           |       |   3.000 |    0.297 | 
     | count_reg[4]/RN |   ^   | Resetn | DFCSX2_HV | 0.001 |   3.001 |    0.298 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    2.704 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    2.704 | 
     +--------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   P[0]           (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  1.286
  Slack Time                    5.186
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -5.186 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV   | 0.000 |   0.000 |   -5.186 | 
     | count_reg[1]/Q  |   ^   | count[1] | DFCX1_HV   | 0.641 |   0.641 |   -4.545 | 
     | g1171/A2        |   ^   | count[1] | OAI31X6_HV | 0.000 |   0.642 |   -4.545 | 
     | g1171/Q         |   v   | P[0]     | OAI31X6_HV | 0.636 |   1.277 |   -3.909 | 
     | P[0]            |   v   | P[0]     | DacCtrl    | 0.009 |   1.286 |   -3.900 | 
     +------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   P[14]          (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  1.411
  Slack Time                    5.311
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -5.311 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   -5.311 | 
     | count_reg[4]/Q  |   v   | count[4] | DFCSX2_HV | 0.556 |   0.556 |   -4.755 | 
     | g1159/A2        |   v   | count[4] | AO22X3_HV | 0.001 |   0.557 |   -4.754 | 
     | g1159/Q         |   v   | P[14]    | AO22X3_HV | 0.850 |   1.407 |   -3.904 | 
     | P[14]           |   v   | P[14]    | DacCtrl   | 0.004 |   1.411 |   -3.900 | 
     +-----------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   IN             (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  1.448
  Slack Time                    5.348
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -5.348 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   -5.348 | 
     | count_reg[4]/Q  |   v   | count[4] | DFCSX2_HV | 0.556 |   0.556 |   -4.791 | 
     | g1193/A         |   v   | count[4] | MUX2X3_HV | 0.001 |   0.557 |   -4.791 | 
     | g1193/Q         |   v   | IN       | MUX2X3_HV | 0.886 |   1.443 |   -3.905 | 
     | IN              |   v   | IN       | DacCtrl   | 0.005 |   1.448 |   -3.900 | 
     +-----------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   P[11]          (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  1.482
  Slack Time                    5.382
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -5.382 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV  | 0.000 |   0.000 |   -5.382 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV  | 0.477 |   0.477 |   -4.905 | 
     | g1176/B         |   v   | count[2] | AND2X3_HV  | 0.000 |   0.477 |   -4.905 | 
     | g1176/Q         |   v   | n_36     | AND2X3_HV  | 0.208 |   0.685 |   -4.698 | 
     | g1167/B1        |   v   | n_36     | AOI32X3_HV | 0.000 |   0.685 |   -4.698 | 
     | g1167/Q         |   ^   | n_55     | AOI32X3_HV | 0.144 |   0.828 |   -4.554 | 
     | g1156/A         |   ^   | n_55     | NOR2X3_HV  | 0.000 |   0.828 |   -4.554 | 
     | g1156/Q         |   v   | P[11]    | NOR2X3_HV  | 0.645 |   1.473 |   -3.909 | 
     | P[11]           |   v   | P[11]    | DacCtrl    | 0.009 |   1.482 |   -3.900 | 
     +------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   P[3]           (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  1.485
  Slack Time                    5.385
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -5.385 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV  | 0.000 |   0.000 |   -5.385 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV  | 0.477 |   0.477 |   -4.909 | 
     | g1176/B         |   v   | count[2] | AND2X3_HV  | 0.000 |   0.477 |   -4.909 | 
     | g1176/Q         |   v   | n_36     | AND2X3_HV  | 0.208 |   0.685 |   -4.701 | 
     | g1167/B1        |   v   | n_36     | AOI32X3_HV | 0.000 |   0.685 |   -4.701 | 
     | g1167/Q         |   ^   | n_55     | AOI32X3_HV | 0.144 |   0.828 |   -4.557 | 
     | g1154/A         |   ^   | n_55     | NOR2X3_HV  | 0.000 |   0.828 |   -4.557 | 
     | g1154/Q         |   v   | P[3]     | NOR2X3_HV  | 0.647 |   1.476 |   -3.910 | 
     | P[3]            |   v   | P[3]     | DacCtrl    | 0.010 |   1.485 |   -3.900 | 
     +------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   P[13]          (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  1.486
  Slack Time                    5.386
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -5.386 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV  | 0.000 |   0.000 |   -5.386 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV  | 0.477 |   0.477 |   -4.909 | 
     | g1176/B         |   v   | count[2] | AND2X3_HV  | 0.000 |   0.477 |   -4.909 | 
     | g1176/Q         |   v   | n_36     | AND2X3_HV  | 0.208 |   0.685 |   -4.701 | 
     | g1168/B1        |   v   | n_36     | AOI32X3_HV | 0.000 |   0.685 |   -4.701 | 
     | g1168/Q         |   ^   | n_58     | AOI32X3_HV | 0.152 |   0.836 |   -4.549 | 
     | g1155/A         |   ^   | n_58     | NOR2X3_HV  | 0.000 |   0.836 |   -4.549 | 
     | g1155/Q         |   v   | P[13]    | NOR2X3_HV  | 0.643 |   1.480 |   -3.906 | 
     | P[13]           |   v   | P[13]    | DacCtrl    | 0.006 |   1.486 |   -3.900 | 
     +------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   P[5]           (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  1.496
  Slack Time                    5.396
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -5.396 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV  | 0.000 |   0.000 |   -5.396 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV  | 0.477 |   0.477 |   -4.919 | 
     | g1176/B         |   v   | count[2] | AND2X3_HV  | 0.000 |   0.477 |   -4.919 | 
     | g1176/Q         |   v   | n_36     | AND2X3_HV  | 0.208 |   0.685 |   -4.712 | 
     | g1168/B1        |   v   | n_36     | AOI32X3_HV | 0.000 |   0.685 |   -4.712 | 
     | g1168/Q         |   ^   | n_58     | AOI32X3_HV | 0.152 |   0.836 |   -4.560 | 
     | g1153/A         |   ^   | n_58     | NOR2X3_HV  | 0.000 |   0.836 |   -4.560 | 
     | g1153/Q         |   v   | P[5]     | NOR2X3_HV  | 0.650 |   1.487 |   -3.910 | 
     | P[5]            |   v   | P[5]     | DacCtrl    | 0.010 |   1.496 |   -3.900 | 
     +------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   P[6]            (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  1.527
  Slack Time                    5.427
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |   -5.427 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV  | 0.000 |   0.000 |   -5.427 | 
     | count_reg[0]/QN |   ^   | n_17  | DFCX1_HV  | 0.604 |   0.604 |   -4.824 | 
     | g1180/B         |   ^   | n_17  | NOR3X3_HV | 0.000 |   0.604 |   -4.824 | 
     | g1180/Q         |   v   | n_27  | NOR3X3_HV | 0.098 |   0.702 |   -4.725 | 
     | g1160/B1        |   v   | n_27  | AO22X3_HV | 0.000 |   0.702 |   -4.725 | 
     | g1160/Q         |   v   | P[6]  | AO22X3_HV | 0.818 |   1.521 |   -3.907 | 
     | P[6]            |   v   | P[6]  | DacCtrl   | 0.007 |   1.527 |   -3.900 | 
     +--------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   P[15]           (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[3]/QN (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  1.535
  Slack Time                    5.435
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                 |       |       |            |       |  Time   |   Time   | 
     |-----------------+-------+-------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |            |       |   0.000 |   -5.435 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV   | 0.000 |   0.000 |   -5.435 | 
     | count_reg[3]/QN |   v   | n_44  | DFCX1_HV   | 0.645 |   0.645 |   -4.790 | 
     | g1161/A2        |   v   | n_44  | AOI32X3_HV | 0.001 |   0.646 |   -4.789 | 
     | g1161/Q         |   ^   | n_42  | AOI32X3_HV | 0.262 |   0.908 |   -4.527 | 
     | g1152/A         |   ^   | n_42  | NOR2X3_HV  | 0.000 |   0.908 |   -4.527 | 
     | g1152/Q         |   v   | P[15] | NOR2X3_HV  | 0.621 |   1.529 |   -3.906 | 
     | P[15]           |   v   | P[15] | DacCtrl    | 0.006 |   1.535 |   -3.900 | 
     +---------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   P[7]            (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[3]/QN (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  1.539
  Slack Time                    5.439
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                 |       |       |            |       |  Time   |   Time   | 
     |-----------------+-------+-------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |            |       |   0.000 |   -5.439 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV   | 0.000 |   0.000 |   -5.439 | 
     | count_reg[3]/QN |   v   | n_44  | DFCX1_HV   | 0.645 |   0.645 |   -4.794 | 
     | g1161/A2        |   v   | n_44  | AOI32X3_HV | 0.001 |   0.646 |   -4.793 | 
     | g1161/Q         |   ^   | n_42  | AOI32X3_HV | 0.262 |   0.908 |   -4.531 | 
     | g1151/A         |   ^   | n_42  | NOR2X3_HV  | 0.000 |   0.908 |   -4.531 | 
     | g1151/Q         |   v   | P[7]  | NOR2X3_HV  | 0.624 |   1.532 |   -3.907 | 
     | P[7]            |   v   | P[7]  | DacCtrl    | 0.007 |   1.539 |   -3.900 | 
     +---------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   P[2]            (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/QN (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  1.543
  Slack Time                    5.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                 |       |       |            |       |  Time   |   Time   | 
     |-----------------+-------+-------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |            |       |   0.000 |   -5.443 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV   | 0.000 |   0.000 |   -5.443 | 
     | count_reg[1]/QN |   v   | n_5   | DFCX1_HV   | 0.484 |   0.484 |   -4.959 | 
     | g1196/A         |   v   | n_5   | XNOR2X2_HV | 0.000 |   0.484 |   -4.959 | 
     | g1196/Q         |   ^   | n_7   | XNOR2X2_HV | 0.153 |   0.637 |   -4.806 | 
     | g1179/A         |   ^   | n_7   | OR3X3_HV   | 0.000 |   0.637 |   -4.806 | 
     | g1179/Q         |   ^   | n_24  | OR3X3_HV   | 0.175 |   0.813 |   -4.630 | 
     | g1158/B1        |   ^   | n_24  | OAI22X3_HV | 0.000 |   0.813 |   -4.630 | 
     | g1158/Q         |   v   | P[2]  | OAI22X3_HV | 0.726 |   1.539 |   -3.904 | 
     | P[2]            |   v   | P[2]  | DacCtrl    | 0.004 |   1.543 |   -3.900 | 
     +---------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   P[10]           (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/QN (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  1.547
  Slack Time                    5.447
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                 |       |       |            |       |  Time   |   Time   | 
     |-----------------+-------+-------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |            |       |   0.000 |   -5.447 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV   | 0.000 |   0.000 |   -5.447 | 
     | count_reg[1]/QN |   v   | n_5   | DFCX1_HV   | 0.484 |   0.484 |   -4.963 | 
     | g1196/A         |   v   | n_5   | XNOR2X2_HV | 0.000 |   0.484 |   -4.963 | 
     | g1196/Q         |   ^   | n_7   | XNOR2X2_HV | 0.153 |   0.637 |   -4.809 | 
     | g1179/A         |   ^   | n_7   | OR3X3_HV   | 0.000 |   0.637 |   -4.809 | 
     | g1179/Q         |   ^   | n_24  | OR3X3_HV   | 0.175 |   0.813 |   -4.634 | 
     | g1157/B1        |   ^   | n_24  | OAI22X3_HV | 0.000 |   0.813 |   -4.634 | 
     | g1157/Q         |   v   | P[10] | OAI22X3_HV | 0.728 |   1.541 |   -3.906 | 
     | P[10]           |   v   | P[10] | DacCtrl    | 0.006 |   1.547 |   -3.900 | 
     +---------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   P[12]          (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  1.561
  Slack Time                    5.461
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -5.461 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV  | 0.000 |   0.000 |   -5.461 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV  | 0.477 |   0.477 |   -4.984 | 
     | g1177/B         |   v   | count[2] | NAND2XL_HV | 0.000 |   0.477 |   -4.984 | 
     | g1177/Q         |   ^   | n_40     | NAND2XL_HV | 0.278 |   0.754 |   -4.706 | 
     | g1166/A1        |   ^   | n_40     | OAI22X3_HV | 0.000 |   0.754 |   -4.706 | 
     | g1166/Q         |   v   | P[12]    | OAI22X3_HV | 0.799 |   1.553 |   -3.907 | 
     | P[12]           |   v   | P[12]    | DacCtrl    | 0.007 |   1.561 |   -3.900 | 
     +------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   P[4]           (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  1.567
  Slack Time                    5.467
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -5.467 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV  | 0.000 |   0.000 |   -5.467 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV  | 0.477 |   0.477 |   -4.990 | 
     | g1177/B         |   v   | count[2] | NAND2XL_HV | 0.000 |   0.477 |   -4.990 | 
     | g1177/Q         |   ^   | n_40     | NAND2XL_HV | 0.278 |   0.754 |   -4.712 | 
     | g1165/A1        |   ^   | n_40     | OAI22X3_HV | 0.000 |   0.754 |   -4.712 | 
     | g1165/Q         |   v   | P[4]     | OAI22X3_HV | 0.802 |   1.556 |   -3.910 | 
     | P[4]            |   v   | P[4]     | DacCtrl    | 0.010 |   1.567 |   -3.900 | 
     +------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   P[1]           (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  1.622
  Slack Time                    5.522
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -5.522 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   -5.522 | 
     | count_reg[4]/Q  |   ^   | count[4] | DFCSX2_HV | 0.759 |   0.759 |   -4.763 | 
     | g1147/B         |   ^   | count[4] | NOR2X3_HV | 0.001 |   0.760 |   -4.762 | 
     | g1147/Q         |   v   | P[1]     | NOR2X3_HV | 0.853 |   1.613 |   -3.909 | 
     | P[1]            |   v   | P[1]     | DacCtrl   | 0.009 |   1.622 |   -3.900 | 
     +-----------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   P[9]           (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  1.677
  Slack Time                    5.577
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -5.577 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   -5.577 | 
     | count_reg[4]/Q  |   v   | count[4] | DFCSX2_HV | 0.556 |   0.556 |   -5.021 | 
     | g1208/A         |   v   | count[4] | INVX3_HV  | 0.001 |   0.557 |   -5.020 | 
     | g1208/Q         |   ^   | n_54     | INVX3_HV  | 0.362 |   0.919 |   -4.658 | 
     | g1148/B         |   ^   | n_54     | NOR2X3_HV | 0.002 |   0.921 |   -4.656 | 
     | g1148/Q         |   v   | P[9]     | NOR2X3_HV | 0.749 |   1.670 |   -3.908 | 
     | P[9]            |   v   | P[9]     | DacCtrl   | 0.008 |   1.677 |   -3.900 | 
     +-----------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   P[8]           (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  1.718
  Slack Time                    5.618
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -5.618 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV  | 0.000 |   0.000 |   -5.618 | 
     | count_reg[4]/Q  |   ^   | count[4] | DFCSX2_HV  | 0.759 |   0.759 |   -4.859 | 
     | g1163/A2        |   ^   | count[4] | OAI22X3_HV | 0.000 |   0.760 |   -4.859 | 
     | g1163/Q         |   v   | P[8]     | OAI22X3_HV | 0.953 |   1.713 |   -3.906 | 
     | P[8]            |   v   | P[8]     | DacCtrl    | 0.006 |   1.718 |   -3.900 | 
     +------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   P[16]          (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  1.769
  Slack Time                    5.669
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -5.669 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV  | 0.000 |   0.000 |   -5.669 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV  | 0.477 |   0.477 |   -5.193 | 
     | g1178/B         |   v   | count[2] | NAND2XL_HV | 0.000 |   0.477 |   -5.192 | 
     | g1178/Q         |   ^   | n_45     | NAND2XL_HV | 0.422 |   0.899 |   -4.771 | 
     | g1164/B1        |   ^   | n_45     | OAI22X3_HV | 0.000 |   0.899 |   -4.771 | 
     | g1164/Q         |   v   | P[16]    | OAI22X3_HV | 0.863 |   1.762 |   -3.908 | 
     | P[16]           |   v   | P[16]    | DacCtrl    | 0.008 |   1.769 |   -3.900 | 
     +------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   IP             (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  3.039
  Slack Time                    6.939
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -6.938 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   -6.938 | 
     | count_reg[4]/Q  |   v   | count[4] | DFCSX2_HV | 0.556 |   0.556 |   -6.382 | 
     | g1193/A         |   v   | count[4] | MUX2X3_HV | 0.001 |   0.557 |   -6.382 | 
     | g1193/Q         |   v   | IN       | MUX2X3_HV | 0.886 |   1.443 |   -5.496 | 
     | g1192/A         |   v   | IN       | INVX3_HV  | 0.002 |   1.444 |   -5.494 | 
     | g1192/Q         |   ^   | IP       | INVX3_HV  | 1.589 |   3.033 |   -3.905 | 
     | IP              |   ^   | IP       | DacCtrl   | 0.005 |   3.039 |   -3.900 | 
     +-----------------------------------------------------------------------------+ 

