--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MECHANICAL_CLOCK.twx MECHANICAL_CLOCK.ncd -o
MECHANICAL_CLOCK.twr MECHANICAL_CLOCK.pcf -ucf MECHANICAL_CLOCK.ucf

Design file:              MECHANICAL_CLOCK.ncd
Physical constraint file: MECHANICAL_CLOCK.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
MODE_BUTTON |    2.400(R)|      SLOW  |   -0.526(R)|      SLOW  |CLK_BUFGP         |   0.000|
RX          |    4.063(R)|      SLOW  |   -1.132(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
INDEX_RX<0>   |         7.982(R)|      SLOW  |         4.156(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<1>   |         8.160(R)|      SLOW  |         4.278(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<2>   |         8.248(R)|      SLOW  |         4.336(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<3>   |         8.218(R)|      SLOW  |         4.272(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<4>   |         8.054(R)|      SLOW  |         4.182(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<0>   |         8.492(R)|      SLOW  |         4.506(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<1>   |         7.990(R)|      SLOW  |         4.167(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<2>   |         8.472(R)|      SLOW  |         4.513(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<3>   |         8.589(R)|      SLOW  |         4.598(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<4>   |         8.511(R)|      SLOW  |         4.669(R)|      FAST  |CLK_BUFGP         |   0.000|
MODE_LED      |         8.593(R)|      SLOW  |         4.680(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<0>|         7.726(R)|      SLOW  |         3.967(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<1>|         7.618(R)|      SLOW  |         3.863(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<2>|         7.552(R)|      SLOW  |         3.831(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<3>|         7.526(R)|      SLOW  |         3.807(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<4>|         7.520(R)|      SLOW  |         3.811(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<5>|         7.416(R)|      SLOW  |         3.711(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<6>|         7.426(R)|      SLOW  |         3.725(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<7>|         7.256(R)|      SLOW  |         3.623(R)|      FAST  |CLK_BUFGP         |   0.000|
RX_EN         |         7.796(R)|      SLOW  |         4.059(R)|      FAST  |CLK_BUFGP         |   0.000|
TX            |         8.252(R)|      SLOW  |         4.317(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_ACTIVE     |         9.622(R)|      SLOW  |         5.297(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_DONE       |         9.692(R)|      SLOW  |         5.319(R)|      FAST  |CLK_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |    3.479|         |         |         |
RESET_BUTTON       |    4.997|    4.997|         |         |
RESET_SECOND_BUTTON|    3.960|    3.960|         |         |
SEND_BUTTON        |    4.504|    4.504|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET_BUTTON
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |         |         |    4.707|         |
RESET_BUTTON       |         |         |    2.124|    2.124|
RESET_SECOND_BUTTON|         |         |    1.805|    1.805|
SEND_BUTTON        |         |         |         |    2.458|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET_SECOND_BUTTON
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |         |         |    2.253|         |
RESET_BUTTON       |         |         |    2.037|    2.037|
RESET_SECOND_BUTTON|         |         |    2.088|    2.088|
SEND_BUTTON        |         |         |         |    0.409|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SEND_BUTTON
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |         |         |    2.389|         |
RESET_BUTTON       |         |         |         |    0.946|
RESET_SECOND_BUTTON|         |         |         |   -0.672|
SEND_BUTTON        |         |         |    0.817|    0.817|
-------------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
INPUT_DATA<0>  |OUTPUT_DATA<0> |    8.894|
INPUT_DATA<0>  |OUTPUT_DATA<1> |    8.784|
INPUT_DATA<0>  |OUTPUT_DATA<2> |    8.616|
INPUT_DATA<0>  |OUTPUT_DATA<3> |    8.567|
INPUT_DATA<0>  |OUTPUT_DATA<4> |    8.424|
INPUT_DATA<0>  |OUTPUT_DATA<5> |    8.272|
INPUT_DATA<0>  |OUTPUT_DATA<6> |    8.357|
INPUT_DATA<0>  |OUTPUT_DATA<7> |    7.973|
INPUT_DATA<1>  |OUTPUT_DATA<0> |    8.585|
INPUT_DATA<1>  |OUTPUT_DATA<1> |    8.475|
INPUT_DATA<1>  |OUTPUT_DATA<2> |    8.479|
INPUT_DATA<1>  |OUTPUT_DATA<3> |    8.430|
INPUT_DATA<1>  |OUTPUT_DATA<4> |    8.511|
INPUT_DATA<1>  |OUTPUT_DATA<5> |    8.359|
INPUT_DATA<1>  |OUTPUT_DATA<6> |    8.158|
INPUT_DATA<1>  |OUTPUT_DATA<7> |    7.824|
INPUT_DATA<2>  |OUTPUT_DATA<0> |    8.337|
INPUT_DATA<2>  |OUTPUT_DATA<1> |    8.227|
INPUT_DATA<2>  |OUTPUT_DATA<2> |    8.213|
INPUT_DATA<2>  |OUTPUT_DATA<3> |    8.164|
INPUT_DATA<2>  |OUTPUT_DATA<4> |    8.260|
INPUT_DATA<2>  |OUTPUT_DATA<5> |    8.108|
INPUT_DATA<2>  |OUTPUT_DATA<6> |    7.938|
INPUT_DATA<2>  |OUTPUT_DATA<7> |    7.671|
INPUT_DATA<3>  |OUTPUT_DATA<0> |    8.881|
INPUT_DATA<3>  |OUTPUT_DATA<1> |    8.771|
INPUT_DATA<3>  |OUTPUT_DATA<2> |    8.858|
INPUT_DATA<3>  |OUTPUT_DATA<3> |    8.809|
INPUT_DATA<3>  |OUTPUT_DATA<4> |    8.519|
INPUT_DATA<3>  |OUTPUT_DATA<5> |    8.367|
INPUT_DATA<3>  |OUTPUT_DATA<6> |    8.288|
INPUT_DATA<3>  |OUTPUT_DATA<7> |    8.187|
INPUT_DATA<4>  |OUTPUT_DATA<0> |    8.672|
INPUT_DATA<4>  |OUTPUT_DATA<1> |    8.562|
INPUT_DATA<4>  |OUTPUT_DATA<2> |    8.421|
INPUT_DATA<4>  |OUTPUT_DATA<3> |    8.372|
INPUT_DATA<4>  |OUTPUT_DATA<4> |    8.428|
INPUT_DATA<4>  |OUTPUT_DATA<5> |    8.276|
INPUT_DATA<4>  |OUTPUT_DATA<6> |    7.814|
INPUT_DATA<4>  |OUTPUT_DATA<7> |    7.675|
RX             |RX_LED         |    9.121|
---------------+---------------+---------+


Analysis completed Sat May 21 02:10:34 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4588 MB



