	component garduino_sys_v1 is
		port (
			clk_clk                : in    std_logic                     := 'X';             -- clk
			reset_reset_n          : in    std_logic                     := 'X';             -- reset_n
			sdram_controller_addr  : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_controller_ba    : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_controller_cas_n : out   std_logic;                                        -- cas_n
			sdram_controller_cke   : out   std_logic;                                        -- cke
			sdram_controller_cs_n  : out   std_logic;                                        -- cs_n
			sdram_controller_dq    : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_controller_dqm   : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_controller_ras_n : out   std_logic;                                        -- ras_n
			sdram_controller_we_n  : out   std_logic;                                        -- we_n
			bluetooth_uart_rxd     : in    std_logic                     := 'X';             -- rxd
			bluetooth_uart_txd     : out   std_logic;                                        -- txd
			sdram_clk_clk          : out   std_logic;                                        -- clk
			data1_export           : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			data2_export           : in    std_logic_vector(23 downto 0) := (others => 'X'); -- export
			lights_export          : out   std_logic_vector(8 downto 0);                     -- export
			fan_export             : out   std_logic_vector(8 downto 0);                     -- export
			roof_export            : out   std_logic_vector(9 downto 0);                     -- export
			curtains_export        : out   std_logic_vector(2 downto 0);                     -- export
			pump_export            : out   std_logic_vector(8 downto 0)                      -- export
		);
	end component garduino_sys_v1;

