# Name:     Olympia RISC-V Perf Model 
# Cmdline:  ./olympia --show-stats --no-run
# Exe:      ./olympia
# SimulatorVersion: v0.1.0
# Repro:    
# Start:    Wednesday Wed May 17 11:37:17 2023
# Elapsed:  0.000385s
# Sparta Version: map_v1.1.0-4-g277037f3
  [in] Arch Config: ArchCfg Node "" <- file: "/home/jeff/Development/condor/riscv-perf-model/arches/small_core.yaml"

Setting up Simulation Content...
Resources:
  cpu
Building tree...
Configuring tree...
Finalizing tree...
Inst Allocator: 478 Inst objects allocated/created
Inst Allocator: 0 Inst objects allocated/created

Counters (After Finalization):
_SPARTA_global_node_ : <_SPARTA_global_node_> {builtin} (privacy: 0)
+-scheduler : <scheduler (root)> (privacy: 0)
| +-stats : <scheduler.stats 7 stats, 5 counters> {builtin} (privacy: 0)
| | +-ticks : <scheduler.stats.ticks val:0 normal vis:100000000> (privacy: 0)
| | +-picoseconds : <scheduler.stats.picoseconds val:0 normal vis:100000000> (privacy: 0)
| | +-seconds : <scheduler.stats.seconds expr:picoseconds/1000000000000.0 vis:100000000> (privacy: 0)
| | +-milliseconds : <scheduler.stats.milliseconds expr:picoseconds/1000000000.0 vis:100000000> (privacy: 0)
| | +-microseconds : <scheduler.stats.microseconds expr:picoseconds/1000000.0 vis:100000000> (privacy: 0)
| | +-nanoseconds : <scheduler.stats.nanoseconds expr:picoseconds/1000.0 vis:100000000> (privacy: 0)
| | +-host_machine_user_runtime_seconds : <scheduler.stats.host_machine_user_runtime_seconds expr:host_user_time_count_ms/1000.0 vis:100000000> (privacy: 0)
| | +-host_machine_system_runtime_seconds : <scheduler.stats.host_machine_system_runtime_seconds expr:host_system_time_count_ms/1000.0 vis:100000000> (privacy: 0)
| | +-host_machine_wall_runtime_seconds : <scheduler.stats.host_machine_wall_runtime_seconds expr:host_wall_time_count_ms/1000.0 vis:100000000> (privacy: 0)
| | +-host_user_time_count_ms : <scheduler.stats.host_user_time_count_ms val:0 normal vis:100000000> (privacy: 0)
| | +-host_system_time_count_ms : <scheduler.stats.host_system_time_count_ms val:0 normal vis:100000000> (privacy: 0)
| | +-host_wall_time_count_ms : <scheduler.stats.host_wall_time_count_ms val:0 normal vis:100000000> (privacy: 0)
+-top : <top (root)> (privacy: 0)
| +-cpu : <top.cpu resource: "cpu"> (privacy: 0)
| | +-core0 : <top.cpu.core0 resource: "core"> (privacy: 0)
| | | +-decode : <top.cpu.core0.decode resource: "decode"> (privacy: 0)
| | | | +-stats : <top.cpu.core0.decode.stats 17 stats, 26 counters> {builtin} (privacy: 0)
| | | | | +-FetchQueue_utilization_UF_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_UF_probability expr:FetchQueue_utilization_UF / FetchQueue_utilization_total vis:100000000> (privacy: 0)
| | | | | +-FetchQueue_utilization_count0_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count0_probability expr:FetchQueue_utilization_count0/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_count1_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count1_probability expr:FetchQueue_utilization_count1/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_count2_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count2_probability expr:FetchQueue_utilization_count2/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_count3_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count3_probability expr:FetchQueue_utilization_count3/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_count4_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count4_probability expr:FetchQueue_utilization_count4/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_count5_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count5_probability expr:FetchQueue_utilization_count5/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_count6_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count6_probability expr:FetchQueue_utilization_count6/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_count7_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count7_probability expr:FetchQueue_utilization_count7/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_count8_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count8_probability expr:FetchQueue_utilization_count8/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_count9_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count9_probability expr:FetchQueue_utilization_count9/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_count10_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count10_probability expr:FetchQueue_utilization_count10/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_OF_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_OF_probability expr:FetchQueue_utilization_OF / FetchQueue_utilization_total vis:100000000> (privacy: 0)
| | | | | +-FetchQueue_utilization_max : <top.cpu.core0.decode.stats.FetchQueue_utilization_max val:0 current vis:100000000> (privacy: 0)
| | | | | +-FetchQueue_utilization_weighted_avg : <top.cpu.core0.decode.stats.FetchQueue_utilization_weighted_avg expr:( ( 0 * FetchQueue_utilization_UF )+ ( 0 * FetchQueue_utilization_count0 )+ ( 1 * FetchQueue_utilization_count1 )+ ( 2 * FetchQueue_utilization_count2 )+ ( 3 * FetchQueue_utilization_count3 )+ ( 4 * FetchQueue_utilization_count4 )+ ( 5 * FetchQueue_utilization_count5 )+ ( 6 * FetchQueue_utilization_count6 )+ ( 7 * FetchQueue_utilization_count7 )+ ( 8 * FetchQueue_utilization_count8 )+ ( 9 * FetchQueue_utilization_count9 )+ ( 10 * FetchQueue_utilization_count10 ) + ( 10 * FetchQueue_utilization_OF ) ) / FetchQueue_utilization_total vis:100000000> (privacy: 0)
| | | | | +-FetchQueue_utilization_weighted_nonzero_avg : <top.cpu.core0.decode.stats.FetchQueue_utilization_weighted_nonzero_avg expr:( ( 1 * FetchQueue_utilization_count1 )+ ( 2 * FetchQueue_utilization_count2 )+ ( 3 * FetchQueue_utilization_count3 )+ ( 4 * FetchQueue_utilization_count4 )+ ( 5 * FetchQueue_utilization_count5 )+ ( 6 * FetchQueue_utilization_count6 )+ ( 7 * FetchQueue_utilization_count7 )+ ( 8 * FetchQueue_utilization_count8 )+ ( 9 * FetchQueue_utilization_count9 )+ ( 10 * FetchQueue_utilization_count10 ) + ( 10 * FetchQueue_utilization_OF ) )                           /                                ( FetchQueue_utilization_total - FetchQueue_utilization_count0 ) vis:100000000> (privacy: 0)
| | | | | +-FetchQueue_utilization_full : <top.cpu.core0.decode.stats.FetchQueue_utilization_full expr:FetchQueue_utilization_count10 + FetchQueue_utilization_OF vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_full_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_full_probability expr:FetchQueue_utilization_full / FetchQueue_utilization_total vis:0> (privacy: 0)
| | | +-rename : <top.cpu.core0.rename resource: "rename"> (privacy: 0)
| | | | +-stats : <top.cpu.core0.rename.stats 17 stats, 26 counters> {builtin} (privacy: 0)
| | | | | +-rename_uop_queue_utilization_UF_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_UF_probability expr:rename_uop_queue_utilization_UF / rename_uop_queue_utilization_total vis:100000000> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count0_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count0_probability expr:rename_uop_queue_utilization_count0/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count1_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count1_probability expr:rename_uop_queue_utilization_count1/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count2_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count2_probability expr:rename_uop_queue_utilization_count2/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count3_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count3_probability expr:rename_uop_queue_utilization_count3/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count4_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count4_probability expr:rename_uop_queue_utilization_count4/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count5_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count5_probability expr:rename_uop_queue_utilization_count5/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count6_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count6_probability expr:rename_uop_queue_utilization_count6/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count7_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count7_probability expr:rename_uop_queue_utilization_count7/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count8_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count8_probability expr:rename_uop_queue_utilization_count8/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count9_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count9_probability expr:rename_uop_queue_utilization_count9/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count10_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count10_probability expr:rename_uop_queue_utilization_count10/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_OF_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_OF_probability expr:rename_uop_queue_utilization_OF / rename_uop_queue_utilization_total vis:100000000> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_max : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_max val:0 current vis:100000000> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_weighted_avg : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_weighted_avg expr:( ( 0 * rename_uop_queue_utilization_UF )+ ( 0 * rename_uop_queue_utilization_count0 )+ ( 1 * rename_uop_queue_utilization_count1 )+ ( 2 * rename_uop_queue_utilization_count2 )+ ( 3 * rename_uop_queue_utilization_count3 )+ ( 4 * rename_uop_queue_utilization_count4 )+ ( 5 * rename_uop_queue_utilization_count5 )+ ( 6 * rename_uop_queue_utilization_count6 )+ ( 7 * rename_uop_queue_utilization_count7 )+ ( 8 * rename_uop_queue_utilization_count8 )+ ( 9 * rename_uop_queue_utilization_count9 )+ ( 10 * rename_uop_queue_utilization_count10 ) + ( 10 * rename_uop_queue_utilization_OF ) ) / rename_uop_queue_utilization_total vis:100000000> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_weighted_nonzero_avg : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_weighted_nonzero_avg expr:( ( 1 * rename_uop_queue_utilization_count1 )+ ( 2 * rename_uop_queue_utilization_count2 )+ ( 3 * rename_uop_queue_utilization_count3 )+ ( 4 * rename_uop_queue_utilization_count4 )+ ( 5 * rename_uop_queue_utilization_count5 )+ ( 6 * rename_uop_queue_utilization_count6 )+ ( 7 * rename_uop_queue_utilization_count7 )+ ( 8 * rename_uop_queue_utilization_count8 )+ ( 9 * rename_uop_queue_utilization_count9 )+ ( 10 * rename_uop_queue_utilization_count10 ) + ( 10 * rename_uop_queue_utilization_OF ) )                           /                                ( rename_uop_queue_utilization_total - rename_uop_queue_utilization_count0 ) vis:100000000> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_full : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_full expr:rename_uop_queue_utilization_count10 + rename_uop_queue_utilization_OF vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_full_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_full_probability expr:rename_uop_queue_utilization_full / rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | +-dispatch : <top.cpu.core0.dispatch resource: "dispatch"> (privacy: 0)
| | | | +-stats : <top.cpu.core0.dispatch.stats 21 stats, 37 counters> {builtin} (privacy: 0)
| | | | | +-dispatch_queue_utilization_UF_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_UF_probability expr:dispatch_queue_utilization_UF / dispatch_queue_utilization_total vis:100000000> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count0_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count0_probability expr:dispatch_queue_utilization_count0/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count1_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count1_probability expr:dispatch_queue_utilization_count1/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count2_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count2_probability expr:dispatch_queue_utilization_count2/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count3_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count3_probability expr:dispatch_queue_utilization_count3/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count4_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count4_probability expr:dispatch_queue_utilization_count4/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count5_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count5_probability expr:dispatch_queue_utilization_count5/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count6_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count6_probability expr:dispatch_queue_utilization_count6/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count7_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count7_probability expr:dispatch_queue_utilization_count7/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count8_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count8_probability expr:dispatch_queue_utilization_count8/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count9_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count9_probability expr:dispatch_queue_utilization_count9/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count10_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count10_probability expr:dispatch_queue_utilization_count10/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_OF_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_OF_probability expr:dispatch_queue_utilization_OF / dispatch_queue_utilization_total vis:100000000> (privacy: 0)
| | | | | +-dispatch_queue_utilization_max : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_max val:0 current vis:100000000> (privacy: 0)
| | | | | +-dispatch_queue_utilization_weighted_avg : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_weighted_avg expr:( ( 0 * dispatch_queue_utilization_UF )+ ( 0 * dispatch_queue_utilization_count0 )+ ( 1 * dispatch_queue_utilization_count1 )+ ( 2 * dispatch_queue_utilization_count2 )+ ( 3 * dispatch_queue_utilization_count3 )+ ( 4 * dispatch_queue_utilization_count4 )+ ( 5 * dispatch_queue_utilization_count5 )+ ( 6 * dispatch_queue_utilization_count6 )+ ( 7 * dispatch_queue_utilization_count7 )+ ( 8 * dispatch_queue_utilization_count8 )+ ( 9 * dispatch_queue_utilization_count9 )+ ( 10 * dispatch_queue_utilization_count10 ) + ( 10 * dispatch_queue_utilization_OF ) ) / dispatch_queue_utilization_total vis:100000000> (privacy: 0)
| | | | | +-dispatch_queue_utilization_weighted_nonzero_avg : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_weighted_nonzero_avg expr:( ( 1 * dispatch_queue_utilization_count1 )+ ( 2 * dispatch_queue_utilization_count2 )+ ( 3 * dispatch_queue_utilization_count3 )+ ( 4 * dispatch_queue_utilization_count4 )+ ( 5 * dispatch_queue_utilization_count5 )+ ( 6 * dispatch_queue_utilization_count6 )+ ( 7 * dispatch_queue_utilization_count7 )+ ( 8 * dispatch_queue_utilization_count8 )+ ( 9 * dispatch_queue_utilization_count9 )+ ( 10 * dispatch_queue_utilization_count10 ) + ( 10 * dispatch_queue_utilization_OF ) )                           /                                ( dispatch_queue_utilization_total - dispatch_queue_utilization_count0 ) vis:100000000> (privacy: 0)
| | | | | +-dispatch_queue_utilization_full : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_full expr:dispatch_queue_utilization_count10 + dispatch_queue_utilization_OF vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_full_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_full_probability expr:dispatch_queue_utilization_full / dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-count_alu_insts : <top.cpu.core0.dispatch.stats.count_alu_insts val:0 normal vis:100000000> (privacy: 0)
| | | | | +-count_fpu_insts : <top.cpu.core0.dispatch.stats.count_fpu_insts val:0 normal vis:100000000> (privacy: 0)
| | | | | +-count_br_insts : <top.cpu.core0.dispatch.stats.count_br_insts val:0 normal vis:100000000> (privacy: 0)
| | | | | +-count_lsu_insts : <top.cpu.core0.dispatch.stats.count_lsu_insts val:0 normal vis:100000000> (privacy: 0)
| | | | | +-count_rob_insts : <top.cpu.core0.dispatch.stats.count_rob_insts val:0 normal vis:100000000> (privacy: 0)
| | | | | +-count_insts_per_unit : <top.cpu.core0.dispatch.stats.count_insts_per_unit expr:dispatch_inst_count0+dispatch_inst_count1+dispatch_inst_count2+dispatch_inst_count3+dispatch_inst_count4 vis:100000000> (privacy: 0)
| | | | | | +-dispatch_inst_count0 : <top.cpu.core0.dispatch.stats.count_insts_per_unit.dispatch_inst_count0 val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-dispatch_inst_count1 : <top.cpu.core0.dispatch.stats.count_insts_per_unit.dispatch_inst_count1 val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-dispatch_inst_count2 : <top.cpu.core0.dispatch.stats.count_insts_per_unit.dispatch_inst_count2 val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-dispatch_inst_count3 : <top.cpu.core0.dispatch.stats.count_insts_per_unit.dispatch_inst_count3 val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-dispatch_inst_count4 : <top.cpu.core0.dispatch.stats.count_insts_per_unit.dispatch_inst_count4 val:0 normal vis:100000000> (privacy: 0)
| | | | | +-weighted_count_insts_per_unit : <top.cpu.core0.dispatch.stats.weighted_count_insts_per_unit expr:Testing0+Testing1+Testing2+Testing3+Testing4 vis:100000000> (privacy: 0)
| | | | | | +-Testing0 : <top.cpu.core0.dispatch.stats.weighted_count_insts_per_unit.Testing0 val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-Testing1 : <top.cpu.core0.dispatch.stats.weighted_count_insts_per_unit.Testing1 val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-Testing2 : <top.cpu.core0.dispatch.stats.weighted_count_insts_per_unit.Testing2 val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-Testing3 : <top.cpu.core0.dispatch.stats.weighted_count_insts_per_unit.Testing3 val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-Testing4 : <top.cpu.core0.dispatch.stats.weighted_count_insts_per_unit.Testing4 val:0 normal vis:100000000> (privacy: 0)
| | | | | +-context_count_alu_insts : <top.cpu.core0.dispatch.stats.context_count_alu_insts expr:dispatch_alu_inst_count0 vis:100000000> (privacy: 0)
| | | | | | +-dispatch_alu_inst_count0 : <top.cpu.core0.dispatch.stats.context_count_alu_insts.dispatch_alu_inst_count0 val:0 normal vis:100000000> (privacy: 0)
| | | | | +-count_total_insts_dispatched : <top.cpu.core0.dispatch.stats.count_total_insts_dispatched expr:count_alu_insts + count_fpu_insts + count_lsu_insts vis:100000000> (privacy: 0)
| | | +-execute : <top.cpu.core0.execute resource: "execute"> (execute[0])  (privacy: 0)
| | | | +-alu0 : <top.cpu.core0.execute.alu0 resource: "exe_pipe"> (alu[0])  (privacy: 0)
| | | | | +-stats : <top.cpu.core0.execute.alu0.stats 0 stats, 2 counters> {builtin} (privacy: 0)
| | | | | | +-total_insts_issued : <top.cpu.core0.execute.alu0.stats.total_insts_issued val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-total_insts_executed : <top.cpu.core0.execute.alu0.stats.total_insts_executed val:0 normal vis:100000000> (privacy: 0)
| | | | +-fpu0 : <top.cpu.core0.execute.fpu0 resource: "exe_pipe"> (fpu[0])  (privacy: 0)
| | | | | +-stats : <top.cpu.core0.execute.fpu0.stats 0 stats, 2 counters> {builtin} (privacy: 0)
| | | | | | +-total_insts_issued : <top.cpu.core0.execute.fpu0.stats.total_insts_issued val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-total_insts_executed : <top.cpu.core0.execute.fpu0.stats.total_insts_executed val:0 normal vis:100000000> (privacy: 0)
| | | | +-br0 : <top.cpu.core0.execute.br0 resource: "exe_pipe"> (br[0])  (privacy: 0)
| | | | | +-stats : <top.cpu.core0.execute.br0.stats 0 stats, 2 counters> {builtin} (privacy: 0)
| | | | | | +-total_insts_issued : <top.cpu.core0.execute.br0.stats.total_insts_issued val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-total_insts_executed : <top.cpu.core0.execute.br0.stats.total_insts_executed val:0 normal vis:100000000> (privacy: 0)
| | | +-lsu : <top.cpu.core0.lsu resource: "lsu"> (privacy: 0)
| | | | +-tlb : <top.cpu.core0.lsu.tlb resource: "tlb"> (privacy: 1)
| | | | | +-stats : <top.cpu.core0.lsu.tlb.stats 0 stats, 1 counters> {builtin} (privacy: 1)
| | | | | | +-tlb_hits : <top.cpu.core0.lsu.tlb.stats.tlb_hits val:0 normal vis:100000000> (privacy: 1)
| | | | +-stats : <top.cpu.core0.lsu.stats 0 stats, 10 counters> {builtin} (privacy: 0)
| | | | | +-lsu_insts_dispatched : <top.cpu.core0.lsu.stats.lsu_insts_dispatched val:0 normal vis:100000000> (privacy: 0)
| | | | | +-stores_retired : <top.cpu.core0.lsu.stats.stores_retired val:0 normal vis:100000000> (privacy: 0)
| | | | | +-lsu_insts_issued : <top.cpu.core0.lsu.stats.lsu_insts_issued val:0 normal vis:100000000> (privacy: 0)
| | | | | +-lsu_insts_completed : <top.cpu.core0.lsu.stats.lsu_insts_completed val:0 normal vis:100000000> (privacy: 0)
| | | | | +-lsu_flushes : <top.cpu.core0.lsu.stats.lsu_flushes val:0 normal vis:100000000> (privacy: 0)
| | | | | +-tlb_hits : <top.cpu.core0.lsu.stats.tlb_hits val:0 normal vis:100000000> (privacy: 0)
| | | | | +-tlb_misses : <top.cpu.core0.lsu.stats.tlb_misses val:0 normal vis:100000000> (privacy: 0)
| | | | | +-dl1_cache_hits : <top.cpu.core0.lsu.stats.dl1_cache_hits val:0 normal vis:100000000> (privacy: 0)
| | | | | +-dl1_cache_misses : <top.cpu.core0.lsu.stats.dl1_cache_misses val:0 normal vis:100000000> (privacy: 0)
| | | | | +-biu_reqs : <top.cpu.core0.lsu.stats.biu_reqs val:0 normal vis:100000000> (privacy: 0)
| | | +-rob : <top.cpu.core0.rob resource: "rob"> (privacy: 0)
| | | | +-stats : <top.cpu.core0.rob.stats 38 stats, 68 counters> {builtin} (privacy: 0)
| | | | | +-ipc : <top.cpu.core0.rob.stats.ipc expr:total_number_retired/cycles vis:100000000> (privacy: 0)
| | | | | +-total_number_retired : <top.cpu.core0.rob.stats.total_number_retired val:0 normal vis:100000000> (privacy: 0)
| | | | | +-total_number_of_flushes : <top.cpu.core0.rob.stats.total_number_of_flushes val:0 normal vis:100000000> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_UF_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_UF_probability expr:ReorderBuffer_utilization_UF / ReorderBuffer_utilization_total vis:100000000> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count0_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count0_probability expr:ReorderBuffer_utilization_count0/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count1_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count1_probability expr:ReorderBuffer_utilization_count1/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count2_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count2_probability expr:ReorderBuffer_utilization_count2/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count3_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count3_probability expr:ReorderBuffer_utilization_count3/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count4_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count4_probability expr:ReorderBuffer_utilization_count4/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count5_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count5_probability expr:ReorderBuffer_utilization_count5/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count6_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count6_probability expr:ReorderBuffer_utilization_count6/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count7_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count7_probability expr:ReorderBuffer_utilization_count7/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count8_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count8_probability expr:ReorderBuffer_utilization_count8/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count9_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count9_probability expr:ReorderBuffer_utilization_count9/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count10_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count10_probability expr:ReorderBuffer_utilization_count10/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count11_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count11_probability expr:ReorderBuffer_utilization_count11/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count12_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count12_probability expr:ReorderBuffer_utilization_count12/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count13_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count13_probability expr:ReorderBuffer_utilization_count13/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count14_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count14_probability expr:ReorderBuffer_utilization_count14/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count15_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count15_probability expr:ReorderBuffer_utilization_count15/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count16_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count16_probability expr:ReorderBuffer_utilization_count16/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count17_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count17_probability expr:ReorderBuffer_utilization_count17/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count18_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count18_probability expr:ReorderBuffer_utilization_count18/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count19_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count19_probability expr:ReorderBuffer_utilization_count19/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count20_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count20_probability expr:ReorderBuffer_utilization_count20/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count21_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count21_probability expr:ReorderBuffer_utilization_count21/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count22_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count22_probability expr:ReorderBuffer_utilization_count22/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count23_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count23_probability expr:ReorderBuffer_utilization_count23/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count24_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count24_probability expr:ReorderBuffer_utilization_count24/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count25_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count25_probability expr:ReorderBuffer_utilization_count25/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count26_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count26_probability expr:ReorderBuffer_utilization_count26/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count27_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count27_probability expr:ReorderBuffer_utilization_count27/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count28_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count28_probability expr:ReorderBuffer_utilization_count28/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count29_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count29_probability expr:ReorderBuffer_utilization_count29/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count30_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count30_probability expr:ReorderBuffer_utilization_count30/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_OF_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_OF_probability expr:ReorderBuffer_utilization_OF / ReorderBuffer_utilization_total vis:100000000> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_max : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_max val:0 current vis:100000000> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_weighted_avg : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_weighted_avg expr:( ( 0 * ReorderBuffer_utilization_UF )+ ( 0 * ReorderBuffer_utilization_count0 )+ ( 1 * ReorderBuffer_utilization_count1 )+ ( 2 * ReorderBuffer_utilization_count2 )+ ( 3 * ReorderBuffer_utilization_count3 )+ ( 4 * ReorderBuffer_utilization_count4 )+ ( 5 * ReorderBuffer_utilization_count5 )+ ( 6 * ReorderBuffer_utilization_count6 )+ ( 7 * ReorderBuffer_utilization_count7 )+ ( 8 * ReorderBuffer_utilization_count8 )+ ( 9 * ReorderBuffer_utilization_count9 )+ ( 10 * ReorderBuffer_utilization_count10 )+ ( 11 * ReorderBuffer_utilization_count11 )+ ( 12 * ReorderBuffer_utilization_count12 )+ ( 13 * ReorderBuffer_utilization_count13 )+ ( 14 * ReorderBuffer_utilization_count14 )+ ( 15 * ReorderBuffer_utilization_count15 )+ ( 16 * ReorderBuffer_utilization_count16 )+ ( 17 * ReorderBuffer_utilization_count17 )+ ( 18 * ReorderBuffer_utilization_count18 )+ ( 19 * ReorderBuffer_utilization_count19 )+ ( 20 * ReorderBuffer_utilization_count20 )+ ( 21 * ReorderBuffer_utilization_count21 )+ ( 22 * ReorderBuffer_utilization_count22 )+ ( 23 * ReorderBuffer_utilization_count23 )+ ( 24 * ReorderBuffer_utilization_count24 )+ ( 25 * ReorderBuffer_utilization_count25 )+ ( 26 * ReorderBuffer_utilization_count26 )+ ( 27 * ReorderBuffer_utilization_count27 )+ ( 28 * ReorderBuffer_utilization_count28 )+ ( 29 * ReorderBuffer_utilization_count29 )+ ( 30 * ReorderBuffer_utilization_count30 ) + ( 30 * ReorderBuffer_utilization_OF ) ) / ReorderBuffer_utilization_total vis:100000000> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_weighted_nonzero_avg : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_weighted_nonzero_avg expr:( ( 1 * ReorderBuffer_utilization_count1 )+ ( 2 * ReorderBuffer_utilization_count2 )+ ( 3 * ReorderBuffer_utilization_count3 )+ ( 4 * ReorderBuffer_utilization_count4 )+ ( 5 * ReorderBuffer_utilization_count5 )+ ( 6 * ReorderBuffer_utilization_count6 )+ ( 7 * ReorderBuffer_utilization_count7 )+ ( 8 * ReorderBuffer_utilization_count8 )+ ( 9 * ReorderBuffer_utilization_count9 )+ ( 10 * ReorderBuffer_utilization_count10 )+ ( 11 * ReorderBuffer_utilization_count11 )+ ( 12 * ReorderBuffer_utilization_count12 )+ ( 13 * ReorderBuffer_utilization_count13 )+ ( 14 * ReorderBuffer_utilization_count14 )+ ( 15 * ReorderBuffer_utilization_count15 )+ ( 16 * ReorderBuffer_utilization_count16 )+ ( 17 * ReorderBuffer_utilization_count17 )+ ( 18 * ReorderBuffer_utilization_count18 )+ ( 19 * ReorderBuffer_utilization_count19 )+ ( 20 * ReorderBuffer_utilization_count20 )+ ( 21 * ReorderBuffer_utilization_count21 )+ ( 22 * ReorderBuffer_utilization_count22 )+ ( 23 * ReorderBuffer_utilization_count23 )+ ( 24 * ReorderBuffer_utilization_count24 )+ ( 25 * ReorderBuffer_utilization_count25 )+ ( 26 * ReorderBuffer_utilization_count26 )+ ( 27 * ReorderBuffer_utilization_count27 )+ ( 28 * ReorderBuffer_utilization_count28 )+ ( 29 * ReorderBuffer_utilization_count29 )+ ( 30 * ReorderBuffer_utilization_count30 ) + ( 30 * ReorderBuffer_utilization_OF ) )                           /                                ( ReorderBuffer_utilization_total - ReorderBuffer_utilization_count0 ) vis:100000000> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_full : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_full expr:ReorderBuffer_utilization_count30 + ReorderBuffer_utilization_OF vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_full_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_full_probability expr:ReorderBuffer_utilization_full / ReorderBuffer_utilization_total vis:0> (privacy: 0)
+-clocks : <clocks (root)> (privacy: 0)
| +-Root : <Clock Root period=1> (privacy: 0)
| | +-stats : <clocks.Root.stats 0 stats, 1 counters> {builtin} (privacy: 0)
| | | +-cycles : <clocks.Root.stats.cycles val:0 normal vis:100000000> (privacy: 0)
Preparing to run...
User specified --no-run or another command with "no-run" semantics. Skipping run
Inst Allocator: 478 Inst objects allocated/created
Inst Allocator: 478 Inst objects allocated/created
Inst Allocator: 0 Inst objects allocated/created
