|CosmicClash
CLOCK_50 => CLOCK_50.IN19
KEY[0] => rstn.IN7
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDR[0] <= up1.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= left1.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= down1.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= right1.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
PS2_CLK <> new_keyboard:keyboard.port2
PS2_CLK <> PS2_Controller:PS2.PS2_CLK
PS2_DAT <> new_keyboard:keyboard.port3
PS2_DAT <> PS2_Controller:PS2.PS2_DAT
VGA_R[0] <= vga_adapter:VGA1.VGA_R
VGA_R[1] <= vga_adapter:VGA1.VGA_R
VGA_R[2] <= vga_adapter:VGA1.VGA_R
VGA_R[3] <= vga_adapter:VGA1.VGA_R
VGA_R[4] <= vga_adapter:VGA1.VGA_R
VGA_R[5] <= vga_adapter:VGA1.VGA_R
VGA_R[6] <= vga_adapter:VGA1.VGA_R
VGA_R[7] <= vga_adapter:VGA1.VGA_R
VGA_G[0] <= vga_adapter:VGA1.VGA_G
VGA_G[1] <= vga_adapter:VGA1.VGA_G
VGA_G[2] <= vga_adapter:VGA1.VGA_G
VGA_G[3] <= vga_adapter:VGA1.VGA_G
VGA_G[4] <= vga_adapter:VGA1.VGA_G
VGA_G[5] <= vga_adapter:VGA1.VGA_G
VGA_G[6] <= vga_adapter:VGA1.VGA_G
VGA_G[7] <= vga_adapter:VGA1.VGA_G
VGA_B[0] <= vga_adapter:VGA1.VGA_B
VGA_B[1] <= vga_adapter:VGA1.VGA_B
VGA_B[2] <= vga_adapter:VGA1.VGA_B
VGA_B[3] <= vga_adapter:VGA1.VGA_B
VGA_B[4] <= vga_adapter:VGA1.VGA_B
VGA_B[5] <= vga_adapter:VGA1.VGA_B
VGA_B[6] <= vga_adapter:VGA1.VGA_B
VGA_B[7] <= vga_adapter:VGA1.VGA_B
VGA_HS <= vga_adapter:VGA1.VGA_HS
VGA_VS <= vga_adapter:VGA1.VGA_VS
VGA_BLANK_N <= vga_adapter:VGA1.VGA_BLANK_N
VGA_SYNC_N <= vga_adapter:VGA1.VGA_SYNC_N
VGA_CLK <= vga_adapter:VGA1.VGA_CLK


|CosmicClash|gamestate_FSM:Main_Game_Logic
CLOCK_50 => y[0].CLK
CLOCK_50 => y[1].CLK
CLOCK_50 => y[2].CLK
CLOCK_50 => y[3].CLK
CLOCK_50 => y[4].CLK
rstn => y[0].PRESET
rstn => y[1].ACLR
rstn => y[2].ACLR
rstn => y[3].ACLR
rstn => y[4].ACLR
start_game_en => Selector3.IN5
start_game_en => Selector4.IN2
user1_end_game_en => Y.OUTPUTSELECT
user1_end_game_en => Y.OUTPUTSELECT
user1_end_game_en => Selector0.IN5
user2_end_game_en => Y.DATAA
user2_end_game_en => Y.DATAA
end_over => Selector4.IN8
end_over => Selector4.IN9
end_over => Selector1.IN2
end_over => Selector0.IN1
paint_done => Selector2.IN5
paint_done => Selector3.IN1
game_display_en <= y[2].DB_MAX_OUTPUT_PORT_TYPE
home_plot_en <= y[0].DB_MAX_OUTPUT_PORT_TYPE
end_plot_en <= end_plot_en.DB_MAX_OUTPUT_PORT_TYPE
erase_home_en <= y[1].DB_MAX_OUTPUT_PORT_TYPE
user1_win <= y[3].DB_MAX_OUTPUT_PORT_TYPE
user2_win <= y[4].DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|counter:counterX
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|counter:counterY
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|ColorSelect:backgroundColorSelect
CLOCK_50 => VGA_Color[0]~reg0.CLK
CLOCK_50 => VGA_Color[1]~reg0.CLK
CLOCK_50 => VGA_Color[2]~reg0.CLK
home_color[0] => VGA_Color.DATAB
home_color[1] => VGA_Color.DATAB
home_color[2] => VGA_Color.DATAB
game_color[0] => VGA_Color.DATAB
game_color[1] => VGA_Color.DATAB
game_color[2] => VGA_Color.DATAB
endgame_color[0] => VGA_Color.DATAB
endgame_color[1] => VGA_Color.DATAB
endgame_color[2] => VGA_Color.DATAB
home_plot_en => VGA_Color.OUTPUTSELECT
home_plot_en => VGA_Color.OUTPUTSELECT
home_plot_en => VGA_Color.OUTPUTSELECT
end_plot_en => VGA_Color.OUTPUTSELECT
end_plot_en => VGA_Color.OUTPUTSELECT
end_plot_en => VGA_Color.OUTPUTSELECT
erase_home_en => VGA_Color.OUTPUTSELECT
erase_home_en => VGA_Color.OUTPUTSELECT
erase_home_en => VGA_Color.OUTPUTSELECT
VGA_Color[0] <= VGA_Color[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Color[1] <= VGA_Color[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Color[2] <= VGA_Color[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|homepage:homepage_mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|CosmicClash|homepage:homepage_mem|altsyncram:altsyncram_component
wren_a => altsyncram_66o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_66o1:auto_generated.data_a[0]
data_a[1] => altsyncram_66o1:auto_generated.data_a[1]
data_a[2] => altsyncram_66o1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_66o1:auto_generated.address_a[0]
address_a[1] => altsyncram_66o1:auto_generated.address_a[1]
address_a[2] => altsyncram_66o1:auto_generated.address_a[2]
address_a[3] => altsyncram_66o1:auto_generated.address_a[3]
address_a[4] => altsyncram_66o1:auto_generated.address_a[4]
address_a[5] => altsyncram_66o1:auto_generated.address_a[5]
address_a[6] => altsyncram_66o1:auto_generated.address_a[6]
address_a[7] => altsyncram_66o1:auto_generated.address_a[7]
address_a[8] => altsyncram_66o1:auto_generated.address_a[8]
address_a[9] => altsyncram_66o1:auto_generated.address_a[9]
address_a[10] => altsyncram_66o1:auto_generated.address_a[10]
address_a[11] => altsyncram_66o1:auto_generated.address_a[11]
address_a[12] => altsyncram_66o1:auto_generated.address_a[12]
address_a[13] => altsyncram_66o1:auto_generated.address_a[13]
address_a[14] => altsyncram_66o1:auto_generated.address_a[14]
address_a[15] => altsyncram_66o1:auto_generated.address_a[15]
address_a[16] => altsyncram_66o1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_66o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_66o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_66o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_66o1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CosmicClash|homepage:homepage_mem|altsyncram:altsyncram_component|altsyncram_66o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_nma:decode3.data[0]
address_a[13] => decode_g2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_nma:decode3.data[1]
address_a[14] => decode_g2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_nma:decode3.data[2]
address_a[15] => decode_g2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_nma:decode3.data[3]
address_a[16] => decode_g2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a22.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a28.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a23.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a29.PORTADATAIN
q_a[0] <= mux_2hb:mux2.result[0]
q_a[1] <= mux_2hb:mux2.result[1]
q_a[2] <= mux_2hb:mux2.result[2]
wren_a => decode_nma:decode3.enable


|CosmicClash|homepage:homepage_mem|altsyncram:altsyncram_component|altsyncram_66o1:auto_generated|decode_nma:decode3
data[0] => w_anode242w[1].IN0
data[0] => w_anode259w[1].IN1
data[0] => w_anode269w[1].IN0
data[0] => w_anode279w[1].IN1
data[0] => w_anode289w[1].IN0
data[0] => w_anode299w[1].IN1
data[0] => w_anode309w[1].IN0
data[0] => w_anode319w[1].IN1
data[0] => w_anode338w[1].IN0
data[0] => w_anode349w[1].IN1
data[0] => w_anode359w[1].IN0
data[0] => w_anode369w[1].IN1
data[0] => w_anode379w[1].IN0
data[0] => w_anode389w[1].IN1
data[0] => w_anode399w[1].IN0
data[0] => w_anode409w[1].IN1
data[1] => w_anode242w[2].IN0
data[1] => w_anode259w[2].IN0
data[1] => w_anode269w[2].IN1
data[1] => w_anode279w[2].IN1
data[1] => w_anode289w[2].IN0
data[1] => w_anode299w[2].IN0
data[1] => w_anode309w[2].IN1
data[1] => w_anode319w[2].IN1
data[1] => w_anode338w[2].IN0
data[1] => w_anode349w[2].IN0
data[1] => w_anode359w[2].IN1
data[1] => w_anode369w[2].IN1
data[1] => w_anode379w[2].IN0
data[1] => w_anode389w[2].IN0
data[1] => w_anode399w[2].IN1
data[1] => w_anode409w[2].IN1
data[2] => w_anode242w[3].IN0
data[2] => w_anode259w[3].IN0
data[2] => w_anode269w[3].IN0
data[2] => w_anode279w[3].IN0
data[2] => w_anode289w[3].IN1
data[2] => w_anode299w[3].IN1
data[2] => w_anode309w[3].IN1
data[2] => w_anode319w[3].IN1
data[2] => w_anode338w[3].IN0
data[2] => w_anode349w[3].IN0
data[2] => w_anode359w[3].IN0
data[2] => w_anode369w[3].IN0
data[2] => w_anode379w[3].IN1
data[2] => w_anode389w[3].IN1
data[2] => w_anode399w[3].IN1
data[2] => w_anode409w[3].IN1
data[3] => w_anode233w[1].IN0
data[3] => w_anode331w[1].IN1
enable => w_anode233w[1].IN0
enable => w_anode331w[1].IN0
eq[0] <= w_anode242w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode259w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode269w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode279w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode289w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode299w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode309w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode319w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode338w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode349w[3].DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|homepage:homepage_mem|altsyncram:altsyncram_component|altsyncram_66o1:auto_generated|decode_g2a:rden_decode
data[0] => w_anode424w[1].IN0
data[0] => w_anode441w[1].IN1
data[0] => w_anode451w[1].IN0
data[0] => w_anode461w[1].IN1
data[0] => w_anode471w[1].IN0
data[0] => w_anode481w[1].IN1
data[0] => w_anode491w[1].IN0
data[0] => w_anode501w[1].IN1
data[0] => w_anode511w[1].IN0
data[0] => w_anode522w[1].IN1
data[0] => w_anode532w[1].IN0
data[0] => w_anode542w[1].IN1
data[0] => w_anode552w[1].IN0
data[0] => w_anode562w[1].IN1
data[0] => w_anode572w[1].IN0
data[0] => w_anode582w[1].IN1
data[1] => w_anode424w[2].IN0
data[1] => w_anode441w[2].IN0
data[1] => w_anode451w[2].IN1
data[1] => w_anode461w[2].IN1
data[1] => w_anode471w[2].IN0
data[1] => w_anode481w[2].IN0
data[1] => w_anode491w[2].IN1
data[1] => w_anode501w[2].IN1
data[1] => w_anode511w[2].IN0
data[1] => w_anode522w[2].IN0
data[1] => w_anode532w[2].IN1
data[1] => w_anode542w[2].IN1
data[1] => w_anode552w[2].IN0
data[1] => w_anode562w[2].IN0
data[1] => w_anode572w[2].IN1
data[1] => w_anode582w[2].IN1
data[2] => w_anode424w[3].IN0
data[2] => w_anode441w[3].IN0
data[2] => w_anode451w[3].IN0
data[2] => w_anode461w[3].IN0
data[2] => w_anode471w[3].IN1
data[2] => w_anode481w[3].IN1
data[2] => w_anode491w[3].IN1
data[2] => w_anode501w[3].IN1
data[2] => w_anode511w[3].IN0
data[2] => w_anode522w[3].IN0
data[2] => w_anode532w[3].IN0
data[2] => w_anode542w[3].IN0
data[2] => w_anode552w[3].IN1
data[2] => w_anode562w[3].IN1
data[2] => w_anode572w[3].IN1
data[2] => w_anode582w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode511w[1].IN0
data[3] => w_anode522w[1].IN0
data[3] => w_anode532w[1].IN0
data[3] => w_anode542w[1].IN0
data[3] => w_anode552w[1].IN0
data[3] => w_anode562w[1].IN0
data[3] => w_anode572w[1].IN0
data[3] => w_anode582w[1].IN0
eq[0] <= w_anode424w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode441w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode451w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode461w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode471w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode481w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode491w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode501w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode511w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode522w[3].DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|homepage:homepage_mem|altsyncram:altsyncram_component|altsyncram_66o1:auto_generated|mux_2hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
data[24] => l1_w0_n4_mux_dataout.IN1
data[25] => l1_w1_n4_mux_dataout.IN1
data[26] => l1_w2_n4_mux_dataout.IN1
data[27] => l1_w0_n4_mux_dataout.IN1
data[28] => l1_w1_n4_mux_dataout.IN1
data[29] => l1_w2_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0


|CosmicClash|gamebackground:gamebackground_mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|CosmicClash|gamebackground:gamebackground_mem|altsyncram:altsyncram_component
wren_a => altsyncram_d3p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_d3p1:auto_generated.data_a[0]
data_a[1] => altsyncram_d3p1:auto_generated.data_a[1]
data_a[2] => altsyncram_d3p1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d3p1:auto_generated.address_a[0]
address_a[1] => altsyncram_d3p1:auto_generated.address_a[1]
address_a[2] => altsyncram_d3p1:auto_generated.address_a[2]
address_a[3] => altsyncram_d3p1:auto_generated.address_a[3]
address_a[4] => altsyncram_d3p1:auto_generated.address_a[4]
address_a[5] => altsyncram_d3p1:auto_generated.address_a[5]
address_a[6] => altsyncram_d3p1:auto_generated.address_a[6]
address_a[7] => altsyncram_d3p1:auto_generated.address_a[7]
address_a[8] => altsyncram_d3p1:auto_generated.address_a[8]
address_a[9] => altsyncram_d3p1:auto_generated.address_a[9]
address_a[10] => altsyncram_d3p1:auto_generated.address_a[10]
address_a[11] => altsyncram_d3p1:auto_generated.address_a[11]
address_a[12] => altsyncram_d3p1:auto_generated.address_a[12]
address_a[13] => altsyncram_d3p1:auto_generated.address_a[13]
address_a[14] => altsyncram_d3p1:auto_generated.address_a[14]
address_a[15] => altsyncram_d3p1:auto_generated.address_a[15]
address_a[16] => altsyncram_d3p1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d3p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d3p1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d3p1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d3p1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CosmicClash|gamebackground:gamebackground_mem|altsyncram:altsyncram_component|altsyncram_d3p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_nma:decode3.data[0]
address_a[13] => decode_g2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_nma:decode3.data[1]
address_a[14] => decode_g2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_nma:decode3.data[2]
address_a[15] => decode_g2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_nma:decode3.data[3]
address_a[16] => decode_g2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a22.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a28.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a23.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a29.PORTADATAIN
q_a[0] <= mux_2hb:mux2.result[0]
q_a[1] <= mux_2hb:mux2.result[1]
q_a[2] <= mux_2hb:mux2.result[2]
wren_a => decode_nma:decode3.enable


|CosmicClash|gamebackground:gamebackground_mem|altsyncram:altsyncram_component|altsyncram_d3p1:auto_generated|decode_nma:decode3
data[0] => w_anode242w[1].IN0
data[0] => w_anode259w[1].IN1
data[0] => w_anode269w[1].IN0
data[0] => w_anode279w[1].IN1
data[0] => w_anode289w[1].IN0
data[0] => w_anode299w[1].IN1
data[0] => w_anode309w[1].IN0
data[0] => w_anode319w[1].IN1
data[0] => w_anode338w[1].IN0
data[0] => w_anode349w[1].IN1
data[0] => w_anode359w[1].IN0
data[0] => w_anode369w[1].IN1
data[0] => w_anode379w[1].IN0
data[0] => w_anode389w[1].IN1
data[0] => w_anode399w[1].IN0
data[0] => w_anode409w[1].IN1
data[1] => w_anode242w[2].IN0
data[1] => w_anode259w[2].IN0
data[1] => w_anode269w[2].IN1
data[1] => w_anode279w[2].IN1
data[1] => w_anode289w[2].IN0
data[1] => w_anode299w[2].IN0
data[1] => w_anode309w[2].IN1
data[1] => w_anode319w[2].IN1
data[1] => w_anode338w[2].IN0
data[1] => w_anode349w[2].IN0
data[1] => w_anode359w[2].IN1
data[1] => w_anode369w[2].IN1
data[1] => w_anode379w[2].IN0
data[1] => w_anode389w[2].IN0
data[1] => w_anode399w[2].IN1
data[1] => w_anode409w[2].IN1
data[2] => w_anode242w[3].IN0
data[2] => w_anode259w[3].IN0
data[2] => w_anode269w[3].IN0
data[2] => w_anode279w[3].IN0
data[2] => w_anode289w[3].IN1
data[2] => w_anode299w[3].IN1
data[2] => w_anode309w[3].IN1
data[2] => w_anode319w[3].IN1
data[2] => w_anode338w[3].IN0
data[2] => w_anode349w[3].IN0
data[2] => w_anode359w[3].IN0
data[2] => w_anode369w[3].IN0
data[2] => w_anode379w[3].IN1
data[2] => w_anode389w[3].IN1
data[2] => w_anode399w[3].IN1
data[2] => w_anode409w[3].IN1
data[3] => w_anode233w[1].IN0
data[3] => w_anode331w[1].IN1
enable => w_anode233w[1].IN0
enable => w_anode331w[1].IN0
eq[0] <= w_anode242w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode259w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode269w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode279w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode289w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode299w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode309w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode319w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode338w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode349w[3].DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|gamebackground:gamebackground_mem|altsyncram:altsyncram_component|altsyncram_d3p1:auto_generated|decode_g2a:rden_decode
data[0] => w_anode424w[1].IN0
data[0] => w_anode441w[1].IN1
data[0] => w_anode451w[1].IN0
data[0] => w_anode461w[1].IN1
data[0] => w_anode471w[1].IN0
data[0] => w_anode481w[1].IN1
data[0] => w_anode491w[1].IN0
data[0] => w_anode501w[1].IN1
data[0] => w_anode511w[1].IN0
data[0] => w_anode522w[1].IN1
data[0] => w_anode532w[1].IN0
data[0] => w_anode542w[1].IN1
data[0] => w_anode552w[1].IN0
data[0] => w_anode562w[1].IN1
data[0] => w_anode572w[1].IN0
data[0] => w_anode582w[1].IN1
data[1] => w_anode424w[2].IN0
data[1] => w_anode441w[2].IN0
data[1] => w_anode451w[2].IN1
data[1] => w_anode461w[2].IN1
data[1] => w_anode471w[2].IN0
data[1] => w_anode481w[2].IN0
data[1] => w_anode491w[2].IN1
data[1] => w_anode501w[2].IN1
data[1] => w_anode511w[2].IN0
data[1] => w_anode522w[2].IN0
data[1] => w_anode532w[2].IN1
data[1] => w_anode542w[2].IN1
data[1] => w_anode552w[2].IN0
data[1] => w_anode562w[2].IN0
data[1] => w_anode572w[2].IN1
data[1] => w_anode582w[2].IN1
data[2] => w_anode424w[3].IN0
data[2] => w_anode441w[3].IN0
data[2] => w_anode451w[3].IN0
data[2] => w_anode461w[3].IN0
data[2] => w_anode471w[3].IN1
data[2] => w_anode481w[3].IN1
data[2] => w_anode491w[3].IN1
data[2] => w_anode501w[3].IN1
data[2] => w_anode511w[3].IN0
data[2] => w_anode522w[3].IN0
data[2] => w_anode532w[3].IN0
data[2] => w_anode542w[3].IN0
data[2] => w_anode552w[3].IN1
data[2] => w_anode562w[3].IN1
data[2] => w_anode572w[3].IN1
data[2] => w_anode582w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode511w[1].IN0
data[3] => w_anode522w[1].IN0
data[3] => w_anode532w[1].IN0
data[3] => w_anode542w[1].IN0
data[3] => w_anode552w[1].IN0
data[3] => w_anode562w[1].IN0
data[3] => w_anode572w[1].IN0
data[3] => w_anode582w[1].IN0
eq[0] <= w_anode424w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode441w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode451w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode461w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode471w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode481w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode491w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode501w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode511w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode522w[3].DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|gamebackground:gamebackground_mem|altsyncram:altsyncram_component|altsyncram_d3p1:auto_generated|mux_2hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
data[24] => l1_w0_n4_mux_dataout.IN1
data[25] => l1_w1_n4_mux_dataout.IN1
data[26] => l1_w2_n4_mux_dataout.IN1
data[27] => l1_w0_n4_mux_dataout.IN1
data[28] => l1_w1_n4_mux_dataout.IN1
data[29] => l1_w2_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0


|CosmicClash|User1End:userEndGame
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|CosmicClash|User1End:userEndGame|altsyncram:altsyncram_component
wren_a => altsyncram_6io1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6io1:auto_generated.data_a[0]
data_a[1] => altsyncram_6io1:auto_generated.data_a[1]
data_a[2] => altsyncram_6io1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6io1:auto_generated.address_a[0]
address_a[1] => altsyncram_6io1:auto_generated.address_a[1]
address_a[2] => altsyncram_6io1:auto_generated.address_a[2]
address_a[3] => altsyncram_6io1:auto_generated.address_a[3]
address_a[4] => altsyncram_6io1:auto_generated.address_a[4]
address_a[5] => altsyncram_6io1:auto_generated.address_a[5]
address_a[6] => altsyncram_6io1:auto_generated.address_a[6]
address_a[7] => altsyncram_6io1:auto_generated.address_a[7]
address_a[8] => altsyncram_6io1:auto_generated.address_a[8]
address_a[9] => altsyncram_6io1:auto_generated.address_a[9]
address_a[10] => altsyncram_6io1:auto_generated.address_a[10]
address_a[11] => altsyncram_6io1:auto_generated.address_a[11]
address_a[12] => altsyncram_6io1:auto_generated.address_a[12]
address_a[13] => altsyncram_6io1:auto_generated.address_a[13]
address_a[14] => altsyncram_6io1:auto_generated.address_a[14]
address_a[15] => altsyncram_6io1:auto_generated.address_a[15]
address_a[16] => altsyncram_6io1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6io1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6io1:auto_generated.q_a[0]
q_a[1] <= altsyncram_6io1:auto_generated.q_a[1]
q_a[2] <= altsyncram_6io1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CosmicClash|User1End:userEndGame|altsyncram:altsyncram_component|altsyncram_6io1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_nma:decode3.data[0]
address_a[13] => decode_g2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_nma:decode3.data[1]
address_a[14] => decode_g2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_nma:decode3.data[2]
address_a[15] => decode_g2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_nma:decode3.data[3]
address_a[16] => decode_g2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a22.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a28.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a23.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a29.PORTADATAIN
q_a[0] <= mux_2hb:mux2.result[0]
q_a[1] <= mux_2hb:mux2.result[1]
q_a[2] <= mux_2hb:mux2.result[2]
wren_a => decode_nma:decode3.enable


|CosmicClash|User1End:userEndGame|altsyncram:altsyncram_component|altsyncram_6io1:auto_generated|decode_nma:decode3
data[0] => w_anode242w[1].IN0
data[0] => w_anode259w[1].IN1
data[0] => w_anode269w[1].IN0
data[0] => w_anode279w[1].IN1
data[0] => w_anode289w[1].IN0
data[0] => w_anode299w[1].IN1
data[0] => w_anode309w[1].IN0
data[0] => w_anode319w[1].IN1
data[0] => w_anode338w[1].IN0
data[0] => w_anode349w[1].IN1
data[0] => w_anode359w[1].IN0
data[0] => w_anode369w[1].IN1
data[0] => w_anode379w[1].IN0
data[0] => w_anode389w[1].IN1
data[0] => w_anode399w[1].IN0
data[0] => w_anode409w[1].IN1
data[1] => w_anode242w[2].IN0
data[1] => w_anode259w[2].IN0
data[1] => w_anode269w[2].IN1
data[1] => w_anode279w[2].IN1
data[1] => w_anode289w[2].IN0
data[1] => w_anode299w[2].IN0
data[1] => w_anode309w[2].IN1
data[1] => w_anode319w[2].IN1
data[1] => w_anode338w[2].IN0
data[1] => w_anode349w[2].IN0
data[1] => w_anode359w[2].IN1
data[1] => w_anode369w[2].IN1
data[1] => w_anode379w[2].IN0
data[1] => w_anode389w[2].IN0
data[1] => w_anode399w[2].IN1
data[1] => w_anode409w[2].IN1
data[2] => w_anode242w[3].IN0
data[2] => w_anode259w[3].IN0
data[2] => w_anode269w[3].IN0
data[2] => w_anode279w[3].IN0
data[2] => w_anode289w[3].IN1
data[2] => w_anode299w[3].IN1
data[2] => w_anode309w[3].IN1
data[2] => w_anode319w[3].IN1
data[2] => w_anode338w[3].IN0
data[2] => w_anode349w[3].IN0
data[2] => w_anode359w[3].IN0
data[2] => w_anode369w[3].IN0
data[2] => w_anode379w[3].IN1
data[2] => w_anode389w[3].IN1
data[2] => w_anode399w[3].IN1
data[2] => w_anode409w[3].IN1
data[3] => w_anode233w[1].IN0
data[3] => w_anode331w[1].IN1
enable => w_anode233w[1].IN0
enable => w_anode331w[1].IN0
eq[0] <= w_anode242w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode259w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode269w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode279w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode289w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode299w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode309w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode319w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode338w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode349w[3].DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|User1End:userEndGame|altsyncram:altsyncram_component|altsyncram_6io1:auto_generated|decode_g2a:rden_decode
data[0] => w_anode424w[1].IN0
data[0] => w_anode441w[1].IN1
data[0] => w_anode451w[1].IN0
data[0] => w_anode461w[1].IN1
data[0] => w_anode471w[1].IN0
data[0] => w_anode481w[1].IN1
data[0] => w_anode491w[1].IN0
data[0] => w_anode501w[1].IN1
data[0] => w_anode511w[1].IN0
data[0] => w_anode522w[1].IN1
data[0] => w_anode532w[1].IN0
data[0] => w_anode542w[1].IN1
data[0] => w_anode552w[1].IN0
data[0] => w_anode562w[1].IN1
data[0] => w_anode572w[1].IN0
data[0] => w_anode582w[1].IN1
data[1] => w_anode424w[2].IN0
data[1] => w_anode441w[2].IN0
data[1] => w_anode451w[2].IN1
data[1] => w_anode461w[2].IN1
data[1] => w_anode471w[2].IN0
data[1] => w_anode481w[2].IN0
data[1] => w_anode491w[2].IN1
data[1] => w_anode501w[2].IN1
data[1] => w_anode511w[2].IN0
data[1] => w_anode522w[2].IN0
data[1] => w_anode532w[2].IN1
data[1] => w_anode542w[2].IN1
data[1] => w_anode552w[2].IN0
data[1] => w_anode562w[2].IN0
data[1] => w_anode572w[2].IN1
data[1] => w_anode582w[2].IN1
data[2] => w_anode424w[3].IN0
data[2] => w_anode441w[3].IN0
data[2] => w_anode451w[3].IN0
data[2] => w_anode461w[3].IN0
data[2] => w_anode471w[3].IN1
data[2] => w_anode481w[3].IN1
data[2] => w_anode491w[3].IN1
data[2] => w_anode501w[3].IN1
data[2] => w_anode511w[3].IN0
data[2] => w_anode522w[3].IN0
data[2] => w_anode532w[3].IN0
data[2] => w_anode542w[3].IN0
data[2] => w_anode552w[3].IN1
data[2] => w_anode562w[3].IN1
data[2] => w_anode572w[3].IN1
data[2] => w_anode582w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode511w[1].IN0
data[3] => w_anode522w[1].IN0
data[3] => w_anode532w[1].IN0
data[3] => w_anode542w[1].IN0
data[3] => w_anode552w[1].IN0
data[3] => w_anode562w[1].IN0
data[3] => w_anode572w[1].IN0
data[3] => w_anode582w[1].IN0
eq[0] <= w_anode424w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode441w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode451w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode461w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode471w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode481w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode491w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode501w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode511w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode522w[3].DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|User1End:userEndGame|altsyncram:altsyncram_component|altsyncram_6io1:auto_generated|mux_2hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
data[24] => l1_w0_n4_mux_dataout.IN1
data[25] => l1_w1_n4_mux_dataout.IN1
data[26] => l1_w2_n4_mux_dataout.IN1
data[27] => l1_w0_n4_mux_dataout.IN1
data[28] => l1_w1_n4_mux_dataout.IN1
data[29] => l1_w2_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0


|CosmicClash|User2End:user2EndGame
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|CosmicClash|User2End:user2EndGame|altsyncram:altsyncram_component
wren_a => altsyncram_uuo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_uuo1:auto_generated.data_a[0]
data_a[1] => altsyncram_uuo1:auto_generated.data_a[1]
data_a[2] => altsyncram_uuo1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uuo1:auto_generated.address_a[0]
address_a[1] => altsyncram_uuo1:auto_generated.address_a[1]
address_a[2] => altsyncram_uuo1:auto_generated.address_a[2]
address_a[3] => altsyncram_uuo1:auto_generated.address_a[3]
address_a[4] => altsyncram_uuo1:auto_generated.address_a[4]
address_a[5] => altsyncram_uuo1:auto_generated.address_a[5]
address_a[6] => altsyncram_uuo1:auto_generated.address_a[6]
address_a[7] => altsyncram_uuo1:auto_generated.address_a[7]
address_a[8] => altsyncram_uuo1:auto_generated.address_a[8]
address_a[9] => altsyncram_uuo1:auto_generated.address_a[9]
address_a[10] => altsyncram_uuo1:auto_generated.address_a[10]
address_a[11] => altsyncram_uuo1:auto_generated.address_a[11]
address_a[12] => altsyncram_uuo1:auto_generated.address_a[12]
address_a[13] => altsyncram_uuo1:auto_generated.address_a[13]
address_a[14] => altsyncram_uuo1:auto_generated.address_a[14]
address_a[15] => altsyncram_uuo1:auto_generated.address_a[15]
address_a[16] => altsyncram_uuo1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uuo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uuo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_uuo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_uuo1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CosmicClash|User2End:user2EndGame|altsyncram:altsyncram_component|altsyncram_uuo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_nma:decode3.data[0]
address_a[13] => decode_g2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_nma:decode3.data[1]
address_a[14] => decode_g2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_nma:decode3.data[2]
address_a[15] => decode_g2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_nma:decode3.data[3]
address_a[16] => decode_g2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a22.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a28.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a23.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a29.PORTADATAIN
q_a[0] <= mux_2hb:mux2.result[0]
q_a[1] <= mux_2hb:mux2.result[1]
q_a[2] <= mux_2hb:mux2.result[2]
wren_a => decode_nma:decode3.enable


|CosmicClash|User2End:user2EndGame|altsyncram:altsyncram_component|altsyncram_uuo1:auto_generated|decode_nma:decode3
data[0] => w_anode242w[1].IN0
data[0] => w_anode259w[1].IN1
data[0] => w_anode269w[1].IN0
data[0] => w_anode279w[1].IN1
data[0] => w_anode289w[1].IN0
data[0] => w_anode299w[1].IN1
data[0] => w_anode309w[1].IN0
data[0] => w_anode319w[1].IN1
data[0] => w_anode338w[1].IN0
data[0] => w_anode349w[1].IN1
data[0] => w_anode359w[1].IN0
data[0] => w_anode369w[1].IN1
data[0] => w_anode379w[1].IN0
data[0] => w_anode389w[1].IN1
data[0] => w_anode399w[1].IN0
data[0] => w_anode409w[1].IN1
data[1] => w_anode242w[2].IN0
data[1] => w_anode259w[2].IN0
data[1] => w_anode269w[2].IN1
data[1] => w_anode279w[2].IN1
data[1] => w_anode289w[2].IN0
data[1] => w_anode299w[2].IN0
data[1] => w_anode309w[2].IN1
data[1] => w_anode319w[2].IN1
data[1] => w_anode338w[2].IN0
data[1] => w_anode349w[2].IN0
data[1] => w_anode359w[2].IN1
data[1] => w_anode369w[2].IN1
data[1] => w_anode379w[2].IN0
data[1] => w_anode389w[2].IN0
data[1] => w_anode399w[2].IN1
data[1] => w_anode409w[2].IN1
data[2] => w_anode242w[3].IN0
data[2] => w_anode259w[3].IN0
data[2] => w_anode269w[3].IN0
data[2] => w_anode279w[3].IN0
data[2] => w_anode289w[3].IN1
data[2] => w_anode299w[3].IN1
data[2] => w_anode309w[3].IN1
data[2] => w_anode319w[3].IN1
data[2] => w_anode338w[3].IN0
data[2] => w_anode349w[3].IN0
data[2] => w_anode359w[3].IN0
data[2] => w_anode369w[3].IN0
data[2] => w_anode379w[3].IN1
data[2] => w_anode389w[3].IN1
data[2] => w_anode399w[3].IN1
data[2] => w_anode409w[3].IN1
data[3] => w_anode233w[1].IN0
data[3] => w_anode331w[1].IN1
enable => w_anode233w[1].IN0
enable => w_anode331w[1].IN0
eq[0] <= w_anode242w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode259w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode269w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode279w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode289w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode299w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode309w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode319w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode338w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode349w[3].DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|User2End:user2EndGame|altsyncram:altsyncram_component|altsyncram_uuo1:auto_generated|decode_g2a:rden_decode
data[0] => w_anode424w[1].IN0
data[0] => w_anode441w[1].IN1
data[0] => w_anode451w[1].IN0
data[0] => w_anode461w[1].IN1
data[0] => w_anode471w[1].IN0
data[0] => w_anode481w[1].IN1
data[0] => w_anode491w[1].IN0
data[0] => w_anode501w[1].IN1
data[0] => w_anode511w[1].IN0
data[0] => w_anode522w[1].IN1
data[0] => w_anode532w[1].IN0
data[0] => w_anode542w[1].IN1
data[0] => w_anode552w[1].IN0
data[0] => w_anode562w[1].IN1
data[0] => w_anode572w[1].IN0
data[0] => w_anode582w[1].IN1
data[1] => w_anode424w[2].IN0
data[1] => w_anode441w[2].IN0
data[1] => w_anode451w[2].IN1
data[1] => w_anode461w[2].IN1
data[1] => w_anode471w[2].IN0
data[1] => w_anode481w[2].IN0
data[1] => w_anode491w[2].IN1
data[1] => w_anode501w[2].IN1
data[1] => w_anode511w[2].IN0
data[1] => w_anode522w[2].IN0
data[1] => w_anode532w[2].IN1
data[1] => w_anode542w[2].IN1
data[1] => w_anode552w[2].IN0
data[1] => w_anode562w[2].IN0
data[1] => w_anode572w[2].IN1
data[1] => w_anode582w[2].IN1
data[2] => w_anode424w[3].IN0
data[2] => w_anode441w[3].IN0
data[2] => w_anode451w[3].IN0
data[2] => w_anode461w[3].IN0
data[2] => w_anode471w[3].IN1
data[2] => w_anode481w[3].IN1
data[2] => w_anode491w[3].IN1
data[2] => w_anode501w[3].IN1
data[2] => w_anode511w[3].IN0
data[2] => w_anode522w[3].IN0
data[2] => w_anode532w[3].IN0
data[2] => w_anode542w[3].IN0
data[2] => w_anode552w[3].IN1
data[2] => w_anode562w[3].IN1
data[2] => w_anode572w[3].IN1
data[2] => w_anode582w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode511w[1].IN0
data[3] => w_anode522w[1].IN0
data[3] => w_anode532w[1].IN0
data[3] => w_anode542w[1].IN0
data[3] => w_anode552w[1].IN0
data[3] => w_anode562w[1].IN0
data[3] => w_anode572w[1].IN0
data[3] => w_anode582w[1].IN0
eq[0] <= w_anode424w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode441w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode451w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode461w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode471w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode481w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode491w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode501w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode511w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode522w[3].DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|User2End:user2EndGame|altsyncram:altsyncram_component|altsyncram_uuo1:auto_generated|mux_2hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
data[24] => l1_w0_n4_mux_dataout.IN1
data[25] => l1_w1_n4_mux_dataout.IN1
data[26] => l1_w2_n4_mux_dataout.IN1
data[27] => l1_w0_n4_mux_dataout.IN1
data[28] => l1_w1_n4_mux_dataout.IN1
data[29] => l1_w2_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0


|CosmicClash|new_keyboard:keyboard
reset => reset.IN1
CLOCK_50 => CLOCK_50.IN1
PS2_CLK <> PS2_Controller:ps2_keyboard.PS2_CLK
PS2_DAT <> PS2_Controller:ps2_keyboard.PS2_DAT
key_w <= key_w~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_a <= key_a~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_s <= key_s~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_d <= key_d~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_i <= key_i~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_j <= key_j~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_k <= key_k~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_l <= key_l~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_enter <= key_enter~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_space <= key_space~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_esc <= key_esc~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|new_keyboard:keyboard|PS2_Controller:ps2_keyboard
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|CosmicClash|new_keyboard:keyboard|PS2_Controller:ps2_keyboard|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|new_keyboard:keyboard|PS2_Controller:ps2_keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|five_sec_counter:counter5s
CLOCK_50 => Q[0].CLK
CLOCK_50 => Q[1].CLK
CLOCK_50 => Q[2].CLK
CLOCK_50 => Q[3].CLK
CLOCK_50 => Q[4].CLK
CLOCK_50 => Q[5].CLK
CLOCK_50 => Q[6].CLK
CLOCK_50 => Q[7].CLK
CLOCK_50 => Q[8].CLK
CLOCK_50 => Q[9].CLK
CLOCK_50 => Q[10].CLK
CLOCK_50 => Q[11].CLK
CLOCK_50 => Q[12].CLK
CLOCK_50 => Q[13].CLK
CLOCK_50 => Q[14].CLK
CLOCK_50 => Q[15].CLK
CLOCK_50 => Q[16].CLK
CLOCK_50 => Q[17].CLK
CLOCK_50 => Q[18].CLK
CLOCK_50 => Q[19].CLK
CLOCK_50 => Q[20].CLK
CLOCK_50 => Q[21].CLK
CLOCK_50 => Q[22].CLK
CLOCK_50 => Q[23].CLK
CLOCK_50 => Q[24].CLK
CLOCK_50 => Q[25].CLK
CLOCK_50 => Q[26].CLK
CLOCK_50 => Q[27].CLK
CLOCK_50 => Q[28].CLK
CLOCK_50 => Q[29].CLK
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
end_over <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|Bullet:U1_B1
CLOCK_50 => CLOCK_50.IN4
rstn => rstn.IN3
fire => fire.IN2
gunLoc_X[0] => gunLoc_X[0].IN1
gunLoc_X[1] => gunLoc_X[1].IN1
gunLoc_X[2] => gunLoc_X[2].IN1
gunLoc_X[3] => gunLoc_X[3].IN1
gunLoc_X[4] => gunLoc_X[4].IN1
gunLoc_X[5] => gunLoc_X[5].IN1
gunLoc_X[6] => gunLoc_X[6].IN1
gunLoc_X[7] => gunLoc_X[7].IN1
gunLoc_X[8] => gunLoc_X[8].IN1
gunLoc_Y[0] => oldY_Loc[0].DATAIN
gunLoc_Y[1] => oldY_Loc[1].DATAIN
gunLoc_Y[2] => oldY_Loc[2].DATAIN
gunLoc_Y[3] => oldY_Loc[3].DATAIN
gunLoc_Y[4] => oldY_Loc[4].DATAIN
gunLoc_Y[5] => oldY_Loc[5].DATAIN
gunLoc_Y[6] => oldY_Loc[6].DATAIN
gunLoc_Y[7] => oldY_Loc[7].DATAIN
leftRight => leftRight.IN1
plot_EN <= plot_EN.DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_X[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_X[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_X[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_X[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_X[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_X[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_X[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_X[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_X[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_Y[0] <= oldY_Loc[0].DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_Y[1] <= oldY_Loc[1].DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_Y[2] <= oldY_Loc[2].DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_Y[3] <= oldY_Loc[3].DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_Y[4] <= oldY_Loc[4].DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_Y[5] <= oldY_Loc[5].DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_Y[6] <= oldY_Loc[6].DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_Y[7] <= oldY_Loc[7].DB_MAX_OUTPUT_PORT_TYPE
bullet_color[0] <= Bullet_FSM:fsm.port8
bullet_color[1] <= Bullet_FSM:fsm.port8
bullet_color[2] <= Bullet_FSM:fsm.port8


|CosmicClash|Bullet:U1_B1|count:bullet_len
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|Bullet:U1_B1|bulletRegn:X_InitialLOC
R[0] => Q.DATAA
R[1] => Q.DATAA
R[2] => Q.DATAA
R[3] => Q.DATAA
R[4] => Q.DATAA
R[5] => Q.DATAA
R[6] => Q.DATAA
R[7] => Q.DATAA
R[8] => Q.DATAA
load_en => Q.OUTPUTSELECT
load_en => Q.OUTPUTSELECT
load_en => Q.OUTPUTSELECT
load_en => Q.OUTPUTSELECT
load_en => Q.OUTPUTSELECT
load_en => Q.OUTPUTSELECT
load_en => Q.OUTPUTSELECT
load_en => Q.OUTPUTSELECT
load_en => Q.OUTPUTSELECT
Load[0] => Q.DATAB
Load[1] => Q.DATAB
Load[2] => Q.DATAB
Load[3] => Q.DATAB
Load[4] => Q.DATAB
Load[5] => Q.DATAB
Load[6] => Q.DATAB
Load[7] => Q.DATAB
Load[8] => Q.DATAB
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|Bullet:U1_B1|bulletCounter:Xcount
oldX_loc[0] => Add1.IN18
oldX_loc[0] => Add2.IN18
oldX_loc[1] => Add1.IN17
oldX_loc[1] => Add2.IN17
oldX_loc[2] => Add1.IN16
oldX_loc[2] => Add2.IN16
oldX_loc[3] => Add1.IN15
oldX_loc[3] => Add2.IN15
oldX_loc[4] => Add1.IN14
oldX_loc[4] => Add2.IN14
oldX_loc[5] => Add1.IN13
oldX_loc[5] => Add2.IN13
oldX_loc[6] => Add1.IN12
oldX_loc[6] => Add2.IN12
oldX_loc[7] => Add1.IN11
oldX_loc[7] => Add2.IN11
oldX_loc[8] => Add1.IN10
oldX_loc[8] => Add2.IN10
shift_enable => always1.IN1
load_en => ~NO_FANOUT~
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
clock => newX_Loc[0]~reg0.CLK
clock => newX_Loc[1]~reg0.CLK
clock => newX_Loc[2]~reg0.CLK
clock => newX_Loc[3]~reg0.CLK
clock => newX_Loc[4]~reg0.CLK
clock => newX_Loc[5]~reg0.CLK
clock => newX_Loc[6]~reg0.CLK
clock => newX_Loc[7]~reg0.CLK
clock => newX_Loc[8]~reg0.CLK
clock => fast[0].CLK
clock => fast[1].CLK
clock => fast[2].CLK
clock => fast[3].CLK
clock => fast[4].CLK
clock => fast[5].CLK
clock => fast[6].CLK
clock => fast[7].CLK
clock => fast[8].CLK
clock => fast[9].CLK
clock => fast[10].CLK
clock => fast[11].CLK
clock => fast[12].CLK
clock => fast[13].CLK
clock => fast[14].CLK
clock => fast[15].CLK
clock => fast[16].CLK
clock => fast[17].CLK
clock => fast[18].CLK
clock => fast[19].CLK
clock => fast[20].CLK
rstn => fast[0].PRESET
rstn => fast[1].PRESET
rstn => fast[2].PRESET
rstn => fast[3].PRESET
rstn => fast[4].PRESET
rstn => fast[5].PRESET
rstn => fast[6].PRESET
rstn => fast[7].PRESET
rstn => fast[8].PRESET
rstn => fast[9].PRESET
rstn => fast[10].PRESET
rstn => fast[11].PRESET
rstn => fast[12].PRESET
rstn => fast[13].PRESET
rstn => fast[14].ACLR
rstn => fast[15].ACLR
rstn => fast[16].ACLR
rstn => fast[17].ACLR
rstn => fast[18].ACLR
rstn => fast[19].ACLR
rstn => fast[20].ACLR
newX_Loc[0] <= newX_Loc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[1] <= newX_Loc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[2] <= newX_Loc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[3] <= newX_Loc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[4] <= newX_Loc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[5] <= newX_Loc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[6] <= newX_Loc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[7] <= newX_Loc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[8] <= newX_Loc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|Bullet:U1_B1|Bullet_FSM:fsm
CLOCK_50 => px_color[0]~reg0.CLK
CLOCK_50 => px_color[1]~reg0.CLK
CLOCK_50 => px_color[2]~reg0.CLK
CLOCK_50 => y[0].CLK
CLOCK_50 => y[1].CLK
CLOCK_50 => y[2].CLK
CLOCK_50 => y[3].CLK
CLOCK_50 => y[4].CLK
fire_en => Selector2.IN5
fire_en => Selector1.IN1
paint_done => always1.IN1
paint_done => always1.IN1
paint_done => Selector0.IN7
paint_done => Selector1.IN2
rstn => y[0].ACLR
rstn => y[1].ACLR
rstn => y[2].ACLR
rstn => y[3].ACLR
rstn => y[4].PRESET
bullet_x_loc[0] => Equal0.IN8
bullet_x_loc[1] => Equal0.IN7
bullet_x_loc[2] => Equal0.IN3
bullet_x_loc[3] => Equal0.IN6
bullet_x_loc[4] => Equal0.IN2
bullet_x_loc[5] => Equal0.IN5
bullet_x_loc[6] => Equal0.IN1
bullet_x_loc[7] => Equal0.IN4
bullet_x_loc[8] => Equal0.IN0
shift_en <= y[3].DB_MAX_OUTPUT_PORT_TYPE
plot_enable <= plot_enable.DB_MAX_OUTPUT_PORT_TYPE
load_shiftClk <= y[3].DB_MAX_OUTPUT_PORT_TYPE
px_color[0] <= px_color[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
px_color[1] <= px_color[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
px_color[2] <= px_color[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
is_erase <= y[2].DB_MAX_OUTPUT_PORT_TYPE
idle <= y[4].DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|Bullet:U2_B1
CLOCK_50 => CLOCK_50.IN4
rstn => rstn.IN3
fire => fire.IN2
gunLoc_X[0] => gunLoc_X[0].IN1
gunLoc_X[1] => gunLoc_X[1].IN1
gunLoc_X[2] => gunLoc_X[2].IN1
gunLoc_X[3] => gunLoc_X[3].IN1
gunLoc_X[4] => gunLoc_X[4].IN1
gunLoc_X[5] => gunLoc_X[5].IN1
gunLoc_X[6] => gunLoc_X[6].IN1
gunLoc_X[7] => gunLoc_X[7].IN1
gunLoc_X[8] => gunLoc_X[8].IN1
gunLoc_Y[0] => oldY_Loc[0].DATAIN
gunLoc_Y[1] => oldY_Loc[1].DATAIN
gunLoc_Y[2] => oldY_Loc[2].DATAIN
gunLoc_Y[3] => oldY_Loc[3].DATAIN
gunLoc_Y[4] => oldY_Loc[4].DATAIN
gunLoc_Y[5] => oldY_Loc[5].DATAIN
gunLoc_Y[6] => oldY_Loc[6].DATAIN
gunLoc_Y[7] => oldY_Loc[7].DATAIN
leftRight => leftRight.IN1
plot_EN <= plot_EN.DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_X[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_X[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_X[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_X[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_X[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_X[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_X[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_X[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_X[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_Y[0] <= oldY_Loc[0].DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_Y[1] <= oldY_Loc[1].DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_Y[2] <= oldY_Loc[2].DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_Y[3] <= oldY_Loc[3].DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_Y[4] <= oldY_Loc[4].DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_Y[5] <= oldY_Loc[5].DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_Y[6] <= oldY_Loc[6].DB_MAX_OUTPUT_PORT_TYPE
bulletLoc_Y[7] <= oldY_Loc[7].DB_MAX_OUTPUT_PORT_TYPE
bullet_color[0] <= Bullet_FSM:fsm.port8
bullet_color[1] <= Bullet_FSM:fsm.port8
bullet_color[2] <= Bullet_FSM:fsm.port8


|CosmicClash|Bullet:U2_B1|count:bullet_len
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|Bullet:U2_B1|bulletRegn:X_InitialLOC
R[0] => Q.DATAA
R[1] => Q.DATAA
R[2] => Q.DATAA
R[3] => Q.DATAA
R[4] => Q.DATAA
R[5] => Q.DATAA
R[6] => Q.DATAA
R[7] => Q.DATAA
R[8] => Q.DATAA
load_en => Q.OUTPUTSELECT
load_en => Q.OUTPUTSELECT
load_en => Q.OUTPUTSELECT
load_en => Q.OUTPUTSELECT
load_en => Q.OUTPUTSELECT
load_en => Q.OUTPUTSELECT
load_en => Q.OUTPUTSELECT
load_en => Q.OUTPUTSELECT
load_en => Q.OUTPUTSELECT
Load[0] => Q.DATAB
Load[1] => Q.DATAB
Load[2] => Q.DATAB
Load[3] => Q.DATAB
Load[4] => Q.DATAB
Load[5] => Q.DATAB
Load[6] => Q.DATAB
Load[7] => Q.DATAB
Load[8] => Q.DATAB
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|Bullet:U2_B1|bulletCounter:Xcount
oldX_loc[0] => Add1.IN18
oldX_loc[0] => Add2.IN18
oldX_loc[1] => Add1.IN17
oldX_loc[1] => Add2.IN17
oldX_loc[2] => Add1.IN16
oldX_loc[2] => Add2.IN16
oldX_loc[3] => Add1.IN15
oldX_loc[3] => Add2.IN15
oldX_loc[4] => Add1.IN14
oldX_loc[4] => Add2.IN14
oldX_loc[5] => Add1.IN13
oldX_loc[5] => Add2.IN13
oldX_loc[6] => Add1.IN12
oldX_loc[6] => Add2.IN12
oldX_loc[7] => Add1.IN11
oldX_loc[7] => Add2.IN11
oldX_loc[8] => Add1.IN10
oldX_loc[8] => Add2.IN10
shift_enable => always1.IN1
load_en => ~NO_FANOUT~
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
clock => newX_Loc[0]~reg0.CLK
clock => newX_Loc[1]~reg0.CLK
clock => newX_Loc[2]~reg0.CLK
clock => newX_Loc[3]~reg0.CLK
clock => newX_Loc[4]~reg0.CLK
clock => newX_Loc[5]~reg0.CLK
clock => newX_Loc[6]~reg0.CLK
clock => newX_Loc[7]~reg0.CLK
clock => newX_Loc[8]~reg0.CLK
clock => fast[0].CLK
clock => fast[1].CLK
clock => fast[2].CLK
clock => fast[3].CLK
clock => fast[4].CLK
clock => fast[5].CLK
clock => fast[6].CLK
clock => fast[7].CLK
clock => fast[8].CLK
clock => fast[9].CLK
clock => fast[10].CLK
clock => fast[11].CLK
clock => fast[12].CLK
clock => fast[13].CLK
clock => fast[14].CLK
clock => fast[15].CLK
clock => fast[16].CLK
clock => fast[17].CLK
clock => fast[18].CLK
clock => fast[19].CLK
clock => fast[20].CLK
rstn => fast[0].PRESET
rstn => fast[1].PRESET
rstn => fast[2].PRESET
rstn => fast[3].PRESET
rstn => fast[4].PRESET
rstn => fast[5].PRESET
rstn => fast[6].PRESET
rstn => fast[7].PRESET
rstn => fast[8].PRESET
rstn => fast[9].PRESET
rstn => fast[10].PRESET
rstn => fast[11].PRESET
rstn => fast[12].PRESET
rstn => fast[13].PRESET
rstn => fast[14].ACLR
rstn => fast[15].ACLR
rstn => fast[16].ACLR
rstn => fast[17].ACLR
rstn => fast[18].ACLR
rstn => fast[19].ACLR
rstn => fast[20].ACLR
newX_Loc[0] <= newX_Loc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[1] <= newX_Loc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[2] <= newX_Loc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[3] <= newX_Loc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[4] <= newX_Loc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[5] <= newX_Loc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[6] <= newX_Loc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[7] <= newX_Loc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[8] <= newX_Loc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|Bullet:U2_B1|Bullet_FSM:fsm
CLOCK_50 => px_color[0]~reg0.CLK
CLOCK_50 => px_color[1]~reg0.CLK
CLOCK_50 => px_color[2]~reg0.CLK
CLOCK_50 => y[0].CLK
CLOCK_50 => y[1].CLK
CLOCK_50 => y[2].CLK
CLOCK_50 => y[3].CLK
CLOCK_50 => y[4].CLK
fire_en => Selector2.IN5
fire_en => Selector1.IN1
paint_done => always1.IN1
paint_done => always1.IN1
paint_done => Selector0.IN7
paint_done => Selector1.IN2
rstn => y[0].ACLR
rstn => y[1].ACLR
rstn => y[2].ACLR
rstn => y[3].ACLR
rstn => y[4].PRESET
bullet_x_loc[0] => Equal0.IN8
bullet_x_loc[1] => Equal0.IN7
bullet_x_loc[2] => Equal0.IN3
bullet_x_loc[3] => Equal0.IN6
bullet_x_loc[4] => Equal0.IN2
bullet_x_loc[5] => Equal0.IN5
bullet_x_loc[6] => Equal0.IN1
bullet_x_loc[7] => Equal0.IN4
bullet_x_loc[8] => Equal0.IN0
shift_en <= y[3].DB_MAX_OUTPUT_PORT_TYPE
plot_enable <= plot_enable.DB_MAX_OUTPUT_PORT_TYPE
load_shiftClk <= y[3].DB_MAX_OUTPUT_PORT_TYPE
px_color[0] <= px_color[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
px_color[1] <= px_color[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
px_color[2] <= px_color[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
is_erase <= y[2].DB_MAX_OUTPUT_PORT_TYPE
idle <= y[4].DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|User1:U1RedPlane
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|CosmicClash|User1:U1RedPlane|altsyncram:altsyncram_component
wren_a => altsyncram_ufo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ufo1:auto_generated.data_a[0]
data_a[1] => altsyncram_ufo1:auto_generated.data_a[1]
data_a[2] => altsyncram_ufo1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ufo1:auto_generated.address_a[0]
address_a[1] => altsyncram_ufo1:auto_generated.address_a[1]
address_a[2] => altsyncram_ufo1:auto_generated.address_a[2]
address_a[3] => altsyncram_ufo1:auto_generated.address_a[3]
address_a[4] => altsyncram_ufo1:auto_generated.address_a[4]
address_a[5] => altsyncram_ufo1:auto_generated.address_a[5]
address_a[6] => altsyncram_ufo1:auto_generated.address_a[6]
address_a[7] => altsyncram_ufo1:auto_generated.address_a[7]
address_a[8] => altsyncram_ufo1:auto_generated.address_a[8]
address_a[9] => altsyncram_ufo1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ufo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ufo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ufo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ufo1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CosmicClash|User1:U1RedPlane|altsyncram:altsyncram_component|altsyncram_ufo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|CosmicClash|DisplayObj:User1
CLOCK_50 => CLOCK_50.IN7
rstn => rstn.IN7
startn => startn.IN1
up => go_up.IN1
left => go_left.IN1
down => go_down.IN1
right => go_right.IN1
LEDR[0] <= go_down.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= go_up.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= go_left.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= go_right.DB_MAX_OUTPUT_PORT_TYPE
VGA_X_Pos[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X_Pos[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X_Pos[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X_Pos[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X_Pos[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X_Pos[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X_Pos[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X_Pos[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X_Pos[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y_Pos[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y_Pos[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y_Pos[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y_Pos[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y_Pos[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y_Pos[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y_Pos[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y_Pos[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
VGA_Color[0] <= colorSelection_MUX:Color_MUX.port2
VGA_Color[1] <= colorSelection_MUX:Color_MUX.port2
VGA_Color[2] <= colorSelection_MUX:Color_MUX.port2
VGA_Plot_EN <= plot_enable.DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_X[0] <= oldX_Loc[0].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_X[1] <= oldX_Loc[1].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_X[2] <= oldX_Loc[2].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_X[3] <= oldX_Loc[3].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_X[4] <= oldX_Loc[4].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_X[5] <= oldX_Loc[5].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_X[6] <= oldX_Loc[6].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_X[7] <= oldX_Loc[7].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_X[8] <= oldX_Loc[8].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_Y[0] <= oldY_Loc[0].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_Y[1] <= oldY_Loc[1].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_Y[2] <= oldY_Loc[2].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_Y[3] <= oldY_Loc[3].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_Y[4] <= oldY_Loc[4].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_Y[5] <= oldY_Loc[5].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_Y[6] <= oldY_Loc[6].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_Y[7] <= oldY_Loc[7].DB_MAX_OUTPUT_PORT_TYPE
Obj_Memory_Color[0] => Obj_Memory_Color[0].IN1
Obj_Memory_Color[1] => Obj_Memory_Color[1].IN1
Obj_Memory_Color[2] => Obj_Memory_Color[2].IN1
Memory_XC[0] <= count_obj:X_count.port3
Memory_XC[1] <= count_obj:X_count.port3
Memory_XC[2] <= count_obj:X_count.port3
Memory_XC[3] <= count_obj:X_count.port3
Memory_XC[4] <= count_obj:X_count.port3
Memory_YC[0] <= count_obj:Y_count.port3
Memory_YC[1] <= count_obj:Y_count.port3
Memory_YC[2] <= count_obj:Y_count.port3
Memory_YC[3] <= count_obj:Y_count.port3
Memory_YC[4] <= count_obj:Y_count.port3
enemy_bullet_X[0] => Equal0.IN8
enemy_bullet_X[1] => Equal0.IN7
enemy_bullet_X[2] => Equal0.IN6
enemy_bullet_X[3] => Equal0.IN5
enemy_bullet_X[4] => Equal0.IN4
enemy_bullet_X[5] => Equal0.IN3
enemy_bullet_X[6] => Equal0.IN2
enemy_bullet_X[7] => Equal0.IN1
enemy_bullet_X[8] => Equal0.IN0
enemy_bullet_Y[0] => Equal1.IN7
enemy_bullet_Y[1] => Equal1.IN6
enemy_bullet_Y[2] => Equal1.IN5
enemy_bullet_Y[3] => Equal1.IN4
enemy_bullet_Y[4] => Equal1.IN3
enemy_bullet_Y[5] => Equal1.IN2
enemy_bullet_Y[6] => Equal1.IN1
enemy_bullet_Y[7] => Equal1.IN0
game_over_en <= game_over_en.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|DisplayObj:User1|regn:X_InitialLOC
R[0] => Q.DATAA
R[1] => Q.DATAA
R[2] => Q.DATAA
R[3] => Q.DATAA
R[4] => Q.DATAA
R[5] => Q.DATAA
R[6] => Q.DATAA
R[7] => Q.DATAA
R[8] => Q.DATAA
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|DisplayObj:User1|regn:Y_InitialLOC
R[0] => Q.DATAA
R[1] => Q.DATAA
R[2] => Q.DATAA
R[3] => Q.DATAA
R[4] => Q.DATAA
R[5] => Q.DATAA
R[6] => Q.DATAA
R[7] => Q.DATAA
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|DisplayObj:User1|updownCounter:CounterUpDn
oldY_loc[0] => Add1.IN16
oldY_loc[0] => Add2.IN16
oldY_loc[1] => Add1.IN15
oldY_loc[1] => Add2.IN15
oldY_loc[2] => Add1.IN14
oldY_loc[2] => Add2.IN14
oldY_loc[3] => Add1.IN13
oldY_loc[3] => Add2.IN13
oldY_loc[4] => Add1.IN12
oldY_loc[4] => Add2.IN12
oldY_loc[5] => Add1.IN11
oldY_loc[5] => Add2.IN11
oldY_loc[6] => Add1.IN10
oldY_loc[6] => Add2.IN10
oldY_loc[7] => Add1.IN9
oldY_loc[7] => Add2.IN9
V_enable => always1.IN1
UpDn => newY_Loc.OUTPUTSELECT
UpDn => newY_Loc.OUTPUTSELECT
UpDn => newY_Loc.OUTPUTSELECT
UpDn => newY_Loc.OUTPUTSELECT
UpDn => newY_Loc.OUTPUTSELECT
UpDn => newY_Loc.OUTPUTSELECT
UpDn => newY_Loc.OUTPUTSELECT
UpDn => newY_Loc.OUTPUTSELECT
rstn => fast[0].PRESET
rstn => fast[1].PRESET
rstn => fast[2].PRESET
rstn => fast[3].PRESET
rstn => fast[4].PRESET
rstn => fast[5].PRESET
rstn => fast[6].PRESET
rstn => fast[7].PRESET
rstn => fast[8].ACLR
rstn => fast[9].ACLR
rstn => fast[10].ACLR
rstn => fast[11].ACLR
rstn => fast[12].ACLR
rstn => fast[13].ACLR
rstn => fast[14].ACLR
rstn => fast[15].ACLR
rstn => fast[16].ACLR
rstn => fast[17].ACLR
rstn => fast[18].ACLR
rstn => fast[19].ACLR
rstn => fast[20].ACLR
rstn => newY_Loc[0]~reg0.ACLR
rstn => newY_Loc[1]~reg0.PRESET
rstn => newY_Loc[2]~reg0.ACLR
rstn => newY_Loc[3]~reg0.ACLR
rstn => newY_Loc[4]~reg0.ACLR
rstn => newY_Loc[5]~reg0.ACLR
rstn => newY_Loc[6]~reg0.ACLR
rstn => newY_Loc[7]~reg0.ACLR
clock => newY_Loc[0]~reg0.CLK
clock => newY_Loc[1]~reg0.CLK
clock => newY_Loc[2]~reg0.CLK
clock => newY_Loc[3]~reg0.CLK
clock => newY_Loc[4]~reg0.CLK
clock => newY_Loc[5]~reg0.CLK
clock => newY_Loc[6]~reg0.CLK
clock => newY_Loc[7]~reg0.CLK
clock => fast[0].CLK
clock => fast[1].CLK
clock => fast[2].CLK
clock => fast[3].CLK
clock => fast[4].CLK
clock => fast[5].CLK
clock => fast[6].CLK
clock => fast[7].CLK
clock => fast[8].CLK
clock => fast[9].CLK
clock => fast[10].CLK
clock => fast[11].CLK
clock => fast[12].CLK
clock => fast[13].CLK
clock => fast[14].CLK
clock => fast[15].CLK
clock => fast[16].CLK
clock => fast[17].CLK
clock => fast[18].CLK
clock => fast[19].CLK
clock => fast[20].CLK
newY_Loc[0] <= newY_Loc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newY_Loc[1] <= newY_Loc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newY_Loc[2] <= newY_Loc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newY_Loc[3] <= newY_Loc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newY_Loc[4] <= newY_Loc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newY_Loc[5] <= newY_Loc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newY_Loc[6] <= newY_Loc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newY_Loc[7] <= newY_Loc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|DisplayObj:User1|leftrightConter:CounterLR
oldX_loc[0] => Add1.IN18
oldX_loc[0] => Add2.IN18
oldX_loc[1] => Add1.IN17
oldX_loc[1] => Add2.IN17
oldX_loc[2] => Add1.IN16
oldX_loc[2] => Add2.IN16
oldX_loc[3] => Add1.IN15
oldX_loc[3] => Add2.IN15
oldX_loc[4] => Add1.IN14
oldX_loc[4] => Add2.IN14
oldX_loc[5] => Add1.IN13
oldX_loc[5] => Add2.IN13
oldX_loc[6] => Add1.IN12
oldX_loc[6] => Add2.IN12
oldX_loc[7] => Add1.IN11
oldX_loc[7] => Add2.IN11
oldX_loc[8] => Add1.IN10
oldX_loc[8] => Add2.IN10
H_enable => always1.IN1
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
rstn => fast[0].PRESET
rstn => fast[1].PRESET
rstn => fast[2].PRESET
rstn => fast[3].PRESET
rstn => fast[4].PRESET
rstn => fast[5].PRESET
rstn => fast[6].PRESET
rstn => fast[7].PRESET
rstn => fast[8].ACLR
rstn => fast[9].ACLR
rstn => fast[10].ACLR
rstn => fast[11].ACLR
rstn => fast[12].ACLR
rstn => fast[13].ACLR
rstn => fast[14].ACLR
rstn => fast[15].ACLR
rstn => fast[16].ACLR
rstn => fast[17].ACLR
rstn => fast[18].ACLR
rstn => fast[19].ACLR
rstn => fast[20].ACLR
rstn => newX_Loc[0]~reg0.ACLR
rstn => newX_Loc[1]~reg0.PRESET
rstn => newX_Loc[2]~reg0.ACLR
rstn => newX_Loc[3]~reg0.ACLR
rstn => newX_Loc[4]~reg0.ACLR
rstn => newX_Loc[5]~reg0.ACLR
rstn => newX_Loc[6]~reg0.ACLR
rstn => newX_Loc[7]~reg0.ACLR
rstn => newX_Loc[8]~reg0.ACLR
clock => newX_Loc[0]~reg0.CLK
clock => newX_Loc[1]~reg0.CLK
clock => newX_Loc[2]~reg0.CLK
clock => newX_Loc[3]~reg0.CLK
clock => newX_Loc[4]~reg0.CLK
clock => newX_Loc[5]~reg0.CLK
clock => newX_Loc[6]~reg0.CLK
clock => newX_Loc[7]~reg0.CLK
clock => newX_Loc[8]~reg0.CLK
clock => fast[0].CLK
clock => fast[1].CLK
clock => fast[2].CLK
clock => fast[3].CLK
clock => fast[4].CLK
clock => fast[5].CLK
clock => fast[6].CLK
clock => fast[7].CLK
clock => fast[8].CLK
clock => fast[9].CLK
clock => fast[10].CLK
clock => fast[11].CLK
clock => fast[12].CLK
clock => fast[13].CLK
clock => fast[14].CLK
clock => fast[15].CLK
clock => fast[16].CLK
clock => fast[17].CLK
clock => fast[18].CLK
clock => fast[19].CLK
clock => fast[20].CLK
newX_Loc[0] <= newX_Loc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[1] <= newX_Loc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[2] <= newX_Loc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[3] <= newX_Loc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[4] <= newX_Loc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[5] <= newX_Loc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[6] <= newX_Loc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[7] <= newX_Loc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[8] <= newX_Loc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|DisplayObj:User1|colorSelection_MUX:Color_MUX
mem_RGB[0] => out_RGB.DATAA
mem_RGB[1] => out_RGB.DATAA
mem_RGB[2] => out_RGB.DATAA
s => out_RGB.OUTPUTSELECT
s => out_RGB.OUTPUTSELECT
s => out_RGB.OUTPUTSELECT
out_RGB[0] <= out_RGB.DB_MAX_OUTPUT_PORT_TYPE
out_RGB[1] <= out_RGB.DB_MAX_OUTPUT_PORT_TYPE
out_RGB[2] <= out_RGB.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|DisplayObj:User1|animationFSM:FSM
CLOCK_50 => y[0].CLK
CLOCK_50 => y[1].CLK
CLOCK_50 => y[2].CLK
CLOCK_50 => y[3].CLK
CLOCK_50 => y[4].CLK
CLOCK_50 => y[5].CLK
CLOCK_50 => y[6].CLK
CLOCK_50 => move_en.CLK
CLOCK_50 => goR.CLK
CLOCK_50 => goL.CLK
CLOCK_50 => goU.CLK
CLOCK_50 => goD.CLK
paint_done => always0.IN1
paint_done => always0.IN1
paint_done => always0.IN1
paint_done => always0.IN1
paint_done => always0.IN1
paint_done => always0.IN1
paint_done => always0.IN1
paint_done => always0.IN1
move_enable => always2.IN1
rstn => y[0].PRESET
rstn => y[1].ACLR
rstn => y[2].ACLR
rstn => y[3].ACLR
rstn => y[4].ACLR
rstn => y[5].ACLR
rstn => y[6].ACLR
rstn => goR.ACLR
rstn => goL.ACLR
rstn => goU.ACLR
rstn => goD.ACLR
startn => Selector5.IN3
startn => Selector3.IN3
startn => Selector1.IN3
startn => Selector7.IN3
go_down => goD.DATAIN
go_up => goU.DATAIN
go_left => goL.DATAIN
go_right => goR.DATAIN
Obj_Init_X[0] => Equal0.IN8
Obj_Init_X[0] => Equal1.IN5
Obj_Init_X[0] => Equal4.IN6
Obj_Init_X[0] => Equal5.IN8
Obj_Init_X[1] => Equal0.IN0
Obj_Init_X[1] => Equal1.IN4
Obj_Init_X[1] => Equal4.IN5
Obj_Init_X[1] => Equal5.IN7
Obj_Init_X[2] => Equal0.IN7
Obj_Init_X[2] => Equal1.IN3
Obj_Init_X[2] => Equal4.IN4
Obj_Init_X[2] => Equal5.IN6
Obj_Init_X[3] => Equal0.IN6
Obj_Init_X[3] => Equal1.IN2
Obj_Init_X[3] => Equal4.IN3
Obj_Init_X[3] => Equal5.IN5
Obj_Init_X[4] => Equal0.IN5
Obj_Init_X[4] => Equal1.IN1
Obj_Init_X[4] => Equal4.IN2
Obj_Init_X[4] => Equal5.IN4
Obj_Init_X[5] => Equal0.IN4
Obj_Init_X[5] => Equal1.IN8
Obj_Init_X[5] => Equal4.IN1
Obj_Init_X[5] => Equal5.IN1
Obj_Init_X[6] => Equal0.IN3
Obj_Init_X[6] => Equal1.IN7
Obj_Init_X[6] => Equal4.IN0
Obj_Init_X[6] => Equal5.IN3
Obj_Init_X[7] => Equal0.IN2
Obj_Init_X[7] => Equal1.IN6
Obj_Init_X[7] => Equal4.IN8
Obj_Init_X[7] => Equal5.IN0
Obj_Init_X[8] => Equal0.IN1
Obj_Init_X[8] => Equal1.IN0
Obj_Init_X[8] => Equal4.IN7
Obj_Init_X[8] => Equal5.IN2
Obj_Init_Y[0] => Equal2.IN0
Obj_Init_Y[0] => Equal3.IN3
Obj_Init_Y[1] => Equal2.IN7
Obj_Init_Y[1] => Equal3.IN7
Obj_Init_Y[2] => Equal2.IN6
Obj_Init_Y[2] => Equal3.IN6
Obj_Init_Y[3] => Equal2.IN5
Obj_Init_Y[3] => Equal3.IN5
Obj_Init_Y[4] => Equal2.IN4
Obj_Init_Y[4] => Equal3.IN2
Obj_Init_Y[5] => Equal2.IN3
Obj_Init_Y[5] => Equal3.IN1
Obj_Init_Y[6] => Equal2.IN2
Obj_Init_Y[6] => Equal3.IN4
Obj_Init_Y[7] => Equal2.IN1
Obj_Init_Y[7] => Equal3.IN0
v_enable <= v_enable.DB_MAX_OUTPUT_PORT_TYPE
h_enable <= h_enable.DB_MAX_OUTPUT_PORT_TYPE
upDn <= y[4].DB_MAX_OUTPUT_PORT_TYPE
LeftRight <= y[6].DB_MAX_OUTPUT_PORT_TYPE
plot_enable <= plot_enable.DB_MAX_OUTPUT_PORT_TYPE
erase_enable <= y[2].DB_MAX_OUTPUT_PORT_TYPE
idle_sig <= y[0].DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|DisplayObj:User1|count_obj:X_count
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|DisplayObj:User1|count_obj:Y_count
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|User2:U2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|CosmicClash|User2:U2|altsyncram:altsyncram_component
wren_a => altsyncram_3jo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3jo1:auto_generated.data_a[0]
data_a[1] => altsyncram_3jo1:auto_generated.data_a[1]
data_a[2] => altsyncram_3jo1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3jo1:auto_generated.address_a[0]
address_a[1] => altsyncram_3jo1:auto_generated.address_a[1]
address_a[2] => altsyncram_3jo1:auto_generated.address_a[2]
address_a[3] => altsyncram_3jo1:auto_generated.address_a[3]
address_a[4] => altsyncram_3jo1:auto_generated.address_a[4]
address_a[5] => altsyncram_3jo1:auto_generated.address_a[5]
address_a[6] => altsyncram_3jo1:auto_generated.address_a[6]
address_a[7] => altsyncram_3jo1:auto_generated.address_a[7]
address_a[8] => altsyncram_3jo1:auto_generated.address_a[8]
address_a[9] => altsyncram_3jo1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3jo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3jo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_3jo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_3jo1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CosmicClash|User2:U2|altsyncram:altsyncram_component|altsyncram_3jo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|CosmicClash|DisplayObj:User2
CLOCK_50 => CLOCK_50.IN7
rstn => rstn.IN7
startn => startn.IN1
up => go_up.IN1
left => go_left.IN1
down => go_down.IN1
right => go_right.IN1
LEDR[0] <= go_down.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= go_up.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= go_left.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= go_right.DB_MAX_OUTPUT_PORT_TYPE
VGA_X_Pos[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X_Pos[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X_Pos[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X_Pos[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X_Pos[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X_Pos[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X_Pos[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X_Pos[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X_Pos[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y_Pos[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y_Pos[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y_Pos[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y_Pos[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y_Pos[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y_Pos[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y_Pos[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y_Pos[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
VGA_Color[0] <= colorSelection_MUX:Color_MUX.port2
VGA_Color[1] <= colorSelection_MUX:Color_MUX.port2
VGA_Color[2] <= colorSelection_MUX:Color_MUX.port2
VGA_Plot_EN <= plot_enable.DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_X[0] <= oldX_Loc[0].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_X[1] <= oldX_Loc[1].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_X[2] <= oldX_Loc[2].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_X[3] <= oldX_Loc[3].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_X[4] <= oldX_Loc[4].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_X[5] <= oldX_Loc[5].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_X[6] <= oldX_Loc[6].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_X[7] <= oldX_Loc[7].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_X[8] <= oldX_Loc[8].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_Y[0] <= oldY_Loc[0].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_Y[1] <= oldY_Loc[1].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_Y[2] <= oldY_Loc[2].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_Y[3] <= oldY_Loc[3].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_Y[4] <= oldY_Loc[4].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_Y[5] <= oldY_Loc[5].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_Y[6] <= oldY_Loc[6].DB_MAX_OUTPUT_PORT_TYPE
Obj_Init_Y[7] <= oldY_Loc[7].DB_MAX_OUTPUT_PORT_TYPE
Obj_Memory_Color[0] => Obj_Memory_Color[0].IN1
Obj_Memory_Color[1] => Obj_Memory_Color[1].IN1
Obj_Memory_Color[2] => Obj_Memory_Color[2].IN1
Memory_XC[0] <= count_obj:X_count.port3
Memory_XC[1] <= count_obj:X_count.port3
Memory_XC[2] <= count_obj:X_count.port3
Memory_XC[3] <= count_obj:X_count.port3
Memory_XC[4] <= count_obj:X_count.port3
Memory_YC[0] <= count_obj:Y_count.port3
Memory_YC[1] <= count_obj:Y_count.port3
Memory_YC[2] <= count_obj:Y_count.port3
Memory_YC[3] <= count_obj:Y_count.port3
Memory_YC[4] <= count_obj:Y_count.port3
enemy_bullet_X[0] => Equal0.IN8
enemy_bullet_X[1] => Equal0.IN7
enemy_bullet_X[2] => Equal0.IN6
enemy_bullet_X[3] => Equal0.IN5
enemy_bullet_X[4] => Equal0.IN4
enemy_bullet_X[5] => Equal0.IN3
enemy_bullet_X[6] => Equal0.IN2
enemy_bullet_X[7] => Equal0.IN1
enemy_bullet_X[8] => Equal0.IN0
enemy_bullet_Y[0] => Equal1.IN7
enemy_bullet_Y[1] => Equal1.IN6
enemy_bullet_Y[2] => Equal1.IN5
enemy_bullet_Y[3] => Equal1.IN4
enemy_bullet_Y[4] => Equal1.IN3
enemy_bullet_Y[5] => Equal1.IN2
enemy_bullet_Y[6] => Equal1.IN1
enemy_bullet_Y[7] => Equal1.IN0
game_over_en <= game_over_en.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|DisplayObj:User2|regn:X_InitialLOC
R[0] => Q.DATAA
R[1] => Q.DATAA
R[2] => Q.DATAA
R[3] => Q.DATAA
R[4] => Q.DATAA
R[5] => Q.DATAA
R[6] => Q.DATAA
R[7] => Q.DATAA
R[8] => Q.DATAA
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|DisplayObj:User2|regn:Y_InitialLOC
R[0] => Q.DATAA
R[1] => Q.DATAA
R[2] => Q.DATAA
R[3] => Q.DATAA
R[4] => Q.DATAA
R[5] => Q.DATAA
R[6] => Q.DATAA
R[7] => Q.DATAA
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|DisplayObj:User2|updownCounter:CounterUpDn
oldY_loc[0] => Add1.IN16
oldY_loc[0] => Add2.IN16
oldY_loc[1] => Add1.IN15
oldY_loc[1] => Add2.IN15
oldY_loc[2] => Add1.IN14
oldY_loc[2] => Add2.IN14
oldY_loc[3] => Add1.IN13
oldY_loc[3] => Add2.IN13
oldY_loc[4] => Add1.IN12
oldY_loc[4] => Add2.IN12
oldY_loc[5] => Add1.IN11
oldY_loc[5] => Add2.IN11
oldY_loc[6] => Add1.IN10
oldY_loc[6] => Add2.IN10
oldY_loc[7] => Add1.IN9
oldY_loc[7] => Add2.IN9
V_enable => always1.IN1
UpDn => newY_Loc.OUTPUTSELECT
UpDn => newY_Loc.OUTPUTSELECT
UpDn => newY_Loc.OUTPUTSELECT
UpDn => newY_Loc.OUTPUTSELECT
UpDn => newY_Loc.OUTPUTSELECT
UpDn => newY_Loc.OUTPUTSELECT
UpDn => newY_Loc.OUTPUTSELECT
UpDn => newY_Loc.OUTPUTSELECT
rstn => fast[0].PRESET
rstn => fast[1].PRESET
rstn => fast[2].PRESET
rstn => fast[3].PRESET
rstn => fast[4].PRESET
rstn => fast[5].PRESET
rstn => fast[6].PRESET
rstn => fast[7].PRESET
rstn => fast[8].ACLR
rstn => fast[9].ACLR
rstn => fast[10].ACLR
rstn => fast[11].ACLR
rstn => fast[12].ACLR
rstn => fast[13].ACLR
rstn => fast[14].ACLR
rstn => fast[15].ACLR
rstn => fast[16].ACLR
rstn => fast[17].ACLR
rstn => fast[18].ACLR
rstn => fast[19].ACLR
rstn => fast[20].ACLR
rstn => newY_Loc[0]~reg0.PRESET
rstn => newY_Loc[1]~reg0.ACLR
rstn => newY_Loc[2]~reg0.ACLR
rstn => newY_Loc[3]~reg0.ACLR
rstn => newY_Loc[4]~reg0.PRESET
rstn => newY_Loc[5]~reg0.PRESET
rstn => newY_Loc[6]~reg0.ACLR
rstn => newY_Loc[7]~reg0.PRESET
clock => newY_Loc[0]~reg0.CLK
clock => newY_Loc[1]~reg0.CLK
clock => newY_Loc[2]~reg0.CLK
clock => newY_Loc[3]~reg0.CLK
clock => newY_Loc[4]~reg0.CLK
clock => newY_Loc[5]~reg0.CLK
clock => newY_Loc[6]~reg0.CLK
clock => newY_Loc[7]~reg0.CLK
clock => fast[0].CLK
clock => fast[1].CLK
clock => fast[2].CLK
clock => fast[3].CLK
clock => fast[4].CLK
clock => fast[5].CLK
clock => fast[6].CLK
clock => fast[7].CLK
clock => fast[8].CLK
clock => fast[9].CLK
clock => fast[10].CLK
clock => fast[11].CLK
clock => fast[12].CLK
clock => fast[13].CLK
clock => fast[14].CLK
clock => fast[15].CLK
clock => fast[16].CLK
clock => fast[17].CLK
clock => fast[18].CLK
clock => fast[19].CLK
clock => fast[20].CLK
newY_Loc[0] <= newY_Loc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newY_Loc[1] <= newY_Loc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newY_Loc[2] <= newY_Loc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newY_Loc[3] <= newY_Loc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newY_Loc[4] <= newY_Loc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newY_Loc[5] <= newY_Loc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newY_Loc[6] <= newY_Loc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newY_Loc[7] <= newY_Loc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|DisplayObj:User2|leftrightConter:CounterLR
oldX_loc[0] => Add1.IN18
oldX_loc[0] => Add2.IN18
oldX_loc[1] => Add1.IN17
oldX_loc[1] => Add2.IN17
oldX_loc[2] => Add1.IN16
oldX_loc[2] => Add2.IN16
oldX_loc[3] => Add1.IN15
oldX_loc[3] => Add2.IN15
oldX_loc[4] => Add1.IN14
oldX_loc[4] => Add2.IN14
oldX_loc[5] => Add1.IN13
oldX_loc[5] => Add2.IN13
oldX_loc[6] => Add1.IN12
oldX_loc[6] => Add2.IN12
oldX_loc[7] => Add1.IN11
oldX_loc[7] => Add2.IN11
oldX_loc[8] => Add1.IN10
oldX_loc[8] => Add2.IN10
H_enable => always1.IN1
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
LeftRight => newX_Loc.OUTPUTSELECT
rstn => fast[0].PRESET
rstn => fast[1].PRESET
rstn => fast[2].PRESET
rstn => fast[3].PRESET
rstn => fast[4].PRESET
rstn => fast[5].PRESET
rstn => fast[6].PRESET
rstn => fast[7].PRESET
rstn => fast[8].ACLR
rstn => fast[9].ACLR
rstn => fast[10].ACLR
rstn => fast[11].ACLR
rstn => fast[12].ACLR
rstn => fast[13].ACLR
rstn => fast[14].ACLR
rstn => fast[15].ACLR
rstn => fast[16].ACLR
rstn => fast[17].ACLR
rstn => fast[18].ACLR
rstn => fast[19].ACLR
rstn => fast[20].ACLR
rstn => newX_Loc[0]~reg0.PRESET
rstn => newX_Loc[1]~reg0.PRESET
rstn => newX_Loc[2]~reg0.PRESET
rstn => newX_Loc[3]~reg0.PRESET
rstn => newX_Loc[4]~reg0.PRESET
rstn => newX_Loc[5]~reg0.ACLR
rstn => newX_Loc[6]~reg0.ACLR
rstn => newX_Loc[7]~reg0.ACLR
rstn => newX_Loc[8]~reg0.PRESET
clock => newX_Loc[0]~reg0.CLK
clock => newX_Loc[1]~reg0.CLK
clock => newX_Loc[2]~reg0.CLK
clock => newX_Loc[3]~reg0.CLK
clock => newX_Loc[4]~reg0.CLK
clock => newX_Loc[5]~reg0.CLK
clock => newX_Loc[6]~reg0.CLK
clock => newX_Loc[7]~reg0.CLK
clock => newX_Loc[8]~reg0.CLK
clock => fast[0].CLK
clock => fast[1].CLK
clock => fast[2].CLK
clock => fast[3].CLK
clock => fast[4].CLK
clock => fast[5].CLK
clock => fast[6].CLK
clock => fast[7].CLK
clock => fast[8].CLK
clock => fast[9].CLK
clock => fast[10].CLK
clock => fast[11].CLK
clock => fast[12].CLK
clock => fast[13].CLK
clock => fast[14].CLK
clock => fast[15].CLK
clock => fast[16].CLK
clock => fast[17].CLK
clock => fast[18].CLK
clock => fast[19].CLK
clock => fast[20].CLK
newX_Loc[0] <= newX_Loc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[1] <= newX_Loc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[2] <= newX_Loc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[3] <= newX_Loc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[4] <= newX_Loc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[5] <= newX_Loc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[6] <= newX_Loc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[7] <= newX_Loc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newX_Loc[8] <= newX_Loc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|DisplayObj:User2|colorSelection_MUX:Color_MUX
mem_RGB[0] => out_RGB.DATAA
mem_RGB[1] => out_RGB.DATAA
mem_RGB[2] => out_RGB.DATAA
s => out_RGB.OUTPUTSELECT
s => out_RGB.OUTPUTSELECT
s => out_RGB.OUTPUTSELECT
out_RGB[0] <= out_RGB.DB_MAX_OUTPUT_PORT_TYPE
out_RGB[1] <= out_RGB.DB_MAX_OUTPUT_PORT_TYPE
out_RGB[2] <= out_RGB.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|DisplayObj:User2|animationFSM:FSM
CLOCK_50 => y[0].CLK
CLOCK_50 => y[1].CLK
CLOCK_50 => y[2].CLK
CLOCK_50 => y[3].CLK
CLOCK_50 => y[4].CLK
CLOCK_50 => y[5].CLK
CLOCK_50 => y[6].CLK
CLOCK_50 => move_en.CLK
CLOCK_50 => goR.CLK
CLOCK_50 => goL.CLK
CLOCK_50 => goU.CLK
CLOCK_50 => goD.CLK
paint_done => always0.IN1
paint_done => always0.IN1
paint_done => always0.IN1
paint_done => always0.IN1
paint_done => always0.IN1
paint_done => always0.IN1
paint_done => always0.IN1
paint_done => always0.IN1
move_enable => always2.IN1
rstn => y[0].PRESET
rstn => y[1].ACLR
rstn => y[2].ACLR
rstn => y[3].ACLR
rstn => y[4].ACLR
rstn => y[5].ACLR
rstn => y[6].ACLR
rstn => goR.ACLR
rstn => goL.ACLR
rstn => goU.ACLR
rstn => goD.ACLR
startn => Selector5.IN3
startn => Selector3.IN3
startn => Selector1.IN3
startn => Selector7.IN3
go_down => goD.DATAIN
go_up => goU.DATAIN
go_left => goL.DATAIN
go_right => goR.DATAIN
Obj_Init_X[0] => Equal0.IN8
Obj_Init_X[0] => Equal1.IN5
Obj_Init_X[0] => Equal4.IN6
Obj_Init_X[0] => Equal5.IN8
Obj_Init_X[1] => Equal0.IN0
Obj_Init_X[1] => Equal1.IN4
Obj_Init_X[1] => Equal4.IN5
Obj_Init_X[1] => Equal5.IN7
Obj_Init_X[2] => Equal0.IN7
Obj_Init_X[2] => Equal1.IN3
Obj_Init_X[2] => Equal4.IN4
Obj_Init_X[2] => Equal5.IN6
Obj_Init_X[3] => Equal0.IN6
Obj_Init_X[3] => Equal1.IN2
Obj_Init_X[3] => Equal4.IN3
Obj_Init_X[3] => Equal5.IN5
Obj_Init_X[4] => Equal0.IN5
Obj_Init_X[4] => Equal1.IN1
Obj_Init_X[4] => Equal4.IN2
Obj_Init_X[4] => Equal5.IN4
Obj_Init_X[5] => Equal0.IN4
Obj_Init_X[5] => Equal1.IN8
Obj_Init_X[5] => Equal4.IN1
Obj_Init_X[5] => Equal5.IN1
Obj_Init_X[6] => Equal0.IN3
Obj_Init_X[6] => Equal1.IN7
Obj_Init_X[6] => Equal4.IN0
Obj_Init_X[6] => Equal5.IN3
Obj_Init_X[7] => Equal0.IN2
Obj_Init_X[7] => Equal1.IN6
Obj_Init_X[7] => Equal4.IN8
Obj_Init_X[7] => Equal5.IN0
Obj_Init_X[8] => Equal0.IN1
Obj_Init_X[8] => Equal1.IN0
Obj_Init_X[8] => Equal4.IN7
Obj_Init_X[8] => Equal5.IN2
Obj_Init_Y[0] => Equal2.IN0
Obj_Init_Y[0] => Equal3.IN3
Obj_Init_Y[1] => Equal2.IN7
Obj_Init_Y[1] => Equal3.IN7
Obj_Init_Y[2] => Equal2.IN6
Obj_Init_Y[2] => Equal3.IN6
Obj_Init_Y[3] => Equal2.IN5
Obj_Init_Y[3] => Equal3.IN5
Obj_Init_Y[4] => Equal2.IN4
Obj_Init_Y[4] => Equal3.IN2
Obj_Init_Y[5] => Equal2.IN3
Obj_Init_Y[5] => Equal3.IN1
Obj_Init_Y[6] => Equal2.IN2
Obj_Init_Y[6] => Equal3.IN4
Obj_Init_Y[7] => Equal2.IN1
Obj_Init_Y[7] => Equal3.IN0
v_enable <= v_enable.DB_MAX_OUTPUT_PORT_TYPE
h_enable <= h_enable.DB_MAX_OUTPUT_PORT_TYPE
upDn <= y[4].DB_MAX_OUTPUT_PORT_TYPE
LeftRight <= y[6].DB_MAX_OUTPUT_PORT_TYPE
plot_enable <= plot_enable.DB_MAX_OUTPUT_PORT_TYPE
erase_enable <= y[2].DB_MAX_OUTPUT_PORT_TYPE
idle_sig <= y[0].DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|DisplayObj:User2|count_obj:X_count
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|DisplayObj:User2|count_obj:Y_count
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Resetn => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|Object_To_Paint_Selector:OTPMUX
CLOCK_50 => VGA_COLOR[0]~reg0.CLK
CLOCK_50 => VGA_COLOR[1]~reg0.CLK
CLOCK_50 => VGA_COLOR[2]~reg0.CLK
CLOCK_50 => plot_enable~reg0.CLK
CLOCK_50 => VGA_Y[0]~reg0.CLK
CLOCK_50 => VGA_Y[1]~reg0.CLK
CLOCK_50 => VGA_Y[2]~reg0.CLK
CLOCK_50 => VGA_Y[3]~reg0.CLK
CLOCK_50 => VGA_Y[4]~reg0.CLK
CLOCK_50 => VGA_Y[5]~reg0.CLK
CLOCK_50 => VGA_Y[6]~reg0.CLK
CLOCK_50 => VGA_Y[7]~reg0.CLK
CLOCK_50 => VGA_X[0]~reg0.CLK
CLOCK_50 => VGA_X[1]~reg0.CLK
CLOCK_50 => VGA_X[2]~reg0.CLK
CLOCK_50 => VGA_X[3]~reg0.CLK
CLOCK_50 => VGA_X[4]~reg0.CLK
CLOCK_50 => VGA_X[5]~reg0.CLK
CLOCK_50 => VGA_X[6]~reg0.CLK
CLOCK_50 => VGA_X[7]~reg0.CLK
CLOCK_50 => VGA_X[8]~reg0.CLK
CLOCK_50 => display_indicator[0].CLK
CLOCK_50 => display_indicator[1].CLK
CLOCK_50 => display_indicator[2].CLK
CLOCK_50 => display_indicator[3].CLK
CLOCK_50 => fast[0].CLK
CLOCK_50 => fast[1].CLK
CLOCK_50 => fast[2].CLK
CLOCK_50 => fast[3].CLK
CLOCK_50 => fast[4].CLK
CLOCK_50 => fast[5].CLK
CLOCK_50 => fast[6].CLK
CLOCK_50 => fast[7].CLK
CLOCK_50 => fast[8].CLK
CLOCK_50 => fast[9].CLK
CLOCK_50 => fast[10].CLK
CLOCK_50 => fast[11].CLK
CLOCK_50 => fast[12].CLK
CLOCK_50 => fast[13].CLK
CLOCK_50 => fast[14].CLK
rstn => fast[0].PRESET
rstn => fast[1].PRESET
rstn => fast[2].PRESET
rstn => fast[3].PRESET
rstn => fast[4].PRESET
rstn => fast[5].PRESET
rstn => fast[6].PRESET
rstn => fast[7].PRESET
rstn => fast[8].PRESET
rstn => fast[9].PRESET
rstn => fast[10].PRESET
rstn => fast[11].PRESET
rstn => fast[12].PRESET
rstn => fast[13].PRESET
rstn => fast[14].PRESET
rstn => display_indicator[0].PRESET
rstn => display_indicator[1].ACLR
rstn => display_indicator[2].ACLR
rstn => display_indicator[3].ACLR
background_color[0] => VGA_COLOR.DATAA
background_color[1] => VGA_COLOR.DATAA
background_color[2] => VGA_COLOR.DATAA
game_display_en => VGA_X.OUTPUTSELECT
game_display_en => VGA_X.OUTPUTSELECT
game_display_en => VGA_X.OUTPUTSELECT
game_display_en => VGA_X.OUTPUTSELECT
game_display_en => VGA_X.OUTPUTSELECT
game_display_en => VGA_X.OUTPUTSELECT
game_display_en => VGA_X.OUTPUTSELECT
game_display_en => VGA_X.OUTPUTSELECT
game_display_en => VGA_X.OUTPUTSELECT
game_display_en => VGA_Y.OUTPUTSELECT
game_display_en => VGA_Y.OUTPUTSELECT
game_display_en => VGA_Y.OUTPUTSELECT
game_display_en => VGA_Y.OUTPUTSELECT
game_display_en => VGA_Y.OUTPUTSELECT
game_display_en => VGA_Y.OUTPUTSELECT
game_display_en => VGA_Y.OUTPUTSELECT
game_display_en => VGA_Y.OUTPUTSELECT
game_display_en => plot_enable.OUTPUTSELECT
game_display_en => VGA_COLOR.OUTPUTSELECT
game_display_en => VGA_COLOR.OUTPUTSELECT
game_display_en => VGA_COLOR.OUTPUTSELECT
XC[0] => VGA_X.DATAA
XC[1] => VGA_X.DATAA
XC[2] => VGA_X.DATAA
XC[3] => VGA_X.DATAA
XC[4] => VGA_X.DATAA
XC[5] => VGA_X.DATAA
XC[6] => VGA_X.DATAA
XC[7] => VGA_X.DATAA
XC[8] => VGA_X.DATAA
YC[0] => VGA_Y.DATAA
YC[1] => VGA_Y.DATAA
YC[2] => VGA_Y.DATAA
YC[3] => VGA_Y.DATAA
YC[4] => VGA_Y.DATAA
YC[5] => VGA_Y.DATAA
YC[6] => VGA_Y.DATAA
YC[7] => VGA_Y.DATAA
User1_VGA_color[0] => VGA_COLOR.DATAB
User1_VGA_color[1] => VGA_COLOR.DATAB
User1_VGA_color[2] => VGA_COLOR.DATAB
User1_VGA_X[0] => VGA_X.DATAB
User1_VGA_X[1] => VGA_X.DATAB
User1_VGA_X[2] => VGA_X.DATAB
User1_VGA_X[3] => VGA_X.DATAB
User1_VGA_X[4] => VGA_X.DATAB
User1_VGA_X[5] => VGA_X.DATAB
User1_VGA_X[6] => VGA_X.DATAB
User1_VGA_X[7] => VGA_X.DATAB
User1_VGA_X[8] => VGA_X.DATAB
User1_VGA_Y[0] => VGA_Y.DATAB
User1_VGA_Y[1] => VGA_Y.DATAB
User1_VGA_Y[2] => VGA_Y.DATAB
User1_VGA_Y[3] => VGA_Y.DATAB
User1_VGA_Y[4] => VGA_Y.DATAB
User1_VGA_Y[5] => VGA_Y.DATAB
User1_VGA_Y[6] => VGA_Y.DATAB
User1_VGA_Y[7] => VGA_Y.DATAB
User1_plot_enable => plot_enable.DATAB
User2_VGA_color[0] => VGA_COLOR.DATAB
User2_VGA_color[1] => VGA_COLOR.DATAB
User2_VGA_color[2] => VGA_COLOR.DATAB
User2_VGA_X[0] => VGA_X.DATAB
User2_VGA_X[1] => VGA_X.DATAB
User2_VGA_X[2] => VGA_X.DATAB
User2_VGA_X[3] => VGA_X.DATAB
User2_VGA_X[4] => VGA_X.DATAB
User2_VGA_X[5] => VGA_X.DATAB
User2_VGA_X[6] => VGA_X.DATAB
User2_VGA_X[7] => VGA_X.DATAB
User2_VGA_X[8] => VGA_X.DATAB
User2_VGA_Y[0] => VGA_Y.DATAB
User2_VGA_Y[1] => VGA_Y.DATAB
User2_VGA_Y[2] => VGA_Y.DATAB
User2_VGA_Y[3] => VGA_Y.DATAB
User2_VGA_Y[4] => VGA_Y.DATAB
User2_VGA_Y[5] => VGA_Y.DATAB
User2_VGA_Y[6] => VGA_Y.DATAB
User2_VGA_Y[7] => VGA_Y.DATAB
User2_plot_enable => plot_enable.DATAB
U1_B1_color[0] => VGA_COLOR.DATAB
U1_B1_color[1] => VGA_COLOR.DATAB
U1_B1_color[2] => VGA_COLOR.DATAB
U1_B1_X[0] => VGA_X.DATAB
U1_B1_X[1] => VGA_X.DATAB
U1_B1_X[2] => VGA_X.DATAB
U1_B1_X[3] => VGA_X.DATAB
U1_B1_X[4] => VGA_X.DATAB
U1_B1_X[5] => VGA_X.DATAB
U1_B1_X[6] => VGA_X.DATAB
U1_B1_X[7] => VGA_X.DATAB
U1_B1_X[8] => VGA_X.DATAB
U1_B1_Y[0] => VGA_Y.DATAB
U1_B1_Y[1] => VGA_Y.DATAB
U1_B1_Y[2] => VGA_Y.DATAB
U1_B1_Y[3] => VGA_Y.DATAB
U1_B1_Y[4] => VGA_Y.DATAB
U1_B1_Y[5] => VGA_Y.DATAB
U1_B1_Y[6] => VGA_Y.DATAB
U1_B1_Y[7] => VGA_Y.DATAB
U1_B1_plot_enable => plot_enable.DATAB
U2_B1_color[0] => VGA_COLOR.DATAB
U2_B1_color[1] => VGA_COLOR.DATAB
U2_B1_color[2] => VGA_COLOR.DATAB
U2_B1_X[0] => VGA_X.DATAB
U2_B1_X[1] => VGA_X.DATAB
U2_B1_X[2] => VGA_X.DATAB
U2_B1_X[3] => VGA_X.DATAB
U2_B1_X[4] => VGA_X.DATAB
U2_B1_X[5] => VGA_X.DATAB
U2_B1_X[6] => VGA_X.DATAB
U2_B1_X[7] => VGA_X.DATAB
U2_B1_X[8] => VGA_X.DATAB
U2_B1_Y[0] => VGA_Y.DATAB
U2_B1_Y[1] => VGA_Y.DATAB
U2_B1_Y[2] => VGA_Y.DATAB
U2_B1_Y[3] => VGA_Y.DATAB
U2_B1_Y[4] => VGA_Y.DATAB
U2_B1_Y[5] => VGA_Y.DATAB
U2_B1_Y[6] => VGA_Y.DATAB
U2_B1_Y[7] => VGA_Y.DATAB
U2_B1_plot_enable => plot_enable.DATAB
VGA_X[0] <= VGA_X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X[1] <= VGA_X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X[2] <= VGA_X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X[3] <= VGA_X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X[4] <= VGA_X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X[5] <= VGA_X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X[6] <= VGA_X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X[7] <= VGA_X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_X[8] <= VGA_X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y[0] <= VGA_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y[1] <= VGA_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y[2] <= VGA_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y[3] <= VGA_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y[4] <= VGA_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y[5] <= VGA_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y[6] <= VGA_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Y[7] <= VGA_Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
plot_enable <= plot_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_COLOR[0] <= VGA_COLOR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_COLOR[1] <= VGA_COLOR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_COLOR[2] <= VGA_COLOR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|PS2_Controller:PS2
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|CosmicClash|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|vga_adapter:VGA1
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK_N <= vga_controller:controller.VGA_BLANK_N
VGA_SYNC_N <= vga_controller:controller.VGA_SYNC_N
VGA_CLK <= vga_controller:controller.VGA_CLK


|CosmicClash|vga_adapter:VGA1|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|vga_adapter:VGA1|altsyncram:VideoMemory
wren_a => altsyncram_42m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_42m1:auto_generated.data_a[0]
data_a[1] => altsyncram_42m1:auto_generated.data_a[1]
data_a[2] => altsyncram_42m1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_42m1:auto_generated.address_a[0]
address_a[1] => altsyncram_42m1:auto_generated.address_a[1]
address_a[2] => altsyncram_42m1:auto_generated.address_a[2]
address_a[3] => altsyncram_42m1:auto_generated.address_a[3]
address_a[4] => altsyncram_42m1:auto_generated.address_a[4]
address_a[5] => altsyncram_42m1:auto_generated.address_a[5]
address_a[6] => altsyncram_42m1:auto_generated.address_a[6]
address_a[7] => altsyncram_42m1:auto_generated.address_a[7]
address_a[8] => altsyncram_42m1:auto_generated.address_a[8]
address_a[9] => altsyncram_42m1:auto_generated.address_a[9]
address_a[10] => altsyncram_42m1:auto_generated.address_a[10]
address_a[11] => altsyncram_42m1:auto_generated.address_a[11]
address_a[12] => altsyncram_42m1:auto_generated.address_a[12]
address_a[13] => altsyncram_42m1:auto_generated.address_a[13]
address_a[14] => altsyncram_42m1:auto_generated.address_a[14]
address_a[15] => altsyncram_42m1:auto_generated.address_a[15]
address_a[16] => altsyncram_42m1:auto_generated.address_a[16]
address_b[0] => altsyncram_42m1:auto_generated.address_b[0]
address_b[1] => altsyncram_42m1:auto_generated.address_b[1]
address_b[2] => altsyncram_42m1:auto_generated.address_b[2]
address_b[3] => altsyncram_42m1:auto_generated.address_b[3]
address_b[4] => altsyncram_42m1:auto_generated.address_b[4]
address_b[5] => altsyncram_42m1:auto_generated.address_b[5]
address_b[6] => altsyncram_42m1:auto_generated.address_b[6]
address_b[7] => altsyncram_42m1:auto_generated.address_b[7]
address_b[8] => altsyncram_42m1:auto_generated.address_b[8]
address_b[9] => altsyncram_42m1:auto_generated.address_b[9]
address_b[10] => altsyncram_42m1:auto_generated.address_b[10]
address_b[11] => altsyncram_42m1:auto_generated.address_b[11]
address_b[12] => altsyncram_42m1:auto_generated.address_b[12]
address_b[13] => altsyncram_42m1:auto_generated.address_b[13]
address_b[14] => altsyncram_42m1:auto_generated.address_b[14]
address_b[15] => altsyncram_42m1:auto_generated.address_b[15]
address_b[16] => altsyncram_42m1:auto_generated.address_b[16]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_42m1:auto_generated.clock0
clock1 => altsyncram_42m1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_42m1:auto_generated.q_b[0]
q_b[1] <= altsyncram_42m1:auto_generated.q_b[1]
q_b[2] <= altsyncram_42m1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CosmicClash|vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_42m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[13] => decode_nma:decode2.data[0]
address_a[13] => decode_nma:wren_decode_a.data[0]
address_a[14] => decode_nma:decode2.data[1]
address_a[14] => decode_nma:wren_decode_a.data[1]
address_a[15] => decode_nma:decode2.data[2]
address_a[15] => decode_nma:wren_decode_a.data[2]
address_a[16] => decode_nma:decode2.data[3]
address_a[16] => decode_nma:wren_decode_a.data[3]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_g2a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_g2a:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_g2a:rden_decode_b.data[2]
address_b[16] => address_reg_b[3].DATAIN
address_b[16] => decode_g2a:rden_decode_b.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[3].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a22.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a28.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a23.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a29.PORTADATAIN
q_b[0] <= mux_2hb:mux3.result[0]
q_b[1] <= mux_2hb:mux3.result[1]
q_b[2] <= mux_2hb:mux3.result[2]
wren_a => decode_nma:decode2.enable
wren_a => decode_nma:wren_decode_a.enable


|CosmicClash|vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_42m1:auto_generated|decode_nma:decode2
data[0] => w_anode242w[1].IN0
data[0] => w_anode259w[1].IN1
data[0] => w_anode269w[1].IN0
data[0] => w_anode279w[1].IN1
data[0] => w_anode289w[1].IN0
data[0] => w_anode299w[1].IN1
data[0] => w_anode309w[1].IN0
data[0] => w_anode319w[1].IN1
data[0] => w_anode338w[1].IN0
data[0] => w_anode349w[1].IN1
data[0] => w_anode359w[1].IN0
data[0] => w_anode369w[1].IN1
data[0] => w_anode379w[1].IN0
data[0] => w_anode389w[1].IN1
data[0] => w_anode399w[1].IN0
data[0] => w_anode409w[1].IN1
data[1] => w_anode242w[2].IN0
data[1] => w_anode259w[2].IN0
data[1] => w_anode269w[2].IN1
data[1] => w_anode279w[2].IN1
data[1] => w_anode289w[2].IN0
data[1] => w_anode299w[2].IN0
data[1] => w_anode309w[2].IN1
data[1] => w_anode319w[2].IN1
data[1] => w_anode338w[2].IN0
data[1] => w_anode349w[2].IN0
data[1] => w_anode359w[2].IN1
data[1] => w_anode369w[2].IN1
data[1] => w_anode379w[2].IN0
data[1] => w_anode389w[2].IN0
data[1] => w_anode399w[2].IN1
data[1] => w_anode409w[2].IN1
data[2] => w_anode242w[3].IN0
data[2] => w_anode259w[3].IN0
data[2] => w_anode269w[3].IN0
data[2] => w_anode279w[3].IN0
data[2] => w_anode289w[3].IN1
data[2] => w_anode299w[3].IN1
data[2] => w_anode309w[3].IN1
data[2] => w_anode319w[3].IN1
data[2] => w_anode338w[3].IN0
data[2] => w_anode349w[3].IN0
data[2] => w_anode359w[3].IN0
data[2] => w_anode369w[3].IN0
data[2] => w_anode379w[3].IN1
data[2] => w_anode389w[3].IN1
data[2] => w_anode399w[3].IN1
data[2] => w_anode409w[3].IN1
data[3] => w_anode233w[1].IN0
data[3] => w_anode331w[1].IN1
enable => w_anode233w[1].IN0
enable => w_anode331w[1].IN0
eq[0] <= w_anode242w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode259w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode269w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode279w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode289w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode299w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode309w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode319w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode338w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode349w[3].DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_42m1:auto_generated|decode_g2a:rden_decode_b
data[0] => w_anode424w[1].IN0
data[0] => w_anode441w[1].IN1
data[0] => w_anode451w[1].IN0
data[0] => w_anode461w[1].IN1
data[0] => w_anode471w[1].IN0
data[0] => w_anode481w[1].IN1
data[0] => w_anode491w[1].IN0
data[0] => w_anode501w[1].IN1
data[0] => w_anode511w[1].IN0
data[0] => w_anode522w[1].IN1
data[0] => w_anode532w[1].IN0
data[0] => w_anode542w[1].IN1
data[0] => w_anode552w[1].IN0
data[0] => w_anode562w[1].IN1
data[0] => w_anode572w[1].IN0
data[0] => w_anode582w[1].IN1
data[1] => w_anode424w[2].IN0
data[1] => w_anode441w[2].IN0
data[1] => w_anode451w[2].IN1
data[1] => w_anode461w[2].IN1
data[1] => w_anode471w[2].IN0
data[1] => w_anode481w[2].IN0
data[1] => w_anode491w[2].IN1
data[1] => w_anode501w[2].IN1
data[1] => w_anode511w[2].IN0
data[1] => w_anode522w[2].IN0
data[1] => w_anode532w[2].IN1
data[1] => w_anode542w[2].IN1
data[1] => w_anode552w[2].IN0
data[1] => w_anode562w[2].IN0
data[1] => w_anode572w[2].IN1
data[1] => w_anode582w[2].IN1
data[2] => w_anode424w[3].IN0
data[2] => w_anode441w[3].IN0
data[2] => w_anode451w[3].IN0
data[2] => w_anode461w[3].IN0
data[2] => w_anode471w[3].IN1
data[2] => w_anode481w[3].IN1
data[2] => w_anode491w[3].IN1
data[2] => w_anode501w[3].IN1
data[2] => w_anode511w[3].IN0
data[2] => w_anode522w[3].IN0
data[2] => w_anode532w[3].IN0
data[2] => w_anode542w[3].IN0
data[2] => w_anode552w[3].IN1
data[2] => w_anode562w[3].IN1
data[2] => w_anode572w[3].IN1
data[2] => w_anode582w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode511w[1].IN0
data[3] => w_anode522w[1].IN0
data[3] => w_anode532w[1].IN0
data[3] => w_anode542w[1].IN0
data[3] => w_anode552w[1].IN0
data[3] => w_anode562w[1].IN0
data[3] => w_anode572w[1].IN0
data[3] => w_anode582w[1].IN0
eq[0] <= w_anode424w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode441w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode451w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode461w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode471w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode481w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode491w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode501w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode511w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode522w[3].DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_42m1:auto_generated|decode_nma:wren_decode_a
data[0] => w_anode242w[1].IN0
data[0] => w_anode259w[1].IN1
data[0] => w_anode269w[1].IN0
data[0] => w_anode279w[1].IN1
data[0] => w_anode289w[1].IN0
data[0] => w_anode299w[1].IN1
data[0] => w_anode309w[1].IN0
data[0] => w_anode319w[1].IN1
data[0] => w_anode338w[1].IN0
data[0] => w_anode349w[1].IN1
data[0] => w_anode359w[1].IN0
data[0] => w_anode369w[1].IN1
data[0] => w_anode379w[1].IN0
data[0] => w_anode389w[1].IN1
data[0] => w_anode399w[1].IN0
data[0] => w_anode409w[1].IN1
data[1] => w_anode242w[2].IN0
data[1] => w_anode259w[2].IN0
data[1] => w_anode269w[2].IN1
data[1] => w_anode279w[2].IN1
data[1] => w_anode289w[2].IN0
data[1] => w_anode299w[2].IN0
data[1] => w_anode309w[2].IN1
data[1] => w_anode319w[2].IN1
data[1] => w_anode338w[2].IN0
data[1] => w_anode349w[2].IN0
data[1] => w_anode359w[2].IN1
data[1] => w_anode369w[2].IN1
data[1] => w_anode379w[2].IN0
data[1] => w_anode389w[2].IN0
data[1] => w_anode399w[2].IN1
data[1] => w_anode409w[2].IN1
data[2] => w_anode242w[3].IN0
data[2] => w_anode259w[3].IN0
data[2] => w_anode269w[3].IN0
data[2] => w_anode279w[3].IN0
data[2] => w_anode289w[3].IN1
data[2] => w_anode299w[3].IN1
data[2] => w_anode309w[3].IN1
data[2] => w_anode319w[3].IN1
data[2] => w_anode338w[3].IN0
data[2] => w_anode349w[3].IN0
data[2] => w_anode359w[3].IN0
data[2] => w_anode369w[3].IN0
data[2] => w_anode379w[3].IN1
data[2] => w_anode389w[3].IN1
data[2] => w_anode399w[3].IN1
data[2] => w_anode409w[3].IN1
data[3] => w_anode233w[1].IN0
data[3] => w_anode331w[1].IN1
enable => w_anode233w[1].IN0
enable => w_anode331w[1].IN0
eq[0] <= w_anode242w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode259w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode269w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode279w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode289w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode299w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode309w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode319w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode338w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode349w[3].DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_42m1:auto_generated|mux_2hb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
data[24] => l1_w0_n4_mux_dataout.IN1
data[25] => l1_w1_n4_mux_dataout.IN1
data[26] => l1_w2_n4_mux_dataout.IN1
data[27] => l1_w0_n4_mux_dataout.IN1
data[28] => l1_w1_n4_mux_dataout.IN1
data[29] => l1_w2_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0


|CosmicClash|vga_adapter:VGA1|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|CosmicClash|vga_adapter:VGA1|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|CosmicClash|vga_adapter:VGA1|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|CosmicClash|vga_adapter:VGA1|vga_controller:controller
vga_clock => VGA_BLANK_N~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
memory_address[15] <= vga_address_translator:controller_translator.mem_address
memory_address[16] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK_N <= VGA_BLANK_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|CosmicClash|vga_adapter:VGA1|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


