---  
tags:  
  - architecture  
  - exception  
  - interrupt  
share: "true"  
github_title: 2025-04-18-exceptions-and-interrupts  
title: 10. Exceptions and Interrupts  
date: 2025-04-18  
categories:  
  - Lecture Notes  
  - Computer Architecture  
---  
## CPU must prepare for `unplanned` events!  
  
- Instruction fail  
- External IO devices  
- Quantum expiration  
  
(1) Check for every possible contingency (Polling)  
  
- CPU ë‚­ë¹„  
  
(2) ê·¸ ë¬¸ì œëŠ” ë³„ë¡œ ì•ˆì¼ì–´ë‚˜ë‹ˆê¹Œ. ìƒê¸¸ë•Œë§Œ ì²˜ë¦¬  
  
### Interrupt ì²˜ë¦¬?  
  
ì´ë¯¸ ë“¤ì–´ì˜¨ ì¹œêµ¬ë“¤ì€ ë‹¤ ë‚˜ê°ˆë•Œê¹Œì§€, ì•„ì§ ì•ˆë“¤ì–´ì˜¨ ì• ë“¤ì€ íŒŒì´í”„ë¼ì¸ì—ì„œ ë‹¤ ë¹¼ì•¼í•¨.  
  
control transfer to the interrupt handler and back must be `transparent` to the interrupted thread! â†’ ë‚´ ì½”ë“œëŠ” ì¸í„°ëŸ½íŠ¸ í•¸ë“¤ëŸ¬ê°€ í•œ ì§“ì„ ì•Œë©´ ì•ˆë¨  
  
---  
  
## Types of Interrupt  
  
### Synchronous Interrupts (Exceptions)  
  
- Tied to a particular instruction  
- illegal OPCODE, illegal operand, virtual memory faults  
- Faulting instruction cannot be finished.  
  
â†’ No forward-progress unless handled immediately (ë‹¤ìŒ ëª…ë ¹ì–´ ì‹¤í–‰ ë¶ˆê°€. ë¬´ì¡°ê±´ ì²˜ë¦¬í•˜ê³  ê°€ì•¼í•¨)  
  
### Asynchronous Interrupts (Interrupts)  
  
- External events that not tide to instruction  
- Ctrl+C, IO Events, timer  
  
â†’ Some delay is allowed, but you cannot postpone forever!  
  
### Syscall / Trap Instruction (Planned)  
  
- Instruction that is purposed to raise an exception  
    - printfëŠ”â€¦ ë‚´ ê´€í• ì´ ì•„ë‹ˆë‹¤. OS í˜•ë‹˜ ì¹´ë°”ì¢€ ì³ì£¼ì‹­ì‡¼  
    - í˜•ë‹˜ íŒŒì¼ ë””ìŠ¤í¬ë¦½í„°ì¢€ ë°”ê¿”ì£¼ì…ˆ. ì²˜ë¦¬ë˜ë©´ ì–˜ê¸°í•´ì£¼ì„¸ìš”  
  
â†’ ëŠëŠ” ì‹œì ì´ ë¹„êµì  ììœ ë¡œì›€  
  
---  
  
## Virtualization and Protection  
  
ìš´ì˜ì²´ì œë§Œ ì—¬ëŸ¬ê°œì˜ í”„ë¡œì„¸ìŠ¤ë¥¼ ëŒë¦¬ëŠ”ê±¸ ì•Œê³ , ìœ ì € ë ˆë²¨ì—ì„œëŠ” ì—¬ëŸ¬ê°œ ëŒë¦¬ëŠ”ì§€ ëª¨ë¦„.  
  
architectural state ëª…í™•íˆ ë³´ì¡´í•´ì£¼ëŠ” ê²ƒ.  
  
### Privilege Levels  
  
User - kernel - hypervisor  
  
ì—¬ê¸°ì„œ ìƒìœ„ ë ˆë²¨ì˜ í–‰ë™ì„ í•˜ë ¤ë©´ interruptë¥¼ ê±¸ì–´ì•¼í•¨  
  
## Precise Interrupt  
  
synchronous: ì˜ˆì™¸ ëª…ë ¹ì–´ ë”± ì´ì „ì— ë©ˆì¶”ê³ , handlingëë‚˜ê³  ë‹¤ì‹œ í•´ë‹¹ ì˜ˆì™¸ë°œìƒ ëª…ë ¹ì–´ ì²˜ë¦¬  
  
asynchronous: ììœ ê¸´ í•œë°, ë³´í†µ ì˜ˆì™¸ ë°œìƒ ì´í›„ëŠ” ë‹¤ flushí•¨  
  
---  
  
## MIPS Interrupt Architecture  
  
### Exception Program Counter (EPC, CR14)  
  
- EPC(CR14): ë¬¸ì œ ìƒê¸´ ì‹œì ì˜ ì£¼ì†Œ (ì–´ë””ì„œ ë©ˆì¶°ì•¼ í•´ìš”?)  
- CR13: ë¬¸ì œê°€ ìƒê¸´ ì´ìœ  ë ˆì§€ìŠ¤í„°  
    - pending interrupt: ë‚´ê°€ ë­˜ í•¸ë“¤ë§í•˜ê³ ìˆì—ˆëŠ”ì§€ ì ì–´ë‘ëŠ” ê³³.  
- CR12: enable, disable interrupt ì •ë³´  
    - ì œì–´ìš© ë ˆì§€ìŠ¤í„°. write (ì¸í„°ì…‰íŠ¸ ë“±)  
  
```cpp  
mfc0 r26, $14  
```  
  
ë¡œ ê°€ì ¸ì˜¨ í›„, jrë¡œ pc ê°’ì„ ë°”ê¿”ì„œ ë³µê·€í•œë‹¤. í•œë²ˆì— ëª»ê°€ì ¸ì˜´  
  
---  
  
### Interruptì˜ í–‰ë™  
  
- ìµœëŒ€í•œ ë ˆì§€ìŠ¤í„°ë¥¼ ì•ˆì“°ê³  ë‚˜ê°€ì•¼í•œë‹¤.  
- function callì²˜ëŸ¼ r31ì„ ì“¸ ìˆ˜ ì—†ë‹¤.  
- ë¬´ì¡°ê±´ callee-savedë¥¼ í•´ì•¼í•œë‹¤.  
- ì»¨ë²¤ì…˜: r26 & r27ì€ ì»¤ë„ì´ ì“°ëŠ”, í•¸ë“¤ëŸ¬ìš© ë ˆì§€ìŠ¤í„°  
  
---  
  
### Interrupt Servicing  
  
ì´ìœ ë¥¼ ì ì€ CR13ì´ ìˆë‹¤.  
  
(1) Interruptë¥¼ í•¸ë“¤í•˜ëŠ” ì½”ë“œ ìì²´ê°€ ë©”ëª¨ë¦¬ì— ì €ì¥ë˜ì–´ìˆìŒ  
  
- flexible, but slow  
  
(2) í•˜ë“œì›¨ì–´ê°€ ë°”ë¡œ ë³´ê³  ì²˜ë¦¬í•œë‹¤. (vectored interrupt)  
  
- fast, but hard-coded  
  
---  
  
## Returning from Interrupt  
  
- exceptionì€ í•´ë‹¹ ëª…ë ¹ì–´ ì¬ ì‹¤í–‰ (EPCì— í•´ë‹¹ ëª…ë ¹ì–´ ì£¼ì†Œ)  
- interruptì€ í•´ë‹¹ ëª…ë ¹ì–´ ë‹¤ ë³´ë‚´ê³  ê·¸ ë‹¤ìŒ ëª…ë ¹ì–´ ì£¼ì†Œ ë„£ê¸°.  
  
(1) MIPS32 : `ERET`  
  
- Atomically restore saved CPU states  
- Restore privilege level  
- Jump back to EPC  
  
<aside> ğŸ’¡  
  
CPU stateëŠ” ì–´ë””ì— ì €ì¥í•´ë‘ëŠ”ê±°ì§€?  
  
â†’  
  
MIPSëŠ”  
  
```  
CR12.Status  
```  
  
ë ˆì§€ìŠ¤í„°ì— **"stacked copies"**ë¥¼ ê°–ê³  ìˆì–´ì„œ, interrupt ë°œìƒ ì‹œ í˜„ì¬ ìƒíƒœë¥¼ ë°±ì—…í•´ë‘ê³ ,**ERET ì‹œ ê·¸ê±¸ ìë™ ë³µì›**í•´ì¤˜.  
  
</aside>  
  
(2) MIPS2000  
  
- Assume mfc0 r26 done  
- jr r26 (EPC ë³µë¶™í•œê±¸ë¡œ jump)  
- rfe (restore from exception mode) - branch delay slotì—ì„œ ì‹¤í–‰ë˜ì–´ì•¼í•¨  
  
---  
  
## Branch Delay Slot & RFE  
  
```cpp  
1000: BEQ  
1004: ADD (branch delay slot)  
  
5000: Handler (kernel)  
```  
  
ì—¬ê¸°ì„œ 1000ì—ì„œ BEQê°€ ë§Œì¡±í–ˆì§€ë§Œ, branch delay slotìœ¼ë¡œ 1004ê¹Œì§€ ì‹¤í–‰í•˜ê³  jumpí•œë‹¤ê³  í•˜ì. 1004ê°€ page fault ë“±ìœ¼ë¡œ exceptionì´ ë‚¬ë‹¤ê³  ê°€ì •í•˜ì.  
  
ì´ëŸ¬ë©´ 5000ë²ˆì—ì„œ EPCì˜ ê°’ì€ 1004ì´ê³ , ADDë¥¼ ë‹¤ì‹œ ì‹¤í–‰í•˜ëŸ¬ ì˜¨ë‹¤. ê·¸ëŸ°ë°? ì´ì œ jumpí•´ì•¼í•˜ëŠ” ì •ë³´ê°€ ì‚¬ë¼ì ¸ì„œ ë§í•´ë²„ë ¸ë‹¤.  
  
â†’ ë¬´í•œ Loop ë°œìƒ  
  
Solution: Exceptionì€ branch delay slotì´ë©´ 1000ì„ ê±¸ì.  
  
### Harmful in `JALR r31`  
  
JALR r31ì´ ì‹¤í–‰ë˜ë©´ r31ì˜ ê°’ìœ¼ë¡œ ì í”„í•˜ë©´ì„œ, ìê¸°ì˜ PC+8ì„ r31ì— ë„£ëŠ”ë‹¤. (ì´ê²Œ ê¸°ë³¸ì¸ë°, í•˜í•„ ê°€ì ¸ì˜¤ëŠ” ë ˆì§€ìŠ¤í„°ë„ r31ì¸ ê²ƒ)  
  
ìš°ë¦¬ëŠ” r31ì„ ë‹¤ì‹œ ë³´ë©´ r31ëŠ” PC+8ì„. ì›ë˜ ì½”ë“œ ë‚ ì•„ê°.  
  
â†’ ì›ì¹˜ì•ŠëŠ” ë™ì‘ì´ê³ , can be looped  
  
---  
  
## Brief Handler code  
  
```nasm  
_handler_short:  
	# prologue  
	addi sp, sp -0x8 # increast stack size by 8-byte  
	sw r8, 0x0(sp)  
	sw r9, 0x4(sp)  
	  
	// use r26, r27 to resolve   
	  
	# epilogue  
	lw r8, 0x0(sp)  
	lw r9, 0x4(sp)  
	addi sp, sp 0x8 # reduce stack size  
	mfrc0 r26, epc  
	jr r26  
	rfe  
```  
  
(1) ì¼ë‹¨ handlerëŠ” exceptionì´ ì•ˆë‚˜ë„ë¡ í•´ì•¼í•¨  
  
(2) ê·¸ë˜ë„ ë‚˜ë‹ˆê¹Œ ìš°ì„ ìˆœìœ„ë¥¼ ì˜ ì§œë¼ (CR12)  
  
â†’ async ì¸í„°ëŸ½íŠ¸ëŠ” ìš°ì„ ìˆœìœ„ì— ë”°ë¼ ì²˜ë¦¬ë˜ë©°, íƒ€ì´ë°ì´ ì¤‘ìš”í•œ ì¹œêµ¬ê°€ ìš°ì„  ì²˜ë¦¬ëœë‹¤.  
  
ì„œë¡œ ë‹¤ë¥¸ ìš°ì„ ìˆœìœ„ì˜ ì¸í„°ëŸ½íŠ¸ëŠ” ë§ˆìŠ¤í‚¹ì— ì˜í•´ disabledë  ìˆ˜ ìˆë‹¤.  
  
â†’ ì˜¤ë¡œì§€ higher-priorityë§Œ re-enableí•˜ì—¬ ì²˜ë¦¬í•œë‹¤.  
  
ë§Œì•½ ë‚®ì€ ì• ë“¤ë„ re-enableí•´ë²„ë¦¬ë©´ ë¬´í•œ ë£¨í”„ì— ëŒ ìˆ˜ ìˆë‹¤.  
  
### Nested Handler  
  
```nasm  
_handler_short:  
	# prologue  
	addi sp, sp -0x8 # increast stack size by 8-byte  
	mfc0 r26, epc  
	sw r26, 0x0(sp)  
	sw r8, 0x4(sp)  
	  
	addi r26, r0, 0x405 // interrupt enable bitì— writeí•˜ì—¬ ì¤‘ê°„ ì¸í„°ëŸ½íŠ¸ í—ˆìš©  
	mtc0 r26, status // ??  
	  
	// handler  
	  
	#epilogue  
	  
	addi r8 r0 0x404  
	mtc0 r8, status // ??  
	  
	lw r26, 0x0(sp)  
	lw r8, 0x4(sp)  
	addi sp, sp 0x8 # reduce stack size  
	jr r26  
	rfe  
```