vendor_name = ModelSim
source_file = 1, C:/altera_lite/docs/Aula1/Parte2/AND2Gate.vhd
source_file = 1, C:/altera_lite/docs/Aula1/Parte2/AND2Gate.vwf
source_file = 1, C:/altera_lite/docs/Aula1/Parte2/GateDemo.vhd
source_file = 1, C:/altera_lite/docs/Aula1/Parte2/NOTGate.vhd
source_file = 1, C:/altera_lite/docs/Aula1/Parte2/NAND2Gate.vhd
source_file = 1, C:/altera_lite/docs/Aula1/Parte2/NAND2Gate_1.bdf
source_file = 1, C:/altera_lite/docs/Aula1/Parte2/VHDLDemo.vwf
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/altera_lite/docs/Aula1/Parte2/db/VHDLDemo.cbx.xml
design_name = NAND2Gate_1
instance = comp, \LEDG[0]~output , LEDG[0]~output, NAND2Gate_1, 1
instance = comp, \KEY[0]~input , KEY[0]~input, NAND2Gate_1, 1
instance = comp, \KEY[1]~input , KEY[1]~input, NAND2Gate_1, 1
instance = comp, \inst|outPort , inst|outPort, NAND2Gate_1, 1
