// Seed: 1731604828
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input id_3,
    output logic id_4
);
  assign id_4 = id_2;
  always @('b0 or posedge 1'd0) begin
    id_1 <= 1;
  end
  logic id_5;
endmodule
