// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "12/15/2023 08:49:25"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for QuestaSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module if_id (
	CLK,
	RESET_N,
	PC_IF,
	PC_ID,
	dsalida_IF,
	dsalida_ID);
input 	reg CLK ;
input 	reg RESET_N ;
input 	logic [31:0] PC_IF ;
output 	logic [31:0] PC_ID ;
input 	logic [31:0] dsalida_IF ;
output 	logic [31:0] dsalida_ID ;

// Design Ports Information
// PC_ID[0]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[2]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[3]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[4]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[6]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[7]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[8]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[9]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[10]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[11]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[12]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[13]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[14]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[15]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[16]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[17]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[18]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[19]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[20]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[21]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[22]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[23]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[24]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[25]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[26]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[27]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[28]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[29]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[30]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ID[31]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[0]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[1]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[2]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[3]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[4]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[5]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[6]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[7]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[8]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[9]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[10]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[11]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[12]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[13]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[14]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[15]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[16]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[17]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[18]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[19]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[20]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[21]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[22]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[23]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[24]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[25]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[26]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[27]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[28]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[29]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[30]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_ID[31]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[0]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET_N	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[1]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[2]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[3]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[4]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[5]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[6]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[7]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[8]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[9]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[10]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[11]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[12]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[13]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[14]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[15]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[16]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[17]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[18]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[19]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[20]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[21]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[22]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[23]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[24]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[25]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[26]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[27]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[28]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[29]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[30]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IF[31]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[2]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[3]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[4]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[5]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[6]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[7]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[8]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[9]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[10]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[11]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[12]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[13]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[14]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[15]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[16]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[17]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[18]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[19]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[20]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[21]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[22]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[23]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[24]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[25]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[26]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[27]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[28]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[29]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[30]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dsalida_IF[31]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("procesador_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \PC_ID[0]~output_o ;
wire \PC_ID[1]~output_o ;
wire \PC_ID[2]~output_o ;
wire \PC_ID[3]~output_o ;
wire \PC_ID[4]~output_o ;
wire \PC_ID[5]~output_o ;
wire \PC_ID[6]~output_o ;
wire \PC_ID[7]~output_o ;
wire \PC_ID[8]~output_o ;
wire \PC_ID[9]~output_o ;
wire \PC_ID[10]~output_o ;
wire \PC_ID[11]~output_o ;
wire \PC_ID[12]~output_o ;
wire \PC_ID[13]~output_o ;
wire \PC_ID[14]~output_o ;
wire \PC_ID[15]~output_o ;
wire \PC_ID[16]~output_o ;
wire \PC_ID[17]~output_o ;
wire \PC_ID[18]~output_o ;
wire \PC_ID[19]~output_o ;
wire \PC_ID[20]~output_o ;
wire \PC_ID[21]~output_o ;
wire \PC_ID[22]~output_o ;
wire \PC_ID[23]~output_o ;
wire \PC_ID[24]~output_o ;
wire \PC_ID[25]~output_o ;
wire \PC_ID[26]~output_o ;
wire \PC_ID[27]~output_o ;
wire \PC_ID[28]~output_o ;
wire \PC_ID[29]~output_o ;
wire \PC_ID[30]~output_o ;
wire \PC_ID[31]~output_o ;
wire \dsalida_ID[0]~output_o ;
wire \dsalida_ID[1]~output_o ;
wire \dsalida_ID[2]~output_o ;
wire \dsalida_ID[3]~output_o ;
wire \dsalida_ID[4]~output_o ;
wire \dsalida_ID[5]~output_o ;
wire \dsalida_ID[6]~output_o ;
wire \dsalida_ID[7]~output_o ;
wire \dsalida_ID[8]~output_o ;
wire \dsalida_ID[9]~output_o ;
wire \dsalida_ID[10]~output_o ;
wire \dsalida_ID[11]~output_o ;
wire \dsalida_ID[12]~output_o ;
wire \dsalida_ID[13]~output_o ;
wire \dsalida_ID[14]~output_o ;
wire \dsalida_ID[15]~output_o ;
wire \dsalida_ID[16]~output_o ;
wire \dsalida_ID[17]~output_o ;
wire \dsalida_ID[18]~output_o ;
wire \dsalida_ID[19]~output_o ;
wire \dsalida_ID[20]~output_o ;
wire \dsalida_ID[21]~output_o ;
wire \dsalida_ID[22]~output_o ;
wire \dsalida_ID[23]~output_o ;
wire \dsalida_ID[24]~output_o ;
wire \dsalida_ID[25]~output_o ;
wire \dsalida_ID[26]~output_o ;
wire \dsalida_ID[27]~output_o ;
wire \dsalida_ID[28]~output_o ;
wire \dsalida_ID[29]~output_o ;
wire \dsalida_ID[30]~output_o ;
wire \dsalida_ID[31]~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \PC_IF[0]~input_o ;
wire \RESET_N~input_o ;
wire \RESET_N~inputclkctrl_outclk ;
wire \PC_ID[0]~reg0_q ;
wire \PC_IF[1]~input_o ;
wire \PC_ID[1]~reg0feeder_combout ;
wire \PC_ID[1]~reg0_q ;
wire \PC_IF[2]~input_o ;
wire \PC_ID[2]~reg0_q ;
wire \PC_IF[3]~input_o ;
wire \PC_ID[3]~reg0feeder_combout ;
wire \PC_ID[3]~reg0_q ;
wire \PC_IF[4]~input_o ;
wire \PC_ID[4]~reg0_q ;
wire \PC_IF[5]~input_o ;
wire \PC_ID[5]~reg0_q ;
wire \PC_IF[6]~input_o ;
wire \PC_ID[6]~reg0feeder_combout ;
wire \PC_ID[6]~reg0_q ;
wire \PC_IF[7]~input_o ;
wire \PC_ID[7]~reg0_q ;
wire \PC_IF[8]~input_o ;
wire \PC_ID[8]~reg0feeder_combout ;
wire \PC_ID[8]~reg0_q ;
wire \PC_IF[9]~input_o ;
wire \PC_ID[9]~reg0feeder_combout ;
wire \PC_ID[9]~reg0_q ;
wire \PC_IF[10]~input_o ;
wire \PC_ID[10]~reg0_q ;
wire \PC_IF[11]~input_o ;
wire \PC_ID[11]~reg0feeder_combout ;
wire \PC_ID[11]~reg0_q ;
wire \PC_IF[12]~input_o ;
wire \PC_ID[12]~reg0feeder_combout ;
wire \PC_ID[12]~reg0_q ;
wire \PC_IF[13]~input_o ;
wire \PC_ID[13]~reg0feeder_combout ;
wire \PC_ID[13]~reg0_q ;
wire \PC_IF[14]~input_o ;
wire \PC_ID[14]~reg0feeder_combout ;
wire \PC_ID[14]~reg0_q ;
wire \PC_IF[15]~input_o ;
wire \PC_ID[15]~reg0feeder_combout ;
wire \PC_ID[15]~reg0_q ;
wire \PC_IF[16]~input_o ;
wire \PC_ID[16]~reg0_q ;
wire \PC_IF[17]~input_o ;
wire \PC_ID[17]~reg0_q ;
wire \PC_IF[18]~input_o ;
wire \PC_ID[18]~reg0feeder_combout ;
wire \PC_ID[18]~reg0_q ;
wire \PC_IF[19]~input_o ;
wire \PC_ID[19]~reg0feeder_combout ;
wire \PC_ID[19]~reg0_q ;
wire \PC_IF[20]~input_o ;
wire \PC_ID[20]~reg0feeder_combout ;
wire \PC_ID[20]~reg0_q ;
wire \PC_IF[21]~input_o ;
wire \PC_ID[21]~reg0feeder_combout ;
wire \PC_ID[21]~reg0_q ;
wire \PC_IF[22]~input_o ;
wire \PC_ID[22]~reg0_q ;
wire \PC_IF[23]~input_o ;
wire \PC_ID[23]~reg0_q ;
wire \PC_IF[24]~input_o ;
wire \PC_ID[24]~reg0feeder_combout ;
wire \PC_ID[24]~reg0_q ;
wire \PC_IF[25]~input_o ;
wire \PC_ID[25]~reg0feeder_combout ;
wire \PC_ID[25]~reg0_q ;
wire \PC_IF[26]~input_o ;
wire \PC_ID[26]~reg0feeder_combout ;
wire \PC_ID[26]~reg0_q ;
wire \PC_IF[27]~input_o ;
wire \PC_ID[27]~reg0_q ;
wire \PC_IF[28]~input_o ;
wire \PC_ID[28]~reg0feeder_combout ;
wire \PC_ID[28]~reg0_q ;
wire \PC_IF[29]~input_o ;
wire \PC_ID[29]~reg0_q ;
wire \PC_IF[30]~input_o ;
wire \PC_ID[30]~reg0feeder_combout ;
wire \PC_ID[30]~reg0_q ;
wire \PC_IF[31]~input_o ;
wire \PC_ID[31]~reg0feeder_combout ;
wire \PC_ID[31]~reg0_q ;
wire \dsalida_IF[0]~input_o ;
wire \dsalida_ID[0]~reg0feeder_combout ;
wire \dsalida_ID[0]~reg0_q ;
wire \dsalida_IF[1]~input_o ;
wire \dsalida_ID[1]~reg0feeder_combout ;
wire \dsalida_ID[1]~reg0_q ;
wire \dsalida_IF[2]~input_o ;
wire \dsalida_ID[2]~reg0feeder_combout ;
wire \dsalida_ID[2]~reg0_q ;
wire \dsalida_IF[3]~input_o ;
wire \dsalida_ID[3]~reg0feeder_combout ;
wire \dsalida_ID[3]~reg0_q ;
wire \dsalida_IF[4]~input_o ;
wire \dsalida_ID[4]~reg0_q ;
wire \dsalida_IF[5]~input_o ;
wire \dsalida_ID[5]~reg0feeder_combout ;
wire \dsalida_ID[5]~reg0_q ;
wire \dsalida_IF[6]~input_o ;
wire \dsalida_ID[6]~reg0_q ;
wire \dsalida_IF[7]~input_o ;
wire \dsalida_ID[7]~reg0feeder_combout ;
wire \dsalida_ID[7]~reg0_q ;
wire \dsalida_IF[8]~input_o ;
wire \dsalida_ID[8]~reg0feeder_combout ;
wire \dsalida_ID[8]~reg0_q ;
wire \dsalida_IF[9]~input_o ;
wire \dsalida_ID[9]~reg0_q ;
wire \dsalida_IF[10]~input_o ;
wire \dsalida_ID[10]~reg0feeder_combout ;
wire \dsalida_ID[10]~reg0_q ;
wire \dsalida_IF[11]~input_o ;
wire \dsalida_ID[11]~reg0feeder_combout ;
wire \dsalida_ID[11]~reg0_q ;
wire \dsalida_IF[12]~input_o ;
wire \dsalida_ID[12]~reg0_q ;
wire \dsalida_IF[13]~input_o ;
wire \dsalida_ID[13]~reg0_q ;
wire \dsalida_IF[14]~input_o ;
wire \dsalida_ID[14]~reg0_q ;
wire \dsalida_IF[15]~input_o ;
wire \dsalida_ID[15]~reg0feeder_combout ;
wire \dsalida_ID[15]~reg0_q ;
wire \dsalida_IF[16]~input_o ;
wire \dsalida_ID[16]~reg0feeder_combout ;
wire \dsalida_ID[16]~reg0_q ;
wire \dsalida_IF[17]~input_o ;
wire \dsalida_ID[17]~reg0feeder_combout ;
wire \dsalida_ID[17]~reg0_q ;
wire \dsalida_IF[18]~input_o ;
wire \dsalida_ID[18]~reg0feeder_combout ;
wire \dsalida_ID[18]~reg0_q ;
wire \dsalida_IF[19]~input_o ;
wire \dsalida_ID[19]~reg0_q ;
wire \dsalida_IF[20]~input_o ;
wire \dsalida_ID[20]~reg0feeder_combout ;
wire \dsalida_ID[20]~reg0_q ;
wire \dsalida_IF[21]~input_o ;
wire \dsalida_ID[21]~reg0feeder_combout ;
wire \dsalida_ID[21]~reg0_q ;
wire \dsalida_IF[22]~input_o ;
wire \dsalida_ID[22]~reg0feeder_combout ;
wire \dsalida_ID[22]~reg0_q ;
wire \dsalida_IF[23]~input_o ;
wire \dsalida_ID[23]~reg0_q ;
wire \dsalida_IF[24]~input_o ;
wire \dsalida_ID[24]~reg0_q ;
wire \dsalida_IF[25]~input_o ;
wire \dsalida_ID[25]~reg0feeder_combout ;
wire \dsalida_ID[25]~reg0_q ;
wire \dsalida_IF[26]~input_o ;
wire \dsalida_ID[26]~reg0feeder_combout ;
wire \dsalida_ID[26]~reg0_q ;
wire \dsalida_IF[27]~input_o ;
wire \dsalida_ID[27]~reg0_q ;
wire \dsalida_IF[28]~input_o ;
wire \dsalida_ID[28]~reg0_q ;
wire \dsalida_IF[29]~input_o ;
wire \dsalida_ID[29]~reg0feeder_combout ;
wire \dsalida_ID[29]~reg0_q ;
wire \dsalida_IF[30]~input_o ;
wire \dsalida_ID[30]~reg0_q ;
wire \dsalida_IF[31]~input_o ;
wire \dsalida_ID[31]~reg0feeder_combout ;
wire \dsalida_ID[31]~reg0_q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \PC_ID[0]~output (
	.i(\PC_ID[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[0]~output .bus_hold = "false";
defparam \PC_ID[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \PC_ID[1]~output (
	.i(\PC_ID[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[1]~output .bus_hold = "false";
defparam \PC_ID[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \PC_ID[2]~output (
	.i(\PC_ID[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[2]~output .bus_hold = "false";
defparam \PC_ID[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \PC_ID[3]~output (
	.i(\PC_ID[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[3]~output .bus_hold = "false";
defparam \PC_ID[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \PC_ID[4]~output (
	.i(\PC_ID[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[4]~output .bus_hold = "false";
defparam \PC_ID[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \PC_ID[5]~output (
	.i(\PC_ID[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[5]~output .bus_hold = "false";
defparam \PC_ID[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \PC_ID[6]~output (
	.i(\PC_ID[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[6]~output .bus_hold = "false";
defparam \PC_ID[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \PC_ID[7]~output (
	.i(\PC_ID[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[7]~output .bus_hold = "false";
defparam \PC_ID[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \PC_ID[8]~output (
	.i(\PC_ID[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[8]~output .bus_hold = "false";
defparam \PC_ID[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \PC_ID[9]~output (
	.i(\PC_ID[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[9]~output .bus_hold = "false";
defparam \PC_ID[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \PC_ID[10]~output (
	.i(\PC_ID[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[10]~output .bus_hold = "false";
defparam \PC_ID[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \PC_ID[11]~output (
	.i(\PC_ID[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[11]~output .bus_hold = "false";
defparam \PC_ID[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \PC_ID[12]~output (
	.i(\PC_ID[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[12]~output .bus_hold = "false";
defparam \PC_ID[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \PC_ID[13]~output (
	.i(\PC_ID[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[13]~output .bus_hold = "false";
defparam \PC_ID[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \PC_ID[14]~output (
	.i(\PC_ID[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[14]~output .bus_hold = "false";
defparam \PC_ID[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \PC_ID[15]~output (
	.i(\PC_ID[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[15]~output .bus_hold = "false";
defparam \PC_ID[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \PC_ID[16]~output (
	.i(\PC_ID[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[16]~output .bus_hold = "false";
defparam \PC_ID[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \PC_ID[17]~output (
	.i(\PC_ID[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[17]~output .bus_hold = "false";
defparam \PC_ID[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \PC_ID[18]~output (
	.i(\PC_ID[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[18]~output .bus_hold = "false";
defparam \PC_ID[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \PC_ID[19]~output (
	.i(\PC_ID[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[19]~output .bus_hold = "false";
defparam \PC_ID[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \PC_ID[20]~output (
	.i(\PC_ID[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[20]~output .bus_hold = "false";
defparam \PC_ID[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \PC_ID[21]~output (
	.i(\PC_ID[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[21]~output .bus_hold = "false";
defparam \PC_ID[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \PC_ID[22]~output (
	.i(\PC_ID[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[22]~output .bus_hold = "false";
defparam \PC_ID[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \PC_ID[23]~output (
	.i(\PC_ID[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[23]~output .bus_hold = "false";
defparam \PC_ID[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \PC_ID[24]~output (
	.i(\PC_ID[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[24]~output .bus_hold = "false";
defparam \PC_ID[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \PC_ID[25]~output (
	.i(\PC_ID[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[25]~output .bus_hold = "false";
defparam \PC_ID[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \PC_ID[26]~output (
	.i(\PC_ID[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[26]~output .bus_hold = "false";
defparam \PC_ID[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \PC_ID[27]~output (
	.i(\PC_ID[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[27]~output .bus_hold = "false";
defparam \PC_ID[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \PC_ID[28]~output (
	.i(\PC_ID[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[28]~output .bus_hold = "false";
defparam \PC_ID[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \PC_ID[29]~output (
	.i(\PC_ID[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[29]~output .bus_hold = "false";
defparam \PC_ID[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \PC_ID[30]~output (
	.i(\PC_ID[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[30]~output .bus_hold = "false";
defparam \PC_ID[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \PC_ID[31]~output (
	.i(\PC_ID[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_ID[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_ID[31]~output .bus_hold = "false";
defparam \PC_ID[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \dsalida_ID[0]~output (
	.i(\dsalida_ID[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[0]~output .bus_hold = "false";
defparam \dsalida_ID[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \dsalida_ID[1]~output (
	.i(\dsalida_ID[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[1]~output .bus_hold = "false";
defparam \dsalida_ID[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \dsalida_ID[2]~output (
	.i(\dsalida_ID[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[2]~output .bus_hold = "false";
defparam \dsalida_ID[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \dsalida_ID[3]~output (
	.i(\dsalida_ID[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[3]~output .bus_hold = "false";
defparam \dsalida_ID[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \dsalida_ID[4]~output (
	.i(\dsalida_ID[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[4]~output .bus_hold = "false";
defparam \dsalida_ID[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \dsalida_ID[5]~output (
	.i(\dsalida_ID[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[5]~output .bus_hold = "false";
defparam \dsalida_ID[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \dsalida_ID[6]~output (
	.i(\dsalida_ID[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[6]~output .bus_hold = "false";
defparam \dsalida_ID[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \dsalida_ID[7]~output (
	.i(\dsalida_ID[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[7]~output .bus_hold = "false";
defparam \dsalida_ID[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \dsalida_ID[8]~output (
	.i(\dsalida_ID[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[8]~output .bus_hold = "false";
defparam \dsalida_ID[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \dsalida_ID[9]~output (
	.i(\dsalida_ID[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[9]~output .bus_hold = "false";
defparam \dsalida_ID[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \dsalida_ID[10]~output (
	.i(\dsalida_ID[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[10]~output .bus_hold = "false";
defparam \dsalida_ID[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \dsalida_ID[11]~output (
	.i(\dsalida_ID[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[11]~output .bus_hold = "false";
defparam \dsalida_ID[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \dsalida_ID[12]~output (
	.i(\dsalida_ID[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[12]~output .bus_hold = "false";
defparam \dsalida_ID[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \dsalida_ID[13]~output (
	.i(\dsalida_ID[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[13]~output .bus_hold = "false";
defparam \dsalida_ID[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \dsalida_ID[14]~output (
	.i(\dsalida_ID[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[14]~output .bus_hold = "false";
defparam \dsalida_ID[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \dsalida_ID[15]~output (
	.i(\dsalida_ID[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[15]~output .bus_hold = "false";
defparam \dsalida_ID[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \dsalida_ID[16]~output (
	.i(\dsalida_ID[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[16]~output .bus_hold = "false";
defparam \dsalida_ID[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \dsalida_ID[17]~output (
	.i(\dsalida_ID[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[17]~output .bus_hold = "false";
defparam \dsalida_ID[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \dsalida_ID[18]~output (
	.i(\dsalida_ID[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[18]~output .bus_hold = "false";
defparam \dsalida_ID[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \dsalida_ID[19]~output (
	.i(\dsalida_ID[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[19]~output .bus_hold = "false";
defparam \dsalida_ID[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \dsalida_ID[20]~output (
	.i(\dsalida_ID[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[20]~output .bus_hold = "false";
defparam \dsalida_ID[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \dsalida_ID[21]~output (
	.i(\dsalida_ID[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[21]~output .bus_hold = "false";
defparam \dsalida_ID[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \dsalida_ID[22]~output (
	.i(\dsalida_ID[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[22]~output .bus_hold = "false";
defparam \dsalida_ID[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \dsalida_ID[23]~output (
	.i(\dsalida_ID[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[23]~output .bus_hold = "false";
defparam \dsalida_ID[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \dsalida_ID[24]~output (
	.i(\dsalida_ID[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[24]~output .bus_hold = "false";
defparam \dsalida_ID[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \dsalida_ID[25]~output (
	.i(\dsalida_ID[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[25]~output .bus_hold = "false";
defparam \dsalida_ID[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \dsalida_ID[26]~output (
	.i(\dsalida_ID[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[26]~output .bus_hold = "false";
defparam \dsalida_ID[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \dsalida_ID[27]~output (
	.i(\dsalida_ID[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[27]~output .bus_hold = "false";
defparam \dsalida_ID[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \dsalida_ID[28]~output (
	.i(\dsalida_ID[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[28]~output .bus_hold = "false";
defparam \dsalida_ID[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \dsalida_ID[29]~output (
	.i(\dsalida_ID[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[29]~output .bus_hold = "false";
defparam \dsalida_ID[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \dsalida_ID[30]~output (
	.i(\dsalida_ID[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[30]~output .bus_hold = "false";
defparam \dsalida_ID[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \dsalida_ID[31]~output (
	.i(\dsalida_ID[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dsalida_ID[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \dsalida_ID[31]~output .bus_hold = "false";
defparam \dsalida_ID[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N15
cycloneive_io_ibuf \PC_IF[0]~input (
	.i(PC_IF[0]),
	.ibar(gnd),
	.o(\PC_IF[0]~input_o ));
// synopsys translate_off
defparam \PC_IF[0]~input .bus_hold = "false";
defparam \PC_IF[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \RESET_N~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RESET_N~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RESET_N~inputclkctrl_outclk ));
// synopsys translate_off
defparam \RESET_N~inputclkctrl .clock_type = "global clock";
defparam \RESET_N~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X56_Y72_N1
dffeas \PC_ID[0]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_IF[0]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[0]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N22
cycloneive_io_ibuf \PC_IF[1]~input (
	.i(PC_IF[1]),
	.ibar(gnd),
	.o(\PC_IF[1]~input_o ));
// synopsys translate_off
defparam \PC_IF[1]~input .bus_hold = "false";
defparam \PC_IF[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N2
cycloneive_lcell_comb \PC_ID[1]~reg0feeder (
// Equation(s):
// \PC_ID[1]~reg0feeder_combout  = \PC_IF[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IF[1]~input_o ),
	.cin(gnd),
	.combout(\PC_ID[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_ID[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \PC_ID[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N3
dffeas \PC_ID[1]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_ID[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[1]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X107_Y73_N15
cycloneive_io_ibuf \PC_IF[2]~input (
	.i(PC_IF[2]),
	.ibar(gnd),
	.o(\PC_IF[2]~input_o ));
// synopsys translate_off
defparam \PC_IF[2]~input .bus_hold = "false";
defparam \PC_IF[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X107_Y72_N1
dffeas \PC_ID[2]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_IF[2]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[2]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y73_N15
cycloneive_io_ibuf \PC_IF[3]~input (
	.i(PC_IF[3]),
	.ibar(gnd),
	.o(\PC_IF[3]~input_o ));
// synopsys translate_off
defparam \PC_IF[3]~input .bus_hold = "false";
defparam \PC_IF[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y72_N0
cycloneive_lcell_comb \PC_ID[3]~reg0feeder (
// Equation(s):
// \PC_ID[3]~reg0feeder_combout  = \PC_IF[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IF[3]~input_o ),
	.cin(gnd),
	.combout(\PC_ID[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_ID[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \PC_ID[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y72_N1
dffeas \PC_ID[3]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_ID[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[3]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N15
cycloneive_io_ibuf \PC_IF[4]~input (
	.i(PC_IF[4]),
	.ibar(gnd),
	.o(\PC_IF[4]~input_o ));
// synopsys translate_off
defparam \PC_IF[4]~input .bus_hold = "false";
defparam \PC_IF[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y72_N1
dffeas \PC_ID[4]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_IF[4]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[4]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N22
cycloneive_io_ibuf \PC_IF[5]~input (
	.i(PC_IF[5]),
	.ibar(gnd),
	.o(\PC_IF[5]~input_o ));
// synopsys translate_off
defparam \PC_IF[5]~input .bus_hold = "false";
defparam \PC_IF[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X88_Y72_N1
dffeas \PC_ID[5]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_IF[5]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[5]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \PC_IF[6]~input (
	.i(PC_IF[6]),
	.ibar(gnd),
	.o(\PC_IF[6]~input_o ));
// synopsys translate_off
defparam \PC_IF[6]~input .bus_hold = "false";
defparam \PC_IF[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N8
cycloneive_lcell_comb \PC_ID[6]~reg0feeder (
// Equation(s):
// \PC_ID[6]~reg0feeder_combout  = \PC_IF[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IF[6]~input_o ),
	.cin(gnd),
	.combout(\PC_ID[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_ID[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \PC_ID[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y14_N9
dffeas \PC_ID[6]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_ID[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[6]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y73_N15
cycloneive_io_ibuf \PC_IF[7]~input (
	.i(PC_IF[7]),
	.ibar(gnd),
	.o(\PC_IF[7]~input_o ));
// synopsys translate_off
defparam \PC_IF[7]~input .bus_hold = "false";
defparam \PC_IF[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y72_N1
dffeas \PC_ID[7]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_IF[7]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[7]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N22
cycloneive_io_ibuf \PC_IF[8]~input (
	.i(PC_IF[8]),
	.ibar(gnd),
	.o(\PC_IF[8]~input_o ));
// synopsys translate_off
defparam \PC_IF[8]~input .bus_hold = "false";
defparam \PC_IF[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y1_N24
cycloneive_lcell_comb \PC_ID[8]~reg0feeder (
// Equation(s):
// \PC_ID[8]~reg0feeder_combout  = \PC_IF[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IF[8]~input_o ),
	.cin(gnd),
	.combout(\PC_ID[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_ID[8]~reg0feeder .lut_mask = 16'hFF00;
defparam \PC_ID[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y1_N25
dffeas \PC_ID[8]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_ID[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[8]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N8
cycloneive_io_ibuf \PC_IF[9]~input (
	.i(PC_IF[9]),
	.ibar(gnd),
	.o(\PC_IF[9]~input_o ));
// synopsys translate_off
defparam \PC_IF[9]~input .bus_hold = "false";
defparam \PC_IF[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y49_N16
cycloneive_lcell_comb \PC_ID[9]~reg0feeder (
// Equation(s):
// \PC_ID[9]~reg0feeder_combout  = \PC_IF[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IF[9]~input_o ),
	.cin(gnd),
	.combout(\PC_ID[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_ID[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \PC_ID[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y49_N17
dffeas \PC_ID[9]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_ID[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[9]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N15
cycloneive_io_ibuf \PC_IF[10]~input (
	.i(PC_IF[10]),
	.ibar(gnd),
	.o(\PC_IF[10]~input_o ));
// synopsys translate_off
defparam \PC_IF[10]~input .bus_hold = "false";
defparam \PC_IF[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X96_Y72_N1
dffeas \PC_ID[10]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_IF[10]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[10]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \PC_IF[11]~input (
	.i(PC_IF[11]),
	.ibar(gnd),
	.o(\PC_IF[11]~input_o ));
// synopsys translate_off
defparam \PC_IF[11]~input .bus_hold = "false";
defparam \PC_IF[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N16
cycloneive_lcell_comb \PC_ID[11]~reg0feeder (
// Equation(s):
// \PC_ID[11]~reg0feeder_combout  = \PC_IF[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IF[11]~input_o ),
	.cin(gnd),
	.combout(\PC_ID[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_ID[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \PC_ID[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N17
dffeas \PC_ID[11]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_ID[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[11]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N15
cycloneive_io_ibuf \PC_IF[12]~input (
	.i(PC_IF[12]),
	.ibar(gnd),
	.o(\PC_IF[12]~input_o ));
// synopsys translate_off
defparam \PC_IF[12]~input .bus_hold = "false";
defparam \PC_IF[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y47_N0
cycloneive_lcell_comb \PC_ID[12]~reg0feeder (
// Equation(s):
// \PC_ID[12]~reg0feeder_combout  = \PC_IF[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IF[12]~input_o ),
	.cin(gnd),
	.combout(\PC_ID[12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_ID[12]~reg0feeder .lut_mask = 16'hFF00;
defparam \PC_ID[12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y47_N1
dffeas \PC_ID[12]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_ID[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[12]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N1
cycloneive_io_ibuf \PC_IF[13]~input (
	.i(PC_IF[13]),
	.ibar(gnd),
	.o(\PC_IF[13]~input_o ));
// synopsys translate_off
defparam \PC_IF[13]~input .bus_hold = "false";
defparam \PC_IF[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N24
cycloneive_lcell_comb \PC_ID[13]~reg0feeder (
// Equation(s):
// \PC_ID[13]~reg0feeder_combout  = \PC_IF[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IF[13]~input_o ),
	.cin(gnd),
	.combout(\PC_ID[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_ID[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \PC_ID[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N25
dffeas \PC_ID[13]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_ID[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[13]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y26_N22
cycloneive_io_ibuf \PC_IF[14]~input (
	.i(PC_IF[14]),
	.ibar(gnd),
	.o(\PC_IF[14]~input_o ));
// synopsys translate_off
defparam \PC_IF[14]~input .bus_hold = "false";
defparam \PC_IF[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N8
cycloneive_lcell_comb \PC_ID[14]~reg0feeder (
// Equation(s):
// \PC_ID[14]~reg0feeder_combout  = \PC_IF[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IF[14]~input_o ),
	.cin(gnd),
	.combout(\PC_ID[14]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_ID[14]~reg0feeder .lut_mask = 16'hFF00;
defparam \PC_ID[14]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y26_N9
dffeas \PC_ID[14]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_ID[14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[14]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X113_Y73_N8
cycloneive_io_ibuf \PC_IF[15]~input (
	.i(PC_IF[15]),
	.ibar(gnd),
	.o(\PC_IF[15]~input_o ));
// synopsys translate_off
defparam \PC_IF[15]~input .bus_hold = "false";
defparam \PC_IF[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y72_N0
cycloneive_lcell_comb \PC_ID[15]~reg0feeder (
// Equation(s):
// \PC_ID[15]~reg0feeder_combout  = \PC_IF[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IF[15]~input_o ),
	.cin(gnd),
	.combout(\PC_ID[15]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_ID[15]~reg0feeder .lut_mask = 16'hFF00;
defparam \PC_ID[15]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y72_N1
dffeas \PC_ID[15]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_ID[15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[15]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N1
cycloneive_io_ibuf \PC_IF[16]~input (
	.i(PC_IF[16]),
	.ibar(gnd),
	.o(\PC_IF[16]~input_o ));
// synopsys translate_off
defparam \PC_IF[16]~input .bus_hold = "false";
defparam \PC_IF[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y1_N25
dffeas \PC_ID[16]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_IF[16]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[16]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N8
cycloneive_io_ibuf \PC_IF[17]~input (
	.i(PC_IF[17]),
	.ibar(gnd),
	.o(\PC_IF[17]~input_o ));
// synopsys translate_off
defparam \PC_IF[17]~input .bus_hold = "false";
defparam \PC_IF[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y72_N1
dffeas \PC_ID[17]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_IF[17]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[17]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \PC_IF[18]~input (
	.i(PC_IF[18]),
	.ibar(gnd),
	.o(\PC_IF[18]~input_o ));
// synopsys translate_off
defparam \PC_IF[18]~input .bus_hold = "false";
defparam \PC_IF[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y72_N0
cycloneive_lcell_comb \PC_ID[18]~reg0feeder (
// Equation(s):
// \PC_ID[18]~reg0feeder_combout  = \PC_IF[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IF[18]~input_o ),
	.cin(gnd),
	.combout(\PC_ID[18]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_ID[18]~reg0feeder .lut_mask = 16'hFF00;
defparam \PC_ID[18]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y72_N1
dffeas \PC_ID[18]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_ID[18]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[18]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N1
cycloneive_io_ibuf \PC_IF[19]~input (
	.i(PC_IF[19]),
	.ibar(gnd),
	.o(\PC_IF[19]~input_o ));
// synopsys translate_off
defparam \PC_IF[19]~input .bus_hold = "false";
defparam \PC_IF[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y46_N0
cycloneive_lcell_comb \PC_ID[19]~reg0feeder (
// Equation(s):
// \PC_ID[19]~reg0feeder_combout  = \PC_IF[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IF[19]~input_o ),
	.cin(gnd),
	.combout(\PC_ID[19]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_ID[19]~reg0feeder .lut_mask = 16'hFF00;
defparam \PC_ID[19]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y46_N1
dffeas \PC_ID[19]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_ID[19]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[19]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \PC_IF[20]~input (
	.i(PC_IF[20]),
	.ibar(gnd),
	.o(\PC_IF[20]~input_o ));
// synopsys translate_off
defparam \PC_IF[20]~input .bus_hold = "false";
defparam \PC_IF[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y1_N24
cycloneive_lcell_comb \PC_ID[20]~reg0feeder (
// Equation(s):
// \PC_ID[20]~reg0feeder_combout  = \PC_IF[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IF[20]~input_o ),
	.cin(gnd),
	.combout(\PC_ID[20]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_ID[20]~reg0feeder .lut_mask = 16'hFF00;
defparam \PC_ID[20]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y1_N25
dffeas \PC_ID[20]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_ID[20]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[20]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \PC_IF[21]~input (
	.i(PC_IF[21]),
	.ibar(gnd),
	.o(\PC_IF[21]~input_o ));
// synopsys translate_off
defparam \PC_IF[21]~input .bus_hold = "false";
defparam \PC_IF[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N18
cycloneive_lcell_comb \PC_ID[21]~reg0feeder (
// Equation(s):
// \PC_ID[21]~reg0feeder_combout  = \PC_IF[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IF[21]~input_o ),
	.cin(gnd),
	.combout(\PC_ID[21]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_ID[21]~reg0feeder .lut_mask = 16'hFF00;
defparam \PC_ID[21]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N19
dffeas \PC_ID[21]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_ID[21]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[21]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N22
cycloneive_io_ibuf \PC_IF[22]~input (
	.i(PC_IF[22]),
	.ibar(gnd),
	.o(\PC_IF[22]~input_o ));
// synopsys translate_off
defparam \PC_IF[22]~input .bus_hold = "false";
defparam \PC_IF[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y72_N1
dffeas \PC_ID[22]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_IF[22]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[22]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N1
cycloneive_io_ibuf \PC_IF[23]~input (
	.i(PC_IF[23]),
	.ibar(gnd),
	.o(\PC_IF[23]~input_o ));
// synopsys translate_off
defparam \PC_IF[23]~input .bus_hold = "false";
defparam \PC_IF[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X103_Y72_N1
dffeas \PC_ID[23]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_IF[23]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[23]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N22
cycloneive_io_ibuf \PC_IF[24]~input (
	.i(PC_IF[24]),
	.ibar(gnd),
	.o(\PC_IF[24]~input_o ));
// synopsys translate_off
defparam \PC_IF[24]~input .bus_hold = "false";
defparam \PC_IF[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y1_N24
cycloneive_lcell_comb \PC_ID[24]~reg0feeder (
// Equation(s):
// \PC_ID[24]~reg0feeder_combout  = \PC_IF[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IF[24]~input_o ),
	.cin(gnd),
	.combout(\PC_ID[24]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_ID[24]~reg0feeder .lut_mask = 16'hFF00;
defparam \PC_ID[24]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y1_N25
dffeas \PC_ID[24]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_ID[24]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[24]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \PC_IF[25]~input (
	.i(PC_IF[25]),
	.ibar(gnd),
	.o(\PC_IF[25]~input_o ));
// synopsys translate_off
defparam \PC_IF[25]~input .bus_hold = "false";
defparam \PC_IF[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y72_N0
cycloneive_lcell_comb \PC_ID[25]~reg0feeder (
// Equation(s):
// \PC_ID[25]~reg0feeder_combout  = \PC_IF[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IF[25]~input_o ),
	.cin(gnd),
	.combout(\PC_ID[25]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_ID[25]~reg0feeder .lut_mask = 16'hFF00;
defparam \PC_ID[25]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y72_N1
dffeas \PC_ID[25]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_ID[25]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[25]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y73_N1
cycloneive_io_ibuf \PC_IF[26]~input (
	.i(PC_IF[26]),
	.ibar(gnd),
	.o(\PC_IF[26]~input_o ));
// synopsys translate_off
defparam \PC_IF[26]~input .bus_hold = "false";
defparam \PC_IF[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y72_N0
cycloneive_lcell_comb \PC_ID[26]~reg0feeder (
// Equation(s):
// \PC_ID[26]~reg0feeder_combout  = \PC_IF[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IF[26]~input_o ),
	.cin(gnd),
	.combout(\PC_ID[26]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_ID[26]~reg0feeder .lut_mask = 16'hFF00;
defparam \PC_ID[26]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y72_N1
dffeas \PC_ID[26]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_ID[26]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[26]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N22
cycloneive_io_ibuf \PC_IF[27]~input (
	.i(PC_IF[27]),
	.ibar(gnd),
	.o(\PC_IF[27]~input_o ));
// synopsys translate_off
defparam \PC_IF[27]~input .bus_hold = "false";
defparam \PC_IF[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y72_N1
dffeas \PC_ID[27]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_IF[27]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[27]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N22
cycloneive_io_ibuf \PC_IF[28]~input (
	.i(PC_IF[28]),
	.ibar(gnd),
	.o(\PC_IF[28]~input_o ));
// synopsys translate_off
defparam \PC_IF[28]~input .bus_hold = "false";
defparam \PC_IF[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N0
cycloneive_lcell_comb \PC_ID[28]~reg0feeder (
// Equation(s):
// \PC_ID[28]~reg0feeder_combout  = \PC_IF[28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IF[28]~input_o ),
	.cin(gnd),
	.combout(\PC_ID[28]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_ID[28]~reg0feeder .lut_mask = 16'hFF00;
defparam \PC_ID[28]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y72_N1
dffeas \PC_ID[28]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_ID[28]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[28]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \PC_IF[29]~input (
	.i(PC_IF[29]),
	.ibar(gnd),
	.o(\PC_IF[29]~input_o ));
// synopsys translate_off
defparam \PC_IF[29]~input .bus_hold = "false";
defparam \PC_IF[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y72_N1
dffeas \PC_ID[29]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_IF[29]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[29]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N8
cycloneive_io_ibuf \PC_IF[30]~input (
	.i(PC_IF[30]),
	.ibar(gnd),
	.o(\PC_IF[30]~input_o ));
// synopsys translate_off
defparam \PC_IF[30]~input .bus_hold = "false";
defparam \PC_IF[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y72_N0
cycloneive_lcell_comb \PC_ID[30]~reg0feeder (
// Equation(s):
// \PC_ID[30]~reg0feeder_combout  = \PC_IF[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IF[30]~input_o ),
	.cin(gnd),
	.combout(\PC_ID[30]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_ID[30]~reg0feeder .lut_mask = 16'hFF00;
defparam \PC_ID[30]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y72_N1
dffeas \PC_ID[30]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_ID[30]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[30]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \PC_IF[31]~input (
	.i(PC_IF[31]),
	.ibar(gnd),
	.o(\PC_IF[31]~input_o ));
// synopsys translate_off
defparam \PC_IF[31]~input .bus_hold = "false";
defparam \PC_IF[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N24
cycloneive_lcell_comb \PC_ID[31]~reg0feeder (
// Equation(s):
// \PC_ID[31]~reg0feeder_combout  = \PC_IF[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IF[31]~input_o ),
	.cin(gnd),
	.combout(\PC_ID[31]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_ID[31]~reg0feeder .lut_mask = 16'hFF00;
defparam \PC_ID[31]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y1_N25
dffeas \PC_ID[31]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_ID[31]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[31]~reg0 .is_wysiwyg = "true";
defparam \PC_ID[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N15
cycloneive_io_ibuf \dsalida_IF[0]~input (
	.i(dsalida_IF[0]),
	.ibar(gnd),
	.o(\dsalida_IF[0]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[0]~input .bus_hold = "false";
defparam \dsalida_IF[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y72_N2
cycloneive_lcell_comb \dsalida_ID[0]~reg0feeder (
// Equation(s):
// \dsalida_ID[0]~reg0feeder_combout  = \dsalida_IF[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dsalida_IF[0]~input_o ),
	.cin(gnd),
	.combout(\dsalida_ID[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dsalida_ID[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \dsalida_ID[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y72_N3
dffeas \dsalida_ID[0]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dsalida_ID[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[0]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y73_N15
cycloneive_io_ibuf \dsalida_IF[1]~input (
	.i(dsalida_IF[1]),
	.ibar(gnd),
	.o(\dsalida_IF[1]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[1]~input .bus_hold = "false";
defparam \dsalida_IF[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y72_N0
cycloneive_lcell_comb \dsalida_ID[1]~reg0feeder (
// Equation(s):
// \dsalida_ID[1]~reg0feeder_combout  = \dsalida_IF[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dsalida_IF[1]~input_o ),
	.cin(gnd),
	.combout(\dsalida_ID[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dsalida_ID[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \dsalida_ID[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y72_N1
dffeas \dsalida_ID[1]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dsalida_ID[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[1]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N1
cycloneive_io_ibuf \dsalida_IF[2]~input (
	.i(dsalida_IF[2]),
	.ibar(gnd),
	.o(\dsalida_IF[2]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[2]~input .bus_hold = "false";
defparam \dsalida_IF[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N0
cycloneive_lcell_comb \dsalida_ID[2]~reg0feeder (
// Equation(s):
// \dsalida_ID[2]~reg0feeder_combout  = \dsalida_IF[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dsalida_IF[2]~input_o ),
	.cin(gnd),
	.combout(\dsalida_ID[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dsalida_ID[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \dsalida_ID[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y72_N1
dffeas \dsalida_ID[2]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dsalida_ID[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[2]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y52_N8
cycloneive_io_ibuf \dsalida_IF[3]~input (
	.i(dsalida_IF[3]),
	.ibar(gnd),
	.o(\dsalida_IF[3]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[3]~input .bus_hold = "false";
defparam \dsalida_IF[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y52_N8
cycloneive_lcell_comb \dsalida_ID[3]~reg0feeder (
// Equation(s):
// \dsalida_ID[3]~reg0feeder_combout  = \dsalida_IF[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dsalida_IF[3]~input_o ),
	.cin(gnd),
	.combout(\dsalida_ID[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dsalida_ID[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \dsalida_ID[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y52_N9
dffeas \dsalida_ID[3]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dsalida_ID[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[3]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \dsalida_IF[4]~input (
	.i(dsalida_IF[4]),
	.ibar(gnd),
	.o(\dsalida_IF[4]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[4]~input .bus_hold = "false";
defparam \dsalida_IF[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y23_N11
dffeas \dsalida_ID[4]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dsalida_IF[4]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[4]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N15
cycloneive_io_ibuf \dsalida_IF[5]~input (
	.i(dsalida_IF[5]),
	.ibar(gnd),
	.o(\dsalida_IF[5]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[5]~input .bus_hold = "false";
defparam \dsalida_IF[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y54_N16
cycloneive_lcell_comb \dsalida_ID[5]~reg0feeder (
// Equation(s):
// \dsalida_ID[5]~reg0feeder_combout  = \dsalida_IF[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dsalida_IF[5]~input_o ),
	.cin(gnd),
	.combout(\dsalida_ID[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dsalida_ID[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \dsalida_ID[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y54_N17
dffeas \dsalida_ID[5]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dsalida_ID[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[5]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N15
cycloneive_io_ibuf \dsalida_IF[6]~input (
	.i(dsalida_IF[6]),
	.ibar(gnd),
	.o(\dsalida_IF[6]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[6]~input .bus_hold = "false";
defparam \dsalida_IF[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y72_N1
dffeas \dsalida_ID[6]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dsalida_IF[6]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[6]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N1
cycloneive_io_ibuf \dsalida_IF[7]~input (
	.i(dsalida_IF[7]),
	.ibar(gnd),
	.o(\dsalida_IF[7]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[7]~input .bus_hold = "false";
defparam \dsalida_IF[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N10
cycloneive_lcell_comb \dsalida_ID[7]~reg0feeder (
// Equation(s):
// \dsalida_ID[7]~reg0feeder_combout  = \dsalida_IF[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dsalida_IF[7]~input_o ),
	.cin(gnd),
	.combout(\dsalida_ID[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dsalida_ID[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \dsalida_ID[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y72_N11
dffeas \dsalida_ID[7]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dsalida_ID[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[7]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \dsalida_IF[8]~input (
	.i(dsalida_IF[8]),
	.ibar(gnd),
	.o(\dsalida_IF[8]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[8]~input .bus_hold = "false";
defparam \dsalida_IF[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y72_N0
cycloneive_lcell_comb \dsalida_ID[8]~reg0feeder (
// Equation(s):
// \dsalida_ID[8]~reg0feeder_combout  = \dsalida_IF[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dsalida_IF[8]~input_o ),
	.cin(gnd),
	.combout(\dsalida_ID[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dsalida_ID[8]~reg0feeder .lut_mask = 16'hFF00;
defparam \dsalida_ID[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y72_N1
dffeas \dsalida_ID[8]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dsalida_ID[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[8]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N22
cycloneive_io_ibuf \dsalida_IF[9]~input (
	.i(dsalida_IF[9]),
	.ibar(gnd),
	.o(\dsalida_IF[9]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[9]~input .bus_hold = "false";
defparam \dsalida_IF[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y72_N1
dffeas \dsalida_ID[9]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dsalida_IF[9]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[9]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N8
cycloneive_io_ibuf \dsalida_IF[10]~input (
	.i(dsalida_IF[10]),
	.ibar(gnd),
	.o(\dsalida_IF[10]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[10]~input .bus_hold = "false";
defparam \dsalida_IF[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y62_N8
cycloneive_lcell_comb \dsalida_ID[10]~reg0feeder (
// Equation(s):
// \dsalida_ID[10]~reg0feeder_combout  = \dsalida_IF[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dsalida_IF[10]~input_o ),
	.cin(gnd),
	.combout(\dsalida_ID[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dsalida_ID[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \dsalida_ID[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y62_N9
dffeas \dsalida_ID[10]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dsalida_ID[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[10]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
cycloneive_io_ibuf \dsalida_IF[11]~input (
	.i(dsalida_IF[11]),
	.ibar(gnd),
	.o(\dsalida_IF[11]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[11]~input .bus_hold = "false";
defparam \dsalida_IF[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y1_N24
cycloneive_lcell_comb \dsalida_ID[11]~reg0feeder (
// Equation(s):
// \dsalida_ID[11]~reg0feeder_combout  = \dsalida_IF[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dsalida_IF[11]~input_o ),
	.cin(gnd),
	.combout(\dsalida_ID[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dsalida_ID[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \dsalida_ID[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y1_N25
dffeas \dsalida_ID[11]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dsalida_ID[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[11]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N8
cycloneive_io_ibuf \dsalida_IF[12]~input (
	.i(dsalida_IF[12]),
	.ibar(gnd),
	.o(\dsalida_IF[12]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[12]~input .bus_hold = "false";
defparam \dsalida_IF[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y1_N9
dffeas \dsalida_ID[12]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dsalida_IF[12]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[12]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N1
cycloneive_io_ibuf \dsalida_IF[13]~input (
	.i(dsalida_IF[13]),
	.ibar(gnd),
	.o(\dsalida_IF[13]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[13]~input .bus_hold = "false";
defparam \dsalida_IF[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X89_Y1_N25
dffeas \dsalida_ID[13]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dsalida_IF[13]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[13]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N22
cycloneive_io_ibuf \dsalida_IF[14]~input (
	.i(dsalida_IF[14]),
	.ibar(gnd),
	.o(\dsalida_IF[14]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[14]~input .bus_hold = "false";
defparam \dsalida_IF[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y72_N3
dffeas \dsalida_ID[14]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dsalida_IF[14]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[14]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N15
cycloneive_io_ibuf \dsalida_IF[15]~input (
	.i(dsalida_IF[15]),
	.ibar(gnd),
	.o(\dsalida_IF[15]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[15]~input .bus_hold = "false";
defparam \dsalida_IF[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N24
cycloneive_lcell_comb \dsalida_ID[15]~reg0feeder (
// Equation(s):
// \dsalida_ID[15]~reg0feeder_combout  = \dsalida_IF[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dsalida_IF[15]~input_o ),
	.cin(gnd),
	.combout(\dsalida_ID[15]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dsalida_ID[15]~reg0feeder .lut_mask = 16'hFF00;
defparam \dsalida_ID[15]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N25
dffeas \dsalida_ID[15]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dsalida_ID[15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[15]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y73_N1
cycloneive_io_ibuf \dsalida_IF[16]~input (
	.i(dsalida_IF[16]),
	.ibar(gnd),
	.o(\dsalida_IF[16]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[16]~input .bus_hold = "false";
defparam \dsalida_IF[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y72_N0
cycloneive_lcell_comb \dsalida_ID[16]~reg0feeder (
// Equation(s):
// \dsalida_ID[16]~reg0feeder_combout  = \dsalida_IF[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dsalida_IF[16]~input_o ),
	.cin(gnd),
	.combout(\dsalida_ID[16]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dsalida_ID[16]~reg0feeder .lut_mask = 16'hFF00;
defparam \dsalida_ID[16]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y72_N1
dffeas \dsalida_ID[16]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dsalida_ID[16]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[16]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N15
cycloneive_io_ibuf \dsalida_IF[17]~input (
	.i(dsalida_IF[17]),
	.ibar(gnd),
	.o(\dsalida_IF[17]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[17]~input .bus_hold = "false";
defparam \dsalida_IF[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y72_N0
cycloneive_lcell_comb \dsalida_ID[17]~reg0feeder (
// Equation(s):
// \dsalida_ID[17]~reg0feeder_combout  = \dsalida_IF[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dsalida_IF[17]~input_o ),
	.cin(gnd),
	.combout(\dsalida_ID[17]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dsalida_ID[17]~reg0feeder .lut_mask = 16'hFF00;
defparam \dsalida_ID[17]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y72_N1
dffeas \dsalida_ID[17]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dsalida_ID[17]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[17]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N22
cycloneive_io_ibuf \dsalida_IF[18]~input (
	.i(dsalida_IF[18]),
	.ibar(gnd),
	.o(\dsalida_IF[18]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[18]~input .bus_hold = "false";
defparam \dsalida_IF[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N16
cycloneive_lcell_comb \dsalida_ID[18]~reg0feeder (
// Equation(s):
// \dsalida_ID[18]~reg0feeder_combout  = \dsalida_IF[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dsalida_IF[18]~input_o ),
	.cin(gnd),
	.combout(\dsalida_ID[18]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dsalida_ID[18]~reg0feeder .lut_mask = 16'hFF00;
defparam \dsalida_ID[18]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y50_N17
dffeas \dsalida_ID[18]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dsalida_ID[18]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[18]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \dsalida_IF[19]~input (
	.i(dsalida_IF[19]),
	.ibar(gnd),
	.o(\dsalida_IF[19]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[19]~input .bus_hold = "false";
defparam \dsalida_IF[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y72_N1
dffeas \dsalida_ID[19]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dsalida_IF[19]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[19]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N22
cycloneive_io_ibuf \dsalida_IF[20]~input (
	.i(dsalida_IF[20]),
	.ibar(gnd),
	.o(\dsalida_IF[20]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[20]~input .bus_hold = "false";
defparam \dsalida_IF[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y1_N18
cycloneive_lcell_comb \dsalida_ID[20]~reg0feeder (
// Equation(s):
// \dsalida_ID[20]~reg0feeder_combout  = \dsalida_IF[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dsalida_IF[20]~input_o ),
	.cin(gnd),
	.combout(\dsalida_ID[20]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dsalida_ID[20]~reg0feeder .lut_mask = 16'hFF00;
defparam \dsalida_ID[20]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y1_N19
dffeas \dsalida_ID[20]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dsalida_ID[20]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[20]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N22
cycloneive_io_ibuf \dsalida_IF[21]~input (
	.i(dsalida_IF[21]),
	.ibar(gnd),
	.o(\dsalida_IF[21]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[21]~input .bus_hold = "false";
defparam \dsalida_IF[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y47_N10
cycloneive_lcell_comb \dsalida_ID[21]~reg0feeder (
// Equation(s):
// \dsalida_ID[21]~reg0feeder_combout  = \dsalida_IF[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dsalida_IF[21]~input_o ),
	.cin(gnd),
	.combout(\dsalida_ID[21]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dsalida_ID[21]~reg0feeder .lut_mask = 16'hFF00;
defparam \dsalida_ID[21]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y47_N11
dffeas \dsalida_ID[21]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dsalida_ID[21]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[21]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N8
cycloneive_io_ibuf \dsalida_IF[22]~input (
	.i(dsalida_IF[22]),
	.ibar(gnd),
	.o(\dsalida_IF[22]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[22]~input .bus_hold = "false";
defparam \dsalida_IF[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y46_N18
cycloneive_lcell_comb \dsalida_ID[22]~reg0feeder (
// Equation(s):
// \dsalida_ID[22]~reg0feeder_combout  = \dsalida_IF[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dsalida_IF[22]~input_o ),
	.cin(gnd),
	.combout(\dsalida_ID[22]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dsalida_ID[22]~reg0feeder .lut_mask = 16'hFF00;
defparam \dsalida_ID[22]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y46_N19
dffeas \dsalida_ID[22]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dsalida_ID[22]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[22]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N8
cycloneive_io_ibuf \dsalida_IF[23]~input (
	.i(dsalida_IF[23]),
	.ibar(gnd),
	.o(\dsalida_IF[23]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[23]~input .bus_hold = "false";
defparam \dsalida_IF[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y1_N19
dffeas \dsalida_ID[23]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dsalida_IF[23]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[23]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X109_Y73_N1
cycloneive_io_ibuf \dsalida_IF[24]~input (
	.i(dsalida_IF[24]),
	.ibar(gnd),
	.o(\dsalida_IF[24]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[24]~input .bus_hold = "false";
defparam \dsalida_IF[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X110_Y72_N1
dffeas \dsalida_ID[24]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dsalida_IF[24]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[24]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneive_io_ibuf \dsalida_IF[25]~input (
	.i(dsalida_IF[25]),
	.ibar(gnd),
	.o(\dsalida_IF[25]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[25]~input .bus_hold = "false";
defparam \dsalida_IF[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N24
cycloneive_lcell_comb \dsalida_ID[25]~reg0feeder (
// Equation(s):
// \dsalida_ID[25]~reg0feeder_combout  = \dsalida_IF[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dsalida_IF[25]~input_o ),
	.cin(gnd),
	.combout(\dsalida_ID[25]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dsalida_ID[25]~reg0feeder .lut_mask = 16'hFF00;
defparam \dsalida_ID[25]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N25
dffeas \dsalida_ID[25]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dsalida_ID[25]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[25]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N1
cycloneive_io_ibuf \dsalida_IF[26]~input (
	.i(dsalida_IF[26]),
	.ibar(gnd),
	.o(\dsalida_IF[26]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[26]~input .bus_hold = "false";
defparam \dsalida_IF[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N2
cycloneive_lcell_comb \dsalida_ID[26]~reg0feeder (
// Equation(s):
// \dsalida_ID[26]~reg0feeder_combout  = \dsalida_IF[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dsalida_IF[26]~input_o ),
	.cin(gnd),
	.combout(\dsalida_ID[26]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dsalida_ID[26]~reg0feeder .lut_mask = 16'hFF00;
defparam \dsalida_ID[26]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y72_N3
dffeas \dsalida_ID[26]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dsalida_ID[26]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[26]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y73_N1
cycloneive_io_ibuf \dsalida_IF[27]~input (
	.i(dsalida_IF[27]),
	.ibar(gnd),
	.o(\dsalida_IF[27]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[27]~input .bus_hold = "false";
defparam \dsalida_IF[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y72_N1
dffeas \dsalida_ID[27]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dsalida_IF[27]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[27]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N22
cycloneive_io_ibuf \dsalida_IF[28]~input (
	.i(dsalida_IF[28]),
	.ibar(gnd),
	.o(\dsalida_IF[28]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[28]~input .bus_hold = "false";
defparam \dsalida_IF[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y72_N1
dffeas \dsalida_ID[28]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dsalida_IF[28]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[28]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N8
cycloneive_io_ibuf \dsalida_IF[29]~input (
	.i(dsalida_IF[29]),
	.ibar(gnd),
	.o(\dsalida_IF[29]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[29]~input .bus_hold = "false";
defparam \dsalida_IF[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X84_Y1_N24
cycloneive_lcell_comb \dsalida_ID[29]~reg0feeder (
// Equation(s):
// \dsalida_ID[29]~reg0feeder_combout  = \dsalida_IF[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dsalida_IF[29]~input_o ),
	.cin(gnd),
	.combout(\dsalida_ID[29]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dsalida_ID[29]~reg0feeder .lut_mask = 16'hFF00;
defparam \dsalida_ID[29]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y1_N25
dffeas \dsalida_ID[29]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dsalida_ID[29]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[29]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N8
cycloneive_io_ibuf \dsalida_IF[30]~input (
	.i(dsalida_IF[30]),
	.ibar(gnd),
	.o(\dsalida_IF[30]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[30]~input .bus_hold = "false";
defparam \dsalida_IF[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y72_N1
dffeas \dsalida_ID[30]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dsalida_IF[30]~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[30]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cycloneive_io_ibuf \dsalida_IF[31]~input (
	.i(dsalida_IF[31]),
	.ibar(gnd),
	.o(\dsalida_IF[31]~input_o ));
// synopsys translate_off
defparam \dsalida_IF[31]~input .bus_hold = "false";
defparam \dsalida_IF[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N24
cycloneive_lcell_comb \dsalida_ID[31]~reg0feeder (
// Equation(s):
// \dsalida_ID[31]~reg0feeder_combout  = \dsalida_IF[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dsalida_IF[31]~input_o ),
	.cin(gnd),
	.combout(\dsalida_ID[31]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dsalida_ID[31]~reg0feeder .lut_mask = 16'hFF00;
defparam \dsalida_ID[31]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y1_N25
dffeas \dsalida_ID[31]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dsalida_ID[31]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dsalida_ID[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dsalida_ID[31]~reg0 .is_wysiwyg = "true";
defparam \dsalida_ID[31]~reg0 .power_up = "low";
// synopsys translate_on

assign PC_ID[0] = \PC_ID[0]~output_o ;

assign PC_ID[1] = \PC_ID[1]~output_o ;

assign PC_ID[2] = \PC_ID[2]~output_o ;

assign PC_ID[3] = \PC_ID[3]~output_o ;

assign PC_ID[4] = \PC_ID[4]~output_o ;

assign PC_ID[5] = \PC_ID[5]~output_o ;

assign PC_ID[6] = \PC_ID[6]~output_o ;

assign PC_ID[7] = \PC_ID[7]~output_o ;

assign PC_ID[8] = \PC_ID[8]~output_o ;

assign PC_ID[9] = \PC_ID[9]~output_o ;

assign PC_ID[10] = \PC_ID[10]~output_o ;

assign PC_ID[11] = \PC_ID[11]~output_o ;

assign PC_ID[12] = \PC_ID[12]~output_o ;

assign PC_ID[13] = \PC_ID[13]~output_o ;

assign PC_ID[14] = \PC_ID[14]~output_o ;

assign PC_ID[15] = \PC_ID[15]~output_o ;

assign PC_ID[16] = \PC_ID[16]~output_o ;

assign PC_ID[17] = \PC_ID[17]~output_o ;

assign PC_ID[18] = \PC_ID[18]~output_o ;

assign PC_ID[19] = \PC_ID[19]~output_o ;

assign PC_ID[20] = \PC_ID[20]~output_o ;

assign PC_ID[21] = \PC_ID[21]~output_o ;

assign PC_ID[22] = \PC_ID[22]~output_o ;

assign PC_ID[23] = \PC_ID[23]~output_o ;

assign PC_ID[24] = \PC_ID[24]~output_o ;

assign PC_ID[25] = \PC_ID[25]~output_o ;

assign PC_ID[26] = \PC_ID[26]~output_o ;

assign PC_ID[27] = \PC_ID[27]~output_o ;

assign PC_ID[28] = \PC_ID[28]~output_o ;

assign PC_ID[29] = \PC_ID[29]~output_o ;

assign PC_ID[30] = \PC_ID[30]~output_o ;

assign PC_ID[31] = \PC_ID[31]~output_o ;

assign dsalida_ID[0] = \dsalida_ID[0]~output_o ;

assign dsalida_ID[1] = \dsalida_ID[1]~output_o ;

assign dsalida_ID[2] = \dsalida_ID[2]~output_o ;

assign dsalida_ID[3] = \dsalida_ID[3]~output_o ;

assign dsalida_ID[4] = \dsalida_ID[4]~output_o ;

assign dsalida_ID[5] = \dsalida_ID[5]~output_o ;

assign dsalida_ID[6] = \dsalida_ID[6]~output_o ;

assign dsalida_ID[7] = \dsalida_ID[7]~output_o ;

assign dsalida_ID[8] = \dsalida_ID[8]~output_o ;

assign dsalida_ID[9] = \dsalida_ID[9]~output_o ;

assign dsalida_ID[10] = \dsalida_ID[10]~output_o ;

assign dsalida_ID[11] = \dsalida_ID[11]~output_o ;

assign dsalida_ID[12] = \dsalida_ID[12]~output_o ;

assign dsalida_ID[13] = \dsalida_ID[13]~output_o ;

assign dsalida_ID[14] = \dsalida_ID[14]~output_o ;

assign dsalida_ID[15] = \dsalida_ID[15]~output_o ;

assign dsalida_ID[16] = \dsalida_ID[16]~output_o ;

assign dsalida_ID[17] = \dsalida_ID[17]~output_o ;

assign dsalida_ID[18] = \dsalida_ID[18]~output_o ;

assign dsalida_ID[19] = \dsalida_ID[19]~output_o ;

assign dsalida_ID[20] = \dsalida_ID[20]~output_o ;

assign dsalida_ID[21] = \dsalida_ID[21]~output_o ;

assign dsalida_ID[22] = \dsalida_ID[22]~output_o ;

assign dsalida_ID[23] = \dsalida_ID[23]~output_o ;

assign dsalida_ID[24] = \dsalida_ID[24]~output_o ;

assign dsalida_ID[25] = \dsalida_ID[25]~output_o ;

assign dsalida_ID[26] = \dsalida_ID[26]~output_o ;

assign dsalida_ID[27] = \dsalida_ID[27]~output_o ;

assign dsalida_ID[28] = \dsalida_ID[28]~output_o ;

assign dsalida_ID[29] = \dsalida_ID[29]~output_o ;

assign dsalida_ID[30] = \dsalida_ID[30]~output_o ;

assign dsalida_ID[31] = \dsalida_ID[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
