# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.0 Build 132 02/25/2009 SJ Full Version
# Date created = 15:36:34  November 17, 2010
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		projet_video_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY projet_video
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 9.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:36:34  NOVEMBER 17, 2010"
set_global_assignment -name LAST_QUARTUS_VERSION 9.0
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name VERILOG_FILE ../verilog/Sdram_Control_4Port/command.v
set_global_assignment -name VERILOG_FILE ../verilog/Sdram_Control_4Port/control_interface.v
set_global_assignment -name VERILOG_FILE ../verilog/Sdram_Control_4Port/sdr_data_path.v
set_global_assignment -name VERILOG_FILE ../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v
set_global_assignment -name SOURCE_FILE ../verilog/Sdram_Control_4Port/Sdram_Params.h
set_global_assignment -name VERILOG_FILE ../verilog/Sdram_Control_4Port/Sdram_PLL.v
set_global_assignment -name VERILOG_FILE ../verilog/Sdram_Control_4Port/Sdram_RD_FIFO.v
set_global_assignment -name VERILOG_FILE ../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v
set_global_assignment -name VERILOG_FILE ../verilog/de2_tv.v
set_global_assignment -name VERILOG_FILE ../verilog/div.v
set_global_assignment -name VERILOG_FILE ../verilog/I2C_AV_Config.v
set_global_assignment -name VERILOG_FILE ../verilog/I2C_Controller.v
set_global_assignment -name VERILOG_FILE ../verilog/ITU_656_Decoder.v
set_global_assignment -name VERILOG_FILE ../verilog/mac_3.v
set_global_assignment -name VERILOG_FILE ../verilog/Reset_Delay.v
set_global_assignment -name VERILOG_FILE ../verilog/TD_Detect.v
set_global_assignment -name VERILOG_FILE ../verilog/VGA_Ctrl.v
set_global_assignment -name VERILOG_FILE ../verilog/YCbCr2RGB.v
set_global_assignment -name VERILOG_FILE ../verilog/YUV422_to_444.v
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85