{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|Mux10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|Mux10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1742298394336 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1742298394336 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1742298394336 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1742298394336 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1742298394336 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1742298394336 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE test.test0.rtl.mif " "Parameter INIT_FILE set to test.test0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1742298394336 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394336 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 0 1742298394336 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div1\"" {  } { { "debug_uart_tx.v" "Div1" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 141 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394354 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod1\"" {  } { { "debug_uart_tx.v" "Mod1" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 141 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394354 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div0\"" {  } { { "debug_uart_tx.v" "Div0" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394354 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod0\"" {  } { { "debug_uart_tx.v" "Mod0" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394354 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod2\"" {  } { { "debug_uart_tx.v" "Mod2" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 142 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394354 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div3\"" {  } { { "debug_uart_tx.v" "Div3" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 145 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394354 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod4\"" {  } { { "debug_uart_tx.v" "Mod4" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 145 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394354 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div2\"" {  } { { "debug_uart_tx.v" "Div2" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394354 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod3\"" {  } { { "debug_uart_tx.v" "Mod3" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394354 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod5\"" {  } { { "debug_uart_tx.v" "Mod5" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 146 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394354 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div7\"" {  } { { "debug_uart_tx.v" "Div7" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394354 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod10\"" {  } { { "debug_uart_tx.v" "Mod10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394354 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div6\"" {  } { { "debug_uart_tx.v" "Div6" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 152 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394354 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod9\"" {  } { { "debug_uart_tx.v" "Mod9" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 152 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394354 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod11\"" {  } { { "debug_uart_tx.v" "Mod11" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394354 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div5\"" {  } { { "debug_uart_tx.v" "Div5" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 149 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394354 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod7\"" {  } { { "debug_uart_tx.v" "Mod7" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 149 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394354 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod8\"" {  } { { "debug_uart_tx.v" "Mod8" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394354 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div4\"" {  } { { "debug_uart_tx.v" "Div4" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 148 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394354 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod6\"" {  } { { "debug_uart_tx.v" "Mod6" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 148 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394354 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 0 1742298394354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|altsyncram:Mux10_rtl_0 " "Elaborated megafunction instantiation \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|altsyncram:Mux10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|altsyncram:Mux10_rtl_0 " "Instantiated megafunction \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|altsyncram:Mux10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE test.test0.rtl.mif " "Parameter \"INIT_FILE\" = \"test.test0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394401 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1742298394401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l0v " "Found entity 1: altsyncram_l0v" {  } { { "db/altsyncram_l0v.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/altsyncram_l0v.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1742298394457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1742298394457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div1\"" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 141 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div1 " "Instantiated megafunction \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394490 ""}  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 141 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1742298394490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1742298394538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1742298394538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1742298394549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1742298394549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1742298394559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1742298394559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1742298394625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1742298394625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1742298394670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1742298394670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod1\"" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 141 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod1 " "Instantiated megafunction \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394678 ""}  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 141 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1742298394678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1742298394722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1742298394722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div0\"" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div0 " "Instantiated megafunction \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394733 ""}  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1742298394733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1742298394776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1742298394776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1742298394788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1742298394788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1742298394800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1742298394800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div3\"" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 145 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div3 " "Instantiated megafunction \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394851 ""}  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 145 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1742298394851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_sim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1742298394893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1742298394893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1742298394903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1742298394903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_s6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1742298394914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1742298394914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod4\"" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 145 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298394955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod4 " "Instantiated megafunction \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298394955 ""}  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 145 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1742298394955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vam " "Found entity 1: lpm_divide_vam" {  } { { "db/lpm_divide_vam.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_vam.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1742298394998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1742298394998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2\"" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 144 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298395007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2 " "Instantiated megafunction \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298395008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298395008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298395008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1742298395008 ""}  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 144 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1742298395008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1742298395048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1742298395048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1742298395058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1742298395058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1742298395069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1742298395069 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1742298395472 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "iic_0_scl " "Inserted always-enabled tri-state buffer between \"iic_0_scl\" and its non-tri-state driver." {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 32 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1742298395483 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 0 1742298395483 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 121 -1 0 } } { "i2c_bit_shift.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/i2c_bit_shift.v" 41 -1 0 } } { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 66 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1742298395490 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1742298395490 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "iic_0_scl~synth " "Node \"iic_0_scl~synth\"" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298395917 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 0 1742298395917 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1742298395917 "|test|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1742298395917 "|test|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1742298395917 "|test|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1742298395917 "|test|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[3\] GND " "Pin \"state\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1742298395917 "|test|state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_valid GND " "Pin \"data_valid\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1742298395917 "|test|data_valid"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1742298395917 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298396056 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1742298397020 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod10\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod10\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298397028 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod7\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod7\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298397028 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_3_result_int\[0\]~8" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298397028 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298397028 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div1\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div1\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_3_result_int\[0\]~8" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298397028 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div1\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div1\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298397028 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298397028 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_6_result_int\[1\]~12 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_6_result_int\[1\]~12\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_6_result_int\[1\]~12" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_27f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298397028 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_6_result_int\[0\]~14" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_27f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298397028 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod10\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod10\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298397028 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_7_result_int\[0\]~16" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_27f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298397028 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod3\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod3\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_s6f.tdf" "add_sub_9_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_s6f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298397028 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod7\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod7\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298397028 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298397028 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div0\|lpm_divide_mhm:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_g4f:divider\|add_sub_6_result_int\[1\]~12 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div0\|lpm_divide_mhm:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_g4f:divider\|add_sub_6_result_int\[1\]~12\"" {  } { { "db/alt_u_div_g4f.tdf" "add_sub_6_result_int\[1\]~12" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_g4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298397028 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1742298397028 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 0 1742298397028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2079 " "Implemented 2079 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1742298397031 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1742298397031 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1742298397031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1997 " "Implemented 1997 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1742298397031 ""} { "Info" "ICUT_CUT_TM_RAMS" "6 " "Implemented 6 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1742298397031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1742298397031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1742298397101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 18 19:46:37 2025 " "Processing ended: Tue Mar 18 19:46:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1742298397101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1742298397101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1742298397101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1742298397101 ""}
