#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Dec 15 01:52:16 2019
# Process ID: 22448
# Current directory: F:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27324 F:\FILE\FPGA\ZYNQ\Image\002_MIG_DDR_TEST\MIG_DDR_TEST\mig_7series_0_ex.xpr
# Log file: F:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST/vivado.log
# Journal file: F:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST/mig_7series_0_ex.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
report_ip_status -name ip_status 
upgrade_ip -srcset clk_wiz_0 [get_ips  {clk_wiz_0 mig_7series_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {clk_wiz_0 mig_7series_0}] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
