wire_dmem_addr: Some(8),
wire_dmem_data: Some(SIMD[01000010/3 00111100/1 01000010/3 01000001/2.5 00111100/1 00000000/0 00111100/1 01000101/5 ]),
reg_dmem_data: None,
mode: Write64