timestamp 1736273553
version 8.3
tech sky130B
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use inv inv_0 1 0 -2805 0 1 1895
use NAND2 NAND2_0 1 0 -3950 0 1 1523
use FULL_ADDER FULL_ADDER_0 1 0 118 0 1 1114
use FULL_ADDER FULL_ADDER_1 1 0 3409 0 1 1114
use FULL_ADDER FULL_ADDER_2 1 0 6700 0 1 1114
use FULL_ADDER FULL_ADDER_3 1 0 9991 0 1 1114
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
port "VSS" 4 -864 353 -864 353 m1
port "VSS" 4 -2590 353 -2590 353 m1
port "Y" 3 -689 572 -689 572 v
port "Y" 3 -2415 572 -2415 572 m1
port "A" 2 -1065 572 -1065 572 m1
port "VDD" 1 -921 1021 -921 1021 m1
port "A" 2 -2791 572 -2791 572 m1
port "VDD" 1 -2647 1021 -2647 1021 m1
port "VSS" 4 -864 1645 -864 1645 m1
port "Y" 3 -689 1864 -689 1864 m1
port "A" 2 -1065 1864 -1065 1864 m1
port "VDD" 1 -921 2313 -921 2313 m1
node "m5_n48_n307#" 0 11398 -48 -307 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38538581 31980 0 0
node "m2_12985_16#" 0 103.71 12985 16 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22200 622 0 0 0 0 0 0 0 0
node "m1_12986_953#" 0 112.889 12986 953 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18473 588 0 0 0 0 0 0 0 0 0 0
node "m1_12441_1#" 3 691.325 12441 1 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96385 3192 0 0 0 0 0 0 0 0 0 0
node "m1_9695_953#" 0 127.501 9695 953 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18473 588 0 0 0 0 0 0 0 0 0 0
node "m1_6404_953#" 0 127.339 6404 953 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18473 588 0 0 0 0 0 0 0 0 0 0
node "m1_3113_953#" 0 127.58 3113 953 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18473 588 0 0 0 0 0 0 0 0 0 0
node "m1_n160_931#" 1 587.607 -160 931 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 31768 722 222740 2778 0 0 0 0 0 0 0 0
node "m1_n2888_1775#" 0 71.1136 -2888 1775 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22742 714 0 0 0 0 0 0 0 0 0 0
node "m1_n3989_1793#" 0 229.806 -3989 1793 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53325 1060 0 0 0 0 0 0 0 0 0 0
node "m1_n2496_2103#" 20 4625.38 -2496 2103 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1196632 27628 13104 470 0 0 0 0 0 0 0 0
node "VSS" 492 123.349 -864 353 m1 0 0 0 0 0 0 0 0 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7072 484 18176 594 0 0 0 0 0 0 0 0 0 0
node "a_n1598_377#" 727 12.4773 -1598 377 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VSS" 492 116.347 -2590 353 m1 0 0 0 0 0 0 0 0 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7072 484 18176 594 0 0 0 0 0 0 0 0 0 0
node "a_n3324_377#" 727 12.4773 -3324 377 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "Y" 2530 749.175 -689 572 v 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22576 1532 164890 2102 213634 3710 0 0 0 0 0 0 0 0
node "a_n1686_443#" 2707 613.225 -1686 443 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 13662 860 56702 1506 120548 1800 0 0 0 0 0 0 0 0
node "Y" 2544 2871.63 -2415 572 m1 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22576 1532 1246918 24936 18216 566 0 0 0 0 0 0 0 0
node "A" 6270 668.686 -1065 572 m1 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 164309 3030 0 0 0 0 0 0 0 0 0 0
node "VDD" 2004 86.3265 -921 1021 m1 0 0 0 0 0 0 0 0 0 0 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15096 1024 33202 1024 0 0 0 0 0 0 0 0 0 0
node "a_n3412_443#" 2707 825.053 -3412 443 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 13662 860 132544 2250 47916 880 47916 880 0 0 0 0 0 0
node "A" 6270 674.751 -2791 572 m1 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 164309 3030 0 0 0 0 0 0 0 0 0 0
node "VDD" 2004 101.697 -2647 1021 m1 0 0 0 0 0 0 0 0 0 0 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15096 1024 33202 1024 0 0 0 0 0 0 0 0 0 0
node "VSS" 492 93.0863 -864 1645 m1 0 0 0 0 0 0 0 0 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7072 484 18176 594 0 0 0 0 0 0 0 0 0 0
node "a_n1598_1669#" 727 12.4773 -1598 1669 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "Y" 2535 1824.24 -689 1864 m1 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22576 1532 594978 11640 8455 368 0 0 0 0 0 0 0 0
node "a_n3497_310#" 8390 2585.2 -3497 310 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 182393 11050 0 0 54158 2728 114314 3168 729216 9698 0 0 0 0 0 0 0 0
node "a_n1771_1602#" 2730 682.635 -1771 1602 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 20248 934 22140 598 85455 1536 0 0 0 0 0 0 0 0
node "A" 6270 653.203 -1065 1864 m1 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 164309 3030 0 0 0 0 0 0 0 0 0 0
node "VDD" 2004 94.4543 -921 2313 m1 0 0 0 0 0 0 0 0 0 0 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15096 1024 33202 1024 0 0 0 0 0 0 0 0 0 0
node "w_n1868_603#" 7229 2049.22 -1868 603 nw 0 0 0 0 614259 3400 0 0 92550 1534 54784 2224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 49650 2970 121981 1766 0 0 0 0 0 0 0 0 0 0
node "w_n3594_603#" 7229 2092.78 -3594 603 nw 0 0 0 0 614259 3400 0 0 92550 1534 54784 2224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 49650 2970 121981 1766 0 0 0 0 0 0 0 0 0 0
node "w_n1868_1895#" 7229 2034.41 -1868 1895 nw 0 0 0 0 614259 3400 0 0 92550 1534 54784 2224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 49650 2970 121981 1766 0 0 0 0 0 0 0 0 0 0
node "w_n3594_1895#" 2285 1845.09 -3594 1895 nw 0 0 0 0 615029 3444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_9708_2491#" 1503 39.312 9708 2491 nw 0 0 0 0 13104 470 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_6413_2450#" 1766 54.648 6413 2450 nw 0 0 0 0 18216 566 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "a_n3324_168#" 0 0 -3324 168 ppd 0 0 0 0 0 0 0 0 74400 2772 140400 3102 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130416 5496 202800 3414 0 0 0 0 0 0 0 0 0 0
cap "m1_n3989_1793#" "a_n3497_310#" 25.8851
cap "m1_n160_931#" "a_n3497_310#" 0.620674
cap "a_n3497_310#" "Y" 37.2121
cap "VDD" "w_n1868_1895#" 42.2732
cap "A" "a_n3497_310#" 948.199
cap "Y" "a_n3412_443#" 1.57526
cap "w_n3594_1895#" "w_n3594_603#" 12.447
cap "Y" "w_n1868_1895#" 115.079
cap "VDD" "m5_n48_n307#" 3.34803
cap "m1_n3989_1793#" "m1_n2888_1775#" 7.05595
cap "a_n1598_1669#" "m5_n48_n307#" 1.14805
cap "m1_n160_931#" "A" 1.58881
cap "A" "Y" 408.628
cap "m1_n2496_2103#" "Y" 0.284651
cap "A" "A" 12.792
cap "a_n1686_443#" "a_n3324_377#" 1.09242
cap "a_n1771_1602#" "w_n1868_603#" 5.92961
cap "m1_n2496_2103#" "A" 0.487062
cap "m1_n2496_2103#" "w_9708_2491#" 8.44553
cap "Y" "w_6413_2450#" 11.7402
cap "VDD" "w_n3594_603#" 42.2732
cap "a_n3412_443#" "A" 947.691
cap "m1_n160_931#" "m5_n48_n307#" 125.026
cap "VDD" "Y" 1.12347
cap "Y" "m5_n48_n307#" 65.6805
cap "VDD" "w_n1868_603#" 2.7711
cap "VDD" "VSS" 0.289107
cap "a_n1686_443#" "w_n1868_603#" 101.141
cap "A" "m5_n48_n307#" 12.7151
cap "VSS" "a_n3497_310#" 4.72332
cap "Y" "w_n3594_603#" 39.1374
cap "a_n1598_377#" "a_n3497_310#" 5.75392
cap "VDD" "w_n1868_1895#" 0.0201332
cap "m1_n2496_2103#" "m1_9695_953#" 2.77521
cap "Y" "w_n1868_603#" 54.3181
cap "m1_3113_953#" "m5_n48_n307#" 22.8794
cap "w_n3594_1895#" "a_n1771_1602#" 3.50027
cap "Y" "Y" 45.0548
cap "VSS" "a_n3412_443#" 4.56442
cap "VSS" "A" 0.00778909
cap "m1_n160_931#" "VSS" 1.02272
cap "Y" "VSS" 312.585
cap "a_n3324_377#" "A" 15.0403
cap "A" "Y" 395.827
cap "a_n1598_377#" "A" 15.0403
cap "m1_9695_953#" "m5_n48_n307#" 22.821
cap "m1_n3989_1793#" "a_n3412_443#" 5.24767
cap "w_n3594_603#" "A" 1653.45
cap "m1_6404_953#" "m5_n48_n307#" 22.7676
cap "w_n3594_1895#" "VDD" 4.31958
cap "Y" "w_n1868_1895#" 0.0763399
cap "m1_n2888_1775#" "a_n3497_310#" 1.72313
cap "A" "w_n1868_1895#" 1653.45
cap "VSS" "m5_n48_n307#" 2.75553
cap "w_n1868_603#" "A" 5.36198
cap "a_n1686_443#" "a_n1771_1602#" 0.843105
cap "a_n3497_310#" "A" 109.946
cap "VDD" "w_n3594_1895#" 0.0700471
cap "a_n1598_377#" "m5_n48_n307#" 1.14805
cap "m1_3113_953#" "Y" 2.71214
cap "VDD" "w_n3594_603#" 0.0280129
cap "m1_n2496_2103#" "a_n3497_310#" 1.72904
cap "Y" "w_n3594_1895#" 16.4726
cap "VDD" "w_n1868_603#" 42.2732
cap "a_n3324_377#" "VSS" 4.81938
cap "Y" "a_n1771_1602#" 116.812
cap "a_n3497_310#" "m5_n48_n307#" 2.82323
cap "VSS" "w_n3594_603#" 0.109049
cap "VSS" "Y" 311.324
cap "Y" "VDD" 806.236
cap "Y" "a_n1686_443#" 17.0839
cap "a_n1598_377#" "VSS" 4.81938
cap "w_n3594_1895#" "A" 2.83473
cap "VSS" "w_n1868_1895#" 0.109049
cap "A" "m5_n48_n307#" 12.3693
cap "m1_n160_931#" "w_n1868_603#" 3.88251
cap "Y" "VDD" 15.112
cap "Y" "w_n1868_603#" 47.2418
cap "m1_n2496_2103#" "m5_n48_n307#" 179.408
cap "a_n3497_310#" "Y" 1.63595
cap "A" "w_n1868_603#" 4.48647
cap "a_n3497_310#" "VSS" 3.60429
cap "a_n3412_443#" "a_n3497_310#" 869.703
cap "VDD" "A" 298.188
cap "a_n1686_443#" "A" 1.11888
cap "a_n3497_310#" "w_n1868_1895#" 98.859
cap "Y" "A" 0.0510693
cap "m2_12985_16#" "m5_n48_n307#" 9.50772
cap "a_n1771_1602#" "a_n1598_1669#" 5.75392
cap "m1_n2496_2103#" "Y" 0.00627502
cap "A" "VSS" 29.3792
cap "VDD" "VDD" 0.577128
cap "m1_n2888_1775#" "w_n1868_1895#" 0.0121208
cap "Y" "A" 396.616
cap "m1_n3989_1793#" "w_n3594_1895#" 4.55288
cap "m1_n2496_2103#" "w_n1868_1895#" 0.516886
cap "w_n3594_1895#" "A" 0.394164
cap "Y" "m5_n48_n307#" 198.434
cap "a_n1771_1602#" "Y" 0.254469
cap "m1_n3989_1793#" "a_n1771_1602#" 0.36256
cap "m5_n48_n307#" "VSS" 2.61682
cap "VSS" "w_n1868_603#" 2.58079
cap "VDD" "VSS" 0.289107
cap "Y" "VDD" 0.029561
cap "a_n1686_443#" "VSS" 6.31683
cap "A" "a_n1771_1602#" 99.9626
cap "a_n3324_377#" "a_n3497_310#" 7.49864
cap "m1_12441_1#" "m5_n48_n307#" 79.6613
cap "m5_n48_n307#" "w_n1868_1895#" 12.8982
cap "a_n3497_310#" "w_n3594_603#" 226.393
cap "m1_n160_931#" "a_n1686_443#" 2.55848
cap "a_n1686_443#" "Y" 5.67818
cap "m1_12986_953#" "m5_n48_n307#" 2.11127
cap "m2_12985_16#" "m1_12441_1#" 19.2758
cap "a_n1686_443#" "A" 0.163997
cap "Y" "VSS" 311.285
cap "a_n3497_310#" "w_n1868_603#" 166.683
cap "m2_12985_16#" "m1_12986_953#" 0.679989
cap "m1_n2888_1775#" "w_n3594_603#" 1.85753
cap "VDD" "A" 298.188
cap "Y" "Y" 0.496429
cap "w_n3594_603#" "A" 0.154337
cap "m1_n2496_2103#" "w_n3594_603#" 0.510402
cap "Y" "A" 24.3551
cap "Y" "w_n1868_1895#" 36.6162
cap "A" "w_n1868_603#" 1653.45
cap "VSS" "a_n1771_1602#" 3.60429
cap "VSS" "A" 29.3792
cap "m1_12441_1#" "m1_12986_953#" 1094.96
cap "w_n3594_1895#" "a_n3497_310#" 45.0732
cap "m5_n48_n307#" "w_n1868_603#" 12.8577
cap "a_n1598_377#" "a_n1686_443#" 11.8072
cap "a_n1771_1602#" "a_n3497_310#" 1189.71
cap "m1_6404_953#" "Y" 2.90136
cap "VDD" "VSS" 0.289107
cap "w_n3594_1895#" "m1_n2888_1775#" 53.2788
cap "m1_n160_931#" "VDD" 5.22424
cap "VDD" "Y" 800.538
cap "VDD" "A" 0.0708666
cap "VDD" "a_n3497_310#" 12.8114
cap "a_n1686_443#" "a_n3497_310#" 1089.94
cap "m1_n2888_1775#" "a_n1771_1602#" 1.50124
cap "a_n3324_377#" "a_n3412_443#" 7.87168
cap "w_n3594_1895#" "m1_n2496_2103#" 66.3108
cap "A" "a_n1598_1669#" 15.0403
cap "a_n1771_1602#" "A" 1.6954
cap "a_n3412_443#" "w_n3594_603#" 100.059
cap "Y" "w_n1868_603#" 1.07268
cap "m1_n2496_2103#" "a_n1771_1602#" 5.33897
cap "VSS" "w_n1868_603#" 0.109049
cap "a_n3412_443#" "w_n1868_603#" 0.00081942
cap "Y" "a_n3497_310#" 304.145
cap "VDD" "A" 0.159731
cap "m1_n160_931#" "Y" 110.74
cap "a_n1686_443#" "A" 949.149
cap "w_n1868_1895#" "w_n1868_603#" 1.21266
cap "VDD" "m1_n2496_2103#" 0.798434
cap "a_n1771_1602#" "m5_n48_n307#" 0.824807
cap "A" "Y" 0.083401
cap "Y" "m1_n2888_1775#" 17.1366
cap "VDD" "m1_n2496_2103#" 0.052178
cap "Y" "A" 13.983
cap "VDD" "VSS" 20.4495
cap "a_n1686_443#" "m5_n48_n307#" 1.96994
cap "Y" "m1_n2496_2103#" 5568.24
cap "a_n3497_310#" "A" 137.416
cap "VSS" "a_n1598_1669#" 4.81938
cap "VDD" "m5_n48_n307#" 3.42083
cap "a_n1771_1602#" "Y" 1.61612
cap "w_n3594_1895#" "a_n3412_443#" 0.0740506
cap "Y" "m5_n48_n307#" 171.572
cap "w_n3594_1895#" "w_n1868_1895#" 2.03221
cap "m1_n2888_1775#" "A" 3.00855
cap "VDD" "a_n3497_310#" 0.889903
cap "w_n3594_603#" "w_n1868_603#" 2.10593
cap "A" "A" 1.04085
cap "a_n1771_1602#" "w_n1868_1895#" 89.7018
cap "a_n3497_310#" "a_n1598_1669#" 11.7063
cap "m1_n2496_2103#" "A" 0.0251109
cap "a_n1686_443#" "VSS" 4.74331
cap "a_n1598_377#" "m1_n160_931#" 0.685448
cap "a_n1598_377#" "Y" 0.49514
cap "VSS" "A" 29.3792
cap "a_n1686_443#" "a_n3412_443#" 7.67337
cap "VDD" "Y" 802.964
cap "VSS" "a_n3497_310#" 6.03155
cap "VDD" "A" 298.188
cap "a_n1686_443#" "w_n1868_1895#" 0.00383598
cap "Y" "Y" 2097.26
device msubckt sky130_fd_pr__nfet_01v8 -1598 347 -1597 348 l=30 w=400 "a_n3324_168#" "a_n3497_310#" 60 0 "a_n3324_168#" 400 24800,924 "a_n1598_377#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -3324 347 -3323 348 l=30 w=400 "a_n3324_168#" "a_n3497_310#" 60 0 "a_n3324_168#" 400 24800,924 "a_n3324_377#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -965 447 -964 448 l=30 w=200 "a_n3324_168#" "A" 60 0 "VSS" 200 11600,516 "Y" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -1598 443 -1597 444 l=30 w=400 "a_n3324_168#" "a_n1686_443#" 60 0 "a_n1598_377#" 400 13200,466 "A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -2691 447 -2690 448 l=30 w=200 "a_n3324_168#" "A" 60 0 "VSS" 200 11600,516 "Y" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -3324 443 -3323 444 l=30 w=400 "a_n3324_168#" "a_n3412_443#" 60 0 "a_n3324_377#" 400 13200,466 "A" 400 24800,924
device msubckt sky130_fd_pr__pfet_01v8 -965 701 -964 702 l=30 w=214 "w_n1868_603#" "A" 60 0 "Y" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -965 797 -964 798 l=30 w=214 "w_n1868_603#" "A" 60 0 "VDD" 214 7062,280 "Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -965 893 -964 894 l=30 w=214 "w_n1868_603#" "A" 60 0 "Y" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1290 665 -1289 666 l=30 w=214 "w_n1868_603#" "a_n1686_443#" 60 0 "A" 214 7062,280 "w_n1868_603#" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1386 665 -1385 666 l=30 w=214 "w_n1868_603#" "a_n1686_443#" 60 0 "w_n1868_603#" 214 7062,280 "A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -1482 665 -1481 666 l=30 w=214 "w_n1868_603#" "a_n1686_443#" 60 0 "A" 214 7062,280 "w_n1868_603#" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -1578 665 -1577 666 l=30 w=214 "w_n1868_603#" "a_n3497_310#" 60 0 "w_n1868_603#" 214 7062,280 "A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -1674 665 -1673 666 l=30 w=214 "w_n1868_603#" "a_n3497_310#" 60 0 "A" 214 7062,280 "w_n1868_603#" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -1770 665 -1769 666 l=30 w=214 "w_n1868_603#" "a_n3497_310#" 60 0 "w_n1868_603#" 214 13268,552 "A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2691 701 -2690 702 l=30 w=214 "w_n3594_603#" "A" 60 0 "Y" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2691 797 -2690 798 l=30 w=214 "w_n3594_603#" "A" 60 0 "VDD" 214 7062,280 "Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2691 893 -2690 894 l=30 w=214 "w_n3594_603#" "A" 60 0 "Y" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -3016 665 -3015 666 l=30 w=214 "w_n3594_603#" "a_n3412_443#" 60 0 "A" 214 7062,280 "w_n3594_603#" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -3112 665 -3111 666 l=30 w=214 "w_n3594_603#" "a_n3412_443#" 60 0 "w_n3594_603#" 214 7062,280 "A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -3208 665 -3207 666 l=30 w=214 "w_n3594_603#" "a_n3412_443#" 60 0 "A" 214 7062,280 "w_n3594_603#" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -3304 665 -3303 666 l=30 w=214 "w_n3594_603#" "a_n3497_310#" 60 0 "w_n3594_603#" 214 7062,280 "A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -3400 665 -3399 666 l=30 w=214 "w_n3594_603#" "a_n3497_310#" 60 0 "A" 214 7062,280 "w_n3594_603#" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -3496 665 -3495 666 l=30 w=214 "w_n3594_603#" "a_n3497_310#" 60 0 "w_n3594_603#" 214 13268,552 "A" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -1598 1639 -1597 1640 l=30 w=400 "a_n3324_168#" "a_n1771_1602#" 60 0 "a_n3324_168#" 400 24800,924 "a_n1598_1669#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -965 1739 -964 1740 l=30 w=200 "a_n3324_168#" "A" 60 0 "VSS" 200 11600,516 "Y" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -1598 1735 -1597 1736 l=30 w=400 "a_n3324_168#" "a_n3497_310#" 60 0 "a_n1598_1669#" 400 13200,466 "A" 400 24800,924
device msubckt sky130_fd_pr__pfet_01v8 -965 1993 -964 1994 l=30 w=214 "w_n1868_1895#" "A" 60 0 "Y" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -965 2089 -964 2090 l=30 w=214 "w_n1868_1895#" "A" 60 0 "VDD" 214 7062,280 "Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -965 2185 -964 2186 l=30 w=214 "w_n1868_1895#" "A" 60 0 "Y" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1290 1957 -1289 1958 l=30 w=214 "w_n1868_1895#" "a_n3497_310#" 60 0 "A" 214 7062,280 "w_n1868_1895#" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1386 1957 -1385 1958 l=30 w=214 "w_n1868_1895#" "a_n3497_310#" 60 0 "w_n1868_1895#" 214 7062,280 "A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -1482 1957 -1481 1958 l=30 w=214 "w_n1868_1895#" "a_n3497_310#" 60 0 "A" 214 7062,280 "w_n1868_1895#" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -1578 1957 -1577 1958 l=30 w=214 "w_n1868_1895#" "a_n1771_1602#" 60 0 "w_n1868_1895#" 214 7062,280 "A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -1674 1957 -1673 1958 l=30 w=214 "w_n1868_1895#" "a_n1771_1602#" 60 0 "A" 214 7062,280 "w_n1868_1895#" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -1770 1957 -1769 1958 l=30 w=214 "w_n1868_1895#" "a_n1771_1602#" 60 0 "w_n1868_1895#" 214 13268,552 "A" 214 7062,280
cap "inv_0/VSS" "NAND2_0/B" 0.109194
cap "a_n3412_443#" "NAND2_0/A" 0.271246
cap "inv_0/VSS" "VDD" 5.89471
cap "a_n3412_443#" "NAND2_0/B" 1.68438
cap "w_n3594_603#" "NAND2_0/A" 1.69288
cap "inv_0/VSS" "a_n3412_443#" 0.424401
cap "inv_0/VDD" "NAND2_0/B" -0.335109
cap "inv_0/Y" "A" 0.0349985
cap "inv_0/A" "NAND2_0/B" 0.0256398
cap "w_n3594_603#" "NAND2_0/B" 3.53195
cap "NAND2_0/A" "A" 0.653391
cap "inv_0/VSS" "w_n3594_603#" 24.5214
cap "VDD" "inv_0/VDD" -2.13477
cap "A" "NAND2_0/B" -0.0604964
cap "inv_0/VSS" "A" 0.751865
cap "a_n3412_443#" "inv_0/VDD" -0.03087
cap "a_n3412_443#" "inv_0/A" 0.158933
cap "w_n3594_603#" "inv_0/VDD" -11.9424
cap "inv_0/A" "w_n3594_603#" 0.00381575
cap "inv_0/VDD" "A" -2.53109
cap "inv_0/A" "A" 4.01962
cap "NAND2_0/A" "NAND2_0/B" 2.78794
cap "VDD" "inv_0/VSS" 4.67073
cap "inv_0/VDD" "VDD" -2.08614
cap "a_n1686_443#" "m5_n48_n307#" -0.0696569
cap "inv_0/VDD" "Y" -0.491435
cap "FULL_ADDER_0/B" "a_n1686_443#" 0.00946245
cap "FULL_ADDER_0/COUT" "inv_0/VSS" -1.11022e-16
cap "inv_0/A" "A" 0.187365
cap "FULL_ADDER_0/A" "inv_0/VSS" 2.10521
cap "w_n1868_603#" "NAND2_0/B" 5.68434e-14
cap "A" "inv_0/Y" 0.0978902
cap "m5_n48_n307#" "inv_0/VSS" -0.755677
cap "FULL_ADDER_0/B" "inv_0/VSS" 0.0490365
cap "FULL_ADDER_0/NAND2_0/A" "inv_0/VSS" 0.297872
cap "VDD" "inv_0/A" 0.0624943
cap "inv_0/A" "Y" 0.00631674
cap "VDD" "inv_0/Y" 0.721507
cap "FULL_ADDER_0/COUT" "w_n1868_603#" 0.0582352
cap "Y" "inv_0/Y" 0.568808
cap "VDD" "A" 4.44089e-16
cap "w_n1868_603#" "m5_n48_n307#" -0.0994969
cap "a_n1686_443#" "FULL_ADDER_0/A" 0.0539974
cap "FULL_ADDER_0/B" "FULL_ADDER_0/COUT" 2.1026
cap "FULL_ADDER_0/B" "VSS" 1.7279
cap "FULL_ADDER_0/NAND2_0/Y" "A" 0.00708334
cap "FULL_ADDER_0/A" "FULL_ADDER_0/COUT" 457.331
cap "FULL_ADDER_0/A" "VSS" 0.16811
cap "inv_0/VSS" "VDD" -0.38441
cap "FULL_ADDER_0/VDD" "A" 5.04394
cap "inv_0/VSS" "FULL_ADDER_0/A" -8.03186
cap "FULL_ADDER_0/B" "a_n3497_310#" 0.176293
cap "FULL_ADDER_0/B" "A" 1.00827
cap "FULL_ADDER_0/VDD" "VDD" 1.85445
cap "FULL_ADDER_0/A" "FULL_ADDER_0/NAND2_0/Y" 2.50459
cap "FULL_ADDER_0/A" "a_n3497_310#" 0.0221396
cap "inv_0/VSS" "FULL_ADDER_0/COUT" -53.0575
cap "FULL_ADDER_0/A" "A" 0.589786
cap "inv_0/VSS" "VSS" -0.864861
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/A" 22.5952
cap "FULL_ADDER_0/XOR2_1/B" "FULL_ADDER_0/COUT" 0.00354463
cap "FULL_ADDER_0/B" "VDD" 0.0353227
cap "FULL_ADDER_0/COUT" "A" 2.22045e-16
cap "w_n1868_603#" "FULL_ADDER_0/COUT" 4.44089e-16
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/COUT" 75.5356
cap "FULL_ADDER_0/A" "VDD" 0.0966691
cap "FULL_ADDER_0/B" "FULL_ADDER_0/A" 1.85618
cap "inv_0/VSS" "a_n3497_310#" -0.0451428
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_0/COUT" 0.0331019
cap "inv_0/VSS" "A" -1.51911
cap "FULL_ADDER_0/VDD" "inv_0/VSS" -9.61951
cap "FULL_ADDER_0/COUT" "VDD" 0.121258
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/VSS" 5.39174
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/VSS" -0.506765
cap "VDD" "FULL_ADDER_0/B" 0.00658523
cap "FULL_ADDER_0/A" "FULL_ADDER_0/B" 1.39625
cap "FULL_ADDER_0/VDD" "A" 2.73911
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_0/A" 2.74867
cap "FULL_ADDER_0/B" "VSS" 1.96636
cap "FULL_ADDER_0/VDD" "w_n1868_603#" 0.217618
cap "FULL_ADDER_0/B" "a_n3497_310#" 0.176756
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/B" -2.84217e-14
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/B" 7.04617
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/NAND2_2/B" 2.54346
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/NAND2_2/B" -1.14825
cap "FULL_ADDER_0/B" "FULL_ADDER_0/VSS" -0.535539
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_0/VSS" -0.203036
cap "FULL_ADDER_0/B" "A" 0.718943
cap "FULL_ADDER_0/VDD" "VDD" 0.704407
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/A" 0.178485
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/A" 7.44903
cap "FULL_ADDER_0/A" "FULL_ADDER_0/VSS" -0.05014
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/COUT" 6.95394
cap "FULL_ADDER_0/VDD" "FULL_ADDER_1/B" 1.25651
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_0/VDD" 0.732728
cap "FULL_ADDER_0/CIN" "FULL_ADDER_0/VDD" 0.162238
cap "FULL_ADDER_1/B" "FULL_ADDER_0/COUT" 5.53506
cap "FULL_ADDER_0/CIN" "FULL_ADDER_0/COUT" 2.14557
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_1/NAND2_0/a_994_146#" 0.479023
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/COUT" 15.3422
cap "FULL_ADDER_0/NAND2_2/A" "FULL_ADDER_1/B" 2.83819
cap "FULL_ADDER_0/VSS" "FULL_ADDER_1/B" 0.515507
cap "FULL_ADDER_0/VSS" "FULL_ADDER_0/NAND2_2/B" 4.68557
cap "FULL_ADDER_0/VSS" "FULL_ADDER_0/OUT" 8.88178e-16
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_1/A" 5.64764
cap "FULL_ADDER_0/CIN" "FULL_ADDER_0/VSS" 0.0409034
cap "FULL_ADDER_0/VSS" "FULL_ADDER_0/VDD" 10.7465
cap "FULL_ADDER_0/VSS" "FULL_ADDER_0/COUT" 9.54145
cap "FULL_ADDER_0/VDD" "FULL_ADDER_1/A" 2.98361
cap "FULL_ADDER_0/COUT" "FULL_ADDER_1/A" 2.17938
cap "FULL_ADDER_0/NAND2_2/A" "FULL_ADDER_0/VSS" 0.64189
cap "FULL_ADDER_0/NAND2_2/A" "FULL_ADDER_1/A" 0.834967
cap "FULL_ADDER_0/VSS" "FULL_ADDER_1/A" 0.0425115
cap "FULL_ADDER_1/NAND2_0/Y" "FULL_ADDER_0/COUT" 2.8178
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_1/B" 4.14325
cap "FULL_ADDER_0/CIN" "FULL_ADDER_0/NAND2_2/B" 2.84217e-14
cap "FULL_ADDER_0/CIN" "FULL_ADDER_0/OUT" 56.8703
cap "FULL_ADDER_0/CIN" "FULL_ADDER_1/B" 0.913421
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/NAND2_2/Y" 0.0164821
cap "FULL_ADDER_0/VDD" "FULL_ADDER_1/NAND2_2/B" 1.12337
cap "FULL_ADDER_0/VDD" "FULL_ADDER_1/A" -7.92944
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_0/NAND2_2/a_994_146#" 0.67172
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_0/NAND2_2/B" 1.07469
cap "FULL_ADDER_0/NAND2_2/a_994_146#" "FULL_ADDER_1/A" 2.33904
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_1/A" 4.16251
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/OUT" 37.0385
cap "FULL_ADDER_0/VDD" "FULL_ADDER_1/B" 0.712468
cap "FULL_ADDER_1/B" "FULL_ADDER_0/NAND2_2/a_994_146#" 0.787645
cap "FULL_ADDER_1/B" "FULL_ADDER_0/NAND2_2/B" 4.22755
cap "FULL_ADDER_0/CIN" "FULL_ADDER_0/VDD" 26.7694
cap "FULL_ADDER_0/XOR2_1/VSS" "FULL_ADDER_0/NAND2_2/Y" 0.593648
cap "FULL_ADDER_0/XOR2_1/VSS" "FULL_ADDER_1/NAND2_2/B" 6.1541
cap "FULL_ADDER_0/XOR2_1/VSS" "FULL_ADDER_1/A" 2.99317
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_0/NAND2_2/A" 0.242705
cap "FULL_ADDER_0/NAND2_2/A" "FULL_ADDER_1/A" 1.1053
cap "FULL_ADDER_0/XOR2_1/VSS" "FULL_ADDER_0/OUT" 37.8095
cap "FULL_ADDER_0/XOR2_1/VSS" "FULL_ADDER_1/B" 3.48323
cap "FULL_ADDER_1/B" "FULL_ADDER_0/NAND2_2/A" 3.0996
cap "FULL_ADDER_1/A" "FULL_ADDER_0/NAND2_2/Y" 1.26171
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_0/NAND2_2/Y" 4.39771
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/A" 221.353
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_0/OUT" 1.32792
cap "FULL_ADDER_1/B" "FULL_ADDER_0/NAND2_2/Y" 6.74764
cap "FULL_ADDER_1/B" "FULL_ADDER_0/OUT" 3.97067
cap "FULL_ADDER_0/CIN" "FULL_ADDER_0/XOR2_1/VSS" -15.4057
cap "FULL_ADDER_0/CIN" "FULL_ADDER_1/NAND2_2/B" -1.42109e-14
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/XOR2_1/VSS" 1.6377
cap "FULL_ADDER_0/CIN" "FULL_ADDER_1/A" 2.54441
cap "FULL_ADDER_0/NAND2_2/Y" "FULL_ADDER_0/CIN" 2.14557
cap "FULL_ADDER_0/CIN" "FULL_ADDER_0/VSS" 0.868925
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_2/B" 0.156422
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_0/VSS" 3.14657
cap "FULL_ADDER_0/CIN" "FULL_ADDER_0/XOR2_1/VDD" 0.156037
cap "FULL_ADDER_2/B" "FULL_ADDER_1/NAND2_2/A" 1.64792
cap "FULL_ADDER_2/A" "FULL_ADDER_1/NAND2_2/B" 1.58012
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_2/NAND2_0/nmos_2shared_W200-L015-F1_0/a_n33_n200#" 0.479023
cap "FULL_ADDER_1/NAND2_2/A" "FULL_ADDER_0/VSS" 0.404726
cap "FULL_ADDER_0/XOR2_1/VDD" "FULL_ADDER_0/VSS" 0.345591
cap "FULL_ADDER_1/CIN" "FULL_ADDER_0/VSS" 0.0409034
cap "FULL_ADDER_0/VSS" "FULL_ADDER_1/OUT" -6.93889e-18
cap "FULL_ADDER_0/CIN" "FULL_ADDER_0/OUT" 1.31761
cap "FULL_ADDER_2/A" "FULL_ADDER_1/NAND2_2/A" 0.429934
cap "FULL_ADDER_0/XOR2_1/VDD" "FULL_ADDER_1/CIN" 0.162238
cap "FULL_ADDER_2/A" "FULL_ADDER_1/NAND2_2/A" 1.51033
cap "FULL_ADDER_1/NAND2_2/Y" "FULL_ADDER_2/NAND2_0/Y" 5.16877
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/NAND2_2/Y" 15.3587
cap "FULL_ADDER_2/A" "FULL_ADDER_1/NAND2_2/Y" 3.44108
cap "FULL_ADDER_2/B" "FULL_ADDER_1/CIN" 0.913421
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_1/OUT" 4.44089e-16
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_1/NAND2_2/A" 0.237163
cap "FULL_ADDER_1/NAND2_2/a_994_146#" "FULL_ADDER_2/B" 0.787645
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_1/VDD" 0.732728
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_2/A" 8.23004
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_1/NAND2_2/Y" 10.1351
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_1/XOR2_1/VSS" 1.539
cap "FULL_ADDER_1/OUT" "FULL_ADDER_1/CIN" 56.8703
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/B" 3.97067
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/CIN" 26.7694
cap "FULL_ADDER_1/VDD" "FULL_ADDER_2/B" 1.96898
cap "FULL_ADDER_2/A" "FULL_ADDER_1/CIN" 2.4498
cap "FULL_ADDER_2/A" "FULL_ADDER_1/NAND2_2/a_994_146#" 2.33904
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_1/CIN" -15.2939
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_2/B" 3.99874
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/NAND2_0/Y" 0.349034
cap "FULL_ADDER_1/VDD" "FULL_ADDER_2/NAND2_0/Y" 0.880758
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/OUT" 37.0385
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/A" 221.353
cap "FULL_ADDER_1/VDD" "FULL_ADDER_2/A" -4.94583
cap "FULL_ADDER_1/NAND2_2/A" "FULL_ADDER_2/B" 4.28987
cap "FULL_ADDER_1/NAND2_2/A" "FULL_ADDER_1/CIN" -1.11022e-16
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_2/NAND2_0/Y" 0.281654
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_1/OUT" 37.8095
cap "FULL_ADDER_1/NAND2_2/Y" "FULL_ADDER_1/CIN" 2.14557
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_1/VSS" 12.0612
cap "FULL_ADDER_1/NAND2_2/Y" "FULL_ADDER_2/B" 12.2827
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_2/A" 3.03569
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_2/B" 8.21438
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_1/CIN" -8.88178e-16
cap "FULL_ADDER_1/NAND2_2/A" "FULL_ADDER_2/NAND2_2/B" 0.242705
cap "FULL_ADDER_1/NAND2_2/VSS" "FULL_ADDER_1/CIN" 0.868925
cap "FULL_ADDER_1/NAND2_2/VSS" "FULL_ADDER_2/CIN" 0.0409034
cap "FULL_ADDER_1/NAND2_2/VSS" "FULL_ADDER_2/NAND2_2/B" 5.87244
cap "FULL_ADDER_1/NAND2_2/VSS" "FULL_ADDER_1/NAND2_2/VDD" 0.345591
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_1/NAND2_2/a_994_146#" 0.67172
cap "FULL_ADDER_1/CIN" "FULL_ADDER_1/OUT" 1.31761
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_1/OUT" 0.978891
cap "FULL_ADDER_1/CIN" "FULL_ADDER_1/NAND2_2/Y" 2.14557
cap "FULL_ADDER_1/CIN" "FULL_ADDER_1/NAND2_2/VDD" 0.156037
cap "FULL_ADDER_2/CIN" "FULL_ADDER_1/NAND2_2/VDD" 0.162238
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_1/NAND2_2/B" 1.07469
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_1/NAND2_2/Y" 2.04674
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_1/NAND2_2/VDD" 0.242616
cap "FULL_ADDER_2/VDD" "FULL_ADDER_3/B" 1.25651
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_2/VDD" 0.732728
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/OUT" 33.943
cap "FULL_ADDER_2/NAND2_2/Y" "FULL_ADDER_3/B" 5.53506
cap "FULL_ADDER_3/A" "FULL_ADDER_2/NAND2_2/A" 1.94026
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_3/A" 9.66132
cap "FULL_ADDER_2/CIN" "FULL_ADDER_2/OUT" 56.8703
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/OUT" 33.732
cap "FULL_ADDER_3/A" "FULL_ADDER_2/OUT" 221.264
cap "FULL_ADDER_2/NAND2_2/Y" "FULL_ADDER_3/NAND2_0/Y" 2.8178
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/VDD" 7.33363
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/CIN" -15.3472
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_3/NAND2_0/a_994_146#" 0.479023
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/CIN" 26.7694
cap "FULL_ADDER_2/NAND2_2/Y" "FULL_ADDER_2/VSS" 9.54145
cap "FULL_ADDER_2/VSS" "FULL_ADDER_3/A" 2.8934
cap "FULL_ADDER_2/NAND2_2/Y" "FULL_ADDER_2/CIN" 2.14557
cap "FULL_ADDER_3/A" "FULL_ADDER_2/CIN" 2.51287
cap "FULL_ADDER_2/NAND2_2/Y" "FULL_ADDER_2/VDD" 15.3422
cap "FULL_ADDER_2/VDD" "FULL_ADDER_3/A" -4.95415
cap "FULL_ADDER_3/B" "FULL_ADDER_2/NAND2_2/A" 2.83819
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_3/B" 4.14325
cap "FULL_ADDER_2/NAND2_2/Y" "FULL_ADDER_3/A" 2.82986
cap "FULL_ADDER_3/B" "FULL_ADDER_2/OUT" 0.37625
cap "FULL_ADDER_2/NAND2_2/a_994_146#" "FULL_ADDER_3/A" 2.33904
cap "FULL_ADDER_2/VSS" "FULL_ADDER_3/B" 0.515507
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/NAND2_2/B" 4.68557
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/NAND2_2/A" 0.64189
cap "FULL_ADDER_3/B" "FULL_ADDER_2/CIN" 0.913421
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_2/CIN" -7.10543e-15
cap "FULL_ADDER_2/CIN" "FULL_ADDER_2/OUT" 1.31761
cap "FULL_ADDER_2/XOR2_1/VDD" "FULL_ADDER_2/NAND2_2/Y" 0.0164821
cap "FULL_ADDER_2/CIN" "FULL_ADDER_2/XOR2_1/VDD" 0.156037
cap "FULL_ADDER_3/A" "FULL_ADDER_2/NAND2_2/B" 0.148841
cap "FULL_ADDER_3/B" "FULL_ADDER_2/XOR2_1/VSS" 3.48323
cap "FULL_ADDER_3/A" "FULL_ADDER_2/OUT" 0.0896046
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/VDD" 0.00831923
cap "FULL_ADDER_2/NAND2_2/a_994_146#" "FULL_ADDER_3/NAND2_2/B" 0.67172
cap "FULL_ADDER_2/XOR2_1/VSS" "FULL_ADDER_2/NAND2_2/Y" 0.593648
cap "FULL_ADDER_2/XOR2_1/VSS" "FULL_ADDER_2/CIN" 0.881483
cap "FULL_ADDER_2/XOR2_1/VDD" "FULL_ADDER_2/OUT" 3.30646
cap "FULL_ADDER_3/NAND2_2/B" "FULL_ADDER_2/NAND2_2/Y" 4.39771
cap "FULL_ADDER_2/NAND2_2/a_994_146#" "FULL_ADDER_3/B" 0.787645
cap "FULL_ADDER_2/XOR2_1/VSS" "FULL_ADDER_3/A" 0.142289
cap "FULL_ADDER_3/XOR2_1/A" "FULL_ADDER_2/XOR2_1/VSS" 2.13163e-14
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_3/NAND2_2/B" 1.07469
cap "FULL_ADDER_3/NAND2_2/B" "FULL_ADDER_2/NAND2_2/A" 0.242705
cap "FULL_ADDER_2/XOR2_1/VSS" "FULL_ADDER_2/OUT" 3.86646
cap "FULL_ADDER_3/B" "FULL_ADDER_2/NAND2_2/Y" 6.74764
cap "FULL_ADDER_2/XOR2_1/VSS" "FULL_ADDER_2/XOR2_1/VDD" 4.7502
cap "FULL_ADDER_3/NAND2_2/B" "FULL_ADDER_2/OUT" 1.32792
cap "FULL_ADDER_2/CIN" "FULL_ADDER_2/NAND2_2/Y" 2.14557
cap "FULL_ADDER_3/NAND2_2/B" "FULL_ADDER_2/XOR2_1/VDD" 1.12337
cap "FULL_ADDER_3/B" "FULL_ADDER_2/NAND2_2/A" 3.0996
cap "FULL_ADDER_3/B" "FULL_ADDER_2/NAND2_2/B" 4.22755
cap "FULL_ADDER_3/B" "FULL_ADDER_2/OUT" 3.59442
cap "FULL_ADDER_3/A" "FULL_ADDER_2/NAND2_2/Y" 0.611225
cap "FULL_ADDER_3/B" "FULL_ADDER_2/XOR2_1/VDD" 0.712468
cap "FULL_ADDER_2/XOR2_1/VSS" "FULL_ADDER_3/NAND2_2/B" 6.1541
cap "FULL_ADDER_3/OUT" "FULL_ADDER_3/VDD" -0.116498
cap "FULL_ADDER_3/NAND2_2/B" "FULL_ADDER_3/COUT" -0.126508
cap "FULL_ADDER_3/OUT" "FULL_ADDER_3/CIN" 0.464433
cap "FULL_ADDER_3/NAND2_2/B" "FULL_ADDER_3/CIN" 6.669
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/NAND2_2/A" 0.261357
cap "FULL_ADDER_3/NAND2_2/B" "FULL_ADDER_3/OUT" -0.433689
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/CIN" 3.86953
cap "FULL_ADDER_3/NAND2_1/a_994_146#" "FULL_ADDER_3/CIN" 5.32907e-15
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/COUT" 12.6598
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/XOR2_1/A" -6.39488e-14
cap "FULL_ADDER_3/NAND2_2/a_994_146#" "FULL_ADDER_3/CIN" 6.56262
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/XOR2_1/A" 0.0737671
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/VDD" 130.164
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/OUT" 99.9638
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/OUT" -7.78683
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/NAND2_2/A" 5.34725
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/NAND2_2/Y" 205.413
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/NAND2_2/Y" -3.24253
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/NAND2_2/B" 10.4136
cap "FULL_ADDER_3/OUT" "FULL_ADDER_3/NAND2_2/Y" -5.89143
cap "inv_0/VDD" "w_n1868_1895#" 0.271122
cap "inv_0/VDD" "inv_0/Y" 2.43827
cap "w_n1868_1895#" "NAND2_0/B" 0.00081942
cap "NAND2_0/B" "inv_0/Y" 3.16719
cap "inv_0/A" "w_n3594_603#" 2.59281
cap "NAND2_0/A" "w_n3594_603#" 3.99715
cap "inv_0/A" "NAND2_0/a_994_146#" 2.6483
cap "A" "NAND2_0/B" 0.107351
cap "A" "inv_0/VSS" 0.838371
cap "inv_0/A" "NAND2_0/A" -5.02065
cap "a_n1771_1602#" "NAND2_0/B" 1.04939
cap "inv_0/VDD" "NAND2_0/B" -18.692
cap "inv_0/VDD" "Y" 0.0400917
cap "inv_0/VSS" "NAND2_0/B" 42.0525
cap "NAND2_0/B" "Y" -1.33561
cap "inv_0/VSS" "Y" 2.10832
cap "NAND2_0/A" "a_n3412_443#" 0.189537
cap "inv_0/A" "inv_0/Y" 0.61138
cap "inv_0/A" "w_n1868_1895#" 2.94436
cap "NAND2_0/A" "inv_0/Y" 0.26259
cap "inv_0/VDD" "w_n3594_603#" 0.708053
cap "A" "inv_0/A" 3.97726
cap "NAND2_0/B" "w_n3594_603#" 8.98954
cap "inv_0/VSS" "w_n3594_603#" 35.4707
cap "inv_0/A" "inv_0/VDD" 107.063
cap "inv_0/A" "a_n1771_1602#" 3.50118
cap "inv_0/A" "NAND2_0/B" 45.9591
cap "inv_0/A" "inv_0/VSS" -1.06581e-13
cap "A" "NAND2_0/A" 1.00954
cap "inv_0/A" "Y" -7.09492
cap "NAND2_0/a_994_146#" "NAND2_0/B" 7.8521
cap "inv_0/VSS" "NAND2_0/a_994_146#" 5.04677
cap "NAND2_0/A" "a_n1771_1602#" 0.962677
cap "NAND2_0/B" "a_n3412_443#" 1.67852
cap "inv_0/VDD" "NAND2_0/A" -4.10233
cap "NAND2_0/A" "Y" 0.258724
cap "NAND2_0/A" "NAND2_0/B" 30.4586
cap "inv_0/VSS" "NAND2_0/A" 4.50545
cap "inv_0/VSS" "VDD" 5.8935
cap "inv_0/A" "A" 0.232996
cap "w_n1868_1895#" "FULL_ADDER_0/XOR2_0/VDD" 0.311987
cap "FULL_ADDER_0/B" "w_n1868_1895#" 0.0518873
cap "FULL_ADDER_0/XOR2_0/a_n51_367#" "w_n1868_1895#" 0.468444
cap "inv_0/VDD" "inv_0/Y" -1.06736
cap "NAND2_0/B" "inv_0/Y" 4.93953
cap "inv_0/A" "a_n1771_1602#" 5.83437
cap "NAND2_0/a_994_146#" "a_n1771_1602#" 0.134092
cap "w_n1868_1895#" "m5_n48_n307#" -0.106695
cap "FULL_ADDER_0/A" "a_n1771_1602#" 1.78039
cap "FULL_ADDER_0/B" "inv_0/VSS" 0.34364
cap "FULL_ADDER_0/XOR2_0/a_n51_367#" "inv_0/VSS" 1.14524
cap "Y" "a_n1771_1602#" -1.42109e-14
cap "inv_0/VSS" "m5_n48_n307#" -0.980853
cap "a_n1771_1602#" "NAND2_0/A" 1.23112
cap "inv_0/A" "NAND2_0/B" 1.5421
cap "NAND2_0/a_994_146#" "NAND2_0/B" 1.08921
cap "w_n3594_603#" "inv_0/Y" 0.711111
cap "Y" "inv_0/VDD" -14.8794
cap "FULL_ADDER_0/A" "NAND2_0/B" 1.67277
cap "Y" "NAND2_0/B" -1.75409
cap "inv_0/A" "inv_0/Y" 0.902612
cap "inv_0/Y" "VDD" 0.696771
cap "Y" "inv_0/Y" 81.0754
cap "NAND2_0/B" "NAND2_0/A" 0.607569
cap "inv_0/VDD" "A" 0.029637
cap "inv_0/VSS" "FULL_ADDER_0/XOR2_0/a_99_341#" 0.39361
cap "FULL_ADDER_0/B" "NAND2_0/B" 0.0723797
cap "FULL_ADDER_0/XOR2_0/a_n51_367#" "NAND2_0/B" 0.0121893
cap "NAND2_0/B" "FULL_ADDER_0/XOR2_0/VDD" 0.0271048
cap "inv_0/VSS" "a_n1771_1602#" 3.12416
cap "inv_0/Y" "A" 0.115188
cap "w_n1868_1895#" "inv_0/VDD" 2.82748
cap "NAND2_0/B" "m5_n48_n307#" -0.136544
cap "inv_0/A" "VDD" 0.0497701
cap "Y" "inv_0/A" -7.15286
cap "w_n1868_1895#" "inv_0/Y" 2.98343
cap "inv_0/VSS" "NAND2_0/B" 6.57411
cap "VSS" "inv_0/A" 0.00715455
cap "inv_0/A" "A" 0.658132
cap "Y" "w_n1868_603#" -4.44089e-16
cap "FULL_ADDER_0/XOR2_0/a_129_987#" "NAND2_0/B" 0.0014881
cap "w_n1868_1895#" "inv_0/A" 2.30109
cap "FULL_ADDER_0/A" "w_n1868_1895#" 0.0646456
cap "NAND2_0/B" "a_n1771_1602#" 1.25432
cap "inv_0/VDD" "a_n1771_1602#" -3.04966
cap "inv_0/VSS" "w_n3594_603#" 1.43638
cap "inv_0/VDD" "VDD" 0.285903
cap "a_n1771_1602#" "inv_0/Y" 20.2654
cap "FULL_ADDER_0/A" "inv_0/VSS" 1.85164
cap "Y" "inv_0/VSS" 20.0093
cap "inv_0/A" "A" 0.187365
cap "inv_0/VDD" "NAND2_0/B" -4.06397
cap "inv_0/VSS" "VDD" 4.72283
cap "Y" "FULL_ADDER_0/XOR2_0/a_n51_367#" 0.13482
cap "A" "inv_0/Y" 0.367648
cap "FULL_ADDER_0/A" "FULL_ADDER_0/XOR2_0/a_n51_367#" 3.06678
cap "VSS" "FULL_ADDER_0/A" 1.02837
cap "VDD" "FULL_ADDER_0/A" 1.72238
cap "Y" "inv_0/VSS" -15.4386
cap "FULL_ADDER_0/VDD" "A" 1.80588
cap "VDD" "inv_0/VDD" 0.261522
cap "Y" "FULL_ADDER_0/B" 33.216
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/B" 1.56629
cap "VDD" "FULL_ADDER_0/XOR2_0/a_n51_367#" 2.15264
cap "inv_0/Y" "FULL_ADDER_0/B" 0.292053
cap "a_n1771_1602#" "A" 2.22045e-16
cap "A" "inv_0/VSS" -2.28404
cap "FULL_ADDER_0/VDD" "inv_0/VSS" -1.77636e-15
cap "Y" "FULL_ADDER_0/A" 70.0768
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/A" 6.9844
cap "A" "FULL_ADDER_0/B" 3.7637
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/B" -0.62695
cap "FULL_ADDER_0/XOR2_1/A" "Y" 0.448054
cap "FULL_ADDER_0/A" "inv_0/Y" -0.0129144
cap "a_n1771_1602#" "inv_0/VSS" -0.0903681
cap "Y" "FULL_ADDER_0/XOR2_0/a_129_987#" 6.78665
cap "A" "Y" -8.88178e-16
cap "Y" "FULL_ADDER_0/XOR2_0/a_n51_367#" 8.99433
cap "a_n1771_1602#" "FULL_ADDER_0/B" 0.541582
cap "inv_0/VSS" "FULL_ADDER_0/B" -0.652448
cap "A" "FULL_ADDER_0/A" 4.84664
cap "inv_0/A" "A" 0.124673
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/A" -6.96565
cap "inv_0/Y" "FULL_ADDER_0/XOR2_0/a_n51_367#" 0.0837654
cap "A" "inv_0/VDD" -0.0637372
cap "FULL_ADDER_0/XOR2_1/A" "A" 0.0402185
cap "FULL_ADDER_0/XOR2_0/a_129_987#" "A" 0.364467
cap "a_n1771_1602#" "FULL_ADDER_0/A" 2.38448
cap "A" "FULL_ADDER_0/XOR2_0/a_n51_367#" 7.67868
cap "FULL_ADDER_0/A" "inv_0/VSS" -20.7426
cap "Y" "FULL_ADDER_0/B" 0.38708
cap "FULL_ADDER_0/VDD" "VDD" 1.26619
cap "FULL_ADDER_0/A" "FULL_ADDER_0/B" 2.00885
cap "a_n3497_310#" "FULL_ADDER_0/A" 2.49665
cap "Y" "FULL_ADDER_0/XOR2_0/a_99_341#" 0.382767
cap "a_n1771_1602#" "FULL_ADDER_0/XOR2_0/a_n51_367#" 0.0115561
cap "FULL_ADDER_0/XOR2_0/a_n51_367#" "inv_0/VSS" 1.46339
cap "a_n1598_1669#" "FULL_ADDER_0/B" 0.125395
cap "w_n1868_1895#" "FULL_ADDER_0/A" 10.7385
cap "VSS" "inv_0/VSS" -1.23619
cap "FULL_ADDER_0/A" "Y" -0.0166849
cap "VDD" "inv_0/VSS" -0.538099
cap "VSS" "FULL_ADDER_0/B" 5.43894
cap "Y" "A" 5.68434e-14
cap "VDD" "FULL_ADDER_0/B" 0.186446
cap "Y" "FULL_ADDER_0/VDD" 74.2934
cap "w_n1868_1895#" "FULL_ADDER_0/XOR2_0/a_n51_367#" 0.762044
cap "a_n1598_1669#" "FULL_ADDER_0/A" 0.896788
cap "FULL_ADDER_0/VSS" "FULL_ADDER_0/A" 0.958403
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "m1_n2496_2103#" 0.393824
cap "FULL_ADDER_0/A" "FULL_ADDER_0/B" -5.68434e-14
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_0/a_n51_367#" 0.779824
cap "FULL_ADDER_0/XOR2_0/a_n51_367#" "Y" 0.467753
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_1/A" 3.64893
cap "FULL_ADDER_0/XOR2_1/A" "Y" 0.262872
cap "FULL_ADDER_0/XOR2_0/a_n51_367#" "FULL_ADDER_0/COUT" -2.22045e-16
cap "FULL_ADDER_0/VSS" "FULL_ADDER_0/XOR2_0/a_99_341#" 0.375857
cap "FULL_ADDER_0/VSS" "w_n1868_603#" 1.1743
cap "FULL_ADDER_0/A" "FULL_ADDER_0/XOR2_0/a_99_341#" 0.381905
cap "a_n1771_1602#" "FULL_ADDER_0/XOR2_0/a_99_341#" 0.009056
cap "FULL_ADDER_0/XOR2_0/a_129_987#" "FULL_ADDER_1/A" 5.7838
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "FULL_ADDER_0/B" 5.68434e-14
cap "FULL_ADDER_0/XOR2_0/a_n51_367#" "m1_n2496_2103#" 0.310088
cap "FULL_ADDER_0/A" "FULL_ADDER_0/XOR2_0/a_129_367#" 0.0176329
cap "FULL_ADDER_0/XOR2_1/A" "m1_n2496_2103#" 0.207905
cap "FULL_ADDER_0/VSS" "FULL_ADDER_0/COUT" -1.13687e-13
cap "FULL_ADDER_0/A" "FULL_ADDER_1/A" 1.24771
cap "FULL_ADDER_0/A" "Y" 0.624567
cap "FULL_ADDER_1/A" "FULL_ADDER_0/B" 1.07224
cap "FULL_ADDER_0/B" "Y" 0.660043
cap "FULL_ADDER_1/A" "FULL_ADDER_0/VDD" 14.9453
cap "FULL_ADDER_0/VSS" "FULL_ADDER_0/XOR2_1/A" 0.000396039
cap "FULL_ADDER_0/A" "m1_n2496_2103#" 0.41475
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_0/a_99_341#" 1.03852
cap "FULL_ADDER_0/B" "m1_n2496_2103#" 0.454289
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "Y" 0.602534
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "FULL_ADDER_0/COUT" 2.22045e-16
cap "FULL_ADDER_0/CIN" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.0070612
cap "FULL_ADDER_0/CIN" "FULL_ADDER_1/A" 5.62011
cap "FULL_ADDER_0/VSS" "FULL_ADDER_0/XOR2_1/a_129_987#" 1.23156
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/XOR2_1/a_129_987#" 10.5208
cap "FULL_ADDER_1/B" "FULL_ADDER_0/XOR2_1/a_129_987#" 1.82603
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/A" 4.53268
cap "Y" "FULL_ADDER_0/XOR2_1/a_n51_367#" 0.602574
cap "FULL_ADDER_0/CIN" "FULL_ADDER_1/XOR2_0/a_99_341#" 0.123585
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "m1_n2496_2103#" 0.312654
cap "FULL_ADDER_0/CIN" "FULL_ADDER_0/XOR2_1/A" 5.68434e-14
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/XOR2_0/a_129_987#" 4.67783
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/XOR2_1/a_99_341#" -1.7053e-13
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/A" 0.310084
cap "FULL_ADDER_0/CIN" "FULL_ADDER_0/OUT" -0.115583
cap "FULL_ADDER_0/VSS" "FULL_ADDER_0/XOR2_1/a_705_367#" 0.00164945
cap "FULL_ADDER_0/CIN" "Y" 0.648173
cap "FULL_ADDER_0/OUT" "FULL_ADDER_0/XOR2_1/A" -0.0383668
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.763531
cap "Y" "FULL_ADDER_0/XOR2_1/A" 0.926
cap "FULL_ADDER_0/VSS" "FULL_ADDER_1/B" 0.14162
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/VSS" 7.36586
cap "FULL_ADDER_0/VDD" "FULL_ADDER_1/B" 5.95347
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/A" 2.33746
cap "FULL_ADDER_0/CIN" "FULL_ADDER_0/XOR2_1/a_129_987#" -7.10543e-15
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/A" 0.784204
cap "FULL_ADDER_0/XOR2_1/a_n51_367#" "m1_n2496_2103#" 0.393853
cap "FULL_ADDER_0/VDD" "FULL_ADDER_1/XOR2_0/a_n51_367#" 1.67706
cap "FULL_ADDER_0/VSS" "FULL_ADDER_1/A" 0.982061
cap "FULL_ADDER_0/VDD" "FULL_ADDER_1/A" 17.8978
cap "FULL_ADDER_0/CIN" "m1_n2496_2103#" 0.442594
cap "FULL_ADDER_0/CIN" "FULL_ADDER_0/VSS" 0.817426
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "Y" 0.471044
cap "FULL_ADDER_0/CIN" "FULL_ADDER_1/B" 2.39973
cap "FULL_ADDER_0/CIN" "FULL_ADDER_0/VDD" 0.00860265
cap "m1_n2496_2103#" "FULL_ADDER_0/XOR2_1/A" 0.65378
cap "FULL_ADDER_0/VSS" "FULL_ADDER_0/XOR2_1/A" 0.033407
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/XOR2_1/A" 0.015093
cap "FULL_ADDER_0/XOR2_1/a_n51_367#" "FULL_ADDER_1/A" 1.03858
cap "FULL_ADDER_0/CIN" "FULL_ADDER_0/XOR2_1/a_n51_367#" -2.84217e-14
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/OUT" -0.724239
cap "FULL_ADDER_1/B" "FULL_ADDER_0/XOR2_1/A" 0.256163
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/a_129_367#" 0.578094
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/XOR2_0/a_129_987#" 0.763531
cap "FULL_ADDER_1/XOR2_0/a_129_367#" "FULL_ADDER_0/OUT" 1.06535
cap "FULL_ADDER_0/XOR2_1/VSS" "FULL_ADDER_1/A" 79.4187
cap "FULL_ADDER_1/B" "FULL_ADDER_0/XOR2_1/VSS" 4.27824
cap "m1_n2496_2103#" "FULL_ADDER_1/XOR2_0/a_99_341#" 0.303041
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_0/XOR2_1/VSS" 0.22114
cap "FULL_ADDER_0/CIN" "FULL_ADDER_0/OUT" 20.1026
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_0/OUT" 0.099816
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_0/VDD" 13.5679
cap "m1_n2496_2103#" "FULL_ADDER_1/A" 0.0392515
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_0/CIN" 0.774461
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "FULL_ADDER_1/A" 0.0580584
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/XOR2_0/a_99_341#" 0.00956707
cap "FULL_ADDER_1/B" "m1_n2496_2103#" 0.746342
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/OUT" 12.6
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/XOR2_0/a_99_341#" 5.48813
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "m1_n2496_2103#" 0.393853
cap "FULL_ADDER_0/VDD" "FULL_ADDER_1/XOR2_0/a_129_987#" 1.43438
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "Y" 0.13149
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/A" 33.0601
cap "FULL_ADDER_1/B" "FULL_ADDER_0/XOR2_1/a_99_341#" 28.9163
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/CIN" 1.01938
cap "FULL_ADDER_1/A" "FULL_ADDER_0/OUT" 199.779
cap "FULL_ADDER_0/CIN" "FULL_ADDER_1/XOR2_0/a_99_341#" 0.188386
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_0/XOR2_1/a_99_341#" 77.7453
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_0/XOR2_1/a_129_987#" 4.67783
cap "FULL_ADDER_1/B" "FULL_ADDER_0/OUT" 14.1494
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_0/OUT" 8.63441
cap "FULL_ADDER_1/B" "FULL_ADDER_1/XOR2_0/a_129_987#" 7.10543e-15
cap "FULL_ADDER_0/CIN" "Y" 0.045624
cap "FULL_ADDER_1/A" "FULL_ADDER_0/CIN" 29.5064
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_0/XOR2_1/VSS" 0.912748
cap "FULL_ADDER_1/B" "FULL_ADDER_0/CIN" 34.659
cap "FULL_ADDER_0/XOR2_1/VSS" "FULL_ADDER_0/OUT" 39.4808
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_0/CIN" 0.195053
cap "FULL_ADDER_1/A" "FULL_ADDER_0/VDD" 38.6897
cap "FULL_ADDER_0/XOR2_1/VSS" "FULL_ADDER_1/XOR2_0/a_129_367#" 0.00524493
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/a_n51_367#" 5.26981
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "Y" 0.458661
cap "FULL_ADDER_1/B" "FULL_ADDER_0/VDD" 1.04357
cap "FULL_ADDER_1/B" "FULL_ADDER_0/XOR2_1/a_n51_367#" 0.556943
cap "FULL_ADDER_1/A" "FULL_ADDER_1/XOR2_0/a_99_341#" -0.249255
cap "FULL_ADDER_0/XOR2_1/VSS" "FULL_ADDER_1/XOR2_0/a_129_987#" 1.02633
cap "FULL_ADDER_1/B" "FULL_ADDER_1/XOR2_0/a_99_341#" -5.68434e-14
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "m1_n2496_2103#" 0.0811702
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_0/VDD" 0.763017
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/a_129_987#" 15.6137
cap "FULL_ADDER_0/XOR2_1/VSS" "FULL_ADDER_0/CIN" 0.565197
cap "FULL_ADDER_1/A" "Y" 1.29903
cap "FULL_ADDER_0/XOR2_1/a_705_367#" "FULL_ADDER_1/A" 1.84885
cap "FULL_ADDER_1/B" "Y" 3.39689
cap "FULL_ADDER_1/B" "FULL_ADDER_1/A" -1.0704
cap "FULL_ADDER_0/XOR2_1/VSS" "FULL_ADDER_0/VDD" 4.09525
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "Y" 0.602574
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_1/A" -2.07477
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/A" 6.90512
cap "FULL_ADDER_0/XOR2_1/VSS" "FULL_ADDER_1/XOR2_0/a_99_341#" 0.0556868
cap "m1_n2496_2103#" "FULL_ADDER_0/CIN" 0.0285075
cap "FULL_ADDER_2/A" "FULL_ADDER_1/CIN" 3.86338
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_1/OUT" -0.0383668
cap "FULL_ADDER_1/A" "FULL_ADDER_0/OUT" 0.604423
cap "m1_n2496_2103#" "FULL_ADDER_1/XOR2_1/A" 0.861685
cap "m1_n2496_2103#" "FULL_ADDER_1/XOR2_1/a_n51_367#" 0.393853
cap "FULL_ADDER_0/XOR2_1/VDD" "FULL_ADDER_1/XOR2_1/A" 0.015093
cap "FULL_ADDER_1/CIN" "FULL_ADDER_1/XOR2_1/a_n51_367#" -2.84217e-14
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_0/a_99_341#" 0.143873
cap "m1_n2496_2103#" "FULL_ADDER_1/A" 0.41475
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "m1_n2496_2103#" 0.122595
cap "FULL_ADDER_0/XOR2_1/VDD" "FULL_ADDER_1/OUT" -0.724239
cap "FULL_ADDER_1/CIN" "FULL_ADDER_1/OUT" -0.115583
cap "FULL_ADDER_2/B" "FULL_ADDER_0/VSS" 0.14162
cap "m1_n2496_2103#" "FULL_ADDER_1/CIN" 0.0563511
cap "FULL_ADDER_2/A" "FULL_ADDER_0/VSS" 0.212329
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_0/VSS" 0.0338031
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "m1_n2496_2103#" 0.0907828
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/A" 7.02486
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/a_n51_367#" 0.602574
cap "FULL_ADDER_0/VSS" "FULL_ADDER_1/A" 0.00990658
cap "FULL_ADDER_2/A" "FULL_ADDER_1/A" 0.624567
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/a_99_341#" 0.182893
cap "FULL_ADDER_0/XOR2_1/VDD" "FULL_ADDER_2/B" 0.537849
cap "FULL_ADDER_0/XOR2_1/VDD" "FULL_ADDER_0/VSS" 2.48825
cap "FULL_ADDER_1/CIN" "FULL_ADDER_0/VSS" 0.657196
cap "FULL_ADDER_0/XOR2_1/VDD" "FULL_ADDER_2/A" 3.7214
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_1/a_99_341#" 13.5679
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_2/B" 4.27824
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_1/VDD" 2.44007
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_2/XOR2_0/a_129_987#" 0.763531
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_1/a_129_987#" 10.5208
cap "FULL_ADDER_2/B" "m1_n2496_2103#" 2.77559
cap "FULL_ADDER_2/A" "FULL_ADDER_2/XOR2_0/a_99_341#" -0.249255
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_1/CIN" 0.202115
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_1/XOR2_1/a_129_987#" 9.35567
cap "FULL_ADDER_1/VDD" "FULL_ADDER_2/A" 93.105
cap "FULL_ADDER_1/CIN" "FULL_ADDER_1/XOR2_1/a_129_987#" -7.10543e-15
cap "FULL_ADDER_2/B" "FULL_ADDER_1/OUT" 14.1494
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_2/XOR2_0/a_99_341#" 0.0556868
cap "FULL_ADDER_2/A" "FULL_ADDER_1/CIN" 29.1659
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_1/XOR2_1/a_99_341#" 77.7453
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_1/OUT" 0.099816
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_1/VDD" 8.71849
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_2/XOR2_0/a_129_987#" 1.02633
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_2/XOR2_0/a_129_367#" 0.00524493
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_1/XOR2_1/a_129_987#" 0.763531
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_2/A" 33.2255
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_1/CIN" 0.725427
cap "FULL_ADDER_2/B" "FULL_ADDER_1/XOR2_1/A" 0.256163
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_2/A" -2.07477
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/XOR2_0/a_99_341#" 5.48813
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/a_129_987#" 17.9511
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_2/A" 0.0580584
cap "m1_n2496_2103#" "FULL_ADDER_1/CIN" 0.41475
cap "FULL_ADDER_1/XOR2_1/a_705_367#" "FULL_ADDER_2/A" 1.84885
cap "FULL_ADDER_2/B" "FULL_ADDER_1/XOR2_1/a_n51_367#" 0.556943
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_1/XOR2_1/a_99_341#" 0.912748
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/OUT" 12.0589
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_2/XOR2_0/a_n51_367#" 0.22114
cap "FULL_ADDER_2/XOR2_0/a_129_367#" "FULL_ADDER_1/OUT" 1.06535
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_1/XOR2_1/a_129_987#" 1.23156
cap "m1_n2496_2103#" "FULL_ADDER_1/XOR2_1/a_99_341#" 0.271229
cap "FULL_ADDER_1/CIN" "FULL_ADDER_1/OUT" 20.1026
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_1/XOR2_1/a_705_367#" 0.00164945
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "m1_n2496_2103#" 0.179321
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_2/A" 72.3748
cap "m1_n2496_2103#" "FULL_ADDER_2/A" 1.16285
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_1/OUT" 8.63441
cap "FULL_ADDER_1/CIN" "FULL_ADDER_1/XOR2_1/A" 1.42109e-14
cap "FULL_ADDER_2/B" "FULL_ADDER_2/XOR2_0/a_99_341#" -5.68434e-14
cap "FULL_ADDER_2/A" "FULL_ADDER_1/OUT" 202.456
cap "FULL_ADDER_1/VDD" "FULL_ADDER_2/B" 6.01975
cap "FULL_ADDER_2/B" "FULL_ADDER_2/XOR2_0/a_129_987#" 7.10543e-15
cap "FULL_ADDER_2/B" "FULL_ADDER_1/CIN" 37.0588
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_1/OUT" 39.1063
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/A" 6.90512
cap "FULL_ADDER_2/B" "FULL_ADDER_1/XOR2_1/a_99_341#" 28.9163
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/a_n51_367#" 5.26981
cap "FULL_ADDER_2/B" "FULL_ADDER_1/XOR2_1/a_129_987#" 1.82603
cap "FULL_ADDER_1/CIN" "FULL_ADDER_2/XOR2_0/a_99_341#" 0.311971
cap "FULL_ADDER_1/VDD" "FULL_ADDER_2/XOR2_0/a_129_987#" 1.43438
cap "FULL_ADDER_2/B" "FULL_ADDER_2/A" 0.60161
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/CIN" 1.02798
cap "FULL_ADDER_1/XOR2_1/a_129_367#" "FULL_ADDER_2/A" 0.578094
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_2/XOR2_0/a_99_341#" 0.00956707
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_1/CIN" 0.774461
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_3/A" 0.393824
cap "FULL_ADDER_1/OUT" "FULL_ADDER_1/NAND2_2/VSS" 0.370624
cap "FULL_ADDER_2/XOR2_1/a_n51_367#" "FULL_ADDER_2/CIN" 1.42109e-14
cap "FULL_ADDER_2/CIN" "FULL_ADDER_3/A" 3.68132
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_3/A" 0.214532
cap "FULL_ADDER_2/A" "FULL_ADDER_3/A" 0.41475
cap "FULL_ADDER_1/NAND2_2/VSS" "FULL_ADDER_1/NAND2_2/VDD" 2.48825
cap "FULL_ADDER_3/B" "FULL_ADDER_1/NAND2_2/VDD" 0.537849
cap "FULL_ADDER_2/OUT" "FULL_ADDER_1/NAND2_2/VDD" -0.724239
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_1/NAND2_2/VSS" 0.0338031
cap "FULL_ADDER_3/A" "FULL_ADDER_2/B" 0.0343389
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_2/OUT" -0.0383668
cap "FULL_ADDER_1/NAND2_2/VDD" "FULL_ADDER_3/A" 3.7204
cap "FULL_ADDER_2/XOR2_1/a_n51_367#" "FULL_ADDER_3/A" 0.0906743
cap "FULL_ADDER_1/NAND2_2/VSS" "FULL_ADDER_2/CIN" 0.657196
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_1/NAND2_2/VDD" 0.015093
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/A" 6.11537
cap "FULL_ADDER_2/OUT" "FULL_ADDER_2/CIN" -0.115583
cap "FULL_ADDER_1/NAND2_2/VSS" "FULL_ADDER_2/A" 0.00990658
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/A" 0.604423
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/CIN" 0.725427
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/A" 202.028
cap "FULL_ADDER_2/XOR2_1/a_705_367#" "FULL_ADDER_3/A" 1.84885
cap "FULL_ADDER_3/A" "FULL_ADDER_2/CIN" 29.0191
cap "FULL_ADDER_2/XOR2_1/a_n51_367#" "FULL_ADDER_3/B" 0.556943
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_0/a_99_341#" 3.50042
cap "FULL_ADDER_3/XOR2_0/a_129_367#" "FULL_ADDER_2/OUT" 0.532677
cap "FULL_ADDER_2/XOR2_1/a_129_367#" "FULL_ADDER_3/A" 0.578094
cap "FULL_ADDER_2/VSS" "FULL_ADDER_3/A" 75.8848
cap "FULL_ADDER_2/CIN" "FULL_ADDER_3/XOR2_0/a_99_341#" 0.123585
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_2/VDD" 1.67706
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_1/A" 0.099816
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_2/XOR2_1/a_129_987#" 0.763531
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_2/XOR2_1/a_99_341#" 38.8726
cap "FULL_ADDER_2/VDD" "FULL_ADDER_3/B" 6.33634
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_2/CIN" 5.68434e-14
cap "FULL_ADDER_2/XOR2_1/a_129_987#" "FULL_ADDER_3/B" 1.82603
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_3/B" 28.5275
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/A" 7.05159
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_2/OUT" 3.81228
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_2/CIN" 0.202115
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/XOR2_1/a_129_987#" 10.5208
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/XOR2_1/a_99_341#" 11.8908
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/B" 11.3783
cap "FULL_ADDER_2/CIN" "FULL_ADDER_3/B" 31.5386
cap "FULL_ADDER_2/VSS" "FULL_ADDER_3/B" 4.17837
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/a_n51_367#" 5.57299
cap "FULL_ADDER_3/A" "FULL_ADDER_3/B" 0.0145505
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/OUT" 12.3225
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/CIN" 0.00860265
cap "FULL_ADDER_2/XOR2_1/a_129_987#" "FULL_ADDER_2/CIN" -7.10543e-15
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/VDD" 6.29673
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_3/A" 0.0580584
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/XOR2_1/a_129_987#" 1.23156
cap "FULL_ADDER_2/VDD" "FULL_ADDER_3/A" 74.5119
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/XOR2_1/a_99_341#" 0.912748
cap "FULL_ADDER_2/XOR2_1/a_129_987#" "FULL_ADDER_3/A" 17.9511
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/a_99_341#" 33.1996
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/B" 0.256163
cap "FULL_ADDER_2/XOR2_1/a_129_987#" "FULL_ADDER_3/XOR2_0/a_129_987#" 4.67783
cap "FULL_ADDER_2/OUT" "FULL_ADDER_2/CIN" 20.1026
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/OUT" 23.4377
cap "FULL_ADDER_2/XOR2_1/a_705_367#" "FULL_ADDER_2/VSS" 0.00164945
cap "FULL_ADDER_3/XOR2_0/a_129_987#" "FULL_ADDER_2/XOR2_1/a_129_987#" 4.67783
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_0/a_129_367#" 0.532677
cap "FULL_ADDER_2/OUT" "FULL_ADDER_2/XOR2_1/VSS" 16.0432
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_2/OUT" 4.82214
cap "FULL_ADDER_2/XOR2_1/VDD" "FULL_ADDER_2/XOR2_1/B" 1.01938
cap "FULL_ADDER_2/XOR2_1/B" "FULL_ADDER_3/B" 5.52017
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_3/A" -0.249255
cap "FULL_ADDER_2/XOR2_1/VSS" "FULL_ADDER_3/XOR2_0/a_129_367#" 0.00524493
cap "FULL_ADDER_3/XOR2_0/a_129_987#" "FULL_ADDER_2/XOR2_1/B" 0.774461
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_2/XOR2_1/VSS" 0.22114
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/B" 2.77115
cap "FULL_ADDER_2/XOR2_1/VSS" "FULL_ADDER_2/XOR2_1/VDD" 2.89572
cap "FULL_ADDER_2/XOR2_1/VSS" "FULL_ADDER_3/B" 0.241491
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_2/XOR2_1/B" 0.188386
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_2/XOR2_1/VDD" 0.763017
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_2/XOR2_1/a_99_341#" 38.8726
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/A" 0.604423
cap "FULL_ADDER_2/XOR2_1/VSS" "FULL_ADDER_3/XOR2_0/a_129_987#" 1.02633
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_2/OUT" 1.98771
cap "FULL_ADDER_2/XOR2_1/VDD" "FULL_ADDER_3/B" 0.00860265
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_2/XOR2_1/VDD" 1.67706
cap "FULL_ADDER_3/XOR2_1/A" "FULL_ADDER_2/XOR2_1/VSS" -2.27374e-13
cap "FULL_ADDER_2/XOR2_1/VSS" "FULL_ADDER_3/A" 0.00990658
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_3/B" 0.388837
cap "FULL_ADDER_3/XOR2_0/a_705_367#" "FULL_ADDER_2/XOR2_1/VSS" 1.25594e-14
cap "FULL_ADDER_2/XOR2_1/VDD" "FULL_ADDER_3/XOR2_0/a_129_987#" 1.43438
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_3/A" -2.07477
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_2/XOR2_1/VSS" 0.0556868
cap "FULL_ADDER_3/XOR2_0/a_129_987#" "FULL_ADDER_3/B" 7.10543e-15
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_3/XOR2_0/a_129_987#" 0.763531
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/VDD" 0.713984
cap "FULL_ADDER_3/A" "FULL_ADDER_3/B" -0.652779
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_3/B" -5.68434e-14
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_2/XOR2_1/a_99_341#" 0.00956707
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/XOR2_1/a_99_341#" 1.7053e-13
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/NAND2_2/B" 8.88178e-16
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/OUT" 1.13687e-12
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/COUT" -0.0119895
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/XOR2_1/a_129_367#" 6.82121e-13
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/XOR2_1/A" 0.000306833
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/XOR2_1/a_705_367#" -4.54747e-13
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/VDD" -4.54747e-13
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/XOR2_1/a_n51_367#" -2.27374e-13
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/XOR2_1/a_129_987#" -7.10543e-14
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/XOR2_0/a_99_341#" 2.22045e-16
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/OUT" -0.161714
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/OUT" 20.1011
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/XOR2_1/a_99_341#" 0.096536
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/CIN" -1.06581e-14
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/NAND2_2/Y" -0.00246767
cap "FULL_ADDER_0/XOR2_0/a_n51_367#" "Y" 2.88508
cap "Y" "FULL_ADDER_0/A" 1.7004
cap "FULL_ADDER_0/B" "Y" 1.7784
cap "Y" "FULL_ADDER_0/A" 25.9855
cap "FULL_ADDER_0/B" "Y" 19.1721
cap "inv_0/Y" "FULL_ADDER_0/A" 0.808239
cap "FULL_ADDER_0/B" "inv_0/Y" 0.845315
cap "Y" "FULL_ADDER_0/VDD" 66.8318
cap "inv_0/VSS" "Y" -7.30907
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/A" 3.34818
cap "FULL_ADDER_1/A" "FULL_ADDER_0/A" 2.27388
cap "FULL_ADDER_1/A" "FULL_ADDER_0/B" 0.94811
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_0/a_99_341#" 2.81552
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_0/a_n51_367#" 0.0170168
cap "FULL_ADDER_0/VDD" "Y" 62.7324
cap "FULL_ADDER_0/VDD" "m1_n2496_2103#" 40.9356
cap "FULL_ADDER_0/VDD" "FULL_ADDER_1/A" 561.631
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/VSS" -40.6777
cap "m1_n2496_2103#" "FULL_ADDER_0/VDD" 40.8105
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/A" 0.0262462
cap "FULL_ADDER_0/XOR2_1/Y" "FULL_ADDER_1/A" 0.310084
cap "FULL_ADDER_0/XOR2_1/VSS" "FULL_ADDER_1/A" -40.7265
cap "FULL_ADDER_0/VDD" "FULL_ADDER_1/A" 593.624
cap "FULL_ADDER_0/XOR2_1/VSS" "FULL_ADDER_0/VDD" 15.5278
cap "FULL_ADDER_1/B" "FULL_ADDER_0/VDD" 5.85005
cap "FULL_ADDER_0/XOR2_1/a_n51_367#" "FULL_ADDER_1/A" 2.90209
cap "Y" "FULL_ADDER_0/VDD" 62.6084
cap "FULL_ADDER_0/CIN" "FULL_ADDER_1/A" 3.11628
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_1/A" 3.49599
cap "FULL_ADDER_1/A" "FULL_ADDER_0/CIN" -0.529942
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "Y" 1.84807
cap "FULL_ADDER_0/XOR2_1/VSS" "Y" -27.242
cap "FULL_ADDER_1/A" "FULL_ADDER_1/B" 4.11315
cap "FULL_ADDER_1/A" "FULL_ADDER_0/VDD" 100.047
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/Y" 4.09075
cap "FULL_ADDER_1/A" "Y" 2.99689
cap "FULL_ADDER_1/A" "m1_n2496_2103#" 0.808239
cap "FULL_ADDER_1/B" "Y" 10.0374
cap "FULL_ADDER_0/VDD" "Y" 206.633
cap "FULL_ADDER_0/VDD" "m1_n2496_2103#" 28.9913
cap "FULL_ADDER_1/B" "m1_n2496_2103#" 0.845315
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/VSS" -6.98612
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/a_99_341#" 2.84617
cap "FULL_ADDER_0/XOR2_1/VSS" "FULL_ADDER_0/VDD" 7.70048
cap "FULL_ADDER_1/B" "FULL_ADDER_0/XOR2_1/VSS" 0.15051
cap "m1_n2496_2103#" "FULL_ADDER_0/XOR2_1/VDD" 37.5149
cap "FULL_ADDER_0/VSS" "FULL_ADDER_0/XOR2_1/VDD" 0.227723
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_2/A" 1.78131
cap "FULL_ADDER_0/XOR2_1/VDD" "FULL_ADDER_2/A" 251.184
cap "FULL_ADDER_1/A" "FULL_ADDER_2/A" 1.30809
cap "FULL_ADDER_0/VSS" "FULL_ADDER_2/A" -33.5715
cap "FULL_ADDER_2/A" "FULL_ADDER_1/CIN" 1.66306
cap "FULL_ADDER_2/B" "FULL_ADDER_0/XOR2_1/VDD" 0.0999706
cap "FULL_ADDER_1/XOR2_1/a_n51_367#" "FULL_ADDER_2/A" 1.84807
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/A" 5.42082
cap "FULL_ADDER_1/CIN" "FULL_ADDER_2/A" 1.30809
cap "FULL_ADDER_2/B" "FULL_ADDER_1/XOR2_1/VSS" 0.15051
cap "FULL_ADDER_2/B" "m1_n2496_2103#" 6.54576
cap "m1_n2496_2103#" "FULL_ADDER_1/XOR2_1/VSS" -11.861
cap "m1_n2496_2103#" "FULL_ADDER_2/XOR2_0/a_n51_367#" 1.28526
cap "FULL_ADDER_1/VDD" "FULL_ADDER_2/A" 229.367
cap "FULL_ADDER_2/B" "FULL_ADDER_2/A" 5.25012
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/VSS" -18.6066
cap "m1_n2496_2103#" "FULL_ADDER_2/A" 1.9691
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/a_99_341#" 1.82473
cap "FULL_ADDER_2/B" "FULL_ADDER_1/VDD" 5.45126
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_1/VSS" 21.9144
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/Y" 1.86165
cap "m1_n2496_2103#" "FULL_ADDER_1/VDD" 84.7636
cap "FULL_ADDER_3/A" "FULL_ADDER_2/CIN" 1.49388
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/A" 4.51183
cap "FULL_ADDER_1/XOR2_1/VDD" "FULL_ADDER_2/A" 0.00352466
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_1/XOR2_1/VDD" 0.779005
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_0/a_99_341#" 1.23215
cap "FULL_ADDER_3/A" "FULL_ADDER_2/A" 0.901078
cap "FULL_ADDER_3/A" "FULL_ADDER_1/XOR2_1/VSS" -28.139
cap "FULL_ADDER_3/A" "FULL_ADDER_1/XOR2_1/VDD" 166.028
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/a_n51_367#" 1.28526
cap "FULL_ADDER_3/B" "FULL_ADDER_2/VDD" 5.55123
cap "FULL_ADDER_2/VDD" "FULL_ADDER_3/A" 252.334
cap "FULL_ADDER_3/B" "FULL_ADDER_3/A" 5.21933
cap "FULL_ADDER_2/CIN" "FULL_ADDER_3/A" 0.901078
cap "FULL_ADDER_2/XOR2_1/Y" "FULL_ADDER_3/A" 1.67482
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/XOR2_1/VSS" 15.638
cap "FULL_ADDER_3/B" "FULL_ADDER_2/XOR2_1/VSS" 0.15051
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/VSS" -26.9808
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_3/A" 1.26642
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/VDD" 5.71187
cap "FULL_ADDER_2/XOR2_1/VDD" "FULL_ADDER_2/XOR2_1/VSS" 7.31327
merge "FULL_ADDER_3/XOR2_0/VSS" "FULL_ADDER_2/XOR2_0/VSS" -14981.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25871 -1438 0 0 0 0 0 0 -36610617 -45461 0 0
merge "FULL_ADDER_2/XOR2_0/VSS" "FULL_ADDER_1/XOR2_0/VSS"
merge "FULL_ADDER_1/XOR2_0/VSS" "FULL_ADDER_0/XOR2_0/VSS"
merge "FULL_ADDER_0/XOR2_0/VSS" "FULL_ADDER_3/XOR2_1/VSS"
merge "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/CIN"
merge "FULL_ADDER_3/CIN" "m1_12986_953#"
merge "m1_12986_953#" "FULL_ADDER_2/XOR2_1/VSS"
merge "FULL_ADDER_2/XOR2_1/VSS" "m1_12441_1#"
merge "m1_12441_1#" "FULL_ADDER_3/VSS"
merge "FULL_ADDER_3/VSS" "FULL_ADDER_1/NAND2_2/VSS"
merge "FULL_ADDER_1/NAND2_2/VSS" "FULL_ADDER_1/XOR2_1/VSS"
merge "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_2/VSS"
merge "FULL_ADDER_2/VSS" "FULL_ADDER_0/XOR2_1/VSS"
merge "FULL_ADDER_0/XOR2_1/VSS" "FULL_ADDER_1/VSS"
merge "FULL_ADDER_1/VSS" "FULL_ADDER_0/VSS"
merge "FULL_ADDER_0/VSS" "m5_n48_n307#"
merge "FULL_ADDER_1/COUT" "FULL_ADDER_0/CIN" -186.866 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -364 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_0/CIN" "m1_3113_953#"
merge "FULL_ADDER_3/w_n292_n679#" "FULL_ADDER_2/w_n292_n679#" -2805.04 0 0 0 0 -31320 -9622 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_2/w_n292_n679#" "FULL_ADDER_3/VDD"
merge "FULL_ADDER_3/VDD" "FULL_ADDER_0/w_n292_n679#"
merge "FULL_ADDER_0/w_n292_n679#" "FULL_ADDER_2/NAND2_2/VDD"
merge "FULL_ADDER_2/NAND2_2/VDD" "FULL_ADDER_2/XOR2_1/VDD"
merge "FULL_ADDER_2/XOR2_1/VDD" "FULL_ADDER_3/NAND2_0/VDD"
merge "FULL_ADDER_3/NAND2_0/VDD" "FULL_ADDER_3/XOR2_0/VDD"
merge "FULL_ADDER_3/XOR2_0/VDD" "w_9708_2491#"
merge "w_9708_2491#" "FULL_ADDER_2/VDD"
merge "FULL_ADDER_2/VDD" "FULL_ADDER_1/NAND2_2/VDD"
merge "FULL_ADDER_1/NAND2_2/VDD" "FULL_ADDER_1/XOR2_1/VDD"
merge "FULL_ADDER_1/XOR2_1/VDD" "FULL_ADDER_2/NAND2_0/VDD"
merge "FULL_ADDER_2/NAND2_0/VDD" "FULL_ADDER_2/XOR2_0/VDD"
merge "FULL_ADDER_2/XOR2_0/VDD" "w_6413_2450#"
merge "w_6413_2450#" "FULL_ADDER_1/VDD"
merge "FULL_ADDER_1/VDD" "FULL_ADDER_0/NAND2_2/VDD"
merge "FULL_ADDER_0/NAND2_2/VDD" "FULL_ADDER_0/XOR2_1/VDD"
merge "FULL_ADDER_0/XOR2_1/VDD" "FULL_ADDER_1/NAND2_0/VDD"
merge "FULL_ADDER_1/NAND2_0/VDD" "FULL_ADDER_1/XOR2_0/VDD"
merge "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_1/w_n292_n679#"
merge "FULL_ADDER_1/w_n292_n679#" "FULL_ADDER_1/w_n292_625#"
merge "FULL_ADDER_1/w_n292_625#" "FULL_ADDER_0/VDD"
merge "FULL_ADDER_3/VSUBS" "FULL_ADDER_2/VSUBS" -935.043 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -765863 -3475 0 0
merge "FULL_ADDER_2/VSUBS" "FULL_ADDER_1/VSUBS"
merge "FULL_ADDER_1/VSUBS" "FULL_ADDER_0/VSUBS"
merge "FULL_ADDER_0/VSUBS" "NAND2_0/VSS"
merge "NAND2_0/VSS" "inv_0/VSS"
merge "inv_0/VSS" "a_n3324_168#"
merge "NAND2_0/VDD" "inv_0/VDD" -1649.48 0 0 0 0 -494532 -4072 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "inv_0/VDD" "w_n3594_1895#"
merge "FULL_ADDER_3/A" "inv_0/Y" -3031.94 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -601390 -14466 -13104 -470 0 0 0 0 0 0 0 0
merge "inv_0/Y" "m1_n2496_2103#"
merge "NAND2_0/A" "m1_n3989_1793#" -67.5875 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -270 0 0 0 0 0 0 0 0 0 0
merge "NAND2_0/B" "a_n3497_310#" -269.089 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1020 -128 0 0 0 0 -13332 -466 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_3/OUT" "FULL_ADDER_3/XOR2_1/Y" -99.1727 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12099 -440 0 0 0 0 0 0 0 0
merge "FULL_ADDER_3/XOR2_1/Y" "m2_12985_16#"
merge "FULL_ADDER_2/COUT" "FULL_ADDER_1/CIN" -185.799 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -364 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_1/CIN" "m1_6404_953#"
merge "FULL_ADDER_2/A" "FULL_ADDER_1/A" -5140.39 0 0 0 0 0 0 0 0 -17284 -770 -41728 -1688 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -34340 -2326 -1325531 -24564 -37591 -1370 0 0 0 0 0 0 0 0
merge "FULL_ADDER_1/A" "FULL_ADDER_0/A"
merge "FULL_ADDER_0/A" "Y"
merge "FULL_ADDER_3/COUT" "FULL_ADDER_2/CIN" -188.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -364 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_2/CIN" "m1_9695_953#"
merge "FULL_ADDER_0/COUT" "m1_n160_931#" -356.234 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2184 -230 0 0 0 0 0 0 0 0 0 0
merge "NAND2_0/Y" "inv_0/A" -396.908 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1096 0 0 0 0 0 0 0 0 0 0
merge "inv_0/A" "m1_n2888_1775#"
