// Seed: 259499350
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2
    , id_5,
    input id_3,
    input logic id_4
);
  logic id_6;
  logic id_7;
  logic id_8;
  logic id_9;
  always @(id_2 - 1 or posedge 1) begin
    id_0 = 1;
  end
endmodule
