================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Nov 21 22:04:03 +0800 2023
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         fetching_decoding_ip
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              284
FF:               948
DSP:              0
BRAM:             128
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 6.345       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+--------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name               | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+--------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst               | 284 | 948 |     | 128  |      |     |        |      |         |          |        |
|   (inst)           | 1   | 821 |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U  | 267 | 104 |     | 128  |      |     |        |      |         |          |        |
|   grp_decode_fu_89 | 10  | 21  |     |      |      |     |        |      |         |          |        |
|   grp_fetch_fu_82  | 6   | 2   |     |      |      |     |        |      |         |          |        |
+--------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.53%  | OK     |
| FD                                                        | 50%       | 0.89%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 45.71% | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 45.71% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 8      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 3.77   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------------------------+--------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                       | ENDPOINT PIN                                           | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                      |                                                        |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------------------------+--------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 3.655 | control_s_axi_U/int_code_ram/mem_reg_2_0_3/CLKBWRCLK | ap_enable_reg_pp0_iter0_reg/D                          |            4 |          1 |          6.338 |          3.669 |        2.669 |
| Path2 | 3.878 | control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK | grp_decode_fu_89/d_i_type_write_assign_reg_92_reg[2]/D |            4 |          8 |          6.115 |          3.661 |        2.454 |
| Path3 | 4.087 | control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK | grp_decode_fu_89/d_i_type_write_assign_reg_92_reg[1]/D |            4 |          8 |          5.906 |          3.661 |        2.245 |
| Path4 | 4.108 | control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK | grp_decode_fu_89/d_i_type_write_assign_reg_92_reg[0]/D |            4 |          8 |          5.885 |          3.669 |        2.216 |
| Path5 | 5.134 | control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKARDCLK | control_s_axi_U/rdata_reg[1]/D                         |            3 |          1 |          4.859 |          3.545 |        1.314 |
+-------+-------+------------------------------------------------------+--------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------------------+----------------------+
    | Path1 Cells                                              | Primitive Type       |
    +----------------------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_2_0_3               | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_2_1_3               | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/ap_enable_reg_pp0_iter0_i_6 | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/ap_enable_reg_pp0_iter0_i_3 | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/ap_enable_reg_pp0_iter0_i_1 | LUT.others.LUT6      |
    | ap_enable_reg_pp0_iter0_reg                              | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------------+----------------------+

    +------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                      | Primitive Type       |
    +------------------------------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_0_0_6                       | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_6                       | BMEM.bram.RAMB36E1   |
    | grp_decode_fu_89/d_i_type_write_assign_reg_92[0]_i_2             | LUT.others.LUT3      |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[2]_i_2 | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[2]_i_1 | LUT.others.LUT6      |
    | grp_decode_fu_89/d_i_type_write_assign_reg_92_reg[2]             | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                      | Primitive Type       |
    +------------------------------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_0_0_6                       | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_6                       | BMEM.bram.RAMB36E1   |
    | grp_decode_fu_89/d_i_type_write_assign_reg_92[0]_i_2             | LUT.others.LUT3      |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[2]_i_2 | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[1]_i_1 | LUT.others.LUT5      |
    | grp_decode_fu_89/d_i_type_write_assign_reg_92_reg[1]             | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                      | Primitive Type       |
    +------------------------------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_0_0_6                       | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_6                       | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[0]_i_4 | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[0]_i_3 | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[0]_i_1 | LUT.others.LUT6      |
    | grp_decode_fu_89/d_i_type_write_assign_reg_92_reg[0]             | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------+----------------------+

    +--------------------------------------------+----------------------+
    | Path5 Cells                                | Primitive Type       |
    +--------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_0_0_1 | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_1 | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/rdata[1]_i_2  | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/rdata[1]_i_1  | LUT.others.LUT5      |
    | control_s_axi_U/rdata_reg[1]               | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------------------+
| Report Type              | Report Location                                                             |
+--------------------------+-----------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/fetching_decoding_ip_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/fetching_decoding_ip_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/fetching_decoding_ip_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/fetching_decoding_ip_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/fetching_decoding_ip_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/fetching_decoding_ip_utilization_hierarchical_synth.rpt |
+--------------------------+-----------------------------------------------------------------------------+


