#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Sep 27 19:50:55 2025
# Process ID: 18832
# Current directory: C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_TodSlave_0_0_synth_1
# Command line: vivado.exe -log TimeCard_TC_TodSlave_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TimeCard_TC_TodSlave_0_0.tcl
# Log file: C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_TodSlave_0_0_synth_1/TimeCard_TC_TodSlave_0_0.vds
# Journal file: C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_TodSlave_0_0_synth_1\vivado.jou
# Running On: HOME-PC, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 34281 MB
#-----------------------------------------------------------
source TimeCard_TC_TodSlave_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.645 ; gain = 23.895
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_TodSlave_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.cache/ip 
Command: synth_design -top TimeCard_TC_TodSlave_0_0 -part xc7a100tfgg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14652
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1282.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_TodSlave_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_TodSlave_0_0/synth/TimeCard_TC_TodSlave_0_0.vhd:93]
	Parameter ClockPeriod_Gen bound to: 20 - type: integer 
	Parameter UartDefaultBaudRate_Gen bound to: 4 - type: integer 
	Parameter UartPolarity_Gen bound to: 1 - type: bool 
	Parameter ReceiveCurrentTime_Gen bound to: 1 - type: bool 
	Parameter Sim_Gen bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'TodSlave' declared at 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/TodSlave.vhd:36' bound to instance 'U0' of component 'TodSlave' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_TodSlave_0_0/synth/TimeCard_TC_TodSlave_0_0.vhd:177]
INFO: [Synth 8-638] synthesizing module 'TodSlave' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/TodSlave.vhd:95]
INFO: [Synth 8-226] default block is never used [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/TodSlave.vhd:1964]
INFO: [Synth 8-256] done synthesizing module 'TodSlave' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/TodSlave.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'TimeCard_TC_TodSlave_0_0' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_TodSlave_0_0/synth/TimeCard_TC_TodSlave_0_0.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element UbxNavSat_Length_DatReg_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/TodSlave.vhd:733]
WARNING: [Synth 8-6014] Unused sequential element MsgDataOldValid_ValReg_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/TodSlave.vhd:768]
WARNING: [Synth 8-6014] Unused sequential element TsipAlarms_BadPps_DatReg_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/TodSlave.vhd:790]
WARNING: [Synth 8-6014] Unused sequential element TsipAlarms_NoPps_DatReg_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/TodSlave.vhd:789]
WARNING: [Synth 8-6014] Unused sequential element UbxNavTimeUtc_Timeout_EvtReg_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/TodSlave.vhd:1577]
WARNING: [Synth 8-6014] Unused sequential element UbxNavTimeUtc_TimeoutCounter_CntReg_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/TodSlave.vhd:1569]
WARNING: [Synth 8-6014] Unused sequential element SkipTaiConversion_ValReg_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/TodSlave.vhd:1740]
WARNING: [Synth 8-6014] Unused sequential element ToD_DatReg_reg[Valid] was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/TodSlave.vhd:1746]
WARNING: [Synth 8-6014] Unused sequential element ToDValid_ValReg_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/TodSlave.vhd:1747]
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[2] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[1] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[0] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[31] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[30] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[23] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[22] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[21] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[10] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[9] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[8] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[7] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[6] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[5] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[4] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[3] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[2] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[1] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[0] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrProt_DatIn[2] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrProt_DatIn[1] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrProt_DatIn[0] in module TodSlave is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1299.633 ; gain = 16.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1299.633 ; gain = 16.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1299.633 ; gain = 16.988
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1299.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1388.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1388.523 ; gain = 0.047
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1388.523 ; gain = 105.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1388.523 ; gain = 105.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1388.523 ; gain = 105.879
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'UartRxState_StaReg_reg' in module 'TodSlave'
INFO: [Synth 8-802] inferred FSM for state register 'DetectUbxMsgState_reg' in module 'TodSlave'
INFO: [Synth 8-802] inferred FSM for state register 'DetectTsipMsgState_reg' in module 'TodSlave'
INFO: [Synth 8-802] inferred FSM for state register 'TaiConversionState_StaReg_reg' in module 'TodSlave'
INFO: [Synth 8-802] inferred FSM for state register 'Axi_AccessState_StaReg_reg' in module 'TodSlave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                               00 |                               00
                write_st |                               01 |                               10
                 read_st |                               10 |                               01
                 resp_st |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Axi_AccessState_StaReg_reg' using encoding 'sequential' in module 'TodSlave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                               00 |                               00
                start_st |                               01 |                               01
                 data_st |                               10 |                               10
                 stop_st |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'UartRxState_StaReg_reg' using encoding 'sequential' in module 'TodSlave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                             0000 |                             0000
        tsippacket_id_st |                             0001 |                             0001
     tsippacket_subid_st |                             0010 |                             0010
          tsiplength1_st |                             0011 |                             0011
          tsiplength2_st |                             0100 |                             0100
             tsipmode_st |                             0101 |                             0101
      tsiptiming_data_st |                             0110 |                             0110
    tsipposition_data_st |                             0111 |                             0111
   tsipsatellite_data_st |                             1000 |                             1000
      tsipalarms_data_st |                             1001 |                             1001
    tsipreceiver_data_st |                             1010 |                             1010
         tsipchecksum_st |                             1011 |                             1011
             tsipeof1_st |                             1100 |                             1100
             tsipeof2_st |                             1101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'DetectTsipMsgState_reg' using encoding 'sequential' in module 'TodSlave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                             0000 |                             0000
       ubxheader_sync_st |                             0001 |                             0001
      ubxheader_class_st |                             0010 |                             0010
      ubxheader_monid_st |                             0011 |                             0011
ubxmonhw_checkpayload_st |                             0100 |                             0101
      ubxheader_navid_st |                             0101 |                             0100
ubxnavsat_checkpayload_st |                             0110 |                             0110
ubxnavstatus_checkpayload_st |                             0111 |                             0111
ubxnavtimels_checkpayload_st |                             1000 |                             1000
ubxnavtimeutc_checkpayload_st |                             1001 |                             1001
ubxchecksum_checksuma_st |                             1010 |                             1010
ubxchecksum_checksumb_st |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'DetectUbxMsgState_reg' using encoding 'sequential' in module 'TodSlave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                              000 |                              000
         convertyears_st |                              001 |                              001
        convertmonths_st |                              010 |                              010
          convertdays_st |                              011 |                              011
         converthours_st |                              100 |                              100
       convertminutes_st |                              101 |                              101
              calctai_st |                              110 |                              110
           timeadjust_st |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TaiConversionState_StaReg_reg' using encoding 'sequential' in module 'TodSlave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1388.523 ; gain = 105.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   4 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 18    
	               31 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 76    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 22    
	   4 Input   32 Bit        Muxes := 8     
	   8 Input   32 Bit        Muxes := 3     
	  12 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 5     
	   8 Input   31 Bit        Muxes := 1     
	   3 Input   30 Bit        Muxes := 1     
	   5 Input   30 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 3     
	   4 Input   26 Bit        Muxes := 1     
	  13 Input   22 Bit        Muxes := 1     
	   8 Input   22 Bit        Muxes := 1     
	   6 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	  14 Input   16 Bit        Muxes := 3     
	  12 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   7 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 5     
	  14 Input   12 Bit        Muxes := 2     
	  12 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   8 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 33    
	   4 Input    8 Bit        Muxes := 7     
	  14 Input    8 Bit        Muxes := 6     
	  12 Input    8 Bit        Muxes := 3     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 5     
	   4 Input    6 Bit        Muxes := 4     
	  14 Input    6 Bit        Muxes := 2     
	   8 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 4     
	  14 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 2     
	  14 Input    4 Bit        Muxes := 1     
	  43 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	  29 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 5     
	  14 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 14    
	   3 Input    2 Bit        Muxes := 1     
	  14 Input    2 Bit        Muxes := 2     
	  11 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 215   
	  11 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 48    
	   5 Input    1 Bit        Muxes := 6     
	   9 Input    1 Bit        Muxes := 2     
	  12 Input    1 Bit        Muxes := 49    
	   6 Input    1 Bit        Muxes := 5     
	  10 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 5     
	  14 Input    1 Bit        Muxes := 63    
	   7 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[2] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[1] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[0] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[31] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[30] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[23] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[22] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[21] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[10] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[9] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[8] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[7] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[6] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[5] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataData_DatIn[4] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[3] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[2] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[1] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[0] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrProt_DatIn[2] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrProt_DatIn[1] in module TodSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrProt_DatIn[0] in module TodSlave is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 1388.523 ; gain = 105.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 1388.523 ; gain = 105.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:03 . Memory (MB): peak = 1388.523 ; gain = 105.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:01:04 . Memory (MB): peak = 1388.523 ; gain = 105.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:12 . Memory (MB): peak = 1388.523 ; gain = 105.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:12 . Memory (MB): peak = 1388.523 ; gain = 105.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:12 . Memory (MB): peak = 1388.523 ; gain = 105.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:12 . Memory (MB): peak = 1388.523 ; gain = 105.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:13 . Memory (MB): peak = 1388.523 ; gain = 105.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:13 . Memory (MB): peak = 1388.523 ; gain = 105.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   131|
|2     |LUT1   |    45|
|3     |LUT2   |   336|
|4     |LUT3   |   254|
|5     |LUT4   |   288|
|6     |LUT5   |   281|
|7     |LUT6   |   641|
|8     |FDCE   |   774|
|9     |FDPE   |    21|
|10    |FDRE   |    44|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:13 . Memory (MB): peak = 1388.523 ; gain = 105.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:01:09 . Memory (MB): peak = 1388.523 ; gain = 16.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:01:13 . Memory (MB): peak = 1388.523 ; gain = 105.879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1388.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'TimeCard_TC_TodSlave_0_0' is not ideal for floorplanning, since the cellview 'TodSlave' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1388.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c8bacf0c
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:20 . Memory (MB): peak = 1388.523 ; gain = 105.879
INFO: [Common 17-1381] The checkpoint 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_TodSlave_0_0_synth_1/TimeCard_TC_TodSlave_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP TimeCard_TC_TodSlave_0_0, cache-ID = 84f110729e1370cd
INFO: [Common 17-1381] The checkpoint 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_TodSlave_0_0_synth_1/TimeCard_TC_TodSlave_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TimeCard_TC_TodSlave_0_0_utilization_synth.rpt -pb TimeCard_TC_TodSlave_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 27 19:52:28 2025...
