{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 16:17:24 2006 " "Info: Processing started: Thu Aug 24 16:17:24 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mercury -c mercury " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mercury -c mercury" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../../HB/DDC_filt_stage2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../../HB/DDC_filt_stage2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDC_filt_stage2 " "Info: Found entity 1: DDC_filt_stage2" {  } { { "../../../../../../HB/DDC_filt_stage2.v" "" { Text "C:/Data/HB/DDC_filt_stage2.v" 90 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../../HB/DDC_filt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../../HB/DDC_filt.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDC_filt " "Info: Found entity 1: DDC_filt" {  } { { "../../../../../../HB/DDC_filt.v" "" { Text "C:/Data/HB/DDC_filt.v" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../../HB/DDC_filt_stage1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../../HB/DDC_filt_stage1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDC_filt_stage1 " "Info: Found entity 1: DDC_filt_stage1" {  } { { "../../../../../../HB/DDC_filt_stage1.v" "" { Text "C:/Data/HB/DDC_filt_stage1.v" 66 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16_2sum.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram16_2sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram16_2sum " "Info: Found entity 1: ram16_2sum" {  } { { "ram16_2sum.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/ram16_2sum.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acc " "Info: Found entity 1: acc" {  } { { "acc.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/acc.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coeff_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file coeff_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 coeff_rom " "Info: Found entity 1: coeff_rom" {  } { { "coeff_rom.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/coeff_rom.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Info: Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/mult.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram16 " "Info: Found entity 1: ram16" {  } { { "ram16.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/ram16.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfband_decim.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file halfband_decim.v" { { "Info" "ISGN_ENTITY_NAME" "1 halfband_decim " "Info: Found entity 1: halfband_decim" {  } { { "halfband_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/halfband_decim.v" 56 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Info: Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/sign_extend.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_decim.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cic_decim.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic_decim " "Info: Found entity 1: cic_decim" {  } { { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cic_decim.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_stage.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cordic_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_stage " "Info: Found entity 1: cordic_stage" {  } { { "cordic_stage.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic_stage.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Info: Found entity 1: cordic" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setting_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file setting_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 setting_reg " "Info: Found entity 1: setting_reg" {  } { { "setting_reg.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/setting_reg.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_acc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file phase_acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_acc " "Info: Found entity 1: phase_acc" {  } { { "phase_acc.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/phase_acc.v" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_chain.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rx_chain.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_chain " "Info: Found entity 1: rx_chain" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "rx_chain " "Info: Elaborating entity \"rx_chain\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "hb_strobe rx_chain.v(31) " "Warning (10034): Output port \"hb_strobe\" at rx_chain.v(31) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "i_out\[15\] rx_chain.v(35) " "Warning (10034): Output port \"i_out\[15\]\" at rx_chain.v(35) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "i_out\[14\] rx_chain.v(35) " "Warning (10034): Output port \"i_out\[14\]\" at rx_chain.v(35) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "i_out\[13\] rx_chain.v(35) " "Warning (10034): Output port \"i_out\[13\]\" at rx_chain.v(35) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "i_out\[12\] rx_chain.v(35) " "Warning (10034): Output port \"i_out\[12\]\" at rx_chain.v(35) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "i_out\[11\] rx_chain.v(35) " "Warning (10034): Output port \"i_out\[11\]\" at rx_chain.v(35) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "i_out\[10\] rx_chain.v(35) " "Warning (10034): Output port \"i_out\[10\]\" at rx_chain.v(35) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "i_out\[9\] rx_chain.v(35) " "Warning (10034): Output port \"i_out\[9\]\" at rx_chain.v(35) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "i_out\[8\] rx_chain.v(35) " "Warning (10034): Output port \"i_out\[8\]\" at rx_chain.v(35) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "i_out\[7\] rx_chain.v(35) " "Warning (10034): Output port \"i_out\[7\]\" at rx_chain.v(35) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "i_out\[6\] rx_chain.v(35) " "Warning (10034): Output port \"i_out\[6\]\" at rx_chain.v(35) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "i_out\[5\] rx_chain.v(35) " "Warning (10034): Output port \"i_out\[5\]\" at rx_chain.v(35) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "i_out\[4\] rx_chain.v(35) " "Warning (10034): Output port \"i_out\[4\]\" at rx_chain.v(35) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "i_out\[3\] rx_chain.v(35) " "Warning (10034): Output port \"i_out\[3\]\" at rx_chain.v(35) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "i_out\[2\] rx_chain.v(35) " "Warning (10034): Output port \"i_out\[2\]\" at rx_chain.v(35) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "i_out\[1\] rx_chain.v(35) " "Warning (10034): Output port \"i_out\[1\]\" at rx_chain.v(35) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "i_out\[0\] rx_chain.v(35) " "Warning (10034): Output port \"i_out\[0\]\" at rx_chain.v(35) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "q_out\[15\] rx_chain.v(37) " "Warning (10034): Output port \"q_out\[15\]\" at rx_chain.v(37) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "q_out\[14\] rx_chain.v(37) " "Warning (10034): Output port \"q_out\[14\]\" at rx_chain.v(37) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "q_out\[13\] rx_chain.v(37) " "Warning (10034): Output port \"q_out\[13\]\" at rx_chain.v(37) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "q_out\[12\] rx_chain.v(37) " "Warning (10034): Output port \"q_out\[12\]\" at rx_chain.v(37) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "q_out\[11\] rx_chain.v(37) " "Warning (10034): Output port \"q_out\[11\]\" at rx_chain.v(37) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "q_out\[10\] rx_chain.v(37) " "Warning (10034): Output port \"q_out\[10\]\" at rx_chain.v(37) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "q_out\[9\] rx_chain.v(37) " "Warning (10034): Output port \"q_out\[9\]\" at rx_chain.v(37) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "q_out\[8\] rx_chain.v(37) " "Warning (10034): Output port \"q_out\[8\]\" at rx_chain.v(37) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "q_out\[7\] rx_chain.v(37) " "Warning (10034): Output port \"q_out\[7\]\" at rx_chain.v(37) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "q_out\[6\] rx_chain.v(37) " "Warning (10034): Output port \"q_out\[6\]\" at rx_chain.v(37) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "q_out\[5\] rx_chain.v(37) " "Warning (10034): Output port \"q_out\[5\]\" at rx_chain.v(37) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "q_out\[4\] rx_chain.v(37) " "Warning (10034): Output port \"q_out\[4\]\" at rx_chain.v(37) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "q_out\[3\] rx_chain.v(37) " "Warning (10034): Output port \"q_out\[3\]\" at rx_chain.v(37) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "q_out\[2\] rx_chain.v(37) " "Warning (10034): Output port \"q_out\[2\]\" at rx_chain.v(37) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "q_out\[1\] rx_chain.v(37) " "Warning (10034): Output port \"q_out\[1\]\" at rx_chain.v(37) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "q_out\[0\] rx_chain.v(37) " "Warning (10034): Output port \"q_out\[0\]\" at rx_chain.v(37) has no driver" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_acc phase_acc:rx_phase_acc " "Info: Elaborating entity \"phase_acc\" for hierarchy \"phase_acc:rx_phase_acc\"" {  } { { "rx_chain.v" "rx_phase_acc" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 49 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setting_reg phase_acc:rx_phase_acc\|setting_reg:sr_rxfreq0 " "Info: Elaborating entity \"setting_reg\" for hierarchy \"phase_acc:rx_phase_acc\|setting_reg:sr_rxfreq0\"" {  } { { "phase_acc.v" "sr_rxfreq0" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/phase_acc.v" 40 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic cordic:rx_cordic " "Info: Elaborating entity \"cordic\" for hierarchy \"cordic:rx_cordic\"" {  } { { "rx_chain.v" "rx_cordic" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 54 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage0 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage0\"" {  } { { "cordic.v" "cordic_stage0" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 89 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage1 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage1\"" {  } { { "cordic.v" "cordic_stage1" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 90 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage2 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage2\"" {  } { { "cordic.v" "cordic_stage2" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 91 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage3 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage3\"" {  } { { "cordic.v" "cordic_stage3" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 92 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage4 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage4\"" {  } { { "cordic.v" "cordic_stage4" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 93 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage5 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage5\"" {  } { { "cordic.v" "cordic_stage5" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 94 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage6 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage6\"" {  } { { "cordic.v" "cordic_stage6" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 95 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage7 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage7\"" {  } { { "cordic.v" "cordic_stage7" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 96 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage8 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage8\"" {  } { { "cordic.v" "cordic_stage8" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 97 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage9 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage9\"" {  } { { "cordic.v" "cordic_stage9" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 98 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage10 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage10\"" {  } { { "cordic.v" "cordic_stage10" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 99 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage11 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage11\"" {  } { { "cordic.v" "cordic_stage11" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 100 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_decim cic_decim:cic_decim_i_0 " "Info: Elaborating entity \"cic_decim\" for hierarchy \"cic_decim:cic_decim_i_0\"" {  } { { "rx_chain.v" "cic_decim_i_0" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 59 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend cic_decim:cic_decim_i_0\|sign_extend:ext_input " "Info: Elaborating entity \"sign_extend\" for hierarchy \"cic_decim:cic_decim_i_0\|sign_extend:ext_input\"" {  } { { "cic_decim.v" "ext_input" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cic_decim.v" 48 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#6 cordic_stage11 16 15 " "Warning: Port \"#6\" on the entity instantiation of \"cordic_stage11\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage11" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 100 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#6 cordic_stage10 16 15 " "Warning: Port \"#6\" on the entity instantiation of \"cordic_stage10\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage10" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 99 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#6 cordic_stage9 16 15 " "Warning: Port \"#6\" on the entity instantiation of \"cordic_stage9\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage9" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 98 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#6 cordic_stage8 16 15 " "Warning: Port \"#6\" on the entity instantiation of \"cordic_stage8\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage8" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 97 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#6 cordic_stage7 16 15 " "Warning: Port \"#6\" on the entity instantiation of \"cordic_stage7\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage7" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 96 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#6 cordic_stage6 16 15 " "Warning: Port \"#6\" on the entity instantiation of \"cordic_stage6\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage6" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 95 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#6 cordic_stage5 16 15 " "Warning: Port \"#6\" on the entity instantiation of \"cordic_stage5\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage5" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 94 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#6 cordic_stage4 16 15 " "Warning: Port \"#6\" on the entity instantiation of \"cordic_stage4\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage4" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 93 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#6 cordic_stage3 16 15 " "Warning: Port \"#6\" on the entity instantiation of \"cordic_stage3\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage3" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 92 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#6 cordic_stage2 16 15 " "Warning: Port \"#6\" on the entity instantiation of \"cordic_stage2\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage2" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 91 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#6 cordic_stage1 16 15 " "Warning: Port \"#6\" on the entity instantiation of \"cordic_stage1\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage1" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 90 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#6 cordic_stage0 16 15 " "Warning: Port \"#6\" on the entity instantiation of \"cordic_stage0\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage0" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/cordic.v" 89 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "hb_strobe GND " "Warning: Pin \"hb_strobe\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 31 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "i_out\[0\] GND " "Warning: Pin \"i_out\[0\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "i_out\[1\] GND " "Warning: Pin \"i_out\[1\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "i_out\[2\] GND " "Warning: Pin \"i_out\[2\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "i_out\[3\] GND " "Warning: Pin \"i_out\[3\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "i_out\[4\] GND " "Warning: Pin \"i_out\[4\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "i_out\[5\] GND " "Warning: Pin \"i_out\[5\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "i_out\[6\] GND " "Warning: Pin \"i_out\[6\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "i_out\[7\] GND " "Warning: Pin \"i_out\[7\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "i_out\[8\] GND " "Warning: Pin \"i_out\[8\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "i_out\[9\] GND " "Warning: Pin \"i_out\[9\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "i_out\[10\] GND " "Warning: Pin \"i_out\[10\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "i_out\[11\] GND " "Warning: Pin \"i_out\[11\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "i_out\[12\] GND " "Warning: Pin \"i_out\[12\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "i_out\[13\] GND " "Warning: Pin \"i_out\[13\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "i_out\[14\] GND " "Warning: Pin \"i_out\[14\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "i_out\[15\] GND " "Warning: Pin \"i_out\[15\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "q_out\[0\] GND " "Warning: Pin \"q_out\[0\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "q_out\[1\] GND " "Warning: Pin \"q_out\[1\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "q_out\[2\] GND " "Warning: Pin \"q_out\[2\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "q_out\[3\] GND " "Warning: Pin \"q_out\[3\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "q_out\[4\] GND " "Warning: Pin \"q_out\[4\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "q_out\[5\] GND " "Warning: Pin \"q_out\[5\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "q_out\[6\] GND " "Warning: Pin \"q_out\[6\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "q_out\[7\] GND " "Warning: Pin \"q_out\[7\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "q_out\[8\] GND " "Warning: Pin \"q_out\[8\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "q_out\[9\] GND " "Warning: Pin \"q_out\[9\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "q_out\[10\] GND " "Warning: Pin \"q_out\[10\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "q_out\[11\] GND " "Warning: Pin \"q_out\[11\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "q_out\[12\] GND " "Warning: Pin \"q_out\[12\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "q_out\[13\] GND " "Warning: Pin \"q_out\[13\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "q_out\[14\] GND " "Warning: Pin \"q_out\[14\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "q_out\[15\] GND " "Warning: Pin \"q_out\[15\]\" stuck at GND" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 37 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "85 " "Warning: Design contains 85 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "clock " "Warning: No output dependent on input pin \"clock\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 25 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "reset " "Warning: No output dependent on input pin \"reset\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 26 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "enable " "Warning: No output dependent on input pin \"enable\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 27 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "decim_rate\[0\] " "Warning: No output dependent on input pin \"decim_rate\[0\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 28 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "decim_rate\[1\] " "Warning: No output dependent on input pin \"decim_rate\[1\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 28 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "decim_rate\[2\] " "Warning: No output dependent on input pin \"decim_rate\[2\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 28 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "decim_rate\[3\] " "Warning: No output dependent on input pin \"decim_rate\[3\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 28 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "decim_rate\[4\] " "Warning: No output dependent on input pin \"decim_rate\[4\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 28 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "decim_rate\[5\] " "Warning: No output dependent on input pin \"decim_rate\[5\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 28 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "decim_rate\[6\] " "Warning: No output dependent on input pin \"decim_rate\[6\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 28 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "decim_rate\[7\] " "Warning: No output dependent on input pin \"decim_rate\[7\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 28 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "sample_strobe " "Warning: No output dependent on input pin \"sample_strobe\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 29 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "decimator_strobe " "Warning: No output dependent on input pin \"decimator_strobe\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 30 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_addr\[0\] " "Warning: No output dependent on input pin \"serial_addr\[0\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_addr\[1\] " "Warning: No output dependent on input pin \"serial_addr\[1\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_addr\[2\] " "Warning: No output dependent on input pin \"serial_addr\[2\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_addr\[3\] " "Warning: No output dependent on input pin \"serial_addr\[3\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_addr\[4\] " "Warning: No output dependent on input pin \"serial_addr\[4\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_addr\[5\] " "Warning: No output dependent on input pin \"serial_addr\[5\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_addr\[6\] " "Warning: No output dependent on input pin \"serial_addr\[6\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[0\] " "Warning: No output dependent on input pin \"serial_data\[0\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[1\] " "Warning: No output dependent on input pin \"serial_data\[1\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[2\] " "Warning: No output dependent on input pin \"serial_data\[2\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[3\] " "Warning: No output dependent on input pin \"serial_data\[3\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[4\] " "Warning: No output dependent on input pin \"serial_data\[4\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[5\] " "Warning: No output dependent on input pin \"serial_data\[5\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[6\] " "Warning: No output dependent on input pin \"serial_data\[6\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[7\] " "Warning: No output dependent on input pin \"serial_data\[7\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[8\] " "Warning: No output dependent on input pin \"serial_data\[8\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[9\] " "Warning: No output dependent on input pin \"serial_data\[9\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[10\] " "Warning: No output dependent on input pin \"serial_data\[10\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[11\] " "Warning: No output dependent on input pin \"serial_data\[11\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[12\] " "Warning: No output dependent on input pin \"serial_data\[12\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[13\] " "Warning: No output dependent on input pin \"serial_data\[13\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[14\] " "Warning: No output dependent on input pin \"serial_data\[14\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[15\] " "Warning: No output dependent on input pin \"serial_data\[15\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[16\] " "Warning: No output dependent on input pin \"serial_data\[16\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[17\] " "Warning: No output dependent on input pin \"serial_data\[17\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[18\] " "Warning: No output dependent on input pin \"serial_data\[18\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[19\] " "Warning: No output dependent on input pin \"serial_data\[19\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[20\] " "Warning: No output dependent on input pin \"serial_data\[20\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[21\] " "Warning: No output dependent on input pin \"serial_data\[21\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[22\] " "Warning: No output dependent on input pin \"serial_data\[22\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[23\] " "Warning: No output dependent on input pin \"serial_data\[23\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[24\] " "Warning: No output dependent on input pin \"serial_data\[24\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[25\] " "Warning: No output dependent on input pin \"serial_data\[25\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[26\] " "Warning: No output dependent on input pin \"serial_data\[26\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[27\] " "Warning: No output dependent on input pin \"serial_data\[27\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[28\] " "Warning: No output dependent on input pin \"serial_data\[28\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[29\] " "Warning: No output dependent on input pin \"serial_data\[29\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[30\] " "Warning: No output dependent on input pin \"serial_data\[30\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_data\[31\] " "Warning: No output dependent on input pin \"serial_data\[31\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "serial_strobe " "Warning: No output dependent on input pin \"serial_strobe\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "i_in\[0\] " "Warning: No output dependent on input pin \"i_in\[0\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 33 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "i_in\[1\] " "Warning: No output dependent on input pin \"i_in\[1\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 33 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "i_in\[2\] " "Warning: No output dependent on input pin \"i_in\[2\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 33 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "i_in\[3\] " "Warning: No output dependent on input pin \"i_in\[3\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 33 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "i_in\[4\] " "Warning: No output dependent on input pin \"i_in\[4\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 33 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "i_in\[5\] " "Warning: No output dependent on input pin \"i_in\[5\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 33 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "i_in\[6\] " "Warning: No output dependent on input pin \"i_in\[6\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 33 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "i_in\[7\] " "Warning: No output dependent on input pin \"i_in\[7\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 33 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "i_in\[8\] " "Warning: No output dependent on input pin \"i_in\[8\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 33 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "i_in\[9\] " "Warning: No output dependent on input pin \"i_in\[9\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 33 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "i_in\[10\] " "Warning: No output dependent on input pin \"i_in\[10\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 33 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "i_in\[11\] " "Warning: No output dependent on input pin \"i_in\[11\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 33 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "i_in\[12\] " "Warning: No output dependent on input pin \"i_in\[12\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 33 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "i_in\[13\] " "Warning: No output dependent on input pin \"i_in\[13\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 33 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "i_in\[14\] " "Warning: No output dependent on input pin \"i_in\[14\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 33 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "i_in\[15\] " "Warning: No output dependent on input pin \"i_in\[15\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 33 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "q_in\[0\] " "Warning: No output dependent on input pin \"q_in\[0\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 34 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "q_in\[1\] " "Warning: No output dependent on input pin \"q_in\[1\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 34 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "q_in\[2\] " "Warning: No output dependent on input pin \"q_in\[2\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 34 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "q_in\[3\] " "Warning: No output dependent on input pin \"q_in\[3\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 34 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "q_in\[4\] " "Warning: No output dependent on input pin \"q_in\[4\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 34 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "q_in\[5\] " "Warning: No output dependent on input pin \"q_in\[5\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 34 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "q_in\[6\] " "Warning: No output dependent on input pin \"q_in\[6\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 34 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "q_in\[7\] " "Warning: No output dependent on input pin \"q_in\[7\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 34 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "q_in\[8\] " "Warning: No output dependent on input pin \"q_in\[8\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 34 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "q_in\[9\] " "Warning: No output dependent on input pin \"q_in\[9\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 34 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "q_in\[10\] " "Warning: No output dependent on input pin \"q_in\[10\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 34 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "q_in\[11\] " "Warning: No output dependent on input pin \"q_in\[11\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 34 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "q_in\[12\] " "Warning: No output dependent on input pin \"q_in\[12\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 34 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "q_in\[13\] " "Warning: No output dependent on input pin \"q_in\[13\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 34 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "q_in\[14\] " "Warning: No output dependent on input pin \"q_in\[14\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 34 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "q_in\[15\] " "Warning: No output dependent on input pin \"q_in\[15\]\"" {  } { { "rx_chain.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_CHAIN/rx_chain.v" 34 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "118 " "Info: Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "85 " "Info: Implemented 85 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 165 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 16:17:25 2006 " "Info: Processing ended: Thu Aug 24 16:17:25 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
