
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.342671    0.021848    5.074963 ^ _468_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.071226    0.637989    1.141527    6.216490 ^ _468_/X (sky130_fd_sc_hd__o211a_2)
                                                         _074_ (net)
                      0.639369    0.022067    6.238557 ^ _470_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.048937    0.432580    0.793518    7.032074 ^ _470_/X (sky130_fd_sc_hd__o311a_2)
                                                         _076_ (net)
                      0.432633    0.004853    7.036928 ^ _473_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.052639    0.480039    0.822707    7.859635 ^ _473_/X (sky130_fd_sc_hd__o211a_2)
                                                         _079_ (net)
                      0.480380    0.011657    7.871292 ^ _474_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.024181    0.340166    0.508535    8.379827 ^ _474_/X (sky130_fd_sc_hd__a211o_1)
                                                         _080_ (net)
                      0.340325    0.003661    8.383489 ^ _475_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.049512    0.461085    0.757266    9.140755 ^ _475_/X (sky130_fd_sc_hd__o211a_2)
                                                         net82 (net)
                      0.461589    0.013678    9.154433 ^ output82/A (sky130_fd_sc_hd__buf_1)
     1    0.000912    0.047711    0.252380    9.406814 ^ output82/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[5] (net)
                      0.047711    0.000021    9.406835 ^ wbs_dat_o[5] (out)
                                              9.406835   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -9.406835   data arrival time
---------------------------------------------------------------------------------------------
                                              9.343166   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.343296    0.025797    5.078913 ^ _488_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.068927    0.618461    1.129302    6.208215 ^ _488_/X (sky130_fd_sc_hd__o211a_2)
                                                         _092_ (net)
                      0.619718    0.020497    6.228712 ^ _490_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.048741    0.429796    0.785400    7.014112 ^ _490_/X (sky130_fd_sc_hd__o311a_2)
                                                         _094_ (net)
                      0.430027    0.009146    7.023258 ^ _493_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.056577    0.508012    0.845366    7.868624 ^ _493_/X (sky130_fd_sc_hd__o211a_2)
                                                         _097_ (net)
                      0.508456    0.013141    7.881766 ^ _494_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.015552    0.227831    0.438702    8.320468 ^ _494_/X (sky130_fd_sc_hd__a211o_1)
                                                         _098_ (net)
                      0.227841    0.001762    8.322230 ^ _495_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.057429    0.521605    0.758186    9.080417 ^ _495_/X (sky130_fd_sc_hd__o211a_2)
                                                         net84 (net)
                      0.522358    0.017652    9.098068 ^ output84/A (sky130_fd_sc_hd__buf_1)
     1    0.000533    0.043311    0.262588    9.360657 ^ output84/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[7] (net)
                      0.043311    0.000015    9.360672 ^ wbs_dat_o[7] (out)
                                              9.360672   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -9.360672   data arrival time
---------------------------------------------------------------------------------------------
                                              9.389330   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.342730    0.023221    5.076336 ^ _451_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.058677    0.531646    1.070034    6.146370 ^ _451_/X (sky130_fd_sc_hd__o211a_2)
                                                         _059_ (net)
                      0.532302    0.016672    6.163043 ^ _452_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.037931    0.519739    0.651098    6.814140 ^ _452_/X (sky130_fd_sc_hd__a211o_1)
                                                         _060_ (net)
                      0.519859    0.006610    6.820751 ^ _454_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.035228    0.547626    0.794527    7.615277 ^ _454_/X (sky130_fd_sc_hd__a221o_1)
                                                         _062_ (net)
                      0.547853    0.005569    7.620846 ^ _456_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.051220    0.432275    0.766160    8.387006 ^ _456_/X (sky130_fd_sc_hd__a221o_2)
                                                         _064_ (net)
                      0.432887    0.011831    8.398836 ^ _457_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.029673    0.406687    0.673006    9.071842 ^ _457_/X (sky130_fd_sc_hd__o211a_1)
                                                         net80 (net)
                      0.406760    0.005352    9.077194 ^ output80/A (sky130_fd_sc_hd__buf_1)
     1    0.000965    0.047489    0.238314    9.315509 ^ output80/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[3] (net)
                      0.047489    0.000027    9.315536 ^ wbs_dat_o[3] (out)
                                              9.315536   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -9.315536   data arrival time
---------------------------------------------------------------------------------------------
                                              9.434466   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.342724    0.023074    5.076190 ^ _443_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.078608    0.699461    1.194319    6.270509 ^ _443_/X (sky130_fd_sc_hd__o211a_2)
                                                         _052_ (net)
                      0.699569    0.008664    6.279173 ^ _444_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.036071    0.495335    0.680226    6.959399 ^ _444_/X (sky130_fd_sc_hd__a211o_1)
                                                         _053_ (net)
                      0.495447    0.006242    6.965641 ^ _446_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.026561    0.421335    0.693481    7.659122 ^ _446_/X (sky130_fd_sc_hd__a221o_1)
                                                         _055_ (net)
                      0.421376    0.004326    7.663449 ^ _448_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.056128    0.470401    0.738729    8.402178 ^ _448_/X (sky130_fd_sc_hd__a221o_2)
                                                         _057_ (net)
                      0.471089    0.014960    8.417137 ^ _449_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.027196    0.375674    0.666587    9.083724 ^ _449_/X (sky130_fd_sc_hd__o211a_1)
                                                         net77 (net)
                      0.375692    0.002946    9.086670 ^ output77/A (sky130_fd_sc_hd__buf_1)
     1    0.000883    0.045696    0.228558    9.315228 ^ output77/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[2] (net)
                      0.045696    0.000020    9.315248 ^ wbs_dat_o[2] (out)
                                              9.315248   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -9.315248   data arrival time
---------------------------------------------------------------------------------------------
                                              9.434752   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.343498    0.029208    5.082324 ^ _521_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.039773    0.380713    0.956779    6.039103 ^ _521_/X (sky130_fd_sc_hd__o211a_2)
                                                         _121_ (net)
                      0.380975    0.009137    6.048239 ^ _522_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.042635    0.579305    0.644361    6.692601 ^ _522_/X (sky130_fd_sc_hd__a211o_1)
                                                         _122_ (net)
                      0.579704    0.009389    6.701990 ^ _524_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.057096    0.477588    0.811872    7.513862 ^ _524_/X (sky130_fd_sc_hd__a221o_2)
                                                         _124_ (net)
                      0.478346    0.014168    7.528030 ^ _526_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.018520    0.303981    0.602641    8.130671 ^ _526_/X (sky130_fd_sc_hd__a221o_1)
                                                         _126_ (net)
                      0.303993    0.002288    8.132958 ^ _527_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.067785    0.606066    0.853590    8.986548 ^ _527_/X (sky130_fd_sc_hd__o211a_2)
                                                         net57 (net)
                      0.607179    0.018159    9.004707 ^ output57/A (sky130_fd_sc_hd__buf_1)
     1    0.000519    0.044758    0.285242    9.289949 ^ output57/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[11] (net)
                      0.044758    0.000012    9.289961 ^ wbs_dat_o[11] (out)
                                              9.289961   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -9.289961   data arrival time
---------------------------------------------------------------------------------------------
                                              9.460040   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.342432    0.014852    5.067967 ^ _565_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.047964    0.447315    1.008039    6.076006 ^ _565_/X (sky130_fd_sc_hd__o211a_2)
                                                         _160_ (net)
                      0.447687    0.011806    6.087812 ^ _566_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.039584    0.541320    0.638848    6.726660 ^ _566_/X (sky130_fd_sc_hd__a211o_1)
                                                         _161_ (net)
                      0.541467    0.007471    6.734131 ^ _568_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.031036    0.486751    0.758661    7.492792 ^ _568_/X (sky130_fd_sc_hd__a221o_1)
                                                         _163_ (net)
                      0.486976    0.005443    7.498234 ^ _570_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.019546    0.318898    0.617038    8.115273 ^ _570_/X (sky130_fd_sc_hd__a221o_1)
                                                         _165_ (net)
                      0.318907    0.002101    8.117373 ^ _571_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.064156    0.575613    0.837764    8.955137 ^ _571_/X (sky130_fd_sc_hd__o211a_2)
                                                         net62 (net)
                      0.576161    0.015948    8.971086 ^ output62/A (sky130_fd_sc_hd__buf_1)
     1    0.001046    0.051739    0.285796    9.256882 ^ output62/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[16] (net)
                      0.051739    0.000030    9.256912 ^ wbs_dat_o[16] (out)
                                              9.256912   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -9.256912   data arrival time
---------------------------------------------------------------------------------------------
                                              9.493090   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.046542    0.055548    3.581976 v _554_/C (sky130_fd_sc_hd__or3_1)
     1    0.014818    0.256437    1.265167    4.847144 v _554_/X (sky130_fd_sc_hd__or3_1)
                                                         _150_ (net)
                      0.256437    0.001199    4.848343 v _557_/A2 (sky130_fd_sc_hd__a311o_2)
     1    0.041073    0.261993    0.961534    5.809877 v _557_/X (sky130_fd_sc_hd__a311o_2)
                                                         _153_ (net)
                      0.262419    0.009321    5.819199 v _559_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.032621    0.311894    0.623187    6.442386 v _559_/X (sky130_fd_sc_hd__a22o_1)
                                                         _155_ (net)
                      0.312038    0.006181    6.448567 v _560_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.038339    0.244145    0.834484    7.283051 v _560_/X (sky130_fd_sc_hd__mux2_2)
                                                         _156_ (net)
                      0.244403    0.007123    7.290174 v _561_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.017133    0.233604    0.879973    8.170147 v _561_/X (sky130_fd_sc_hd__mux2_1)
                                                         _157_ (net)
                      0.233615    0.001905    8.172051 v _563_/A2 (sky130_fd_sc_hd__o211a_2)
     2    0.073699    0.346175    0.784874    8.956925 v _563_/X (sky130_fd_sc_hd__o211a_2)
                                                         net61 (net)
                      0.349523    0.027415    8.984340 v output61/A (sky130_fd_sc_hd__buf_1)
     1    0.000474    0.031726    0.250444    9.234784 v output61/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[15] (net)
                      0.031726    0.000011    9.234795 v wbs_dat_o[15] (out)
                                              9.234795   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -9.234795   data arrival time
---------------------------------------------------------------------------------------------
                                              9.515206   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.342563    0.019050    5.072165 ^ _634_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.045327    0.427388    0.992321    6.064487 ^ _634_/X (sky130_fd_sc_hd__o211a_2)
                                                         _221_ (net)
                      0.427595    0.008783    6.073269 ^ _636_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.106230    0.500250    0.761784    6.835053 ^ _636_/X (sky130_fd_sc_hd__o311a_4)
                                                         _223_ (net)
                      0.507780    0.049123    6.884177 ^ _639_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.068898    0.615370    0.936225    7.820402 ^ _639_/X (sky130_fd_sc_hd__o211a_2)
                                                         _226_ (net)
                      0.616847    0.022343    7.842745 ^ _640_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.009302    0.150358    0.414266    8.257011 ^ _640_/X (sky130_fd_sc_hd__a211o_1)
                                                         _227_ (net)
                      0.150359    0.000784    8.257795 ^ _641_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.098545    0.485273    0.634682    8.892477 ^ _641_/X (sky130_fd_sc_hd__o211a_4)
                                                         net71 (net)
                      0.492642    0.047979    8.940455 ^ output71/A (sky130_fd_sc_hd__buf_1)
     1    0.001011    0.049723    0.262449    9.202905 ^ output71/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[24] (net)
                      0.049723    0.000024    9.202929 ^ wbs_dat_o[24] (out)
                                              9.202929   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -9.202929   data arrival time
---------------------------------------------------------------------------------------------
                                              9.547072   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.343404    0.027669    5.080785 ^ _513_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.059609    0.539527    1.076040    6.156825 ^ _513_/X (sky130_fd_sc_hd__o211a_2)
                                                         _114_ (net)
                      0.540136    0.016223    6.173048 ^ _514_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.044509    0.343445    0.563466    6.736514 ^ _514_/X (sky130_fd_sc_hd__a211o_2)
                                                         _115_ (net)
                      0.344043    0.010384    6.746898 ^ _516_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.048317    0.409880    0.664332    7.411230 ^ _516_/X (sky130_fd_sc_hd__a221o_2)
                                                         _117_ (net)
                      0.410602    0.012674    7.423904 ^ _518_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.020164    0.327959    0.592995    8.016898 ^ _518_/X (sky130_fd_sc_hd__a221o_1)
                                                         _119_ (net)
                      0.327972    0.002502    8.019401 ^ _519_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.065356    0.588707    0.843188    8.862588 ^ _519_/X (sky130_fd_sc_hd__o211a_2)
                                                         net56 (net)
                      0.590166    0.021807    8.884396 ^ output56/A (sky130_fd_sc_hd__buf_1)
     1    0.000516    0.044389    0.280608    9.165003 ^ output56/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[10] (net)
                      0.044389    0.000013    9.165016 ^ wbs_dat_o[10] (out)
                                              9.165016   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -9.165016   data arrival time
---------------------------------------------------------------------------------------------
                                              9.584985   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.343347    0.026705    5.079820 ^ _478_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.053255    0.490910    1.038379    6.118199 ^ _478_/X (sky130_fd_sc_hd__o211a_2)
                                                         _083_ (net)
                      0.491423    0.014203    6.132402 ^ _480_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.051691    0.454282    0.766136    6.898539 ^ _480_/X (sky130_fd_sc_hd__o311a_2)
                                                         _085_ (net)
                      0.454333    0.004876    6.903414 ^ _483_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.047131    0.434781    0.795470    7.698884 ^ _483_/X (sky130_fd_sc_hd__o211a_2)
                                                         _088_ (net)
                      0.435056    0.010019    7.708903 ^ _484_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.018715    0.268864    0.443866    8.152769 ^ _484_/X (sky130_fd_sc_hd__a211o_1)
                                                         _089_ (net)
                      0.268877    0.002136    8.154905 ^ _485_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.048968    0.456601    0.725264    8.880170 ^ _485_/X (sky130_fd_sc_hd__o211a_2)
                                                         net83 (net)
                      0.457056    0.012972    8.893142 ^ output83/A (sky130_fd_sc_hd__buf_1)
     1    0.000458    0.040899    0.243722    9.136864 ^ output83/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[6] (net)
                      0.040899    0.000010    9.136874 ^ wbs_dat_o[6] (out)
                                              9.136874   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -9.136874   data arrival time
---------------------------------------------------------------------------------------------
                                              9.613128   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.343464    0.028657    5.081772 ^ _505_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.040834    0.389226    0.964394    6.046166 ^ _505_/X (sky130_fd_sc_hd__o211a_2)
                                                         _107_ (net)
                      0.389467    0.008924    6.055090 ^ _506_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.034806    0.478914    0.576093    6.631183 ^ _506_/X (sky130_fd_sc_hd__a211o_1)
                                                         _108_ (net)
                      0.479025    0.006097    6.637280 ^ _508_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.056456    0.475663    0.764529    7.401810 ^ _508_/X (sky130_fd_sc_hd__a221o_2)
                                                         _110_ (net)
                      0.476366    0.015183    7.416993 ^ _510_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.025086    0.231703    0.590557    8.007550 ^ _510_/X (sky130_fd_sc_hd__a221o_2)
                                                         _112_ (net)
                      0.231765    0.003657    8.011207 ^ _511_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.063982    0.577059    0.796535    8.807742 ^ _511_/X (sky130_fd_sc_hd__o211a_2)
                                                         net86 (net)
                      0.578484    0.021260    8.829002 ^ output86/A (sky130_fd_sc_hd__buf_1)
     1    0.000493    0.043814    0.277053    9.106055 ^ output86/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[9] (net)
                      0.043814    0.000013    9.106069 ^ wbs_dat_o[9] (out)
                                              9.106069   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -9.106069   data arrival time
---------------------------------------------------------------------------------------------
                                              9.643932   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.343392    0.027474    5.080589 ^ _497_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.059164    0.535759    1.073452    6.154042 ^ _497_/X (sky130_fd_sc_hd__o211a_2)
                                                         _100_ (net)
                      0.536378    0.016280    6.170322 ^ _498_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.049649    0.377856    0.589298    6.759619 ^ _498_/X (sky130_fd_sc_hd__a211o_2)
                                                         _101_ (net)
                      0.378225    0.010249    6.769868 ^ _500_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.055211    0.462973    0.718120    7.487988 ^ _500_/X (sky130_fd_sc_hd__a221o_2)
                                                         _103_ (net)
                      0.463584    0.012227    7.500215 ^ _502_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.015125    0.254584    0.560918    8.061132 ^ _502_/X (sky130_fd_sc_hd__a221o_1)
                                                         _105_ (net)
                      0.254594    0.001903    8.063036 ^ _503_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.053256    0.492365    0.744388    8.807424 ^ _503_/X (sky130_fd_sc_hd__o211a_2)
                                                         net85 (net)
                      0.493021    0.016034    8.823458 ^ output85/A (sky130_fd_sc_hd__buf_1)
     1    0.001298    0.053971    0.267297    9.090755 ^ output85/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[8] (net)
                      0.053971    0.000041    9.090796 ^ wbs_dat_o[8] (out)
                                              9.090796   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -9.090796   data arrival time
---------------------------------------------------------------------------------------------
                                              9.659205   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.342631    0.020863    5.073979 ^ _459_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.068930    0.618528    1.128316    6.202295 ^ _459_/X (sky130_fd_sc_hd__o211a_2)
                                                         _066_ (net)
                      0.619832    0.021022    6.223317 ^ _460_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.046848    0.360042    0.604699    6.828016 ^ _460_/X (sky130_fd_sc_hd__a211o_2)
                                                         _067_ (net)
                      0.360714    0.011393    6.839409 ^ _462_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.046038    0.392246    0.659899    7.499308 ^ _462_/X (sky130_fd_sc_hd__a221o_2)
                                                         _069_ (net)
                      0.392702    0.009324    7.508632 ^ _464_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.024417    0.390178    0.630262    8.138894 ^ _464_/X (sky130_fd_sc_hd__a221o_1)
                                                         _071_ (net)
                      0.390349    0.003864    8.142757 ^ _465_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.032201    0.438088    0.679647    8.822405 ^ _465_/X (sky130_fd_sc_hd__o211a_1)
                                                         net81 (net)
                      0.438188    0.006454    8.828859 ^ output81/A (sky130_fd_sc_hd__buf_1)
     1    0.000941    0.047704    0.246478    9.075338 ^ output81/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[4] (net)
                      0.047704    0.000025    9.075363 ^ wbs_dat_o[4] (out)
                                              9.075363   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -9.075363   data arrival time
---------------------------------------------------------------------------------------------
                                              9.674638   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.343428    0.028064    5.081180 ^ _529_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.061033    0.548919    1.087566    6.168746 ^ _529_/X (sky130_fd_sc_hd__o211a_2)
                                                         _128_ (net)
                      0.549382    0.014420    6.183166 ^ _530_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.046569    0.356161    0.577208    6.760374 ^ _530_/X (sky130_fd_sc_hd__a211o_2)
                                                         _129_ (net)
                      0.356840    0.011415    6.771789 ^ _532_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.050076    0.423457    0.679415    7.451204 ^ _532_/X (sky130_fd_sc_hd__a221o_2)
                                                         _131_ (net)
                      0.424116    0.012285    7.463490 ^ _534_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.011034    0.199141    0.500146    7.963635 ^ _534_/X (sky130_fd_sc_hd__a221o_1)
                                                         _133_ (net)
                      0.199144    0.001066    7.964701 ^ _535_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.065096    0.586442    0.788393    8.753095 ^ _535_/X (sky130_fd_sc_hd__o211a_2)
                                                         net58 (net)
                      0.588275    0.024647    8.777741 ^ output58/A (sky130_fd_sc_hd__buf_1)
     1    0.001103    0.052780    0.290068    9.067810 ^ output58/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[12] (net)
                      0.052780    0.000033    9.067842 ^ wbs_dat_o[12] (out)
                                              9.067842   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -9.067842   data arrival time
---------------------------------------------------------------------------------------------
                                              9.682158   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.342431    0.014825    5.067940 ^ _599_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.072095    0.644154    1.156843    6.224782 ^ _599_/X (sky130_fd_sc_hd__o211a_2)
                                                         _190_ (net)
                      0.644213    0.006465    6.231248 ^ _600_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.037377    0.512454    0.680609    6.911858 ^ _600_/X (sky130_fd_sc_hd__a211o_1)
                                                         _191_ (net)
                      0.512585    0.006851    6.918709 ^ _602_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.032653    0.510390    0.764464    7.683174 ^ _602_/X (sky130_fd_sc_hd__a221o_1)
                                                         _193_ (net)
                      0.510594    0.004901    7.688075 ^ _604_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.006449    0.135435    0.481418    8.169493 ^ _604_/X (sky130_fd_sc_hd__a221o_1)
                                                         _195_ (net)
                      0.135435    0.000454    8.169947 ^ _605_/C1 (sky130_fd_sc_hd__o211a_4)
     1    0.091731    0.447657    0.633627    8.803574 ^ _605_/X (sky130_fd_sc_hd__o211a_4)
                                                         net67 (net)
                      0.447959    0.010600    8.814173 ^ output67/A (sky130_fd_sc_hd__buf_1)
     1    0.001084    0.050003    0.251467    9.065640 ^ output67/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[20] (net)
                      0.050003    0.000030    9.065670 ^ wbs_dat_o[20] (out)
                                              9.065670   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -9.065670   data arrival time
---------------------------------------------------------------------------------------------
                                              9.684331   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.343509    0.029383    5.082499 ^ _537_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.043329    0.409682    0.978656    6.061154 ^ _537_/X (sky130_fd_sc_hd__o211a_2)
                                                         _135_ (net)
                      0.409958    0.009722    6.070876 ^ _538_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.043951    0.594401    0.664426    6.735302 ^ _538_/X (sky130_fd_sc_hd__a211o_1)
                                                         _136_ (net)
                      0.594680    0.010740    6.746042 ^ _540_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.062085    0.512025    0.846552    7.592594 ^ _540_/X (sky130_fd_sc_hd__a221o_2)
                                                         _138_ (net)
                      0.512681    0.015150    7.607743 ^ _542_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.009585    0.178746    0.518562    8.126306 ^ _542_/X (sky130_fd_sc_hd__a221o_1)
                                                         _140_ (net)
                      0.178747    0.000812    8.127117 ^ _543_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.083059    0.422248    0.611277    8.738394 ^ _543_/X (sky130_fd_sc_hd__o211a_4)
                                                         net59 (net)
                      0.425196    0.027415    8.765809 ^ output59/A (sky130_fd_sc_hd__buf_1)
     1    0.000520    0.041221    0.236148    9.001957 ^ output59/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[13] (net)
                      0.041221    0.000014    9.001971 ^ wbs_dat_o[13] (out)
                                              9.001971   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -9.001971   data arrival time
---------------------------------------------------------------------------------------------
                                              9.748031   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.053920    0.089555    3.615983 v _424_/C (sky130_fd_sc_hd__or3_1)
     1    0.011936    0.239459    1.235548    4.851531 v _424_/X (sky130_fd_sc_hd__or3_1)
                                                         _035_ (net)
                      0.239462    0.001170    4.852701 v _427_/A2 (sky130_fd_sc_hd__a311o_2)
     1    0.055215    0.327175    1.011176    5.863877 v _427_/X (sky130_fd_sc_hd__a311o_2)
                                                         _038_ (net)
                      0.328113    0.015163    5.879040 v _429_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.035119    0.332665    0.665949    6.544989 v _429_/X (sky130_fd_sc_hd__a22o_1)
                                                         _040_ (net)
                      0.332835    0.006898    6.551887 v _430_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.038154    0.243128    0.843594    7.395481 v _430_/X (sky130_fd_sc_hd__mux2_2)
                                                         _041_ (net)
                      0.243341    0.006513    7.401994 v _431_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.022491    0.276662    0.920568    8.322561 v _431_/X (sky130_fd_sc_hd__mux2_1)
                                                         _042_ (net)
                      0.276702    0.003387    8.325948 v _433_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.003707    0.079930    0.471584    8.797532 v _433_/X (sky130_fd_sc_hd__o211a_1)
                                                         net55 (net)
                      0.079930    0.000272    8.797804 v output55/A (sky130_fd_sc_hd__buf_1)
     1    0.001116    0.033984    0.147764    8.945568 v output55/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[0] (net)
                      0.033984    0.000036    8.945604 v wbs_dat_o[0] (out)
                                              8.945604   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.945604   data arrival time
---------------------------------------------------------------------------------------------
                                              9.804397   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.342561    0.019006    5.072121 ^ _435_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.062671    0.565437    1.092949    6.165071 ^ _435_/X (sky130_fd_sc_hd__o211a_2)
                                                         _045_ (net)
                      0.566617    0.018852    6.183922 ^ _436_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.046981    0.359086    0.586085    6.770008 ^ _436_/X (sky130_fd_sc_hd__a211o_2)
                                                         _046_ (net)
                      0.359664    0.010528    6.780536 ^ _438_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.043425    0.372117    0.645266    7.425802 ^ _438_/X (sky130_fd_sc_hd__a221o_2)
                                                         _048_ (net)
                      0.372501    0.008126    7.433928 ^ _440_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.039738    0.343882    0.628895    8.062822 ^ _440_/X (sky130_fd_sc_hd__a221o_2)
                                                         _050_ (net)
                      0.344305    0.008483    8.071305 ^ _441_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.027460    0.379160    0.620423    8.691729 ^ _441_/X (sky130_fd_sc_hd__o211a_1)
                                                         net66 (net)
                      0.379203    0.004174    8.695902 ^ output66/A (sky130_fd_sc_hd__buf_1)
     1    0.000835    0.045038    0.228743    8.924645 ^ output66/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[1] (net)
                      0.045038    0.000019    8.924664 ^ wbs_dat_o[1] (out)
                                              8.924664   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.924664   data arrival time
---------------------------------------------------------------------------------------------
                                              9.825337   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.342347    0.011099    5.064214 ^ _581_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.043483    0.410764    0.980832    6.045046 ^ _581_/X (sky130_fd_sc_hd__o211a_2)
                                                         _174_ (net)
                      0.410981    0.008739    6.053785 ^ _582_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.044662    0.342672    0.517786    6.571571 ^ _582_/X (sky130_fd_sc_hd__a211o_2)
                                                         _175_ (net)
                      0.343199    0.009563    6.581134 ^ _584_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.035460    0.551206    0.726081    7.307216 ^ _584_/X (sky130_fd_sc_hd__a221o_1)
                                                         _177_ (net)
                      0.551471    0.006533    7.313748 ^ _586_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.021425    0.346332    0.662395    7.976143 ^ _586_/X (sky130_fd_sc_hd__a221o_1)
                                                         _179_ (net)
                      0.346344    0.002475    7.978619 ^ _587_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.083143    0.425732    0.666036    8.644655 ^ _587_/X (sky130_fd_sc_hd__o211a_4)
                                                         net64 (net)
                      0.430275    0.034843    8.679499 ^ output64/A (sky130_fd_sc_hd__buf_1)
     1    0.000462    0.040438    0.236574    8.916073 ^ output64/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[18] (net)
                      0.040438    0.000011    8.916083 ^ wbs_dat_o[18] (out)
                                              8.916083   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.916083   data arrival time
---------------------------------------------------------------------------------------------
                                              9.833918   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.342520    0.017803    5.070919 ^ _573_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.064634    0.582135    1.103434    6.174352 ^ _573_/X (sky130_fd_sc_hd__o211a_2)
                                                         _167_ (net)
                      0.583353    0.019637    6.193989 ^ _574_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.049651    0.379068    0.609509    6.803499 ^ _574_/X (sky130_fd_sc_hd__a211o_2)
                                                         _168_ (net)
                      0.379123    0.004586    6.808085 ^ _576_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.026333    0.417909    0.645077    7.453162 ^ _576_/X (sky130_fd_sc_hd__a221o_1)
                                                         _170_ (net)
                      0.417940    0.003833    7.456995 ^ _578_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.014254    0.241866    0.533825    7.990820 ^ _578_/X (sky130_fd_sc_hd__a221o_1)
                                                         _172_ (net)
                      0.241869    0.001307    7.992127 ^ _579_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.082610    0.423012    0.625550    8.617678 ^ _579_/X (sky130_fd_sc_hd__o211a_4)
                                                         net63 (net)
                      0.427268    0.033602    8.651279 ^ output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000560    0.041840    0.237345    8.888624 ^ output63/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[17] (net)
                      0.041840    0.000016    8.888640 ^ wbs_dat_o[17] (out)
                                              8.888640   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.888640   data arrival time
---------------------------------------------------------------------------------------------
                                              9.861361   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.342335    0.010433    5.063549 ^ _607_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.048281    0.449901    1.010366    6.073915 ^ _607_/X (sky130_fd_sc_hd__o211a_2)
                                                         _197_ (net)
                      0.450216    0.010854    6.084769 ^ _608_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.057591    0.437057    0.592583    6.677352 ^ _608_/X (sky130_fd_sc_hd__a211o_2)
                                                         _198_ (net)
                      0.438056    0.017015    6.694367 ^ _610_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.026611    0.421895    0.671738    7.366105 ^ _610_/X (sky130_fd_sc_hd__a221o_1)
                                                         _200_ (net)
                      0.421918    0.003481    7.369586 ^ _612_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.014378    0.243700    0.536615    7.906201 ^ _612_/X (sky130_fd_sc_hd__a221o_1)
                                                         _202_ (net)
                      0.243703    0.001363    7.907565 ^ _613_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.097725    0.481258    0.668154    8.575718 ^ _613_/X (sky130_fd_sc_hd__o211a_4)
                                                         net68 (net)
                      0.488445    0.047177    8.622895 ^ output68/A (sky130_fd_sc_hd__buf_1)
     1    0.000567    0.043131    0.253984    8.876880 ^ output68/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[21] (net)
                      0.043131    0.000016    8.876896 ^ wbs_dat_o[21] (out)
                                              8.876896   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.876896   data arrival time
---------------------------------------------------------------------------------------------
                                              9.873105   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.342329    0.010010    5.063125 ^ _590_/A2 (sky130_fd_sc_hd__o211a_4)
     1    0.086207    0.425442    0.919031    5.982156 ^ _590_/X (sky130_fd_sc_hd__o211a_4)
                                                         _182_ (net)
                      0.429264    0.032451    6.014607 ^ _592_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.068891    0.589171    0.836754    6.851361 ^ _592_/X (sky130_fd_sc_hd__o311a_2)
                                                         _184_ (net)
                      0.590722    0.022720    6.874081 ^ _595_/A1 (sky130_fd_sc_hd__o211a_1)
     1    0.021379    0.300540    0.675644    7.549726 ^ _595_/X (sky130_fd_sc_hd__o211a_1)
                                                         _187_ (net)
                      0.300565    0.002935    7.552661 ^ _596_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.013577    0.202763    0.352762    7.905423 ^ _596_/X (sky130_fd_sc_hd__a211o_1)
                                                         _188_ (net)
                      0.202765    0.001148    7.906571 ^ _597_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.089878    0.445758    0.630850    8.537421 ^ _597_/X (sky130_fd_sc_hd__o211a_4)
                                                         net65 (net)
                      0.451312    0.040011    8.577432 ^ output65/A (sky130_fd_sc_hd__buf_1)
     1    0.000562    0.042340    0.243876    8.821307 ^ output65/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[19] (net)
                      0.042340    0.000016    8.821323 ^ wbs_dat_o[19] (out)
                                              8.821323   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.821323   data arrival time
---------------------------------------------------------------------------------------------
                                              9.928678   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.343512    0.029421    5.082537 ^ _546_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.050921    0.471568    1.025901    6.108438 ^ _546_/X (sky130_fd_sc_hd__o211a_2)
                                                         _143_ (net)
                      0.471923    0.011864    6.120301 ^ _548_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.068240    0.344976    0.665811    6.786113 ^ _548_/X (sky130_fd_sc_hd__o311a_4)
                                                         _145_ (net)
                      0.347967    0.025194    6.811307 ^ _551_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.064554    0.575300    0.866532    7.677839 ^ _551_/X (sky130_fd_sc_hd__o211a_2)
                                                         _148_ (net)
                      0.576175    0.016053    7.693892 ^ _552_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.006724    0.118385    0.376125    8.070017 ^ _552_/X (sky130_fd_sc_hd__a211o_1)
                                                         _149_ (net)
                      0.118385    0.000540    8.070557 ^ _553_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.057636    0.308887    0.505833    8.576389 ^ _553_/X (sky130_fd_sc_hd__o211a_4)
                                                         net60 (net)
                      0.311384    0.022383    8.598773 ^ output60/A (sky130_fd_sc_hd__buf_1)
     1    0.000462    0.038091    0.204519    8.803291 ^ output60/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[14] (net)
                      0.038091    0.000011    8.803303 ^ wbs_dat_o[14] (out)
                                              8.803303   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.803303   data arrival time
---------------------------------------------------------------------------------------------
                                              9.946699   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.062837    0.117132    3.643561 v _642_/C (sky130_fd_sc_hd__or3_1)
     1    0.017674    0.278915    1.296925    4.940486 v _642_/X (sky130_fd_sc_hd__or3_1)
                                                         _228_ (net)
                      0.278915    0.001504    4.941989 v _643_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.025310    0.260105    0.494379    5.436369 v _643_/X (sky130_fd_sc_hd__o211a_1)
                                                         _229_ (net)
                      0.260142    0.003137    5.439506 v _644_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.056977    0.319783    0.827125    6.266631 v _644_/X (sky130_fd_sc_hd__a211o_2)
                                                         _230_ (net)
                      0.321250    0.018585    6.285216 v _646_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.073711    0.271836    0.947602    7.232818 v _646_/X (sky130_fd_sc_hd__a221o_4)
                                                         _232_ (net)
                      0.274494    0.022582    7.255400 v _648_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.018579    0.228071    0.770736    8.026136 v _648_/X (sky130_fd_sc_hd__a221o_1)
                                                         _234_ (net)
                      0.228087    0.002141    8.028277 v _649_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.101779    0.273701    0.492057    8.520334 v _649_/X (sky130_fd_sc_hd__o211a_4)
                                                         net72 (net)
                      0.288833    0.049726    8.570061 v output72/A (sky130_fd_sc_hd__buf_1)
     1    0.000541    0.030895    0.230965    8.801026 v output72/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[25] (net)
                      0.030895    0.000016    8.801042 v wbs_dat_o[25] (out)
                                              8.801042   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.801042   data arrival time
---------------------------------------------------------------------------------------------
                                              9.948959   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.342726    0.023131    5.076246 ^ _659_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.041207    0.393463    0.967413    6.043659 ^ _659_/X (sky130_fd_sc_hd__o211a_2)
                                                         _243_ (net)
                      0.393583    0.006521    6.050180 ^ _660_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.062781    0.470702    0.599187    6.649368 ^ _660_/X (sky130_fd_sc_hd__a211o_2)
                                                         _244_ (net)
                      0.471584    0.016770    6.666138 ^ _662_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.073646    0.364133    0.679539    7.345677 ^ _662_/X (sky130_fd_sc_hd__a221o_4)
                                                         _246_ (net)
                      0.366544    0.024134    7.369810 ^ _664_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.011164    0.200975    0.478730    7.848541 ^ _664_/X (sky130_fd_sc_hd__a221o_1)
                                                         _248_ (net)
                      0.200978    0.001083    7.849623 ^ _665_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.090434    0.446805    0.636178    8.485802 ^ _665_/X (sky130_fd_sc_hd__o211a_4)
                                                         net74 (net)
                      0.452192    0.039363    8.525165 ^ output74/A (sky130_fd_sc_hd__buf_1)
     1    0.000917    0.047605    0.249897    8.775062 ^ output74/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[27] (net)
                      0.047605    0.000026    8.775087 ^ wbs_dat_o[27] (out)
                                              8.775087   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.775087   data arrival time
---------------------------------------------------------------------------------------------
                                              9.974914   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.342706    0.022677    5.075792 ^ _651_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.031918    0.433577    0.877203    5.952995 ^ _651_/X (sky130_fd_sc_hd__o211a_1)
                                                         _236_ (net)
                      0.433633    0.005010    5.958005 ^ _652_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.061288    0.463486    0.604138    6.562142 ^ _652_/X (sky130_fd_sc_hd__a211o_2)
                                                         _237_ (net)
                      0.464615    0.018885    6.581028 ^ _654_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.078918    0.387087    0.692896    7.273923 ^ _654_/X (sky130_fd_sc_hd__a221o_4)
                                                         _239_ (net)
                      0.389595    0.025431    7.299354 ^ _656_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.009910    0.183259    0.473498    7.772852 ^ _656_/X (sky130_fd_sc_hd__a221o_1)
                                                         _241_ (net)
                      0.183260    0.000859    7.773711 ^ _657_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.104103    0.511140    0.661201    8.434912 ^ _657_/X (sky130_fd_sc_hd__o211a_4)
                                                         net73 (net)
                      0.519529    0.052514    8.487426 ^ output73/A (sky130_fd_sc_hd__buf_1)
     1    0.000438    0.041837    0.260233    8.747659 ^ output73/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[26] (net)
                      0.041837    0.000010    8.747668 ^ wbs_dat_o[26] (out)
                                              8.747668   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.747668   data arrival time
---------------------------------------------------------------------------------------------
                                             10.002333   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.063609    0.119198    3.645626 v _666_/C (sky130_fd_sc_hd__or3_1)
     1    0.012369    0.244867    1.245251    4.890877 v _666_/X (sky130_fd_sc_hd__or3_1)
                                                         _249_ (net)
                      0.244872    0.001367    4.892244 v _667_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.032825    0.325559    0.526237    5.418480 v _667_/X (sky130_fd_sc_hd__o211a_1)
                                                         _250_ (net)
                      0.325694    0.006117    5.424598 v _668_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.044247    0.261408    0.808067    6.232665 v _668_/X (sky130_fd_sc_hd__a211o_2)
                                                         _251_ (net)
                      0.261844    0.009405    6.242071 v _670_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.057951    0.228171    0.889757    7.131827 v _670_/X (sky130_fd_sc_hd__a221o_4)
                                                         _253_ (net)
                      0.229641    0.015602    7.147429 v _672_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.011949    0.181862    0.701580    7.849009 v _672_/X (sky130_fd_sc_hd__a221o_1)
                                                         _255_ (net)
                      0.181867    0.001080    7.850089 v _673_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.112820    0.298367    0.479670    8.329759 v _673_/X (sky130_fd_sc_hd__o211a_4)
                                                         net75 (net)
                      0.319245    0.060680    8.390439 v output75/A (sky130_fd_sc_hd__buf_1)
     1    0.000975    0.035974    0.246541    8.636979 v output75/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[28] (net)
                      0.035974    0.000029    8.637009 v wbs_dat_o[28] (out)
                                              8.637009   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.637009   data arrival time
---------------------------------------------------------------------------------------------
                                             10.112992   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.342586    0.019700    5.072815 ^ _615_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.046568    0.437595    1.000007    6.072823 ^ _615_/X (sky130_fd_sc_hd__o211a_2)
                                                         _204_ (net)
                      0.437796    0.008741    6.081564 ^ _616_/C1 (sky130_fd_sc_hd__a211o_4)
     1    0.070491    0.292807    0.440239    6.521802 ^ _616_/X (sky130_fd_sc_hd__a211o_4)
                                                         _205_ (net)
                      0.296740    0.027257    6.549059 ^ _618_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.066782    0.333943    0.588884    7.137943 ^ _618_/X (sky130_fd_sc_hd__a221o_4)
                                                         _207_ (net)
                      0.335798    0.020259    7.158202 ^ _620_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.018240    0.299760    0.543051    7.701253 ^ _620_/X (sky130_fd_sc_hd__a221o_1)
                                                         _209_ (net)
                      0.299770    0.002128    7.703381 ^ _621_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.086306    0.425895    0.670746    8.374127 ^ _621_/X (sky130_fd_sc_hd__o211a_4)
                                                         net69 (net)
                      0.428348    0.026090    8.400218 ^ output69/A (sky130_fd_sc_hd__buf_1)
     1    0.000461    0.040383    0.236037    8.636254 ^ output69/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[22] (net)
                      0.040383    0.000011    8.636266 ^ wbs_dat_o[22] (out)
                                              8.636266   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.636266   data arrival time
---------------------------------------------------------------------------------------------
                                             10.113736   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.063441    0.118753    3.645182 v _398_/C (sky130_fd_sc_hd__or3_1)
     1    0.020805    0.304817    1.324380    4.969562 v _398_/X (sky130_fd_sc_hd__or3_1)
                                                         _013_ (net)
                      0.304830    0.002436    4.971998 v _399_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.036632    0.208291    0.485918    5.457916 v _399_/X (sky130_fd_sc_hd__o211a_2)
                                                         _014_ (net)
                      0.208653    0.007658    5.465574 v _400_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.039846    0.242778    0.746230    6.211804 v _400_/X (sky130_fd_sc_hd__a211o_2)
                                                         _015_ (net)
                      0.243150    0.008450    6.220254 v _402_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.065212    0.247965    0.898618    7.118872 v _402_/X (sky130_fd_sc_hd__a221o_4)
                                                         _017_ (net)
                      0.249714    0.017676    7.136547 v _404_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.007351    0.135271    0.659763    7.796309 v _404_/X (sky130_fd_sc_hd__a221o_1)
                                                         _019_ (net)
                      0.135284    0.000591    7.796900 v _406_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.084099    0.240344    0.425815    8.222715 v _406_/X (sky130_fd_sc_hd__o211a_4)
                                                         net76 (net)
                      0.250926    0.039191    8.261906 v output76/A (sky130_fd_sc_hd__buf_1)
     1    0.000509    0.029635    0.217872    8.479778 v output76/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[29] (net)
                      0.029635    0.000015    8.479794 v wbs_dat_o[29] (out)
                                              8.479794   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.479794   data arrival time
---------------------------------------------------------------------------------------------
                                             10.270208   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.063555    0.119056    3.645484 v _407_/C (sky130_fd_sc_hd__or3_1)
     1    0.015700    0.263638    1.279759    4.925243 v _407_/X (sky130_fd_sc_hd__or3_1)
                                                         _021_ (net)
                      0.263638    0.001557    4.926800 v _408_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.031824    0.188199    0.451919    5.378718 v _408_/X (sky130_fd_sc_hd__o211a_2)
                                                         _022_ (net)
                      0.188348    0.004891    5.383610 v _409_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.038735    0.237973    0.734657    6.118267 v _409_/X (sky130_fd_sc_hd__a211o_2)
                                                         _023_ (net)
                      0.238346    0.008373    6.126640 v _411_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.062570    0.241168    0.890177    7.016817 v _411_/X (sky130_fd_sc_hd__a221o_4)
                                                         _025_ (net)
                      0.242984    0.017737    7.034554 v _413_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.014399    0.194943    0.728146    7.762700 v _413_/X (sky130_fd_sc_hd__a221o_1)
                                                         _027_ (net)
                      0.194956    0.001746    7.764446 v _414_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.080568    0.243897    0.456504    8.220950 v _414_/X (sky130_fd_sc_hd__o211a_4)
                                                         net78 (net)
                      0.249381    0.028796    8.249746 v output78/A (sky130_fd_sc_hd__buf_1)
     1    0.000402    0.028509    0.216069    8.465815 v output78/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[30] (net)
                      0.028509    0.000010    8.465825 v wbs_dat_o[30] (out)
                                              8.465825   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.465825   data arrival time
---------------------------------------------------------------------------------------------
                                             10.284177   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.342435    0.014960    5.068075 ^ _624_/A2 (sky130_fd_sc_hd__o211a_4)
     1    0.065354    0.342880    0.850636    5.918711 ^ _624_/X (sky130_fd_sc_hd__o211a_4)
                                                         _212_ (net)
                      0.345426    0.022746    5.941457 ^ _626_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.093409    0.444204    0.702645    6.644103 ^ _626_/X (sky130_fd_sc_hd__o311a_4)
                                                         _214_ (net)
                      0.448537    0.035348    6.679450 ^ _629_/A1 (sky130_fd_sc_hd__o211a_1)
     1    0.021089    0.296906    0.627707    7.307158 ^ _629_/X (sky130_fd_sc_hd__o211a_1)
                                                         _217_ (net)
                      0.296924    0.002570    7.309727 ^ _630_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.005457    0.102898    0.274351    7.584077 ^ _630_/X (sky130_fd_sc_hd__a211o_1)
                                                         _218_ (net)
                      0.102898    0.000261    7.584339 ^ _631_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.074919    0.387047    0.554056    8.138395 ^ _631_/X (sky130_fd_sc_hd__o211a_4)
                                                         net70 (net)
                      0.390509    0.029694    8.168089 ^ output70/A (sky130_fd_sc_hd__buf_1)
     1    0.000469    0.039760    0.225964    8.394053 ^ output70/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[23] (net)
                      0.039760    0.000011    8.394063 ^ wbs_dat_o[23] (out)
                                              8.394063   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.394063   data arrival time
---------------------------------------------------------------------------------------------
                                             10.355938   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.343252    0.024977    5.078093 ^ _416_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.034931    0.342202    0.928448    6.006540 ^ _416_/X (sky130_fd_sc_hd__o211a_2)
                                                         _029_ (net)
                      0.342308    0.005820    6.012360 ^ _417_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.033108    0.261382    0.434653    6.447013 ^ _417_/X (sky130_fd_sc_hd__a211o_2)
                                                         _030_ (net)
                      0.261561    0.006284    6.453297 ^ _419_/B1 (sky130_fd_sc_hd__a221o_4)
     1    0.060933    0.307952    0.556662    7.009959 ^ _419_/X (sky130_fd_sc_hd__a221o_4)
                                                         _032_ (net)
                      0.309402    0.017210    7.027169 ^ _421_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.009107    0.172034    0.432363    7.459532 ^ _421_/X (sky130_fd_sc_hd__a221o_1)
                                                         _034_ (net)
                      0.172034    0.000809    7.460341 ^ _422_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.091847    0.454394    0.623592    8.083933 ^ _422_/X (sky130_fd_sc_hd__o211a_4)
                                                         net79 (net)
                      0.462099    0.047257    8.131190 ^ output79/A (sky130_fd_sc_hd__buf_1)
     1    0.000476    0.041277    0.245382    8.376573 ^ output79/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[31] (net)
                      0.041277    0.000014    8.376587 ^ wbs_dat_o[31] (out)
                                              8.376587   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.376587   data arrival time
---------------------------------------------------------------------------------------------
                                             10.373414   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002739    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000147    0.000073    1.000073 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.085612    0.405654    0.447392    1.447465 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.408607    0.028094    1.475559 ^ _380_/B (sky130_fd_sc_hd__nand3_4)
    37    0.269889    1.791441    1.369851    2.845410 v _380_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _002_ (net)
                      1.794770    0.066051    2.911460 v _384_/C (sky130_fd_sc_hd__or3_4)
    33    0.272676    0.711473    1.818940    4.730401 v _384_/X (sky130_fd_sc_hd__or3_4)
                                                         _005_ (net)
                      0.726785    0.084518    4.814919 v _385_/A (sky130_fd_sc_hd__inv_16)
    33    0.363004    0.538367    0.666769    5.481688 ^ _385_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[4] (net)
                      0.573155    0.106624    5.588312 ^ i_sram.sram4/EN (CF_SRAM_1024x32)
                                              5.588312   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -1.311061   19.786049   library setup time
                                             19.786049   data required time
---------------------------------------------------------------------------------------------
                                             19.786049   data required time
                                             -5.588312   data arrival time
---------------------------------------------------------------------------------------------
                                             14.197737   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003658    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000200    0.000100    1.000100 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005061    0.123054    1.041333    2.041433 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.123054    0.000236    2.041669 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.150261    0.468075    0.484400    2.526069 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.469356    0.020140    2.546209 ^ _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.252283    1.157626    1.111844    3.658053 ^ _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.157765    0.011056    3.669108 ^ _391_/B (sky130_fd_sc_hd__or2_4)
    33    0.230673    1.074717    1.241092    4.910201 ^ _391_/X (sky130_fd_sc_hd__or2_4)
                                                         _010_ (net)
                      1.077664    0.047625    4.957825 ^ _392_/A (sky130_fd_sc_hd__inv_16)
    31    0.269966    0.330684    0.466541    5.424366 v _392_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[2] (net)
                      0.401741    0.120771    5.545137 v i_sram.sram2/EN (CF_SRAM_1024x32)
                                              5.545137   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -1.274453   19.749201   library setup time
                                             19.749201   data required time
---------------------------------------------------------------------------------------------
                                             19.749201   data required time
                                             -5.545137   data arrival time
---------------------------------------------------------------------------------------------
                                             14.204063   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002739    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000147    0.000073    1.000073 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.085612    0.405654    0.447392    1.447465 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.408540    0.027788    1.475253 ^ _379_/B (sky130_fd_sc_hd__and3_4)
    11    0.187906    0.870527    1.088259    2.563512 ^ _379_/X (sky130_fd_sc_hd__and3_4)
                                                         _001_ (net)
                      0.879904    0.073247    2.636758 ^ _423_/C (sky130_fd_sc_hd__and3_4)
     2    0.039868    0.236721    0.779731    3.416489 ^ _423_/X (sky130_fd_sc_hd__and3_4)
                                                         i_sram.sram_cs[7] (net)
                      0.237136    0.008714    3.425203 ^ hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.070319    1.051906    1.824192    5.249396 ^ hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      1.052007    0.010637    5.260033 ^ i_sram.sram7/EN (CF_SRAM_1024x32)
                                              5.260033   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -1.380322   19.693214   library setup time
                                             19.693214   data required time
---------------------------------------------------------------------------------------------
                                             19.693214   data required time
                                             -5.260033   data arrival time
---------------------------------------------------------------------------------------------
                                             14.433182   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.232483    0.019714    2.538092 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243145    1.042349    0.988336    3.526429 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.060804    0.111496    3.637924 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231500    1.342270    1.415191    5.053115 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.342428    0.014692    5.067807 ^ i_sram.sram6/EN (CF_SRAM_1024x32)
                                              5.067807   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -1.406693   19.660822   library setup time
                                             19.660822   data required time
---------------------------------------------------------------------------------------------
                                             19.660822   data required time
                                             -5.067807   data arrival time
---------------------------------------------------------------------------------------------
                                             14.593014   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003658    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000200    0.000100    1.000100 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005061    0.123054    1.041333    2.041433 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.123054    0.000236    2.041669 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.150261    0.468075    0.484400    2.526069 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.469368    0.020229    2.546298 ^ _381_/B (sky130_fd_sc_hd__and2b_4)
    11    0.145024    0.728268    0.928162    3.474460 ^ _381_/X (sky130_fd_sc_hd__and2b_4)
                                                         _003_ (net)
                      0.728467    0.010132    3.484593 ^ _393_/A (sky130_fd_sc_hd__nand2_8)
    33    0.246271    0.641515    0.685234    4.169827 v _393_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _011_ (net)
                      0.655372    0.075147    4.244973 v _394_/A (sky130_fd_sc_hd__inv_12)
    31    0.241687    0.440237    0.603366    4.848339 ^ _394_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[1] (net)
                      0.452487    0.057961    4.906301 ^ i_sram.sram1/EN (CF_SRAM_1024x32)
                                              4.906301   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -1.290426   19.773861   library setup time
                                             19.773861   data required time
---------------------------------------------------------------------------------------------
                                             19.773861   data required time
                                             -4.906301   data arrival time
---------------------------------------------------------------------------------------------
                                             14.867561   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003658    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000200    0.000100    1.000100 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005061    0.123054    1.041333    2.041433 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.123054    0.000236    2.041669 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.150261    0.468075    0.484400    2.526069 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.469368    0.020229    2.546298 ^ _381_/B (sky130_fd_sc_hd__and2b_4)
    11    0.145024    0.728268    0.928162    3.474460 ^ _381_/X (sky130_fd_sc_hd__and2b_4)
                                                         _003_ (net)
                      0.729757    0.027111    3.501571 ^ _382_/B (sky130_fd_sc_hd__nand2_8)
    33    0.234873    0.641994    0.629252    4.130823 v _382_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _004_ (net)
                      0.647897    0.050445    4.181268 v _383_/A (sky130_fd_sc_hd__inv_12)
    24    0.238500    0.434008    0.597595    4.778863 ^ _383_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[5] (net)
                      0.444700    0.053849    4.832713 ^ i_sram.sram5/EN (CF_SRAM_1024x32)
                                              4.832713   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -1.288857   19.797482   library setup time
                                             19.797482   data required time
---------------------------------------------------------------------------------------------
                                             19.797482   data required time
                                             -4.832713   data arrival time
---------------------------------------------------------------------------------------------
                                             14.964769   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.246978    0.190242    5.147098 ^ i_sram.sram7/BEN[0] (CF_SRAM_1024x32)
                                              5.147098   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.855702   20.217833   library setup time
                                             20.217833   data required time
---------------------------------------------------------------------------------------------
                                             20.217833   data required time
                                             -5.147098   data arrival time
---------------------------------------------------------------------------------------------
                                             15.070736   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.246839    0.189987    5.146842 ^ i_sram.sram7/BEN[1] (CF_SRAM_1024x32)
                                              5.146842   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.855683   20.217854   library setup time
                                             20.217854   data required time
---------------------------------------------------------------------------------------------
                                             20.217854   data required time
                                             -5.146842   data arrival time
---------------------------------------------------------------------------------------------
                                             15.071010   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.246584    0.189515    5.146370 ^ i_sram.sram7/BEN[2] (CF_SRAM_1024x32)
                                              5.146370   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.855648   20.217888   library setup time
                                             20.217888   data required time
---------------------------------------------------------------------------------------------
                                             20.217888   data required time
                                             -5.146370   data arrival time
---------------------------------------------------------------------------------------------
                                             15.071518   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003540    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000192    0.000096    1.000096 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004682    0.127836    1.126177    2.126273 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127836    0.000218    2.126492 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148934    0.229872    0.391887    2.518379 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.231437    0.015437    2.533816 v _395_/A (sky130_fd_sc_hd__or3_4)
    33    0.295813    0.746223    1.391604    3.925420 v _395_/X (sky130_fd_sc_hd__or3_4)
                                                         _012_ (net)
                      0.757286    0.073999    3.999419 v _396_/A (sky130_fd_sc_hd__inv_16)
    33    0.295098    0.458566    0.631875    4.631294 ^ _396_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[0] (net)
                      0.481616    0.080882    4.712176 ^ i_sram.sram0/EN (CF_SRAM_1024x32)
                                              4.712176   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -1.296296   19.784365   library setup time
                                             19.784365   data required time
---------------------------------------------------------------------------------------------
                                             19.784365   data required time
                                             -4.712176   data arrival time
---------------------------------------------------------------------------------------------
                                             15.072189   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.246213    0.188829    5.145684 ^ i_sram.sram7/BEN[3] (CF_SRAM_1024x32)
                                              5.145684   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.855597   20.217939   library setup time
                                             20.217939   data required time
---------------------------------------------------------------------------------------------
                                             20.217939   data required time
                                             -5.145684   data arrival time
---------------------------------------------------------------------------------------------
                                             15.072257   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.243092    0.182950    5.139806 ^ i_sram.sram6/BEN[0] (CF_SRAM_1024x32)
                                              5.139806   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.855023   20.212490   library setup time
                                             20.212490   data required time
---------------------------------------------------------------------------------------------
                                             20.212490   data required time
                                             -5.139806   data arrival time
---------------------------------------------------------------------------------------------
                                             15.072685   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.242967    0.182709    5.139565 ^ i_sram.sram6/BEN[1] (CF_SRAM_1024x32)
                                              5.139565   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.855006   20.212505   library setup time
                                             20.212505   data required time
---------------------------------------------------------------------------------------------
                                             20.212505   data required time
                                             -5.139565   data arrival time
---------------------------------------------------------------------------------------------
                                             15.072941   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.245713    0.187899    5.144755 ^ i_sram.sram7/BEN[4] (CF_SRAM_1024x32)
                                              5.144755   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.855528   20.218008   library setup time
                                             20.218008   data required time
---------------------------------------------------------------------------------------------
                                             20.218008   data required time
                                             -5.144755   data arrival time
---------------------------------------------------------------------------------------------
                                             15.073252   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.242732    0.182260    5.139115 ^ i_sram.sram6/BEN[2] (CF_SRAM_1024x32)
                                              5.139115   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.854974   20.212540   library setup time
                                             20.212540   data required time
---------------------------------------------------------------------------------------------
                                             20.212540   data required time
                                             -5.139115   data arrival time
---------------------------------------------------------------------------------------------
                                             15.073423   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.242381    0.181583    5.138438 ^ i_sram.sram6/BEN[3] (CF_SRAM_1024x32)
                                              5.138438   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.854925   20.212587   library setup time
                                             20.212587   data required time
---------------------------------------------------------------------------------------------
                                             20.212587   data required time
                                             -5.138438   data arrival time
---------------------------------------------------------------------------------------------
                                             15.074150   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.245091    0.186736    5.143591 ^ i_sram.sram7/BEN[5] (CF_SRAM_1024x32)
                                              5.143591   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.855442   20.218094   library setup time
                                             20.218094   data required time
---------------------------------------------------------------------------------------------
                                             20.218094   data required time
                                             -5.143591   data arrival time
---------------------------------------------------------------------------------------------
                                             15.074502   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.241912    0.180677    5.137533 ^ i_sram.sram6/BEN[4] (CF_SRAM_1024x32)
                                              5.137533   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.854861   20.212652   library setup time
                                             20.212652   data required time
---------------------------------------------------------------------------------------------
                                             20.212652   data required time
                                             -5.137533   data arrival time
---------------------------------------------------------------------------------------------
                                             15.075118   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.244348    0.185338    5.142193 ^ i_sram.sram7/BEN[6] (CF_SRAM_1024x32)
                                              5.142193   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.855340   20.218195   library setup time
                                             20.218195   data required time
---------------------------------------------------------------------------------------------
                                             20.218195   data required time
                                             -5.142193   data arrival time
---------------------------------------------------------------------------------------------
                                             15.076001   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.241329    0.179543    5.136399 ^ i_sram.sram6/BEN[5] (CF_SRAM_1024x32)
                                              5.136399   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.854781   20.212732   library setup time
                                             20.212732   data required time
---------------------------------------------------------------------------------------------
                                             20.212732   data required time
                                             -5.136399   data arrival time
---------------------------------------------------------------------------------------------
                                             15.076332   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.243662    0.184037    5.140893 ^ i_sram.sram7/BEN[7] (CF_SRAM_1024x32)
                                              5.140893   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.855246   20.218292   library setup time
                                             20.218292   data required time
---------------------------------------------------------------------------------------------
                                             20.218292   data required time
                                             -5.140893   data arrival time
---------------------------------------------------------------------------------------------
                                             15.077399   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.240634    0.178181    5.135036 ^ i_sram.sram6/BEN[6] (CF_SRAM_1024x32)
                                              5.135036   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.854685   20.212828   library setup time
                                             20.212828   data required time
---------------------------------------------------------------------------------------------
                                             20.212828   data required time
                                             -5.135036   data arrival time
---------------------------------------------------------------------------------------------
                                             15.077792   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.238660    0.174255    5.131111 ^ i_sram.sram6/BEN[7] (CF_SRAM_1024x32)
                                              5.131111   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.854413   20.213099   library setup time
                                             20.213099   data required time
---------------------------------------------------------------------------------------------
                                             20.213099   data required time
                                             -5.131111   data arrival time
---------------------------------------------------------------------------------------------
                                             15.081987   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.256449    0.242220    5.115969 ^ i_sram.sram7/BEN[8] (CF_SRAM_1024x32)
                                              5.115969   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.857008   20.216530   library setup time
                                             20.216530   data required time
---------------------------------------------------------------------------------------------
                                             20.216530   data required time
                                             -5.115969   data arrival time
---------------------------------------------------------------------------------------------
                                             15.100561   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.256275    0.241977    5.115726 ^ i_sram.sram7/BEN[9] (CF_SRAM_1024x32)
                                              5.115726   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.856984   20.216553   library setup time
                                             20.216553   data required time
---------------------------------------------------------------------------------------------
                                             20.216553   data required time
                                             -5.115726   data arrival time
---------------------------------------------------------------------------------------------
                                             15.100826   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.255972    0.241556    5.115305 ^ i_sram.sram7/BEN[10] (CF_SRAM_1024x32)
                                              5.115305   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.856942   20.216595   library setup time
                                             20.216595   data required time
---------------------------------------------------------------------------------------------
                                             20.216595   data required time
                                             -5.115305   data arrival time
---------------------------------------------------------------------------------------------
                                             15.101290   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.255557    0.240978    5.114727 ^ i_sram.sram7/BEN[11] (CF_SRAM_1024x32)
                                              5.114727   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.856885   20.216652   library setup time
                                             20.216652   data required time
---------------------------------------------------------------------------------------------
                                             20.216652   data required time
                                             -5.114727   data arrival time
---------------------------------------------------------------------------------------------
                                             15.101926   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.254967    0.240154    5.113903 ^ i_sram.sram7/BEN[12] (CF_SRAM_1024x32)
                                              5.113903   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.856803   20.216734   library setup time
                                             20.216734   data required time
---------------------------------------------------------------------------------------------
                                             20.216734   data required time
                                             -5.113903   data arrival time
---------------------------------------------------------------------------------------------
                                             15.102832   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.253939    0.238714    5.112463 ^ i_sram.sram7/BEN[13] (CF_SRAM_1024x32)
                                              5.112463   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.856662   20.216873   library setup time
                                             20.216873   data required time
---------------------------------------------------------------------------------------------
                                             20.216873   data required time
                                             -5.112463   data arrival time
---------------------------------------------------------------------------------------------
                                             15.104410   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.253028    0.237435    5.111184 ^ i_sram.sram7/BEN[14] (CF_SRAM_1024x32)
                                              5.111184   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.856536   20.217001   library setup time
                                             20.217001   data required time
---------------------------------------------------------------------------------------------
                                             20.217001   data required time
                                             -5.111184   data arrival time
---------------------------------------------------------------------------------------------
                                             15.105816   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.248294    0.230701    5.104450 ^ i_sram.sram6/BEN[8] (CF_SRAM_1024x32)
                                              5.104450   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.855740   20.211773   library setup time
                                             20.211773   data required time
---------------------------------------------------------------------------------------------
                                             20.211773   data required time
                                             -5.104450   data arrival time
---------------------------------------------------------------------------------------------
                                             15.107322   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.248132    0.230468    5.104217 ^ i_sram.sram6/BEN[9] (CF_SRAM_1024x32)
                                              5.104217   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.855718   20.211796   library setup time
                                             20.211796   data required time
---------------------------------------------------------------------------------------------
                                             20.211796   data required time
                                             -5.104217   data arrival time
---------------------------------------------------------------------------------------------
                                             15.107578   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.247830    0.230034    5.103783 ^ i_sram.sram6/BEN[10] (CF_SRAM_1024x32)
                                              5.103783   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.855676   20.211836   library setup time
                                             20.211836   data required time
---------------------------------------------------------------------------------------------
                                             20.211836   data required time
                                             -5.103783   data arrival time
---------------------------------------------------------------------------------------------
                                             15.108054   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.251545    0.235339    5.109088 ^ i_sram.sram7/BEN[15] (CF_SRAM_1024x32)
                                              5.109088   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.856332   20.217205   library setup time
                                             20.217205   data required time
---------------------------------------------------------------------------------------------
                                             20.217205   data required time
                                             -5.109088   data arrival time
---------------------------------------------------------------------------------------------
                                             15.108116   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.247376    0.229379    5.103128 ^ i_sram.sram6/BEN[11] (CF_SRAM_1024x32)
                                              5.103128   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.855614   20.211899   library setup time
                                             20.211899   data required time
---------------------------------------------------------------------------------------------
                                             20.211899   data required time
                                             -5.103128   data arrival time
---------------------------------------------------------------------------------------------
                                             15.108769   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.245799    0.227095    5.100844 ^ i_sram.sram6/BEN[12] (CF_SRAM_1024x32)
                                              5.100844   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.855397   20.212116   library setup time
                                             20.212116   data required time
---------------------------------------------------------------------------------------------
                                             20.212116   data required time
                                             -5.100844   data arrival time
---------------------------------------------------------------------------------------------
                                             15.111273   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.243952    0.224397    5.098145 ^ i_sram.sram6/BEN[13] (CF_SRAM_1024x32)
                                              5.098145   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.855142   20.212372   library setup time
                                             20.212372   data required time
---------------------------------------------------------------------------------------------
                                             20.212372   data required time
                                             -5.098145   data arrival time
---------------------------------------------------------------------------------------------
                                             15.114225   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.243027    0.223035    5.096784 ^ i_sram.sram6/BEN[14] (CF_SRAM_1024x32)
                                              5.096784   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.855014   20.212500   library setup time
                                             20.212500   data required time
---------------------------------------------------------------------------------------------
                                             20.212500   data required time
                                             -5.096784   data arrival time
---------------------------------------------------------------------------------------------
                                             15.115715   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.241875    0.221330    5.095079 ^ i_sram.sram6/BEN[15] (CF_SRAM_1024x32)
                                              5.095079   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.854856   20.212658   library setup time
                                             20.212658   data required time
---------------------------------------------------------------------------------------------
                                             20.212658   data required time
                                             -5.095079   data arrival time
---------------------------------------------------------------------------------------------
                                             15.117579   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.228397    0.152122    5.108978 ^ i_sram.sram5/BEN[0] (CF_SRAM_1024x32)
                                              5.108978   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.855982   20.230356   library setup time
                                             20.230356   data required time
---------------------------------------------------------------------------------------------
                                             20.230356   data required time
                                             -5.108978   data arrival time
---------------------------------------------------------------------------------------------
                                             15.121378   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.228289    0.151871    5.108726 ^ i_sram.sram5/BEN[1] (CF_SRAM_1024x32)
                                              5.108726   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.855967   20.230371   library setup time
                                             20.230371   data required time
---------------------------------------------------------------------------------------------
                                             20.230371   data required time
                                             -5.108726   data arrival time
---------------------------------------------------------------------------------------------
                                             15.121645   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.228128    0.151497    5.108352 ^ i_sram.sram5/BEN[2] (CF_SRAM_1024x32)
                                              5.108352   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.855945   20.230394   library setup time
                                             20.230394   data required time
---------------------------------------------------------------------------------------------
                                             20.230394   data required time
                                             -5.108352   data arrival time
---------------------------------------------------------------------------------------------
                                             15.122041   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.227831    0.150800    5.107656 ^ i_sram.sram5/BEN[3] (CF_SRAM_1024x32)
                                              5.107656   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.855904   20.230434   library setup time
                                             20.230434   data required time
---------------------------------------------------------------------------------------------
                                             20.230434   data required time
                                             -5.107656   data arrival time
---------------------------------------------------------------------------------------------
                                             15.122780   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.227300    0.149547    5.106403 ^ i_sram.sram5/BEN[4] (CF_SRAM_1024x32)
                                              5.106403   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.855831   20.230507   library setup time
                                             20.230507   data required time
---------------------------------------------------------------------------------------------
                                             20.230507   data required time
                                             -5.106403   data arrival time
---------------------------------------------------------------------------------------------
                                             15.124105   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.226805    0.148369    5.105225 ^ i_sram.sram5/BEN[5] (CF_SRAM_1024x32)
                                              5.105225   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.855763   20.230576   library setup time
                                             20.230576   data required time
---------------------------------------------------------------------------------------------
                                             20.230576   data required time
                                             -5.105225   data arrival time
---------------------------------------------------------------------------------------------
                                             15.125350   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.226215    0.146953    5.103808 ^ i_sram.sram5/BEN[6] (CF_SRAM_1024x32)
                                              5.103808   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.855682   20.230658   library setup time
                                             20.230658   data required time
---------------------------------------------------------------------------------------------
                                             20.230658   data required time
                                             -5.103808   data arrival time
---------------------------------------------------------------------------------------------
                                             15.126848   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.225558    0.145356    5.102211 ^ i_sram.sram5/BEN[7] (CF_SRAM_1024x32)
                                              5.102211   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.855591   20.230747   library setup time
                                             20.230747   data required time
---------------------------------------------------------------------------------------------
                                             20.230747   data required time
                                             -5.102211   data arrival time
---------------------------------------------------------------------------------------------
                                             15.128535   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.226247    0.196762    5.070511 ^ i_sram.sram5/BEN[8] (CF_SRAM_1024x32)
                                              5.070511   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.855686   20.230654   library setup time
                                             20.230654   data required time
---------------------------------------------------------------------------------------------
                                             20.230654   data required time
                                             -5.070511   data arrival time
---------------------------------------------------------------------------------------------
                                             15.160142   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.226120    0.196549    5.070298 ^ i_sram.sram5/BEN[9] (CF_SRAM_1024x32)
                                              5.070298   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.855669   20.230669   library setup time
                                             20.230669   data required time
---------------------------------------------------------------------------------------------
                                             20.230669   data required time
                                             -5.070298   data arrival time
---------------------------------------------------------------------------------------------
                                             15.160371   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.225851    0.196099    5.069848 ^ i_sram.sram5/BEN[10] (CF_SRAM_1024x32)
                                              5.069848   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.855632   20.230707   library setup time
                                             20.230707   data required time
---------------------------------------------------------------------------------------------
                                             20.230707   data required time
                                             -5.069848   data arrival time
---------------------------------------------------------------------------------------------
                                             15.160858   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.225459    0.195439    5.069188 ^ i_sram.sram5/BEN[11] (CF_SRAM_1024x32)
                                              5.069188   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.855577   20.230762   library setup time
                                             20.230762   data required time
---------------------------------------------------------------------------------------------
                                             20.230762   data required time
                                             -5.069188   data arrival time
---------------------------------------------------------------------------------------------
                                             15.161573   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.224964    0.194603    5.068353 ^ i_sram.sram5/BEN[12] (CF_SRAM_1024x32)
                                              5.068353   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.855509   20.230829   library setup time
                                             20.230829   data required time
---------------------------------------------------------------------------------------------
                                             20.230829   data required time
                                             -5.068353   data arrival time
---------------------------------------------------------------------------------------------
                                             15.162477   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.224104    0.193142    5.066892 ^ i_sram.sram5/BEN[13] (CF_SRAM_1024x32)
                                              5.066892   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.855391   20.230947   library setup time
                                             20.230947   data required time
---------------------------------------------------------------------------------------------
                                             20.230947   data required time
                                             -5.066892   data arrival time
---------------------------------------------------------------------------------------------
                                             15.164057   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.223307    0.191779    5.065528 ^ i_sram.sram5/BEN[14] (CF_SRAM_1024x32)
                                              5.065528   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.855281   20.231058   library setup time
                                             20.231058   data required time
---------------------------------------------------------------------------------------------
                                             20.231058   data required time
                                             -5.065528   data arrival time
---------------------------------------------------------------------------------------------
                                             15.165529   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.222308    0.190052    5.063801 ^ i_sram.sram5/BEN[15] (CF_SRAM_1024x32)
                                              5.063801   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.855143   20.231195   library setup time
                                             20.231195   data required time
---------------------------------------------------------------------------------------------
                                             20.231195   data required time
                                             -5.063801   data arrival time
---------------------------------------------------------------------------------------------
                                             15.167393   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.205916    0.081341    5.038196 ^ i_sram.sram1/BEN[0] (CF_SRAM_1024x32)
                                              5.038196   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.852257   20.212030   library setup time
                                             20.212030   data required time
---------------------------------------------------------------------------------------------
                                             20.212030   data required time
                                             -5.038196   data arrival time
---------------------------------------------------------------------------------------------
                                             15.173834   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.204245    0.072606    5.029461 ^ i_sram.sram1/BEN[1] (CF_SRAM_1024x32)
                                              5.029461   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.852027   20.212261   library setup time
                                             20.212261   data required time
---------------------------------------------------------------------------------------------
                                             20.212261   data required time
                                             -5.029461   data arrival time
---------------------------------------------------------------------------------------------
                                             15.182799   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.202883    0.064402    5.021258 ^ i_sram.sram1/BEN[2] (CF_SRAM_1024x32)
                                              5.021258   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.851839   20.212448   library setup time
                                             20.212448   data required time
---------------------------------------------------------------------------------------------
                                             20.212448   data required time
                                             -5.021258   data arrival time
---------------------------------------------------------------------------------------------
                                             15.191189   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.201820    0.057010    5.013866 ^ i_sram.sram1/BEN[3] (CF_SRAM_1024x32)
                                              5.013866   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.851693   20.212595   library setup time
                                             20.212595   data required time
---------------------------------------------------------------------------------------------
                                             20.212595   data required time
                                             -5.013866   data arrival time
---------------------------------------------------------------------------------------------
                                             15.198730   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.889362    0.105780    3.730100 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    1.198184    1.226756    4.956855 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.200756    0.048284    5.005139 ^ i_sram.sram1/BEN[4] (CF_SRAM_1024x32)
                                              5.005139   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.851546   20.212740   library setup time
                                             20.212740   data required time
---------------------------------------------------------------------------------------------
                                             20.212740   data required time
                                             -5.005139   data arrival time
---------------------------------------------------------------------------------------------
                                             15.207601   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.190900    0.122018    4.995767 ^ i_sram.sram1/BEN[8] (CF_SRAM_1024x32)
                                              4.995767   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.850188   20.214100   library setup time
                                             20.214100   data required time
---------------------------------------------------------------------------------------------
                                             20.214100   data required time
                                             -4.995767   data arrival time
---------------------------------------------------------------------------------------------
                                             15.218332   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.188414    0.114468    4.988217 ^ i_sram.sram1/BEN[9] (CF_SRAM_1024x32)
                                              4.988217   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.849845   20.214441   library setup time
                                             20.214441   data required time
---------------------------------------------------------------------------------------------
                                             20.214441   data required time
                                             -4.988217   data arrival time
---------------------------------------------------------------------------------------------
                                             15.226224   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.185629    0.105156    4.978905 ^ i_sram.sram1/BEN[10] (CF_SRAM_1024x32)
                                              4.978905   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.849461   20.214827   library setup time
                                             20.214827   data required time
---------------------------------------------------------------------------------------------
                                             20.214827   data required time
                                             -4.978905   data arrival time
---------------------------------------------------------------------------------------------
                                             15.235920   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.180882    0.086160    4.959908 ^ i_sram.sram1/BEN[11] (CF_SRAM_1024x32)
                                              4.959908   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.848807   20.215479   library setup time
                                             20.215479   data required time
---------------------------------------------------------------------------------------------
                                             20.215479   data required time
                                             -4.959908   data arrival time
---------------------------------------------------------------------------------------------
                                             15.255571   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869325    0.111552    3.717312 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    1.172310    1.156437    4.873749 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.174388    0.044087    4.917837 ^ i_sram.sram1/BEN[12] (CF_SRAM_1024x32)
                                              4.917837   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.847913   20.216375   library setup time
                                             20.216375   data required time
---------------------------------------------------------------------------------------------
                                             20.216375   data required time
                                             -4.917837   data arrival time
---------------------------------------------------------------------------------------------
                                             15.298538   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003658    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000200    0.000100    1.000100 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005061    0.123054    1.041333    2.041433 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.123054    0.000236    2.041669 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.150261    0.468075    0.484400    2.526069 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.468841    0.015699    2.541769 ^ _388_/A (sky130_fd_sc_hd__nand3_4)
     7    0.101179    0.697494    0.706099    3.247867 v _388_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _008_ (net)
                      0.698290    0.019571    3.267438 v _389_/A (sky130_fd_sc_hd__inv_16)
    33    0.370850    0.546378    0.653381    3.920819 ^ _389_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[3] (net)
                      0.568245    0.085517    4.006336 ^ i_sram.sram3/EN (CF_SRAM_1024x32)
                                              4.006336   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -1.310319   19.718815   library setup time
                                             19.718815   data required time
---------------------------------------------------------------------------------------------
                                             19.718815   data required time
                                             -4.006336   data arrival time
---------------------------------------------------------------------------------------------
                                             15.712479   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.040032    0.094146    4.401124 ^ i_sram.sram7/BEN[23] (CF_SRAM_1024x32)
                                              4.401124   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.827185   20.246351   library setup time
                                             20.246351   data required time
---------------------------------------------------------------------------------------------
                                             20.246351   data required time
                                             -4.401124   data arrival time
---------------------------------------------------------------------------------------------
                                             15.845228   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.039952    0.093873    4.400852 ^ i_sram.sram7/BEN[22] (CF_SRAM_1024x32)
                                              4.400852   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.827174   20.246361   library setup time
                                             20.246361   data required time
---------------------------------------------------------------------------------------------
                                             20.246361   data required time
                                             -4.400852   data arrival time
---------------------------------------------------------------------------------------------
                                             15.845510   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.039803    0.093367    4.400345 ^ i_sram.sram7/BEN[21] (CF_SRAM_1024x32)
                                              4.400345   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.827154   20.246384   library setup time
                                             20.246384   data required time
---------------------------------------------------------------------------------------------
                                             20.246384   data required time
                                             -4.400345   data arrival time
---------------------------------------------------------------------------------------------
                                             15.846038   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.039590    0.092639    4.399618 ^ i_sram.sram7/BEN[20] (CF_SRAM_1024x32)
                                              4.399618   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.827124   20.246412   library setup time
                                             20.246412   data required time
---------------------------------------------------------------------------------------------
                                             20.246412   data required time
                                             -4.399618   data arrival time
---------------------------------------------------------------------------------------------
                                             15.846794   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.039309    0.091669    4.398648 ^ i_sram.sram7/BEN[19] (CF_SRAM_1024x32)
                                              4.398648   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.827086   20.246450   library setup time
                                             20.246450   data required time
---------------------------------------------------------------------------------------------
                                             20.246450   data required time
                                             -4.398648   data arrival time
---------------------------------------------------------------------------------------------
                                             15.847803   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.038963    0.090456    4.397435 ^ i_sram.sram7/BEN[18] (CF_SRAM_1024x32)
                                              4.397435   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.827038   20.246498   library setup time
                                             20.246498   data required time
---------------------------------------------------------------------------------------------
                                             20.246498   data required time
                                             -4.397435   data arrival time
---------------------------------------------------------------------------------------------
                                             15.849065   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.037884    0.086564    4.393542 ^ i_sram.sram7/BEN[17] (CF_SRAM_1024x32)
                                              4.393542   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.826889   20.246647   library setup time
                                             20.246647   data required time
---------------------------------------------------------------------------------------------
                                             20.246647   data required time
                                             -4.393542   data arrival time
---------------------------------------------------------------------------------------------
                                             15.853106   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.035926    0.078964    4.385942 ^ i_sram.sram6/BEN[23] (CF_SRAM_1024x32)
                                              4.385942   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.826476   20.241035   library setup time
                                             20.241035   data required time
---------------------------------------------------------------------------------------------
                                             20.241035   data required time
                                             -4.385942   data arrival time
---------------------------------------------------------------------------------------------
                                             15.855094   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.035864    0.078710    4.385689 ^ i_sram.sram6/BEN[22] (CF_SRAM_1024x32)
                                              4.385689   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.826467   20.241045   library setup time
                                             20.241045   data required time
---------------------------------------------------------------------------------------------
                                             20.241045   data required time
                                             -4.385689   data arrival time
---------------------------------------------------------------------------------------------
                                             15.855356   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.035750    0.078243    4.385221 ^ i_sram.sram6/BEN[21] (CF_SRAM_1024x32)
                                              4.385221   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.826452   20.241060   library setup time
                                             20.241060   data required time
---------------------------------------------------------------------------------------------
                                             20.241060   data required time
                                             -4.385221   data arrival time
---------------------------------------------------------------------------------------------
                                             15.855840   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.035577    0.077526    4.384504 ^ i_sram.sram6/BEN[20] (CF_SRAM_1024x32)
                                              4.384504   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.826428   20.241083   library setup time
                                             20.241083   data required time
---------------------------------------------------------------------------------------------
                                             20.241083   data required time
                                             -4.384504   data arrival time
---------------------------------------------------------------------------------------------
                                             15.856581   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.007398    0.083904    4.394183 ^ i_sram.sram7/BEN[31] (CF_SRAM_1024x32)
                                              4.394183   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.822688   20.250849   library setup time
                                             20.250849   data required time
---------------------------------------------------------------------------------------------
                                             20.250849   data required time
                                             -4.394183   data arrival time
---------------------------------------------------------------------------------------------
                                             15.856666   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.007349    0.083722    4.394002 ^ i_sram.sram7/BEN[30] (CF_SRAM_1024x32)
                                              4.394002   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.822682   20.250854   library setup time
                                             20.250854   data required time
---------------------------------------------------------------------------------------------
                                             20.250854   data required time
                                             -4.394002   data arrival time
---------------------------------------------------------------------------------------------
                                             15.856853   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.007225    0.083263    4.393542 ^ i_sram.sram7/BEN[29] (CF_SRAM_1024x32)
                                              4.393542   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.822665   20.250872   library setup time
                                             20.250872   data required time
---------------------------------------------------------------------------------------------
                                             20.250872   data required time
                                             -4.393542   data arrival time
---------------------------------------------------------------------------------------------
                                             15.857330   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.035367    0.076644    4.383623 ^ i_sram.sram6/BEN[19] (CF_SRAM_1024x32)
                                              4.383623   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.826399   20.241114   library setup time
                                             20.241114   data required time
---------------------------------------------------------------------------------------------
                                             20.241114   data required time
                                             -4.383623   data arrival time
---------------------------------------------------------------------------------------------
                                             15.857491   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.036773    0.082345    4.389324 ^ i_sram.sram7/BEN[16] (CF_SRAM_1024x32)
                                              4.389324   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.826736   20.246799   library setup time
                                             20.246799   data required time
---------------------------------------------------------------------------------------------
                                             20.246799   data required time
                                             -4.389324   data arrival time
---------------------------------------------------------------------------------------------
                                             15.857477   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.007040    0.082567    4.392847 ^ i_sram.sram7/BEN[28] (CF_SRAM_1024x32)
                                              4.392847   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.822639   20.250896   library setup time
                                             20.250896   data required time
---------------------------------------------------------------------------------------------
                                             20.250896   data required time
                                             -4.392847   data arrival time
---------------------------------------------------------------------------------------------
                                             15.858049   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.006803    0.081671    4.391950 ^ i_sram.sram7/BEN[27] (CF_SRAM_1024x32)
                                              4.391950   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.822606   20.250931   library setup time
                                             20.250931   data required time
---------------------------------------------------------------------------------------------
                                             20.250931   data required time
                                             -4.391950   data arrival time
---------------------------------------------------------------------------------------------
                                             15.858980   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.006463    0.080361    4.390640 ^ i_sram.sram7/BEN[26] (CF_SRAM_1024x32)
                                              4.390640   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.822559   20.250977   library setup time
                                             20.250977   data required time
---------------------------------------------------------------------------------------------
                                             20.250977   data required time
                                             -4.390640   data arrival time
---------------------------------------------------------------------------------------------
                                             15.860337   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.034571    0.073197    4.380176 ^ i_sram.sram6/BEN[18] (CF_SRAM_1024x32)
                                              4.380176   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.826289   20.241224   library setup time
                                             20.241224   data required time
---------------------------------------------------------------------------------------------
                                             20.241224   data required time
                                             -4.380176   data arrival time
---------------------------------------------------------------------------------------------
                                             15.861048   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.006135    0.079078    4.389357 ^ i_sram.sram7/BEN[24] (CF_SRAM_1024x32)
                                              4.389357   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.822514   20.251022   library setup time
                                             20.251022   data required time
---------------------------------------------------------------------------------------------
                                             20.251022   data required time
                                             -4.389357   data arrival time
---------------------------------------------------------------------------------------------
                                             15.861667   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.006064    0.078797    4.389077 ^ i_sram.sram7/BEN[25] (CF_SRAM_1024x32)
                                              4.389077   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.822505   20.251032   library setup time
                                             20.251032   data required time
---------------------------------------------------------------------------------------------
                                             20.251032   data required time
                                             -4.389077   data arrival time
---------------------------------------------------------------------------------------------
                                             15.861954   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.033889    0.070090    4.377068 ^ i_sram.sram6/BEN[17] (CF_SRAM_1024x32)
                                              4.377068   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.826195   20.241316   library setup time
                                             20.241316   data required time
---------------------------------------------------------------------------------------------
                                             20.241316   data required time
                                             -4.377068   data arrival time
---------------------------------------------------------------------------------------------
                                             15.864249   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.003407    0.067362    4.377641 ^ i_sram.sram6/BEN[31] (CF_SRAM_1024x32)
                                              4.377641   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.821995   20.245518   library setup time
                                             20.245518   data required time
---------------------------------------------------------------------------------------------
                                             20.245518   data required time
                                             -4.377641   data arrival time
---------------------------------------------------------------------------------------------
                                             15.867876   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.003355    0.067117    4.377396 ^ i_sram.sram6/BEN[30] (CF_SRAM_1024x32)
                                              4.377396   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.821988   20.245525   library setup time
                                             20.245525   data required time
---------------------------------------------------------------------------------------------
                                             20.245525   data required time
                                             -4.377396   data arrival time
---------------------------------------------------------------------------------------------
                                             15.868129   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.003258    0.066652    4.376932 ^ i_sram.sram6/BEN[29] (CF_SRAM_1024x32)
                                              4.376932   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.821974   20.245539   library setup time
                                             20.245539   data required time
---------------------------------------------------------------------------------------------
                                             20.245539   data required time
                                             -4.376932   data arrival time
---------------------------------------------------------------------------------------------
                                             15.868608   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.003104    0.065917    4.376196 ^ i_sram.sram6/BEN[28] (CF_SRAM_1024x32)
                                              4.376196   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.821953   20.245560   library setup time
                                             20.245560   data required time
---------------------------------------------------------------------------------------------
                                             20.245560   data required time
                                             -4.376196   data arrival time
---------------------------------------------------------------------------------------------
                                             15.869365   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.002912    0.064984    4.375263 ^ i_sram.sram6/BEN[27] (CF_SRAM_1024x32)
                                              4.375263   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.821927   20.245584   library setup time
                                             20.245584   data required time
---------------------------------------------------------------------------------------------
                                             20.245584   data required time
                                             -4.375263   data arrival time
---------------------------------------------------------------------------------------------
                                             15.870322   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.002676    0.063816    4.374095 ^ i_sram.sram6/BEN[26] (CF_SRAM_1024x32)
                                              4.374095   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.821894   20.245619   library setup time
                                             20.245619   data required time
---------------------------------------------------------------------------------------------
                                             20.245619   data required time
                                             -4.374095   data arrival time
---------------------------------------------------------------------------------------------
                                             15.871523   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.032387    0.062643    4.369622 ^ i_sram.sram6/BEN[16] (CF_SRAM_1024x32)
                                              4.369622   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.825988   20.241524   library setup time
                                             20.241524   data required time
---------------------------------------------------------------------------------------------
                                             20.241524   data required time
                                             -4.369622   data arrival time
---------------------------------------------------------------------------------------------
                                             15.871903   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.002382    0.062321    4.372601 ^ i_sram.sram6/BEN[25] (CF_SRAM_1024x32)
                                              4.372601   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.821854   20.245661   library setup time
                                             20.245661   data required time
---------------------------------------------------------------------------------------------
                                             20.245661   data required time
                                             -4.372601   data arrival time
---------------------------------------------------------------------------------------------
                                             15.873060   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.001766    0.059060    4.369339 ^ i_sram.sram6/BEN[24] (CF_SRAM_1024x32)
                                              4.369339   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.821769   20.245743   library setup time
                                             20.245743   data required time
---------------------------------------------------------------------------------------------
                                             20.245743   data required time
                                             -4.369339   data arrival time
---------------------------------------------------------------------------------------------
                                             15.876403   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.001176    0.055739    4.366018 ^ i_sram.sram4/BEN[31] (CF_SRAM_1024x32)
                                              4.366018   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.825012   20.272097   library setup time
                                             20.272097   data required time
---------------------------------------------------------------------------------------------
                                             20.272097   data required time
                                             -4.366018   data arrival time
---------------------------------------------------------------------------------------------
                                             15.906078   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.001134    0.055493    4.365773 ^ i_sram.sram4/BEN[30] (CF_SRAM_1024x32)
                                              4.365773   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.825006   20.272104   library setup time
                                             20.272104   data required time
---------------------------------------------------------------------------------------------
                                             20.272104   data required time
                                             -4.365773   data arrival time
---------------------------------------------------------------------------------------------
                                             15.906331   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.001055    0.055024    4.365304 ^ i_sram.sram4/BEN[29] (CF_SRAM_1024x32)
                                              4.365304   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.824995   20.272116   library setup time
                                             20.272116   data required time
---------------------------------------------------------------------------------------------
                                             20.272116   data required time
                                             -4.365304   data arrival time
---------------------------------------------------------------------------------------------
                                             15.906811   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.000944    0.054364    4.364643 ^ i_sram.sram4/BEN[28] (CF_SRAM_1024x32)
                                              4.364643   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.824980   20.272129   library setup time
                                             20.272129   data required time
---------------------------------------------------------------------------------------------
                                             20.272129   data required time
                                             -4.364643   data arrival time
---------------------------------------------------------------------------------------------
                                             15.907486   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.030779    0.053359    4.360338 ^ i_sram.sram4/BEN[23] (CF_SRAM_1024x32)
                                              4.360338   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.829092   20.268019   library setup time
                                             20.268019   data required time
---------------------------------------------------------------------------------------------
                                             20.268019   data required time
                                             -4.360338   data arrival time
---------------------------------------------------------------------------------------------
                                             15.907681   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.030751    0.053182    4.360160 ^ i_sram.sram4/BEN[22] (CF_SRAM_1024x32)
                                              4.360160   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.829088   20.268023   library setup time
                                             20.268023   data required time
---------------------------------------------------------------------------------------------
                                             20.268023   data required time
                                             -4.360160   data arrival time
---------------------------------------------------------------------------------------------
                                             15.907862   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.030665    0.052627    4.359605 ^ i_sram.sram4/BEN[21] (CF_SRAM_1024x32)
                                              4.359605   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.829076   20.268036   library setup time
                                             20.268036   data required time
---------------------------------------------------------------------------------------------
                                             20.268036   data required time
                                             -4.359605   data arrival time
---------------------------------------------------------------------------------------------
                                             15.908431   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.000777    0.053357    4.363636 ^ i_sram.sram4/BEN[27] (CF_SRAM_1024x32)
                                              4.363636   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.824957   20.272152   library setup time
                                             20.272152   data required time
---------------------------------------------------------------------------------------------
                                             20.272152   data required time
                                             -4.363636   data arrival time
---------------------------------------------------------------------------------------------
                                             15.908516   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.030545    0.051850    4.358829 ^ i_sram.sram4/BEN[20] (CF_SRAM_1024x32)
                                              4.358829   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.829059   20.268051   library setup time
                                             20.268051   data required time
---------------------------------------------------------------------------------------------
                                             20.268051   data required time
                                             -4.358829   data arrival time
---------------------------------------------------------------------------------------------
                                             15.909223   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.000587    0.052178    4.362458 ^ i_sram.sram4/BEN[26] (CF_SRAM_1024x32)
                                              4.362458   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.824931   20.272179   library setup time
                                             20.272179   data required time
---------------------------------------------------------------------------------------------
                                             20.272179   data required time
                                             -4.362458   data arrival time
---------------------------------------------------------------------------------------------
                                             15.909722   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.030403    0.050909    4.357887 ^ i_sram.sram4/BEN[19] (CF_SRAM_1024x32)
                                              4.357887   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.829040   20.268070   library setup time
                                             20.268070   data required time
---------------------------------------------------------------------------------------------
                                             20.268070   data required time
                                             -4.357887   data arrival time
---------------------------------------------------------------------------------------------
                                             15.910184   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.000359    0.050725    4.361004 ^ i_sram.sram4/BEN[25] (CF_SRAM_1024x32)
                                              4.361004   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.824900   20.272211   library setup time
                                             20.272211   data required time
---------------------------------------------------------------------------------------------
                                             20.272211   data required time
                                             -4.361004   data arrival time
---------------------------------------------------------------------------------------------
                                             15.911207   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.030229    0.049729    4.356708 ^ i_sram.sram4/BEN[18] (CF_SRAM_1024x32)
                                              4.356708   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.829016   20.268095   library setup time
                                             20.268095   data required time
---------------------------------------------------------------------------------------------
                                             20.268095   data required time
                                             -4.356708   data arrival time
---------------------------------------------------------------------------------------------
                                             15.911388   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      1.000131    0.049222    4.359502 ^ i_sram.sram4/BEN[24] (CF_SRAM_1024x32)
                                              4.359502   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.824868   20.272242   library setup time
                                             20.272242   data required time
---------------------------------------------------------------------------------------------
                                             20.272242   data required time
                                             -4.359502   data arrival time
---------------------------------------------------------------------------------------------
                                             15.912740   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.030036    0.048384    4.355363 ^ i_sram.sram4/BEN[17] (CF_SRAM_1024x32)
                                              4.355363   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.828989   20.268122   library setup time
                                             20.268122   data required time
---------------------------------------------------------------------------------------------
                                             20.268122   data required time
                                             -4.355363   data arrival time
---------------------------------------------------------------------------------------------
                                             15.912760   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.029819    0.046814    4.353793 ^ i_sram.sram4/BEN[16] (CF_SRAM_1024x32)
                                              4.353793   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.828959   20.268150   library setup time
                                             20.268150   data required time
---------------------------------------------------------------------------------------------
                                             20.268150   data required time
                                             -4.353793   data arrival time
---------------------------------------------------------------------------------------------
                                             15.914358   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.022087    0.175049    3.088651 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    1.026769    1.218328    4.306978 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.028275    0.033302    4.340281 ^ i_sram.sram5/BEN[16] (CF_SRAM_1024x32)
                                              4.340281   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.828406   20.257933   library setup time
                                             20.257933   data required time
---------------------------------------------------------------------------------------------
                                             20.257933   data required time
                                             -4.340281   data arrival time
---------------------------------------------------------------------------------------------
                                             15.917651   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.044737    0.202296    3.102888 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.996620    1.207392    4.310279 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.998255    0.034063    4.344342 ^ i_sram.sram5/BEN[24] (CF_SRAM_1024x32)
                                              4.344342   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.824135   20.262203   library setup time
                                             20.262203   data required time
---------------------------------------------------------------------------------------------
                                             20.262203   data required time
                                             -4.344342   data arrival time
---------------------------------------------------------------------------------------------
                                             15.917861   slack (MET)


Startpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_ack_o (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.059158    0.151514    1.323843 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.021516    0.231783    1.247305    2.571147 v _674_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net54 (net)
                      0.231809    0.002573    2.573720 v output54/A (sky130_fd_sc_hd__buf_1)
     1    0.000410    0.028162    0.210299    2.784019 v output54/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_ack_o (net)
                      0.028162    0.000010    2.784029 v wbs_ack_o (out)
                                              2.784029   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -2.784029   data arrival time
---------------------------------------------------------------------------------------------
                                             15.965972   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.990920    0.101753    3.002345 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.695954    0.974486    3.976831 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.710780    0.081191    4.058022 ^ i_sram.sram3/BEN[31] (CF_SRAM_1024x32)
                                              4.058022   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.758831   20.270304   library setup time
                                             20.270304   data required time
---------------------------------------------------------------------------------------------
                                             20.270304   data required time
                                             -4.058022   data arrival time
---------------------------------------------------------------------------------------------
                                             16.212282   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.990920    0.101753    3.002345 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.695954    0.974486    3.976831 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.710703    0.080992    4.057823 ^ i_sram.sram3/BEN[30] (CF_SRAM_1024x32)
                                              4.057823   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.758814   20.270321   library setup time
                                             20.270321   data required time
---------------------------------------------------------------------------------------------
                                             20.270321   data required time
                                             -4.057823   data arrival time
---------------------------------------------------------------------------------------------
                                             16.212498   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.990920    0.101753    3.002345 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.695954    0.974486    3.976831 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.710513    0.080495    4.057326 ^ i_sram.sram3/BEN[29] (CF_SRAM_1024x32)
                                              4.057326   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.758773   20.270363   library setup time
                                             20.270363   data required time
---------------------------------------------------------------------------------------------
                                             20.270363   data required time
                                             -4.057326   data arrival time
---------------------------------------------------------------------------------------------
                                             16.213037   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.990920    0.101753    3.002345 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.695954    0.974486    3.976831 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.710259    0.079825    4.056656 ^ i_sram.sram3/BEN[28] (CF_SRAM_1024x32)
                                              4.056656   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.758719   20.270414   library setup time
                                             20.270414   data required time
---------------------------------------------------------------------------------------------
                                             20.270414   data required time
                                             -4.056656   data arrival time
---------------------------------------------------------------------------------------------
                                             16.213758   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.990920    0.101753    3.002345 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.695954    0.974486    3.976831 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.709213    0.077006    4.053837 ^ i_sram.sram3/BEN[27] (CF_SRAM_1024x32)
                                              4.053837   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.758495   20.270641   library setup time
                                             20.270641   data required time
---------------------------------------------------------------------------------------------
                                             20.270641   data required time
                                             -4.053837   data arrival time
---------------------------------------------------------------------------------------------
                                             16.216805   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.990920    0.101753    3.002345 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.695954    0.974486    3.976831 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.707912    0.073340    4.050171 ^ i_sram.sram3/BEN[26] (CF_SRAM_1024x32)
                                              4.050171   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.758216   20.270918   library setup time
                                             20.270918   data required time
---------------------------------------------------------------------------------------------
                                             20.270918   data required time
                                             -4.050171   data arrival time
---------------------------------------------------------------------------------------------
                                             16.220747   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.990920    0.101753    3.002345 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.695954    0.974486    3.976831 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.707900    0.073305    4.050137 ^ i_sram.sram3/BEN[24] (CF_SRAM_1024x32)
                                              4.050137   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.758213   20.270922   library setup time
                                             20.270922   data required time
---------------------------------------------------------------------------------------------
                                             20.270922   data required time
                                             -4.050137   data arrival time
---------------------------------------------------------------------------------------------
                                             16.220785   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.990920    0.101753    3.002345 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.695954    0.974486    3.976831 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.707814    0.073055    4.049886 ^ i_sram.sram3/BEN[25] (CF_SRAM_1024x32)
                                              4.049886   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.758195   20.270939   library setup time
                                             20.270939   data required time
---------------------------------------------------------------------------------------------
                                             20.270939   data required time
                                             -4.049886   data arrival time
---------------------------------------------------------------------------------------------
                                             16.221054   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.990920    0.101753    3.002345 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.695954    0.974486    3.976831 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.705292    0.065285    4.042116 ^ i_sram.sram2/BEN[31] (CF_SRAM_1024x32)
                                              4.042116   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.757613   20.266041   library setup time
                                             20.266041   data required time
---------------------------------------------------------------------------------------------
                                             20.266041   data required time
                                             -4.042116   data arrival time
---------------------------------------------------------------------------------------------
                                             16.223925   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.990920    0.101753    3.002345 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.695954    0.974486    3.976831 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.705218    0.065041    4.041873 ^ i_sram.sram2/BEN[30] (CF_SRAM_1024x32)
                                              4.041873   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.757597   20.266056   library setup time
                                             20.266056   data required time
---------------------------------------------------------------------------------------------
                                             20.266056   data required time
                                             -4.041873   data arrival time
---------------------------------------------------------------------------------------------
                                             16.224184   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.990920    0.101753    3.002345 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.695954    0.974486    3.976831 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.705055    0.064503    4.041334 ^ i_sram.sram2/BEN[29] (CF_SRAM_1024x32)
                                              4.041334   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.757562   20.266090   library setup time
                                             20.266090   data required time
---------------------------------------------------------------------------------------------
                                             20.266090   data required time
                                             -4.041334   data arrival time
---------------------------------------------------------------------------------------------
                                             16.224756   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.990920    0.101753    3.002345 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.695954    0.974486    3.976831 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.704839    0.063781    4.040612 ^ i_sram.sram2/BEN[28] (CF_SRAM_1024x32)
                                              4.040612   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.757516   20.266138   library setup time
                                             20.266138   data required time
---------------------------------------------------------------------------------------------
                                             20.266138   data required time
                                             -4.040612   data arrival time
---------------------------------------------------------------------------------------------
                                             16.225525   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.990920    0.101753    3.002345 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.695954    0.974486    3.976831 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.704521    0.062699    4.039530 ^ i_sram.sram2/BEN[27] (CF_SRAM_1024x32)
                                              4.039530   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.757447   20.266205   library setup time
                                             20.266205   data required time
---------------------------------------------------------------------------------------------
                                             20.266205   data required time
                                             -4.039530   data arrival time
---------------------------------------------------------------------------------------------
                                             16.226675   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.990920    0.101753    3.002345 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.695954    0.974486    3.976831 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.704061    0.061100    4.037930 ^ i_sram.sram2/BEN[26] (CF_SRAM_1024x32)
                                              4.037930   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.757349   20.266302   library setup time
                                             20.266302   data required time
---------------------------------------------------------------------------------------------
                                             20.266302   data required time
                                             -4.037930   data arrival time
---------------------------------------------------------------------------------------------
                                             16.228373   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.980521    0.081695    2.995297 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.690764    0.972331    3.967628 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.702550    0.072464    4.040092 ^ i_sram.sram3/BEN[23] (CF_SRAM_1024x32)
                                              4.040092   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.757066   20.272070   library setup time
                                             20.272070   data required time
---------------------------------------------------------------------------------------------
                                             20.272070   data required time
                                             -4.040092   data arrival time
---------------------------------------------------------------------------------------------
                                             16.231976   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.980521    0.081695    2.995297 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.690764    0.972331    3.967628 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.702468    0.072227    4.039855 ^ i_sram.sram3/BEN[22] (CF_SRAM_1024x32)
                                              4.039855   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.757049   20.272087   library setup time
                                             20.272087   data required time
---------------------------------------------------------------------------------------------
                                             20.272087   data required time
                                             -4.039855   data arrival time
---------------------------------------------------------------------------------------------
                                             16.232231   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.980521    0.081695    2.995297 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.690764    0.972331    3.967628 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.702290    0.071704    4.039332 ^ i_sram.sram3/BEN[21] (CF_SRAM_1024x32)
                                              4.039332   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.757010   20.272123   library setup time
                                             20.272123   data required time
---------------------------------------------------------------------------------------------
                                             20.272123   data required time
                                             -4.039332   data arrival time
---------------------------------------------------------------------------------------------
                                             16.232792   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.980521    0.081695    2.995297 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.690764    0.972331    3.967628 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.702034    0.070945    4.038573 ^ i_sram.sram3/BEN[20] (CF_SRAM_1024x32)
                                              4.038573   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.756955   20.272179   library setup time
                                             20.272179   data required time
---------------------------------------------------------------------------------------------
                                             20.272179   data required time
                                             -4.038573   data arrival time
---------------------------------------------------------------------------------------------
                                             16.233606   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.990920    0.101753    3.002345 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.695954    0.974486    3.976831 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.702482    0.055205    4.032036 ^ i_sram.sram2/BEN[25] (CF_SRAM_1024x32)
                                              4.032036   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.757010   20.266642   library setup time
                                             20.266642   data required time
---------------------------------------------------------------------------------------------
                                             20.266642   data required time
                                             -4.032036   data arrival time
---------------------------------------------------------------------------------------------
                                             16.234608   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.980521    0.081695    2.995297 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.690764    0.972331    3.967628 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.701615    0.069684    4.037313 ^ i_sram.sram3/BEN[19] (CF_SRAM_1024x32)
                                              4.037313   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.756866   20.272270   library setup time
                                             20.272270   data required time
---------------------------------------------------------------------------------------------
                                             20.272270   data required time
                                             -4.037313   data arrival time
---------------------------------------------------------------------------------------------
                                             16.234957   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.980521    0.081695    2.995297 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.690764    0.972331    3.967628 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.701543    0.069466    4.037094 ^ i_sram.sram3/BEN[18] (CF_SRAM_1024x32)
                                              4.037094   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.756850   20.272284   library setup time
                                             20.272284   data required time
---------------------------------------------------------------------------------------------
                                             20.272284   data required time
                                             -4.037094   data arrival time
---------------------------------------------------------------------------------------------
                                             16.235189   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.980521    0.081695    2.995297 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.690764    0.972331    3.967628 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.701149    0.068253    4.035881 ^ i_sram.sram3/BEN[17] (CF_SRAM_1024x32)
                                              4.035881   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.756766   20.272369   library setup time
                                             20.272369   data required time
---------------------------------------------------------------------------------------------
                                             20.272369   data required time
                                             -4.035881   data arrival time
---------------------------------------------------------------------------------------------
                                             16.236488   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.980521    0.081695    2.995297 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.690764    0.972331    3.967628 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.701121    0.068168    4.035796 ^ i_sram.sram3/BEN[16] (CF_SRAM_1024x32)
                                              4.035796   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.756760   20.272375   library setup time
                                             20.272375   data required time
---------------------------------------------------------------------------------------------
                                             20.272375   data required time
                                             -4.035796   data arrival time
---------------------------------------------------------------------------------------------
                                             16.236578   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.980521    0.081695    2.995297 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.690764    0.972331    3.967628 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.699514    0.062958    4.030586 ^ i_sram.sram2/BEN[23] (CF_SRAM_1024x32)
                                              4.030586   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.756374   20.267279   library setup time
                                             20.267279   data required time
---------------------------------------------------------------------------------------------
                                             20.267279   data required time
                                             -4.030586   data arrival time
---------------------------------------------------------------------------------------------
                                             16.236692   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.980521    0.081695    2.995297 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.690764    0.972331    3.967628 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.699435    0.062691    4.030319 ^ i_sram.sram2/BEN[22] (CF_SRAM_1024x32)
                                              4.030319   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.756357   20.267296   library setup time
                                             20.267296   data required time
---------------------------------------------------------------------------------------------
                                             20.267296   data required time
                                             -4.030319   data arrival time
---------------------------------------------------------------------------------------------
                                             16.236977   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.980521    0.081695    2.995297 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.690764    0.972331    3.967628 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.699295    0.062209    4.029837 ^ i_sram.sram2/BEN[21] (CF_SRAM_1024x32)
                                              4.029837   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.756327   20.267326   library setup time
                                             20.267326   data required time
---------------------------------------------------------------------------------------------
                                             20.267326   data required time
                                             -4.029837   data arrival time
---------------------------------------------------------------------------------------------
                                             16.237490   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.980521    0.081695    2.995297 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.690764    0.972331    3.967628 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.699083    0.061478    4.029106 ^ i_sram.sram2/BEN[20] (CF_SRAM_1024x32)
                                              4.029106   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.756282   20.267370   library setup time
                                             20.267370   data required time
---------------------------------------------------------------------------------------------
                                             20.267370   data required time
                                             -4.029106   data arrival time
---------------------------------------------------------------------------------------------
                                             16.238264   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.990920    0.101753    3.002345 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.695954    0.974486    3.976831 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.701580    0.051494    4.028325 ^ i_sram.sram2/BEN[24] (CF_SRAM_1024x32)
                                              4.028325   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.756817   20.266836   library setup time
                                             20.266836   data required time
---------------------------------------------------------------------------------------------
                                             20.266836   data required time
                                             -4.028325   data arrival time
---------------------------------------------------------------------------------------------
                                             16.238512   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.980521    0.081695    2.995297 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.690764    0.972331    3.967628 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.698847    0.060653    4.028281 ^ i_sram.sram2/BEN[19] (CF_SRAM_1024x32)
                                              4.028281   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.756231   20.267422   library setup time
                                             20.267422   data required time
---------------------------------------------------------------------------------------------
                                             20.267422   data required time
                                             -4.028281   data arrival time
---------------------------------------------------------------------------------------------
                                             16.239141   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.980521    0.081695    2.995297 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.690764    0.972331    3.967628 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.697829    0.056932    4.024560 ^ i_sram.sram2/BEN[18] (CF_SRAM_1024x32)
                                              4.024560   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.756013   20.267641   library setup time
                                             20.267641   data required time
---------------------------------------------------------------------------------------------
                                             20.267641   data required time
                                             -4.024560   data arrival time
---------------------------------------------------------------------------------------------
                                             16.243080   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.980521    0.081695    2.995297 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.690764    0.972331    3.967628 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.697004    0.053705    4.021334 ^ i_sram.sram2/BEN[17] (CF_SRAM_1024x32)
                                              4.021334   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.755836   20.267817   library setup time
                                             20.267817   data required time
---------------------------------------------------------------------------------------------
                                             20.267817   data required time
                                             -4.021334   data arrival time
---------------------------------------------------------------------------------------------
                                             16.246483   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.980521    0.081695    2.995297 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.690764    0.972331    3.967628 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.696325    0.050879    4.018507 ^ i_sram.sram2/BEN[16] (CF_SRAM_1024x32)
                                              4.018507   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.755690   20.267962   library setup time
                                             20.267962   data required time
---------------------------------------------------------------------------------------------
                                             20.267962   data required time
                                             -4.018507   data arrival time
---------------------------------------------------------------------------------------------
                                             16.249456   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.915244    0.155651    3.779971 ^ i_sram.sram3/BEN[0] (CF_SRAM_1024x32)
                                              3.779971   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.802668   20.226467   library setup time
                                             20.226467   data required time
---------------------------------------------------------------------------------------------
                                             20.226467   data required time
                                             -3.779971   data arrival time
---------------------------------------------------------------------------------------------
                                             16.446497   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.915092    0.155405    3.779724 ^ i_sram.sram3/BEN[1] (CF_SRAM_1024x32)
                                              3.779724   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.802635   20.226500   library setup time
                                             20.226500   data required time
---------------------------------------------------------------------------------------------
                                             20.226500   data required time
                                             -3.779724   data arrival time
---------------------------------------------------------------------------------------------
                                             16.446777   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.914787    0.154912    3.779232 ^ i_sram.sram3/BEN[2] (CF_SRAM_1024x32)
                                              3.779232   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.802570   20.226564   library setup time
                                             20.226564   data required time
---------------------------------------------------------------------------------------------
                                             20.226564   data required time
                                             -3.779232   data arrival time
---------------------------------------------------------------------------------------------
                                             16.447332   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.914341    0.154188    3.778507 ^ i_sram.sram3/BEN[3] (CF_SRAM_1024x32)
                                              3.778507   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.802474   20.226660   library setup time
                                             20.226660   data required time
---------------------------------------------------------------------------------------------
                                             20.226660   data required time
                                             -3.778507   data arrival time
---------------------------------------------------------------------------------------------
                                             16.448154   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.913828    0.153350    3.777670 ^ i_sram.sram3/BEN[4] (CF_SRAM_1024x32)
                                              3.777670   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.802364   20.226770   library setup time
                                             20.226770   data required time
---------------------------------------------------------------------------------------------
                                             20.226770   data required time
                                             -3.777670   data arrival time
---------------------------------------------------------------------------------------------
                                             16.449100   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.913609    0.152992    3.777311 ^ i_sram.sram3/BEN[7] (CF_SRAM_1024x32)
                                              3.777311   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.802317   20.226818   library setup time
                                             20.226818   data required time
---------------------------------------------------------------------------------------------
                                             20.226818   data required time
                                             -3.777311   data arrival time
---------------------------------------------------------------------------------------------
                                             16.449507   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.913509    0.152826    3.777146 ^ i_sram.sram3/BEN[6] (CF_SRAM_1024x32)
                                              3.777146   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.802296   20.226839   library setup time
                                             20.226839   data required time
---------------------------------------------------------------------------------------------
                                             20.226839   data required time
                                             -3.777146   data arrival time
---------------------------------------------------------------------------------------------
                                             16.449694   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.913245    0.152392    3.776711 ^ i_sram.sram3/BEN[5] (CF_SRAM_1024x32)
                                              3.776711   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.802239   20.226896   library setup time
                                             20.226896   data required time
---------------------------------------------------------------------------------------------
                                             20.226896   data required time
                                             -3.776711   data arrival time
---------------------------------------------------------------------------------------------
                                             16.450184   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.905152    0.138433    3.762753 ^ i_sram.sram2/BEN[7] (CF_SRAM_1024x32)
                                              3.762753   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.800463   20.223188   library setup time
                                             20.223188   data required time
---------------------------------------------------------------------------------------------
                                             20.223188   data required time
                                             -3.762753   data arrival time
---------------------------------------------------------------------------------------------
                                             16.460438   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.905020    0.138193    3.762513 ^ i_sram.sram2/BEN[6] (CF_SRAM_1024x32)
                                              3.762513   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.800435   20.223217   library setup time
                                             20.223217   data required time
---------------------------------------------------------------------------------------------
                                             20.223217   data required time
                                             -3.762513   data arrival time
---------------------------------------------------------------------------------------------
                                             16.460705   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.904675    0.137565    3.761885 ^ i_sram.sram2/BEN[0] (CF_SRAM_1024x32)
                                              3.761885   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.800360   20.223291   library setup time
                                             20.223291   data required time
---------------------------------------------------------------------------------------------
                                             20.223291   data required time
                                             -3.761885   data arrival time
---------------------------------------------------------------------------------------------
                                             16.461407   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.904544    0.137327    3.761647 ^ i_sram.sram2/BEN[1] (CF_SRAM_1024x32)
                                              3.761647   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.800333   20.223320   library setup time
                                             20.223320   data required time
---------------------------------------------------------------------------------------------
                                             20.223320   data required time
                                             -3.761647   data arrival time
---------------------------------------------------------------------------------------------
                                             16.461674   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.904316    0.136908    3.761228 ^ i_sram.sram2/BEN[2] (CF_SRAM_1024x32)
                                              3.761228   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.800283   20.223368   library setup time
                                             20.223368   data required time
---------------------------------------------------------------------------------------------
                                             20.223368   data required time
                                             -3.761228   data arrival time
---------------------------------------------------------------------------------------------
                                             16.462141   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.904301    0.136882    3.761201 ^ i_sram.sram2/BEN[5] (CF_SRAM_1024x32)
                                              3.761201   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.800280   20.223372   library setup time
                                             20.223372   data required time
---------------------------------------------------------------------------------------------
                                             20.223372   data required time
                                             -3.761201   data arrival time
---------------------------------------------------------------------------------------------
                                             16.462172   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.903900    0.136145    3.760464 ^ i_sram.sram2/BEN[3] (CF_SRAM_1024x32)
                                              3.760464   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.800194   20.223459   library setup time
                                             20.223459   data required time
---------------------------------------------------------------------------------------------
                                             20.223459   data required time
                                             -3.760464   data arrival time
---------------------------------------------------------------------------------------------
                                             16.462996   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.903438    0.135290    3.759609 ^ i_sram.sram2/BEN[4] (CF_SRAM_1024x32)
                                              3.759609   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.800095   20.223557   library setup time
                                             20.223557   data required time
---------------------------------------------------------------------------------------------
                                             20.223557   data required time
                                             -3.759609   data arrival time
---------------------------------------------------------------------------------------------
                                             16.463947   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.895085    0.157680    3.763439 ^ i_sram.sram3/BEN[8] (CF_SRAM_1024x32)
                                              3.763439   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.798346   20.230789   library setup time
                                             20.230789   data required time
---------------------------------------------------------------------------------------------
                                             20.230789   data required time
                                             -3.763439   data arrival time
---------------------------------------------------------------------------------------------
                                             16.467348   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.894937    0.157454    3.763213 ^ i_sram.sram3/BEN[9] (CF_SRAM_1024x32)
                                              3.763213   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.798314   20.230820   library setup time
                                             20.230820   data required time
---------------------------------------------------------------------------------------------
                                             20.230820   data required time
                                             -3.763213   data arrival time
---------------------------------------------------------------------------------------------
                                             16.467606   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.894653    0.157021    3.762780 ^ i_sram.sram3/BEN[10] (CF_SRAM_1024x32)
                                              3.762780   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.798253   20.230883   library setup time
                                             20.230883   data required time
---------------------------------------------------------------------------------------------
                                             20.230883   data required time
                                             -3.762780   data arrival time
---------------------------------------------------------------------------------------------
                                             16.468102   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.891191    0.151639    3.757398 ^ i_sram.sram2/BEN[8] (CF_SRAM_1024x32)
                                              3.757398   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.797469   20.226185   library setup time
                                             20.226185   data required time
---------------------------------------------------------------------------------------------
                                             20.226185   data required time
                                             -3.757398   data arrival time
---------------------------------------------------------------------------------------------
                                             16.468786   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.894230    0.156373    3.762132 ^ i_sram.sram3/BEN[11] (CF_SRAM_1024x32)
                                              3.762132   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.798162   20.230972   library setup time
                                             20.230972   data required time
---------------------------------------------------------------------------------------------
                                             20.230972   data required time
                                             -3.762132   data arrival time
---------------------------------------------------------------------------------------------
                                             16.468842   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.890733    0.150914    3.756673 ^ i_sram.sram2/BEN[9] (CF_SRAM_1024x32)
                                              3.756673   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.797371   20.226282   library setup time
                                             20.226282   data required time
---------------------------------------------------------------------------------------------
                                             20.226282   data required time
                                             -3.756673   data arrival time
---------------------------------------------------------------------------------------------
                                             16.469608   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.893657    0.155492    3.761251 ^ i_sram.sram3/BEN[12] (CF_SRAM_1024x32)
                                              3.761251   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.798039   20.231096   library setup time
                                             20.231096   data required time
---------------------------------------------------------------------------------------------
                                             20.231096   data required time
                                             -3.761251   data arrival time
---------------------------------------------------------------------------------------------
                                             16.469845   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.890174    0.150022    3.755781 ^ i_sram.sram2/BEN[10] (CF_SRAM_1024x32)
                                              3.755781   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.797251   20.226400   library setup time
                                             20.226400   data required time
---------------------------------------------------------------------------------------------
                                             20.226400   data required time
                                             -3.755781   data arrival time
---------------------------------------------------------------------------------------------
                                             16.470619   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.892935    0.154373    3.760133 ^ i_sram.sram3/BEN[13] (CF_SRAM_1024x32)
                                              3.760133   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.797885   20.231251   library setup time
                                             20.231251   data required time
---------------------------------------------------------------------------------------------
                                             20.231251   data required time
                                             -3.760133   data arrival time
---------------------------------------------------------------------------------------------
                                             16.471117   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.889759    0.149357    3.755116 ^ i_sram.sram2/BEN[11] (CF_SRAM_1024x32)
                                              3.755116   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.797163   20.226490   library setup time
                                             20.226490   data required time
---------------------------------------------------------------------------------------------
                                             20.226490   data required time
                                             -3.755116   data arrival time
---------------------------------------------------------------------------------------------
                                             16.471373   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.889157    0.148388    3.754147 ^ i_sram.sram2/BEN[12] (CF_SRAM_1024x32)
                                              3.754147   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.797034   20.226620   library setup time
                                             20.226620   data required time
---------------------------------------------------------------------------------------------
                                             20.226620   data required time
                                             -3.754147   data arrival time
---------------------------------------------------------------------------------------------
                                             16.472471   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.892055    0.153000    3.758759 ^ i_sram.sram3/BEN[14] (CF_SRAM_1024x32)
                                              3.758759   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.797696   20.231438   library setup time
                                             20.231438   data required time
---------------------------------------------------------------------------------------------
                                             20.231438   data required time
                                             -3.758759   data arrival time
---------------------------------------------------------------------------------------------
                                             16.472679   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.888536    0.147380    3.753140 ^ i_sram.sram2/BEN[13] (CF_SRAM_1024x32)
                                              3.753140   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.796900   20.226753   library setup time
                                             20.226753   data required time
---------------------------------------------------------------------------------------------
                                             20.226753   data required time
                                             -3.753140   data arrival time
---------------------------------------------------------------------------------------------
                                             16.473612   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.891175    0.151614    3.757374 ^ i_sram.sram3/BEN[15] (CF_SRAM_1024x32)
                                              3.757374   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.797507   20.231627   library setup time
                                             20.231627   data required time
---------------------------------------------------------------------------------------------
                                             20.231627   data required time
                                             -3.757374   data arrival time
---------------------------------------------------------------------------------------------
                                             16.474253   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.886254    0.143617    3.749376 ^ i_sram.sram2/BEN[14] (CF_SRAM_1024x32)
                                              3.749376   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.796411   20.227242   library setup time
                                             20.227242   data required time
---------------------------------------------------------------------------------------------
                                             20.227242   data required time
                                             -3.749376   data arrival time
---------------------------------------------------------------------------------------------
                                             16.477865   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.884323    0.140353    3.746112 ^ i_sram.sram2/BEN[15] (CF_SRAM_1024x32)
                                              3.746112   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.795997   20.227657   library setup time
                                             20.227657   data required time
---------------------------------------------------------------------------------------------
                                             20.227657   data required time
                                             -3.746112   data arrival time
---------------------------------------------------------------------------------------------
                                             16.481544   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.869118    0.111095    3.716855 ^ i_sram.sram1/BEN[13] (CF_SRAM_1024x32)
                                              3.716855   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.795821   20.268467   library setup time
                                             20.268467   data required time
---------------------------------------------------------------------------------------------
                                             20.268467   data required time
                                             -3.716855   data arrival time
---------------------------------------------------------------------------------------------
                                             16.551613   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.868397    0.109492    3.715251 ^ i_sram.sram1/BEN[14] (CF_SRAM_1024x32)
                                              3.715251   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.795666   20.268621   library setup time
                                             20.268621   data required time
---------------------------------------------------------------------------------------------
                                             20.268621   data required time
                                             -3.715251   data arrival time
---------------------------------------------------------------------------------------------
                                             16.553370   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.677977    0.033291    2.679157 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.846422    0.926602    3.605759 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.867973    0.108535    3.714294 ^ i_sram.sram1/BEN[15] (CF_SRAM_1024x32)
                                              3.714294   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.795575   20.268711   library setup time
                                             20.268711   data required time
---------------------------------------------------------------------------------------------
                                             20.268711   data required time
                                             -3.714294   data arrival time
---------------------------------------------------------------------------------------------
                                             16.554417   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.880517    0.081028    3.705347 ^ i_sram.sram1/BEN[5] (CF_SRAM_1024x32)
                                              3.705347   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.798265   20.266022   library setup time
                                             20.266022   data required time
---------------------------------------------------------------------------------------------
                                             20.266022   data required time
                                             -3.705347   data arrival time
---------------------------------------------------------------------------------------------
                                             16.560675   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.878889    0.075377    3.699696 ^ i_sram.sram1/BEN[6] (CF_SRAM_1024x32)
                                              3.699696   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.797916   20.266371   library setup time
                                             20.266371   data required time
---------------------------------------------------------------------------------------------
                                             20.266371   data required time
                                             -3.699696   data arrival time
---------------------------------------------------------------------------------------------
                                             16.566673   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.687509    0.028097    2.668123 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569681    0.869480    0.956196    3.624319 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.877511    0.070141    3.694461 ^ i_sram.sram1/BEN[7] (CF_SRAM_1024x32)
                                              3.694461   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.797620   20.266666   library setup time
                                             20.266666   data required time
---------------------------------------------------------------------------------------------
                                             20.266666   data required time
                                             -3.694461   data arrival time
---------------------------------------------------------------------------------------------
                                             16.572205   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.050911    0.210854    3.111446 ^ i_sram.sram5/BEN[31] (CF_SRAM_1024x32)
                                              3.111446   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.831525   20.254814   library setup time
                                             20.254814   data required time
---------------------------------------------------------------------------------------------
                                             20.254814   data required time
                                             -3.111446   data arrival time
---------------------------------------------------------------------------------------------
                                             17.143368   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.050733    0.210612    3.111203 ^ i_sram.sram5/BEN[30] (CF_SRAM_1024x32)
                                              3.111203   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.831500   20.254839   library setup time
                                             20.254839   data required time
---------------------------------------------------------------------------------------------
                                             20.254839   data required time
                                             -3.111203   data arrival time
---------------------------------------------------------------------------------------------
                                             17.143635   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.050425    0.210192    3.110784 ^ i_sram.sram5/BEN[29] (CF_SRAM_1024x32)
                                              3.110784   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.831458   20.254881   library setup time
                                             20.254881   data required time
---------------------------------------------------------------------------------------------
                                             20.254881   data required time
                                             -3.110784   data arrival time
---------------------------------------------------------------------------------------------
                                             17.144098   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.049964    0.209560    3.110152 ^ i_sram.sram5/BEN[28] (CF_SRAM_1024x32)
                                              3.110152   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.831394   20.254946   library setup time
                                             20.254946   data required time
---------------------------------------------------------------------------------------------
                                             20.254946   data required time
                                             -3.110152   data arrival time
---------------------------------------------------------------------------------------------
                                             17.144793   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.049349    0.208716    3.109308 ^ i_sram.sram5/BEN[27] (CF_SRAM_1024x32)
                                              3.109308   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.831309   20.255028   library setup time
                                             20.255028   data required time
---------------------------------------------------------------------------------------------
                                             20.255028   data required time
                                             -3.109308   data arrival time
---------------------------------------------------------------------------------------------
                                             17.145720   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.047314    0.205903    3.106495 ^ i_sram.sram5/BEN[26] (CF_SRAM_1024x32)
                                              3.106495   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.831029   20.255310   library setup time
                                             20.255310   data required time
---------------------------------------------------------------------------------------------
                                             20.255310   data required time
                                             -3.106495   data arrival time
---------------------------------------------------------------------------------------------
                                             17.148815   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.045295    0.203082    3.103673 ^ i_sram.sram5/BEN[25] (CF_SRAM_1024x32)
                                              3.103673   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.830751   20.255589   library setup time
                                             20.255589   data required time
---------------------------------------------------------------------------------------------
                                             20.255589   data required time
                                             -3.103673   data arrival time
---------------------------------------------------------------------------------------------
                                             17.151915   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.027017    0.182959    3.096561 ^ i_sram.sram5/BEN[23] (CF_SRAM_1024x32)
                                              3.096561   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.828232   20.258106   library setup time
                                             20.258106   data required time
---------------------------------------------------------------------------------------------
                                             20.258106   data required time
                                             -3.096561   data arrival time
---------------------------------------------------------------------------------------------
                                             17.161545   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.026873    0.182732    3.096334 ^ i_sram.sram5/BEN[22] (CF_SRAM_1024x32)
                                              3.096334   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.828212   20.258127   library setup time
                                             20.258127   data required time
---------------------------------------------------------------------------------------------
                                             20.258127   data required time
                                             -3.096334   data arrival time
---------------------------------------------------------------------------------------------
                                             17.161793   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.026067    0.181460    3.095062 ^ i_sram.sram5/BEN[21] (CF_SRAM_1024x32)
                                              3.095062   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.828101   20.258236   library setup time
                                             20.258236   data required time
---------------------------------------------------------------------------------------------
                                             20.258236   data required time
                                             -3.095062   data arrival time
---------------------------------------------------------------------------------------------
                                             17.163174   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.025201    0.180083    3.093685 ^ i_sram.sram5/BEN[20] (CF_SRAM_1024x32)
                                              3.093685   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.827982   20.258358   library setup time
                                             20.258358   data required time
---------------------------------------------------------------------------------------------
                                             20.258358   data required time
                                             -3.093685   data arrival time
---------------------------------------------------------------------------------------------
                                             17.164673   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.024691    0.179267    3.092869 ^ i_sram.sram5/BEN[19] (CF_SRAM_1024x32)
                                              3.092869   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.827912   20.258427   library setup time
                                             20.258427   data required time
---------------------------------------------------------------------------------------------
                                             20.258427   data required time
                                             -3.092869   data arrival time
---------------------------------------------------------------------------------------------
                                             17.165558   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.024010    0.178174    3.091776 ^ i_sram.sram5/BEN[18] (CF_SRAM_1024x32)
                                              3.091776   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.827818   20.258520   library setup time
                                             20.258520   data required time
---------------------------------------------------------------------------------------------
                                             20.258520   data required time
                                             -3.091776   data arrival time
---------------------------------------------------------------------------------------------
                                             17.166744   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      1.023040    0.176605    3.090207 ^ i_sram.sram5/BEN[17] (CF_SRAM_1024x32)
                                              3.090207   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.827684   20.258654   library setup time
                                             20.258654   data required time
---------------------------------------------------------------------------------------------
                                             20.258654   data required time
                                             -3.090207   data arrival time
---------------------------------------------------------------------------------------------
                                             17.168447   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002547    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000139    0.000069    1.000069 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008143    0.163978    1.078124    2.078194 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163978    0.000623    2.078816 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.907463    0.757496    2.836312 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      1.006436    0.229585    3.065897 ^ i_sram.sram6/DI[27] (CF_SRAM_1024x32)
                                              3.065897   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.833100   20.234413   library setup time
                                             20.234413   data required time
---------------------------------------------------------------------------------------------
                                             20.234413   data required time
                                             -3.065897   data arrival time
---------------------------------------------------------------------------------------------
                                             17.168516   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002846    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000150    0.000075    1.000075 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008662    0.171075    1.084353    2.084429 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.171075    0.000659    2.085087 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.864305    0.630407    2.715494 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      1.084292    0.343631    3.059125 ^ i_sram.sram7/DI[17] (CF_SRAM_1024x32)
                                              3.059125   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.845031   20.228506   library setup time
                                             20.228506   data required time
---------------------------------------------------------------------------------------------
                                             20.228506   data required time
                                             -3.059125   data arrival time
---------------------------------------------------------------------------------------------
                                             17.169380   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003250    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000175    0.000087    1.000087 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008750    0.172290    1.085419    2.085506 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.172290    0.000668    2.086174 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.876374    0.741950    2.828124 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.988632    0.240179    3.068303 ^ i_sram.sram6/DI[26] (CF_SRAM_1024x32)
                                              3.068303   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.829447   20.238066   library setup time
                                             20.238066   data required time
---------------------------------------------------------------------------------------------
                                             20.238066   data required time
                                             -3.068303   data arrival time
---------------------------------------------------------------------------------------------
                                             17.169764   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002846    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000150    0.000075    1.000075 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008662    0.171075    1.084353    2.084429 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.171075    0.000659    2.085087 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.864305    0.630407    2.715494 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      1.077953    0.337739    3.053233 ^ i_sram.sram6/DI[17] (CF_SRAM_1024x32)
                                              3.053233   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.843927   20.223585   library setup time
                                             20.223585   data required time
---------------------------------------------------------------------------------------------
                                             20.223585   data required time
                                             -3.053233   data arrival time
---------------------------------------------------------------------------------------------
                                             17.170353   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002846    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000150    0.000075    1.000075 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008662    0.171075    1.084353    2.084429 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.171075    0.000659    2.085087 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.864305    0.630407    2.715494 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      1.086696    0.345854    3.061348 ^ i_sram.sram5/DI[17] (CF_SRAM_1024x32)
                                              3.061348   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.848235   20.238104   library setup time
                                             20.238104   data required time
---------------------------------------------------------------------------------------------
                                             20.238104   data required time
                                             -3.061348   data arrival time
---------------------------------------------------------------------------------------------
                                             17.176754   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002547    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000139    0.000069    1.000069 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008143    0.163978    1.078124    2.078194 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163978    0.000623    2.078816 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.907463    0.757496    2.836312 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      1.011823    0.235944    3.072256 ^ i_sram.sram5/DI[27] (CF_SRAM_1024x32)
                                              3.072256   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.836899   20.249439   library setup time
                                             20.249439   data required time
---------------------------------------------------------------------------------------------
                                             20.249439   data required time
                                             -3.072256   data arrival time
---------------------------------------------------------------------------------------------
                                             17.177183   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003250    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000175    0.000087    1.000087 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008750    0.172290    1.085419    2.085506 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.172290    0.000668    2.086174 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.876374    0.741950    2.828124 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.993959    0.246148    3.074272 ^ i_sram.sram5/DI[26] (CF_SRAM_1024x32)
                                              3.074272   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.833686   20.252653   library setup time
                                             20.252653   data required time
---------------------------------------------------------------------------------------------
                                             20.252653   data required time
                                             -3.074272   data arrival time
---------------------------------------------------------------------------------------------
                                             17.178381   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002846    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000150    0.000075    1.000075 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008662    0.171075    1.084353    2.084429 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.171075    0.000659    2.085087 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.864305    0.630407    2.715494 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      1.089550    0.348485    3.063980 ^ i_sram.sram4/DI[17] (CF_SRAM_1024x32)
                                              3.063980   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.849008   20.248102   library setup time
                                             20.248102   data required time
---------------------------------------------------------------------------------------------
                                             20.248102   data required time
                                             -3.063980   data arrival time
---------------------------------------------------------------------------------------------
                                             17.184124   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002547    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000139    0.000069    1.000069 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008143    0.163978    1.078124    2.078194 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163978    0.000623    2.078816 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.907463    0.757496    2.836312 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      1.013957    0.238438    3.074750 ^ i_sram.sram4/DI[27] (CF_SRAM_1024x32)
                                              3.074750   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.837563   20.259548   library setup time
                                             20.259548   data required time
---------------------------------------------------------------------------------------------
                                             20.259548   data required time
                                             -3.074750   data arrival time
---------------------------------------------------------------------------------------------
                                             17.184797   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003250    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000175    0.000087    1.000087 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008750    0.172290    1.085419    2.085506 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.172290    0.000668    2.086174 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.876374    0.741950    2.828124 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.996086    0.248510    3.076634 ^ i_sram.sram4/DI[26] (CF_SRAM_1024x32)
                                              3.076634   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.834528   20.262583   library setup time
                                             20.262583   data required time
---------------------------------------------------------------------------------------------
                                             20.262583   data required time
                                             -3.076634   data arrival time
---------------------------------------------------------------------------------------------
                                             17.185949   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002547    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000139    0.000069    1.000069 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008143    0.163978    1.078124    2.078194 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163978    0.000623    2.078816 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.907463    0.757496    2.836312 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.994283    0.214851    3.051164 ^ i_sram.sram7/DI[27] (CF_SRAM_1024x32)
                                              3.051164   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.830922   20.242613   library setup time
                                             20.242613   data required time
---------------------------------------------------------------------------------------------
                                             20.242613   data required time
                                             -3.051164   data arrival time
---------------------------------------------------------------------------------------------
                                             17.191450   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003250    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000175    0.000087    1.000087 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008750    0.172290    1.085419    2.085506 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.172290    0.000668    2.086174 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.876374    0.741950    2.828124 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.976341    0.226095    3.054219 ^ i_sram.sram7/DI[26] (CF_SRAM_1024x32)
                                              3.054219   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.826695   20.246841   library setup time
                                             20.246841   data required time
---------------------------------------------------------------------------------------------
                                             20.246841   data required time
                                             -3.054219   data arrival time
---------------------------------------------------------------------------------------------
                                             17.192623   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002342    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000121    0.000060    1.000060 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008003    0.162019    1.076578    2.076638 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.162019    0.000373    2.077010 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.896390    0.762450    2.839460 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.978036    0.207641    3.047101 ^ i_sram.sram6/DI[4] (CF_SRAM_1024x32)
                                              3.047101   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.826951   20.240562   library setup time
                                             20.240562   data required time
---------------------------------------------------------------------------------------------
                                             20.240562   data required time
                                             -3.047101   data arrival time
---------------------------------------------------------------------------------------------
                                             17.193460   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002342    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000121    0.000060    1.000060 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008003    0.162019    1.076578    2.076638 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.162019    0.000373    2.077010 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.896390    0.762450    2.839460 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.980791    0.211104    3.050564 ^ i_sram.sram7/DI[4] (CF_SRAM_1024x32)
                                              3.050564   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.827743   20.245792   library setup time
                                             20.245792   data required time
---------------------------------------------------------------------------------------------
                                             20.245792   data required time
                                             -3.050564   data arrival time
---------------------------------------------------------------------------------------------
                                             17.195229   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002606    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000136    0.000068    1.000068 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008469    0.168446    1.082022    2.082090 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.168446    0.000662    2.082752 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.875278    0.746619    2.829371 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.968699    0.219130    3.048501 ^ i_sram.sram7/DI[20] (CF_SRAM_1024x32)
                                              3.048501   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.824894   20.248642   library setup time
                                             20.248642   data required time
---------------------------------------------------------------------------------------------
                                             20.248642   data required time
                                             -3.048501   data arrival time
---------------------------------------------------------------------------------------------
                                             17.200140   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002606    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000136    0.000068    1.000068 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008469    0.168446    1.082022    2.082090 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.168446    0.000662    2.082752 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.875278    0.746619    2.829371 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.962970    0.212207    3.041578 ^ i_sram.sram6/DI[20] (CF_SRAM_1024x32)
                                              3.041578   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.823401   20.244110   library setup time
                                             20.244110   data required time
---------------------------------------------------------------------------------------------
                                             20.244110   data required time
                                             -3.041578   data arrival time
---------------------------------------------------------------------------------------------
                                             17.202534   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002606    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000136    0.000068    1.000068 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008469    0.168446    1.082022    2.082090 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.168446    0.000662    2.082752 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.875278    0.746619    2.829371 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.971748    0.222762    3.052133 ^ i_sram.sram5/DI[20] (CF_SRAM_1024x32)
                                              3.052133   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.828453   20.257885   library setup time
                                             20.257885   data required time
---------------------------------------------------------------------------------------------
                                             20.257885   data required time
                                             -3.052133   data arrival time
---------------------------------------------------------------------------------------------
                                             17.205751   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      1.001070    0.127318    3.027910 ^ i_sram.sram1/BEN[31] (CF_SRAM_1024x32)
                                              3.027910   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.824029   20.240257   library setup time
                                             20.240257   data required time
---------------------------------------------------------------------------------------------
                                             20.240257   data required time
                                             -3.027910   data arrival time
---------------------------------------------------------------------------------------------
                                             17.212347   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002606    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000136    0.000068    1.000068 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008469    0.168446    1.082022    2.082090 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.168446    0.000662    2.082752 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.875278    0.746619    2.829371 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.973751    0.225130    3.054502 ^ i_sram.sram4/DI[20] (CF_SRAM_1024x32)
                                              3.054502   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.829266   20.267845   library setup time
                                             20.267845   data required time
---------------------------------------------------------------------------------------------
                                             20.267845   data required time
                                             -3.054502   data arrival time
---------------------------------------------------------------------------------------------
                                             17.213343   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002819    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000152    0.000076    1.000076 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079160    2.079236 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.165150    0.000628    2.079863 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.831143    0.618554    2.698417 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      1.029127    0.317598    3.016015 ^ i_sram.sram6/DI[18] (CF_SRAM_1024x32)
                                              3.016015   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.836535   20.230978   library setup time
                                             20.230978   data required time
---------------------------------------------------------------------------------------------
                                             20.230978   data required time
                                             -3.016015   data arrival time
---------------------------------------------------------------------------------------------
                                             17.214964   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002819    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000152    0.000076    1.000076 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079160    2.079236 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.165150    0.000628    2.079863 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.831143    0.618554    2.698417 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      1.033571    0.321773    3.020190 ^ i_sram.sram7/DI[18] (CF_SRAM_1024x32)
                                              3.020190   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.837352   20.236185   library setup time
                                             20.236185   data required time
---------------------------------------------------------------------------------------------
                                             20.236185   data required time
                                             -3.020190   data arrival time
---------------------------------------------------------------------------------------------
                                             17.215994   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002342    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000121    0.000060    1.000060 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008003    0.162019    1.076578    2.076638 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.162019    0.000373    2.077010 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.896390    0.762450    2.839460 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.973229    0.201501    3.040961 ^ i_sram.sram5/DI[4] (CF_SRAM_1024x32)
                                              3.040961   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.828802   20.257536   library setup time
                                             20.257536   data required time
---------------------------------------------------------------------------------------------
                                             20.257536   data required time
                                             -3.040961   data arrival time
---------------------------------------------------------------------------------------------
                                             17.216576   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.998638    0.121743    3.022335 ^ i_sram.sram1/BEN[30] (CF_SRAM_1024x32)
                                              3.022335   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.823590   20.240696   library setup time
                                             20.240696   data required time
---------------------------------------------------------------------------------------------
                                             20.240696   data required time
                                             -3.022335   data arrival time
---------------------------------------------------------------------------------------------
                                             17.218363   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002015    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000104    0.000052    1.000052 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008334    0.166591    1.080404    2.080456 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.166591    0.000636    2.081092 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.873174    0.753733    2.834825 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.946373    0.194491    3.029316 ^ i_sram.sram6/DI[16] (CF_SRAM_1024x32)
                                              3.029316   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.819491   20.248022   library setup time
                                             20.248022   data required time
---------------------------------------------------------------------------------------------
                                             20.248022   data required time
                                             -3.029316   data arrival time
---------------------------------------------------------------------------------------------
                                             17.218706   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002015    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000104    0.000052    1.000052 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008334    0.166591    1.080404    2.080456 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.166591    0.000636    2.081092 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.873174    0.753733    2.834825 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.949407    0.198427    3.033252 ^ i_sram.sram7/DI[16] (CF_SRAM_1024x32)
                                              3.033252   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.820349   20.253187   library setup time
                                             20.253187   data required time
---------------------------------------------------------------------------------------------
                                             20.253187   data required time
                                             -3.033252   data arrival time
---------------------------------------------------------------------------------------------
                                             17.219934   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002819    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000152    0.000076    1.000076 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079160    2.079236 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.165150    0.000628    2.079863 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.831143    0.618554    2.698417 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      1.037651    0.325586    3.024003 ^ i_sram.sram5/DI[18] (CF_SRAM_1024x32)
                                              3.024003   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.840810   20.245529   library setup time
                                             20.245529   data required time
---------------------------------------------------------------------------------------------
                                             20.245529   data required time
                                             -3.024003   data arrival time
---------------------------------------------------------------------------------------------
                                             17.221525   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.997305    0.118564    3.019156 ^ i_sram.sram1/BEN[29] (CF_SRAM_1024x32)
                                              3.019156   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.823304   20.240982   library setup time
                                             20.240982   data required time
---------------------------------------------------------------------------------------------
                                             20.240982   data required time
                                             -3.019156   data arrival time
---------------------------------------------------------------------------------------------
                                             17.221827   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002342    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000125    0.000062    1.000062 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008620    0.170515    1.083818    2.083881 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.170515    0.000683    2.084564 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.820353    0.576674    2.661237 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      1.074549    0.367175    3.028413 ^ i_sram.sram4/DI[31] (CF_SRAM_1024x32)
                                              3.028413   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.846737   20.250374   library setup time
                                             20.250374   data required time
---------------------------------------------------------------------------------------------
                                             20.250374   data required time
                                             -3.028413   data arrival time
---------------------------------------------------------------------------------------------
                                             17.221962   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002342    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000121    0.000060    1.000060 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008003    0.162019    1.076578    2.076638 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.162019    0.000373    2.077010 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.896390    0.762450    2.839460 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.975957    0.205001    3.044461 ^ i_sram.sram4/DI[4] (CF_SRAM_1024x32)
                                              3.044461   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.829786   20.267324   library setup time
                                             20.267324   data required time
---------------------------------------------------------------------------------------------
                                             20.267324   data required time
                                             -3.044461   data arrival time
---------------------------------------------------------------------------------------------
                                             17.222864   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002593    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000140    0.000070    1.000070 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.163944    1.078094    2.078164 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163944    0.000623    2.078787 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.863891    0.740168    2.818955 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.950644    0.209823    3.028778 ^ i_sram.sram7/DI[19] (CF_SRAM_1024x32)
                                              3.028778   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.820641   20.252895   library setup time
                                             20.252895   data required time
---------------------------------------------------------------------------------------------
                                             20.252895   data required time
                                             -3.028778   data arrival time
---------------------------------------------------------------------------------------------
                                             17.224117   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.987833    0.104972    3.018574 ^ i_sram.sram1/BEN[23] (CF_SRAM_1024x32)
                                              3.018574   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.821273   20.243013   library setup time
                                             20.243013   data required time
---------------------------------------------------------------------------------------------
                                             20.243013   data required time
                                             -3.018574   data arrival time
---------------------------------------------------------------------------------------------
                                             17.224440   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.996228    0.115925    3.016517 ^ i_sram.sram1/BEN[28] (CF_SRAM_1024x32)
                                              3.016517   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.823073   20.241213   library setup time
                                             20.241213   data required time
---------------------------------------------------------------------------------------------
                                             20.241213   data required time
                                             -3.016517   data arrival time
---------------------------------------------------------------------------------------------
                                             17.224697   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002015    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000104    0.000052    1.000052 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008334    0.166591    1.080404    2.080456 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.166591    0.000636    2.081092 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.873174    0.753733    2.834825 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.952248    0.202062    3.036887 ^ i_sram.sram5/DI[16] (CF_SRAM_1024x32)
                                              3.036887   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.823859   20.262480   library setup time
                                             20.262480   data required time
---------------------------------------------------------------------------------------------
                                             20.262480   data required time
                                             -3.036887   data arrival time
---------------------------------------------------------------------------------------------
                                             17.225592   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002016    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000104    0.000052    1.000052 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008329    0.166519    1.080341    2.080393 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.166519    0.000636    2.081028 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.848538    0.725250    2.806279 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.942863    0.216715    3.022994 ^ i_sram.sram6/DI[24] (CF_SRAM_1024x32)
                                              3.022994   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.818664   20.248848   library setup time
                                             20.248848   data required time
---------------------------------------------------------------------------------------------
                                             20.248848   data required time
                                             -3.022994   data arrival time
---------------------------------------------------------------------------------------------
                                             17.225855   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002593    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000140    0.000070    1.000070 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.163944    1.078094    2.078164 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163944    0.000623    2.078787 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.863891    0.740168    2.818955 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.944914    0.202754    3.021708 ^ i_sram.sram6/DI[19] (CF_SRAM_1024x32)
                                              3.021708   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.819147   20.248365   library setup time
                                             20.248365   data required time
---------------------------------------------------------------------------------------------
                                             20.248365   data required time
                                             -3.021708   data arrival time
---------------------------------------------------------------------------------------------
                                             17.226656   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002342    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000125    0.000062    1.000062 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008620    0.170515    1.083818    2.083881 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.170515    0.000683    2.084564 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.820353    0.576674    2.661237 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      1.059753    0.354099    3.015336 ^ i_sram.sram5/DI[31] (CF_SRAM_1024x32)
                                              3.015336   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.844156   20.242184   library setup time
                                             20.242184   data required time
---------------------------------------------------------------------------------------------
                                             20.242184   data required time
                                             -3.015336   data arrival time
---------------------------------------------------------------------------------------------
                                             17.226849   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.986841    0.102172    3.015774 ^ i_sram.sram1/BEN[22] (CF_SRAM_1024x32)
                                              3.015774   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.821061   20.243227   library setup time
                                             20.243227   data required time
---------------------------------------------------------------------------------------------
                                             20.243227   data required time
                                             -3.015774   data arrival time
---------------------------------------------------------------------------------------------
                                             17.227451   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.994927    0.112641    3.013233 ^ i_sram.sram1/BEN[27] (CF_SRAM_1024x32)
                                              3.013233   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.822794   20.241493   library setup time
                                             20.241493   data required time
---------------------------------------------------------------------------------------------
                                             20.241493   data required time
                                             -3.013233   data arrival time
---------------------------------------------------------------------------------------------
                                             17.228260   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002819    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000152    0.000076    1.000076 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079160    2.079236 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.165150    0.000628    2.079863 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.831143    0.618554    2.698417 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      1.040345    0.328093    3.026510 ^ i_sram.sram4/DI[18] (CF_SRAM_1024x32)
                                              3.026510   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.841558   20.255552   library setup time
                                             20.255552   data required time
---------------------------------------------------------------------------------------------
                                             20.255552   data required time
                                             -3.026510   data arrival time
---------------------------------------------------------------------------------------------
                                             17.229042   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002593    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000140    0.000070    1.000070 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.163944    1.078094    2.078164 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163944    0.000623    2.078787 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.863891    0.740168    2.818955 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.953675    0.213503    3.032458 ^ i_sram.sram5/DI[19] (CF_SRAM_1024x32)
                                              3.032458   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.824195   20.262142   library setup time
                                             20.262142   data required time
---------------------------------------------------------------------------------------------
                                             20.262142   data required time
                                             -3.032458   data arrival time
---------------------------------------------------------------------------------------------
                                             17.229685   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002248    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000118    0.000059    1.000059 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007963    0.161467    1.076091    2.076150 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.161467    0.000369    2.076519 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.844460    0.710678    2.787197 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.951712    0.229702    3.016899 ^ i_sram.sram6/DI[28] (CF_SRAM_1024x32)
                                              3.016899   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.820749   20.246765   library setup time
                                             20.246765   data required time
---------------------------------------------------------------------------------------------
                                             20.246765   data required time
                                             -3.016899   data arrival time
---------------------------------------------------------------------------------------------
                                             17.229866   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.985801    0.099139    3.012741 ^ i_sram.sram1/BEN[21] (CF_SRAM_1024x32)
                                              3.012741   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.820838   20.243450   library setup time
                                             20.243450   data required time
---------------------------------------------------------------------------------------------
                                             20.243450   data required time
                                             -3.012741   data arrival time
---------------------------------------------------------------------------------------------
                                             17.230709   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.993325    0.108440    3.009032 ^ i_sram.sram1/BEN[26] (CF_SRAM_1024x32)
                                              3.009032   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.822451   20.241835   library setup time
                                             20.241835   data required time
---------------------------------------------------------------------------------------------
                                             20.241835   data required time
                                             -3.009032   data arrival time
---------------------------------------------------------------------------------------------
                                             17.232803   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002015    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000104    0.000052    1.000052 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008334    0.166591    1.080404    2.080456 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.166591    0.000636    2.081092 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.873174    0.753733    2.834825 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.954102    0.204411    3.039237 ^ i_sram.sram4/DI[16] (CF_SRAM_1024x32)
                                              3.039237   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.824637   20.272474   library setup time
                                             20.272474   data required time
---------------------------------------------------------------------------------------------
                                             20.272474   data required time
                                             -3.039237   data arrival time
---------------------------------------------------------------------------------------------
                                             17.233238   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.984778    0.096049    3.009651 ^ i_sram.sram1/BEN[20] (CF_SRAM_1024x32)
                                              3.009651   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.820618   20.243670   library setup time
                                             20.243670   data required time
---------------------------------------------------------------------------------------------
                                             20.243670   data required time
                                             -3.009651   data arrival time
---------------------------------------------------------------------------------------------
                                             17.234016   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002016    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000104    0.000052    1.000052 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008329    0.166519    1.080341    2.080393 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.166519    0.000636    2.081028 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.848538    0.725250    2.806279 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.947944    0.222669    3.028948 ^ i_sram.sram5/DI[24] (CF_SRAM_1024x32)
                                              3.028948   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.822845   20.263494   library setup time
                                             20.263494   data required time
---------------------------------------------------------------------------------------------
                                             20.263494   data required time
                                             -3.028948   data arrival time
---------------------------------------------------------------------------------------------
                                             17.234547   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.991944    0.104662    3.005254 ^ i_sram.sram1/BEN[25] (CF_SRAM_1024x32)
                                              3.005254   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.822155   20.242132   library setup time
                                             20.242132   data required time
---------------------------------------------------------------------------------------------
                                             20.242132   data required time
                                             -3.005254   data arrival time
---------------------------------------------------------------------------------------------
                                             17.236879   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002248    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000118    0.000059    1.000059 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007963    0.161467    1.076091    2.076150 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.161467    0.000369    2.076519 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.844460    0.710678    2.787197 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.958237    0.236983    3.024180 ^ i_sram.sram5/DI[28] (CF_SRAM_1024x32)
                                              3.024180   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.825270   20.261068   library setup time
                                             20.261068   data required time
---------------------------------------------------------------------------------------------
                                             20.261068   data required time
                                             -3.024180   data arrival time
---------------------------------------------------------------------------------------------
                                             17.236889   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002593    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000140    0.000070    1.000070 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.163944    1.078094    2.078164 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163944    0.000623    2.078787 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.863891    0.740168    2.818955 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.955665    0.215899    3.034853 ^ i_sram.sram4/DI[19] (CF_SRAM_1024x32)
                                              3.034853   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.825005   20.272106   library setup time
                                             20.272106   data required time
---------------------------------------------------------------------------------------------
                                             20.272106   data required time
                                             -3.034853   data arrival time
---------------------------------------------------------------------------------------------
                                             17.237251   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.983719    0.092721    3.006323 ^ i_sram.sram1/BEN[19] (CF_SRAM_1024x32)
                                              3.006323   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.820391   20.243896   library setup time
                                             20.243896   data required time
---------------------------------------------------------------------------------------------
                                             20.243896   data required time
                                             -3.006323   data arrival time
---------------------------------------------------------------------------------------------
                                             17.237572   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002342    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000125    0.000062    1.000062 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008620    0.170515    1.083818    2.083881 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.170515    0.000683    2.084564 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.820353    0.576674    2.661237 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.995340    0.294500    2.955738 ^ i_sram.sram2/DI[31] (CF_SRAM_1024x32)
                                              2.955738   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.830301   20.193352   library setup time
                                             20.193352   data required time
---------------------------------------------------------------------------------------------
                                             20.193352   data required time
                                             -2.955738   data arrival time
---------------------------------------------------------------------------------------------
                                             17.237614   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002635    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000141    0.000070    1.000070 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164218    1.078338    2.078408 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.164218    0.000623    2.079031 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.837031    0.718903    2.797934 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.929476    0.213192    3.011126 ^ i_sram.sram6/DI[29] (CF_SRAM_1024x32)
                                              3.011126   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.815510   20.252003   library setup time
                                             20.252003   data required time
---------------------------------------------------------------------------------------------
                                             20.252003   data required time
                                             -3.011126   data arrival time
---------------------------------------------------------------------------------------------
                                             17.240877   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.982632    0.089155    3.002757 ^ i_sram.sram1/BEN[18] (CF_SRAM_1024x32)
                                              3.002757   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.820158   20.244129   library setup time
                                             20.244129   data required time
---------------------------------------------------------------------------------------------
                                             20.244129   data required time
                                             -3.002757   data arrival time
---------------------------------------------------------------------------------------------
                                             17.241371   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002016    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000104    0.000052    1.000052 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008329    0.166519    1.080341    2.080393 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.166519    0.000636    2.081028 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.848538    0.725250    2.806279 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.949980    0.225032    3.031310 ^ i_sram.sram4/DI[24] (CF_SRAM_1024x32)
                                              3.031310   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.823666   20.273445   library setup time
                                             20.273445   data required time
---------------------------------------------------------------------------------------------
                                             20.273445   data required time
                                             -3.031310   data arrival time
---------------------------------------------------------------------------------------------
                                             17.242136   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002248    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000118    0.000059    1.000059 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007963    0.161467    1.076091    2.076150 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.161467    0.000369    2.076519 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.844460    0.710678    2.787197 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.960771    0.239780    3.026977 ^ i_sram.sram4/DI[28] (CF_SRAM_1024x32)
                                              3.026977   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.826208   20.270903   library setup time
                                             20.270903   data required time
---------------------------------------------------------------------------------------------
                                             20.270903   data required time
                                             -3.026977   data arrival time
---------------------------------------------------------------------------------------------
                                             17.243923   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002016    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000104    0.000052    1.000052 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008329    0.166519    1.080341    2.080393 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.166519    0.000636    2.081028 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.848538    0.725250    2.806279 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.933561    0.205564    3.011842 ^ i_sram.sram7/DI[24] (CF_SRAM_1024x32)
                                              3.011842   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.816616   20.256920   library setup time
                                             20.256920   data required time
---------------------------------------------------------------------------------------------
                                             20.256920   data required time
                                             -3.011842   data arrival time
---------------------------------------------------------------------------------------------
                                             17.245079   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.981528    0.085350    2.998952 ^ i_sram.sram1/BEN[17] (CF_SRAM_1024x32)
                                              2.998952   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.819921   20.244366   library setup time
                                             20.244366   data required time
---------------------------------------------------------------------------------------------
                                             20.244366   data required time
                                             -2.998952   data arrival time
---------------------------------------------------------------------------------------------
                                             17.245413   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000139    0.000070    1.000070 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008141    0.163961    1.078109    2.078179 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163961    0.000623    2.078802 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.832502    0.711864    2.790665 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.931684    0.219420    3.010085 ^ i_sram.sram7/DI[21] (CF_SRAM_1024x32)
                                              3.010085   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.816174   20.257362   library setup time
                                             20.257362   data required time
---------------------------------------------------------------------------------------------
                                             20.257362   data required time
                                             -3.010085   data arrival time
---------------------------------------------------------------------------------------------
                                             17.247278   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.988563    0.094647    2.995239 ^ i_sram.sram1/BEN[24] (CF_SRAM_1024x32)
                                              2.995239   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.821430   20.242857   library setup time
                                             20.242857   data required time
---------------------------------------------------------------------------------------------
                                             20.242857   data required time
                                             -2.995239   data arrival time
---------------------------------------------------------------------------------------------
                                             17.247620   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002635    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000141    0.000070    1.000070 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164218    1.078338    2.078408 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.164218    0.000623    2.079031 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.837031    0.718903    2.797934 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.934532    0.219134    3.017067 ^ i_sram.sram5/DI[29] (CF_SRAM_1024x32)
                                              3.017067   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.819685   20.266653   library setup time
                                             20.266653   data required time
---------------------------------------------------------------------------------------------
                                             20.266653   data required time
                                             -3.017067   data arrival time
---------------------------------------------------------------------------------------------
                                             17.249586   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.980439    0.081387    2.994989 ^ i_sram.sram1/BEN[16] (CF_SRAM_1024x32)
                                              2.994989   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.819688   20.244600   library setup time
                                             20.244600   data required time
---------------------------------------------------------------------------------------------
                                             20.244600   data required time
                                             -2.994989   data arrival time
---------------------------------------------------------------------------------------------
                                             17.249611   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000139    0.000070    1.000070 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008141    0.163961    1.078109    2.078179 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163961    0.000623    2.078802 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.832502    0.711864    2.790665 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.925695    0.212486    3.003151 ^ i_sram.sram6/DI[21] (CF_SRAM_1024x32)
                                              3.003151   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.814619   20.252893   library setup time
                                             20.252893   data required time
---------------------------------------------------------------------------------------------
                                             20.252893   data required time
                                             -3.003151   data arrival time
---------------------------------------------------------------------------------------------
                                             17.249743   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002713    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000144    0.000072    1.000072 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008614    0.170428    1.083763    2.083834 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170428    0.000668    2.084503 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.864801    0.789222    2.873725 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.897879    0.133421    3.007146 ^ i_sram.sram6/DI[12] (CF_SRAM_1024x32)
                                              3.007146   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.808066   20.259447   library setup time
                                             20.259447   data required time
---------------------------------------------------------------------------------------------
                                             20.259447   data required time
                                             -3.007146   data arrival time
---------------------------------------------------------------------------------------------
                                             17.252302   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000139    0.000070    1.000070 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008141    0.163961    1.078109    2.078179 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163961    0.000623    2.078802 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.832502    0.711864    2.790665 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.934838    0.223024    3.013690 ^ i_sram.sram5/DI[21] (CF_SRAM_1024x32)
                                              3.013690   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.819757   20.266582   library setup time
                                             20.266582   data required time
---------------------------------------------------------------------------------------------
                                             20.266582   data required time
                                             -3.013690   data arrival time
---------------------------------------------------------------------------------------------
                                             17.252893   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002342    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000125    0.000062    1.000062 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008620    0.170515    1.083818    2.083881 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.170515    0.000683    2.084564 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.820353    0.576674    2.661237 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      1.020323    0.318194    2.979432 ^ i_sram.sram6/DI[31] (CF_SRAM_1024x32)
                                              2.979432   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.835202   20.232311   library setup time
                                             20.232311   data required time
---------------------------------------------------------------------------------------------
                                             20.232311   data required time
                                             -2.979432   data arrival time
---------------------------------------------------------------------------------------------
                                             17.252878   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002713    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000144    0.000072    1.000072 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008614    0.170428    1.083763    2.083834 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170428    0.000668    2.084503 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.864801    0.789222    2.873725 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.899936    0.137383    3.011108 ^ i_sram.sram7/DI[12] (CF_SRAM_1024x32)
                                              3.011108   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.808694   20.264843   library setup time
                                             20.264843   data required time
---------------------------------------------------------------------------------------------
                                             20.264843   data required time
                                             -3.011108   data arrival time
---------------------------------------------------------------------------------------------
                                             17.253735   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002248    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000118    0.000059    1.000059 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007963    0.161467    1.076091    2.076150 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.161467    0.000369    2.076519 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.844460    0.710678    2.787197 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.936995    0.212815    3.000012 ^ i_sram.sram7/DI[28] (CF_SRAM_1024x32)
                                              3.000012   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.817425   20.256111   library setup time
                                             20.256111   data required time
---------------------------------------------------------------------------------------------
                                             20.256111   data required time
                                             -3.000012   data arrival time
---------------------------------------------------------------------------------------------
                                             17.256100   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002635    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000141    0.000070    1.000070 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164218    1.078338    2.078408 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.164218    0.000623    2.079031 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.837031    0.718903    2.797934 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.936565    0.221498    3.019431 ^ i_sram.sram4/DI[29] (CF_SRAM_1024x32)
                                              3.019431   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.820505   20.276606   library setup time
                                             20.276606   data required time
---------------------------------------------------------------------------------------------
                                             20.276606   data required time
                                             -3.019431   data arrival time
---------------------------------------------------------------------------------------------
                                             17.257174   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.990477    0.100464    3.001055 ^ i_sram.sram0/BEN[31] (CF_SRAM_1024x32)
                                              3.001055   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.822297   20.258364   library setup time
                                             20.258364   data required time
---------------------------------------------------------------------------------------------
                                             20.258364   data required time
                                             -3.001055   data arrival time
---------------------------------------------------------------------------------------------
                                             17.257309   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.990423    0.100304    3.000896 ^ i_sram.sram0/BEN[30] (CF_SRAM_1024x32)
                                              3.000896   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.822285   20.258377   library setup time
                                             20.258377   data required time
---------------------------------------------------------------------------------------------
                                             20.258377   data required time
                                             -3.000896   data arrival time
---------------------------------------------------------------------------------------------
                                             17.257481   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.982475    0.088626    3.002228 ^ i_sram.sram0/BEN[23] (CF_SRAM_1024x32)
                                              3.002228   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.820581   20.260080   library setup time
                                             20.260080   data required time
---------------------------------------------------------------------------------------------
                                             20.260080   data required time
                                             -3.002228   data arrival time
---------------------------------------------------------------------------------------------
                                             17.257853   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.990248    0.099788    3.000380 ^ i_sram.sram0/BEN[29] (CF_SRAM_1024x32)
                                              3.000380   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.822248   20.258413   library setup time
                                             20.258413   data required time
---------------------------------------------------------------------------------------------
                                             20.258413   data required time
                                             -3.000380   data arrival time
---------------------------------------------------------------------------------------------
                                             17.258034   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.982405    0.088389    3.001991 ^ i_sram.sram0/BEN[22] (CF_SRAM_1024x32)
                                              3.001991   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.820566   20.260094   library setup time
                                             20.260094   data required time
---------------------------------------------------------------------------------------------
                                             20.260094   data required time
                                             -3.001991   data arrival time
---------------------------------------------------------------------------------------------
                                             17.258102   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.982270    0.087927    3.001529 ^ i_sram.sram0/BEN[21] (CF_SRAM_1024x32)
                                              3.001529   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.820537   20.260124   library setup time
                                             20.260124   data required time
---------------------------------------------------------------------------------------------
                                             20.260124   data required time
                                             -3.001529   data arrival time
---------------------------------------------------------------------------------------------
                                             17.258595   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.990046    0.099190    2.999782 ^ i_sram.sram0/BEN[28] (CF_SRAM_1024x32)
                                              2.999782   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.822204   20.258457   library setup time
                                             20.258457   data required time
---------------------------------------------------------------------------------------------
                                             20.258457   data required time
                                             -2.999782   data arrival time
---------------------------------------------------------------------------------------------
                                             17.258675   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.982067    0.087232    3.000834 ^ i_sram.sram0/BEN[20] (CF_SRAM_1024x32)
                                              3.000834   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.820494   20.260168   library setup time
                                             20.260168   data required time
---------------------------------------------------------------------------------------------
                                             20.260168   data required time
                                             -3.000834   data arrival time
---------------------------------------------------------------------------------------------
                                             17.259335   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.989730    0.098241    2.998833 ^ i_sram.sram0/BEN[27] (CF_SRAM_1024x32)
                                              2.998833   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.822137   20.258524   library setup time
                                             20.258524   data required time
---------------------------------------------------------------------------------------------
                                             20.258524   data required time
                                             -2.998833   data arrival time
---------------------------------------------------------------------------------------------
                                             17.259691   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002974    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000176    0.000088    1.000088 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164217    1.078355    2.078443 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.164217    0.000623    2.079066 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.834862    0.742812    2.821878 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.897998    0.177572    2.999450 ^ i_sram.sram6/DI[8] (CF_SRAM_1024x32)
                                              2.999450   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.808094   20.259420   library setup time
                                             20.259420   data required time
---------------------------------------------------------------------------------------------
                                             20.259420   data required time
                                             -2.999450   data arrival time
---------------------------------------------------------------------------------------------
                                             17.259970   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.981818    0.086369    2.999971 ^ i_sram.sram0/BEN[19] (CF_SRAM_1024x32)
                                              2.999971   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.820440   20.260221   library setup time
                                             20.260221   data required time
---------------------------------------------------------------------------------------------
                                             20.260221   data required time
                                             -2.999971   data arrival time
---------------------------------------------------------------------------------------------
                                             17.260248   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000139    0.000070    1.000070 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008141    0.163961    1.078109    2.078179 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163961    0.000623    2.078802 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.832502    0.711864    2.790665 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.936935    0.225402    3.016068 ^ i_sram.sram4/DI[21] (CF_SRAM_1024x32)
                                              3.016068   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.820592   20.276518   library setup time
                                             20.276518   data required time
---------------------------------------------------------------------------------------------
                                             20.276518   data required time
                                             -3.016068   data arrival time
---------------------------------------------------------------------------------------------
                                             17.260452   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.989277    0.096867    2.997458 ^ i_sram.sram0/BEN[26] (CF_SRAM_1024x32)
                                              2.997458   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.822040   20.258621   library setup time
                                             20.258621   data required time
---------------------------------------------------------------------------------------------
                                             20.258621   data required time
                                             -2.997458   data arrival time
---------------------------------------------------------------------------------------------
                                             17.261164   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.981464    0.085123    2.998725 ^ i_sram.sram0/BEN[18] (CF_SRAM_1024x32)
                                              2.998725   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.820364   20.260298   library setup time
                                             20.260298   data required time
---------------------------------------------------------------------------------------------
                                             20.260298   data required time
                                             -2.998725   data arrival time
---------------------------------------------------------------------------------------------
                                             17.261572   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.988796    0.095378    2.995970 ^ i_sram.sram0/BEN[25] (CF_SRAM_1024x32)
                                              2.995970   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.821936   20.258724   library setup time
                                             20.258724   data required time
---------------------------------------------------------------------------------------------
                                             20.258724   data required time
                                             -2.995970   data arrival time
---------------------------------------------------------------------------------------------
                                             17.262754   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.981095    0.083801    2.997402 ^ i_sram.sram0/BEN[17] (CF_SRAM_1024x32)
                                              2.997402   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.820285   20.260376   library setup time
                                             20.260376   data required time
---------------------------------------------------------------------------------------------
                                             20.260376   data required time
                                             -2.997402   data arrival time
---------------------------------------------------------------------------------------------
                                             17.262974   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002974    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000176    0.000088    1.000088 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164217    1.078355    2.078443 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.164217    0.000623    2.079066 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.834862    0.742812    2.821878 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.899786    0.180026    3.001904 ^ i_sram.sram7/DI[8] (CF_SRAM_1024x32)
                                              3.001904   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.808658   20.264879   library setup time
                                             20.264879   data required time
---------------------------------------------------------------------------------------------
                                             20.264879   data required time
                                             -3.001904   data arrival time
---------------------------------------------------------------------------------------------
                                             17.262976   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002635    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000141    0.000070    1.000070 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164218    1.078338    2.078408 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.164218    0.000623    2.079031 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.837031    0.718903    2.797934 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.917923    0.199243    2.997176 ^ i_sram.sram7/DI[29] (CF_SRAM_1024x32)
                                              2.997176   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.812932   20.260605   library setup time
                                             20.260605   data required time
---------------------------------------------------------------------------------------------
                                             20.260605   data required time
                                             -2.997176   data arrival time
---------------------------------------------------------------------------------------------
                                             17.263428   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002582    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000140    0.000070    1.000070 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.163944    1.078094    2.078164 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163944    0.000623    2.078787 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.815232    0.707171    2.785959 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.905419    0.207671    2.993629 ^ i_sram.sram6/DI[25] (CF_SRAM_1024x32)
                                              2.993629   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.809842   20.257671   library setup time
                                             20.257671   data required time
---------------------------------------------------------------------------------------------
                                             20.257671   data required time
                                             -2.993629   data arrival time
---------------------------------------------------------------------------------------------
                                             17.264044   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003052    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.165375    0.000628    2.080086 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.974971    0.820506    2.900592 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.988307    0.093834    2.994426 ^ i_sram.sram0/BEN[24] (CF_SRAM_1024x32)
                                              2.994426   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.821831   20.258829   library setup time
                                             20.258829   data required time
---------------------------------------------------------------------------------------------
                                             20.258829   data required time
                                             -2.994426   data arrival time
---------------------------------------------------------------------------------------------
                                             17.264404   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003054    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000175    0.000088    1.000088 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.165375    0.000628    2.080086 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.970468    0.833516    2.913602 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.980672    0.082256    2.995857 ^ i_sram.sram0/BEN[16] (CF_SRAM_1024x32)
                                              2.995857   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.820195   20.260466   library setup time
                                             20.260466   data required time
---------------------------------------------------------------------------------------------
                                             20.260466   data required time
                                             -2.995857   data arrival time
---------------------------------------------------------------------------------------------
                                             17.264608   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002757    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000150    0.000075    1.000075 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079159    2.079234 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.165150    0.000628    2.079861 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.811067    0.587336    2.667197 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.959596    0.268247    2.935445 ^ i_sram.sram2/DI[30] (CF_SRAM_1024x32)
                                              2.935445   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.821880   20.201773   library setup time
                                             20.201773   data required time
---------------------------------------------------------------------------------------------
                                             20.201773   data required time
                                             -2.935445   data arrival time
---------------------------------------------------------------------------------------------
                                             17.266329   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002342    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000125    0.000062    1.000062 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008620    0.170515    1.083818    2.083881 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.170515    0.000683    2.084564 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.820353    0.576674    2.661237 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      1.002302    0.301178    2.962416 ^ i_sram.sram1/DI[31] (CF_SRAM_1024x32)
                                              2.962416   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.834830   20.229456   library setup time
                                             20.229456   data required time
---------------------------------------------------------------------------------------------
                                             20.229456   data required time
                                             -2.962416   data arrival time
---------------------------------------------------------------------------------------------
                                             17.267040   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002342    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000125    0.000062    1.000062 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008620    0.170515    1.083818    2.083881 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.170515    0.000683    2.084564 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.820353    0.576674    2.661237 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      1.009012    0.307538    2.968775 ^ i_sram.sram7/DI[31] (CF_SRAM_1024x32)
                                              2.968775   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.833633   20.239902   library setup time
                                             20.239902   data required time
---------------------------------------------------------------------------------------------
                                             20.239902   data required time
                                             -2.968775   data arrival time
---------------------------------------------------------------------------------------------
                                             17.271128   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003024    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000154    0.000077    1.000077 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008543    0.169457    1.082911    2.082988 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.169457    0.000671    2.083659 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.817471    0.728723    2.812382 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.882963    0.178040    2.990422 ^ i_sram.sram6/DI[14] (CF_SRAM_1024x32)
                                              2.990422   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.804551   20.262962   library setup time
                                             20.262962   data required time
---------------------------------------------------------------------------------------------
                                             20.262962   data required time
                                             -2.990422   data arrival time
---------------------------------------------------------------------------------------------
                                             17.272539   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002582    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000140    0.000070    1.000070 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.163944    1.078094    2.078164 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163944    0.000623    2.078787 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.815232    0.707171    2.785959 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.910486    0.213610    2.999569 ^ i_sram.sram5/DI[25] (CF_SRAM_1024x32)
                                              2.999569   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.814020   20.272320   library setup time
                                             20.272320   data required time
---------------------------------------------------------------------------------------------
                                             20.272320   data required time
                                             -2.999569   data arrival time
---------------------------------------------------------------------------------------------
                                             17.272751   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002342    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000125    0.000062    1.000062 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008620    0.170515    1.083818    2.083881 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.170515    0.000683    2.084564 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.820353    0.576674    2.661237 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.969886    0.269415    2.930653 ^ i_sram.sram3/DI[31] (CF_SRAM_1024x32)
                                              2.930653   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.824345   20.204790   library setup time
                                             20.204790   data required time
---------------------------------------------------------------------------------------------
                                             20.204790   data required time
                                             -2.930653   data arrival time
---------------------------------------------------------------------------------------------
                                             17.274136   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003024    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000154    0.000077    1.000077 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008543    0.169457    1.082911    2.082988 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.169457    0.000671    2.083659 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.817471    0.728723    2.812382 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.883923    0.179315    2.991697 ^ i_sram.sram7/DI[14] (CF_SRAM_1024x32)
                                              2.991697   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.804921   20.268616   library setup time
                                             20.268616   data required time
---------------------------------------------------------------------------------------------
                                             20.268616   data required time
                                             -2.991697   data arrival time
---------------------------------------------------------------------------------------------
                                             17.276918   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002400    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000126    0.000063    1.000063 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008753    0.172351    1.085409    2.085472 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.172351    0.000699    2.086171 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.858935    0.773742    2.859914 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.871406    0.084122    2.944036 ^ i_sram.sram2/DI[23] (CF_SRAM_1024x32)
                                              2.944036   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.801102   20.222551   library setup time
                                             20.222551   data required time
---------------------------------------------------------------------------------------------
                                             20.222551   data required time
                                             -2.944036   data arrival time
---------------------------------------------------------------------------------------------
                                             17.278515   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002791    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000158    0.000079    1.000079 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008171    0.164363    1.078471    2.078551 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.164363    0.000625    2.079175 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.856788    0.790672    2.869848 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.881013    0.114388    2.984235 ^ i_sram.sram6/DI[13] (CF_SRAM_1024x32)
                                              2.984235   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.804092   20.263422   library setup time
                                             20.263422   data required time
---------------------------------------------------------------------------------------------
                                             20.263422   data required time
                                             -2.984235   data arrival time
---------------------------------------------------------------------------------------------
                                             17.279186   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002910    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000162    0.000081    1.000081 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164218    1.078348    2.078429 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.164218    0.000623    2.079052 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.868077    0.789990    2.869042 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.877204    0.072689    2.941731 ^ i_sram.sram2/DI[3] (CF_SRAM_1024x32)
                                              2.941731   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.802468   20.221186   library setup time
                                             20.221186   data required time
---------------------------------------------------------------------------------------------
                                             20.221186   data required time
                                             -2.941731   data arrival time
---------------------------------------------------------------------------------------------
                                             17.279455   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002342    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000125    0.000062    1.000062 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008620    0.170515    1.083818    2.083881 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.170515    0.000683    2.084564 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.820353    0.576674    2.661237 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      1.005030    0.303773    2.965010 ^ i_sram.sram0/DI[31] (CF_SRAM_1024x32)
                                              2.965010   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.835700   20.244963   library setup time
                                             20.244963   data required time
---------------------------------------------------------------------------------------------
                                             20.244963   data required time
                                             -2.965010   data arrival time
---------------------------------------------------------------------------------------------
                                             17.279953   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002582    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000140    0.000070    1.000070 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.163944    1.078094    2.078164 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163944    0.000623    2.078787 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.815232    0.707171    2.785959 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.912519    0.215967    3.001926 ^ i_sram.sram4/DI[25] (CF_SRAM_1024x32)
                                              3.001926   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.814840   20.282270   library setup time
                                             20.282270   data required time
---------------------------------------------------------------------------------------------
                                             20.282270   data required time
                                             -3.001926   data arrival time
---------------------------------------------------------------------------------------------
                                             17.280344   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003024    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000154    0.000077    1.000077 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008543    0.169457    1.082911    2.082988 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.169457    0.000671    2.083659 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.817471    0.728723    2.812382 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.887665    0.184222    2.996604 ^ i_sram.sram5/DI[14] (CF_SRAM_1024x32)
                                              2.996604   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.808643   20.277695   library setup time
                                             20.277695   data required time
---------------------------------------------------------------------------------------------
                                             20.277695   data required time
                                             -2.996604   data arrival time
---------------------------------------------------------------------------------------------
                                             17.281092   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002910    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000162    0.000081    1.000081 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164218    1.078348    2.078429 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.164218    0.000623    2.079052 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.868077    0.789990    2.869042 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.878138    0.076084    2.945127 ^ i_sram.sram3/DI[3] (CF_SRAM_1024x32)
                                              2.945127   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.802729   20.226406   library setup time
                                             20.226406   data required time
---------------------------------------------------------------------------------------------
                                             20.226406   data required time
                                             -2.945127   data arrival time
---------------------------------------------------------------------------------------------
                                             17.281279   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002757    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000150    0.000075    1.000075 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079159    2.079234 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.165150    0.000628    2.079861 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.811067    0.587336    2.667197 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.982484    0.290985    2.958183 ^ i_sram.sram6/DI[30] (CF_SRAM_1024x32)
                                              2.958183   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.827999   20.239513   library setup time
                                             20.239513   data required time
---------------------------------------------------------------------------------------------
                                             20.239513   data required time
                                             -2.958183   data arrival time
---------------------------------------------------------------------------------------------
                                             17.281330   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002791    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000158    0.000079    1.000079 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008171    0.164363    1.078471    2.078551 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.164363    0.000625    2.079175 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.856788    0.790672    2.869848 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.881928    0.116452    2.986300 ^ i_sram.sram7/DI[13] (CF_SRAM_1024x32)
                                              2.986300   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.804451   20.269085   library setup time
                                             20.269085   data required time
---------------------------------------------------------------------------------------------
                                             20.269085   data required time
                                             -2.986300   data arrival time
---------------------------------------------------------------------------------------------
                                             17.282785   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002974    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000176    0.000088    1.000088 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164217    1.078355    2.078443 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.164217    0.000623    2.079066 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.834862    0.742812    2.821878 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.892334    0.169596    2.991474 ^ i_sram.sram5/DI[8] (CF_SRAM_1024x32)
                                              2.991474   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.809743   20.276596   library setup time
                                             20.276596   data required time
---------------------------------------------------------------------------------------------
                                             20.276596   data required time
                                             -2.991474   data arrival time
---------------------------------------------------------------------------------------------
                                             17.285122   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002547    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000139    0.000069    1.000069 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008143    0.163978    1.078124    2.078194 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163978    0.000623    2.078816 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.907463    0.757496    2.836312 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.920010    0.088928    2.925240 ^ i_sram.sram2/DI[27] (CF_SRAM_1024x32)
                                              2.925240   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.812553   20.211100   library setup time
                                             20.211100   data required time
---------------------------------------------------------------------------------------------
                                             20.211100   data required time
                                             -2.925240   data arrival time
---------------------------------------------------------------------------------------------
                                             17.285858   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002819    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000152    0.000076    1.000076 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079160    2.079236 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.165150    0.000628    2.079863 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.864243    0.773828    2.853691 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.875916    0.081857    2.935548 ^ i_sram.sram2/DI[22] (CF_SRAM_1024x32)
                                              2.935548   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.802164   20.221489   library setup time
                                             20.221489   data required time
---------------------------------------------------------------------------------------------
                                             20.221489   data required time
                                             -2.935548   data arrival time
---------------------------------------------------------------------------------------------
                                             17.285940   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002582    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000140    0.000070    1.000070 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.163944    1.078094    2.078164 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163944    0.000623    2.078787 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.815232    0.707171    2.785959 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.893620    0.193444    2.979403 ^ i_sram.sram7/DI[25] (CF_SRAM_1024x32)
                                              2.979403   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.807206   20.266331   library setup time
                                             20.266331   data required time
---------------------------------------------------------------------------------------------
                                             20.266331   data required time
                                             -2.979403   data arrival time
---------------------------------------------------------------------------------------------
                                             17.286928   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003024    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000154    0.000077    1.000077 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008543    0.169457    1.082911    2.082988 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.169457    0.000671    2.083659 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.817471    0.728723    2.812382 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.889537    0.186641    2.999023 ^ i_sram.sram4/DI[14] (CF_SRAM_1024x32)
                                              2.999023   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.809425   20.287685   library setup time
                                             20.287685   data required time
---------------------------------------------------------------------------------------------
                                             20.287685   data required time
                                             -2.999023   data arrival time
---------------------------------------------------------------------------------------------
                                             17.288662   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002757    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000150    0.000075    1.000075 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079159    2.079234 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.165150    0.000628    2.079861 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.811067    0.587336    2.667197 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.989040    0.297343    2.964540 ^ i_sram.sram5/DI[30] (CF_SRAM_1024x32)
                                              2.964540   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.832527   20.253811   library setup time
                                             20.253811   data required time
---------------------------------------------------------------------------------------------
                                             20.253811   data required time
                                             -2.964540   data arrival time
---------------------------------------------------------------------------------------------
                                             17.289270   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002974    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000176    0.000088    1.000088 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164217    1.078355    2.078443 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.164217    0.000623    2.079066 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.834862    0.742812    2.821878 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.895160    0.173617    2.995495 ^ i_sram.sram4/DI[8] (CF_SRAM_1024x32)
                                              2.995495   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.810750   20.286360   library setup time
                                             20.286360   data required time
---------------------------------------------------------------------------------------------
                                             20.286360   data required time
                                             -2.995495   data arrival time
---------------------------------------------------------------------------------------------
                                             17.290865   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002547    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000139    0.000069    1.000069 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008143    0.163978    1.078124    2.078194 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163978    0.000623    2.078816 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.907463    0.757496    2.836312 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.919805    0.088288    2.924600 ^ i_sram.sram3/DI[27] (CF_SRAM_1024x32)
                                              2.924600   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.812546   20.216589   library setup time
                                             20.216589   data required time
---------------------------------------------------------------------------------------------
                                             20.216589   data required time
                                             -2.924600   data arrival time
---------------------------------------------------------------------------------------------
                                             17.291988   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002846    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000150    0.000075    1.000075 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008662    0.171075    1.084353    2.084429 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.171075    0.000659    2.085087 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.864305    0.630407    2.715494 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.946880    0.201431    2.916925 ^ i_sram.sram3/DI[17] (CF_SRAM_1024x32)
                                              2.916925   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.818925   20.210209   library setup time
                                             20.210209   data required time
---------------------------------------------------------------------------------------------
                                             20.210209   data required time
                                             -2.916925   data arrival time
---------------------------------------------------------------------------------------------
                                             17.293283   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002400    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000126    0.000063    1.000063 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008753    0.172351    1.085409    2.085472 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.172351    0.000699    2.086171 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.858935    0.773742    2.859914 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.881125    0.110024    2.969938 ^ i_sram.sram6/DI[23] (CF_SRAM_1024x32)
                                              2.969938   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.804118   20.263395   library setup time
                                             20.263395   data required time
---------------------------------------------------------------------------------------------
                                             20.263395   data required time
                                             -2.969938   data arrival time
---------------------------------------------------------------------------------------------
                                             17.293457   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002910    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000162    0.000081    1.000081 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164218    1.078348    2.078429 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.164218    0.000623    2.079052 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.868077    0.789990    2.869042 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.885405    0.098232    2.967274 ^ i_sram.sram6/DI[3] (CF_SRAM_1024x32)
                                              2.967274   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.805127   20.262386   library setup time
                                             20.262386   data required time
---------------------------------------------------------------------------------------------
                                             20.262386   data required time
                                             -2.967274   data arrival time
---------------------------------------------------------------------------------------------
                                             17.295111   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002713    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000144    0.000072    1.000072 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008614    0.170428    1.083763    2.083834 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170428    0.000668    2.084503 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.864801    0.789222    2.873725 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.869628    0.054001    2.927727 ^ i_sram.sram2/DI[12] (CF_SRAM_1024x32)
                                              2.927727   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.800683   20.222969   library setup time
                                             20.222969   data required time
---------------------------------------------------------------------------------------------
                                             20.222969   data required time
                                             -2.927727   data arrival time
---------------------------------------------------------------------------------------------
                                             17.295240   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002757    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000150    0.000075    1.000075 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079159    2.079234 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.165150    0.000628    2.079861 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.811067    0.587336    2.667197 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.966330    0.275020    2.942217 ^ i_sram.sram1/DI[30] (CF_SRAM_1024x32)
                                              2.942217   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.826549   20.237738   library setup time
                                             20.237738   data required time
---------------------------------------------------------------------------------------------
                                             20.237738   data required time
                                             -2.942217   data arrival time
---------------------------------------------------------------------------------------------
                                             17.295521   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002713    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000144    0.000072    1.000072 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008614    0.170428    1.083763    2.083834 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170428    0.000668    2.084503 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.864801    0.789222    2.873725 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.870534    0.058524    2.932250 ^ i_sram.sram3/DI[12] (CF_SRAM_1024x32)
                                              2.932250   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.800938   20.228197   library setup time
                                             20.228197   data required time
---------------------------------------------------------------------------------------------
                                             20.228197   data required time
                                             -2.932250   data arrival time
---------------------------------------------------------------------------------------------
                                             17.295946   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002400    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000126    0.000063    1.000063 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008753    0.172351    1.085409    2.085472 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.172351    0.000699    2.086171 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.858935    0.773742    2.859914 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.882244    0.112600    2.972513 ^ i_sram.sram7/DI[23] (CF_SRAM_1024x32)
                                              2.972513   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.804526   20.269011   library setup time
                                             20.269011   data required time
---------------------------------------------------------------------------------------------
                                             20.269011   data required time
                                             -2.972513   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296497   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002757    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000150    0.000075    1.000075 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079159    2.079234 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.165150    0.000628    2.079861 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.811067    0.587336    2.667197 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.991654    0.299860    2.967057 ^ i_sram.sram4/DI[30] (CF_SRAM_1024x32)
                                              2.967057   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.833484   20.263626   library setup time
                                             20.263626   data required time
---------------------------------------------------------------------------------------------
                                             20.263626   data required time
                                             -2.967057   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296568   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002400    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000126    0.000063    1.000063 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008753    0.172351    1.085409    2.085472 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.172351    0.000699    2.086171 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.858935    0.773742    2.859914 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.867735    0.071584    2.931497 ^ i_sram.sram3/DI[23] (CF_SRAM_1024x32)
                                              2.931497   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.800278   20.228857   library setup time
                                             20.228857   data required time
---------------------------------------------------------------------------------------------
                                             20.228857   data required time
                                             -2.931497   data arrival time
---------------------------------------------------------------------------------------------
                                             17.297361   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002910    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000162    0.000081    1.000081 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164218    1.078348    2.078429 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.164218    0.000623    2.079052 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.868077    0.789990    2.869042 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.886544    0.101239    2.970282 ^ i_sram.sram7/DI[3] (CF_SRAM_1024x32)
                                              2.970282   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.805539   20.267998   library setup time
                                             20.267998   data required time
---------------------------------------------------------------------------------------------
                                             20.267998   data required time
                                             -2.970282   data arrival time
---------------------------------------------------------------------------------------------
                                             17.297716   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002819    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000152    0.000076    1.000076 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079160    2.079236 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.165150    0.000628    2.079863 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.864243    0.773828    2.853691 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.886353    0.110198    2.963889 ^ i_sram.sram6/DI[22] (CF_SRAM_1024x32)
                                              2.963889   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.805350   20.262163   library setup time
                                             20.262163   data required time
---------------------------------------------------------------------------------------------
                                             20.262163   data required time
                                             -2.963889   data arrival time
---------------------------------------------------------------------------------------------
                                             17.298273   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002757    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000150    0.000075    1.000075 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079159    2.079234 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.165150    0.000628    2.079861 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.811067    0.587336    2.667197 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.937652    0.245478    2.912675 ^ i_sram.sram3/DI[30] (CF_SRAM_1024x32)
                                              2.912675   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.816751   20.212383   library setup time
                                             20.212383   data required time
---------------------------------------------------------------------------------------------
                                             20.212383   data required time
                                             -2.912675   data arrival time
---------------------------------------------------------------------------------------------
                                             17.299709   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002757    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000150    0.000075    1.000075 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079159    2.079234 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.165150    0.000628    2.079861 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.811067    0.587336    2.667197 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.972151    0.280803    2.948000 ^ i_sram.sram7/DI[30] (CF_SRAM_1024x32)
                                              2.948000   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.825708   20.247829   library setup time
                                             20.247829   data required time
---------------------------------------------------------------------------------------------
                                             20.247829   data required time
                                             -2.948000   data arrival time
---------------------------------------------------------------------------------------------
                                             17.299829   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002758    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000152    0.000076    1.000076 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008409    0.167615    1.081308    2.081384 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.167615    0.000655    2.082039 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.835141    0.767467    2.849506 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.846224    0.078116    2.927623 ^ i_sram.sram2/DI[0] (CF_SRAM_1024x32)
                                              2.927623   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.795169   20.228485   library setup time
                                             20.228485   data required time
---------------------------------------------------------------------------------------------
                                             20.228485   data required time
                                             -2.927623   data arrival time
---------------------------------------------------------------------------------------------
                                             17.300861   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002400    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000126    0.000063    1.000063 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008753    0.172351    1.085409    2.085472 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.172351    0.000699    2.086171 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.858935    0.773742    2.859914 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.884031    0.116589    2.976503 ^ i_sram.sram5/DI[23] (CF_SRAM_1024x32)
                                              2.976503   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.807787   20.278551   library setup time
                                             20.278551   data required time
---------------------------------------------------------------------------------------------
                                             20.278551   data required time
                                             -2.976503   data arrival time
---------------------------------------------------------------------------------------------
                                             17.302048   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002819    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000152    0.000076    1.000076 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079160    2.079236 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.165150    0.000628    2.079863 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.864243    0.773828    2.853691 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.887104    0.111941    2.965632 ^ i_sram.sram7/DI[22] (CF_SRAM_1024x32)
                                              2.965632   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.805671   20.267866   library setup time
                                             20.267866   data required time
---------------------------------------------------------------------------------------------
                                             20.267866   data required time
                                             -2.965632   data arrival time
---------------------------------------------------------------------------------------------
                                             17.302233   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002461    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000132    0.000066    1.000066 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008168    0.164326    1.078428    2.078494 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.164326    0.000623    2.079117 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.824049    0.764746    2.843863 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.853715    0.123561    2.967424 ^ i_sram.sram6/DI[9] (CF_SRAM_1024x32)
                                              2.967424   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.797661   20.269852   library setup time
                                             20.269852   data required time
---------------------------------------------------------------------------------------------
                                             20.269852   data required time
                                             -2.967424   data arrival time
---------------------------------------------------------------------------------------------
                                             17.302429   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002819    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000152    0.000076    1.000076 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079160    2.079236 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.165150    0.000628    2.079863 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.864243    0.773828    2.853691 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.872814    0.070951    2.924642 ^ i_sram.sram3/DI[22] (CF_SRAM_1024x32)
                                              2.924642   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.801475   20.227659   library setup time
                                             20.227659   data required time
---------------------------------------------------------------------------------------------
                                             20.227659   data required time
                                             -2.924642   data arrival time
---------------------------------------------------------------------------------------------
                                             17.303019   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002758    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000152    0.000076    1.000076 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008409    0.167615    1.081308    2.081384 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.167615    0.000655    2.082039 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.835141    0.767467    2.849506 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.847006    0.080649    2.930155 ^ i_sram.sram3/DI[0] (CF_SRAM_1024x32)
                                              2.930155   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.795394   20.233740   library setup time
                                             20.233740   data required time
---------------------------------------------------------------------------------------------
                                             20.233740   data required time
                                             -2.930155   data arrival time
---------------------------------------------------------------------------------------------
                                             17.303585   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002421    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000125    0.000062    1.000062 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008834    0.173455    1.086373    2.086435 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.173455    0.000703    2.087138 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.785051    0.714282    2.801420 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.844601    0.166718    2.968139 ^ i_sram.sram6/DI[15] (CF_SRAM_1024x32)
                                              2.968139   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.795513   20.271999   library setup time
                                             20.271999   data required time
---------------------------------------------------------------------------------------------
                                             20.271999   data required time
                                             -2.968139   data arrival time
---------------------------------------------------------------------------------------------
                                             17.303862   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002819    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000152    0.000076    1.000076 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079160    2.079236 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.165150    0.000628    2.079863 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.864243    0.773828    2.853691 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.890260    0.118974    2.972666 ^ i_sram.sram5/DI[22] (CF_SRAM_1024x32)
                                              2.972666   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.809254   20.277084   library setup time
                                             20.277084   data required time
---------------------------------------------------------------------------------------------
                                             20.277084   data required time
                                             -2.972666   data arrival time
---------------------------------------------------------------------------------------------
                                             17.304419   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002461    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000132    0.000066    1.000066 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008168    0.164326    1.078428    2.078494 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.164326    0.000623    2.079117 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.824049    0.764746    2.843863 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.855439    0.126998    2.970861 ^ i_sram.sram7/DI[9] (CF_SRAM_1024x32)
                                              2.970861   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.798210   20.275328   library setup time
                                             20.275328   data required time
---------------------------------------------------------------------------------------------
                                             20.275328   data required time
                                             -2.970861   data arrival time
---------------------------------------------------------------------------------------------
                                             17.304466   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002846    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000150    0.000075    1.000075 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008662    0.171075    1.084353    2.084429 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.171075    0.000659    2.085087 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.864305    0.630407    2.715494 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.935526    0.187462    2.902957 ^ i_sram.sram2/DI[17] (CF_SRAM_1024x32)
                                              2.902957   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.816209   20.207443   library setup time
                                             20.207443   data required time
---------------------------------------------------------------------------------------------
                                             20.207443   data required time
                                             -2.902957   data arrival time
---------------------------------------------------------------------------------------------
                                             17.304487   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002791    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000158    0.000079    1.000079 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008171    0.164363    1.078471    2.078551 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.164363    0.000625    2.079175 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.856788    0.790672    2.869848 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.860841    0.049148    2.918996 ^ i_sram.sram2/DI[13] (CF_SRAM_1024x32)
                                              2.918996   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.798613   20.225040   library setup time
                                             20.225040   data required time
---------------------------------------------------------------------------------------------
                                             20.225040   data required time
                                             -2.918996   data arrival time
---------------------------------------------------------------------------------------------
                                             17.306044   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002342    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000121    0.000060    1.000060 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008003    0.162019    1.076578    2.076638 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.162019    0.000373    2.077010 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.896390    0.762450    2.839460 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.903517    0.068285    2.907746 ^ i_sram.sram2/DI[4] (CF_SRAM_1024x32)
                                              2.907746   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.808667   20.214985   library setup time
                                             20.214985   data required time
---------------------------------------------------------------------------------------------
                                             20.214985   data required time
                                             -2.907746   data arrival time
---------------------------------------------------------------------------------------------
                                             17.307241   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002791    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000158    0.000079    1.000079 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008171    0.164363    1.078471    2.078551 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.164363    0.000625    2.079175 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.856788    0.790672    2.869848 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.861537    0.052968    2.922816 ^ i_sram.sram3/DI[13] (CF_SRAM_1024x32)
                                              2.922816   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.798818   20.230318   library setup time
                                             20.230318   data required time
---------------------------------------------------------------------------------------------
                                             20.230318   data required time
                                             -2.922816   data arrival time
---------------------------------------------------------------------------------------------
                                             17.307501   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002421    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000125    0.000062    1.000062 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008834    0.173455    1.086373    2.086435 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.173455    0.000703    2.087138 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.785051    0.714282    2.801420 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.845936    0.168540    2.969960 ^ i_sram.sram7/DI[15] (CF_SRAM_1024x32)
                                              2.969960   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.795971   20.277565   library setup time
                                             20.277565   data required time
---------------------------------------------------------------------------------------------
                                             20.277565   data required time
                                             -2.969960   data arrival time
---------------------------------------------------------------------------------------------
                                             17.307604   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003250    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000175    0.000087    1.000087 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008750    0.172290    1.085419    2.085506 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.172290    0.000668    2.086174 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.876374    0.741950    2.828124 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.887454    0.082728    2.910852 ^ i_sram.sram2/DI[26] (CF_SRAM_1024x32)
                                              2.910852   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.804883   20.218769   library setup time
                                             20.218769   data required time
---------------------------------------------------------------------------------------------
                                             20.218769   data required time
                                             -2.910852   data arrival time
---------------------------------------------------------------------------------------------
                                             17.307917   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002757    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000150    0.000075    1.000075 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079159    2.079234 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.165150    0.000628    2.079861 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.811067    0.587336    2.667197 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.968940    0.277621    2.944818 ^ i_sram.sram0/DI[30] (CF_SRAM_1024x32)
                                              2.944818   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.827621   20.253040   library setup time
                                             20.253040   data required time
---------------------------------------------------------------------------------------------
                                             20.253040   data required time
                                             -2.944818   data arrival time
---------------------------------------------------------------------------------------------
                                             17.308224   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002400    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000126    0.000063    1.000063 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008753    0.172351    1.085409    2.085472 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.172351    0.000699    2.086171 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.858935    0.773742    2.859914 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.873686    0.090935    2.950848 ^ i_sram.sram1/DI[23] (CF_SRAM_1024x32)
                                              2.950848   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.804722   20.259565   library setup time
                                             20.259565   data required time
---------------------------------------------------------------------------------------------
                                             20.259565   data required time
                                             -2.950848   data arrival time
---------------------------------------------------------------------------------------------
                                             17.308716   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002400    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000126    0.000063    1.000063 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008753    0.172351    1.085409    2.085472 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.172351    0.000699    2.086171 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.858935    0.773742    2.859914 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.885230    0.119186    2.979100 ^ i_sram.sram4/DI[23] (CF_SRAM_1024x32)
                                              2.979100   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.808410   20.288700   library setup time
                                             20.288700   data required time
---------------------------------------------------------------------------------------------
                                             20.288700   data required time
                                             -2.979100   data arrival time
---------------------------------------------------------------------------------------------
                                             17.309599   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002342    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000121    0.000060    1.000060 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008003    0.162019    1.076578    2.076638 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.162019    0.000373    2.077010 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.896390    0.762450    2.839460 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.904206    0.071151    2.910611 ^ i_sram.sram3/DI[4] (CF_SRAM_1024x32)
                                              2.910611   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.808871   20.220263   library setup time
                                             20.220263   data required time
---------------------------------------------------------------------------------------------
                                             20.220263   data required time
                                             -2.910611   data arrival time
---------------------------------------------------------------------------------------------
                                             17.309652   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003250    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000175    0.000087    1.000087 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008750    0.172290    1.085419    2.085506 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.172290    0.000668    2.086174 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.876374    0.741950    2.828124 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.888265    0.085307    2.913431 ^ i_sram.sram3/DI[26] (CF_SRAM_1024x32)
                                              2.913431   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.805115   20.224020   library setup time
                                             20.224020   data required time
---------------------------------------------------------------------------------------------
                                             20.224020   data required time
                                             -2.913431   data arrival time
---------------------------------------------------------------------------------------------
                                             17.310589   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002606    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000136    0.000068    1.000068 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008469    0.168446    1.082022    2.082090 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.168446    0.000662    2.082752 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.875278    0.746619    2.829371 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.885319    0.078793    2.908164 ^ i_sram.sram2/DI[20] (CF_SRAM_1024x32)
                                              2.908164   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.804380   20.219273   library setup time
                                             20.219273   data required time
---------------------------------------------------------------------------------------------
                                             20.219273   data required time
                                             -2.908164   data arrival time
---------------------------------------------------------------------------------------------
                                             17.311108   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002819    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000152    0.000076    1.000076 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079160    2.079236 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.165150    0.000628    2.079863 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.864243    0.773828    2.853691 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.891594    0.121823    2.975514 ^ i_sram.sram4/DI[22] (CF_SRAM_1024x32)
                                              2.975514   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.809910   20.287201   library setup time
                                             20.287201   data required time
---------------------------------------------------------------------------------------------
                                             20.287201   data required time
                                             -2.975514   data arrival time
---------------------------------------------------------------------------------------------
                                             17.311686   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002421    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000125    0.000062    1.000062 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008834    0.173455    1.086373    2.086435 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.173455    0.000703    2.087138 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.785051    0.714282    2.801420 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.849202    0.172923    2.974344 ^ i_sram.sram5/DI[15] (CF_SRAM_1024x32)
                                              2.974344   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.799581   20.286758   library setup time
                                             20.286758   data required time
---------------------------------------------------------------------------------------------
                                             20.286758   data required time
                                             -2.974344   data arrival time
---------------------------------------------------------------------------------------------
                                             17.312414   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002547    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000139    0.000069    1.000069 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008143    0.163978    1.078124    2.078194 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163978    0.000623    2.078816 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.907463    0.757496    2.836312 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.922907    0.097401    2.933713 ^ i_sram.sram1/DI[27] (CF_SRAM_1024x32)
                                              2.933713   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.816319   20.247967   library setup time
                                             20.247967   data required time
---------------------------------------------------------------------------------------------
                                             20.247967   data required time
                                             -2.933713   data arrival time
---------------------------------------------------------------------------------------------
                                             17.314253   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003040    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000175    0.000087    1.000087 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079171    2.079259 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.165150    0.000628    2.079886 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.823875    0.724860    2.804746 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.846491    0.108916    2.913662 ^ i_sram.sram2/DI[6] (CF_SRAM_1024x32)
                                              2.913662   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.795232   20.228420   library setup time
                                             20.228420   data required time
---------------------------------------------------------------------------------------------
                                             20.228420   data required time
                                             -2.913662   data arrival time
---------------------------------------------------------------------------------------------
                                             17.314758   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001974    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000102    0.000051    1.000051 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008044    0.162570    1.077054    2.077106 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.162570    0.000376    2.077481 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.829476    0.759314    2.836796 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.840609    0.078068    2.914864 ^ i_sram.sram2/DI[1] (CF_SRAM_1024x32)
                                              2.914864   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.793846   20.229807   library setup time
                                             20.229807   data required time
---------------------------------------------------------------------------------------------
                                             20.229807   data required time
                                             -2.914864   data arrival time
---------------------------------------------------------------------------------------------
                                             17.314943   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000154    0.000077    1.000077 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.170622    1.083944    2.084021 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.170622    0.000665    2.084686 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.813231    0.759207    2.843894 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.823721    0.074900    2.918793 ^ i_sram.sram2/DI[2] (CF_SRAM_1024x32)
                                              2.918793   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.789867   20.233786   library setup time
                                             20.233786   data required time
---------------------------------------------------------------------------------------------
                                             20.233786   data required time
                                             -2.918793   data arrival time
---------------------------------------------------------------------------------------------
                                             17.314993   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002819    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000152    0.000076    1.000076 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079160    2.079236 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.165150    0.000628    2.079863 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.864243    0.773828    2.853691 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.878160    0.088805    2.942497 ^ i_sram.sram1/DI[22] (CF_SRAM_1024x32)
                                              2.942497   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.805776   20.258511   library setup time
                                             20.258511   data required time
---------------------------------------------------------------------------------------------
                                             20.258511   data required time
                                             -2.942497   data arrival time
---------------------------------------------------------------------------------------------
                                             17.316013   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001974    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000102    0.000051    1.000051 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008044    0.162570    1.077054    2.077106 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.162570    0.000376    2.077481 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.829476    0.759314    2.836796 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.841642    0.081369    2.918164 ^ i_sram.sram3/DI[1] (CF_SRAM_1024x32)
                                              2.918164   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.794131   20.235004   library setup time
                                             20.235004   data required time
---------------------------------------------------------------------------------------------
                                             20.235004   data required time
                                             -2.918164   data arrival time
---------------------------------------------------------------------------------------------
                                             17.316839   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000154    0.000077    1.000077 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.170622    1.083944    2.084021 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.170622    0.000665    2.084686 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.813231    0.759207    2.843894 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.824734    0.078213    2.922106 ^ i_sram.sram3/DI[2] (CF_SRAM_1024x32)
                                              2.922106   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.790147   20.238989   library setup time
                                             20.238989   data required time
---------------------------------------------------------------------------------------------
                                             20.238989   data required time
                                             -2.922106   data arrival time
---------------------------------------------------------------------------------------------
                                             17.316883   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002910    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000162    0.000081    1.000081 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164218    1.078348    2.078429 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.164218    0.000623    2.079052 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.868077    0.789990    2.869042 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.883359    0.092572    2.961615 ^ i_sram.sram5/DI[3] (CF_SRAM_1024x32)
                                              2.961615   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.807629   20.278711   library setup time
                                             20.278711   data required time
---------------------------------------------------------------------------------------------
                                             20.278711   data required time
                                             -2.961615   data arrival time
---------------------------------------------------------------------------------------------
                                             17.317097   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003040    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000175    0.000087    1.000087 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079171    2.079259 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.165150    0.000628    2.079886 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.823875    0.724860    2.804746 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.847745    0.111657    2.916403 ^ i_sram.sram3/DI[6] (CF_SRAM_1024x32)
                                              2.916403   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.795568   20.233566   library setup time
                                             20.233566   data required time
---------------------------------------------------------------------------------------------
                                             20.233566   data required time
                                             -2.916403   data arrival time
---------------------------------------------------------------------------------------------
                                             17.317163   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002421    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000125    0.000062    1.000062 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008834    0.173455    1.086373    2.086435 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.173455    0.000703    2.087138 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.785051    0.714282    2.801420 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.851040    0.175351    2.976771 ^ i_sram.sram4/DI[15] (CF_SRAM_1024x32)
                                              2.976771   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.800355   20.296755   library setup time
                                             20.296755   data required time
---------------------------------------------------------------------------------------------
                                             20.296755   data required time
                                             -2.976771   data arrival time
---------------------------------------------------------------------------------------------
                                             17.319984   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002593    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000143    0.000071    1.000071 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.164558    1.078636    2.078707 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.164558    0.000625    2.079332 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.822882    0.768373    2.847705 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.830290    0.063866    2.911571 ^ i_sram.sram2/DI[5] (CF_SRAM_1024x32)
                                              2.911571   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.791415   20.232237   library setup time
                                             20.232237   data required time
---------------------------------------------------------------------------------------------
                                             20.232237   data required time
                                             -2.911571   data arrival time
---------------------------------------------------------------------------------------------
                                             17.320665   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002846    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000150    0.000075    1.000075 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008662    0.171075    1.084353    2.084429 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.171075    0.000659    2.085087 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.864305    0.630407    2.715494 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.950028    0.205204    2.920699 ^ i_sram.sram1/DI[17] (CF_SRAM_1024x32)
                                              2.920699   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.822708   20.241577   library setup time
                                             20.241577   data required time
---------------------------------------------------------------------------------------------
                                             20.241577   data required time
                                             -2.920699   data arrival time
---------------------------------------------------------------------------------------------
                                             17.320879   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002015    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000104    0.000052    1.000052 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008334    0.166591    1.080404    2.080456 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.166591    0.000636    2.081092 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.873174    0.753733    2.834825 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.879751    0.064724    2.899549 ^ i_sram.sram2/DI[16] (CF_SRAM_1024x32)
                                              2.899549   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.803068   20.220585   library setup time
                                             20.220585   data required time
---------------------------------------------------------------------------------------------
                                             20.220585   data required time
                                             -2.899549   data arrival time
---------------------------------------------------------------------------------------------
                                             17.321035   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002400    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000126    0.000063    1.000063 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008753    0.172351    1.085409    2.085472 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.172351    0.000699    2.086171 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.858935    0.773742    2.859914 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.874605    0.093525    2.953439 ^ i_sram.sram0/DI[23] (CF_SRAM_1024x32)
                                              2.953439   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.805395   20.275267   library setup time
                                             20.275267   data required time
---------------------------------------------------------------------------------------------
                                             20.275267   data required time
                                             -2.953439   data arrival time
---------------------------------------------------------------------------------------------
                                             17.321829   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003096    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000176    0.000088    1.000088 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.165396    1.079389    2.079477 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.165396    0.000628    2.080105 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.797037    0.742911    2.823016 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.831013    0.129510    2.952527 ^ i_sram.sram6/DI[10] (CF_SRAM_1024x32)
                                              2.952527   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.792312   20.275200   library setup time
                                             20.275200   data required time
---------------------------------------------------------------------------------------------
                                             20.275200   data required time
                                             -2.952527   data arrival time
---------------------------------------------------------------------------------------------
                                             17.322674   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002015    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000104    0.000052    1.000052 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008334    0.166591    1.080404    2.080456 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.166591    0.000636    2.081092 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.873174    0.753733    2.834825 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.880574    0.068238    2.903064 ^ i_sram.sram3/DI[16] (CF_SRAM_1024x32)
                                              2.903064   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.803303   20.225832   library setup time
                                             20.225832   data required time
---------------------------------------------------------------------------------------------
                                             20.225832   data required time
                                             -2.903064   data arrival time
---------------------------------------------------------------------------------------------
                                             17.322769   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002593    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000143    0.000071    1.000071 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.164558    1.078636    2.078707 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.164558    0.000625    2.079332 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.822882    0.768373    2.847705 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.831056    0.066890    2.914596 ^ i_sram.sram3/DI[5] (CF_SRAM_1024x32)
                                              2.914596   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.791636   20.237497   library setup time
                                             20.237497   data required time
---------------------------------------------------------------------------------------------
                                             20.237497   data required time
                                             -2.914596   data arrival time
---------------------------------------------------------------------------------------------
                                             17.322903   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002758    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000152    0.000076    1.000076 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008409    0.167615    1.081308    2.081384 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.167615    0.000655    2.082039 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.835141    0.767467    2.849506 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.852789    0.097169    2.946675 ^ i_sram.sram6/DI[0] (CF_SRAM_1024x32)
                                              2.946675   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.797442   20.270071   library setup time
                                             20.270071   data required time
---------------------------------------------------------------------------------------------
                                             20.270071   data required time
                                             -2.946675   data arrival time
---------------------------------------------------------------------------------------------
                                             17.323395   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002606    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000136    0.000068    1.000068 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008469    0.168446    1.082022    2.082090 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.168446    0.000662    2.082752 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.875278    0.746619    2.829371 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.883348    0.071556    2.900927 ^ i_sram.sram3/DI[20] (CF_SRAM_1024x32)
                                              2.900927   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.803957   20.225178   library setup time
                                             20.225178   data required time
---------------------------------------------------------------------------------------------
                                             20.225178   data required time
                                             -2.900927   data arrival time
---------------------------------------------------------------------------------------------
                                             17.324251   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002910    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000162    0.000081    1.000081 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164218    1.078348    2.078429 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.164218    0.000623    2.079052 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.868077    0.789990    2.869042 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.884432    0.095585    2.964628 ^ i_sram.sram4/DI[3] (CF_SRAM_1024x32)
                                              2.964628   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.808222   20.288887   library setup time
                                             20.288887   data required time
---------------------------------------------------------------------------------------------
                                             20.288887   data required time
                                             -2.964628   data arrival time
---------------------------------------------------------------------------------------------
                                             17.324261   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003096    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000176    0.000088    1.000088 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.165396    1.079389    2.079477 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.165396    0.000628    2.080105 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.797037    0.742911    2.823016 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.832906    0.132970    2.955986 ^ i_sram.sram7/DI[10] (CF_SRAM_1024x32)
                                              2.955986   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.792902   20.280634   library setup time
                                             20.280634   data required time
---------------------------------------------------------------------------------------------
                                             20.280634   data required time
                                             -2.955986   data arrival time
---------------------------------------------------------------------------------------------
                                             17.324650   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002593    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000140    0.000070    1.000070 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.163944    1.078094    2.078164 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163944    0.000623    2.078787 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.863891    0.740168    2.818955 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.873724    0.077392    2.896347 ^ i_sram.sram2/DI[19] (CF_SRAM_1024x32)
                                              2.896347   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.801648   20.222004   library setup time
                                             20.222004   data required time
---------------------------------------------------------------------------------------------
                                             20.222004   data required time
                                             -2.896347   data arrival time
---------------------------------------------------------------------------------------------
                                             17.325657   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002758    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000152    0.000076    1.000076 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008409    0.167615    1.081308    2.081384 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.167615    0.000655    2.082039 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.835141    0.767467    2.849506 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.853873    0.099944    2.949450 ^ i_sram.sram7/DI[0] (CF_SRAM_1024x32)
                                              2.949450   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.797841   20.275694   library setup time
                                             20.275694   data required time
---------------------------------------------------------------------------------------------
                                             20.275694   data required time
                                             -2.949450   data arrival time
---------------------------------------------------------------------------------------------
                                             17.326244   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002547    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000139    0.000069    1.000069 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008143    0.163978    1.078124    2.078194 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163978    0.000623    2.078816 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.907463    0.757496    2.836312 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.924087    0.100596    2.936908 ^ i_sram.sram0/DI[27] (CF_SRAM_1024x32)
                                              2.936908   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.817053   20.263609   library setup time
                                             20.263609   data required time
---------------------------------------------------------------------------------------------
                                             20.263609   data required time
                                             -2.936908   data arrival time
---------------------------------------------------------------------------------------------
                                             17.326700   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002984    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000167    0.000083    1.000083 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008281    0.165861    1.079794    2.079878 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.165861    0.000631    2.080509 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.796831    0.746125    2.826634 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.826837    0.122029    2.948663 ^ i_sram.sram6/DI[11] (CF_SRAM_1024x32)
                                              2.948663   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.791328   20.276184   library setup time
                                             20.276184   data required time
---------------------------------------------------------------------------------------------
                                             20.276184   data required time
                                             -2.948663   data arrival time
---------------------------------------------------------------------------------------------
                                             17.327522   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002403    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000124    0.000062    1.000062 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008582    0.169999    1.083372    2.083434 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.169999    0.000674    2.084108 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.815254    0.766483    2.850591 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.820850    0.055676    2.906267 ^ i_sram.sram2/DI[7] (CF_SRAM_1024x32)
                                              2.906267   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.789191   20.234463   library setup time
                                             20.234463   data required time
---------------------------------------------------------------------------------------------
                                             20.234463   data required time
                                             -2.906267   data arrival time
---------------------------------------------------------------------------------------------
                                             17.328194   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002819    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000152    0.000076    1.000076 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079160    2.079236 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.165150    0.000628    2.079863 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.864243    0.773828    2.853691 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.879066    0.091445    2.945136 ^ i_sram.sram0/DI[22] (CF_SRAM_1024x32)
                                              2.945136   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.806447   20.274216   library setup time
                                             20.274216   data required time
---------------------------------------------------------------------------------------------
                                             20.274216   data required time
                                             -2.945136   data arrival time
---------------------------------------------------------------------------------------------
                                             17.329079   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002984    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000167    0.000083    1.000083 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008281    0.165861    1.079794    2.079878 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.165861    0.000631    2.080509 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.796831    0.746125    2.826634 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.828654    0.125564    2.952198 ^ i_sram.sram7/DI[11] (CF_SRAM_1024x32)
                                              2.952198   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.791900   20.281637   library setup time
                                             20.281637   data required time
---------------------------------------------------------------------------------------------
                                             20.281637   data required time
                                             -2.952198   data arrival time
---------------------------------------------------------------------------------------------
                                             17.329437   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002910    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000162    0.000081    1.000081 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164218    1.078348    2.078429 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.164218    0.000623    2.079052 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.868077    0.789990    2.869042 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.874326    0.060864    2.929907 ^ i_sram.sram1/DI[3] (CF_SRAM_1024x32)
                                              2.929907   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.804873   20.259415   library setup time
                                             20.259415   data required time
---------------------------------------------------------------------------------------------
                                             20.259415   data required time
                                             -2.929907   data arrival time
---------------------------------------------------------------------------------------------
                                             17.329508   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002713    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000144    0.000072    1.000072 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008614    0.170428    1.083763    2.083834 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170428    0.000668    2.084503 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.864801    0.789222    2.873725 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.870041    0.056115    2.929840 ^ i_sram.sram1/DI[12] (CF_SRAM_1024x32)
                                              2.929840   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.803864   20.260424   library setup time
                                             20.260424   data required time
---------------------------------------------------------------------------------------------
                                             20.260424   data required time
                                             -2.929840   data arrival time
---------------------------------------------------------------------------------------------
                                             17.330584   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002461    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000132    0.000066    1.000066 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008168    0.164326    1.078428    2.078494 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.164326    0.000623    2.079117 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.824049    0.764746    2.843863 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.829998    0.057857    2.901720 ^ i_sram.sram2/DI[9] (CF_SRAM_1024x32)
                                              2.901720   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.791346   20.232307   library setup time
                                             20.232307   data required time
---------------------------------------------------------------------------------------------
                                             20.232307   data required time
                                             -2.901720   data arrival time
---------------------------------------------------------------------------------------------
                                             17.330587   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002403    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000124    0.000062    1.000062 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008582    0.169999    1.083372    2.083434 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.169999    0.000674    2.084108 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.815254    0.766483    2.850591 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.821447    0.058396    2.908987 ^ i_sram.sram3/DI[7] (CF_SRAM_1024x32)
                                              2.908987   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.789373   20.239763   library setup time
                                             20.239763   data required time
---------------------------------------------------------------------------------------------
                                             20.239763   data required time
                                             -2.908987   data arrival time
---------------------------------------------------------------------------------------------
                                             17.330776   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003040    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000175    0.000087    1.000087 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079171    2.079259 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.165150    0.000628    2.079886 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.823875    0.724860    2.804746 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.858272    0.132329    2.937076 ^ i_sram.sram6/DI[6] (CF_SRAM_1024x32)
                                              2.937076   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.798734   20.268780   library setup time
                                             20.268780   data required time
---------------------------------------------------------------------------------------------
                                             20.268780   data required time
                                             -2.937076   data arrival time
---------------------------------------------------------------------------------------------
                                             17.331705   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002846    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000150    0.000075    1.000075 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008662    0.171075    1.084353    2.084429 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.171075    0.000659    2.085087 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.864305    0.630407    2.715494 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.952469    0.208104    2.923599 ^ i_sram.sram0/DI[17] (CF_SRAM_1024x32)
                                              2.923599   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.823740   20.256920   library setup time
                                             20.256920   data required time
---------------------------------------------------------------------------------------------
                                             20.256920   data required time
                                             -2.923599   data arrival time
---------------------------------------------------------------------------------------------
                                             17.333321   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002819    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000152    0.000076    1.000076 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079160    2.079236 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.165150    0.000628    2.079863 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.831143    0.618554    2.698417 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.901706    0.182776    2.881193 ^ i_sram.sram2/DI[18] (CF_SRAM_1024x32)
                                              2.881193   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.808241   20.215412   library setup time
                                             20.215412   data required time
---------------------------------------------------------------------------------------------
                                             20.215412   data required time
                                             -2.881193   data arrival time
---------------------------------------------------------------------------------------------
                                             17.334219   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002461    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000132    0.000066    1.000066 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008168    0.164326    1.078428    2.078494 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.164326    0.000623    2.079117 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.824049    0.764746    2.843863 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.830300    0.059213    2.903076 ^ i_sram.sram3/DI[9] (CF_SRAM_1024x32)
                                              2.903076   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.791458   20.237677   library setup time
                                             20.237677   data required time
---------------------------------------------------------------------------------------------
                                             20.237677   data required time
                                             -2.903076   data arrival time
---------------------------------------------------------------------------------------------
                                             17.334602   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003040    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000175    0.000087    1.000087 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079171    2.079259 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.165150    0.000628    2.079886 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.823875    0.724860    2.804746 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.859715    0.134908    2.939654 ^ i_sram.sram7/DI[6] (CF_SRAM_1024x32)
                                              2.939654   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.799218   20.274319   library setup time
                                             20.274319   data required time
---------------------------------------------------------------------------------------------
                                             20.274319   data required time
                                             -2.939654   data arrival time
---------------------------------------------------------------------------------------------
                                             17.334663   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002713    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000144    0.000072    1.000072 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008614    0.170428    1.083763    2.083834 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170428    0.000668    2.084503 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.864801    0.789222    2.873725 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.873491    0.071029    2.944754 ^ i_sram.sram5/DI[12] (CF_SRAM_1024x32)
                                              2.944754   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.805304   20.281034   library setup time
                                             20.281034   data required time
---------------------------------------------------------------------------------------------
                                             20.281034   data required time
                                             -2.944754   data arrival time
---------------------------------------------------------------------------------------------
                                             17.336281   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003250    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000175    0.000087    1.000087 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008750    0.172290    1.085419    2.085506 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.172290    0.000668    2.086174 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.876374    0.741950    2.828124 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.890087    0.090762    2.918886 ^ i_sram.sram1/DI[26] (CF_SRAM_1024x32)
                                              2.918886   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.808586   20.255699   library setup time
                                             20.255699   data required time
---------------------------------------------------------------------------------------------
                                             20.255699   data required time
                                             -2.918886   data arrival time
---------------------------------------------------------------------------------------------
                                             17.336813   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002791    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000158    0.000079    1.000079 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008171    0.164363    1.078471    2.078551 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.164363    0.000625    2.079175 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.856788    0.790672    2.869848 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.861780    0.054228    2.924075 ^ i_sram.sram1/DI[13] (CF_SRAM_1024x32)
                                              2.924075   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.801917   20.262371   library setup time
                                             20.262371   data required time
---------------------------------------------------------------------------------------------
                                             20.262371   data required time
                                             -2.924075   data arrival time
---------------------------------------------------------------------------------------------
                                             17.338295   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002016    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000104    0.000052    1.000052 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008329    0.166519    1.080341    2.080393 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.166519    0.000636    2.081028 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.848538    0.725250    2.806279 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.860794    0.084690    2.890969 ^ i_sram.sram3/DI[24] (CF_SRAM_1024x32)
                                              2.890969   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.798643   20.230492   library setup time
                                             20.230492   data required time
---------------------------------------------------------------------------------------------
                                             20.230492   data required time
                                             -2.890969   data arrival time
---------------------------------------------------------------------------------------------
                                             17.339521   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002403    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000124    0.000062    1.000062 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008582    0.169999    1.083372    2.083434 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.169999    0.000674    2.084108 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.815254    0.766483    2.850591 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.829154    0.085496    2.936088 ^ i_sram.sram6/DI[7] (CF_SRAM_1024x32)
                                              2.936088   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.791874   20.275639   library setup time
                                             20.275639   data required time
---------------------------------------------------------------------------------------------
                                             20.275639   data required time
                                             -2.936088   data arrival time
---------------------------------------------------------------------------------------------
                                             17.339552   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002016    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000104    0.000052    1.000052 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008329    0.166519    1.080341    2.080393 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.166519    0.000636    2.081028 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.848538    0.725250    2.806279 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.859136    0.079464    2.885743 ^ i_sram.sram2/DI[24] (CF_SRAM_1024x32)
                                              2.885743   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.798211   20.225441   library setup time
                                             20.225441   data required time
---------------------------------------------------------------------------------------------
                                             20.225441   data required time
                                             -2.885743   data arrival time
---------------------------------------------------------------------------------------------
                                             17.339699   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002593    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000143    0.000071    1.000071 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.164558    1.078636    2.078707 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.164558    0.000625    2.079332 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.822882    0.768373    2.847705 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.836887    0.086234    2.933939 ^ i_sram.sram6/DI[5] (CF_SRAM_1024x32)
                                              2.933939   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.793696   20.273817   library setup time
                                             20.273817   data required time
---------------------------------------------------------------------------------------------
                                             20.273817   data required time
                                             -2.933939   data arrival time
---------------------------------------------------------------------------------------------
                                             17.339878   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002593    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000140    0.000070    1.000070 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.163944    1.078094    2.078164 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163944    0.000623    2.078787 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.863891    0.740168    2.818955 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.871317    0.068358    2.887313 ^ i_sram.sram3/DI[19] (CF_SRAM_1024x32)
                                              2.887313   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.801122   20.228012   library setup time
                                             20.228012   data required time
---------------------------------------------------------------------------------------------
                                             20.228012   data required time
                                             -2.887313   data arrival time
---------------------------------------------------------------------------------------------
                                             17.340700   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000154    0.000077    1.000077 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.170622    1.083944    2.084021 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.170622    0.000665    2.084686 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.813231    0.759207    2.843894 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.829007    0.090764    2.934658 ^ i_sram.sram6/DI[2] (CF_SRAM_1024x32)
                                              2.934658   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.791839   20.275673   library setup time
                                             20.275673   data required time
---------------------------------------------------------------------------------------------
                                             20.275673   data required time
                                             -2.934658   data arrival time
---------------------------------------------------------------------------------------------
                                             17.341017   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001974    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000102    0.000051    1.000051 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008044    0.162570    1.077054    2.077106 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.162570    0.000376    2.077481 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.829476    0.759314    2.836796 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.845944    0.093759    2.930555 ^ i_sram.sram6/DI[1] (CF_SRAM_1024x32)
                                              2.930555   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.795830   20.271683   library setup time
                                             20.271683   data required time
---------------------------------------------------------------------------------------------
                                             20.271683   data required time
                                             -2.930555   data arrival time
---------------------------------------------------------------------------------------------
                                             17.341129   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002713    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000144    0.000072    1.000072 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008614    0.170428    1.083763    2.083834 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170428    0.000668    2.084503 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.864801    0.789222    2.873725 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.871070    0.061015    2.934740 ^ i_sram.sram0/DI[12] (CF_SRAM_1024x32)
                                              2.934740   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.804563   20.276098   library setup time
                                             20.276098   data required time
---------------------------------------------------------------------------------------------
                                             20.276098   data required time
                                             -2.934740   data arrival time
---------------------------------------------------------------------------------------------
                                             17.341358   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002606    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000136    0.000068    1.000068 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008469    0.168446    1.082022    2.082090 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.168446    0.000662    2.082752 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.875278    0.746619    2.829371 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.887194    0.084950    2.914321 ^ i_sram.sram1/DI[20] (CF_SRAM_1024x32)
                                              2.914321   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.807905   20.256382   library setup time
                                             20.256382   data required time
---------------------------------------------------------------------------------------------
                                             20.256382   data required time
                                             -2.914321   data arrival time
---------------------------------------------------------------------------------------------
                                             17.342060   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002403    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000124    0.000062    1.000062 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008582    0.169999    1.083372    2.083434 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.169999    0.000674    2.084108 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.815254    0.766483    2.850591 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.830106    0.088229    2.938820 ^ i_sram.sram7/DI[7] (CF_SRAM_1024x32)
                                              2.938820   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.792242   20.281294   library setup time
                                             20.281294   data required time
---------------------------------------------------------------------------------------------
                                             20.281294   data required time
                                             -2.938820   data arrival time
---------------------------------------------------------------------------------------------
                                             17.342472   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002593    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000143    0.000071    1.000071 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.164558    1.078636    2.078707 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.164558    0.000625    2.079332 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.822882    0.768373    2.847705 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.837847    0.088992    2.936697 ^ i_sram.sram7/DI[5] (CF_SRAM_1024x32)
                                              2.936697   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.794066   20.279470   library setup time
                                             20.279470   data required time
---------------------------------------------------------------------------------------------
                                             20.279470   data required time
                                             -2.936697   data arrival time
---------------------------------------------------------------------------------------------
                                             17.342775   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000154    0.000077    1.000077 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.170622    1.083944    2.084021 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.170622    0.000665    2.084686 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.813231    0.759207    2.843894 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.829993    0.093408    2.937302 ^ i_sram.sram7/DI[2] (CF_SRAM_1024x32)
                                              2.937302   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.792215   20.281322   library setup time
                                             20.281322   data required time
---------------------------------------------------------------------------------------------
                                             20.281322   data required time
                                             -2.937302   data arrival time
---------------------------------------------------------------------------------------------
                                             17.344021   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001974    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000102    0.000051    1.000051 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008044    0.162570    1.077054    2.077106 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.162570    0.000376    2.077481 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.829476    0.759314    2.836796 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.846963    0.096442    2.933238 ^ i_sram.sram7/DI[1] (CF_SRAM_1024x32)
                                              2.933238   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.796213   20.277323   library setup time
                                             20.277323   data required time
---------------------------------------------------------------------------------------------
                                             20.277323   data required time
                                             -2.933238   data arrival time
---------------------------------------------------------------------------------------------
                                             17.344086   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002791    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000158    0.000079    1.000079 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008171    0.164363    1.078471    2.078551 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.164363    0.000625    2.079175 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.856788    0.790672    2.869848 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.865006    0.068538    2.938386 ^ i_sram.sram5/DI[13] (CF_SRAM_1024x32)
                                              2.938386   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.803305   20.283035   library setup time
                                             20.283035   data required time
---------------------------------------------------------------------------------------------
                                             20.283035   data required time
                                             -2.938386   data arrival time
---------------------------------------------------------------------------------------------
                                             17.344648   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002713    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000144    0.000072    1.000072 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008614    0.170428    1.083763    2.083834 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170428    0.000668    2.084503 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.864801    0.789222    2.873725 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.873958    0.072779    2.946504 ^ i_sram.sram4/DI[12] (CF_SRAM_1024x32)
                                              2.946504   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.805755   20.291355   library setup time
                                             20.291355   data required time
---------------------------------------------------------------------------------------------
                                             20.291355   data required time
                                             -2.946504   data arrival time
---------------------------------------------------------------------------------------------
                                             17.344851   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002758    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000152    0.000076    1.000076 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008409    0.167615    1.081308    2.081384 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.167615    0.000655    2.082039 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.835141    0.767467    2.849506 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.844138    0.070871    2.920377 ^ i_sram.sram1/DI[0] (CF_SRAM_1024x32)
                                              2.920377   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.797761   20.266527   library setup time
                                             20.266527   data required time
---------------------------------------------------------------------------------------------
                                             20.266527   data required time
                                             -2.920377   data arrival time
---------------------------------------------------------------------------------------------
                                             17.346149   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002758    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000152    0.000076    1.000076 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008409    0.167615    1.081308    2.081384 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.167615    0.000655    2.082039 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.835141    0.767467    2.849506 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.850327    0.090535    2.940042 ^ i_sram.sram5/DI[0] (CF_SRAM_1024x32)
                                              2.940042   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.799846   20.286493   library setup time
                                             20.286493   data required time
---------------------------------------------------------------------------------------------
                                             20.286493   data required time
                                             -2.940042   data arrival time
---------------------------------------------------------------------------------------------
                                             17.346453   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002635    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000141    0.000070    1.000070 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164218    1.078338    2.078408 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.164218    0.000623    2.079031 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.837031    0.718903    2.797934 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.848604    0.081890    2.879823 ^ i_sram.sram2/DI[29] (CF_SRAM_1024x32)
                                              2.879823   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.795730   20.227922   library setup time
                                             20.227922   data required time
---------------------------------------------------------------------------------------------
                                             20.227922   data required time
                                             -2.879823   data arrival time
---------------------------------------------------------------------------------------------
                                             17.348101   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002910    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000162    0.000081    1.000081 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164218    1.078348    2.078429 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.164218    0.000623    2.079052 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.868077    0.789990    2.869042 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.873669    0.057770    2.926812 ^ i_sram.sram0/DI[3] (CF_SRAM_1024x32)
                                              2.926812   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.805175   20.275486   library setup time
                                             20.275486   data required time
---------------------------------------------------------------------------------------------
                                             20.275486   data required time
                                             -2.926812   data arrival time
---------------------------------------------------------------------------------------------
                                             17.348675   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002791    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000158    0.000079    1.000079 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008171    0.164363    1.078471    2.078551 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.164363    0.000625    2.079175 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.856788    0.790672    2.869848 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.862842    0.059377    2.929224 ^ i_sram.sram0/DI[13] (CF_SRAM_1024x32)
                                              2.929224   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.802624   20.278038   library setup time
                                             20.278038   data required time
---------------------------------------------------------------------------------------------
                                             20.278038   data required time
                                             -2.929224   data arrival time
---------------------------------------------------------------------------------------------
                                             17.348812   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003250    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000175    0.000087    1.000087 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008750    0.172290    1.085419    2.085506 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.172290    0.000668    2.086174 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.876374    0.741950    2.828124 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.891165    0.093797    2.921921 ^ i_sram.sram0/DI[26] (CF_SRAM_1024x32)
                                              2.921921   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.809297   20.271364   library setup time
                                             20.271364   data required time
---------------------------------------------------------------------------------------------
                                             20.271364   data required time
                                             -2.921921   data arrival time
---------------------------------------------------------------------------------------------
                                             17.349443   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002974    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000176    0.000088    1.000088 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164217    1.078355    2.078443 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.164217    0.000623    2.079066 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.834862    0.742812    2.821878 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.840079    0.056299    2.878177 ^ i_sram.sram2/DI[8] (CF_SRAM_1024x32)
                                              2.878177   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.793721   20.229933   library setup time
                                             20.229933   data required time
---------------------------------------------------------------------------------------------
                                             20.229933   data required time
                                             -2.878177   data arrival time
---------------------------------------------------------------------------------------------
                                             17.351755   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002974    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000176    0.000088    1.000088 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164217    1.078355    2.078443 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.164217    0.000623    2.079066 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.834862    0.742812    2.821878 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.841185    0.061434    2.883312 ^ i_sram.sram3/DI[8] (CF_SRAM_1024x32)
                                              2.883312   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.794023   20.235111   library setup time
                                             20.235111   data required time
---------------------------------------------------------------------------------------------
                                             20.235111   data required time
                                             -2.883312   data arrival time
---------------------------------------------------------------------------------------------
                                             17.351801   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002758    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000152    0.000076    1.000076 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008409    0.167615    1.081308    2.081384 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.167615    0.000655    2.082039 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.835141    0.767467    2.849506 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.851936    0.094926    2.944432 ^ i_sram.sram4/DI[0] (CF_SRAM_1024x32)
                                              2.944432   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.800566   20.296543   library setup time
                                             20.296543   data required time
---------------------------------------------------------------------------------------------
                                             20.296543   data required time
                                             -2.944432   data arrival time
---------------------------------------------------------------------------------------------
                                             17.352112   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001974    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000102    0.000051    1.000051 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008044    0.162570    1.077054    2.077106 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.162570    0.000376    2.077481 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.829476    0.759314    2.836796 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.851427    0.107377    2.944173 ^ i_sram.sram4/DI[1] (CF_SRAM_1024x32)
                                              2.944173   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.800446   20.296665   library setup time
                                             20.296665   data required time
---------------------------------------------------------------------------------------------
                                             20.296665   data required time
                                             -2.944173   data arrival time
---------------------------------------------------------------------------------------------
                                             17.352491   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002015    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000104    0.000052    1.000052 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008334    0.166591    1.080404    2.080456 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.166591    0.000636    2.081092 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.873174    0.753733    2.834825 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.881071    0.070247    2.905073 ^ i_sram.sram1/DI[16] (CF_SRAM_1024x32)
                                              2.905073   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.806462   20.257824   library setup time
                                             20.257824   data required time
---------------------------------------------------------------------------------------------
                                             20.257824   data required time
                                             -2.905073   data arrival time
---------------------------------------------------------------------------------------------
                                             17.352751   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003040    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000175    0.000087    1.000087 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079171    2.079259 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.165150    0.000628    2.079886 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.823875    0.724860    2.804746 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.855481    0.127188    2.931935 ^ i_sram.sram5/DI[6] (CF_SRAM_1024x32)
                                              2.931935   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.801060   20.285278   library setup time
                                             20.285278   data required time
---------------------------------------------------------------------------------------------
                                             20.285278   data required time
                                             -2.931935   data arrival time
---------------------------------------------------------------------------------------------
                                             17.353344   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002791    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000158    0.000079    1.000079 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008171    0.164363    1.078471    2.078551 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.164363    0.000625    2.079175 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.856788    0.790672    2.869848 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.865348    0.069865    2.939712 ^ i_sram.sram4/DI[13] (CF_SRAM_1024x32)
                                              2.939712   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.803726   20.293383   library setup time
                                             20.293383   data required time
---------------------------------------------------------------------------------------------
                                             20.293383   data required time
                                             -2.939712   data arrival time
---------------------------------------------------------------------------------------------
                                             17.353670   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002819    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000152    0.000076    1.000076 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079160    2.079236 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.165150    0.000628    2.079863 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.831143    0.618554    2.698417 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.913542    0.197164    2.895581 ^ i_sram.sram1/DI[18] (CF_SRAM_1024x32)
                                              2.895581   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.814112   20.250175   library setup time
                                             20.250175   data required time
---------------------------------------------------------------------------------------------
                                             20.250175   data required time
                                             -2.895581   data arrival time
---------------------------------------------------------------------------------------------
                                             17.354595   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002248    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000118    0.000059    1.000059 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007963    0.161467    1.076091    2.076150 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.161467    0.000369    2.076519 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.844460    0.710678    2.787197 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.856391    0.084003    2.871200 ^ i_sram.sram2/DI[28] (CF_SRAM_1024x32)
                                              2.871200   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.797565   20.226088   library setup time
                                             20.226088   data required time
---------------------------------------------------------------------------------------------
                                             20.226088   data required time
                                             -2.871200   data arrival time
---------------------------------------------------------------------------------------------
                                             17.354887   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002606    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000136    0.000068    1.000068 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008469    0.168446    1.082022    2.082090 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.168446    0.000662    2.082752 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.875278    0.746619    2.829371 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.888107    0.087748    2.917119 ^ i_sram.sram0/DI[20] (CF_SRAM_1024x32)
                                              2.917119   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.808577   20.272085   library setup time
                                             20.272085   data required time
---------------------------------------------------------------------------------------------
                                             20.272085   data required time
                                             -2.917119   data arrival time
---------------------------------------------------------------------------------------------
                                             17.354965   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002342    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000121    0.000060    1.000060 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008003    0.162019    1.076578    2.076638 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.162019    0.000373    2.077010 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.896390    0.762450    2.839460 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.901434    0.058445    2.897906 ^ i_sram.sram1/DI[4] (CF_SRAM_1024x32)
                                              2.897906   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.811260   20.253027   library setup time
                                             20.253027   data required time
---------------------------------------------------------------------------------------------
                                             20.253027   data required time
                                             -2.897906   data arrival time
---------------------------------------------------------------------------------------------
                                             17.355120   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002593    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000143    0.000071    1.000071 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.164558    1.078636    2.078707 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.164558    0.000625    2.079332 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.822882    0.768373    2.847705 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.836227    0.084283    2.931988 ^ i_sram.sram5/DI[5] (CF_SRAM_1024x32)
                                              2.931988   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.796524   20.289814   library setup time
                                             20.289814   data required time
---------------------------------------------------------------------------------------------
                                             20.289814   data required time
                                             -2.931988   data arrival time
---------------------------------------------------------------------------------------------
                                             17.357828   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002819    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000152    0.000076    1.000076 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079160    2.079236 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.165150    0.000628    2.079863 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.831143    0.618554    2.698417 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.889667    0.167412    2.865829 ^ i_sram.sram3/DI[18] (CF_SRAM_1024x32)
                                              2.865829   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.805445   20.223690   library setup time
                                             20.223690   data required time
---------------------------------------------------------------------------------------------
                                             20.223690   data required time
                                             -2.865829   data arrival time
---------------------------------------------------------------------------------------------
                                             17.357861   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003040    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000175    0.000087    1.000087 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079171    2.079259 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.165150    0.000628    2.079886 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.823875    0.724860    2.804746 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.856881    0.129793    2.934540 ^ i_sram.sram4/DI[6] (CF_SRAM_1024x32)
                                              2.934540   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.801731   20.295378   library setup time
                                             20.295378   data required time
---------------------------------------------------------------------------------------------
                                             20.295378   data required time
                                             -2.934540   data arrival time
---------------------------------------------------------------------------------------------
                                             17.360838   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001974    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000102    0.000051    1.000051 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008044    0.162570    1.077054    2.077106 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.162570    0.000376    2.077481 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.829476    0.759314    2.836796 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.844635    0.090184    2.926979 ^ i_sram.sram5/DI[1] (CF_SRAM_1024x32)
                                              2.926979   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.798505   20.287834   library setup time
                                             20.287834   data required time
---------------------------------------------------------------------------------------------
                                             20.287834   data required time
                                             -2.926979   data arrival time
---------------------------------------------------------------------------------------------
                                             17.360855   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003040    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000175    0.000087    1.000087 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079171    2.079259 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.165150    0.000628    2.079886 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.823875    0.724860    2.804746 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.843122    0.101146    2.905892 ^ i_sram.sram1/DI[6] (CF_SRAM_1024x32)
                                              2.905892   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.797521   20.266766   library setup time
                                             20.266766   data required time
---------------------------------------------------------------------------------------------
                                             20.266766   data required time
                                             -2.905892   data arrival time
---------------------------------------------------------------------------------------------
                                             17.360872   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003096    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000176    0.000088    1.000088 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.165396    1.079389    2.079477 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.165396    0.000628    2.080105 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.797037    0.742911    2.823016 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.802501    0.054912    2.877928 ^ i_sram.sram2/DI[10] (CF_SRAM_1024x32)
                                              2.877928   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.784868   20.238785   library setup time
                                             20.238785   data required time
---------------------------------------------------------------------------------------------
                                             20.238785   data required time
                                             -2.877928   data arrival time
---------------------------------------------------------------------------------------------
                                             17.360857   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002635    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000141    0.000070    1.000070 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164218    1.078338    2.078408 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.164218    0.000623    2.079031 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.837031    0.718903    2.797934 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.846476    0.074903    2.872836 ^ i_sram.sram3/DI[29] (CF_SRAM_1024x32)
                                              2.872836   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.795269   20.233866   library setup time
                                             20.233866   data required time
---------------------------------------------------------------------------------------------
                                             20.233866   data required time
                                             -2.872836   data arrival time
---------------------------------------------------------------------------------------------
                                             17.361029   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000154    0.000077    1.000077 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.170622    1.083944    2.084021 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.170622    0.000665    2.084686 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.813231    0.759207    2.843894 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.827555    0.086714    2.930607 ^ i_sram.sram5/DI[2] (CF_SRAM_1024x32)
                                              2.930607   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.794481   20.291857   library setup time
                                             20.291857   data required time
---------------------------------------------------------------------------------------------
                                             20.291857   data required time
                                             -2.930607   data arrival time
---------------------------------------------------------------------------------------------
                                             17.361250   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002984    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000167    0.000083    1.000083 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008281    0.165861    1.079794    2.079878 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.165861    0.000631    2.080509 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.796831    0.746125    2.826634 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.801538    0.051023    2.877657 ^ i_sram.sram2/DI[11] (CF_SRAM_1024x32)
                                              2.877657   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.784641   20.239012   library setup time
                                             20.239012   data required time
---------------------------------------------------------------------------------------------
                                             20.239012   data required time
                                             -2.877657   data arrival time
---------------------------------------------------------------------------------------------
                                             17.361353   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002248    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000118    0.000059    1.000059 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007963    0.161467    1.076091    2.076150 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.161467    0.000369    2.076519 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.844460    0.710678    2.787197 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.855899    0.082491    2.869688 ^ i_sram.sram3/DI[28] (CF_SRAM_1024x32)
                                              2.869688   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.797490   20.231644   library setup time
                                             20.231644   data required time
---------------------------------------------------------------------------------------------
                                             20.231644   data required time
                                             -2.869688   data arrival time
---------------------------------------------------------------------------------------------
                                             17.361956   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002593    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000140    0.000070    1.000070 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.163944    1.078094    2.078164 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163944    0.000623    2.078787 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.863891    0.740168    2.818955 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.874010    0.078374    2.897329 ^ i_sram.sram1/DI[19] (CF_SRAM_1024x32)
                                              2.897329   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.804799   20.259489   library setup time
                                             20.259489   data required time
---------------------------------------------------------------------------------------------
                                             20.259489   data required time
                                             -2.897329   data arrival time
---------------------------------------------------------------------------------------------
                                             17.362160   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000139    0.000070    1.000070 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008141    0.163961    1.078109    2.078179 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163961    0.000623    2.078802 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.832502    0.711864    2.790665 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.842406    0.076547    2.867212 ^ i_sram.sram2/DI[21] (CF_SRAM_1024x32)
                                              2.867212   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.794270   20.229383   library setup time
                                             20.229383   data required time
---------------------------------------------------------------------------------------------
                                             20.229383   data required time
                                             -2.867212   data arrival time
---------------------------------------------------------------------------------------------
                                             17.362171   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003096    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000176    0.000088    1.000088 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.165396    1.079389    2.079477 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.165396    0.000628    2.080105 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.797037    0.742911    2.823016 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.803290    0.058461    2.881478 ^ i_sram.sram3/DI[10] (CF_SRAM_1024x32)
                                              2.881478   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.785095   20.244040   library setup time
                                             20.244040   data required time
---------------------------------------------------------------------------------------------
                                             20.244040   data required time
                                             -2.881478   data arrival time
---------------------------------------------------------------------------------------------
                                             17.362562   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002403    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000124    0.000062    1.000062 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008582    0.169999    1.083372    2.083434 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.169999    0.000674    2.084108 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.815254    0.766483    2.850591 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.826873    0.078538    2.929129 ^ i_sram.sram5/DI[7] (CF_SRAM_1024x32)
                                              2.929129   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.794320   20.292017   library setup time
                                             20.292017   data required time
---------------------------------------------------------------------------------------------
                                             20.292017   data required time
                                             -2.929129   data arrival time
---------------------------------------------------------------------------------------------
                                             17.362888   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002984    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000167    0.000083    1.000083 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008281    0.165861    1.079794    2.079878 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.165861    0.000631    2.080509 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.796831    0.746125    2.826634 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.802251    0.054500    2.881134 ^ i_sram.sram3/DI[11] (CF_SRAM_1024x32)
                                              2.881134   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.784850   20.244286   library setup time
                                             20.244286   data required time
---------------------------------------------------------------------------------------------
                                             20.244286   data required time
                                             -2.881134   data arrival time
---------------------------------------------------------------------------------------------
                                             17.363152   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000154    0.000077    1.000077 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.170622    1.083944    2.084021 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.170622    0.000665    2.084686 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.813231    0.759207    2.843894 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.820601    0.063472    2.907365 ^ i_sram.sram1/DI[2] (CF_SRAM_1024x32)
                                              2.907365   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.792215   20.272070   library setup time
                                             20.272070   data required time
---------------------------------------------------------------------------------------------
                                             20.272070   data required time
                                             -2.907365   data arrival time
---------------------------------------------------------------------------------------------
                                             17.364706   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003036    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000175    0.000087    1.000087 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.165375    0.000628    2.080085 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    1.053739    0.850981    2.931066 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      1.150133    0.244665    3.175732 ^ i_sram.sram6/AD[6] (CF_SRAM_1024x32)
                                              3.175732   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.526971   20.540543   library setup time
                                             20.540543   data required time
---------------------------------------------------------------------------------------------
                                             20.540543   data required time
                                             -3.175732   data arrival time
---------------------------------------------------------------------------------------------
                                             17.364811   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001974    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000102    0.000051    1.000051 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008044    0.162570    1.077054    2.077106 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.162570    0.000376    2.077481 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.829476    0.759314    2.836796 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.837270    0.066117    2.902913 ^ i_sram.sram1/DI[1] (CF_SRAM_1024x32)
                                              2.902913   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.796143   20.268145   library setup time
                                             20.268145   data required time
---------------------------------------------------------------------------------------------
                                             20.268145   data required time
                                             -2.902913   data arrival time
---------------------------------------------------------------------------------------------
                                             17.365232   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002016    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000104    0.000052    1.000052 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008329    0.166519    1.080341    2.080393 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.166519    0.000636    2.081028 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.848538    0.725250    2.806279 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.862816    0.090549    2.896828 ^ i_sram.sram1/DI[24] (CF_SRAM_1024x32)
                                              2.896828   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.802161   20.262125   library setup time
                                             20.262125   data required time
---------------------------------------------------------------------------------------------
                                             20.262125   data required time
                                             -2.896828   data arrival time
---------------------------------------------------------------------------------------------
                                             17.365297   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002593    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000143    0.000071    1.000071 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.164558    1.078636    2.078707 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.164558    0.000625    2.079332 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.822882    0.768373    2.847705 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.837153    0.087006    2.934711 ^ i_sram.sram4/DI[5] (CF_SRAM_1024x32)
                                              2.934711   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.797083   20.300028   library setup time
                                             20.300028   data required time
---------------------------------------------------------------------------------------------
                                             20.300028   data required time
                                             -2.934711   data arrival time
---------------------------------------------------------------------------------------------
                                             17.365316   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002015    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000104    0.000052    1.000052 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008334    0.166591    1.080404    2.080456 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.166591    0.000636    2.081092 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.873174    0.753733    2.834825 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.881758    0.072911    2.907737 ^ i_sram.sram0/DI[16] (CF_SRAM_1024x32)
                                              2.907737   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.807081   20.273581   library setup time
                                             20.273581   data required time
---------------------------------------------------------------------------------------------
                                             20.273581   data required time
                                             -2.907737   data arrival time
---------------------------------------------------------------------------------------------
                                             17.365845   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003036    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000175    0.000087    1.000087 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.165375    0.000628    2.080085 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    1.053739    0.850981    2.931066 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      1.153762    0.249227    3.180293 ^ i_sram.sram7/AD[6] (CF_SRAM_1024x32)
                                              3.180293   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.527079   20.546457   library setup time
                                             20.546457   data required time
---------------------------------------------------------------------------------------------
                                             20.546457   data required time
                                             -3.180293   data arrival time
---------------------------------------------------------------------------------------------
                                             17.366163   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002819    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000152    0.000076    1.000076 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079160    2.079236 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.165150    0.000628    2.079863 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.831143    0.618554    2.698417 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.915782    0.199820    2.898237 ^ i_sram.sram0/DI[18] (CF_SRAM_1024x32)
                                              2.898237   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.815097   20.265564   library setup time
                                             20.265564   data required time
---------------------------------------------------------------------------------------------
                                             20.265564   data required time
                                             -2.898237   data arrival time
---------------------------------------------------------------------------------------------
                                             17.367327   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002758    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000152    0.000076    1.000076 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008409    0.167615    1.081308    2.081384 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.167615    0.000655    2.082039 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.835141    0.767467    2.849506 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.842464    0.064375    2.913882 ^ i_sram.sram0/DI[0] (CF_SRAM_1024x32)
                                              2.913882   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.797823   20.282839   library setup time
                                             20.282839   data required time
---------------------------------------------------------------------------------------------
                                             20.282839   data required time
                                             -2.913882   data arrival time
---------------------------------------------------------------------------------------------
                                             17.368958   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002403    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000124    0.000062    1.000062 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008582    0.169999    1.083372    2.083434 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.169999    0.000674    2.084108 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.815254    0.766483    2.850591 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.820219    0.052623    2.903214 ^ i_sram.sram1/DI[7] (CF_SRAM_1024x32)
                                              2.903214   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.792125   20.272161   library setup time
                                             20.272161   data required time
---------------------------------------------------------------------------------------------
                                             20.272161   data required time
                                             -2.903214   data arrival time
---------------------------------------------------------------------------------------------
                                             17.368948   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002403    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000124    0.000062    1.000062 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008582    0.169999    1.083372    2.083434 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.169999    0.000674    2.084108 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.815254    0.766483    2.850591 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.827695    0.081120    2.931711 ^ i_sram.sram4/DI[7] (CF_SRAM_1024x32)
                                              2.931711   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.794855   20.302254   library setup time
                                             20.302254   data required time
---------------------------------------------------------------------------------------------
                                             20.302254   data required time
                                             -2.931711   data arrival time
---------------------------------------------------------------------------------------------
                                             17.370543   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002342    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000121    0.000060    1.000060 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008003    0.162019    1.076578    2.076638 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.162019    0.000373    2.077010 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.896390    0.762450    2.839460 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.901520    0.058898    2.898358 ^ i_sram.sram0/DI[4] (CF_SRAM_1024x32)
                                              2.898358   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.811737   20.268925   library setup time
                                             20.268925   data required time
---------------------------------------------------------------------------------------------
                                             20.268925   data required time
                                             -2.898358   data arrival time
---------------------------------------------------------------------------------------------
                                             17.370567   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003040    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000175    0.000087    1.000087 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.165150    1.079171    2.079259 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.165150    0.000628    2.079886 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.823875    0.724860    2.804746 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.845015    0.105591    2.910337 ^ i_sram.sram0/DI[6] (CF_SRAM_1024x32)
                                              2.910337   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.798424   20.282236   library setup time
                                             20.282236   data required time
---------------------------------------------------------------------------------------------
                                             20.282236   data required time
                                             -2.910337   data arrival time
---------------------------------------------------------------------------------------------
                                             17.371901   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002582    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000140    0.000070    1.000070 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.163944    1.078094    2.078164 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163944    0.000623    2.078787 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.815232    0.707171    2.785959 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.825043    0.075024    2.860982 ^ i_sram.sram2/DI[25] (CF_SRAM_1024x32)
                                              2.860982   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.790179   20.233475   library setup time
                                             20.233475   data required time
---------------------------------------------------------------------------------------------
                                             20.233475   data required time
                                             -2.860982   data arrival time
---------------------------------------------------------------------------------------------
                                             17.372492   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002593    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000143    0.000071    1.000071 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.164558    1.078636    2.078707 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.164558    0.000625    2.079332 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.822882    0.768373    2.847705 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.827235    0.049718    2.897424 ^ i_sram.sram1/DI[5] (CF_SRAM_1024x32)
                                              2.897424   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.793778   20.270510   library setup time
                                             20.270510   data required time
---------------------------------------------------------------------------------------------
                                             20.270510   data required time
                                             -2.897424   data arrival time
---------------------------------------------------------------------------------------------
                                             17.373087   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003024    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000154    0.000077    1.000077 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008543    0.169457    1.082911    2.082988 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.169457    0.000671    2.083659 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.817471    0.728723    2.812382 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.821267    0.048527    2.860909 ^ i_sram.sram2/DI[14] (CF_SRAM_1024x32)
                                              2.860909   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.789289   20.234364   library setup time
                                             20.234364   data required time
---------------------------------------------------------------------------------------------
                                             20.234364   data required time
                                             -2.860909   data arrival time
---------------------------------------------------------------------------------------------
                                             17.373457   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003024    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000154    0.000077    1.000077 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008543    0.169457    1.082911    2.082988 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.169457    0.000671    2.083659 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.817471    0.728723    2.812382 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.822088    0.053048    2.865430 ^ i_sram.sram3/DI[14] (CF_SRAM_1024x32)
                                              2.865430   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.789523   20.239611   library setup time
                                             20.239611   data required time
---------------------------------------------------------------------------------------------
                                             20.239611   data required time
                                             -2.865430   data arrival time
---------------------------------------------------------------------------------------------
                                             17.374182   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002461    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000132    0.000066    1.000066 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008168    0.164326    1.078428    2.078494 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.164326    0.000623    2.079117 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.824049    0.764746    2.843863 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.828648    0.051291    2.895154 ^ i_sram.sram1/DI[9] (CF_SRAM_1024x32)
                                              2.895154   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.794111   20.270176   library setup time
                                             20.270176   data required time
---------------------------------------------------------------------------------------------
                                             20.270176   data required time
                                             -2.895154   data arrival time
---------------------------------------------------------------------------------------------
                                             17.375021   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002593    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000140    0.000070    1.000070 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.163944    1.078094    2.078164 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163944    0.000623    2.078787 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.863891    0.740168    2.818955 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.874799    0.081007    2.899961 ^ i_sram.sram0/DI[19] (CF_SRAM_1024x32)
                                              2.899961   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.805441   20.275221   library setup time
                                             20.275221   data required time
---------------------------------------------------------------------------------------------
                                             20.275221   data required time
                                             -2.899961   data arrival time
---------------------------------------------------------------------------------------------
                                             17.375259   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002582    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000140    0.000070    1.000070 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.163944    1.078094    2.078164 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163944    0.000623    2.078787 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.815232    0.707171    2.785959 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.825493    0.076514    2.862472 ^ i_sram.sram3/DI[25] (CF_SRAM_1024x32)
                                              2.862472   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.790326   20.238808   library setup time
                                             20.238808   data required time
---------------------------------------------------------------------------------------------
                                             20.238808   data required time
                                             -2.862472   data arrival time
---------------------------------------------------------------------------------------------
                                             17.376335   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002382    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000123    0.000062    1.000062 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002358    0.087172    1.001586    2.001647 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.087172    0.000109    2.001756 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045732    0.229206    0.371541    2.373298 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.229277    0.003837    2.377134 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.690271    0.731801    0.504229    2.881363 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.813703    0.188129    3.069492 v i_sram.sram2/R_WB (CF_SRAM_1024x32)
                                              3.069492   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.576290   20.447361   library setup time
                                             20.447361   data required time
---------------------------------------------------------------------------------------------
                                             20.447361   data required time
                                             -3.069492   data arrival time
---------------------------------------------------------------------------------------------
                                             17.377869   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002382    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000123    0.000062    1.000062 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002358    0.087172    1.001586    2.001647 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.087172    0.000109    2.001756 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045732    0.229206    0.371541    2.373298 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.229277    0.003837    2.377134 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.690271    0.731801    0.504229    2.881363 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.817570    0.192731    3.074094 v i_sram.sram3/R_WB (CF_SRAM_1024x32)
                                              3.074094   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.577147   20.451988   library setup time
                                             20.451988   data required time
---------------------------------------------------------------------------------------------
                                             20.451988   data required time
                                             -3.074094   data arrival time
---------------------------------------------------------------------------------------------
                                             17.377893   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000139    0.000070    1.000070 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008141    0.163961    1.078109    2.078179 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163961    0.000623    2.078802 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.832502    0.711864    2.790665 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.839680    0.066519    2.857184 ^ i_sram.sram3/DI[21] (CF_SRAM_1024x32)
                                              2.857184   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.793668   20.235468   library setup time
                                             20.235468   data required time
---------------------------------------------------------------------------------------------
                                             20.235468   data required time
                                             -2.857184   data arrival time
---------------------------------------------------------------------------------------------
                                             17.378283   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002635    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000141    0.000070    1.000070 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164218    1.078338    2.078408 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.164218    0.000623    2.079031 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.837031    0.718903    2.797934 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.850897    0.088649    2.886582 ^ i_sram.sram1/DI[29] (CF_SRAM_1024x32)
                                              2.886582   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.799353   20.264933   library setup time
                                             20.264933   data required time
---------------------------------------------------------------------------------------------
                                             20.264933   data required time
                                             -2.886582   data arrival time
---------------------------------------------------------------------------------------------
                                             17.378351   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002016    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000104    0.000052    1.000052 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008329    0.166519    1.080341    2.080393 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.166519    0.000636    2.081028 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.848538    0.725250    2.806279 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.863766    0.093142    2.899421 ^ i_sram.sram0/DI[24] (CF_SRAM_1024x32)
                                              2.899421   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.802842   20.277819   library setup time
                                             20.277819   data required time
---------------------------------------------------------------------------------------------
                                             20.277819   data required time
                                             -2.899421   data arrival time
---------------------------------------------------------------------------------------------
                                             17.378397   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002461    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000132    0.000066    1.000066 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008168    0.164326    1.078428    2.078494 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.164326    0.000623    2.079117 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.824049    0.764746    2.843863 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.831732    0.065203    2.909066 ^ i_sram.sram5/DI[9] (CF_SRAM_1024x32)
                                              2.909066   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.795465   20.290874   library setup time
                                             20.290874   data required time
---------------------------------------------------------------------------------------------
                                             20.290874   data required time
                                             -2.909066   data arrival time
---------------------------------------------------------------------------------------------
                                             17.381807   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002403    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000124    0.000062    1.000062 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008582    0.169999    1.083372    2.083434 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.169999    0.000674    2.084108 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.815254    0.766483    2.850591 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.820797    0.055427    2.906019 ^ i_sram.sram0/DI[7] (CF_SRAM_1024x32)
                                              2.906019   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.792718   20.287943   library setup time
                                             20.287943   data required time
---------------------------------------------------------------------------------------------
                                             20.287943   data required time
                                             -2.906019   data arrival time
---------------------------------------------------------------------------------------------
                                             17.381924   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000154    0.000077    1.000077 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.170622    1.083944    2.084021 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.170622    0.000665    2.084686 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.813231    0.759207    2.843894 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.820261    0.062082    2.905975 ^ i_sram.sram0/DI[2] (CF_SRAM_1024x32)
                                              2.905975   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.792592   20.288069   library setup time
                                             20.288069   data required time
---------------------------------------------------------------------------------------------
                                             20.288069   data required time
                                             -2.905975   data arrival time
---------------------------------------------------------------------------------------------
                                             17.382093   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001974    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000102    0.000051    1.000051 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008044    0.162570    1.077054    2.077106 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.162570    0.000376    2.077481 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.829476    0.759314    2.836796 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.836899    0.064631    2.901426 ^ i_sram.sram0/DI[1] (CF_SRAM_1024x32)
                                              2.901426   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.796512   20.284149   library setup time
                                             20.284149   data required time
---------------------------------------------------------------------------------------------
                                             20.284149   data required time
                                             -2.901426   data arrival time
---------------------------------------------------------------------------------------------
                                             17.382723   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002248    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000118    0.000059    1.000059 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007963    0.161467    1.076091    2.076150 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.161467    0.000369    2.076519 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.844460    0.710678    2.787197 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.858754    0.090810    2.878007 ^ i_sram.sram1/DI[28] (CF_SRAM_1024x32)
                                              2.878007   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.801204   20.263083   library setup time
                                             20.263083   data required time
---------------------------------------------------------------------------------------------
                                             20.263083   data required time
                                             -2.878007   data arrival time
---------------------------------------------------------------------------------------------
                                             17.385075   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002461    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000132    0.000066    1.000066 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008168    0.164326    1.078428    2.078494 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.164326    0.000623    2.079117 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.824049    0.764746    2.843863 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.829214    0.054165    2.898028 ^ i_sram.sram0/DI[9] (CF_SRAM_1024x32)
                                              2.898028   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.794701   20.285959   library setup time
                                             20.285959   data required time
---------------------------------------------------------------------------------------------
                                             20.285959   data required time
                                             -2.898028   data arrival time
---------------------------------------------------------------------------------------------
                                             17.387932   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002974    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000176    0.000088    1.000088 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164217    1.078355    2.078443 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.164217    0.000623    2.079066 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.834862    0.742812    2.821878 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.840329    0.057512    2.879390 ^ i_sram.sram1/DI[8] (CF_SRAM_1024x32)
                                              2.879390   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.796863   20.267424   library setup time
                                             20.267424   data required time
---------------------------------------------------------------------------------------------
                                             20.267424   data required time
                                             -2.879390   data arrival time
---------------------------------------------------------------------------------------------
                                             17.388035   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002593    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000143    0.000071    1.000071 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.164558    1.078636    2.078707 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.164558    0.000625    2.079332 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.822882    0.768373    2.847705 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.827305    0.050097    2.897802 ^ i_sram.sram0/DI[5] (CF_SRAM_1024x32)
                                              2.897802   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.794252   20.286409   library setup time
                                             20.286409   data required time
---------------------------------------------------------------------------------------------
                                             20.286409   data required time
                                             -2.897802   data arrival time
---------------------------------------------------------------------------------------------
                                             17.388609   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002461    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000132    0.000066    1.000066 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008168    0.164326    1.078428    2.078494 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.164326    0.000623    2.079117 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.824049    0.764746    2.843863 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.832493    0.068144    2.912007 ^ i_sram.sram4/DI[9] (CF_SRAM_1024x32)
                                              2.912007   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.795985   20.301125   library setup time
                                             20.301125   data required time
---------------------------------------------------------------------------------------------
                                             20.301125   data required time
                                             -2.912007   data arrival time
---------------------------------------------------------------------------------------------
                                             17.389118   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003036    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000175    0.000087    1.000087 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.165375    0.000628    2.080085 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    1.053739    0.850981    2.931066 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      1.143684    0.236421    3.167487 ^ i_sram.sram5/AD[6] (CF_SRAM_1024x32)
                                              3.167487   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.529217   20.557121   library setup time
                                             20.557121   data required time
---------------------------------------------------------------------------------------------
                                             20.557121   data required time
                                             -3.167487   data arrival time
---------------------------------------------------------------------------------------------
                                             17.389635   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002635    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000141    0.000070    1.000070 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164218    1.078338    2.078408 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.164218    0.000623    2.079031 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.837031    0.718903    2.797934 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.851842    0.091253    2.889186 ^ i_sram.sram0/DI[29] (CF_SRAM_1024x32)
                                              2.889186   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.800032   20.280630   library setup time
                                             20.280630   data required time
---------------------------------------------------------------------------------------------
                                             20.280630   data required time
                                             -2.889186   data arrival time
---------------------------------------------------------------------------------------------
                                             17.391443   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000154    0.000077    1.000077 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.170622    1.083944    2.084021 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.170622    0.000665    2.084686 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.813231    0.759207    2.843894 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.821846    0.068292    2.912185 ^ i_sram.sram4/DI[2] (CF_SRAM_1024x32)
                                              2.912185   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.793477   20.303633   library setup time
                                             20.303633   data required time
---------------------------------------------------------------------------------------------
                                             20.303633   data required time
                                             -2.912185   data arrival time
---------------------------------------------------------------------------------------------
                                             17.391449   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000139    0.000070    1.000070 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008141    0.163961    1.078109    2.078179 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163961    0.000623    2.078802 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.832502    0.711864    2.790665 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.843875    0.081282    2.871947 ^ i_sram.sram1/DI[21] (CF_SRAM_1024x32)
                                              2.871947   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.797699   20.266588   library setup time
                                             20.266588   data required time
---------------------------------------------------------------------------------------------
                                             20.266588   data required time
                                             -2.871947   data arrival time
---------------------------------------------------------------------------------------------
                                             17.394640   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002421    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000125    0.000062    1.000062 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008834    0.173455    1.086373    2.086435 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.173455    0.000703    2.087138 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.785051    0.714282    2.801420 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.788520    0.045395    2.846815 ^ i_sram.sram2/DI[15] (CF_SRAM_1024x32)
                                              2.846815   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.781574   20.242079   library setup time
                                             20.242079   data required time
---------------------------------------------------------------------------------------------
                                             20.242079   data required time
                                             -2.846815   data arrival time
---------------------------------------------------------------------------------------------
                                             17.395264   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003036    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000175    0.000087    1.000087 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.165375    0.000628    2.080085 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    1.053739    0.850981    2.931066 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      1.147328    0.241102    3.172168 ^ i_sram.sram4/AD[6] (CF_SRAM_1024x32)
                                              3.172168   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.529474   20.567636   library setup time
                                             20.567636   data required time
---------------------------------------------------------------------------------------------
                                             20.567636   data required time
                                             -3.172168   data arrival time
---------------------------------------------------------------------------------------------
                                             17.395468   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002421    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000125    0.000062    1.000062 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008834    0.173455    1.086373    2.086435 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.173455    0.000703    2.087138 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.785051    0.714282    2.801420 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.789322    0.049917    2.851338 ^ i_sram.sram3/DI[15] (CF_SRAM_1024x32)
                                              2.851338   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.781804   20.247332   library setup time
                                             20.247332   data required time
---------------------------------------------------------------------------------------------
                                             20.247332   data required time
                                             -2.851338   data arrival time
---------------------------------------------------------------------------------------------
                                             17.395994   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002248    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000118    0.000059    1.000059 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007963    0.161467    1.076091    2.076150 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.161467    0.000369    2.076519 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.844460    0.710678    2.787197 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.859719    0.093407    2.880604 ^ i_sram.sram0/DI[28] (CF_SRAM_1024x32)
                                              2.880604   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.801888   20.278772   library setup time
                                             20.278772   data required time
---------------------------------------------------------------------------------------------
                                             20.278772   data required time
                                             -2.880604   data arrival time
---------------------------------------------------------------------------------------------
                                             17.398169   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002382    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000123    0.000062    1.000062 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002358    0.087172    1.001586    2.001647 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.087172    0.000109    2.001756 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045732    0.229206    0.371541    2.373298 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.229277    0.003837    2.377134 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.690271    0.731801    0.504229    2.881363 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.830024    0.207138    3.088501 v i_sram.sram6/R_WB (CF_SRAM_1024x32)
                                              3.088501   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.580327   20.487186   library setup time
                                             20.487186   data required time
---------------------------------------------------------------------------------------------
                                             20.487186   data required time
                                             -3.088501   data arrival time
---------------------------------------------------------------------------------------------
                                             17.398684   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002414    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000128    0.000064    1.000064 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007299    0.149969    1.155770    2.155834 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149969    0.000556    2.156390 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.627432    0.523636    2.680026 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.956098    0.378668    3.058694 v i_sram.sram6/AD[4] (CF_SRAM_1024x32)
                                              3.058694   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.608452   20.459061   library setup time
                                             20.459061   data required time
---------------------------------------------------------------------------------------------
                                             20.459061   data required time
                                             -3.058694   data arrival time
---------------------------------------------------------------------------------------------
                                             17.400366   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002984    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000167    0.000083    1.000083 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008281    0.165861    1.079794    2.079878 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.165861    0.000631    2.080509 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.796831    0.746125    2.826634 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.801243    0.049496    2.876130 ^ i_sram.sram1/DI[11] (CF_SRAM_1024x32)
                                              2.876130   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.787655   20.276632   library setup time
                                             20.276632   data required time
---------------------------------------------------------------------------------------------
                                             20.276632   data required time
                                             -2.876130   data arrival time
---------------------------------------------------------------------------------------------
                                             17.400503   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002382    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000123    0.000062    1.000062 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002358    0.087172    1.001586    2.001647 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.087172    0.000109    2.001756 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045732    0.229206    0.371541    2.373298 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.229277    0.003837    2.377134 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.690271    0.731801    0.504229    2.881363 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.833010    0.210507    3.091870 v i_sram.sram7/R_WB (CF_SRAM_1024x32)
                                              3.091870   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.581075   20.492462   library setup time
                                             20.492462   data required time
---------------------------------------------------------------------------------------------
                                             20.492462   data required time
                                             -3.091870   data arrival time
---------------------------------------------------------------------------------------------
                                             17.400591   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002414    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000128    0.000064    1.000064 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007299    0.149969    1.155770    2.155834 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149969    0.000556    2.156390 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.627432    0.523636    2.680026 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.960476    0.382008    3.062034 v i_sram.sram7/AD[4] (CF_SRAM_1024x32)
                                              3.062034   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.609509   20.464027   library setup time
                                             20.464027   data required time
---------------------------------------------------------------------------------------------
                                             20.464027   data required time
                                             -3.062034   data arrival time
---------------------------------------------------------------------------------------------
                                             17.401993   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002582    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000140    0.000070    1.000070 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.163944    1.078094    2.078164 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163944    0.000623    2.078787 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.815232    0.707171    2.785959 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.827344    0.082281    2.868239 ^ i_sram.sram1/DI[25] (CF_SRAM_1024x32)
                                              2.868239   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.793804   20.270483   library setup time
                                             20.270483   data required time
---------------------------------------------------------------------------------------------
                                             20.270483   data required time
                                             -2.868239   data arrival time
---------------------------------------------------------------------------------------------
                                             17.402245   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003096    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000176    0.000088    1.000088 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.165396    1.079389    2.079477 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.165396    0.000628    2.080105 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.797037    0.742911    2.823016 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.801656    0.050776    2.873793 ^ i_sram.sram1/DI[10] (CF_SRAM_1024x32)
                                              2.873793   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.787752   20.276535   library setup time
                                             20.276535   data required time
---------------------------------------------------------------------------------------------
                                             20.276535   data required time
                                             -2.873793   data arrival time
---------------------------------------------------------------------------------------------
                                             17.402740   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002974    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000176    0.000088    1.000088 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.164217    1.078355    2.078443 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.164217    0.000623    2.079066 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.834862    0.742812    2.821878 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.840435    0.058016    2.879894 ^ i_sram.sram0/DI[8] (CF_SRAM_1024x32)
                                              2.879894   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.797345   20.283318   library setup time
                                             20.283318   data required time
---------------------------------------------------------------------------------------------
                                             20.283318   data required time
                                             -2.879894   data arrival time
---------------------------------------------------------------------------------------------
                                             17.403423   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002984    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000167    0.000083    1.000083 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008281    0.165861    1.079794    2.079878 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.165861    0.000631    2.080509 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.796831    0.746125    2.826634 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.804695    0.064821    2.891455 ^ i_sram.sram5/DI[11] (CF_SRAM_1024x32)
                                              2.891455   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.789095   20.297243   library setup time
                                             20.297243   data required time
---------------------------------------------------------------------------------------------
                                             20.297243   data required time
                                             -2.891455   data arrival time
---------------------------------------------------------------------------------------------
                                             17.405788   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002455    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000130    0.000065    1.000065 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008663    0.171104    1.084330    2.084395 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.171104    0.000689    2.085085 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    1.024474    0.882303    2.967387 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      1.067813    0.165846    3.133234 ^ i_sram.sram6/AD[8] (CF_SRAM_1024x32)
                                              3.133234   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.526970   20.540543   library setup time
                                             20.540543   data required time
---------------------------------------------------------------------------------------------
                                             20.540543   data required time
                                             -3.133234   data arrival time
---------------------------------------------------------------------------------------------
                                             17.407309   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001996    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000103    0.000052    1.000051 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008048    0.162630    1.077108    2.077159 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.162630    0.000376    2.077535 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    1.079699    0.927118    3.004653 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      1.089711    0.085131    3.089784 ^ i_sram.sram2/AD[9] (CF_SRAM_1024x32)
                                              3.089784   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.526432   20.497221   library setup time
                                             20.497221   data required time
---------------------------------------------------------------------------------------------
                                             20.497221   data required time
                                             -3.089784   data arrival time
---------------------------------------------------------------------------------------------
                                             17.407436   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002571    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000139    0.000070    1.000070 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008141    0.163961    1.078109    2.078179 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163961    0.000623    2.078802 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.832502    0.711864    2.790665 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.844766    0.083985    2.874651 ^ i_sram.sram0/DI[21] (CF_SRAM_1024x32)
                                              2.874651   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.798365   20.282295   library setup time
                                             20.282295   data required time
---------------------------------------------------------------------------------------------
                                             20.282295   data required time
                                             -2.874651   data arrival time
---------------------------------------------------------------------------------------------
                                             17.407644   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003096    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000176    0.000088    1.000088 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.165396    1.079389    2.079477 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.165396    0.000628    2.080105 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.797037    0.742911    2.823016 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.805217    0.066221    2.889237 ^ i_sram.sram5/DI[10] (CF_SRAM_1024x32)
                                              2.889237   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.789218   20.297121   library setup time
                                             20.297121   data required time
---------------------------------------------------------------------------------------------
                                             20.297121   data required time
                                             -2.889237   data arrival time
---------------------------------------------------------------------------------------------
                                             17.407883   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001996    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000103    0.000052    1.000051 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008048    0.162630    1.077108    2.077159 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.162630    0.000376    2.077535 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    1.079699    0.927118    3.004653 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      1.090980    0.090040    3.094693 ^ i_sram.sram3/AD[9] (CF_SRAM_1024x32)
                                              3.094693   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.526460   20.502676   library setup time
                                             20.502676   data required time
---------------------------------------------------------------------------------------------
                                             20.502676   data required time
                                             -3.094693   data arrival time
---------------------------------------------------------------------------------------------
                                             17.407984   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002455    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000130    0.000065    1.000065 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008663    0.171104    1.084330    2.084395 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.171104    0.000689    2.085085 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    1.024474    0.882303    2.967387 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      1.070220    0.170233    3.137620 ^ i_sram.sram7/AD[8] (CF_SRAM_1024x32)
                                              3.137620   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.527078   20.546457   library setup time
                                             20.546457   data required time
---------------------------------------------------------------------------------------------
                                             20.546457   data required time
                                             -3.137620   data arrival time
---------------------------------------------------------------------------------------------
                                             17.408838   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002984    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000167    0.000083    1.000083 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008281    0.165861    1.079794    2.079878 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.165861    0.000631    2.080509 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.796831    0.746125    2.826634 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.802348    0.054950    2.881584 ^ i_sram.sram0/DI[11] (CF_SRAM_1024x32)
                                              2.881584   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.788372   20.292290   library setup time
                                             20.292290   data required time
---------------------------------------------------------------------------------------------
                                             20.292290   data required time
                                             -2.881584   data arrival time
---------------------------------------------------------------------------------------------
                                             17.410706   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003024    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000154    0.000077    1.000077 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008543    0.169457    1.082911    2.082988 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.169457    0.000671    2.083659 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.817471    0.728723    2.812382 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.821072    0.047367    2.859749 ^ i_sram.sram1/DI[14] (CF_SRAM_1024x32)
                                              2.859749   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.792326   20.271961   library setup time
                                             20.271961   data required time
---------------------------------------------------------------------------------------------
                                             20.271961   data required time
                                             -2.859749   data arrival time
---------------------------------------------------------------------------------------------
                                             17.412210   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003096    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000176    0.000088    1.000088 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.165396    1.079389    2.079477 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.165396    0.000628    2.080105 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.797037    0.742911    2.823016 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.802877    0.056636    2.879653 ^ i_sram.sram0/DI[10] (CF_SRAM_1024x32)
                                              2.879653   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.788496   20.292166   library setup time
                                             20.292166   data required time
---------------------------------------------------------------------------------------------
                                             20.292166   data required time
                                             -2.879653   data arrival time
---------------------------------------------------------------------------------------------
                                             17.412514   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002582    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000140    0.000070    1.000070 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.163944    1.078094    2.078164 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163944    0.000623    2.078787 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.815232    0.707171    2.785959 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.828505    0.085648    2.871606 ^ i_sram.sram0/DI[25] (CF_SRAM_1024x32)
                                              2.871606   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.794534   20.286127   library setup time
                                             20.286127   data required time
---------------------------------------------------------------------------------------------
                                             20.286127   data required time
                                             -2.871606   data arrival time
---------------------------------------------------------------------------------------------
                                             17.414522   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002984    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000167    0.000083    1.000083 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008281    0.165861    1.079794    2.079878 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.165861    0.000631    2.080509 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.796831    0.746125    2.826634 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.804891    0.065567    2.892201 ^ i_sram.sram4/DI[11] (CF_SRAM_1024x32)
                                              2.892201   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.789482   20.307629   library setup time
                                             20.307629   data required time
---------------------------------------------------------------------------------------------
                                             20.307629   data required time
                                             -2.892201   data arrival time
---------------------------------------------------------------------------------------------
                                             17.415428   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003096    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000176    0.000088    1.000088 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.165396    1.079389    2.079477 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.165396    0.000628    2.080105 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.797037    0.742911    2.823016 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.805385    0.066846    2.889862 ^ i_sram.sram4/DI[10] (CF_SRAM_1024x32)
                                              2.889862   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.789599   20.307510   library setup time
                                             20.307510   data required time
---------------------------------------------------------------------------------------------
                                             20.307510   data required time
                                             -2.889862   data arrival time
---------------------------------------------------------------------------------------------
                                             17.417648   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003119    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000177    0.000088    1.000088 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008252    0.165471    1.079454    2.079542 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.165471    0.000629    2.080171 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    1.068175    0.915058    2.995229 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      1.078728    0.086955    3.082184 ^ i_sram.sram3/AD[7] (CF_SRAM_1024x32)
                                              3.082184   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.526460   20.502676   library setup time
                                             20.502676   data required time
---------------------------------------------------------------------------------------------
                                             20.502676   data required time
                                             -3.082184   data arrival time
---------------------------------------------------------------------------------------------
                                             17.420492   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003119    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000177    0.000088    1.000088 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008252    0.165471    1.079454    2.079542 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.165471    0.000629    2.080171 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    1.068175    0.915058    2.995229 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      1.077181    0.080736    3.075965 ^ i_sram.sram2/AD[7] (CF_SRAM_1024x32)
                                              3.075965   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.526432   20.497221   library setup time
                                             20.497221   data required time
---------------------------------------------------------------------------------------------
                                             20.497221   data required time
                                             -3.075965   data arrival time
---------------------------------------------------------------------------------------------
                                             17.421255   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002382    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000123    0.000062    1.000062 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002358    0.087172    1.001586    2.001647 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.087172    0.000109    2.001756 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045732    0.229206    0.371541    2.373298 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.229277    0.003837    2.377134 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.690271    0.731801    0.504229    2.881363 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.823575    0.199753    3.081116 v i_sram.sram5/R_WB (CF_SRAM_1024x32)
                                              3.081116   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.581188   20.505150   library setup time
                                             20.505150   data required time
---------------------------------------------------------------------------------------------
                                             20.505150   data required time
                                             -3.081116   data arrival time
---------------------------------------------------------------------------------------------
                                             17.424034   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003024    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000154    0.000077    1.000077 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008543    0.169457    1.082911    2.082988 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.169457    0.000671    2.083659 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.817471    0.728723    2.812382 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.821571    0.050265    2.862647 ^ i_sram.sram0/DI[14] (CF_SRAM_1024x32)
                                              2.862647   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.792901   20.287762   library setup time
                                             20.287762   data required time
---------------------------------------------------------------------------------------------
                                             20.287762   data required time
                                             -2.862647   data arrival time
---------------------------------------------------------------------------------------------
                                             17.425114   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002532    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000135    0.000068    1.000068 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.164558    1.078632    2.078700 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.164558    0.000625    2.079325 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.970806    0.684917    2.764242 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      1.196377    0.366764    3.131005 ^ i_sram.sram5/AD[4] (CF_SRAM_1024x32)
                                              3.131005   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.529219   20.557119   library setup time
                                             20.557119   data required time
---------------------------------------------------------------------------------------------
                                             20.557119   data required time
                                             -3.131005   data arrival time
---------------------------------------------------------------------------------------------
                                             17.426115   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003119    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000177    0.000088    1.000088 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008252    0.165471    1.079454    2.079542 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.165471    0.000629    2.080171 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    1.068175    0.915058    2.995229 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      1.088820    0.119117    3.114347 ^ i_sram.sram6/AD[7] (CF_SRAM_1024x32)
                                              3.114347   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.526971   20.540543   library setup time
                                             20.540543   data required time
---------------------------------------------------------------------------------------------
                                             20.540543   data required time
                                             -3.114347   data arrival time
---------------------------------------------------------------------------------------------
                                             17.426195   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003119    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000177    0.000088    1.000088 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008252    0.165471    1.079454    2.079542 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.165471    0.000629    2.080171 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    1.068175    0.915058    2.995229 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      1.090605    0.123875    3.119104 ^ i_sram.sram7/AD[7] (CF_SRAM_1024x32)
                                              3.119104   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.527079   20.546457   library setup time
                                             20.546457   data required time
---------------------------------------------------------------------------------------------
                                             20.546457   data required time
                                             -3.119104   data arrival time
---------------------------------------------------------------------------------------------
                                             17.427355   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003131    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000178    0.000089    1.000089 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.165446    1.079434    2.079523 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.165446    0.000628    2.080151 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    1.043995    0.894116    2.974267 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      1.056581    0.093433    3.067700 ^ i_sram.sram2/AD[2] (CF_SRAM_1024x32)
                                              3.067700   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.526432   20.497221   library setup time
                                             20.497221   data required time
---------------------------------------------------------------------------------------------
                                             20.497221   data required time
                                             -3.067700   data arrival time
---------------------------------------------------------------------------------------------
                                             17.429520   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003131    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000178    0.000089    1.000089 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.165446    1.079434    2.079523 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.165446    0.000628    2.080151 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    1.043995    0.894116    2.974267 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      1.058015    0.098258    3.072525 ^ i_sram.sram3/AD[2] (CF_SRAM_1024x32)
                                              3.072525   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.526460   20.502676   library setup time
                                             20.502676   data required time
---------------------------------------------------------------------------------------------
                                             20.502676   data required time
                                             -3.072525   data arrival time
---------------------------------------------------------------------------------------------
                                             17.430151   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002382    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000123    0.000062    1.000062 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002358    0.087172    1.001586    2.001647 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.087172    0.000109    2.001756 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045732    0.229206    0.371541    2.373298 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.229277    0.003837    2.377134 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.690271    0.731801    0.504229    2.881363 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.803439    0.175569    3.056932 v i_sram.sram1/R_WB (CF_SRAM_1024x32)
                                              3.056932   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.576399   20.487888   library setup time
                                             20.487888   data required time
---------------------------------------------------------------------------------------------
                                             20.487888   data required time
                                             -3.056932   data arrival time
---------------------------------------------------------------------------------------------
                                             17.430956   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002421    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000125    0.000062    1.000062 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008834    0.173455    1.086373    2.086435 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.173455    0.000703    2.087138 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.785051    0.714282    2.801420 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.788746    0.046726    2.848146 ^ i_sram.sram1/DI[15] (CF_SRAM_1024x32)
                                              2.848146   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.784710   20.279575   library setup time
                                             20.279575   data required time
---------------------------------------------------------------------------------------------
                                             20.279575   data required time
                                             -2.848146   data arrival time
---------------------------------------------------------------------------------------------
                                             17.431429   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001996    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000103    0.000052    1.000051 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008048    0.162630    1.077108    2.077159 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.162630    0.000376    2.077535 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    1.079699    0.927118    3.004653 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      1.094691    0.102918    3.107571 ^ i_sram.sram6/AD[9] (CF_SRAM_1024x32)
                                              3.107571   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.526971   20.540543   library setup time
                                             20.540543   data required time
---------------------------------------------------------------------------------------------
                                             20.540543   data required time
                                             -3.107571   data arrival time
---------------------------------------------------------------------------------------------
                                             17.432972   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002414    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000128    0.000064    1.000064 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007299    0.149969    1.155770    2.155834 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149969    0.000556    2.156390 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.627432    0.523636    2.680026 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.950374    0.374287    3.054313 v i_sram.sram4/AD[4] (CF_SRAM_1024x32)
                                              3.054313   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.609711   20.487398   library setup time
                                             20.487398   data required time
---------------------------------------------------------------------------------------------
                                             20.487398   data required time
                                             -3.054313   data arrival time
---------------------------------------------------------------------------------------------
                                             17.433086   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001996    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000103    0.000052    1.000051 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008048    0.162630    1.077108    2.077159 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.162630    0.000376    2.077535 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    1.079699    0.927118    3.004653 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      1.096010    0.107089    3.111742 ^ i_sram.sram7/AD[9] (CF_SRAM_1024x32)
                                              3.111742   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.527079   20.546457   library setup time
                                             20.546457   data required time
---------------------------------------------------------------------------------------------
                                             20.546457   data required time
                                             -3.111742   data arrival time
---------------------------------------------------------------------------------------------
                                             17.434715   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003049    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.165375    0.000628    2.080086 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    1.038838    0.888792    2.968878 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      1.051324    0.092907    3.061785 ^ i_sram.sram2/AD[1] (CF_SRAM_1024x32)
                                              3.061785   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.526432   20.497221   library setup time
                                             20.497221   data required time
---------------------------------------------------------------------------------------------
                                             20.497221   data required time
                                             -3.061785   data arrival time
---------------------------------------------------------------------------------------------
                                             17.435436   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003049    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.165375    0.000628    2.080086 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    1.038838    0.888792    2.968878 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      1.052697    0.097535    3.066413 ^ i_sram.sram3/AD[1] (CF_SRAM_1024x32)
                                              3.066413   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.526460   20.502676   library setup time
                                             20.502676   data required time
---------------------------------------------------------------------------------------------
                                             20.502676   data required time
                                             -3.066413   data arrival time
---------------------------------------------------------------------------------------------
                                             17.436262   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.819444    0.234540    2.874566 ^ i_sram.sram4/BEN[0] (CF_SRAM_1024x32)
                                              2.874566   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.786139   20.310970   library setup time
                                             20.310970   data required time
---------------------------------------------------------------------------------------------
                                             20.310970   data required time
                                             -2.874566   data arrival time
---------------------------------------------------------------------------------------------
                                             17.436405   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.818612    0.233708    2.873734 ^ i_sram.sram4/BEN[1] (CF_SRAM_1024x32)
                                              2.873734   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.785961   20.311152   library setup time
                                             20.311152   data required time
---------------------------------------------------------------------------------------------
                                             20.311152   data required time
                                             -2.873734   data arrival time
---------------------------------------------------------------------------------------------
                                             17.437416   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.817923    0.233019    2.873044 ^ i_sram.sram4/BEN[2] (CF_SRAM_1024x32)
                                              2.873044   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.785813   20.311298   library setup time
                                             20.311298   data required time
---------------------------------------------------------------------------------------------
                                             20.311298   data required time
                                             -2.873044   data arrival time
---------------------------------------------------------------------------------------------
                                             17.438253   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002455    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000130    0.000065    1.000065 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008663    0.171104    1.084330    2.084395 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.171104    0.000689    2.085085 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    1.024474    0.882303    2.967387 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      1.038221    0.096615    3.064003 ^ i_sram.sram3/AD[8] (CF_SRAM_1024x32)
                                              3.064003   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.526460   20.502676   library setup time
                                             20.502676   data required time
---------------------------------------------------------------------------------------------
                                             20.502676   data required time
                                             -3.064003   data arrival time
---------------------------------------------------------------------------------------------
                                             17.438673   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.817259    0.232352    2.872378 ^ i_sram.sram4/BEN[3] (CF_SRAM_1024x32)
                                              2.872378   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.785670   20.311440   library setup time
                                             20.311440   data required time
---------------------------------------------------------------------------------------------
                                             20.311440   data required time
                                             -2.872378   data arrival time
---------------------------------------------------------------------------------------------
                                             17.439062   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.816122    0.231210    2.871236 ^ i_sram.sram4/BEN[4] (CF_SRAM_1024x32)
                                              2.871236   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.785427   20.311684   library setup time
                                             20.311684   data required time
---------------------------------------------------------------------------------------------
                                             20.311684   data required time
                                             -2.871236   data arrival time
---------------------------------------------------------------------------------------------
                                             17.440447   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.815006    0.230086    2.870112 ^ i_sram.sram4/BEN[5] (CF_SRAM_1024x32)
                                              2.870112   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.785187   20.311924   library setup time
                                             20.311924   data required time
---------------------------------------------------------------------------------------------
                                             20.311924   data required time
                                             -2.870112   data arrival time
---------------------------------------------------------------------------------------------
                                             17.441813   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002455    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000130    0.000065    1.000065 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008663    0.171104    1.084330    2.084395 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.171104    0.000689    2.085085 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    1.024474    0.882303    2.967387 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      1.035617    0.087656    3.055043 ^ i_sram.sram2/AD[8] (CF_SRAM_1024x32)
                                              3.055043   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.526432   20.497221   library setup time
                                             20.497221   data required time
---------------------------------------------------------------------------------------------
                                             20.497221   data required time
                                             -3.055043   data arrival time
---------------------------------------------------------------------------------------------
                                             17.442179   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003131    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000178    0.000089    1.000089 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.165446    1.079434    2.079523 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.165446    0.000628    2.080151 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    1.043995    0.894116    2.974267 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      1.066648    0.123038    3.097305 ^ i_sram.sram6/AD[2] (CF_SRAM_1024x32)
                                              3.097305   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.526970   20.540543   library setup time
                                             20.540543   data required time
---------------------------------------------------------------------------------------------
                                             20.540543   data required time
                                             -3.097305   data arrival time
---------------------------------------------------------------------------------------------
                                             17.443237   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.813668    0.228735    2.868761 ^ i_sram.sram4/BEN[6] (CF_SRAM_1024x32)
                                              2.868761   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.784901   20.312210   library setup time
                                             20.312210   data required time
---------------------------------------------------------------------------------------------
                                             20.312210   data required time
                                             -2.868761   data arrival time
---------------------------------------------------------------------------------------------
                                             17.443449   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002421    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000125    0.000062    1.000062 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008834    0.173455    1.086373    2.086435 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.173455    0.000703    2.087138 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.785051    0.714282    2.801420 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.789234    0.049450    2.850870 ^ i_sram.sram0/DI[15] (CF_SRAM_1024x32)
                                              2.850870   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.785282   20.295378   library setup time
                                             20.295378   data required time
---------------------------------------------------------------------------------------------
                                             20.295378   data required time
                                             -2.850870   data arrival time
---------------------------------------------------------------------------------------------
                                             17.444510   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003131    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000178    0.000089    1.000089 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.165446    1.079434    2.079523 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.165446    0.000628    2.080151 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    1.043995    0.894116    2.974267 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      1.068409    0.127464    3.101731 ^ i_sram.sram7/AD[2] (CF_SRAM_1024x32)
                                              3.101731   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.527078   20.546457   library setup time
                                             20.546457   data required time
---------------------------------------------------------------------------------------------
                                             20.546457   data required time
                                             -3.101731   data arrival time
---------------------------------------------------------------------------------------------
                                             17.444727   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003049    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.165375    0.000628    2.080086 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    1.038838    0.888792    2.968878 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      1.063110    0.126806    3.095684 ^ i_sram.sram6/AD[1] (CF_SRAM_1024x32)
                                              3.095684   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.526970   20.540543   library setup time
                                             20.540543   data required time
---------------------------------------------------------------------------------------------
                                             20.540543   data required time
                                             -3.095684   data arrival time
---------------------------------------------------------------------------------------------
                                             17.444859   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.812163    0.227210    2.867236 ^ i_sram.sram4/BEN[7] (CF_SRAM_1024x32)
                                              2.867236   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.784578   20.312532   library setup time
                                             20.312532   data required time
---------------------------------------------------------------------------------------------
                                             20.312532   data required time
                                             -2.867236   data arrival time
---------------------------------------------------------------------------------------------
                                             17.445297   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003049    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.165375    0.000628    2.080086 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    1.038838    0.888792    2.968878 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      1.065069    0.131543    3.100421 ^ i_sram.sram7/AD[1] (CF_SRAM_1024x32)
                                              3.100421   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.527078   20.546457   library setup time
                                             20.546457   data required time
---------------------------------------------------------------------------------------------
                                             20.546457   data required time
                                             -3.100421   data arrival time
---------------------------------------------------------------------------------------------
                                             17.446035   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001996    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000103    0.000052    1.000051 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008048    0.162630    1.077108    2.077159 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.162630    0.000376    2.077535 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    1.079699    0.927118    3.004653 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      1.089204    0.083079    3.087732 ^ i_sram.sram1/AD[9] (CF_SRAM_1024x32)
                                              3.087732   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.528744   20.535543   library setup time
                                             20.535543   data required time
---------------------------------------------------------------------------------------------
                                             20.535543   data required time
                                             -3.087732   data arrival time
---------------------------------------------------------------------------------------------
                                             17.447811   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001996    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000103    0.000052    1.000051 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008048    0.162630    1.077108    2.077159 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.162630    0.000376    2.077535 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    1.079699    0.927118    3.004653 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      1.095085    0.104183    3.108836 ^ i_sram.sram5/AD[9] (CF_SRAM_1024x32)
                                              3.108836   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.529216   20.557123   library setup time
                                             20.557123   data required time
---------------------------------------------------------------------------------------------
                                             20.557123   data required time
                                             -3.108836   data arrival time
---------------------------------------------------------------------------------------------
                                             17.448286   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003119    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000177    0.000088    1.000088 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008252    0.165471    1.079454    2.079542 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.165471    0.000629    2.080171 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    1.068175    0.915058    2.995229 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      1.086008    0.111179    3.106408 ^ i_sram.sram5/AD[7] (CF_SRAM_1024x32)
                                              3.106408   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.529216   20.557123   library setup time
                                             20.557123   data required time
---------------------------------------------------------------------------------------------
                                             20.557123   data required time
                                             -3.106408   data arrival time
---------------------------------------------------------------------------------------------
                                             17.450716   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.792721    0.207008    2.847034 ^ i_sram.sram0/BEN[0] (CF_SRAM_1024x32)
                                              2.847034   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.779898   20.300764   library setup time
                                             20.300764   data required time
---------------------------------------------------------------------------------------------
                                             20.300764   data required time
                                             -2.847034   data arrival time
---------------------------------------------------------------------------------------------
                                             17.453730   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003119    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000177    0.000088    1.000088 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008252    0.165471    1.079454    2.079542 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.165471    0.000629    2.080171 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    1.068175    0.915058    2.995229 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      1.078495    0.086050    3.081279 ^ i_sram.sram1/AD[7] (CF_SRAM_1024x32)
                                              3.081279   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.528743   20.535543   library setup time
                                             20.535543   data required time
---------------------------------------------------------------------------------------------
                                             20.535543   data required time
                                             -3.081279   data arrival time
---------------------------------------------------------------------------------------------
                                             17.454264   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001996    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000103    0.000052    1.000051 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008048    0.162630    1.077108    2.077159 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.162630    0.000376    2.077535 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    1.079699    0.927118    3.004653 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      1.091604    0.092347    3.097000 ^ i_sram.sram0/AD[9] (CF_SRAM_1024x32)
                                              3.097000   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.529087   20.551573   library setup time
                                             20.551573   data required time
---------------------------------------------------------------------------------------------
                                             20.551573   data required time
                                             -3.097000   data arrival time
---------------------------------------------------------------------------------------------
                                             17.454573   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003119    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000177    0.000088    1.000088 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008252    0.165471    1.079454    2.079542 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.165471    0.000629    2.080171 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    1.068175    0.915058    2.995229 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      1.087723    0.116090    3.111319 ^ i_sram.sram4/AD[7] (CF_SRAM_1024x32)
                                              3.111319   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.529472   20.567638   library setup time
                                             20.567638   data required time
---------------------------------------------------------------------------------------------
                                             20.567638   data required time
                                             -3.111319   data arrival time
---------------------------------------------------------------------------------------------
                                             17.456320   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.790046    0.204148    2.844174 ^ i_sram.sram0/BEN[1] (CF_SRAM_1024x32)
                                              2.844174   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.779324   20.301336   library setup time
                                             20.301336   data required time
---------------------------------------------------------------------------------------------
                                             20.301336   data required time
                                             -2.844174   data arrival time
---------------------------------------------------------------------------------------------
                                             17.457161   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001996    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000103    0.000052    1.000051 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008048    0.162630    1.077108    2.077159 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.162630    0.000376    2.077535 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    1.079699    0.927118    3.004653 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      1.095280    0.104803    3.109456 ^ i_sram.sram4/AD[9] (CF_SRAM_1024x32)
                                              3.109456   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.529473   20.567636   library setup time
                                             20.567636   data required time
---------------------------------------------------------------------------------------------
                                             20.567636   data required time
                                             -3.109456   data arrival time
---------------------------------------------------------------------------------------------
                                             17.458181   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002826    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000146    0.000073    1.000073 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008638    0.170765    1.084047    2.084120 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.170765    0.000679    2.084799 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.997021    0.872662    2.957461 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      1.006260    0.078754    3.036215 ^ i_sram.sram2/AD[5] (CF_SRAM_1024x32)
                                              3.036215   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.526432   20.497221   library setup time
                                             20.497221   data required time
---------------------------------------------------------------------------------------------
                                             20.497221   data required time
                                             -3.036215   data arrival time
---------------------------------------------------------------------------------------------
                                             17.461006   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002826    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000146    0.000073    1.000073 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008638    0.170765    1.084047    2.084120 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.170765    0.000679    2.084799 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.997021    0.872662    2.957461 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      1.007555    0.083737    3.041198 ^ i_sram.sram3/AD[5] (CF_SRAM_1024x32)
                                              3.041198   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.526460   20.502676   library setup time
                                             20.502676   data required time
---------------------------------------------------------------------------------------------
                                             20.502676   data required time
                                             -3.041198   data arrival time
---------------------------------------------------------------------------------------------
                                             17.461477   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003119    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000177    0.000088    1.000088 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008252    0.165471    1.079454    2.079542 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.165471    0.000629    2.080171 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    1.068175    0.915058    2.995229 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      1.080749    0.094383    3.089612 ^ i_sram.sram0/AD[7] (CF_SRAM_1024x32)
                                              3.089612   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.529087   20.551573   library setup time
                                             20.551573   data required time
---------------------------------------------------------------------------------------------
                                             20.551573   data required time
                                             -3.089612   data arrival time
---------------------------------------------------------------------------------------------
                                             17.461962   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.783058    0.196571    2.836597 ^ i_sram.sram0/BEN[2] (CF_SRAM_1024x32)
                                              2.836597   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.777826   20.302835   library setup time
                                             20.302835   data required time
---------------------------------------------------------------------------------------------
                                             20.302835   data required time
                                             -2.836597   data arrival time
---------------------------------------------------------------------------------------------
                                             17.466238   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003131    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000178    0.000089    1.000089 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.165446    1.079434    2.079523 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.165446    0.000628    2.080151 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    1.043995    0.894116    2.974267 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      1.062805    0.112741    3.087008 ^ i_sram.sram5/AD[2] (CF_SRAM_1024x32)
                                              3.087008   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.529215   20.557123   library setup time
                                             20.557123   data required time
---------------------------------------------------------------------------------------------
                                             20.557123   data required time
                                             -3.087008   data arrival time
---------------------------------------------------------------------------------------------
                                             17.470116   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.779375    0.203302    2.849169 ^ i_sram.sram4/BEN[8] (CF_SRAM_1024x32)
                                              2.849169   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.777548   20.319561   library setup time
                                             20.319561   data required time
---------------------------------------------------------------------------------------------
                                             20.319561   data required time
                                             -2.849169   data arrival time
---------------------------------------------------------------------------------------------
                                             17.470394   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.779223    0.203140    2.849006 ^ i_sram.sram4/BEN[9] (CF_SRAM_1024x32)
                                              2.849006   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.777516   20.319595   library setup time
                                             20.319595   data required time
---------------------------------------------------------------------------------------------
                                             20.319595   data required time
                                             -2.849006   data arrival time
---------------------------------------------------------------------------------------------
                                             17.470589   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.778812    0.202696    2.848562 ^ i_sram.sram4/BEN[10] (CF_SRAM_1024x32)
                                              2.848562   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.777428   20.319683   library setup time
                                             20.319683   data required time
---------------------------------------------------------------------------------------------
                                             20.319683   data required time
                                             -2.848562   data arrival time
---------------------------------------------------------------------------------------------
                                             17.471121   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002826    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000146    0.000073    1.000073 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008638    0.170765    1.084047    2.084120 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.170765    0.000679    2.084799 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.997021    0.872662    2.957461 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      1.016551    0.111877    3.069338 ^ i_sram.sram6/AD[5] (CF_SRAM_1024x32)
                                              3.069338   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.526970   20.540543   library setup time
                                             20.540543   data required time
---------------------------------------------------------------------------------------------
                                             20.540543   data required time
                                             -3.069338   data arrival time
---------------------------------------------------------------------------------------------
                                             17.471203   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.778142    0.201972    2.847838 ^ i_sram.sram4/BEN[11] (CF_SRAM_1024x32)
                                              2.847838   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.777284   20.319826   library setup time
                                             20.319826   data required time
---------------------------------------------------------------------------------------------
                                             20.319826   data required time
                                             -2.847838   data arrival time
---------------------------------------------------------------------------------------------
                                             17.471989   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003049    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.165375    0.000628    2.080086 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    1.038838    0.888792    2.968878 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      1.058988    0.116177    3.085055 ^ i_sram.sram5/AD[1] (CF_SRAM_1024x32)
                                              3.085055   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.529215   20.557123   library setup time
                                             20.557123   data required time
---------------------------------------------------------------------------------------------
                                             20.557123   data required time
                                             -3.085055   data arrival time
---------------------------------------------------------------------------------------------
                                             17.472067   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.777378    0.201145    2.847011 ^ i_sram.sram4/BEN[12] (CF_SRAM_1024x32)
                                              2.847011   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.777120   20.319990   library setup time
                                             20.319990   data required time
---------------------------------------------------------------------------------------------
                                             20.319990   data required time
                                             -2.847011   data arrival time
---------------------------------------------------------------------------------------------
                                             17.472979   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002826    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000146    0.000073    1.000073 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008638    0.170765    1.084047    2.084120 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.170765    0.000679    2.084799 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.997021    0.872662    2.957461 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      1.018052    0.115860    3.073321 ^ i_sram.sram7/AD[5] (CF_SRAM_1024x32)
                                              3.073321   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.527078   20.546457   library setup time
                                             20.546457   data required time
---------------------------------------------------------------------------------------------
                                             20.546457   data required time
                                             -3.073321   data arrival time
---------------------------------------------------------------------------------------------
                                             17.473137   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.775864    0.199501    2.845368 ^ i_sram.sram4/BEN[13] (CF_SRAM_1024x32)
                                              2.845368   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.776795   20.320314   library setup time
                                             20.320314   data required time
---------------------------------------------------------------------------------------------
                                             20.320314   data required time
                                             -2.845368   data arrival time
---------------------------------------------------------------------------------------------
                                             17.474947   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.763713    0.186027    2.831893 ^ i_sram.sram0/BEN[8] (CF_SRAM_1024x32)
                                              2.831893   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.773679   20.306984   library setup time
                                             20.306984   data required time
---------------------------------------------------------------------------------------------
                                             20.306984   data required time
                                             -2.831893   data arrival time
---------------------------------------------------------------------------------------------
                                             17.475090   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.775635    0.199251    2.845118 ^ i_sram.sram4/BEN[14] (CF_SRAM_1024x32)
                                              2.845118   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.776746   20.320364   library setup time
                                             20.320364   data required time
---------------------------------------------------------------------------------------------
                                             20.320364   data required time
                                             -2.845118   data arrival time
---------------------------------------------------------------------------------------------
                                             17.475246   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.775365    0.198958    2.844824 ^ i_sram.sram4/BEN[15] (CF_SRAM_1024x32)
                                              2.844824   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.776688   20.320421   library setup time
                                             20.320421   data required time
---------------------------------------------------------------------------------------------
                                             20.320421   data required time
                                             -2.844824   data arrival time
---------------------------------------------------------------------------------------------
                                             17.475597   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.775961    0.188708    2.828734 ^ i_sram.sram0/BEN[3] (CF_SRAM_1024x32)
                                              2.828734   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.776305   20.304356   library setup time
                                             20.304356   data required time
---------------------------------------------------------------------------------------------
                                             20.304356   data required time
                                             -2.828734   data arrival time
---------------------------------------------------------------------------------------------
                                             17.475622   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.763299    0.185559    2.831425 ^ i_sram.sram0/BEN[9] (CF_SRAM_1024x32)
                                              2.831425   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.773590   20.307072   library setup time
                                             20.307072   data required time
---------------------------------------------------------------------------------------------
                                             20.307072   data required time
                                             -2.831425   data arrival time
---------------------------------------------------------------------------------------------
                                             17.475647   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003131    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000178    0.000089    1.000089 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.165446    1.079434    2.079523 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.165446    0.000628    2.080151 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    1.043995    0.894116    2.974267 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      1.064415    0.117174    3.091441 ^ i_sram.sram4/AD[2] (CF_SRAM_1024x32)
                                              3.091441   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.529472   20.567638   library setup time
                                             20.567638   data required time
---------------------------------------------------------------------------------------------
                                             20.567638   data required time
                                             -3.091441   data arrival time
---------------------------------------------------------------------------------------------
                                             17.476196   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.762873    0.185076    2.830942 ^ i_sram.sram0/BEN[10] (CF_SRAM_1024x32)
                                              2.830942   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.773498   20.307163   library setup time
                                             20.307163   data required time
---------------------------------------------------------------------------------------------
                                             20.307163   data required time
                                             -2.830942   data arrival time
---------------------------------------------------------------------------------------------
                                             17.476219   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003049    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.165375    0.000628    2.080086 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    1.038838    0.888792    2.968878 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      1.060649    0.120580    3.089458 ^ i_sram.sram4/AD[1] (CF_SRAM_1024x32)
                                              3.089458   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.529472   20.567638   library setup time
                                             20.567638   data required time
---------------------------------------------------------------------------------------------
                                             20.567638   data required time
                                             -3.089458   data arrival time
---------------------------------------------------------------------------------------------
                                             17.478182   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.773123    0.185511    2.825536 ^ i_sram.sram0/BEN[4] (CF_SRAM_1024x32)
                                              2.825536   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.775696   20.304966   library setup time
                                             20.304966   data required time
---------------------------------------------------------------------------------------------
                                             20.304966   data required time
                                             -2.825536   data arrival time
---------------------------------------------------------------------------------------------
                                             17.479427   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003131    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000178    0.000089    1.000089 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.165446    1.079434    2.079523 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.165446    0.000628    2.080151 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    1.043995    0.894116    2.974267 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      1.053146    0.080524    3.054791 ^ i_sram.sram1/AD[2] (CF_SRAM_1024x32)
                                              3.054791   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.528743   20.535543   library setup time
                                             20.535543   data required time
---------------------------------------------------------------------------------------------
                                             20.535543   data required time
                                             -3.054791   data arrival time
---------------------------------------------------------------------------------------------
                                             17.480751   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.758212    0.179748    2.825614 ^ i_sram.sram0/BEN[11] (CF_SRAM_1024x32)
                                              2.825614   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.772499   20.308163   library setup time
                                             20.308163   data required time
---------------------------------------------------------------------------------------------
                                             20.308163   data required time
                                             -2.825614   data arrival time
---------------------------------------------------------------------------------------------
                                             17.482550   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.770121    0.182162    2.822188 ^ i_sram.sram0/BEN[5] (CF_SRAM_1024x32)
                                              2.822188   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.775052   20.305609   library setup time
                                             20.305609   data required time
---------------------------------------------------------------------------------------------
                                             20.305609   data required time
                                             -2.822188   data arrival time
---------------------------------------------------------------------------------------------
                                             17.483419   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003049    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.165375    0.000628    2.080086 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    1.038838    0.888792    2.968878 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      1.048537    0.082596    3.051474 ^ i_sram.sram1/AD[1] (CF_SRAM_1024x32)
                                              3.051474   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.528743   20.535543   library setup time
                                             20.535543   data required time
---------------------------------------------------------------------------------------------
                                             20.535543   data required time
                                             -3.051474   data arrival time
---------------------------------------------------------------------------------------------
                                             17.484070   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003036    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000175    0.000087    1.000087 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.165375    0.000628    2.080085 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    1.053739    0.850981    2.931066 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      1.062136    0.080504    3.011570 ^ i_sram.sram2/AD[6] (CF_SRAM_1024x32)
                                              3.011570   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.526432   20.497221   library setup time
                                             20.497221   data required time
---------------------------------------------------------------------------------------------
                                             20.497221   data required time
                                             -3.011570   data arrival time
---------------------------------------------------------------------------------------------
                                             17.485651   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003036    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000175    0.000087    1.000087 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.165375    0.000628    2.080085 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    1.053739    0.850981    2.931066 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      1.063308    0.085342    3.016408 ^ i_sram.sram3/AD[6] (CF_SRAM_1024x32)
                                              3.016408   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.526460   20.502676   library setup time
                                             20.502676   data required time
---------------------------------------------------------------------------------------------
                                             20.502676   data required time
                                             -3.016408   data arrival time
---------------------------------------------------------------------------------------------
                                             17.486267   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.754375    0.175294    2.821160 ^ i_sram.sram0/BEN[12] (CF_SRAM_1024x32)
                                              2.821160   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.771676   20.308985   library setup time
                                             20.308985   data required time
---------------------------------------------------------------------------------------------
                                             20.308985   data required time
                                             -2.821160   data arrival time
---------------------------------------------------------------------------------------------
                                             17.487825   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.766768    0.178325    2.818351 ^ i_sram.sram0/BEN[6] (CF_SRAM_1024x32)
                                              2.818351   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.774334   20.306328   library setup time
                                             20.306328   data required time
---------------------------------------------------------------------------------------------
                                             20.306328   data required time
                                             -2.818351   data arrival time
---------------------------------------------------------------------------------------------
                                             17.487976   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002455    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000130    0.000065    1.000065 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008663    0.171104    1.084330    2.084395 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.171104    0.000689    2.085085 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    1.024474    0.882303    2.967387 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      1.032744    0.076335    3.043722 ^ i_sram.sram1/AD[8] (CF_SRAM_1024x32)
                                              3.043722   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.528742   20.535543   library setup time
                                             20.535543   data required time
---------------------------------------------------------------------------------------------
                                             20.535543   data required time
                                             -3.043722   data arrival time
---------------------------------------------------------------------------------------------
                                             17.491821   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.751271    0.171643    2.817509 ^ i_sram.sram0/BEN[13] (CF_SRAM_1024x32)
                                              2.817509   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.771011   20.309650   library setup time
                                             20.309650   data required time
---------------------------------------------------------------------------------------------
                                             20.309650   data required time
                                             -2.817509   data arrival time
---------------------------------------------------------------------------------------------
                                             17.492142   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003116    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008338    0.166643    1.080486    2.080578 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.166643    0.000633    2.081211 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.949682    0.834635    2.915846 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.962015    0.088014    3.003860 ^ i_sram.sram2/AD[0] (CF_SRAM_1024x32)
                                              3.003860   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.525110   20.498543   library setup time
                                             20.498543   data required time
---------------------------------------------------------------------------------------------
                                             20.498543   data required time
                                             -3.003860   data arrival time
---------------------------------------------------------------------------------------------
                                             17.494682   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003116    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008338    0.166643    1.080486    2.080578 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.166643    0.000633    2.081211 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.949682    0.834635    2.915846 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.963504    0.092824    3.008669 ^ i_sram.sram3/AD[0] (CF_SRAM_1024x32)
                                              3.008669   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.525190   20.503946   library setup time
                                             20.503946   data required time
---------------------------------------------------------------------------------------------
                                             20.503946   data required time
                                             -3.008669   data arrival time
---------------------------------------------------------------------------------------------
                                             17.495277   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.748557    0.168414    2.814280 ^ i_sram.sram0/BEN[14] (CF_SRAM_1024x32)
                                              2.814280   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.770429   20.310232   library setup time
                                             20.310232   data required time
---------------------------------------------------------------------------------------------
                                             20.310232   data required time
                                             -2.814280   data arrival time
---------------------------------------------------------------------------------------------
                                             17.495953   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002826    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000146    0.000073    1.000073 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008638    0.170765    1.084047    2.084120 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.170765    0.000679    2.084799 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.997021    0.872662    2.957461 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      1.013523    0.103342    3.060803 ^ i_sram.sram5/AD[5] (CF_SRAM_1024x32)
                                              3.060803   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.529214   20.557125   library setup time
                                             20.557125   data required time
---------------------------------------------------------------------------------------------
                                             20.557125   data required time
                                             -3.060803   data arrival time
---------------------------------------------------------------------------------------------
                                             17.496321   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003131    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000178    0.000089    1.000089 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.165446    1.079434    2.079523 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.165446    0.000628    2.080151 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    1.043995    0.894116    2.974267 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      1.052819    0.079168    3.053435 ^ i_sram.sram0/AD[2] (CF_SRAM_1024x32)
                                              3.053435   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.529086   20.551575   library setup time
                                             20.551575   data required time
---------------------------------------------------------------------------------------------
                                             20.551575   data required time
                                             -3.053435   data arrival time
---------------------------------------------------------------------------------------------
                                             17.498140   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003009    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000174    0.000087    1.000087 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.165375    0.000628    2.080085 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.686263    0.559941    2.640026 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.758705    0.168904    2.808930 ^ i_sram.sram0/BEN[7] (CF_SRAM_1024x32)
                                              2.808930   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.772605   20.308056   library setup time
                                             20.308056   data required time
---------------------------------------------------------------------------------------------
                                             20.308056   data required time
                                             -2.808930   data arrival time
---------------------------------------------------------------------------------------------
                                             17.499126   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002455    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000130    0.000065    1.000065 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008663    0.171104    1.084330    2.084395 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.171104    0.000689    2.085085 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    1.024474    0.882303    2.967387 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      1.036252    0.089937    3.057324 ^ i_sram.sram5/AD[8] (CF_SRAM_1024x32)
                                              3.057324   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.529214   20.557125   library setup time
                                             20.557125   data required time
---------------------------------------------------------------------------------------------
                                             20.557125   data required time
                                             -3.057324   data arrival time
---------------------------------------------------------------------------------------------
                                             17.499802   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002455    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000130    0.000065    1.000065 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008663    0.171104    1.084330    2.084395 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.171104    0.000689    2.085085 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    1.024474    0.882303    2.967387 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      1.034145    0.082087    3.049475 ^ i_sram.sram0/AD[8] (CF_SRAM_1024x32)
                                              3.049475   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.529086   20.551575   library setup time
                                             20.551575   data required time
---------------------------------------------------------------------------------------------
                                             20.551575   data required time
                                             -3.049475   data arrival time
---------------------------------------------------------------------------------------------
                                             17.502100   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002826    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000146    0.000073    1.000073 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008638    0.170765    1.084047    2.084120 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.170765    0.000679    2.084799 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.997021    0.872662    2.957461 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      1.005466    0.075518    3.032979 ^ i_sram.sram1/AD[5] (CF_SRAM_1024x32)
                                              3.032979   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.528742   20.535545   library setup time
                                             20.535545   data required time
---------------------------------------------------------------------------------------------
                                             20.535545   data required time
                                             -3.032979   data arrival time
---------------------------------------------------------------------------------------------
                                             17.502565   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002826    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000146    0.000073    1.000073 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008638    0.170765    1.084047    2.084120 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.170765    0.000679    2.084799 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.997021    0.872662    2.957461 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      1.014950    0.107455    3.064916 ^ i_sram.sram4/AD[5] (CF_SRAM_1024x32)
                                              3.064916   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.529470   20.567640   library setup time
                                             20.567640   data required time
---------------------------------------------------------------------------------------------
                                             20.567640   data required time
                                             -3.064916   data arrival time
---------------------------------------------------------------------------------------------
                                             17.502726   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003049    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000175    0.000088    1.000088 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079458 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.165375    0.000628    2.080086 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    1.038838    0.888792    2.968878 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      1.047446    0.078122    3.047000 ^ i_sram.sram0/AD[1] (CF_SRAM_1024x32)
                                              3.047000   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.529086   20.551575   library setup time
                                             20.551575   data required time
---------------------------------------------------------------------------------------------
                                             20.551575   data required time
                                             -3.047000   data arrival time
---------------------------------------------------------------------------------------------
                                             17.504576   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002455    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000130    0.000065    1.000065 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008663    0.171104    1.084330    2.084395 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.171104    0.000689    2.085085 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    1.024474    0.882303    2.967387 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      1.037139    0.093015    3.060402 ^ i_sram.sram4/AD[8] (CF_SRAM_1024x32)
                                              3.060402   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.529471   20.567638   library setup time
                                             20.567638   data required time
---------------------------------------------------------------------------------------------
                                             20.567638   data required time
                                             -3.060402   data arrival time
---------------------------------------------------------------------------------------------
                                             17.507236   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003043    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000175    0.000087    1.000087 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165450    1.079436    2.079524 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.165450    0.000628    2.080152 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.676107    0.565714    2.645866 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.740219    0.158254    2.804120 ^ i_sram.sram0/BEN[15] (CF_SRAM_1024x32)
                                              2.804120   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.768641   20.312019   library setup time
                                             20.312019   data required time
---------------------------------------------------------------------------------------------
                                             20.312019   data required time
                                             -2.804120   data arrival time
---------------------------------------------------------------------------------------------
                                             17.507900   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003116    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008338    0.166643    1.080486    2.080578 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.166643    0.000633    2.081211 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.949682    0.834635    2.915846 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.971699    0.115474    3.031320 ^ i_sram.sram6/AD[0] (CF_SRAM_1024x32)
                                              3.031320   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.525985   20.541529   library setup time
                                             20.541529   data required time
---------------------------------------------------------------------------------------------
                                             20.541529   data required time
                                             -3.031320   data arrival time
---------------------------------------------------------------------------------------------
                                             17.510208   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002826    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000146    0.000073    1.000073 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008638    0.170765    1.084047    2.084120 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.170765    0.000679    2.084799 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.997021    0.872662    2.957461 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      1.007373    0.083058    3.040519 ^ i_sram.sram0/AD[5] (CF_SRAM_1024x32)
                                              3.040519   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.529085   20.551575   library setup time
                                             20.551575   data required time
---------------------------------------------------------------------------------------------
                                             20.551575   data required time
                                             -3.040519   data arrival time
---------------------------------------------------------------------------------------------
                                             17.511057   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003116    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008338    0.166643    1.080486    2.080578 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.166643    0.000633    2.081211 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.949682    0.834635    2.915846 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.973268    0.119295    3.035140 ^ i_sram.sram7/AD[0] (CF_SRAM_1024x32)
                                              3.035140   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.526148   20.547388   library setup time
                                             20.547388   data required time
---------------------------------------------------------------------------------------------
                                             20.547388   data required time
                                             -3.035140   data arrival time
---------------------------------------------------------------------------------------------
                                             17.512249   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002532    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000135    0.000068    1.000068 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.164558    1.078632    2.078700 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.164558    0.000625    2.079325 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.970806    0.684917    2.764242 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      1.054317    0.215334    2.979576 ^ i_sram.sram2/AD[4] (CF_SRAM_1024x32)
                                              2.979576   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.526432   20.497221   library setup time
                                             20.497221   data required time
---------------------------------------------------------------------------------------------
                                             20.497221   data required time
                                             -2.979576   data arrival time
---------------------------------------------------------------------------------------------
                                             17.517645   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002532    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000135    0.000068    1.000068 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.164558    1.078632    2.078700 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.164558    0.000625    2.079325 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.970806    0.684917    2.764242 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      1.057847    0.219711    2.983953 ^ i_sram.sram3/AD[4] (CF_SRAM_1024x32)
                                              2.983953   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.526460   20.502676   library setup time
                                             20.502676   data required time
---------------------------------------------------------------------------------------------
                                             20.502676   data required time
                                             -2.983953   data arrival time
---------------------------------------------------------------------------------------------
                                             17.518723   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003036    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000175    0.000087    1.000087 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.165375    0.000628    2.080085 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    1.053739    0.850981    2.931066 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      1.063295    0.085291    3.016357 ^ i_sram.sram1/AD[6] (CF_SRAM_1024x32)
                                              3.016357   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.528743   20.535543   library setup time
                                             20.535543   data required time
---------------------------------------------------------------------------------------------
                                             20.535543   data required time
                                             -3.016357   data arrival time
---------------------------------------------------------------------------------------------
                                             17.519186   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002382    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000123    0.000062    1.000062 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002358    0.087172    1.001586    2.001647 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.087172    0.000109    2.001756 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045732    0.229206    0.371541    2.373298 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.229277    0.003837    2.377134 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.690271    0.731801    0.504229    2.881363 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.763712    0.119820    3.001183 v i_sram.sram4/R_WB (CF_SRAM_1024x32)
                                              3.001183   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.568610   20.528500   library setup time
                                             20.528500   data required time
---------------------------------------------------------------------------------------------
                                             20.528500   data required time
                                             -3.001183   data arrival time
---------------------------------------------------------------------------------------------
                                             17.527317   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003036    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000175    0.000087    1.000087 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079457 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.165375    0.000628    2.080085 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    1.053739    0.850981    2.931066 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      1.065303    0.092829    3.023896 ^ i_sram.sram0/AD[6] (CF_SRAM_1024x32)
                                              3.023896   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.529087   20.551575   library setup time
                                             20.551575   data required time
---------------------------------------------------------------------------------------------
                                             20.551575   data required time
                                             -3.023896   data arrival time
---------------------------------------------------------------------------------------------
                                             17.527679   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003074    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000176    0.000088    1.000088 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079459 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.165375    0.000628    2.080087 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.912759    0.815285    2.895372 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.922009    0.075224    2.970595 ^ i_sram.sram2/AD[3] (CF_SRAM_1024x32)
                                              2.970595   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081531   21.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.023653   clock uncertainty
                                  0.000000   21.023653   clock reconvergence pessimism
                                 -0.523718   20.499935   library setup time
                                             20.499935   data required time
---------------------------------------------------------------------------------------------
                                             20.499935   data required time
                                             -2.970595   data arrival time
---------------------------------------------------------------------------------------------
                                             17.529339   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003074    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000176    0.000088    1.000088 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079459 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.165375    0.000628    2.080087 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.912759    0.815285    2.895372 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.922771    0.078061    2.973433 ^ i_sram.sram3/AD[3] (CF_SRAM_1024x32)
                                              2.973433   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087013   21.279133 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029135   clock uncertainty
                                  0.000000   21.029135   clock reconvergence pessimism
                                 -0.523772   20.505363   library setup time
                                             20.505363   data required time
---------------------------------------------------------------------------------------------
                                             20.505363   data required time
                                             -2.973433   data arrival time
---------------------------------------------------------------------------------------------
                                             17.531931   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003116    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008338    0.166643    1.080486    2.080578 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.166643    0.000633    2.081211 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.949682    0.834635    2.915846 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.968291    0.106684    3.022530 ^ i_sram.sram5/AD[0] (CF_SRAM_1024x32)
                                              3.022530   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.528110   20.558229   library setup time
                                             20.558229   data required time
---------------------------------------------------------------------------------------------
                                             20.558229   data required time
                                             -3.022530   data arrival time
---------------------------------------------------------------------------------------------
                                             17.535700   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003074    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000176    0.000088    1.000088 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079459 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.165375    0.000628    2.080087 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.912759    0.815285    2.895372 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.932190    0.106539    3.001911 ^ i_sram.sram6/AD[3] (CF_SRAM_1024x32)
                                              3.001911   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391   21.317513 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.067513   clock uncertainty
                                  0.000000   21.067513   clock reconvergence pessimism
                                 -0.524610   20.542904   library setup time
                                             20.542904   data required time
---------------------------------------------------------------------------------------------
                                             20.542904   data required time
                                             -3.001911   data arrival time
---------------------------------------------------------------------------------------------
                                             17.540991   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003116    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008338    0.166643    1.080486    2.080578 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.166643    0.000633    2.081211 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.949682    0.834635    2.915846 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.969335    0.109457    3.025303 ^ i_sram.sram4/AD[0] (CF_SRAM_1024x32)
                                              3.025303   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.528403   20.568708   library setup time
                                             20.568708   data required time
---------------------------------------------------------------------------------------------
                                             20.568708   data required time
                                             -3.025303   data arrival time
---------------------------------------------------------------------------------------------
                                             17.543406   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003074    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000176    0.000088    1.000088 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079459 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.165375    0.000628    2.080087 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.912759    0.815285    2.895372 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.933505    0.109893    3.005264 ^ i_sram.sram7/AD[3] (CF_SRAM_1024x32)
                                              3.005264   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078   20.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015   21.192122 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131415   21.323536 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.073536   clock uncertainty
                                  0.000000   21.073536   clock reconvergence pessimism
                                 -0.524764   20.548773   library setup time
                                             20.548773   data required time
---------------------------------------------------------------------------------------------
                                             20.548773   data required time
                                             -3.005264   data arrival time
---------------------------------------------------------------------------------------------
                                             17.543509   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003116    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008338    0.166643    1.080486    2.080578 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.166643    0.000633    2.081211 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.949682    0.834635    2.915846 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.958979    0.077154    2.992999 ^ i_sram.sram1/AD[0] (CF_SRAM_1024x32)
                                              2.992999   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.527314   20.536974   library setup time
                                             20.536974   data required time
---------------------------------------------------------------------------------------------
                                             20.536974   data required time
                                             -2.992999   data arrival time
---------------------------------------------------------------------------------------------
                                             17.543974   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002532    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000135    0.000068    1.000068 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.164558    1.078632    2.078700 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.164558    0.000625    2.079325 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.970806    0.684917    2.764242 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      1.055154    0.216377    2.980618 ^ i_sram.sram1/AD[4] (CF_SRAM_1024x32)
                                              2.980618   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.528743   20.535543   library setup time
                                             20.535543   data required time
---------------------------------------------------------------------------------------------
                                             20.535543   data required time
                                             -2.980618   data arrival time
---------------------------------------------------------------------------------------------
                                             17.554926   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002382    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000123    0.000062    1.000062 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002358    0.087172    1.001586    2.001647 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.087172    0.000109    2.001756 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045732    0.229206    0.371541    2.373298 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.229277    0.003837    2.377134 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.690271    0.731801    0.504229    2.881363 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.743636    0.078364    2.959727 v i_sram.sram0/R_WB (CF_SRAM_1024x32)
                                              2.959727   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.563921   20.516741   library setup time
                                             20.516741   data required time
---------------------------------------------------------------------------------------------
                                             20.516741   data required time
                                             -2.959727   data arrival time
---------------------------------------------------------------------------------------------
                                             17.557014   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002532    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000135    0.000068    1.000068 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.164558    1.078632    2.078700 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.164558    0.000625    2.079325 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.970806    0.684917    2.764242 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      1.064575    0.227915    2.992157 ^ i_sram.sram0/AD[4] (CF_SRAM_1024x32)
                                              2.992157   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.529087   20.551575   library setup time
                                             20.551575   data required time
---------------------------------------------------------------------------------------------
                                             20.551575   data required time
                                             -2.992157   data arrival time
---------------------------------------------------------------------------------------------
                                             17.559420   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003074    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000176    0.000088    1.000088 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079459 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.165375    0.000628    2.080087 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.912759    0.815285    2.895372 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.929730    0.099952    2.995324 ^ i_sram.sram5/AD[3] (CF_SRAM_1024x32)
                                              2.995324   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164007   21.336338 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.086338   clock uncertainty
                                  0.000000   21.086338   clock reconvergence pessimism
                                 -0.526768   20.559570   library setup time
                                             20.559570   data required time
---------------------------------------------------------------------------------------------
                                             20.559570   data required time
                                             -2.995324   data arrival time
---------------------------------------------------------------------------------------------
                                             17.564247   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003116    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008338    0.166643    1.080486    2.080578 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.166643    0.000633    2.081211 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.949682    0.834635    2.915846 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.956743    0.067857    2.983703 ^ i_sram.sram0/AD[0] (CF_SRAM_1024x32)
                                              2.983703   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.527580   20.553082   library setup time
                                             20.553082   data required time
---------------------------------------------------------------------------------------------
                                             20.553082   data required time
                                             -2.983703   data arrival time
---------------------------------------------------------------------------------------------
                                             17.569380   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003074    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000176    0.000088    1.000088 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079459 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.165375    0.000628    2.080087 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.912759    0.815285    2.895372 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.930891    0.103116    2.998487 ^ i_sram.sram4/AD[3] (CF_SRAM_1024x32)
                                              2.998487   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174779   21.347109 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.097111   clock uncertainty
                                  0.000000   21.097111   clock reconvergence pessimism
                                 -0.527065   20.570045   library setup time
                                             20.570045   data required time
---------------------------------------------------------------------------------------------
                                             20.570045   data required time
                                             -2.998487   data arrival time
---------------------------------------------------------------------------------------------
                                             17.571558   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003074    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000176    0.000088    1.000088 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079459 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.165375    0.000628    2.080087 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.912759    0.815285    2.895372 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.919548    0.065096    2.960468 ^ i_sram.sram1/AD[3] (CF_SRAM_1024x32)
                                              2.960468   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141956   21.314285 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.064287   clock uncertainty
                                  0.000000   21.064287   clock reconvergence pessimism
                                 -0.525942   20.538345   library setup time
                                             20.538345   data required time
---------------------------------------------------------------------------------------------
                                             20.538345   data required time
                                             -2.960468   data arrival time
---------------------------------------------------------------------------------------------
                                             17.577877   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003074    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000176    0.000088    1.000088 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.165375    1.079370    2.079459 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.165375    0.000628    2.080087 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.912759    0.815285    2.895372 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.920065    0.067370    2.962742 ^ i_sram.sram0/AD[3] (CF_SRAM_1024x32)
                                              2.962742   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158330   21.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.080662   clock uncertainty
                                  0.000000   21.080662   clock reconvergence pessimism
                                 -0.526303   20.554359   library setup time
                                             20.554359   data required time
---------------------------------------------------------------------------------------------
                                             20.554359   data required time
                                             -2.962742   data arrival time
---------------------------------------------------------------------------------------------
                                             17.591618   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002527    0.000000    0.000000    1.000000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000134    0.000067    1.000067 v input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.084735    0.304514    0.402682    1.402749 v input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.307878    0.026014    1.428764 v _378_/B (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.246379    0.698988    2.127752 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.246827    0.009260    2.137012 v _674_/D (sky130_fd_sc_hd__dfrtp_1)
                                              2.137012   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.059158    0.151513   21.323843 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   21.073843   clock uncertainty
                                  0.000000   21.073843   clock reconvergence pessimism
                                 -0.085362   20.988482   library setup time
                                             20.988482   data required time
---------------------------------------------------------------------------------------------
                                             20.988482   data required time
                                             -2.137012   data arrival time
---------------------------------------------------------------------------------------------
                                             18.851469   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _674_ (recovery check against rising-edge clock wb_clk_i)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002014    0.000000    0.000000    1.000000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000102    0.000051    1.000051 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002063    0.099327    1.083017    2.083067 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.099327    0.000095    2.083162 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.010523    0.130503    0.239230    2.322392 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.130507    0.000894    2.323286 v _377_/A (sky130_fd_sc_hd__inv_2)
     1    0.017974    0.140817    0.171154    2.494440 ^ _377_/Y (sky130_fd_sc_hd__inv_2)
                                                         _000_ (net)
                      0.140851    0.001812    2.496252 ^ _674_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              2.496252   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973   20.311028 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018696   20.329723 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842606   21.172331 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.059158    0.151513   21.323843 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   21.073843   clock uncertainty
                                  0.000000   21.073843   clock reconvergence pessimism
                                  0.767435   21.841278   library recovery time
                                             21.841278   data required time
---------------------------------------------------------------------------------------------
                                             21.841278   data required time
                                             -2.496252   data arrival time
---------------------------------------------------------------------------------------------
                                             19.345026   slack (MET)



