{
  "name": "core::core_arch::arm_shared::neon::generated::vextq_p16",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/arm_shared/neon/generated.rs:11853:1: 11853:75",
  "mir": "fn core::core_arch::arm_shared::neon::generated::vextq_p16(_1: core_arch::arm_shared::neon::poly16x8_t, _2: core_arch::arm_shared::neon::poly16x8_t) -> core_arch::arm_shared::neon::poly16x8_t {\n    let mut _0: core_arch::arm_shared::neon::poly16x8_t;\n    let mut _3: i32;\n    let mut _4: !;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        StorageLive(_3);\n        _3 = BitAnd(N, 7_i32);\n        switchInt(_3) -> [0: bb9, 1: bb8, 2: bb7, 3: bb6, 4: bb5, 5: bb4, 6: bb3, 7: bb2, otherwise: bb1];\n    }\n    bb1: {\n        _4 = hint::unreachable_unchecked() -> unwind unreachable;\n    }\n    bb2: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::poly16x8_t, core_arch::macros::SimdShuffleIdx<8>, core_arch::arm_shared::neon::poly16x8_t>(_1, _2, core_arch::arm_shared::neon::generated::vextq_p16::<N>::{constant#8}) -> [return: bb17, unwind unreachable];\n    }\n    bb3: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::poly16x8_t, core_arch::macros::SimdShuffleIdx<8>, core_arch::arm_shared::neon::poly16x8_t>(_1, _2, core_arch::arm_shared::neon::generated::vextq_p16::<N>::{constant#7}) -> [return: bb16, unwind unreachable];\n    }\n    bb4: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::poly16x8_t, core_arch::macros::SimdShuffleIdx<8>, core_arch::arm_shared::neon::poly16x8_t>(_1, _2, core_arch::arm_shared::neon::generated::vextq_p16::<N>::{constant#6}) -> [return: bb15, unwind unreachable];\n    }\n    bb5: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::poly16x8_t, core_arch::macros::SimdShuffleIdx<8>, core_arch::arm_shared::neon::poly16x8_t>(_1, _2, core_arch::arm_shared::neon::generated::vextq_p16::<N>::{constant#5}) -> [return: bb14, unwind unreachable];\n    }\n    bb6: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::poly16x8_t, core_arch::macros::SimdShuffleIdx<8>, core_arch::arm_shared::neon::poly16x8_t>(_1, _2, core_arch::arm_shared::neon::generated::vextq_p16::<N>::{constant#4}) -> [return: bb13, unwind unreachable];\n    }\n    bb7: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::poly16x8_t, core_arch::macros::SimdShuffleIdx<8>, core_arch::arm_shared::neon::poly16x8_t>(_1, _2, core_arch::arm_shared::neon::generated::vextq_p16::<N>::{constant#3}) -> [return: bb12, unwind unreachable];\n    }\n    bb8: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::poly16x8_t, core_arch::macros::SimdShuffleIdx<8>, core_arch::arm_shared::neon::poly16x8_t>(_1, _2, core_arch::arm_shared::neon::generated::vextq_p16::<N>::{constant#2}) -> [return: bb11, unwind unreachable];\n    }\n    bb9: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::poly16x8_t, core_arch::macros::SimdShuffleIdx<8>, core_arch::arm_shared::neon::poly16x8_t>(_1, _2, core_arch::arm_shared::neon::generated::vextq_p16::<N>::{constant#1}) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        goto -> bb18;\n    }\n    bb11: {\n        goto -> bb18;\n    }\n    bb12: {\n        goto -> bb18;\n    }\n    bb13: {\n        goto -> bb18;\n    }\n    bb14: {\n        goto -> bb18;\n    }\n    bb15: {\n        goto -> bb18;\n    }\n    bb16: {\n        goto -> bb18;\n    }\n    bb17: {\n        goto -> bb18;\n    }\n    bb18: {\n        StorageDead(_3);\n        return;\n    }\n}\n"
}