
PushBtnsTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036a0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08003830  08003830  00004830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038b0  080038b0  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080038b0  080038b0  000048b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080038b8  080038b8  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038b8  080038b8  000048b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080038bc  080038bc  000048bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080038c0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f8  20000068  08003928  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000260  08003928  00005260  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008b3f  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000157a  00000000  00000000  0000dbd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006e0  00000000  00000000  0000f158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000539  00000000  00000000  0000f838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b609  00000000  00000000  0000fd71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000907b  00000000  00000000  0002b37a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009dc51  00000000  00000000  000343f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d2046  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002228  00000000  00000000  000d208c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000d42b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003818 	.word	0x08003818

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08003818 	.word	0x08003818

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000270:	b480      	push	{r7}
 8000272:	b083      	sub	sp, #12
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000278:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800027c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000280:	f003 0301 	and.w	r3, r3, #1
 8000284:	2b00      	cmp	r3, #0
 8000286:	d013      	beq.n	80002b0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000288:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800028c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000290:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000294:	2b00      	cmp	r3, #0
 8000296:	d00b      	beq.n	80002b0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000298:	e000      	b.n	800029c <ITM_SendChar+0x2c>
    {
      __NOP();
 800029a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800029c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d0f9      	beq.n	800029a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80002a6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80002aa:	687a      	ldr	r2, [r7, #4]
 80002ac:	b2d2      	uxtb	r2, r2
 80002ae:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80002b0:	687b      	ldr	r3, [r7, #4]
}
 80002b2:	4618      	mov	r0, r3
 80002b4:	370c      	adds	r7, #12
 80002b6:	46bd      	mov	sp, r7
 80002b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002bc:	4770      	bx	lr

080002be <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80002be:	b580      	push	{r7, lr}
 80002c0:	b086      	sub	sp, #24
 80002c2:	af00      	add	r7, sp, #0
 80002c4:	60f8      	str	r0, [r7, #12]
 80002c6:	60b9      	str	r1, [r7, #8]
 80002c8:	607a      	str	r2, [r7, #4]
    for(int DataIdx = 0; DataIdx < len; DataIdx++)
 80002ca:	2300      	movs	r3, #0
 80002cc:	617b      	str	r3, [r7, #20]
 80002ce:	e009      	b.n	80002e4 <_write+0x26>
    {
        ITM_SendChar(*ptr++);
 80002d0:	68bb      	ldr	r3, [r7, #8]
 80002d2:	1c5a      	adds	r2, r3, #1
 80002d4:	60ba      	str	r2, [r7, #8]
 80002d6:	781b      	ldrb	r3, [r3, #0]
 80002d8:	4618      	mov	r0, r3
 80002da:	f7ff ffc9 	bl	8000270 <ITM_SendChar>
    for(int DataIdx = 0; DataIdx < len; DataIdx++)
 80002de:	697b      	ldr	r3, [r7, #20]
 80002e0:	3301      	adds	r3, #1
 80002e2:	617b      	str	r3, [r7, #20]
 80002e4:	697a      	ldr	r2, [r7, #20]
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	429a      	cmp	r2, r3
 80002ea:	dbf1      	blt.n	80002d0 <_write+0x12>
    }
    return len;
 80002ec:	687b      	ldr	r3, [r7, #4]
}
 80002ee:	4618      	mov	r0, r3
 80002f0:	3718      	adds	r7, #24
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bd80      	pop	{r7, pc}
	...

080002f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b084      	sub	sp, #16
 80002fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002fe:	f000 fa8b 	bl	8000818 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000302:	f000 f845 	bl	8000390 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000306:	f000 f8b5 	bl	8000474 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800030a:	f000 f883 	bl	8000414 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  int speed = 0;
 800030e:	2300      	movs	r3, #0
 8000310:	60fb      	str	r3, [r7, #12]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
      // Read buttons
      int accel_pressed = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == GPIO_PIN_SET;
 8000312:	2110      	movs	r1, #16
 8000314:	481c      	ldr	r0, [pc, #112]	@ (8000388 <main+0x90>)
 8000316:	f000 fd61 	bl	8000ddc <HAL_GPIO_ReadPin>
 800031a:	4603      	mov	r3, r0
 800031c:	2b01      	cmp	r3, #1
 800031e:	bf0c      	ite	eq
 8000320:	2301      	moveq	r3, #1
 8000322:	2300      	movne	r3, #0
 8000324:	b2db      	uxtb	r3, r3
 8000326:	60bb      	str	r3, [r7, #8]
      int brake_pressed = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == GPIO_PIN_SET;
 8000328:	2120      	movs	r1, #32
 800032a:	4817      	ldr	r0, [pc, #92]	@ (8000388 <main+0x90>)
 800032c:	f000 fd56 	bl	8000ddc <HAL_GPIO_ReadPin>
 8000330:	4603      	mov	r3, r0
 8000332:	2b01      	cmp	r3, #1
 8000334:	bf0c      	ite	eq
 8000336:	2301      	moveq	r3, #1
 8000338:	2300      	movne	r3, #0
 800033a:	b2db      	uxtb	r3, r3
 800033c:	607b      	str	r3, [r7, #4]

      // Update speed based on buttons
      if(accel_pressed && speed < 200) {
 800033e:	68bb      	ldr	r3, [r7, #8]
 8000340:	2b00      	cmp	r3, #0
 8000342:	d006      	beq.n	8000352 <main+0x5a>
 8000344:	68fb      	ldr	r3, [r7, #12]
 8000346:	2bc7      	cmp	r3, #199	@ 0xc7
 8000348:	dc03      	bgt.n	8000352 <main+0x5a>
          speed += 5;
 800034a:	68fb      	ldr	r3, [r7, #12]
 800034c:	3305      	adds	r3, #5
 800034e:	60fb      	str	r3, [r7, #12]
 8000350:	e012      	b.n	8000378 <main+0x80>
      }
      else if(brake_pressed && speed > 0) {
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	2b00      	cmp	r3, #0
 8000356:	d009      	beq.n	800036c <main+0x74>
 8000358:	68fb      	ldr	r3, [r7, #12]
 800035a:	2b00      	cmp	r3, #0
 800035c:	dd06      	ble.n	800036c <main+0x74>
          speed = (speed < 10) ? 0 : speed - 10;
 800035e:	68fb      	ldr	r3, [r7, #12]
 8000360:	2b0a      	cmp	r3, #10
 8000362:	bfb8      	it	lt
 8000364:	230a      	movlt	r3, #10
 8000366:	3b0a      	subs	r3, #10
 8000368:	60fb      	str	r3, [r7, #12]
 800036a:	e005      	b.n	8000378 <main+0x80>
      }
      else if(speed > 0) {
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	2b00      	cmp	r3, #0
 8000370:	dd02      	ble.n	8000378 <main+0x80>
          speed -= 1;  // Natural deceleration
 8000372:	68fb      	ldr	r3, [r7, #12]
 8000374:	3b01      	subs	r3, #1
 8000376:	60fb      	str	r3, [r7, #12]
      }

      printf("Current Speed: %d \n", speed);
 8000378:	68f9      	ldr	r1, [r7, #12]
 800037a:	4804      	ldr	r0, [pc, #16]	@ (800038c <main+0x94>)
 800037c:	f002 fbe0 	bl	8002b40 <iprintf>
      HAL_Delay(50);  // Consistent 50ms cycle time
 8000380:	2032      	movs	r0, #50	@ 0x32
 8000382:	f000 faaf 	bl	80008e4 <HAL_Delay>
  {
 8000386:	e7c4      	b.n	8000312 <main+0x1a>
 8000388:	48000400 	.word	0x48000400
 800038c:	08003830 	.word	0x08003830

08000390 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b090      	sub	sp, #64	@ 0x40
 8000394:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000396:	f107 0318 	add.w	r3, r7, #24
 800039a:	2228      	movs	r2, #40	@ 0x28
 800039c:	2100      	movs	r1, #0
 800039e:	4618      	mov	r0, r3
 80003a0:	f002 fc23 	bl	8002bea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003a4:	1d3b      	adds	r3, r7, #4
 80003a6:	2200      	movs	r2, #0
 80003a8:	601a      	str	r2, [r3, #0]
 80003aa:	605a      	str	r2, [r3, #4]
 80003ac:	609a      	str	r2, [r3, #8]
 80003ae:	60da      	str	r2, [r3, #12]
 80003b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003b2:	2302      	movs	r3, #2
 80003b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003b6:	2301      	movs	r3, #1
 80003b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003ba:	2310      	movs	r3, #16
 80003bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003be:	2302      	movs	r3, #2
 80003c0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80003c2:	2300      	movs	r3, #0
 80003c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80003c6:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80003ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003cc:	f107 0318 	add.w	r3, r7, #24
 80003d0:	4618      	mov	r0, r3
 80003d2:	f000 fd33 	bl	8000e3c <HAL_RCC_OscConfig>
 80003d6:	4603      	mov	r3, r0
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d001      	beq.n	80003e0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80003dc:	f000 f8be 	bl	800055c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003e0:	230f      	movs	r3, #15
 80003e2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003e4:	2302      	movs	r3, #2
 80003e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003e8:	2300      	movs	r3, #0
 80003ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80003f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003f2:	2300      	movs	r3, #0
 80003f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003f6:	1d3b      	adds	r3, r7, #4
 80003f8:	2102      	movs	r1, #2
 80003fa:	4618      	mov	r0, r3
 80003fc:	f001 fd2c 	bl	8001e58 <HAL_RCC_ClockConfig>
 8000400:	4603      	mov	r3, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d001      	beq.n	800040a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000406:	f000 f8a9 	bl	800055c <Error_Handler>
  }
}
 800040a:	bf00      	nop
 800040c:	3740      	adds	r7, #64	@ 0x40
 800040e:	46bd      	mov	sp, r7
 8000410:	bd80      	pop	{r7, pc}
	...

08000414 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000418:	4b14      	ldr	r3, [pc, #80]	@ (800046c <MX_USART2_UART_Init+0x58>)
 800041a:	4a15      	ldr	r2, [pc, #84]	@ (8000470 <MX_USART2_UART_Init+0x5c>)
 800041c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800041e:	4b13      	ldr	r3, [pc, #76]	@ (800046c <MX_USART2_UART_Init+0x58>)
 8000420:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000424:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000426:	4b11      	ldr	r3, [pc, #68]	@ (800046c <MX_USART2_UART_Init+0x58>)
 8000428:	2200      	movs	r2, #0
 800042a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800042c:	4b0f      	ldr	r3, [pc, #60]	@ (800046c <MX_USART2_UART_Init+0x58>)
 800042e:	2200      	movs	r2, #0
 8000430:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000432:	4b0e      	ldr	r3, [pc, #56]	@ (800046c <MX_USART2_UART_Init+0x58>)
 8000434:	2200      	movs	r2, #0
 8000436:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000438:	4b0c      	ldr	r3, [pc, #48]	@ (800046c <MX_USART2_UART_Init+0x58>)
 800043a:	220c      	movs	r2, #12
 800043c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800043e:	4b0b      	ldr	r3, [pc, #44]	@ (800046c <MX_USART2_UART_Init+0x58>)
 8000440:	2200      	movs	r2, #0
 8000442:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000444:	4b09      	ldr	r3, [pc, #36]	@ (800046c <MX_USART2_UART_Init+0x58>)
 8000446:	2200      	movs	r2, #0
 8000448:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800044a:	4b08      	ldr	r3, [pc, #32]	@ (800046c <MX_USART2_UART_Init+0x58>)
 800044c:	2200      	movs	r2, #0
 800044e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000450:	4b06      	ldr	r3, [pc, #24]	@ (800046c <MX_USART2_UART_Init+0x58>)
 8000452:	2200      	movs	r2, #0
 8000454:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000456:	4805      	ldr	r0, [pc, #20]	@ (800046c <MX_USART2_UART_Init+0x58>)
 8000458:	f001 ff10 	bl	800227c <HAL_UART_Init>
 800045c:	4603      	mov	r3, r0
 800045e:	2b00      	cmp	r3, #0
 8000460:	d001      	beq.n	8000466 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000462:	f000 f87b 	bl	800055c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000466:	bf00      	nop
 8000468:	bd80      	pop	{r7, pc}
 800046a:	bf00      	nop
 800046c:	20000084 	.word	0x20000084
 8000470:	40004400 	.word	0x40004400

08000474 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b08a      	sub	sp, #40	@ 0x28
 8000478:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800047a:	f107 0314 	add.w	r3, r7, #20
 800047e:	2200      	movs	r2, #0
 8000480:	601a      	str	r2, [r3, #0]
 8000482:	605a      	str	r2, [r3, #4]
 8000484:	609a      	str	r2, [r3, #8]
 8000486:	60da      	str	r2, [r3, #12]
 8000488:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800048a:	4b31      	ldr	r3, [pc, #196]	@ (8000550 <MX_GPIO_Init+0xdc>)
 800048c:	695b      	ldr	r3, [r3, #20]
 800048e:	4a30      	ldr	r2, [pc, #192]	@ (8000550 <MX_GPIO_Init+0xdc>)
 8000490:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000494:	6153      	str	r3, [r2, #20]
 8000496:	4b2e      	ldr	r3, [pc, #184]	@ (8000550 <MX_GPIO_Init+0xdc>)
 8000498:	695b      	ldr	r3, [r3, #20]
 800049a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800049e:	613b      	str	r3, [r7, #16]
 80004a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80004a2:	4b2b      	ldr	r3, [pc, #172]	@ (8000550 <MX_GPIO_Init+0xdc>)
 80004a4:	695b      	ldr	r3, [r3, #20]
 80004a6:	4a2a      	ldr	r2, [pc, #168]	@ (8000550 <MX_GPIO_Init+0xdc>)
 80004a8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80004ac:	6153      	str	r3, [r2, #20]
 80004ae:	4b28      	ldr	r3, [pc, #160]	@ (8000550 <MX_GPIO_Init+0xdc>)
 80004b0:	695b      	ldr	r3, [r3, #20]
 80004b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80004b6:	60fb      	str	r3, [r7, #12]
 80004b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004ba:	4b25      	ldr	r3, [pc, #148]	@ (8000550 <MX_GPIO_Init+0xdc>)
 80004bc:	695b      	ldr	r3, [r3, #20]
 80004be:	4a24      	ldr	r2, [pc, #144]	@ (8000550 <MX_GPIO_Init+0xdc>)
 80004c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80004c4:	6153      	str	r3, [r2, #20]
 80004c6:	4b22      	ldr	r3, [pc, #136]	@ (8000550 <MX_GPIO_Init+0xdc>)
 80004c8:	695b      	ldr	r3, [r3, #20]
 80004ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80004ce:	60bb      	str	r3, [r7, #8]
 80004d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004d2:	4b1f      	ldr	r3, [pc, #124]	@ (8000550 <MX_GPIO_Init+0xdc>)
 80004d4:	695b      	ldr	r3, [r3, #20]
 80004d6:	4a1e      	ldr	r2, [pc, #120]	@ (8000550 <MX_GPIO_Init+0xdc>)
 80004d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80004dc:	6153      	str	r3, [r2, #20]
 80004de:	4b1c      	ldr	r3, [pc, #112]	@ (8000550 <MX_GPIO_Init+0xdc>)
 80004e0:	695b      	ldr	r3, [r3, #20]
 80004e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80004e6:	607b      	str	r3, [r7, #4]
 80004e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80004ea:	2200      	movs	r2, #0
 80004ec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004f0:	4818      	ldr	r0, [pc, #96]	@ (8000554 <MX_GPIO_Init+0xe0>)
 80004f2:	f000 fc8b 	bl	8000e0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80004f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80004fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80004fc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000500:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000502:	2300      	movs	r3, #0
 8000504:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000506:	f107 0314 	add.w	r3, r7, #20
 800050a:	4619      	mov	r1, r3
 800050c:	4812      	ldr	r0, [pc, #72]	@ (8000558 <MX_GPIO_Init+0xe4>)
 800050e:	f000 faf3 	bl	8000af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000512:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000516:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000518:	2301      	movs	r3, #1
 800051a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800051c:	2300      	movs	r3, #0
 800051e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000520:	2300      	movs	r3, #0
 8000522:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000524:	f107 0314 	add.w	r3, r7, #20
 8000528:	4619      	mov	r1, r3
 800052a:	480a      	ldr	r0, [pc, #40]	@ (8000554 <MX_GPIO_Init+0xe0>)
 800052c:	f000 fae4 	bl	8000af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000530:	2330      	movs	r3, #48	@ 0x30
 8000532:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000534:	2300      	movs	r3, #0
 8000536:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000538:	2302      	movs	r3, #2
 800053a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800053c:	f107 0314 	add.w	r3, r7, #20
 8000540:	4619      	mov	r1, r3
 8000542:	4804      	ldr	r0, [pc, #16]	@ (8000554 <MX_GPIO_Init+0xe0>)
 8000544:	f000 fad8 	bl	8000af8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000548:	bf00      	nop
 800054a:	3728      	adds	r7, #40	@ 0x28
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}
 8000550:	40021000 	.word	0x40021000
 8000554:	48000400 	.word	0x48000400
 8000558:	48000800 	.word	0x48000800

0800055c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800055c:	b480      	push	{r7}
 800055e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000560:	b672      	cpsid	i
}
 8000562:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000564:	bf00      	nop
 8000566:	e7fd      	b.n	8000564 <Error_Handler+0x8>

08000568 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800056e:	4b0f      	ldr	r3, [pc, #60]	@ (80005ac <HAL_MspInit+0x44>)
 8000570:	699b      	ldr	r3, [r3, #24]
 8000572:	4a0e      	ldr	r2, [pc, #56]	@ (80005ac <HAL_MspInit+0x44>)
 8000574:	f043 0301 	orr.w	r3, r3, #1
 8000578:	6193      	str	r3, [r2, #24]
 800057a:	4b0c      	ldr	r3, [pc, #48]	@ (80005ac <HAL_MspInit+0x44>)
 800057c:	699b      	ldr	r3, [r3, #24]
 800057e:	f003 0301 	and.w	r3, r3, #1
 8000582:	607b      	str	r3, [r7, #4]
 8000584:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000586:	4b09      	ldr	r3, [pc, #36]	@ (80005ac <HAL_MspInit+0x44>)
 8000588:	69db      	ldr	r3, [r3, #28]
 800058a:	4a08      	ldr	r2, [pc, #32]	@ (80005ac <HAL_MspInit+0x44>)
 800058c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000590:	61d3      	str	r3, [r2, #28]
 8000592:	4b06      	ldr	r3, [pc, #24]	@ (80005ac <HAL_MspInit+0x44>)
 8000594:	69db      	ldr	r3, [r3, #28]
 8000596:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800059a:	603b      	str	r3, [r7, #0]
 800059c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800059e:	2007      	movs	r0, #7
 80005a0:	f000 fa76 	bl	8000a90 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005a4:	bf00      	nop
 80005a6:	3708      	adds	r7, #8
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	40021000 	.word	0x40021000

080005b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b08a      	sub	sp, #40	@ 0x28
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b8:	f107 0314 	add.w	r3, r7, #20
 80005bc:	2200      	movs	r2, #0
 80005be:	601a      	str	r2, [r3, #0]
 80005c0:	605a      	str	r2, [r3, #4]
 80005c2:	609a      	str	r2, [r3, #8]
 80005c4:	60da      	str	r2, [r3, #12]
 80005c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4a17      	ldr	r2, [pc, #92]	@ (800062c <HAL_UART_MspInit+0x7c>)
 80005ce:	4293      	cmp	r3, r2
 80005d0:	d128      	bne.n	8000624 <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80005d2:	4b17      	ldr	r3, [pc, #92]	@ (8000630 <HAL_UART_MspInit+0x80>)
 80005d4:	69db      	ldr	r3, [r3, #28]
 80005d6:	4a16      	ldr	r2, [pc, #88]	@ (8000630 <HAL_UART_MspInit+0x80>)
 80005d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005dc:	61d3      	str	r3, [r2, #28]
 80005de:	4b14      	ldr	r3, [pc, #80]	@ (8000630 <HAL_UART_MspInit+0x80>)
 80005e0:	69db      	ldr	r3, [r3, #28]
 80005e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005e6:	613b      	str	r3, [r7, #16]
 80005e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ea:	4b11      	ldr	r3, [pc, #68]	@ (8000630 <HAL_UART_MspInit+0x80>)
 80005ec:	695b      	ldr	r3, [r3, #20]
 80005ee:	4a10      	ldr	r2, [pc, #64]	@ (8000630 <HAL_UART_MspInit+0x80>)
 80005f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005f4:	6153      	str	r3, [r2, #20]
 80005f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000630 <HAL_UART_MspInit+0x80>)
 80005f8:	695b      	ldr	r3, [r3, #20]
 80005fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005fe:	60fb      	str	r3, [r7, #12]
 8000600:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000602:	230c      	movs	r3, #12
 8000604:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000606:	2302      	movs	r3, #2
 8000608:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060a:	2300      	movs	r3, #0
 800060c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800060e:	2300      	movs	r3, #0
 8000610:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000612:	2307      	movs	r3, #7
 8000614:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000616:	f107 0314 	add.w	r3, r7, #20
 800061a:	4619      	mov	r1, r3
 800061c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000620:	f000 fa6a 	bl	8000af8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000624:	bf00      	nop
 8000626:	3728      	adds	r7, #40	@ 0x28
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	40004400 	.word	0x40004400
 8000630:	40021000 	.word	0x40021000

08000634 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000638:	bf00      	nop
 800063a:	e7fd      	b.n	8000638 <NMI_Handler+0x4>

0800063c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000640:	bf00      	nop
 8000642:	e7fd      	b.n	8000640 <HardFault_Handler+0x4>

08000644 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000648:	bf00      	nop
 800064a:	e7fd      	b.n	8000648 <MemManage_Handler+0x4>

0800064c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000650:	bf00      	nop
 8000652:	e7fd      	b.n	8000650 <BusFault_Handler+0x4>

08000654 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000658:	bf00      	nop
 800065a:	e7fd      	b.n	8000658 <UsageFault_Handler+0x4>

0800065c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000660:	bf00      	nop
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr

0800066a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800066a:	b480      	push	{r7}
 800066c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800066e:	bf00      	nop
 8000670:	46bd      	mov	sp, r7
 8000672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000676:	4770      	bx	lr

08000678 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800067c:	bf00      	nop
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr

08000686 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000686:	b580      	push	{r7, lr}
 8000688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800068a:	f000 f90b 	bl	80008a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800068e:	bf00      	nop
 8000690:	bd80      	pop	{r7, pc}

08000692 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000692:	b580      	push	{r7, lr}
 8000694:	b086      	sub	sp, #24
 8000696:	af00      	add	r7, sp, #0
 8000698:	60f8      	str	r0, [r7, #12]
 800069a:	60b9      	str	r1, [r7, #8]
 800069c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800069e:	2300      	movs	r3, #0
 80006a0:	617b      	str	r3, [r7, #20]
 80006a2:	e00a      	b.n	80006ba <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80006a4:	f3af 8000 	nop.w
 80006a8:	4601      	mov	r1, r0
 80006aa:	68bb      	ldr	r3, [r7, #8]
 80006ac:	1c5a      	adds	r2, r3, #1
 80006ae:	60ba      	str	r2, [r7, #8]
 80006b0:	b2ca      	uxtb	r2, r1
 80006b2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006b4:	697b      	ldr	r3, [r7, #20]
 80006b6:	3301      	adds	r3, #1
 80006b8:	617b      	str	r3, [r7, #20]
 80006ba:	697a      	ldr	r2, [r7, #20]
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	429a      	cmp	r2, r3
 80006c0:	dbf0      	blt.n	80006a4 <_read+0x12>
  }

  return len;
 80006c2:	687b      	ldr	r3, [r7, #4]
}
 80006c4:	4618      	mov	r0, r3
 80006c6:	3718      	adds	r7, #24
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}

080006cc <_close>:
  }
  return len;
}

int _close(int file)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b083      	sub	sp, #12
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80006d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80006d8:	4618      	mov	r0, r3
 80006da:	370c      	adds	r7, #12
 80006dc:	46bd      	mov	sp, r7
 80006de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e2:	4770      	bx	lr

080006e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b083      	sub	sp, #12
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
 80006ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80006ee:	683b      	ldr	r3, [r7, #0]
 80006f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80006f4:	605a      	str	r2, [r3, #4]
  return 0;
 80006f6:	2300      	movs	r3, #0
}
 80006f8:	4618      	mov	r0, r3
 80006fa:	370c      	adds	r7, #12
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr

08000704 <_isatty>:

int _isatty(int file)
{
 8000704:	b480      	push	{r7}
 8000706:	b083      	sub	sp, #12
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800070c:	2301      	movs	r3, #1
}
 800070e:	4618      	mov	r0, r3
 8000710:	370c      	adds	r7, #12
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr

0800071a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800071a:	b480      	push	{r7}
 800071c:	b085      	sub	sp, #20
 800071e:	af00      	add	r7, sp, #0
 8000720:	60f8      	str	r0, [r7, #12]
 8000722:	60b9      	str	r1, [r7, #8]
 8000724:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000726:	2300      	movs	r3, #0
}
 8000728:	4618      	mov	r0, r3
 800072a:	3714      	adds	r7, #20
 800072c:	46bd      	mov	sp, r7
 800072e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000732:	4770      	bx	lr

08000734 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b086      	sub	sp, #24
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800073c:	4a14      	ldr	r2, [pc, #80]	@ (8000790 <_sbrk+0x5c>)
 800073e:	4b15      	ldr	r3, [pc, #84]	@ (8000794 <_sbrk+0x60>)
 8000740:	1ad3      	subs	r3, r2, r3
 8000742:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000748:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <_sbrk+0x64>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d102      	bne.n	8000756 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000750:	4b11      	ldr	r3, [pc, #68]	@ (8000798 <_sbrk+0x64>)
 8000752:	4a12      	ldr	r2, [pc, #72]	@ (800079c <_sbrk+0x68>)
 8000754:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000756:	4b10      	ldr	r3, [pc, #64]	@ (8000798 <_sbrk+0x64>)
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	4413      	add	r3, r2
 800075e:	693a      	ldr	r2, [r7, #16]
 8000760:	429a      	cmp	r2, r3
 8000762:	d207      	bcs.n	8000774 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000764:	f002 fa90 	bl	8002c88 <__errno>
 8000768:	4603      	mov	r3, r0
 800076a:	220c      	movs	r2, #12
 800076c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800076e:	f04f 33ff 	mov.w	r3, #4294967295
 8000772:	e009      	b.n	8000788 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000774:	4b08      	ldr	r3, [pc, #32]	@ (8000798 <_sbrk+0x64>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800077a:	4b07      	ldr	r3, [pc, #28]	@ (8000798 <_sbrk+0x64>)
 800077c:	681a      	ldr	r2, [r3, #0]
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	4413      	add	r3, r2
 8000782:	4a05      	ldr	r2, [pc, #20]	@ (8000798 <_sbrk+0x64>)
 8000784:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000786:	68fb      	ldr	r3, [r7, #12]
}
 8000788:	4618      	mov	r0, r3
 800078a:	3718      	adds	r7, #24
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	20004000 	.word	0x20004000
 8000794:	00000400 	.word	0x00000400
 8000798:	2000010c 	.word	0x2000010c
 800079c:	20000260 	.word	0x20000260

080007a0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <SystemInit+0x20>)
 80007a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007aa:	4a05      	ldr	r2, [pc, #20]	@ (80007c0 <SystemInit+0x20>)
 80007ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	e000ed00 	.word	0xe000ed00

080007c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80007c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80007fc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80007c8:	f7ff ffea 	bl	80007a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007cc:	480c      	ldr	r0, [pc, #48]	@ (8000800 <LoopForever+0x6>)
  ldr r1, =_edata
 80007ce:	490d      	ldr	r1, [pc, #52]	@ (8000804 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007d0:	4a0d      	ldr	r2, [pc, #52]	@ (8000808 <LoopForever+0xe>)
  movs r3, #0
 80007d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007d4:	e002      	b.n	80007dc <LoopCopyDataInit>

080007d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007da:	3304      	adds	r3, #4

080007dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007e0:	d3f9      	bcc.n	80007d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007e2:	4a0a      	ldr	r2, [pc, #40]	@ (800080c <LoopForever+0x12>)
  ldr r4, =_ebss
 80007e4:	4c0a      	ldr	r4, [pc, #40]	@ (8000810 <LoopForever+0x16>)
  movs r3, #0
 80007e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007e8:	e001      	b.n	80007ee <LoopFillZerobss>

080007ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007ec:	3204      	adds	r2, #4

080007ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007f0:	d3fb      	bcc.n	80007ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007f2:	f002 fa4f 	bl	8002c94 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80007f6:	f7ff fd7f 	bl	80002f8 <main>

080007fa <LoopForever>:

LoopForever:
    b LoopForever
 80007fa:	e7fe      	b.n	80007fa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80007fc:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000800:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000804:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000808:	080038c0 	.word	0x080038c0
  ldr r2, =_sbss
 800080c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000810:	20000260 	.word	0x20000260

08000814 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000814:	e7fe      	b.n	8000814 <ADC1_IRQHandler>
	...

08000818 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800081c:	4b08      	ldr	r3, [pc, #32]	@ (8000840 <HAL_Init+0x28>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	4a07      	ldr	r2, [pc, #28]	@ (8000840 <HAL_Init+0x28>)
 8000822:	f043 0310 	orr.w	r3, r3, #16
 8000826:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000828:	2003      	movs	r0, #3
 800082a:	f000 f931 	bl	8000a90 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800082e:	2000      	movs	r0, #0
 8000830:	f000 f808 	bl	8000844 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000834:	f7ff fe98 	bl	8000568 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000838:	2300      	movs	r3, #0
}
 800083a:	4618      	mov	r0, r3
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	40022000 	.word	0x40022000

08000844 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800084c:	4b12      	ldr	r3, [pc, #72]	@ (8000898 <HAL_InitTick+0x54>)
 800084e:	681a      	ldr	r2, [r3, #0]
 8000850:	4b12      	ldr	r3, [pc, #72]	@ (800089c <HAL_InitTick+0x58>)
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	4619      	mov	r1, r3
 8000856:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800085a:	fbb3 f3f1 	udiv	r3, r3, r1
 800085e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000862:	4618      	mov	r0, r3
 8000864:	f000 f93b 	bl	8000ade <HAL_SYSTICK_Config>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800086e:	2301      	movs	r3, #1
 8000870:	e00e      	b.n	8000890 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	2b0f      	cmp	r3, #15
 8000876:	d80a      	bhi.n	800088e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000878:	2200      	movs	r2, #0
 800087a:	6879      	ldr	r1, [r7, #4]
 800087c:	f04f 30ff 	mov.w	r0, #4294967295
 8000880:	f000 f911 	bl	8000aa6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000884:	4a06      	ldr	r2, [pc, #24]	@ (80008a0 <HAL_InitTick+0x5c>)
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800088a:	2300      	movs	r3, #0
 800088c:	e000      	b.n	8000890 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800088e:	2301      	movs	r3, #1
}
 8000890:	4618      	mov	r0, r3
 8000892:	3708      	adds	r7, #8
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	20000000 	.word	0x20000000
 800089c:	20000008 	.word	0x20000008
 80008a0:	20000004 	.word	0x20000004

080008a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008a8:	4b06      	ldr	r3, [pc, #24]	@ (80008c4 <HAL_IncTick+0x20>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	461a      	mov	r2, r3
 80008ae:	4b06      	ldr	r3, [pc, #24]	@ (80008c8 <HAL_IncTick+0x24>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	4413      	add	r3, r2
 80008b4:	4a04      	ldr	r2, [pc, #16]	@ (80008c8 <HAL_IncTick+0x24>)
 80008b6:	6013      	str	r3, [r2, #0]
}
 80008b8:	bf00      	nop
 80008ba:	46bd      	mov	sp, r7
 80008bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	20000008 	.word	0x20000008
 80008c8:	20000110 	.word	0x20000110

080008cc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  return uwTick;  
 80008d0:	4b03      	ldr	r3, [pc, #12]	@ (80008e0 <HAL_GetTick+0x14>)
 80008d2:	681b      	ldr	r3, [r3, #0]
}
 80008d4:	4618      	mov	r0, r3
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop
 80008e0:	20000110 	.word	0x20000110

080008e4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b084      	sub	sp, #16
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008ec:	f7ff ffee 	bl	80008cc <HAL_GetTick>
 80008f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008fc:	d005      	beq.n	800090a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008fe:	4b0a      	ldr	r3, [pc, #40]	@ (8000928 <HAL_Delay+0x44>)
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	461a      	mov	r2, r3
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	4413      	add	r3, r2
 8000908:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800090a:	bf00      	nop
 800090c:	f7ff ffde 	bl	80008cc <HAL_GetTick>
 8000910:	4602      	mov	r2, r0
 8000912:	68bb      	ldr	r3, [r7, #8]
 8000914:	1ad3      	subs	r3, r2, r3
 8000916:	68fa      	ldr	r2, [r7, #12]
 8000918:	429a      	cmp	r2, r3
 800091a:	d8f7      	bhi.n	800090c <HAL_Delay+0x28>
  {
  }
}
 800091c:	bf00      	nop
 800091e:	bf00      	nop
 8000920:	3710      	adds	r7, #16
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	20000008 	.word	0x20000008

0800092c <__NVIC_SetPriorityGrouping>:
{
 800092c:	b480      	push	{r7}
 800092e:	b085      	sub	sp, #20
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	f003 0307 	and.w	r3, r3, #7
 800093a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800093c:	4b0c      	ldr	r3, [pc, #48]	@ (8000970 <__NVIC_SetPriorityGrouping+0x44>)
 800093e:	68db      	ldr	r3, [r3, #12]
 8000940:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000942:	68ba      	ldr	r2, [r7, #8]
 8000944:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000948:	4013      	ands	r3, r2
 800094a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000950:	68bb      	ldr	r3, [r7, #8]
 8000952:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000954:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000958:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800095c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800095e:	4a04      	ldr	r2, [pc, #16]	@ (8000970 <__NVIC_SetPriorityGrouping+0x44>)
 8000960:	68bb      	ldr	r3, [r7, #8]
 8000962:	60d3      	str	r3, [r2, #12]
}
 8000964:	bf00      	nop
 8000966:	3714      	adds	r7, #20
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr
 8000970:	e000ed00 	.word	0xe000ed00

08000974 <__NVIC_GetPriorityGrouping>:
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000978:	4b04      	ldr	r3, [pc, #16]	@ (800098c <__NVIC_GetPriorityGrouping+0x18>)
 800097a:	68db      	ldr	r3, [r3, #12]
 800097c:	0a1b      	lsrs	r3, r3, #8
 800097e:	f003 0307 	and.w	r3, r3, #7
}
 8000982:	4618      	mov	r0, r3
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr
 800098c:	e000ed00 	.word	0xe000ed00

08000990 <__NVIC_SetPriority>:
{
 8000990:	b480      	push	{r7}
 8000992:	b083      	sub	sp, #12
 8000994:	af00      	add	r7, sp, #0
 8000996:	4603      	mov	r3, r0
 8000998:	6039      	str	r1, [r7, #0]
 800099a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800099c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	db0a      	blt.n	80009ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009a4:	683b      	ldr	r3, [r7, #0]
 80009a6:	b2da      	uxtb	r2, r3
 80009a8:	490c      	ldr	r1, [pc, #48]	@ (80009dc <__NVIC_SetPriority+0x4c>)
 80009aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ae:	0112      	lsls	r2, r2, #4
 80009b0:	b2d2      	uxtb	r2, r2
 80009b2:	440b      	add	r3, r1
 80009b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80009b8:	e00a      	b.n	80009d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	b2da      	uxtb	r2, r3
 80009be:	4908      	ldr	r1, [pc, #32]	@ (80009e0 <__NVIC_SetPriority+0x50>)
 80009c0:	79fb      	ldrb	r3, [r7, #7]
 80009c2:	f003 030f 	and.w	r3, r3, #15
 80009c6:	3b04      	subs	r3, #4
 80009c8:	0112      	lsls	r2, r2, #4
 80009ca:	b2d2      	uxtb	r2, r2
 80009cc:	440b      	add	r3, r1
 80009ce:	761a      	strb	r2, [r3, #24]
}
 80009d0:	bf00      	nop
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr
 80009dc:	e000e100 	.word	0xe000e100
 80009e0:	e000ed00 	.word	0xe000ed00

080009e4 <NVIC_EncodePriority>:
{
 80009e4:	b480      	push	{r7}
 80009e6:	b089      	sub	sp, #36	@ 0x24
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	60f8      	str	r0, [r7, #12]
 80009ec:	60b9      	str	r1, [r7, #8]
 80009ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	f003 0307 	and.w	r3, r3, #7
 80009f6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009f8:	69fb      	ldr	r3, [r7, #28]
 80009fa:	f1c3 0307 	rsb	r3, r3, #7
 80009fe:	2b04      	cmp	r3, #4
 8000a00:	bf28      	it	cs
 8000a02:	2304      	movcs	r3, #4
 8000a04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a06:	69fb      	ldr	r3, [r7, #28]
 8000a08:	3304      	adds	r3, #4
 8000a0a:	2b06      	cmp	r3, #6
 8000a0c:	d902      	bls.n	8000a14 <NVIC_EncodePriority+0x30>
 8000a0e:	69fb      	ldr	r3, [r7, #28]
 8000a10:	3b03      	subs	r3, #3
 8000a12:	e000      	b.n	8000a16 <NVIC_EncodePriority+0x32>
 8000a14:	2300      	movs	r3, #0
 8000a16:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a18:	f04f 32ff 	mov.w	r2, #4294967295
 8000a1c:	69bb      	ldr	r3, [r7, #24]
 8000a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a22:	43da      	mvns	r2, r3
 8000a24:	68bb      	ldr	r3, [r7, #8]
 8000a26:	401a      	ands	r2, r3
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8000a30:	697b      	ldr	r3, [r7, #20]
 8000a32:	fa01 f303 	lsl.w	r3, r1, r3
 8000a36:	43d9      	mvns	r1, r3
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a3c:	4313      	orrs	r3, r2
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	3724      	adds	r7, #36	@ 0x24
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
	...

08000a4c <SysTick_Config>:
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	3b01      	subs	r3, #1
 8000a58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a5c:	d301      	bcc.n	8000a62 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000a5e:	2301      	movs	r3, #1
 8000a60:	e00f      	b.n	8000a82 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a62:	4a0a      	ldr	r2, [pc, #40]	@ (8000a8c <SysTick_Config+0x40>)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	3b01      	subs	r3, #1
 8000a68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a6a:	210f      	movs	r1, #15
 8000a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a70:	f7ff ff8e 	bl	8000990 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a74:	4b05      	ldr	r3, [pc, #20]	@ (8000a8c <SysTick_Config+0x40>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a7a:	4b04      	ldr	r3, [pc, #16]	@ (8000a8c <SysTick_Config+0x40>)
 8000a7c:	2207      	movs	r2, #7
 8000a7e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000a80:	2300      	movs	r3, #0
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	e000e010 	.word	0xe000e010

08000a90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a98:	6878      	ldr	r0, [r7, #4]
 8000a9a:	f7ff ff47 	bl	800092c <__NVIC_SetPriorityGrouping>
}
 8000a9e:	bf00      	nop
 8000aa0:	3708      	adds	r7, #8
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}

08000aa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000aa6:	b580      	push	{r7, lr}
 8000aa8:	b086      	sub	sp, #24
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	4603      	mov	r3, r0
 8000aae:	60b9      	str	r1, [r7, #8]
 8000ab0:	607a      	str	r2, [r7, #4]
 8000ab2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ab8:	f7ff ff5c 	bl	8000974 <__NVIC_GetPriorityGrouping>
 8000abc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000abe:	687a      	ldr	r2, [r7, #4]
 8000ac0:	68b9      	ldr	r1, [r7, #8]
 8000ac2:	6978      	ldr	r0, [r7, #20]
 8000ac4:	f7ff ff8e 	bl	80009e4 <NVIC_EncodePriority>
 8000ac8:	4602      	mov	r2, r0
 8000aca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ace:	4611      	mov	r1, r2
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f7ff ff5d 	bl	8000990 <__NVIC_SetPriority>
}
 8000ad6:	bf00      	nop
 8000ad8:	3718      	adds	r7, #24
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}

08000ade <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ade:	b580      	push	{r7, lr}
 8000ae0:	b082      	sub	sp, #8
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ae6:	6878      	ldr	r0, [r7, #4]
 8000ae8:	f7ff ffb0 	bl	8000a4c <SysTick_Config>
 8000aec:	4603      	mov	r3, r0
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	3708      	adds	r7, #8
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
	...

08000af8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b087      	sub	sp, #28
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b02:	2300      	movs	r3, #0
 8000b04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b06:	e14e      	b.n	8000da6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	681a      	ldr	r2, [r3, #0]
 8000b0c:	2101      	movs	r1, #1
 8000b0e:	697b      	ldr	r3, [r7, #20]
 8000b10:	fa01 f303 	lsl.w	r3, r1, r3
 8000b14:	4013      	ands	r3, r2
 8000b16:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	f000 8140 	beq.w	8000da0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	685b      	ldr	r3, [r3, #4]
 8000b24:	f003 0303 	and.w	r3, r3, #3
 8000b28:	2b01      	cmp	r3, #1
 8000b2a:	d005      	beq.n	8000b38 <HAL_GPIO_Init+0x40>
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	685b      	ldr	r3, [r3, #4]
 8000b30:	f003 0303 	and.w	r3, r3, #3
 8000b34:	2b02      	cmp	r3, #2
 8000b36:	d130      	bne.n	8000b9a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	689b      	ldr	r3, [r3, #8]
 8000b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000b3e:	697b      	ldr	r3, [r7, #20]
 8000b40:	005b      	lsls	r3, r3, #1
 8000b42:	2203      	movs	r2, #3
 8000b44:	fa02 f303 	lsl.w	r3, r2, r3
 8000b48:	43db      	mvns	r3, r3
 8000b4a:	693a      	ldr	r2, [r7, #16]
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	68da      	ldr	r2, [r3, #12]
 8000b54:	697b      	ldr	r3, [r7, #20]
 8000b56:	005b      	lsls	r3, r3, #1
 8000b58:	fa02 f303 	lsl.w	r3, r2, r3
 8000b5c:	693a      	ldr	r2, [r7, #16]
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	693a      	ldr	r2, [r7, #16]
 8000b66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b6e:	2201      	movs	r2, #1
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	fa02 f303 	lsl.w	r3, r2, r3
 8000b76:	43db      	mvns	r3, r3
 8000b78:	693a      	ldr	r2, [r7, #16]
 8000b7a:	4013      	ands	r3, r2
 8000b7c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	685b      	ldr	r3, [r3, #4]
 8000b82:	091b      	lsrs	r3, r3, #4
 8000b84:	f003 0201 	and.w	r2, r3, #1
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b8e:	693a      	ldr	r2, [r7, #16]
 8000b90:	4313      	orrs	r3, r2
 8000b92:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	693a      	ldr	r2, [r7, #16]
 8000b98:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	f003 0303 	and.w	r3, r3, #3
 8000ba2:	2b03      	cmp	r3, #3
 8000ba4:	d017      	beq.n	8000bd6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	68db      	ldr	r3, [r3, #12]
 8000baa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000bac:	697b      	ldr	r3, [r7, #20]
 8000bae:	005b      	lsls	r3, r3, #1
 8000bb0:	2203      	movs	r2, #3
 8000bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb6:	43db      	mvns	r3, r3
 8000bb8:	693a      	ldr	r2, [r7, #16]
 8000bba:	4013      	ands	r3, r2
 8000bbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	689a      	ldr	r2, [r3, #8]
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	005b      	lsls	r3, r3, #1
 8000bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bca:	693a      	ldr	r2, [r7, #16]
 8000bcc:	4313      	orrs	r3, r2
 8000bce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	685b      	ldr	r3, [r3, #4]
 8000bda:	f003 0303 	and.w	r3, r3, #3
 8000bde:	2b02      	cmp	r3, #2
 8000be0:	d123      	bne.n	8000c2a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	08da      	lsrs	r2, r3, #3
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	3208      	adds	r2, #8
 8000bea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	f003 0307 	and.w	r3, r3, #7
 8000bf6:	009b      	lsls	r3, r3, #2
 8000bf8:	220f      	movs	r2, #15
 8000bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfe:	43db      	mvns	r3, r3
 8000c00:	693a      	ldr	r2, [r7, #16]
 8000c02:	4013      	ands	r3, r2
 8000c04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	691a      	ldr	r2, [r3, #16]
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	f003 0307 	and.w	r3, r3, #7
 8000c10:	009b      	lsls	r3, r3, #2
 8000c12:	fa02 f303 	lsl.w	r3, r2, r3
 8000c16:	693a      	ldr	r2, [r7, #16]
 8000c18:	4313      	orrs	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	08da      	lsrs	r2, r3, #3
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	3208      	adds	r2, #8
 8000c24:	6939      	ldr	r1, [r7, #16]
 8000c26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	005b      	lsls	r3, r3, #1
 8000c34:	2203      	movs	r2, #3
 8000c36:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3a:	43db      	mvns	r3, r3
 8000c3c:	693a      	ldr	r2, [r7, #16]
 8000c3e:	4013      	ands	r3, r2
 8000c40:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	f003 0203 	and.w	r2, r3, #3
 8000c4a:	697b      	ldr	r3, [r7, #20]
 8000c4c:	005b      	lsls	r3, r3, #1
 8000c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c52:	693a      	ldr	r2, [r7, #16]
 8000c54:	4313      	orrs	r3, r2
 8000c56:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	693a      	ldr	r2, [r7, #16]
 8000c5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	f000 809a 	beq.w	8000da0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c6c:	4b55      	ldr	r3, [pc, #340]	@ (8000dc4 <HAL_GPIO_Init+0x2cc>)
 8000c6e:	699b      	ldr	r3, [r3, #24]
 8000c70:	4a54      	ldr	r2, [pc, #336]	@ (8000dc4 <HAL_GPIO_Init+0x2cc>)
 8000c72:	f043 0301 	orr.w	r3, r3, #1
 8000c76:	6193      	str	r3, [r2, #24]
 8000c78:	4b52      	ldr	r3, [pc, #328]	@ (8000dc4 <HAL_GPIO_Init+0x2cc>)
 8000c7a:	699b      	ldr	r3, [r3, #24]
 8000c7c:	f003 0301 	and.w	r3, r3, #1
 8000c80:	60bb      	str	r3, [r7, #8]
 8000c82:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000c84:	4a50      	ldr	r2, [pc, #320]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000c86:	697b      	ldr	r3, [r7, #20]
 8000c88:	089b      	lsrs	r3, r3, #2
 8000c8a:	3302      	adds	r3, #2
 8000c8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c90:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	f003 0303 	and.w	r3, r3, #3
 8000c98:	009b      	lsls	r3, r3, #2
 8000c9a:	220f      	movs	r2, #15
 8000c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca0:	43db      	mvns	r3, r3
 8000ca2:	693a      	ldr	r2, [r7, #16]
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000cae:	d013      	beq.n	8000cd8 <HAL_GPIO_Init+0x1e0>
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	4a46      	ldr	r2, [pc, #280]	@ (8000dcc <HAL_GPIO_Init+0x2d4>)
 8000cb4:	4293      	cmp	r3, r2
 8000cb6:	d00d      	beq.n	8000cd4 <HAL_GPIO_Init+0x1dc>
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	4a45      	ldr	r2, [pc, #276]	@ (8000dd0 <HAL_GPIO_Init+0x2d8>)
 8000cbc:	4293      	cmp	r3, r2
 8000cbe:	d007      	beq.n	8000cd0 <HAL_GPIO_Init+0x1d8>
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	4a44      	ldr	r2, [pc, #272]	@ (8000dd4 <HAL_GPIO_Init+0x2dc>)
 8000cc4:	4293      	cmp	r3, r2
 8000cc6:	d101      	bne.n	8000ccc <HAL_GPIO_Init+0x1d4>
 8000cc8:	2303      	movs	r3, #3
 8000cca:	e006      	b.n	8000cda <HAL_GPIO_Init+0x1e2>
 8000ccc:	2305      	movs	r3, #5
 8000cce:	e004      	b.n	8000cda <HAL_GPIO_Init+0x1e2>
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	e002      	b.n	8000cda <HAL_GPIO_Init+0x1e2>
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	e000      	b.n	8000cda <HAL_GPIO_Init+0x1e2>
 8000cd8:	2300      	movs	r3, #0
 8000cda:	697a      	ldr	r2, [r7, #20]
 8000cdc:	f002 0203 	and.w	r2, r2, #3
 8000ce0:	0092      	lsls	r2, r2, #2
 8000ce2:	4093      	lsls	r3, r2
 8000ce4:	693a      	ldr	r2, [r7, #16]
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000cea:	4937      	ldr	r1, [pc, #220]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	089b      	lsrs	r3, r3, #2
 8000cf0:	3302      	adds	r3, #2
 8000cf2:	693a      	ldr	r2, [r7, #16]
 8000cf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000cf8:	4b37      	ldr	r3, [pc, #220]	@ (8000dd8 <HAL_GPIO_Init+0x2e0>)
 8000cfa:	689b      	ldr	r3, [r3, #8]
 8000cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	43db      	mvns	r3, r3
 8000d02:	693a      	ldr	r2, [r7, #16]
 8000d04:	4013      	ands	r3, r2
 8000d06:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d003      	beq.n	8000d1c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000d14:	693a      	ldr	r2, [r7, #16]
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000d1c:	4a2e      	ldr	r2, [pc, #184]	@ (8000dd8 <HAL_GPIO_Init+0x2e0>)
 8000d1e:	693b      	ldr	r3, [r7, #16]
 8000d20:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000d22:	4b2d      	ldr	r3, [pc, #180]	@ (8000dd8 <HAL_GPIO_Init+0x2e0>)
 8000d24:	68db      	ldr	r3, [r3, #12]
 8000d26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	43db      	mvns	r3, r3
 8000d2c:	693a      	ldr	r2, [r7, #16]
 8000d2e:	4013      	ands	r3, r2
 8000d30:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d003      	beq.n	8000d46 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000d3e:	693a      	ldr	r2, [r7, #16]
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	4313      	orrs	r3, r2
 8000d44:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000d46:	4a24      	ldr	r2, [pc, #144]	@ (8000dd8 <HAL_GPIO_Init+0x2e0>)
 8000d48:	693b      	ldr	r3, [r7, #16]
 8000d4a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000d4c:	4b22      	ldr	r3, [pc, #136]	@ (8000dd8 <HAL_GPIO_Init+0x2e0>)
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	43db      	mvns	r3, r3
 8000d56:	693a      	ldr	r2, [r7, #16]
 8000d58:	4013      	ands	r3, r2
 8000d5a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d003      	beq.n	8000d70 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000d68:	693a      	ldr	r2, [r7, #16]
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000d70:	4a19      	ldr	r2, [pc, #100]	@ (8000dd8 <HAL_GPIO_Init+0x2e0>)
 8000d72:	693b      	ldr	r3, [r7, #16]
 8000d74:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d76:	4b18      	ldr	r3, [pc, #96]	@ (8000dd8 <HAL_GPIO_Init+0x2e0>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	43db      	mvns	r3, r3
 8000d80:	693a      	ldr	r2, [r7, #16]
 8000d82:	4013      	ands	r3, r2
 8000d84:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d003      	beq.n	8000d9a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000d92:	693a      	ldr	r2, [r7, #16]
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	4313      	orrs	r3, r2
 8000d98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000d9a:	4a0f      	ldr	r2, [pc, #60]	@ (8000dd8 <HAL_GPIO_Init+0x2e0>)
 8000d9c:	693b      	ldr	r3, [r7, #16]
 8000d9e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	3301      	adds	r3, #1
 8000da4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	697b      	ldr	r3, [r7, #20]
 8000dac:	fa22 f303 	lsr.w	r3, r2, r3
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	f47f aea9 	bne.w	8000b08 <HAL_GPIO_Init+0x10>
  }
}
 8000db6:	bf00      	nop
 8000db8:	bf00      	nop
 8000dba:	371c      	adds	r7, #28
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr
 8000dc4:	40021000 	.word	0x40021000
 8000dc8:	40010000 	.word	0x40010000
 8000dcc:	48000400 	.word	0x48000400
 8000dd0:	48000800 	.word	0x48000800
 8000dd4:	48000c00 	.word	0x48000c00
 8000dd8:	40010400 	.word	0x40010400

08000ddc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b085      	sub	sp, #20
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
 8000de4:	460b      	mov	r3, r1
 8000de6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	691a      	ldr	r2, [r3, #16]
 8000dec:	887b      	ldrh	r3, [r7, #2]
 8000dee:	4013      	ands	r3, r2
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d002      	beq.n	8000dfa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000df4:	2301      	movs	r3, #1
 8000df6:	73fb      	strb	r3, [r7, #15]
 8000df8:	e001      	b.n	8000dfe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	3714      	adds	r7, #20
 8000e04:	46bd      	mov	sp, r7
 8000e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0a:	4770      	bx	lr

08000e0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	460b      	mov	r3, r1
 8000e16:	807b      	strh	r3, [r7, #2]
 8000e18:	4613      	mov	r3, r2
 8000e1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000e1c:	787b      	ldrb	r3, [r7, #1]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d003      	beq.n	8000e2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e22:	887a      	ldrh	r2, [r7, #2]
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e28:	e002      	b.n	8000e30 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e2a:	887a      	ldrh	r2, [r7, #2]
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000e30:	bf00      	nop
 8000e32:	370c      	adds	r7, #12
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr

08000e3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8000e42:	af00      	add	r7, sp, #0
 8000e44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e48:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e4c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e52:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d102      	bne.n	8000e62 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	f000 bff4 	b.w	8001e4a <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e66:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f003 0301 	and.w	r3, r3, #1
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	f000 816d 	beq.w	8001152 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000e78:	4bb4      	ldr	r3, [pc, #720]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	f003 030c 	and.w	r3, r3, #12
 8000e80:	2b04      	cmp	r3, #4
 8000e82:	d00c      	beq.n	8000e9e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e84:	4bb1      	ldr	r3, [pc, #708]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f003 030c 	and.w	r3, r3, #12
 8000e8c:	2b08      	cmp	r3, #8
 8000e8e:	d157      	bne.n	8000f40 <HAL_RCC_OscConfig+0x104>
 8000e90:	4bae      	ldr	r3, [pc, #696]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e9c:	d150      	bne.n	8000f40 <HAL_RCC_OscConfig+0x104>
 8000e9e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000ea2:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ea6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000eaa:	fa93 f3a3 	rbit	r3, r3
 8000eae:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000eb2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000eb6:	fab3 f383 	clz	r3, r3
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	2b3f      	cmp	r3, #63	@ 0x3f
 8000ebe:	d802      	bhi.n	8000ec6 <HAL_RCC_OscConfig+0x8a>
 8000ec0:	4ba2      	ldr	r3, [pc, #648]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	e015      	b.n	8000ef2 <HAL_RCC_OscConfig+0xb6>
 8000ec6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000eca:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ece:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8000ed2:	fa93 f3a3 	rbit	r3, r3
 8000ed6:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000eda:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000ede:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000ee2:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8000ee6:	fa93 f3a3 	rbit	r3, r3
 8000eea:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8000eee:	4b97      	ldr	r3, [pc, #604]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8000ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ef2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000ef6:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8000efa:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000efe:	fa92 f2a2 	rbit	r2, r2
 8000f02:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8000f06:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8000f0a:	fab2 f282 	clz	r2, r2
 8000f0e:	b2d2      	uxtb	r2, r2
 8000f10:	f042 0220 	orr.w	r2, r2, #32
 8000f14:	b2d2      	uxtb	r2, r2
 8000f16:	f002 021f 	and.w	r2, r2, #31
 8000f1a:	2101      	movs	r1, #1
 8000f1c:	fa01 f202 	lsl.w	r2, r1, r2
 8000f20:	4013      	ands	r3, r2
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	f000 8114 	beq.w	8001150 <HAL_RCC_OscConfig+0x314>
 8000f28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000f2c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	f040 810b 	bne.w	8001150 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	f000 bf85 	b.w	8001e4a <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000f44:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f50:	d106      	bne.n	8000f60 <HAL_RCC_OscConfig+0x124>
 8000f52:	4b7e      	ldr	r3, [pc, #504]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	4a7d      	ldr	r2, [pc, #500]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8000f58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f5c:	6013      	str	r3, [r2, #0]
 8000f5e:	e036      	b.n	8000fce <HAL_RCC_OscConfig+0x192>
 8000f60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000f64:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d10c      	bne.n	8000f8a <HAL_RCC_OscConfig+0x14e>
 8000f70:	4b76      	ldr	r3, [pc, #472]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a75      	ldr	r2, [pc, #468]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8000f76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f7a:	6013      	str	r3, [r2, #0]
 8000f7c:	4b73      	ldr	r3, [pc, #460]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a72      	ldr	r2, [pc, #456]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8000f82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f86:	6013      	str	r3, [r2, #0]
 8000f88:	e021      	b.n	8000fce <HAL_RCC_OscConfig+0x192>
 8000f8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000f8e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000f9a:	d10c      	bne.n	8000fb6 <HAL_RCC_OscConfig+0x17a>
 8000f9c:	4b6b      	ldr	r3, [pc, #428]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a6a      	ldr	r2, [pc, #424]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8000fa2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000fa6:	6013      	str	r3, [r2, #0]
 8000fa8:	4b68      	ldr	r3, [pc, #416]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4a67      	ldr	r2, [pc, #412]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8000fae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fb2:	6013      	str	r3, [r2, #0]
 8000fb4:	e00b      	b.n	8000fce <HAL_RCC_OscConfig+0x192>
 8000fb6:	4b65      	ldr	r3, [pc, #404]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	4a64      	ldr	r2, [pc, #400]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8000fbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000fc0:	6013      	str	r3, [r2, #0]
 8000fc2:	4b62      	ldr	r3, [pc, #392]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4a61      	ldr	r2, [pc, #388]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8000fc8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000fcc:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000fce:	4b5f      	ldr	r3, [pc, #380]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8000fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fd2:	f023 020f 	bic.w	r2, r3, #15
 8000fd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000fda:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	689b      	ldr	r3, [r3, #8]
 8000fe2:	495a      	ldr	r1, [pc, #360]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fe8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000fec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d054      	beq.n	80010a2 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ff8:	f7ff fc68 	bl	80008cc <HAL_GetTick>
 8000ffc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001000:	e00a      	b.n	8001018 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001002:	f7ff fc63 	bl	80008cc <HAL_GetTick>
 8001006:	4602      	mov	r2, r0
 8001008:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	2b64      	cmp	r3, #100	@ 0x64
 8001010:	d902      	bls.n	8001018 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8001012:	2303      	movs	r3, #3
 8001014:	f000 bf19 	b.w	8001e4a <HAL_RCC_OscConfig+0x100e>
 8001018:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800101c:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001020:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001024:	fa93 f3a3 	rbit	r3, r3
 8001028:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 800102c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001030:	fab3 f383 	clz	r3, r3
 8001034:	b2db      	uxtb	r3, r3
 8001036:	2b3f      	cmp	r3, #63	@ 0x3f
 8001038:	d802      	bhi.n	8001040 <HAL_RCC_OscConfig+0x204>
 800103a:	4b44      	ldr	r3, [pc, #272]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	e015      	b.n	800106c <HAL_RCC_OscConfig+0x230>
 8001040:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001044:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001048:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 800104c:	fa93 f3a3 	rbit	r3, r3
 8001050:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001054:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001058:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800105c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001060:	fa93 f3a3 	rbit	r3, r3
 8001064:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001068:	4b38      	ldr	r3, [pc, #224]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 800106a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800106c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001070:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001074:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001078:	fa92 f2a2 	rbit	r2, r2
 800107c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001080:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001084:	fab2 f282 	clz	r2, r2
 8001088:	b2d2      	uxtb	r2, r2
 800108a:	f042 0220 	orr.w	r2, r2, #32
 800108e:	b2d2      	uxtb	r2, r2
 8001090:	f002 021f 	and.w	r2, r2, #31
 8001094:	2101      	movs	r1, #1
 8001096:	fa01 f202 	lsl.w	r2, r1, r2
 800109a:	4013      	ands	r3, r2
 800109c:	2b00      	cmp	r3, #0
 800109e:	d0b0      	beq.n	8001002 <HAL_RCC_OscConfig+0x1c6>
 80010a0:	e057      	b.n	8001152 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010a2:	f7ff fc13 	bl	80008cc <HAL_GetTick>
 80010a6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010aa:	e00a      	b.n	80010c2 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010ac:	f7ff fc0e 	bl	80008cc <HAL_GetTick>
 80010b0:	4602      	mov	r2, r0
 80010b2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80010b6:	1ad3      	subs	r3, r2, r3
 80010b8:	2b64      	cmp	r3, #100	@ 0x64
 80010ba:	d902      	bls.n	80010c2 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 80010bc:	2303      	movs	r3, #3
 80010be:	f000 bec4 	b.w	8001e4a <HAL_RCC_OscConfig+0x100e>
 80010c2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80010c6:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ca:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80010ce:	fa93 f3a3 	rbit	r3, r3
 80010d2:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80010d6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010da:	fab3 f383 	clz	r3, r3
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	2b3f      	cmp	r3, #63	@ 0x3f
 80010e2:	d802      	bhi.n	80010ea <HAL_RCC_OscConfig+0x2ae>
 80010e4:	4b19      	ldr	r3, [pc, #100]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	e015      	b.n	8001116 <HAL_RCC_OscConfig+0x2da>
 80010ea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80010ee:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010f2:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80010f6:	fa93 f3a3 	rbit	r3, r3
 80010fa:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80010fe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001102:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001106:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800110a:	fa93 f3a3 	rbit	r3, r3
 800110e:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001112:	4b0e      	ldr	r3, [pc, #56]	@ (800114c <HAL_RCC_OscConfig+0x310>)
 8001114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001116:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800111a:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 800111e:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001122:	fa92 f2a2 	rbit	r2, r2
 8001126:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 800112a:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 800112e:	fab2 f282 	clz	r2, r2
 8001132:	b2d2      	uxtb	r2, r2
 8001134:	f042 0220 	orr.w	r2, r2, #32
 8001138:	b2d2      	uxtb	r2, r2
 800113a:	f002 021f 	and.w	r2, r2, #31
 800113e:	2101      	movs	r1, #1
 8001140:	fa01 f202 	lsl.w	r2, r1, r2
 8001144:	4013      	ands	r3, r2
 8001146:	2b00      	cmp	r3, #0
 8001148:	d1b0      	bne.n	80010ac <HAL_RCC_OscConfig+0x270>
 800114a:	e002      	b.n	8001152 <HAL_RCC_OscConfig+0x316>
 800114c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001150:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001152:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001156:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f003 0302 	and.w	r3, r3, #2
 8001162:	2b00      	cmp	r3, #0
 8001164:	f000 816c 	beq.w	8001440 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001168:	4bcc      	ldr	r3, [pc, #816]	@ (800149c <HAL_RCC_OscConfig+0x660>)
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	f003 030c 	and.w	r3, r3, #12
 8001170:	2b00      	cmp	r3, #0
 8001172:	d00b      	beq.n	800118c <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001174:	4bc9      	ldr	r3, [pc, #804]	@ (800149c <HAL_RCC_OscConfig+0x660>)
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	f003 030c 	and.w	r3, r3, #12
 800117c:	2b08      	cmp	r3, #8
 800117e:	d16d      	bne.n	800125c <HAL_RCC_OscConfig+0x420>
 8001180:	4bc6      	ldr	r3, [pc, #792]	@ (800149c <HAL_RCC_OscConfig+0x660>)
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001188:	2b00      	cmp	r3, #0
 800118a:	d167      	bne.n	800125c <HAL_RCC_OscConfig+0x420>
 800118c:	2302      	movs	r3, #2
 800118e:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001192:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001196:	fa93 f3a3 	rbit	r3, r3
 800119a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 800119e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011a2:	fab3 f383 	clz	r3, r3
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	2b3f      	cmp	r3, #63	@ 0x3f
 80011aa:	d802      	bhi.n	80011b2 <HAL_RCC_OscConfig+0x376>
 80011ac:	4bbb      	ldr	r3, [pc, #748]	@ (800149c <HAL_RCC_OscConfig+0x660>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	e013      	b.n	80011da <HAL_RCC_OscConfig+0x39e>
 80011b2:	2302      	movs	r3, #2
 80011b4:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011b8:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80011bc:	fa93 f3a3 	rbit	r3, r3
 80011c0:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80011c4:	2302      	movs	r3, #2
 80011c6:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80011ca:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80011ce:	fa93 f3a3 	rbit	r3, r3
 80011d2:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80011d6:	4bb1      	ldr	r3, [pc, #708]	@ (800149c <HAL_RCC_OscConfig+0x660>)
 80011d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011da:	2202      	movs	r2, #2
 80011dc:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80011e0:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80011e4:	fa92 f2a2 	rbit	r2, r2
 80011e8:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80011ec:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80011f0:	fab2 f282 	clz	r2, r2
 80011f4:	b2d2      	uxtb	r2, r2
 80011f6:	f042 0220 	orr.w	r2, r2, #32
 80011fa:	b2d2      	uxtb	r2, r2
 80011fc:	f002 021f 	and.w	r2, r2, #31
 8001200:	2101      	movs	r1, #1
 8001202:	fa01 f202 	lsl.w	r2, r1, r2
 8001206:	4013      	ands	r3, r2
 8001208:	2b00      	cmp	r3, #0
 800120a:	d00a      	beq.n	8001222 <HAL_RCC_OscConfig+0x3e6>
 800120c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001210:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	691b      	ldr	r3, [r3, #16]
 8001218:	2b01      	cmp	r3, #1
 800121a:	d002      	beq.n	8001222 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 800121c:	2301      	movs	r3, #1
 800121e:	f000 be14 	b.w	8001e4a <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001222:	4b9e      	ldr	r3, [pc, #632]	@ (800149c <HAL_RCC_OscConfig+0x660>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800122a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800122e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	695b      	ldr	r3, [r3, #20]
 8001236:	21f8      	movs	r1, #248	@ 0xf8
 8001238:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800123c:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001240:	fa91 f1a1 	rbit	r1, r1
 8001244:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001248:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 800124c:	fab1 f181 	clz	r1, r1
 8001250:	b2c9      	uxtb	r1, r1
 8001252:	408b      	lsls	r3, r1
 8001254:	4991      	ldr	r1, [pc, #580]	@ (800149c <HAL_RCC_OscConfig+0x660>)
 8001256:	4313      	orrs	r3, r2
 8001258:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800125a:	e0f1      	b.n	8001440 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800125c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001260:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	691b      	ldr	r3, [r3, #16]
 8001268:	2b00      	cmp	r3, #0
 800126a:	f000 8083 	beq.w	8001374 <HAL_RCC_OscConfig+0x538>
 800126e:	2301      	movs	r3, #1
 8001270:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001274:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001278:	fa93 f3a3 	rbit	r3, r3
 800127c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8001280:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001284:	fab3 f383 	clz	r3, r3
 8001288:	b2db      	uxtb	r3, r3
 800128a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800128e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001292:	009b      	lsls	r3, r3, #2
 8001294:	461a      	mov	r2, r3
 8001296:	2301      	movs	r3, #1
 8001298:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800129a:	f7ff fb17 	bl	80008cc <HAL_GetTick>
 800129e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012a2:	e00a      	b.n	80012ba <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012a4:	f7ff fb12 	bl	80008cc <HAL_GetTick>
 80012a8:	4602      	mov	r2, r0
 80012aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	2b02      	cmp	r3, #2
 80012b2:	d902      	bls.n	80012ba <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 80012b4:	2303      	movs	r3, #3
 80012b6:	f000 bdc8 	b.w	8001e4a <HAL_RCC_OscConfig+0x100e>
 80012ba:	2302      	movs	r3, #2
 80012bc:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012c0:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80012c4:	fa93 f3a3 	rbit	r3, r3
 80012c8:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80012cc:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012d0:	fab3 f383 	clz	r3, r3
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	2b3f      	cmp	r3, #63	@ 0x3f
 80012d8:	d802      	bhi.n	80012e0 <HAL_RCC_OscConfig+0x4a4>
 80012da:	4b70      	ldr	r3, [pc, #448]	@ (800149c <HAL_RCC_OscConfig+0x660>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	e013      	b.n	8001308 <HAL_RCC_OscConfig+0x4cc>
 80012e0:	2302      	movs	r3, #2
 80012e2:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012e6:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80012ea:	fa93 f3a3 	rbit	r3, r3
 80012ee:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80012f2:	2302      	movs	r3, #2
 80012f4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80012f8:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80012fc:	fa93 f3a3 	rbit	r3, r3
 8001300:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001304:	4b65      	ldr	r3, [pc, #404]	@ (800149c <HAL_RCC_OscConfig+0x660>)
 8001306:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001308:	2202      	movs	r2, #2
 800130a:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 800130e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001312:	fa92 f2a2 	rbit	r2, r2
 8001316:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 800131a:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800131e:	fab2 f282 	clz	r2, r2
 8001322:	b2d2      	uxtb	r2, r2
 8001324:	f042 0220 	orr.w	r2, r2, #32
 8001328:	b2d2      	uxtb	r2, r2
 800132a:	f002 021f 	and.w	r2, r2, #31
 800132e:	2101      	movs	r1, #1
 8001330:	fa01 f202 	lsl.w	r2, r1, r2
 8001334:	4013      	ands	r3, r2
 8001336:	2b00      	cmp	r3, #0
 8001338:	d0b4      	beq.n	80012a4 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800133a:	4b58      	ldr	r3, [pc, #352]	@ (800149c <HAL_RCC_OscConfig+0x660>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001342:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001346:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	695b      	ldr	r3, [r3, #20]
 800134e:	21f8      	movs	r1, #248	@ 0xf8
 8001350:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001354:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001358:	fa91 f1a1 	rbit	r1, r1
 800135c:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001360:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8001364:	fab1 f181 	clz	r1, r1
 8001368:	b2c9      	uxtb	r1, r1
 800136a:	408b      	lsls	r3, r1
 800136c:	494b      	ldr	r1, [pc, #300]	@ (800149c <HAL_RCC_OscConfig+0x660>)
 800136e:	4313      	orrs	r3, r2
 8001370:	600b      	str	r3, [r1, #0]
 8001372:	e065      	b.n	8001440 <HAL_RCC_OscConfig+0x604>
 8001374:	2301      	movs	r3, #1
 8001376:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800137a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800137e:	fa93 f3a3 	rbit	r3, r3
 8001382:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8001386:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800138a:	fab3 f383 	clz	r3, r3
 800138e:	b2db      	uxtb	r3, r3
 8001390:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001394:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001398:	009b      	lsls	r3, r3, #2
 800139a:	461a      	mov	r2, r3
 800139c:	2300      	movs	r3, #0
 800139e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a0:	f7ff fa94 	bl	80008cc <HAL_GetTick>
 80013a4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013a8:	e00a      	b.n	80013c0 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013aa:	f7ff fa8f 	bl	80008cc <HAL_GetTick>
 80013ae:	4602      	mov	r2, r0
 80013b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d902      	bls.n	80013c0 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 80013ba:	2303      	movs	r3, #3
 80013bc:	f000 bd45 	b.w	8001e4a <HAL_RCC_OscConfig+0x100e>
 80013c0:	2302      	movs	r3, #2
 80013c2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013c6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80013ca:	fa93 f3a3 	rbit	r3, r3
 80013ce:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80013d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013d6:	fab3 f383 	clz	r3, r3
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	2b3f      	cmp	r3, #63	@ 0x3f
 80013de:	d802      	bhi.n	80013e6 <HAL_RCC_OscConfig+0x5aa>
 80013e0:	4b2e      	ldr	r3, [pc, #184]	@ (800149c <HAL_RCC_OscConfig+0x660>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	e013      	b.n	800140e <HAL_RCC_OscConfig+0x5d2>
 80013e6:	2302      	movs	r3, #2
 80013e8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ec:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80013f0:	fa93 f3a3 	rbit	r3, r3
 80013f4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80013f8:	2302      	movs	r3, #2
 80013fa:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80013fe:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001402:	fa93 f3a3 	rbit	r3, r3
 8001406:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800140a:	4b24      	ldr	r3, [pc, #144]	@ (800149c <HAL_RCC_OscConfig+0x660>)
 800140c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800140e:	2202      	movs	r2, #2
 8001410:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8001414:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001418:	fa92 f2a2 	rbit	r2, r2
 800141c:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8001420:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8001424:	fab2 f282 	clz	r2, r2
 8001428:	b2d2      	uxtb	r2, r2
 800142a:	f042 0220 	orr.w	r2, r2, #32
 800142e:	b2d2      	uxtb	r2, r2
 8001430:	f002 021f 	and.w	r2, r2, #31
 8001434:	2101      	movs	r1, #1
 8001436:	fa01 f202 	lsl.w	r2, r1, r2
 800143a:	4013      	ands	r3, r2
 800143c:	2b00      	cmp	r3, #0
 800143e:	d1b4      	bne.n	80013aa <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001440:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001444:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f003 0308 	and.w	r3, r3, #8
 8001450:	2b00      	cmp	r3, #0
 8001452:	f000 8115 	beq.w	8001680 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001456:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800145a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	699b      	ldr	r3, [r3, #24]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d07e      	beq.n	8001564 <HAL_RCC_OscConfig+0x728>
 8001466:	2301      	movs	r3, #1
 8001468:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800146c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001470:	fa93 f3a3 	rbit	r3, r3
 8001474:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8001478:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800147c:	fab3 f383 	clz	r3, r3
 8001480:	b2db      	uxtb	r3, r3
 8001482:	461a      	mov	r2, r3
 8001484:	4b06      	ldr	r3, [pc, #24]	@ (80014a0 <HAL_RCC_OscConfig+0x664>)
 8001486:	4413      	add	r3, r2
 8001488:	009b      	lsls	r3, r3, #2
 800148a:	461a      	mov	r2, r3
 800148c:	2301      	movs	r3, #1
 800148e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001490:	f7ff fa1c 	bl	80008cc <HAL_GetTick>
 8001494:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001498:	e00f      	b.n	80014ba <HAL_RCC_OscConfig+0x67e>
 800149a:	bf00      	nop
 800149c:	40021000 	.word	0x40021000
 80014a0:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014a4:	f7ff fa12 	bl	80008cc <HAL_GetTick>
 80014a8:	4602      	mov	r2, r0
 80014aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	2b02      	cmp	r3, #2
 80014b2:	d902      	bls.n	80014ba <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 80014b4:	2303      	movs	r3, #3
 80014b6:	f000 bcc8 	b.w	8001e4a <HAL_RCC_OscConfig+0x100e>
 80014ba:	2302      	movs	r3, #2
 80014bc:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014c0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80014c4:	fa93 f3a3 	rbit	r3, r3
 80014c8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80014cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014d0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80014d4:	2202      	movs	r2, #2
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014dc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	fa93 f2a3 	rbit	r2, r3
 80014e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014ea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80014f8:	2202      	movs	r2, #2
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001500:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	fa93 f2a3 	rbit	r2, r3
 800150a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800150e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001512:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001514:	4bb0      	ldr	r3, [pc, #704]	@ (80017d8 <HAL_RCC_OscConfig+0x99c>)
 8001516:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001518:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800151c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001520:	2102      	movs	r1, #2
 8001522:	6019      	str	r1, [r3, #0]
 8001524:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001528:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	fa93 f1a3 	rbit	r1, r3
 8001532:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001536:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800153a:	6019      	str	r1, [r3, #0]
  return result;
 800153c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001540:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	fab3 f383 	clz	r3, r3
 800154a:	b2db      	uxtb	r3, r3
 800154c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001550:	b2db      	uxtb	r3, r3
 8001552:	f003 031f 	and.w	r3, r3, #31
 8001556:	2101      	movs	r1, #1
 8001558:	fa01 f303 	lsl.w	r3, r1, r3
 800155c:	4013      	ands	r3, r2
 800155e:	2b00      	cmp	r3, #0
 8001560:	d0a0      	beq.n	80014a4 <HAL_RCC_OscConfig+0x668>
 8001562:	e08d      	b.n	8001680 <HAL_RCC_OscConfig+0x844>
 8001564:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001568:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800156c:	2201      	movs	r2, #1
 800156e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001570:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001574:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	fa93 f2a3 	rbit	r2, r3
 800157e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001582:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001586:	601a      	str	r2, [r3, #0]
  return result;
 8001588:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800158c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001590:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001592:	fab3 f383 	clz	r3, r3
 8001596:	b2db      	uxtb	r3, r3
 8001598:	461a      	mov	r2, r3
 800159a:	4b90      	ldr	r3, [pc, #576]	@ (80017dc <HAL_RCC_OscConfig+0x9a0>)
 800159c:	4413      	add	r3, r2
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	461a      	mov	r2, r3
 80015a2:	2300      	movs	r3, #0
 80015a4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015a6:	f7ff f991 	bl	80008cc <HAL_GetTick>
 80015aa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015ae:	e00a      	b.n	80015c6 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015b0:	f7ff f98c 	bl	80008cc <HAL_GetTick>
 80015b4:	4602      	mov	r2, r0
 80015b6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80015ba:	1ad3      	subs	r3, r2, r3
 80015bc:	2b02      	cmp	r3, #2
 80015be:	d902      	bls.n	80015c6 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 80015c0:	2303      	movs	r3, #3
 80015c2:	f000 bc42 	b.w	8001e4a <HAL_RCC_OscConfig+0x100e>
 80015c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015ca:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80015ce:	2202      	movs	r2, #2
 80015d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015d6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	fa93 f2a3 	rbit	r2, r3
 80015e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015e4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80015e8:	601a      	str	r2, [r3, #0]
 80015ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015ee:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80015f2:	2202      	movs	r2, #2
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015fa:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	fa93 f2a3 	rbit	r2, r3
 8001604:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001608:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001612:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001616:	2202      	movs	r2, #2
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800161e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	fa93 f2a3 	rbit	r2, r3
 8001628:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800162c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001630:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001632:	4b69      	ldr	r3, [pc, #420]	@ (80017d8 <HAL_RCC_OscConfig+0x99c>)
 8001634:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001636:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800163a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800163e:	2102      	movs	r1, #2
 8001640:	6019      	str	r1, [r3, #0]
 8001642:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001646:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	fa93 f1a3 	rbit	r1, r3
 8001650:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001654:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001658:	6019      	str	r1, [r3, #0]
  return result;
 800165a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800165e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	fab3 f383 	clz	r3, r3
 8001668:	b2db      	uxtb	r3, r3
 800166a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800166e:	b2db      	uxtb	r3, r3
 8001670:	f003 031f 	and.w	r3, r3, #31
 8001674:	2101      	movs	r1, #1
 8001676:	fa01 f303 	lsl.w	r3, r1, r3
 800167a:	4013      	ands	r3, r2
 800167c:	2b00      	cmp	r3, #0
 800167e:	d197      	bne.n	80015b0 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001680:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001684:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f003 0304 	and.w	r3, r3, #4
 8001690:	2b00      	cmp	r3, #0
 8001692:	f000 819e 	beq.w	80019d2 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001696:	2300      	movs	r3, #0
 8001698:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800169c:	4b4e      	ldr	r3, [pc, #312]	@ (80017d8 <HAL_RCC_OscConfig+0x99c>)
 800169e:	69db      	ldr	r3, [r3, #28]
 80016a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d116      	bne.n	80016d6 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016a8:	4b4b      	ldr	r3, [pc, #300]	@ (80017d8 <HAL_RCC_OscConfig+0x99c>)
 80016aa:	69db      	ldr	r3, [r3, #28]
 80016ac:	4a4a      	ldr	r2, [pc, #296]	@ (80017d8 <HAL_RCC_OscConfig+0x99c>)
 80016ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016b2:	61d3      	str	r3, [r2, #28]
 80016b4:	4b48      	ldr	r3, [pc, #288]	@ (80017d8 <HAL_RCC_OscConfig+0x99c>)
 80016b6:	69db      	ldr	r3, [r3, #28]
 80016b8:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80016bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016c0:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80016c4:	601a      	str	r2, [r3, #0]
 80016c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016ca:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80016ce:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80016d0:	2301      	movs	r3, #1
 80016d2:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016d6:	4b42      	ldr	r3, [pc, #264]	@ (80017e0 <HAL_RCC_OscConfig+0x9a4>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d11a      	bne.n	8001718 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016e2:	4b3f      	ldr	r3, [pc, #252]	@ (80017e0 <HAL_RCC_OscConfig+0x9a4>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4a3e      	ldr	r2, [pc, #248]	@ (80017e0 <HAL_RCC_OscConfig+0x9a4>)
 80016e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016ec:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016ee:	f7ff f8ed 	bl	80008cc <HAL_GetTick>
 80016f2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016f6:	e009      	b.n	800170c <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016f8:	f7ff f8e8 	bl	80008cc <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001702:	1ad3      	subs	r3, r2, r3
 8001704:	2b64      	cmp	r3, #100	@ 0x64
 8001706:	d901      	bls.n	800170c <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8001708:	2303      	movs	r3, #3
 800170a:	e39e      	b.n	8001e4a <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800170c:	4b34      	ldr	r3, [pc, #208]	@ (80017e0 <HAL_RCC_OscConfig+0x9a4>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001714:	2b00      	cmp	r3, #0
 8001716:	d0ef      	beq.n	80016f8 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001718:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800171c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	2b01      	cmp	r3, #1
 8001726:	d106      	bne.n	8001736 <HAL_RCC_OscConfig+0x8fa>
 8001728:	4b2b      	ldr	r3, [pc, #172]	@ (80017d8 <HAL_RCC_OscConfig+0x99c>)
 800172a:	6a1b      	ldr	r3, [r3, #32]
 800172c:	4a2a      	ldr	r2, [pc, #168]	@ (80017d8 <HAL_RCC_OscConfig+0x99c>)
 800172e:	f043 0301 	orr.w	r3, r3, #1
 8001732:	6213      	str	r3, [r2, #32]
 8001734:	e035      	b.n	80017a2 <HAL_RCC_OscConfig+0x966>
 8001736:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800173a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	68db      	ldr	r3, [r3, #12]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d10c      	bne.n	8001760 <HAL_RCC_OscConfig+0x924>
 8001746:	4b24      	ldr	r3, [pc, #144]	@ (80017d8 <HAL_RCC_OscConfig+0x99c>)
 8001748:	6a1b      	ldr	r3, [r3, #32]
 800174a:	4a23      	ldr	r2, [pc, #140]	@ (80017d8 <HAL_RCC_OscConfig+0x99c>)
 800174c:	f023 0301 	bic.w	r3, r3, #1
 8001750:	6213      	str	r3, [r2, #32]
 8001752:	4b21      	ldr	r3, [pc, #132]	@ (80017d8 <HAL_RCC_OscConfig+0x99c>)
 8001754:	6a1b      	ldr	r3, [r3, #32]
 8001756:	4a20      	ldr	r2, [pc, #128]	@ (80017d8 <HAL_RCC_OscConfig+0x99c>)
 8001758:	f023 0304 	bic.w	r3, r3, #4
 800175c:	6213      	str	r3, [r2, #32]
 800175e:	e020      	b.n	80017a2 <HAL_RCC_OscConfig+0x966>
 8001760:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001764:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	2b05      	cmp	r3, #5
 800176e:	d10c      	bne.n	800178a <HAL_RCC_OscConfig+0x94e>
 8001770:	4b19      	ldr	r3, [pc, #100]	@ (80017d8 <HAL_RCC_OscConfig+0x99c>)
 8001772:	6a1b      	ldr	r3, [r3, #32]
 8001774:	4a18      	ldr	r2, [pc, #96]	@ (80017d8 <HAL_RCC_OscConfig+0x99c>)
 8001776:	f043 0304 	orr.w	r3, r3, #4
 800177a:	6213      	str	r3, [r2, #32]
 800177c:	4b16      	ldr	r3, [pc, #88]	@ (80017d8 <HAL_RCC_OscConfig+0x99c>)
 800177e:	6a1b      	ldr	r3, [r3, #32]
 8001780:	4a15      	ldr	r2, [pc, #84]	@ (80017d8 <HAL_RCC_OscConfig+0x99c>)
 8001782:	f043 0301 	orr.w	r3, r3, #1
 8001786:	6213      	str	r3, [r2, #32]
 8001788:	e00b      	b.n	80017a2 <HAL_RCC_OscConfig+0x966>
 800178a:	4b13      	ldr	r3, [pc, #76]	@ (80017d8 <HAL_RCC_OscConfig+0x99c>)
 800178c:	6a1b      	ldr	r3, [r3, #32]
 800178e:	4a12      	ldr	r2, [pc, #72]	@ (80017d8 <HAL_RCC_OscConfig+0x99c>)
 8001790:	f023 0301 	bic.w	r3, r3, #1
 8001794:	6213      	str	r3, [r2, #32]
 8001796:	4b10      	ldr	r3, [pc, #64]	@ (80017d8 <HAL_RCC_OscConfig+0x99c>)
 8001798:	6a1b      	ldr	r3, [r3, #32]
 800179a:	4a0f      	ldr	r2, [pc, #60]	@ (80017d8 <HAL_RCC_OscConfig+0x99c>)
 800179c:	f023 0304 	bic.w	r3, r3, #4
 80017a0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017a6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	68db      	ldr	r3, [r3, #12]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	f000 8087 	beq.w	80018c2 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017b4:	f7ff f88a 	bl	80008cc <HAL_GetTick>
 80017b8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017bc:	e012      	b.n	80017e4 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017be:	f7ff f885 	bl	80008cc <HAL_GetTick>
 80017c2:	4602      	mov	r2, r0
 80017c4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d908      	bls.n	80017e4 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 80017d2:	2303      	movs	r3, #3
 80017d4:	e339      	b.n	8001e4a <HAL_RCC_OscConfig+0x100e>
 80017d6:	bf00      	nop
 80017d8:	40021000 	.word	0x40021000
 80017dc:	10908120 	.word	0x10908120
 80017e0:	40007000 	.word	0x40007000
 80017e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017e8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80017ec:	2202      	movs	r2, #2
 80017ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017f4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	fa93 f2a3 	rbit	r2, r3
 80017fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001802:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800180c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001810:	2202      	movs	r2, #2
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001818:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	fa93 f2a3 	rbit	r2, r3
 8001822:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001826:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800182a:	601a      	str	r2, [r3, #0]
  return result;
 800182c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001830:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001834:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001836:	fab3 f383 	clz	r3, r3
 800183a:	b2db      	uxtb	r3, r3
 800183c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001840:	b2db      	uxtb	r3, r3
 8001842:	2b00      	cmp	r3, #0
 8001844:	d102      	bne.n	800184c <HAL_RCC_OscConfig+0xa10>
 8001846:	4b98      	ldr	r3, [pc, #608]	@ (8001aa8 <HAL_RCC_OscConfig+0xc6c>)
 8001848:	6a1b      	ldr	r3, [r3, #32]
 800184a:	e013      	b.n	8001874 <HAL_RCC_OscConfig+0xa38>
 800184c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001850:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001854:	2202      	movs	r2, #2
 8001856:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001858:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800185c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	fa93 f2a3 	rbit	r2, r3
 8001866:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800186a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800186e:	601a      	str	r2, [r3, #0]
 8001870:	4b8d      	ldr	r3, [pc, #564]	@ (8001aa8 <HAL_RCC_OscConfig+0xc6c>)
 8001872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001874:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001878:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800187c:	2102      	movs	r1, #2
 800187e:	6011      	str	r1, [r2, #0]
 8001880:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001884:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001888:	6812      	ldr	r2, [r2, #0]
 800188a:	fa92 f1a2 	rbit	r1, r2
 800188e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001892:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001896:	6011      	str	r1, [r2, #0]
  return result;
 8001898:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800189c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80018a0:	6812      	ldr	r2, [r2, #0]
 80018a2:	fab2 f282 	clz	r2, r2
 80018a6:	b2d2      	uxtb	r2, r2
 80018a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80018ac:	b2d2      	uxtb	r2, r2
 80018ae:	f002 021f 	and.w	r2, r2, #31
 80018b2:	2101      	movs	r1, #1
 80018b4:	fa01 f202 	lsl.w	r2, r1, r2
 80018b8:	4013      	ands	r3, r2
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	f43f af7f 	beq.w	80017be <HAL_RCC_OscConfig+0x982>
 80018c0:	e07d      	b.n	80019be <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018c2:	f7ff f803 	bl	80008cc <HAL_GetTick>
 80018c6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018ca:	e00b      	b.n	80018e4 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018cc:	f7fe fffe 	bl	80008cc <HAL_GetTick>
 80018d0:	4602      	mov	r2, r0
 80018d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018dc:	4293      	cmp	r3, r2
 80018de:	d901      	bls.n	80018e4 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80018e0:	2303      	movs	r3, #3
 80018e2:	e2b2      	b.n	8001e4a <HAL_RCC_OscConfig+0x100e>
 80018e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018e8:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80018ec:	2202      	movs	r2, #2
 80018ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018f4:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	fa93 f2a3 	rbit	r2, r3
 80018fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001902:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001906:	601a      	str	r2, [r3, #0]
 8001908:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800190c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001910:	2202      	movs	r2, #2
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001918:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	fa93 f2a3 	rbit	r2, r3
 8001922:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001926:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800192a:	601a      	str	r2, [r3, #0]
  return result;
 800192c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001930:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001934:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001936:	fab3 f383 	clz	r3, r3
 800193a:	b2db      	uxtb	r3, r3
 800193c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001940:	b2db      	uxtb	r3, r3
 8001942:	2b00      	cmp	r3, #0
 8001944:	d102      	bne.n	800194c <HAL_RCC_OscConfig+0xb10>
 8001946:	4b58      	ldr	r3, [pc, #352]	@ (8001aa8 <HAL_RCC_OscConfig+0xc6c>)
 8001948:	6a1b      	ldr	r3, [r3, #32]
 800194a:	e013      	b.n	8001974 <HAL_RCC_OscConfig+0xb38>
 800194c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001950:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001954:	2202      	movs	r2, #2
 8001956:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001958:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800195c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	fa93 f2a3 	rbit	r2, r3
 8001966:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800196a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	4b4d      	ldr	r3, [pc, #308]	@ (8001aa8 <HAL_RCC_OscConfig+0xc6c>)
 8001972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001974:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001978:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800197c:	2102      	movs	r1, #2
 800197e:	6011      	str	r1, [r2, #0]
 8001980:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001984:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001988:	6812      	ldr	r2, [r2, #0]
 800198a:	fa92 f1a2 	rbit	r1, r2
 800198e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001992:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001996:	6011      	str	r1, [r2, #0]
  return result;
 8001998:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800199c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80019a0:	6812      	ldr	r2, [r2, #0]
 80019a2:	fab2 f282 	clz	r2, r2
 80019a6:	b2d2      	uxtb	r2, r2
 80019a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80019ac:	b2d2      	uxtb	r2, r2
 80019ae:	f002 021f 	and.w	r2, r2, #31
 80019b2:	2101      	movs	r1, #1
 80019b4:	fa01 f202 	lsl.w	r2, r1, r2
 80019b8:	4013      	ands	r3, r2
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d186      	bne.n	80018cc <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80019be:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80019c2:	2b01      	cmp	r3, #1
 80019c4:	d105      	bne.n	80019d2 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019c6:	4b38      	ldr	r3, [pc, #224]	@ (8001aa8 <HAL_RCC_OscConfig+0xc6c>)
 80019c8:	69db      	ldr	r3, [r3, #28]
 80019ca:	4a37      	ldr	r2, [pc, #220]	@ (8001aa8 <HAL_RCC_OscConfig+0xc6c>)
 80019cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80019d0:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019d6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	69db      	ldr	r3, [r3, #28]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	f000 8232 	beq.w	8001e48 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019e4:	4b30      	ldr	r3, [pc, #192]	@ (8001aa8 <HAL_RCC_OscConfig+0xc6c>)
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f003 030c 	and.w	r3, r3, #12
 80019ec:	2b08      	cmp	r3, #8
 80019ee:	f000 8201 	beq.w	8001df4 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019f6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	69db      	ldr	r3, [r3, #28]
 80019fe:	2b02      	cmp	r3, #2
 8001a00:	f040 8157 	bne.w	8001cb2 <HAL_RCC_OscConfig+0xe76>
 8001a04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a08:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001a0c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001a10:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a16:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	fa93 f2a3 	rbit	r2, r3
 8001a20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a24:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001a28:	601a      	str	r2, [r3, #0]
  return result;
 8001a2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a2e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001a32:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a34:	fab3 f383 	clz	r3, r3
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001a3e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001a42:	009b      	lsls	r3, r3, #2
 8001a44:	461a      	mov	r2, r3
 8001a46:	2300      	movs	r3, #0
 8001a48:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a4a:	f7fe ff3f 	bl	80008cc <HAL_GetTick>
 8001a4e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a52:	e009      	b.n	8001a68 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a54:	f7fe ff3a 	bl	80008cc <HAL_GetTick>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e1f0      	b.n	8001e4a <HAL_RCC_OscConfig+0x100e>
 8001a68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a6c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001a70:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001a74:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a7a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	fa93 f2a3 	rbit	r2, r3
 8001a84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a88:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001a8c:	601a      	str	r2, [r3, #0]
  return result;
 8001a8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a92:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001a96:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a98:	fab3 f383 	clz	r3, r3
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001aa0:	d804      	bhi.n	8001aac <HAL_RCC_OscConfig+0xc70>
 8001aa2:	4b01      	ldr	r3, [pc, #4]	@ (8001aa8 <HAL_RCC_OscConfig+0xc6c>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	e029      	b.n	8001afc <HAL_RCC_OscConfig+0xcc0>
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ab0:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001ab4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ab8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001abe:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	fa93 f2a3 	rbit	r2, r3
 8001ac8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001acc:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001ad0:	601a      	str	r2, [r3, #0]
 8001ad2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ad6:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001ada:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ae4:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	fa93 f2a3 	rbit	r2, r3
 8001aee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001af2:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	4bc3      	ldr	r3, [pc, #780]	@ (8001e08 <HAL_RCC_OscConfig+0xfcc>)
 8001afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001afc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b00:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001b04:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001b08:	6011      	str	r1, [r2, #0]
 8001b0a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b0e:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001b12:	6812      	ldr	r2, [r2, #0]
 8001b14:	fa92 f1a2 	rbit	r1, r2
 8001b18:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b1c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001b20:	6011      	str	r1, [r2, #0]
  return result;
 8001b22:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b26:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001b2a:	6812      	ldr	r2, [r2, #0]
 8001b2c:	fab2 f282 	clz	r2, r2
 8001b30:	b2d2      	uxtb	r2, r2
 8001b32:	f042 0220 	orr.w	r2, r2, #32
 8001b36:	b2d2      	uxtb	r2, r2
 8001b38:	f002 021f 	and.w	r2, r2, #31
 8001b3c:	2101      	movs	r1, #1
 8001b3e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b42:	4013      	ands	r3, r2
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d185      	bne.n	8001a54 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b48:	4baf      	ldr	r3, [pc, #700]	@ (8001e08 <HAL_RCC_OscConfig+0xfcc>)
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001b50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b54:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001b5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b60:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	6a1b      	ldr	r3, [r3, #32]
 8001b68:	430b      	orrs	r3, r1
 8001b6a:	49a7      	ldr	r1, [pc, #668]	@ (8001e08 <HAL_RCC_OscConfig+0xfcc>)
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	604b      	str	r3, [r1, #4]
 8001b70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b74:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001b78:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001b7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b82:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	fa93 f2a3 	rbit	r2, r3
 8001b8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b90:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001b94:	601a      	str	r2, [r3, #0]
  return result;
 8001b96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b9a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001b9e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ba0:	fab3 f383 	clz	r3, r3
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001baa:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb6:	f7fe fe89 	bl	80008cc <HAL_GetTick>
 8001bba:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bbe:	e009      	b.n	8001bd4 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bc0:	f7fe fe84 	bl	80008cc <HAL_GetTick>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d901      	bls.n	8001bd4 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e13a      	b.n	8001e4a <HAL_RCC_OscConfig+0x100e>
 8001bd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bd8:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001bdc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001be0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001be2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001be6:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	fa93 f2a3 	rbit	r2, r3
 8001bf0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bf4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001bf8:	601a      	str	r2, [r3, #0]
  return result;
 8001bfa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bfe:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001c02:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c04:	fab3 f383 	clz	r3, r3
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c0c:	d802      	bhi.n	8001c14 <HAL_RCC_OscConfig+0xdd8>
 8001c0e:	4b7e      	ldr	r3, [pc, #504]	@ (8001e08 <HAL_RCC_OscConfig+0xfcc>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	e027      	b.n	8001c64 <HAL_RCC_OscConfig+0xe28>
 8001c14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c18:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001c1c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c20:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c26:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	fa93 f2a3 	rbit	r2, r3
 8001c30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c34:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c3e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001c42:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c4c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	fa93 f2a3 	rbit	r2, r3
 8001c56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c5a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	4b69      	ldr	r3, [pc, #420]	@ (8001e08 <HAL_RCC_OscConfig+0xfcc>)
 8001c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c64:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c68:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001c6c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001c70:	6011      	str	r1, [r2, #0]
 8001c72:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c76:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001c7a:	6812      	ldr	r2, [r2, #0]
 8001c7c:	fa92 f1a2 	rbit	r1, r2
 8001c80:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c84:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001c88:	6011      	str	r1, [r2, #0]
  return result;
 8001c8a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c8e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001c92:	6812      	ldr	r2, [r2, #0]
 8001c94:	fab2 f282 	clz	r2, r2
 8001c98:	b2d2      	uxtb	r2, r2
 8001c9a:	f042 0220 	orr.w	r2, r2, #32
 8001c9e:	b2d2      	uxtb	r2, r2
 8001ca0:	f002 021f 	and.w	r2, r2, #31
 8001ca4:	2101      	movs	r1, #1
 8001ca6:	fa01 f202 	lsl.w	r2, r1, r2
 8001caa:	4013      	ands	r3, r2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d087      	beq.n	8001bc0 <HAL_RCC_OscConfig+0xd84>
 8001cb0:	e0ca      	b.n	8001e48 <HAL_RCC_OscConfig+0x100c>
 8001cb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cb6:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001cba:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001cbe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cc4:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	fa93 f2a3 	rbit	r2, r3
 8001cce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cd2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001cd6:	601a      	str	r2, [r3, #0]
  return result;
 8001cd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cdc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001ce0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ce2:	fab3 f383 	clz	r3, r3
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001cec:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf8:	f7fe fde8 	bl	80008cc <HAL_GetTick>
 8001cfc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d00:	e009      	b.n	8001d16 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d02:	f7fe fde3 	bl	80008cc <HAL_GetTick>
 8001d06:	4602      	mov	r2, r0
 8001d08:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d901      	bls.n	8001d16 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8001d12:	2303      	movs	r3, #3
 8001d14:	e099      	b.n	8001e4a <HAL_RCC_OscConfig+0x100e>
 8001d16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d1a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001d1e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d22:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d28:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	fa93 f2a3 	rbit	r2, r3
 8001d32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d36:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001d3a:	601a      	str	r2, [r3, #0]
  return result;
 8001d3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d40:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001d44:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d46:	fab3 f383 	clz	r3, r3
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d4e:	d802      	bhi.n	8001d56 <HAL_RCC_OscConfig+0xf1a>
 8001d50:	4b2d      	ldr	r3, [pc, #180]	@ (8001e08 <HAL_RCC_OscConfig+0xfcc>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	e027      	b.n	8001da6 <HAL_RCC_OscConfig+0xf6a>
 8001d56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d5a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001d5e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d62:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d68:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	fa93 f2a3 	rbit	r2, r3
 8001d72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d76:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d80:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001d84:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d88:	601a      	str	r2, [r3, #0]
 8001d8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d8e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	fa93 f2a3 	rbit	r2, r3
 8001d98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d9c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001da0:	601a      	str	r2, [r3, #0]
 8001da2:	4b19      	ldr	r3, [pc, #100]	@ (8001e08 <HAL_RCC_OscConfig+0xfcc>)
 8001da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001daa:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001dae:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001db2:	6011      	str	r1, [r2, #0]
 8001db4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001db8:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001dbc:	6812      	ldr	r2, [r2, #0]
 8001dbe:	fa92 f1a2 	rbit	r1, r2
 8001dc2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001dc6:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001dca:	6011      	str	r1, [r2, #0]
  return result;
 8001dcc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001dd0:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001dd4:	6812      	ldr	r2, [r2, #0]
 8001dd6:	fab2 f282 	clz	r2, r2
 8001dda:	b2d2      	uxtb	r2, r2
 8001ddc:	f042 0220 	orr.w	r2, r2, #32
 8001de0:	b2d2      	uxtb	r2, r2
 8001de2:	f002 021f 	and.w	r2, r2, #31
 8001de6:	2101      	movs	r1, #1
 8001de8:	fa01 f202 	lsl.w	r2, r1, r2
 8001dec:	4013      	ands	r3, r2
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d187      	bne.n	8001d02 <HAL_RCC_OscConfig+0xec6>
 8001df2:	e029      	b.n	8001e48 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001df4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001df8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	69db      	ldr	r3, [r3, #28]
 8001e00:	2b01      	cmp	r3, #1
 8001e02:	d103      	bne.n	8001e0c <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
 8001e06:	e020      	b.n	8001e4a <HAL_RCC_OscConfig+0x100e>
 8001e08:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e0c:	4b11      	ldr	r3, [pc, #68]	@ (8001e54 <HAL_RCC_OscConfig+0x1018>)
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001e14:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001e18:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001e1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e20:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	6a1b      	ldr	r3, [r3, #32]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d10b      	bne.n	8001e44 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001e2c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001e30:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001e34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e38:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d001      	beq.n	8001e48 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e000      	b.n	8001e4a <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8001e48:	2300      	movs	r3, #0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	40021000 	.word	0x40021000

08001e58 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b09e      	sub	sp, #120	@ 0x78
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001e62:	2300      	movs	r3, #0
 8001e64:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d101      	bne.n	8001e70 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	e154      	b.n	800211a <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e70:	4b89      	ldr	r3, [pc, #548]	@ (8002098 <HAL_RCC_ClockConfig+0x240>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 0307 	and.w	r3, r3, #7
 8001e78:	683a      	ldr	r2, [r7, #0]
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	d910      	bls.n	8001ea0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e7e:	4b86      	ldr	r3, [pc, #536]	@ (8002098 <HAL_RCC_ClockConfig+0x240>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f023 0207 	bic.w	r2, r3, #7
 8001e86:	4984      	ldr	r1, [pc, #528]	@ (8002098 <HAL_RCC_ClockConfig+0x240>)
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e8e:	4b82      	ldr	r3, [pc, #520]	@ (8002098 <HAL_RCC_ClockConfig+0x240>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f003 0307 	and.w	r3, r3, #7
 8001e96:	683a      	ldr	r2, [r7, #0]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d001      	beq.n	8001ea0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e13c      	b.n	800211a <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f003 0302 	and.w	r3, r3, #2
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d008      	beq.n	8001ebe <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001eac:	4b7b      	ldr	r3, [pc, #492]	@ (800209c <HAL_RCC_ClockConfig+0x244>)
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	4978      	ldr	r1, [pc, #480]	@ (800209c <HAL_RCC_ClockConfig+0x244>)
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	f000 80cd 	beq.w	8002066 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d137      	bne.n	8001f44 <HAL_RCC_ClockConfig+0xec>
 8001ed4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ed8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001edc:	fa93 f3a3 	rbit	r3, r3
 8001ee0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001ee2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ee4:	fab3 f383 	clz	r3, r3
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	2b3f      	cmp	r3, #63	@ 0x3f
 8001eec:	d802      	bhi.n	8001ef4 <HAL_RCC_ClockConfig+0x9c>
 8001eee:	4b6b      	ldr	r3, [pc, #428]	@ (800209c <HAL_RCC_ClockConfig+0x244>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	e00f      	b.n	8001f14 <HAL_RCC_ClockConfig+0xbc>
 8001ef4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ef8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001efa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001efc:	fa93 f3a3 	rbit	r3, r3
 8001f00:	667b      	str	r3, [r7, #100]	@ 0x64
 8001f02:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f06:	663b      	str	r3, [r7, #96]	@ 0x60
 8001f08:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001f0a:	fa93 f3a3 	rbit	r3, r3
 8001f0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001f10:	4b62      	ldr	r3, [pc, #392]	@ (800209c <HAL_RCC_ClockConfig+0x244>)
 8001f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f14:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001f18:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001f1a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001f1c:	fa92 f2a2 	rbit	r2, r2
 8001f20:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8001f22:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001f24:	fab2 f282 	clz	r2, r2
 8001f28:	b2d2      	uxtb	r2, r2
 8001f2a:	f042 0220 	orr.w	r2, r2, #32
 8001f2e:	b2d2      	uxtb	r2, r2
 8001f30:	f002 021f 	and.w	r2, r2, #31
 8001f34:	2101      	movs	r1, #1
 8001f36:	fa01 f202 	lsl.w	r2, r1, r2
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d171      	bne.n	8002024 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	e0ea      	b.n	800211a <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d137      	bne.n	8001fbc <HAL_RCC_ClockConfig+0x164>
 8001f4c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f50:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001f54:	fa93 f3a3 	rbit	r3, r3
 8001f58:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001f5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f5c:	fab3 f383 	clz	r3, r3
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f64:	d802      	bhi.n	8001f6c <HAL_RCC_ClockConfig+0x114>
 8001f66:	4b4d      	ldr	r3, [pc, #308]	@ (800209c <HAL_RCC_ClockConfig+0x244>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	e00f      	b.n	8001f8c <HAL_RCC_ClockConfig+0x134>
 8001f6c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f70:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f74:	fa93 f3a3 	rbit	r3, r3
 8001f78:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f7a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f7e:	643b      	str	r3, [r7, #64]	@ 0x40
 8001f80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f82:	fa93 f3a3 	rbit	r3, r3
 8001f86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f88:	4b44      	ldr	r3, [pc, #272]	@ (800209c <HAL_RCC_ClockConfig+0x244>)
 8001f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f8c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001f90:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001f92:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001f94:	fa92 f2a2 	rbit	r2, r2
 8001f98:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8001f9a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001f9c:	fab2 f282 	clz	r2, r2
 8001fa0:	b2d2      	uxtb	r2, r2
 8001fa2:	f042 0220 	orr.w	r2, r2, #32
 8001fa6:	b2d2      	uxtb	r2, r2
 8001fa8:	f002 021f 	and.w	r2, r2, #31
 8001fac:	2101      	movs	r1, #1
 8001fae:	fa01 f202 	lsl.w	r2, r1, r2
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d135      	bne.n	8002024 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e0ae      	b.n	800211a <HAL_RCC_ClockConfig+0x2c2>
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fc2:	fa93 f3a3 	rbit	r3, r3
 8001fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8001fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fca:	fab3 f383 	clz	r3, r3
 8001fce:	b2db      	uxtb	r3, r3
 8001fd0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001fd2:	d802      	bhi.n	8001fda <HAL_RCC_ClockConfig+0x182>
 8001fd4:	4b31      	ldr	r3, [pc, #196]	@ (800209c <HAL_RCC_ClockConfig+0x244>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	e00d      	b.n	8001ff6 <HAL_RCC_ClockConfig+0x19e>
 8001fda:	2302      	movs	r3, #2
 8001fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fe0:	fa93 f3a3 	rbit	r3, r3
 8001fe4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	623b      	str	r3, [r7, #32]
 8001fea:	6a3b      	ldr	r3, [r7, #32]
 8001fec:	fa93 f3a3 	rbit	r3, r3
 8001ff0:	61fb      	str	r3, [r7, #28]
 8001ff2:	4b2a      	ldr	r3, [pc, #168]	@ (800209c <HAL_RCC_ClockConfig+0x244>)
 8001ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff6:	2202      	movs	r2, #2
 8001ff8:	61ba      	str	r2, [r7, #24]
 8001ffa:	69ba      	ldr	r2, [r7, #24]
 8001ffc:	fa92 f2a2 	rbit	r2, r2
 8002000:	617a      	str	r2, [r7, #20]
  return result;
 8002002:	697a      	ldr	r2, [r7, #20]
 8002004:	fab2 f282 	clz	r2, r2
 8002008:	b2d2      	uxtb	r2, r2
 800200a:	f042 0220 	orr.w	r2, r2, #32
 800200e:	b2d2      	uxtb	r2, r2
 8002010:	f002 021f 	and.w	r2, r2, #31
 8002014:	2101      	movs	r1, #1
 8002016:	fa01 f202 	lsl.w	r2, r1, r2
 800201a:	4013      	ands	r3, r2
 800201c:	2b00      	cmp	r3, #0
 800201e:	d101      	bne.n	8002024 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e07a      	b.n	800211a <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002024:	4b1d      	ldr	r3, [pc, #116]	@ (800209c <HAL_RCC_ClockConfig+0x244>)
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f023 0203 	bic.w	r2, r3, #3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	491a      	ldr	r1, [pc, #104]	@ (800209c <HAL_RCC_ClockConfig+0x244>)
 8002032:	4313      	orrs	r3, r2
 8002034:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002036:	f7fe fc49 	bl	80008cc <HAL_GetTick>
 800203a:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800203c:	e00a      	b.n	8002054 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800203e:	f7fe fc45 	bl	80008cc <HAL_GetTick>
 8002042:	4602      	mov	r2, r0
 8002044:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002046:	1ad3      	subs	r3, r2, r3
 8002048:	f241 3288 	movw	r2, #5000	@ 0x1388
 800204c:	4293      	cmp	r3, r2
 800204e:	d901      	bls.n	8002054 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002050:	2303      	movs	r3, #3
 8002052:	e062      	b.n	800211a <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002054:	4b11      	ldr	r3, [pc, #68]	@ (800209c <HAL_RCC_ClockConfig+0x244>)
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f003 020c 	and.w	r2, r3, #12
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	429a      	cmp	r2, r3
 8002064:	d1eb      	bne.n	800203e <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002066:	4b0c      	ldr	r3, [pc, #48]	@ (8002098 <HAL_RCC_ClockConfig+0x240>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0307 	and.w	r3, r3, #7
 800206e:	683a      	ldr	r2, [r7, #0]
 8002070:	429a      	cmp	r2, r3
 8002072:	d215      	bcs.n	80020a0 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002074:	4b08      	ldr	r3, [pc, #32]	@ (8002098 <HAL_RCC_ClockConfig+0x240>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f023 0207 	bic.w	r2, r3, #7
 800207c:	4906      	ldr	r1, [pc, #24]	@ (8002098 <HAL_RCC_ClockConfig+0x240>)
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	4313      	orrs	r3, r2
 8002082:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002084:	4b04      	ldr	r3, [pc, #16]	@ (8002098 <HAL_RCC_ClockConfig+0x240>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0307 	and.w	r3, r3, #7
 800208c:	683a      	ldr	r2, [r7, #0]
 800208e:	429a      	cmp	r2, r3
 8002090:	d006      	beq.n	80020a0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e041      	b.n	800211a <HAL_RCC_ClockConfig+0x2c2>
 8002096:	bf00      	nop
 8002098:	40022000 	.word	0x40022000
 800209c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f003 0304 	and.w	r3, r3, #4
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d008      	beq.n	80020be <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002124 <HAL_RCC_ClockConfig+0x2cc>)
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	491a      	ldr	r1, [pc, #104]	@ (8002124 <HAL_RCC_ClockConfig+0x2cc>)
 80020ba:	4313      	orrs	r3, r2
 80020bc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0308 	and.w	r3, r3, #8
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d009      	beq.n	80020de <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020ca:	4b16      	ldr	r3, [pc, #88]	@ (8002124 <HAL_RCC_ClockConfig+0x2cc>)
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	691b      	ldr	r3, [r3, #16]
 80020d6:	00db      	lsls	r3, r3, #3
 80020d8:	4912      	ldr	r1, [pc, #72]	@ (8002124 <HAL_RCC_ClockConfig+0x2cc>)
 80020da:	4313      	orrs	r3, r2
 80020dc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80020de:	f000 f829 	bl	8002134 <HAL_RCC_GetSysClockFreq>
 80020e2:	4601      	mov	r1, r0
 80020e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002124 <HAL_RCC_ClockConfig+0x2cc>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80020ec:	22f0      	movs	r2, #240	@ 0xf0
 80020ee:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f0:	693a      	ldr	r2, [r7, #16]
 80020f2:	fa92 f2a2 	rbit	r2, r2
 80020f6:	60fa      	str	r2, [r7, #12]
  return result;
 80020f8:	68fa      	ldr	r2, [r7, #12]
 80020fa:	fab2 f282 	clz	r2, r2
 80020fe:	b2d2      	uxtb	r2, r2
 8002100:	40d3      	lsrs	r3, r2
 8002102:	4a09      	ldr	r2, [pc, #36]	@ (8002128 <HAL_RCC_ClockConfig+0x2d0>)
 8002104:	5cd3      	ldrb	r3, [r2, r3]
 8002106:	fa21 f303 	lsr.w	r3, r1, r3
 800210a:	4a08      	ldr	r2, [pc, #32]	@ (800212c <HAL_RCC_ClockConfig+0x2d4>)
 800210c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800210e:	4b08      	ldr	r3, [pc, #32]	@ (8002130 <HAL_RCC_ClockConfig+0x2d8>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4618      	mov	r0, r3
 8002114:	f7fe fb96 	bl	8000844 <HAL_InitTick>
  
  return HAL_OK;
 8002118:	2300      	movs	r3, #0
}
 800211a:	4618      	mov	r0, r3
 800211c:	3778      	adds	r7, #120	@ 0x78
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	40021000 	.word	0x40021000
 8002128:	08003844 	.word	0x08003844
 800212c:	20000000 	.word	0x20000000
 8002130:	20000004 	.word	0x20000004

08002134 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002134:	b480      	push	{r7}
 8002136:	b087      	sub	sp, #28
 8002138:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800213a:	2300      	movs	r3, #0
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	2300      	movs	r3, #0
 8002140:	60bb      	str	r3, [r7, #8]
 8002142:	2300      	movs	r3, #0
 8002144:	617b      	str	r3, [r7, #20]
 8002146:	2300      	movs	r3, #0
 8002148:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800214a:	2300      	movs	r3, #0
 800214c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800214e:	4b1e      	ldr	r3, [pc, #120]	@ (80021c8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	f003 030c 	and.w	r3, r3, #12
 800215a:	2b04      	cmp	r3, #4
 800215c:	d002      	beq.n	8002164 <HAL_RCC_GetSysClockFreq+0x30>
 800215e:	2b08      	cmp	r3, #8
 8002160:	d003      	beq.n	800216a <HAL_RCC_GetSysClockFreq+0x36>
 8002162:	e026      	b.n	80021b2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002164:	4b19      	ldr	r3, [pc, #100]	@ (80021cc <HAL_RCC_GetSysClockFreq+0x98>)
 8002166:	613b      	str	r3, [r7, #16]
      break;
 8002168:	e026      	b.n	80021b8 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	0c9b      	lsrs	r3, r3, #18
 800216e:	f003 030f 	and.w	r3, r3, #15
 8002172:	4a17      	ldr	r2, [pc, #92]	@ (80021d0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002174:	5cd3      	ldrb	r3, [r2, r3]
 8002176:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002178:	4b13      	ldr	r3, [pc, #76]	@ (80021c8 <HAL_RCC_GetSysClockFreq+0x94>)
 800217a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800217c:	f003 030f 	and.w	r3, r3, #15
 8002180:	4a14      	ldr	r2, [pc, #80]	@ (80021d4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002182:	5cd3      	ldrb	r3, [r2, r3]
 8002184:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d008      	beq.n	80021a2 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002190:	4a0e      	ldr	r2, [pc, #56]	@ (80021cc <HAL_RCC_GetSysClockFreq+0x98>)
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	fbb2 f2f3 	udiv	r2, r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	fb02 f303 	mul.w	r3, r2, r3
 800219e:	617b      	str	r3, [r7, #20]
 80021a0:	e004      	b.n	80021ac <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	4a0c      	ldr	r2, [pc, #48]	@ (80021d8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80021a6:	fb02 f303 	mul.w	r3, r2, r3
 80021aa:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	613b      	str	r3, [r7, #16]
      break;
 80021b0:	e002      	b.n	80021b8 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80021b2:	4b06      	ldr	r3, [pc, #24]	@ (80021cc <HAL_RCC_GetSysClockFreq+0x98>)
 80021b4:	613b      	str	r3, [r7, #16]
      break;
 80021b6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021b8:	693b      	ldr	r3, [r7, #16]
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	371c      	adds	r7, #28
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	40021000 	.word	0x40021000
 80021cc:	007a1200 	.word	0x007a1200
 80021d0:	0800385c 	.word	0x0800385c
 80021d4:	0800386c 	.word	0x0800386c
 80021d8:	003d0900 	.word	0x003d0900

080021dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021e0:	4b03      	ldr	r3, [pc, #12]	@ (80021f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80021e2:	681b      	ldr	r3, [r3, #0]
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	20000000 	.word	0x20000000

080021f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80021fa:	f7ff ffef 	bl	80021dc <HAL_RCC_GetHCLKFreq>
 80021fe:	4601      	mov	r1, r0
 8002200:	4b0b      	ldr	r3, [pc, #44]	@ (8002230 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002208:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800220c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	fa92 f2a2 	rbit	r2, r2
 8002214:	603a      	str	r2, [r7, #0]
  return result;
 8002216:	683a      	ldr	r2, [r7, #0]
 8002218:	fab2 f282 	clz	r2, r2
 800221c:	b2d2      	uxtb	r2, r2
 800221e:	40d3      	lsrs	r3, r2
 8002220:	4a04      	ldr	r2, [pc, #16]	@ (8002234 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002222:	5cd3      	ldrb	r3, [r2, r3]
 8002224:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002228:	4618      	mov	r0, r3
 800222a:	3708      	adds	r7, #8
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40021000 	.word	0x40021000
 8002234:	08003854 	.word	0x08003854

08002238 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800223e:	f7ff ffcd 	bl	80021dc <HAL_RCC_GetHCLKFreq>
 8002242:	4601      	mov	r1, r0
 8002244:	4b0b      	ldr	r3, [pc, #44]	@ (8002274 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 800224c:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002250:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002252:	687a      	ldr	r2, [r7, #4]
 8002254:	fa92 f2a2 	rbit	r2, r2
 8002258:	603a      	str	r2, [r7, #0]
  return result;
 800225a:	683a      	ldr	r2, [r7, #0]
 800225c:	fab2 f282 	clz	r2, r2
 8002260:	b2d2      	uxtb	r2, r2
 8002262:	40d3      	lsrs	r3, r2
 8002264:	4a04      	ldr	r2, [pc, #16]	@ (8002278 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002266:	5cd3      	ldrb	r3, [r2, r3]
 8002268:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800226c:	4618      	mov	r0, r3
 800226e:	3708      	adds	r7, #8
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	40021000 	.word	0x40021000
 8002278:	08003854 	.word	0x08003854

0800227c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d101      	bne.n	800228e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e040      	b.n	8002310 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002292:	2b00      	cmp	r3, #0
 8002294:	d106      	bne.n	80022a4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2200      	movs	r2, #0
 800229a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800229e:	6878      	ldr	r0, [r7, #4]
 80022a0:	f7fe f986 	bl	80005b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2224      	movs	r2, #36	@ 0x24
 80022a8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f022 0201 	bic.w	r2, r2, #1
 80022b8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d002      	beq.n	80022c8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f000 f95e 	bl	8002584 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80022c8:	6878      	ldr	r0, [r7, #4]
 80022ca:	f000 f825 	bl	8002318 <UART_SetConfig>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d101      	bne.n	80022d8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e01b      	b.n	8002310 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	685a      	ldr	r2, [r3, #4]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80022e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	689a      	ldr	r2, [r3, #8]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80022f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f042 0201 	orr.w	r2, r2, #1
 8002306:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f000 f9dd 	bl	80026c8 <UART_CheckIdleState>
 800230e:	4603      	mov	r3, r0
}
 8002310:	4618      	mov	r0, r3
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b088      	sub	sp, #32
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002320:	2300      	movs	r3, #0
 8002322:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	689a      	ldr	r2, [r3, #8]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	691b      	ldr	r3, [r3, #16]
 800232c:	431a      	orrs	r2, r3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	695b      	ldr	r3, [r3, #20]
 8002332:	431a      	orrs	r2, r3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	69db      	ldr	r3, [r3, #28]
 8002338:	4313      	orrs	r3, r2
 800233a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	4b8a      	ldr	r3, [pc, #552]	@ (800256c <UART_SetConfig+0x254>)
 8002344:	4013      	ands	r3, r2
 8002346:	687a      	ldr	r2, [r7, #4]
 8002348:	6812      	ldr	r2, [r2, #0]
 800234a:	6979      	ldr	r1, [r7, #20]
 800234c:	430b      	orrs	r3, r1
 800234e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	68da      	ldr	r2, [r3, #12]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	430a      	orrs	r2, r1
 8002364:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	699b      	ldr	r3, [r3, #24]
 800236a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6a1b      	ldr	r3, [r3, #32]
 8002370:	697a      	ldr	r2, [r7, #20]
 8002372:	4313      	orrs	r3, r2
 8002374:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	697a      	ldr	r2, [r7, #20]
 8002386:	430a      	orrs	r2, r1
 8002388:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a78      	ldr	r2, [pc, #480]	@ (8002570 <UART_SetConfig+0x258>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d120      	bne.n	80023d6 <UART_SetConfig+0xbe>
 8002394:	4b77      	ldr	r3, [pc, #476]	@ (8002574 <UART_SetConfig+0x25c>)
 8002396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002398:	f003 0303 	and.w	r3, r3, #3
 800239c:	2b03      	cmp	r3, #3
 800239e:	d817      	bhi.n	80023d0 <UART_SetConfig+0xb8>
 80023a0:	a201      	add	r2, pc, #4	@ (adr r2, 80023a8 <UART_SetConfig+0x90>)
 80023a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023a6:	bf00      	nop
 80023a8:	080023b9 	.word	0x080023b9
 80023ac:	080023c5 	.word	0x080023c5
 80023b0:	080023cb 	.word	0x080023cb
 80023b4:	080023bf 	.word	0x080023bf
 80023b8:	2300      	movs	r3, #0
 80023ba:	77fb      	strb	r3, [r7, #31]
 80023bc:	e01d      	b.n	80023fa <UART_SetConfig+0xe2>
 80023be:	2302      	movs	r3, #2
 80023c0:	77fb      	strb	r3, [r7, #31]
 80023c2:	e01a      	b.n	80023fa <UART_SetConfig+0xe2>
 80023c4:	2304      	movs	r3, #4
 80023c6:	77fb      	strb	r3, [r7, #31]
 80023c8:	e017      	b.n	80023fa <UART_SetConfig+0xe2>
 80023ca:	2308      	movs	r3, #8
 80023cc:	77fb      	strb	r3, [r7, #31]
 80023ce:	e014      	b.n	80023fa <UART_SetConfig+0xe2>
 80023d0:	2310      	movs	r3, #16
 80023d2:	77fb      	strb	r3, [r7, #31]
 80023d4:	e011      	b.n	80023fa <UART_SetConfig+0xe2>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a67      	ldr	r2, [pc, #412]	@ (8002578 <UART_SetConfig+0x260>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d102      	bne.n	80023e6 <UART_SetConfig+0xce>
 80023e0:	2300      	movs	r3, #0
 80023e2:	77fb      	strb	r3, [r7, #31]
 80023e4:	e009      	b.n	80023fa <UART_SetConfig+0xe2>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a64      	ldr	r2, [pc, #400]	@ (800257c <UART_SetConfig+0x264>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d102      	bne.n	80023f6 <UART_SetConfig+0xde>
 80023f0:	2300      	movs	r3, #0
 80023f2:	77fb      	strb	r3, [r7, #31]
 80023f4:	e001      	b.n	80023fa <UART_SetConfig+0xe2>
 80023f6:	2310      	movs	r3, #16
 80023f8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	69db      	ldr	r3, [r3, #28]
 80023fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002402:	d15a      	bne.n	80024ba <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8002404:	7ffb      	ldrb	r3, [r7, #31]
 8002406:	2b08      	cmp	r3, #8
 8002408:	d827      	bhi.n	800245a <UART_SetConfig+0x142>
 800240a:	a201      	add	r2, pc, #4	@ (adr r2, 8002410 <UART_SetConfig+0xf8>)
 800240c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002410:	08002435 	.word	0x08002435
 8002414:	0800243d 	.word	0x0800243d
 8002418:	08002445 	.word	0x08002445
 800241c:	0800245b 	.word	0x0800245b
 8002420:	0800244b 	.word	0x0800244b
 8002424:	0800245b 	.word	0x0800245b
 8002428:	0800245b 	.word	0x0800245b
 800242c:	0800245b 	.word	0x0800245b
 8002430:	08002453 	.word	0x08002453
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002434:	f7ff fede 	bl	80021f4 <HAL_RCC_GetPCLK1Freq>
 8002438:	61b8      	str	r0, [r7, #24]
        break;
 800243a:	e013      	b.n	8002464 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800243c:	f7ff fefc 	bl	8002238 <HAL_RCC_GetPCLK2Freq>
 8002440:	61b8      	str	r0, [r7, #24]
        break;
 8002442:	e00f      	b.n	8002464 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002444:	4b4e      	ldr	r3, [pc, #312]	@ (8002580 <UART_SetConfig+0x268>)
 8002446:	61bb      	str	r3, [r7, #24]
        break;
 8002448:	e00c      	b.n	8002464 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800244a:	f7ff fe73 	bl	8002134 <HAL_RCC_GetSysClockFreq>
 800244e:	61b8      	str	r0, [r7, #24]
        break;
 8002450:	e008      	b.n	8002464 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002452:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002456:	61bb      	str	r3, [r7, #24]
        break;
 8002458:	e004      	b.n	8002464 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800245a:	2300      	movs	r3, #0
 800245c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	77bb      	strb	r3, [r7, #30]
        break;
 8002462:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002464:	69bb      	ldr	r3, [r7, #24]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d074      	beq.n	8002554 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800246a:	69bb      	ldr	r3, [r7, #24]
 800246c:	005a      	lsls	r2, r3, #1
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	085b      	lsrs	r3, r3, #1
 8002474:	441a      	add	r2, r3
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	fbb2 f3f3 	udiv	r3, r2, r3
 800247e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	2b0f      	cmp	r3, #15
 8002484:	d916      	bls.n	80024b4 <UART_SetConfig+0x19c>
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800248c:	d212      	bcs.n	80024b4 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	b29b      	uxth	r3, r3
 8002492:	f023 030f 	bic.w	r3, r3, #15
 8002496:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	085b      	lsrs	r3, r3, #1
 800249c:	b29b      	uxth	r3, r3
 800249e:	f003 0307 	and.w	r3, r3, #7
 80024a2:	b29a      	uxth	r2, r3
 80024a4:	89fb      	ldrh	r3, [r7, #14]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	89fa      	ldrh	r2, [r7, #14]
 80024b0:	60da      	str	r2, [r3, #12]
 80024b2:	e04f      	b.n	8002554 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	77bb      	strb	r3, [r7, #30]
 80024b8:	e04c      	b.n	8002554 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80024ba:	7ffb      	ldrb	r3, [r7, #31]
 80024bc:	2b08      	cmp	r3, #8
 80024be:	d828      	bhi.n	8002512 <UART_SetConfig+0x1fa>
 80024c0:	a201      	add	r2, pc, #4	@ (adr r2, 80024c8 <UART_SetConfig+0x1b0>)
 80024c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024c6:	bf00      	nop
 80024c8:	080024ed 	.word	0x080024ed
 80024cc:	080024f5 	.word	0x080024f5
 80024d0:	080024fd 	.word	0x080024fd
 80024d4:	08002513 	.word	0x08002513
 80024d8:	08002503 	.word	0x08002503
 80024dc:	08002513 	.word	0x08002513
 80024e0:	08002513 	.word	0x08002513
 80024e4:	08002513 	.word	0x08002513
 80024e8:	0800250b 	.word	0x0800250b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80024ec:	f7ff fe82 	bl	80021f4 <HAL_RCC_GetPCLK1Freq>
 80024f0:	61b8      	str	r0, [r7, #24]
        break;
 80024f2:	e013      	b.n	800251c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80024f4:	f7ff fea0 	bl	8002238 <HAL_RCC_GetPCLK2Freq>
 80024f8:	61b8      	str	r0, [r7, #24]
        break;
 80024fa:	e00f      	b.n	800251c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80024fc:	4b20      	ldr	r3, [pc, #128]	@ (8002580 <UART_SetConfig+0x268>)
 80024fe:	61bb      	str	r3, [r7, #24]
        break;
 8002500:	e00c      	b.n	800251c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002502:	f7ff fe17 	bl	8002134 <HAL_RCC_GetSysClockFreq>
 8002506:	61b8      	str	r0, [r7, #24]
        break;
 8002508:	e008      	b.n	800251c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800250a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800250e:	61bb      	str	r3, [r7, #24]
        break;
 8002510:	e004      	b.n	800251c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002512:	2300      	movs	r3, #0
 8002514:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	77bb      	strb	r3, [r7, #30]
        break;
 800251a:	bf00      	nop
    }

    if (pclk != 0U)
 800251c:	69bb      	ldr	r3, [r7, #24]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d018      	beq.n	8002554 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	085a      	lsrs	r2, r3, #1
 8002528:	69bb      	ldr	r3, [r7, #24]
 800252a:	441a      	add	r2, r3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	fbb2 f3f3 	udiv	r3, r2, r3
 8002534:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	2b0f      	cmp	r3, #15
 800253a:	d909      	bls.n	8002550 <UART_SetConfig+0x238>
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002542:	d205      	bcs.n	8002550 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	b29a      	uxth	r2, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	60da      	str	r2, [r3, #12]
 800254e:	e001      	b.n	8002554 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2200      	movs	r2, #0
 800255e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002560:	7fbb      	ldrb	r3, [r7, #30]
}
 8002562:	4618      	mov	r0, r3
 8002564:	3720      	adds	r7, #32
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	efff69f3 	.word	0xefff69f3
 8002570:	40013800 	.word	0x40013800
 8002574:	40021000 	.word	0x40021000
 8002578:	40004400 	.word	0x40004400
 800257c:	40004800 	.word	0x40004800
 8002580:	007a1200 	.word	0x007a1200

08002584 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002590:	f003 0308 	and.w	r3, r3, #8
 8002594:	2b00      	cmp	r3, #0
 8002596:	d00a      	beq.n	80025ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	430a      	orrs	r2, r1
 80025ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b2:	f003 0301 	and.w	r3, r3, #1
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d00a      	beq.n	80025d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	430a      	orrs	r2, r1
 80025ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d4:	f003 0302 	and.w	r3, r3, #2
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d00a      	beq.n	80025f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	430a      	orrs	r2, r1
 80025f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025f6:	f003 0304 	and.w	r3, r3, #4
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d00a      	beq.n	8002614 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	430a      	orrs	r2, r1
 8002612:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002618:	f003 0310 	and.w	r3, r3, #16
 800261c:	2b00      	cmp	r3, #0
 800261e:	d00a      	beq.n	8002636 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	430a      	orrs	r2, r1
 8002634:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800263a:	f003 0320 	and.w	r3, r3, #32
 800263e:	2b00      	cmp	r3, #0
 8002640:	d00a      	beq.n	8002658 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	430a      	orrs	r2, r1
 8002656:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800265c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002660:	2b00      	cmp	r3, #0
 8002662:	d01a      	beq.n	800269a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	430a      	orrs	r2, r1
 8002678:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800267e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002682:	d10a      	bne.n	800269a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	430a      	orrs	r2, r1
 8002698:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800269e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d00a      	beq.n	80026bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	430a      	orrs	r2, r1
 80026ba:	605a      	str	r2, [r3, #4]
  }
}
 80026bc:	bf00      	nop
 80026be:	370c      	adds	r7, #12
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr

080026c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b098      	sub	sp, #96	@ 0x60
 80026cc:	af02      	add	r7, sp, #8
 80026ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2200      	movs	r2, #0
 80026d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80026d8:	f7fe f8f8 	bl	80008cc <HAL_GetTick>
 80026dc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 0308 	and.w	r3, r3, #8
 80026e8:	2b08      	cmp	r3, #8
 80026ea:	d12e      	bne.n	800274a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80026ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80026f0:	9300      	str	r3, [sp, #0]
 80026f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026f4:	2200      	movs	r2, #0
 80026f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f000 f88c 	bl	8002818 <UART_WaitOnFlagUntilTimeout>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d021      	beq.n	800274a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800270c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800270e:	e853 3f00 	ldrex	r3, [r3]
 8002712:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002716:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800271a:	653b      	str	r3, [r7, #80]	@ 0x50
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	461a      	mov	r2, r3
 8002722:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002724:	647b      	str	r3, [r7, #68]	@ 0x44
 8002726:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002728:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800272a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800272c:	e841 2300 	strex	r3, r2, [r1]
 8002730:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002732:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002734:	2b00      	cmp	r3, #0
 8002736:	d1e6      	bne.n	8002706 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2220      	movs	r2, #32
 800273c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002746:	2303      	movs	r3, #3
 8002748:	e062      	b.n	8002810 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0304 	and.w	r3, r3, #4
 8002754:	2b04      	cmp	r3, #4
 8002756:	d149      	bne.n	80027ec <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002758:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800275c:	9300      	str	r3, [sp, #0]
 800275e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002760:	2200      	movs	r2, #0
 8002762:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f000 f856 	bl	8002818 <UART_WaitOnFlagUntilTimeout>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d03c      	beq.n	80027ec <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277a:	e853 3f00 	ldrex	r3, [r3]
 800277e:	623b      	str	r3, [r7, #32]
   return(result);
 8002780:	6a3b      	ldr	r3, [r7, #32]
 8002782:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002786:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	461a      	mov	r2, r3
 800278e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002790:	633b      	str	r3, [r7, #48]	@ 0x30
 8002792:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002794:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002796:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002798:	e841 2300 	strex	r3, r2, [r1]
 800279c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800279e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d1e6      	bne.n	8002772 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	3308      	adds	r3, #8
 80027aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	e853 3f00 	ldrex	r3, [r3]
 80027b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	f023 0301 	bic.w	r3, r3, #1
 80027ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	3308      	adds	r3, #8
 80027c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80027c4:	61fa      	str	r2, [r7, #28]
 80027c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027c8:	69b9      	ldr	r1, [r7, #24]
 80027ca:	69fa      	ldr	r2, [r7, #28]
 80027cc:	e841 2300 	strex	r3, r2, [r1]
 80027d0:	617b      	str	r3, [r7, #20]
   return(result);
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d1e5      	bne.n	80027a4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2220      	movs	r2, #32
 80027dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2200      	movs	r2, #0
 80027e4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80027e8:	2303      	movs	r3, #3
 80027ea:	e011      	b.n	8002810 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2220      	movs	r2, #32
 80027f0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2220      	movs	r2, #32
 80027f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2200      	movs	r2, #0
 8002804:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800280e:	2300      	movs	r3, #0
}
 8002810:	4618      	mov	r0, r3
 8002812:	3758      	adds	r7, #88	@ 0x58
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	60b9      	str	r1, [r7, #8]
 8002822:	603b      	str	r3, [r7, #0]
 8002824:	4613      	mov	r3, r2
 8002826:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002828:	e04f      	b.n	80028ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800282a:	69bb      	ldr	r3, [r7, #24]
 800282c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002830:	d04b      	beq.n	80028ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002832:	f7fe f84b 	bl	80008cc <HAL_GetTick>
 8002836:	4602      	mov	r2, r0
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	429a      	cmp	r2, r3
 8002840:	d302      	bcc.n	8002848 <UART_WaitOnFlagUntilTimeout+0x30>
 8002842:	69bb      	ldr	r3, [r7, #24]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d101      	bne.n	800284c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002848:	2303      	movs	r3, #3
 800284a:	e04e      	b.n	80028ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0304 	and.w	r3, r3, #4
 8002856:	2b00      	cmp	r3, #0
 8002858:	d037      	beq.n	80028ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	2b80      	cmp	r3, #128	@ 0x80
 800285e:	d034      	beq.n	80028ca <UART_WaitOnFlagUntilTimeout+0xb2>
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	2b40      	cmp	r3, #64	@ 0x40
 8002864:	d031      	beq.n	80028ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	69db      	ldr	r3, [r3, #28]
 800286c:	f003 0308 	and.w	r3, r3, #8
 8002870:	2b08      	cmp	r3, #8
 8002872:	d110      	bne.n	8002896 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	2208      	movs	r2, #8
 800287a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800287c:	68f8      	ldr	r0, [r7, #12]
 800287e:	f000 f838 	bl	80028f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	2208      	movs	r2, #8
 8002886:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	2200      	movs	r2, #0
 800288e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e029      	b.n	80028ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	69db      	ldr	r3, [r3, #28]
 800289c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80028a4:	d111      	bne.n	80028ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80028ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80028b0:	68f8      	ldr	r0, [r7, #12]
 80028b2:	f000 f81e 	bl	80028f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2220      	movs	r2, #32
 80028ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e00f      	b.n	80028ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	69da      	ldr	r2, [r3, #28]
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	4013      	ands	r3, r2
 80028d4:	68ba      	ldr	r2, [r7, #8]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	bf0c      	ite	eq
 80028da:	2301      	moveq	r3, #1
 80028dc:	2300      	movne	r3, #0
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	461a      	mov	r2, r3
 80028e2:	79fb      	ldrb	r3, [r7, #7]
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d0a0      	beq.n	800282a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80028e8:	2300      	movs	r3, #0
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3710      	adds	r7, #16
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}

080028f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80028f2:	b480      	push	{r7}
 80028f4:	b095      	sub	sp, #84	@ 0x54
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002900:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002902:	e853 3f00 	ldrex	r3, [r3]
 8002906:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800290a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800290e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	461a      	mov	r2, r3
 8002916:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002918:	643b      	str	r3, [r7, #64]	@ 0x40
 800291a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800291c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800291e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002920:	e841 2300 	strex	r3, r2, [r1]
 8002924:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002928:	2b00      	cmp	r3, #0
 800292a:	d1e6      	bne.n	80028fa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	3308      	adds	r3, #8
 8002932:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002934:	6a3b      	ldr	r3, [r7, #32]
 8002936:	e853 3f00 	ldrex	r3, [r3]
 800293a:	61fb      	str	r3, [r7, #28]
   return(result);
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	f023 0301 	bic.w	r3, r3, #1
 8002942:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	3308      	adds	r3, #8
 800294a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800294c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800294e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002950:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002952:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002954:	e841 2300 	strex	r3, r2, [r1]
 8002958:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800295a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800295c:	2b00      	cmp	r3, #0
 800295e:	d1e5      	bne.n	800292c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002964:	2b01      	cmp	r3, #1
 8002966:	d118      	bne.n	800299a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	e853 3f00 	ldrex	r3, [r3]
 8002974:	60bb      	str	r3, [r7, #8]
   return(result);
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	f023 0310 	bic.w	r3, r3, #16
 800297c:	647b      	str	r3, [r7, #68]	@ 0x44
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	461a      	mov	r2, r3
 8002984:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002986:	61bb      	str	r3, [r7, #24]
 8002988:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800298a:	6979      	ldr	r1, [r7, #20]
 800298c:	69ba      	ldr	r2, [r7, #24]
 800298e:	e841 2300 	strex	r3, r2, [r1]
 8002992:	613b      	str	r3, [r7, #16]
   return(result);
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d1e6      	bne.n	8002968 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2220      	movs	r2, #32
 800299e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2200      	movs	r2, #0
 80029a6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2200      	movs	r2, #0
 80029ac:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80029ae:	bf00      	nop
 80029b0:	3754      	adds	r7, #84	@ 0x54
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
	...

080029bc <std>:
 80029bc:	2300      	movs	r3, #0
 80029be:	b510      	push	{r4, lr}
 80029c0:	4604      	mov	r4, r0
 80029c2:	e9c0 3300 	strd	r3, r3, [r0]
 80029c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80029ca:	6083      	str	r3, [r0, #8]
 80029cc:	8181      	strh	r1, [r0, #12]
 80029ce:	6643      	str	r3, [r0, #100]	@ 0x64
 80029d0:	81c2      	strh	r2, [r0, #14]
 80029d2:	6183      	str	r3, [r0, #24]
 80029d4:	4619      	mov	r1, r3
 80029d6:	2208      	movs	r2, #8
 80029d8:	305c      	adds	r0, #92	@ 0x5c
 80029da:	f000 f906 	bl	8002bea <memset>
 80029de:	4b0d      	ldr	r3, [pc, #52]	@ (8002a14 <std+0x58>)
 80029e0:	6263      	str	r3, [r4, #36]	@ 0x24
 80029e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002a18 <std+0x5c>)
 80029e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80029e6:	4b0d      	ldr	r3, [pc, #52]	@ (8002a1c <std+0x60>)
 80029e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80029ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002a20 <std+0x64>)
 80029ec:	6323      	str	r3, [r4, #48]	@ 0x30
 80029ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002a24 <std+0x68>)
 80029f0:	6224      	str	r4, [r4, #32]
 80029f2:	429c      	cmp	r4, r3
 80029f4:	d006      	beq.n	8002a04 <std+0x48>
 80029f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80029fa:	4294      	cmp	r4, r2
 80029fc:	d002      	beq.n	8002a04 <std+0x48>
 80029fe:	33d0      	adds	r3, #208	@ 0xd0
 8002a00:	429c      	cmp	r4, r3
 8002a02:	d105      	bne.n	8002a10 <std+0x54>
 8002a04:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002a08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a0c:	f000 b966 	b.w	8002cdc <__retarget_lock_init_recursive>
 8002a10:	bd10      	pop	{r4, pc}
 8002a12:	bf00      	nop
 8002a14:	08002b65 	.word	0x08002b65
 8002a18:	08002b87 	.word	0x08002b87
 8002a1c:	08002bbf 	.word	0x08002bbf
 8002a20:	08002be3 	.word	0x08002be3
 8002a24:	20000114 	.word	0x20000114

08002a28 <stdio_exit_handler>:
 8002a28:	4a02      	ldr	r2, [pc, #8]	@ (8002a34 <stdio_exit_handler+0xc>)
 8002a2a:	4903      	ldr	r1, [pc, #12]	@ (8002a38 <stdio_exit_handler+0x10>)
 8002a2c:	4803      	ldr	r0, [pc, #12]	@ (8002a3c <stdio_exit_handler+0x14>)
 8002a2e:	f000 b869 	b.w	8002b04 <_fwalk_sglue>
 8002a32:	bf00      	nop
 8002a34:	2000000c 	.word	0x2000000c
 8002a38:	08003579 	.word	0x08003579
 8002a3c:	2000001c 	.word	0x2000001c

08002a40 <cleanup_stdio>:
 8002a40:	6841      	ldr	r1, [r0, #4]
 8002a42:	4b0c      	ldr	r3, [pc, #48]	@ (8002a74 <cleanup_stdio+0x34>)
 8002a44:	4299      	cmp	r1, r3
 8002a46:	b510      	push	{r4, lr}
 8002a48:	4604      	mov	r4, r0
 8002a4a:	d001      	beq.n	8002a50 <cleanup_stdio+0x10>
 8002a4c:	f000 fd94 	bl	8003578 <_fflush_r>
 8002a50:	68a1      	ldr	r1, [r4, #8]
 8002a52:	4b09      	ldr	r3, [pc, #36]	@ (8002a78 <cleanup_stdio+0x38>)
 8002a54:	4299      	cmp	r1, r3
 8002a56:	d002      	beq.n	8002a5e <cleanup_stdio+0x1e>
 8002a58:	4620      	mov	r0, r4
 8002a5a:	f000 fd8d 	bl	8003578 <_fflush_r>
 8002a5e:	68e1      	ldr	r1, [r4, #12]
 8002a60:	4b06      	ldr	r3, [pc, #24]	@ (8002a7c <cleanup_stdio+0x3c>)
 8002a62:	4299      	cmp	r1, r3
 8002a64:	d004      	beq.n	8002a70 <cleanup_stdio+0x30>
 8002a66:	4620      	mov	r0, r4
 8002a68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a6c:	f000 bd84 	b.w	8003578 <_fflush_r>
 8002a70:	bd10      	pop	{r4, pc}
 8002a72:	bf00      	nop
 8002a74:	20000114 	.word	0x20000114
 8002a78:	2000017c 	.word	0x2000017c
 8002a7c:	200001e4 	.word	0x200001e4

08002a80 <global_stdio_init.part.0>:
 8002a80:	b510      	push	{r4, lr}
 8002a82:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab0 <global_stdio_init.part.0+0x30>)
 8002a84:	4c0b      	ldr	r4, [pc, #44]	@ (8002ab4 <global_stdio_init.part.0+0x34>)
 8002a86:	4a0c      	ldr	r2, [pc, #48]	@ (8002ab8 <global_stdio_init.part.0+0x38>)
 8002a88:	601a      	str	r2, [r3, #0]
 8002a8a:	4620      	mov	r0, r4
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	2104      	movs	r1, #4
 8002a90:	f7ff ff94 	bl	80029bc <std>
 8002a94:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002a98:	2201      	movs	r2, #1
 8002a9a:	2109      	movs	r1, #9
 8002a9c:	f7ff ff8e 	bl	80029bc <std>
 8002aa0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002aa4:	2202      	movs	r2, #2
 8002aa6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002aaa:	2112      	movs	r1, #18
 8002aac:	f7ff bf86 	b.w	80029bc <std>
 8002ab0:	2000024c 	.word	0x2000024c
 8002ab4:	20000114 	.word	0x20000114
 8002ab8:	08002a29 	.word	0x08002a29

08002abc <__sfp_lock_acquire>:
 8002abc:	4801      	ldr	r0, [pc, #4]	@ (8002ac4 <__sfp_lock_acquire+0x8>)
 8002abe:	f000 b90e 	b.w	8002cde <__retarget_lock_acquire_recursive>
 8002ac2:	bf00      	nop
 8002ac4:	20000255 	.word	0x20000255

08002ac8 <__sfp_lock_release>:
 8002ac8:	4801      	ldr	r0, [pc, #4]	@ (8002ad0 <__sfp_lock_release+0x8>)
 8002aca:	f000 b909 	b.w	8002ce0 <__retarget_lock_release_recursive>
 8002ace:	bf00      	nop
 8002ad0:	20000255 	.word	0x20000255

08002ad4 <__sinit>:
 8002ad4:	b510      	push	{r4, lr}
 8002ad6:	4604      	mov	r4, r0
 8002ad8:	f7ff fff0 	bl	8002abc <__sfp_lock_acquire>
 8002adc:	6a23      	ldr	r3, [r4, #32]
 8002ade:	b11b      	cbz	r3, 8002ae8 <__sinit+0x14>
 8002ae0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ae4:	f7ff bff0 	b.w	8002ac8 <__sfp_lock_release>
 8002ae8:	4b04      	ldr	r3, [pc, #16]	@ (8002afc <__sinit+0x28>)
 8002aea:	6223      	str	r3, [r4, #32]
 8002aec:	4b04      	ldr	r3, [pc, #16]	@ (8002b00 <__sinit+0x2c>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d1f5      	bne.n	8002ae0 <__sinit+0xc>
 8002af4:	f7ff ffc4 	bl	8002a80 <global_stdio_init.part.0>
 8002af8:	e7f2      	b.n	8002ae0 <__sinit+0xc>
 8002afa:	bf00      	nop
 8002afc:	08002a41 	.word	0x08002a41
 8002b00:	2000024c 	.word	0x2000024c

08002b04 <_fwalk_sglue>:
 8002b04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002b08:	4607      	mov	r7, r0
 8002b0a:	4688      	mov	r8, r1
 8002b0c:	4614      	mov	r4, r2
 8002b0e:	2600      	movs	r6, #0
 8002b10:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002b14:	f1b9 0901 	subs.w	r9, r9, #1
 8002b18:	d505      	bpl.n	8002b26 <_fwalk_sglue+0x22>
 8002b1a:	6824      	ldr	r4, [r4, #0]
 8002b1c:	2c00      	cmp	r4, #0
 8002b1e:	d1f7      	bne.n	8002b10 <_fwalk_sglue+0xc>
 8002b20:	4630      	mov	r0, r6
 8002b22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002b26:	89ab      	ldrh	r3, [r5, #12]
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d907      	bls.n	8002b3c <_fwalk_sglue+0x38>
 8002b2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002b30:	3301      	adds	r3, #1
 8002b32:	d003      	beq.n	8002b3c <_fwalk_sglue+0x38>
 8002b34:	4629      	mov	r1, r5
 8002b36:	4638      	mov	r0, r7
 8002b38:	47c0      	blx	r8
 8002b3a:	4306      	orrs	r6, r0
 8002b3c:	3568      	adds	r5, #104	@ 0x68
 8002b3e:	e7e9      	b.n	8002b14 <_fwalk_sglue+0x10>

08002b40 <iprintf>:
 8002b40:	b40f      	push	{r0, r1, r2, r3}
 8002b42:	b507      	push	{r0, r1, r2, lr}
 8002b44:	4906      	ldr	r1, [pc, #24]	@ (8002b60 <iprintf+0x20>)
 8002b46:	ab04      	add	r3, sp, #16
 8002b48:	6808      	ldr	r0, [r1, #0]
 8002b4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8002b4e:	6881      	ldr	r1, [r0, #8]
 8002b50:	9301      	str	r3, [sp, #4]
 8002b52:	f000 f9e9 	bl	8002f28 <_vfiprintf_r>
 8002b56:	b003      	add	sp, #12
 8002b58:	f85d eb04 	ldr.w	lr, [sp], #4
 8002b5c:	b004      	add	sp, #16
 8002b5e:	4770      	bx	lr
 8002b60:	20000018 	.word	0x20000018

08002b64 <__sread>:
 8002b64:	b510      	push	{r4, lr}
 8002b66:	460c      	mov	r4, r1
 8002b68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b6c:	f000 f868 	bl	8002c40 <_read_r>
 8002b70:	2800      	cmp	r0, #0
 8002b72:	bfab      	itete	ge
 8002b74:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002b76:	89a3      	ldrhlt	r3, [r4, #12]
 8002b78:	181b      	addge	r3, r3, r0
 8002b7a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002b7e:	bfac      	ite	ge
 8002b80:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002b82:	81a3      	strhlt	r3, [r4, #12]
 8002b84:	bd10      	pop	{r4, pc}

08002b86 <__swrite>:
 8002b86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b8a:	461f      	mov	r7, r3
 8002b8c:	898b      	ldrh	r3, [r1, #12]
 8002b8e:	05db      	lsls	r3, r3, #23
 8002b90:	4605      	mov	r5, r0
 8002b92:	460c      	mov	r4, r1
 8002b94:	4616      	mov	r6, r2
 8002b96:	d505      	bpl.n	8002ba4 <__swrite+0x1e>
 8002b98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f000 f83c 	bl	8002c1c <_lseek_r>
 8002ba4:	89a3      	ldrh	r3, [r4, #12]
 8002ba6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002baa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002bae:	81a3      	strh	r3, [r4, #12]
 8002bb0:	4632      	mov	r2, r6
 8002bb2:	463b      	mov	r3, r7
 8002bb4:	4628      	mov	r0, r5
 8002bb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002bba:	f000 b853 	b.w	8002c64 <_write_r>

08002bbe <__sseek>:
 8002bbe:	b510      	push	{r4, lr}
 8002bc0:	460c      	mov	r4, r1
 8002bc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002bc6:	f000 f829 	bl	8002c1c <_lseek_r>
 8002bca:	1c43      	adds	r3, r0, #1
 8002bcc:	89a3      	ldrh	r3, [r4, #12]
 8002bce:	bf15      	itete	ne
 8002bd0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002bd2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002bd6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002bda:	81a3      	strheq	r3, [r4, #12]
 8002bdc:	bf18      	it	ne
 8002bde:	81a3      	strhne	r3, [r4, #12]
 8002be0:	bd10      	pop	{r4, pc}

08002be2 <__sclose>:
 8002be2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002be6:	f000 b809 	b.w	8002bfc <_close_r>

08002bea <memset>:
 8002bea:	4402      	add	r2, r0
 8002bec:	4603      	mov	r3, r0
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d100      	bne.n	8002bf4 <memset+0xa>
 8002bf2:	4770      	bx	lr
 8002bf4:	f803 1b01 	strb.w	r1, [r3], #1
 8002bf8:	e7f9      	b.n	8002bee <memset+0x4>
	...

08002bfc <_close_r>:
 8002bfc:	b538      	push	{r3, r4, r5, lr}
 8002bfe:	4d06      	ldr	r5, [pc, #24]	@ (8002c18 <_close_r+0x1c>)
 8002c00:	2300      	movs	r3, #0
 8002c02:	4604      	mov	r4, r0
 8002c04:	4608      	mov	r0, r1
 8002c06:	602b      	str	r3, [r5, #0]
 8002c08:	f7fd fd60 	bl	80006cc <_close>
 8002c0c:	1c43      	adds	r3, r0, #1
 8002c0e:	d102      	bne.n	8002c16 <_close_r+0x1a>
 8002c10:	682b      	ldr	r3, [r5, #0]
 8002c12:	b103      	cbz	r3, 8002c16 <_close_r+0x1a>
 8002c14:	6023      	str	r3, [r4, #0]
 8002c16:	bd38      	pop	{r3, r4, r5, pc}
 8002c18:	20000250 	.word	0x20000250

08002c1c <_lseek_r>:
 8002c1c:	b538      	push	{r3, r4, r5, lr}
 8002c1e:	4d07      	ldr	r5, [pc, #28]	@ (8002c3c <_lseek_r+0x20>)
 8002c20:	4604      	mov	r4, r0
 8002c22:	4608      	mov	r0, r1
 8002c24:	4611      	mov	r1, r2
 8002c26:	2200      	movs	r2, #0
 8002c28:	602a      	str	r2, [r5, #0]
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	f7fd fd75 	bl	800071a <_lseek>
 8002c30:	1c43      	adds	r3, r0, #1
 8002c32:	d102      	bne.n	8002c3a <_lseek_r+0x1e>
 8002c34:	682b      	ldr	r3, [r5, #0]
 8002c36:	b103      	cbz	r3, 8002c3a <_lseek_r+0x1e>
 8002c38:	6023      	str	r3, [r4, #0]
 8002c3a:	bd38      	pop	{r3, r4, r5, pc}
 8002c3c:	20000250 	.word	0x20000250

08002c40 <_read_r>:
 8002c40:	b538      	push	{r3, r4, r5, lr}
 8002c42:	4d07      	ldr	r5, [pc, #28]	@ (8002c60 <_read_r+0x20>)
 8002c44:	4604      	mov	r4, r0
 8002c46:	4608      	mov	r0, r1
 8002c48:	4611      	mov	r1, r2
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	602a      	str	r2, [r5, #0]
 8002c4e:	461a      	mov	r2, r3
 8002c50:	f7fd fd1f 	bl	8000692 <_read>
 8002c54:	1c43      	adds	r3, r0, #1
 8002c56:	d102      	bne.n	8002c5e <_read_r+0x1e>
 8002c58:	682b      	ldr	r3, [r5, #0]
 8002c5a:	b103      	cbz	r3, 8002c5e <_read_r+0x1e>
 8002c5c:	6023      	str	r3, [r4, #0]
 8002c5e:	bd38      	pop	{r3, r4, r5, pc}
 8002c60:	20000250 	.word	0x20000250

08002c64 <_write_r>:
 8002c64:	b538      	push	{r3, r4, r5, lr}
 8002c66:	4d07      	ldr	r5, [pc, #28]	@ (8002c84 <_write_r+0x20>)
 8002c68:	4604      	mov	r4, r0
 8002c6a:	4608      	mov	r0, r1
 8002c6c:	4611      	mov	r1, r2
 8002c6e:	2200      	movs	r2, #0
 8002c70:	602a      	str	r2, [r5, #0]
 8002c72:	461a      	mov	r2, r3
 8002c74:	f7fd fb23 	bl	80002be <_write>
 8002c78:	1c43      	adds	r3, r0, #1
 8002c7a:	d102      	bne.n	8002c82 <_write_r+0x1e>
 8002c7c:	682b      	ldr	r3, [r5, #0]
 8002c7e:	b103      	cbz	r3, 8002c82 <_write_r+0x1e>
 8002c80:	6023      	str	r3, [r4, #0]
 8002c82:	bd38      	pop	{r3, r4, r5, pc}
 8002c84:	20000250 	.word	0x20000250

08002c88 <__errno>:
 8002c88:	4b01      	ldr	r3, [pc, #4]	@ (8002c90 <__errno+0x8>)
 8002c8a:	6818      	ldr	r0, [r3, #0]
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	20000018 	.word	0x20000018

08002c94 <__libc_init_array>:
 8002c94:	b570      	push	{r4, r5, r6, lr}
 8002c96:	4d0d      	ldr	r5, [pc, #52]	@ (8002ccc <__libc_init_array+0x38>)
 8002c98:	4c0d      	ldr	r4, [pc, #52]	@ (8002cd0 <__libc_init_array+0x3c>)
 8002c9a:	1b64      	subs	r4, r4, r5
 8002c9c:	10a4      	asrs	r4, r4, #2
 8002c9e:	2600      	movs	r6, #0
 8002ca0:	42a6      	cmp	r6, r4
 8002ca2:	d109      	bne.n	8002cb8 <__libc_init_array+0x24>
 8002ca4:	4d0b      	ldr	r5, [pc, #44]	@ (8002cd4 <__libc_init_array+0x40>)
 8002ca6:	4c0c      	ldr	r4, [pc, #48]	@ (8002cd8 <__libc_init_array+0x44>)
 8002ca8:	f000 fdb6 	bl	8003818 <_init>
 8002cac:	1b64      	subs	r4, r4, r5
 8002cae:	10a4      	asrs	r4, r4, #2
 8002cb0:	2600      	movs	r6, #0
 8002cb2:	42a6      	cmp	r6, r4
 8002cb4:	d105      	bne.n	8002cc2 <__libc_init_array+0x2e>
 8002cb6:	bd70      	pop	{r4, r5, r6, pc}
 8002cb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cbc:	4798      	blx	r3
 8002cbe:	3601      	adds	r6, #1
 8002cc0:	e7ee      	b.n	8002ca0 <__libc_init_array+0xc>
 8002cc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cc6:	4798      	blx	r3
 8002cc8:	3601      	adds	r6, #1
 8002cca:	e7f2      	b.n	8002cb2 <__libc_init_array+0x1e>
 8002ccc:	080038b8 	.word	0x080038b8
 8002cd0:	080038b8 	.word	0x080038b8
 8002cd4:	080038b8 	.word	0x080038b8
 8002cd8:	080038bc 	.word	0x080038bc

08002cdc <__retarget_lock_init_recursive>:
 8002cdc:	4770      	bx	lr

08002cde <__retarget_lock_acquire_recursive>:
 8002cde:	4770      	bx	lr

08002ce0 <__retarget_lock_release_recursive>:
 8002ce0:	4770      	bx	lr
	...

08002ce4 <_free_r>:
 8002ce4:	b538      	push	{r3, r4, r5, lr}
 8002ce6:	4605      	mov	r5, r0
 8002ce8:	2900      	cmp	r1, #0
 8002cea:	d041      	beq.n	8002d70 <_free_r+0x8c>
 8002cec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002cf0:	1f0c      	subs	r4, r1, #4
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	bfb8      	it	lt
 8002cf6:	18e4      	addlt	r4, r4, r3
 8002cf8:	f000 f8e0 	bl	8002ebc <__malloc_lock>
 8002cfc:	4a1d      	ldr	r2, [pc, #116]	@ (8002d74 <_free_r+0x90>)
 8002cfe:	6813      	ldr	r3, [r2, #0]
 8002d00:	b933      	cbnz	r3, 8002d10 <_free_r+0x2c>
 8002d02:	6063      	str	r3, [r4, #4]
 8002d04:	6014      	str	r4, [r2, #0]
 8002d06:	4628      	mov	r0, r5
 8002d08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002d0c:	f000 b8dc 	b.w	8002ec8 <__malloc_unlock>
 8002d10:	42a3      	cmp	r3, r4
 8002d12:	d908      	bls.n	8002d26 <_free_r+0x42>
 8002d14:	6820      	ldr	r0, [r4, #0]
 8002d16:	1821      	adds	r1, r4, r0
 8002d18:	428b      	cmp	r3, r1
 8002d1a:	bf01      	itttt	eq
 8002d1c:	6819      	ldreq	r1, [r3, #0]
 8002d1e:	685b      	ldreq	r3, [r3, #4]
 8002d20:	1809      	addeq	r1, r1, r0
 8002d22:	6021      	streq	r1, [r4, #0]
 8002d24:	e7ed      	b.n	8002d02 <_free_r+0x1e>
 8002d26:	461a      	mov	r2, r3
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	b10b      	cbz	r3, 8002d30 <_free_r+0x4c>
 8002d2c:	42a3      	cmp	r3, r4
 8002d2e:	d9fa      	bls.n	8002d26 <_free_r+0x42>
 8002d30:	6811      	ldr	r1, [r2, #0]
 8002d32:	1850      	adds	r0, r2, r1
 8002d34:	42a0      	cmp	r0, r4
 8002d36:	d10b      	bne.n	8002d50 <_free_r+0x6c>
 8002d38:	6820      	ldr	r0, [r4, #0]
 8002d3a:	4401      	add	r1, r0
 8002d3c:	1850      	adds	r0, r2, r1
 8002d3e:	4283      	cmp	r3, r0
 8002d40:	6011      	str	r1, [r2, #0]
 8002d42:	d1e0      	bne.n	8002d06 <_free_r+0x22>
 8002d44:	6818      	ldr	r0, [r3, #0]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	6053      	str	r3, [r2, #4]
 8002d4a:	4408      	add	r0, r1
 8002d4c:	6010      	str	r0, [r2, #0]
 8002d4e:	e7da      	b.n	8002d06 <_free_r+0x22>
 8002d50:	d902      	bls.n	8002d58 <_free_r+0x74>
 8002d52:	230c      	movs	r3, #12
 8002d54:	602b      	str	r3, [r5, #0]
 8002d56:	e7d6      	b.n	8002d06 <_free_r+0x22>
 8002d58:	6820      	ldr	r0, [r4, #0]
 8002d5a:	1821      	adds	r1, r4, r0
 8002d5c:	428b      	cmp	r3, r1
 8002d5e:	bf04      	itt	eq
 8002d60:	6819      	ldreq	r1, [r3, #0]
 8002d62:	685b      	ldreq	r3, [r3, #4]
 8002d64:	6063      	str	r3, [r4, #4]
 8002d66:	bf04      	itt	eq
 8002d68:	1809      	addeq	r1, r1, r0
 8002d6a:	6021      	streq	r1, [r4, #0]
 8002d6c:	6054      	str	r4, [r2, #4]
 8002d6e:	e7ca      	b.n	8002d06 <_free_r+0x22>
 8002d70:	bd38      	pop	{r3, r4, r5, pc}
 8002d72:	bf00      	nop
 8002d74:	2000025c 	.word	0x2000025c

08002d78 <sbrk_aligned>:
 8002d78:	b570      	push	{r4, r5, r6, lr}
 8002d7a:	4e0f      	ldr	r6, [pc, #60]	@ (8002db8 <sbrk_aligned+0x40>)
 8002d7c:	460c      	mov	r4, r1
 8002d7e:	6831      	ldr	r1, [r6, #0]
 8002d80:	4605      	mov	r5, r0
 8002d82:	b911      	cbnz	r1, 8002d8a <sbrk_aligned+0x12>
 8002d84:	f000 fcb4 	bl	80036f0 <_sbrk_r>
 8002d88:	6030      	str	r0, [r6, #0]
 8002d8a:	4621      	mov	r1, r4
 8002d8c:	4628      	mov	r0, r5
 8002d8e:	f000 fcaf 	bl	80036f0 <_sbrk_r>
 8002d92:	1c43      	adds	r3, r0, #1
 8002d94:	d103      	bne.n	8002d9e <sbrk_aligned+0x26>
 8002d96:	f04f 34ff 	mov.w	r4, #4294967295
 8002d9a:	4620      	mov	r0, r4
 8002d9c:	bd70      	pop	{r4, r5, r6, pc}
 8002d9e:	1cc4      	adds	r4, r0, #3
 8002da0:	f024 0403 	bic.w	r4, r4, #3
 8002da4:	42a0      	cmp	r0, r4
 8002da6:	d0f8      	beq.n	8002d9a <sbrk_aligned+0x22>
 8002da8:	1a21      	subs	r1, r4, r0
 8002daa:	4628      	mov	r0, r5
 8002dac:	f000 fca0 	bl	80036f0 <_sbrk_r>
 8002db0:	3001      	adds	r0, #1
 8002db2:	d1f2      	bne.n	8002d9a <sbrk_aligned+0x22>
 8002db4:	e7ef      	b.n	8002d96 <sbrk_aligned+0x1e>
 8002db6:	bf00      	nop
 8002db8:	20000258 	.word	0x20000258

08002dbc <_malloc_r>:
 8002dbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002dc0:	1ccd      	adds	r5, r1, #3
 8002dc2:	f025 0503 	bic.w	r5, r5, #3
 8002dc6:	3508      	adds	r5, #8
 8002dc8:	2d0c      	cmp	r5, #12
 8002dca:	bf38      	it	cc
 8002dcc:	250c      	movcc	r5, #12
 8002dce:	2d00      	cmp	r5, #0
 8002dd0:	4606      	mov	r6, r0
 8002dd2:	db01      	blt.n	8002dd8 <_malloc_r+0x1c>
 8002dd4:	42a9      	cmp	r1, r5
 8002dd6:	d904      	bls.n	8002de2 <_malloc_r+0x26>
 8002dd8:	230c      	movs	r3, #12
 8002dda:	6033      	str	r3, [r6, #0]
 8002ddc:	2000      	movs	r0, #0
 8002dde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002de2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002eb8 <_malloc_r+0xfc>
 8002de6:	f000 f869 	bl	8002ebc <__malloc_lock>
 8002dea:	f8d8 3000 	ldr.w	r3, [r8]
 8002dee:	461c      	mov	r4, r3
 8002df0:	bb44      	cbnz	r4, 8002e44 <_malloc_r+0x88>
 8002df2:	4629      	mov	r1, r5
 8002df4:	4630      	mov	r0, r6
 8002df6:	f7ff ffbf 	bl	8002d78 <sbrk_aligned>
 8002dfa:	1c43      	adds	r3, r0, #1
 8002dfc:	4604      	mov	r4, r0
 8002dfe:	d158      	bne.n	8002eb2 <_malloc_r+0xf6>
 8002e00:	f8d8 4000 	ldr.w	r4, [r8]
 8002e04:	4627      	mov	r7, r4
 8002e06:	2f00      	cmp	r7, #0
 8002e08:	d143      	bne.n	8002e92 <_malloc_r+0xd6>
 8002e0a:	2c00      	cmp	r4, #0
 8002e0c:	d04b      	beq.n	8002ea6 <_malloc_r+0xea>
 8002e0e:	6823      	ldr	r3, [r4, #0]
 8002e10:	4639      	mov	r1, r7
 8002e12:	4630      	mov	r0, r6
 8002e14:	eb04 0903 	add.w	r9, r4, r3
 8002e18:	f000 fc6a 	bl	80036f0 <_sbrk_r>
 8002e1c:	4581      	cmp	r9, r0
 8002e1e:	d142      	bne.n	8002ea6 <_malloc_r+0xea>
 8002e20:	6821      	ldr	r1, [r4, #0]
 8002e22:	1a6d      	subs	r5, r5, r1
 8002e24:	4629      	mov	r1, r5
 8002e26:	4630      	mov	r0, r6
 8002e28:	f7ff ffa6 	bl	8002d78 <sbrk_aligned>
 8002e2c:	3001      	adds	r0, #1
 8002e2e:	d03a      	beq.n	8002ea6 <_malloc_r+0xea>
 8002e30:	6823      	ldr	r3, [r4, #0]
 8002e32:	442b      	add	r3, r5
 8002e34:	6023      	str	r3, [r4, #0]
 8002e36:	f8d8 3000 	ldr.w	r3, [r8]
 8002e3a:	685a      	ldr	r2, [r3, #4]
 8002e3c:	bb62      	cbnz	r2, 8002e98 <_malloc_r+0xdc>
 8002e3e:	f8c8 7000 	str.w	r7, [r8]
 8002e42:	e00f      	b.n	8002e64 <_malloc_r+0xa8>
 8002e44:	6822      	ldr	r2, [r4, #0]
 8002e46:	1b52      	subs	r2, r2, r5
 8002e48:	d420      	bmi.n	8002e8c <_malloc_r+0xd0>
 8002e4a:	2a0b      	cmp	r2, #11
 8002e4c:	d917      	bls.n	8002e7e <_malloc_r+0xc2>
 8002e4e:	1961      	adds	r1, r4, r5
 8002e50:	42a3      	cmp	r3, r4
 8002e52:	6025      	str	r5, [r4, #0]
 8002e54:	bf18      	it	ne
 8002e56:	6059      	strne	r1, [r3, #4]
 8002e58:	6863      	ldr	r3, [r4, #4]
 8002e5a:	bf08      	it	eq
 8002e5c:	f8c8 1000 	streq.w	r1, [r8]
 8002e60:	5162      	str	r2, [r4, r5]
 8002e62:	604b      	str	r3, [r1, #4]
 8002e64:	4630      	mov	r0, r6
 8002e66:	f000 f82f 	bl	8002ec8 <__malloc_unlock>
 8002e6a:	f104 000b 	add.w	r0, r4, #11
 8002e6e:	1d23      	adds	r3, r4, #4
 8002e70:	f020 0007 	bic.w	r0, r0, #7
 8002e74:	1ac2      	subs	r2, r0, r3
 8002e76:	bf1c      	itt	ne
 8002e78:	1a1b      	subne	r3, r3, r0
 8002e7a:	50a3      	strne	r3, [r4, r2]
 8002e7c:	e7af      	b.n	8002dde <_malloc_r+0x22>
 8002e7e:	6862      	ldr	r2, [r4, #4]
 8002e80:	42a3      	cmp	r3, r4
 8002e82:	bf0c      	ite	eq
 8002e84:	f8c8 2000 	streq.w	r2, [r8]
 8002e88:	605a      	strne	r2, [r3, #4]
 8002e8a:	e7eb      	b.n	8002e64 <_malloc_r+0xa8>
 8002e8c:	4623      	mov	r3, r4
 8002e8e:	6864      	ldr	r4, [r4, #4]
 8002e90:	e7ae      	b.n	8002df0 <_malloc_r+0x34>
 8002e92:	463c      	mov	r4, r7
 8002e94:	687f      	ldr	r7, [r7, #4]
 8002e96:	e7b6      	b.n	8002e06 <_malloc_r+0x4a>
 8002e98:	461a      	mov	r2, r3
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	42a3      	cmp	r3, r4
 8002e9e:	d1fb      	bne.n	8002e98 <_malloc_r+0xdc>
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	6053      	str	r3, [r2, #4]
 8002ea4:	e7de      	b.n	8002e64 <_malloc_r+0xa8>
 8002ea6:	230c      	movs	r3, #12
 8002ea8:	6033      	str	r3, [r6, #0]
 8002eaa:	4630      	mov	r0, r6
 8002eac:	f000 f80c 	bl	8002ec8 <__malloc_unlock>
 8002eb0:	e794      	b.n	8002ddc <_malloc_r+0x20>
 8002eb2:	6005      	str	r5, [r0, #0]
 8002eb4:	e7d6      	b.n	8002e64 <_malloc_r+0xa8>
 8002eb6:	bf00      	nop
 8002eb8:	2000025c 	.word	0x2000025c

08002ebc <__malloc_lock>:
 8002ebc:	4801      	ldr	r0, [pc, #4]	@ (8002ec4 <__malloc_lock+0x8>)
 8002ebe:	f7ff bf0e 	b.w	8002cde <__retarget_lock_acquire_recursive>
 8002ec2:	bf00      	nop
 8002ec4:	20000254 	.word	0x20000254

08002ec8 <__malloc_unlock>:
 8002ec8:	4801      	ldr	r0, [pc, #4]	@ (8002ed0 <__malloc_unlock+0x8>)
 8002eca:	f7ff bf09 	b.w	8002ce0 <__retarget_lock_release_recursive>
 8002ece:	bf00      	nop
 8002ed0:	20000254 	.word	0x20000254

08002ed4 <__sfputc_r>:
 8002ed4:	6893      	ldr	r3, [r2, #8]
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	b410      	push	{r4}
 8002edc:	6093      	str	r3, [r2, #8]
 8002ede:	da08      	bge.n	8002ef2 <__sfputc_r+0x1e>
 8002ee0:	6994      	ldr	r4, [r2, #24]
 8002ee2:	42a3      	cmp	r3, r4
 8002ee4:	db01      	blt.n	8002eea <__sfputc_r+0x16>
 8002ee6:	290a      	cmp	r1, #10
 8002ee8:	d103      	bne.n	8002ef2 <__sfputc_r+0x1e>
 8002eea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002eee:	f000 bb6b 	b.w	80035c8 <__swbuf_r>
 8002ef2:	6813      	ldr	r3, [r2, #0]
 8002ef4:	1c58      	adds	r0, r3, #1
 8002ef6:	6010      	str	r0, [r2, #0]
 8002ef8:	7019      	strb	r1, [r3, #0]
 8002efa:	4608      	mov	r0, r1
 8002efc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002f00:	4770      	bx	lr

08002f02 <__sfputs_r>:
 8002f02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f04:	4606      	mov	r6, r0
 8002f06:	460f      	mov	r7, r1
 8002f08:	4614      	mov	r4, r2
 8002f0a:	18d5      	adds	r5, r2, r3
 8002f0c:	42ac      	cmp	r4, r5
 8002f0e:	d101      	bne.n	8002f14 <__sfputs_r+0x12>
 8002f10:	2000      	movs	r0, #0
 8002f12:	e007      	b.n	8002f24 <__sfputs_r+0x22>
 8002f14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f18:	463a      	mov	r2, r7
 8002f1a:	4630      	mov	r0, r6
 8002f1c:	f7ff ffda 	bl	8002ed4 <__sfputc_r>
 8002f20:	1c43      	adds	r3, r0, #1
 8002f22:	d1f3      	bne.n	8002f0c <__sfputs_r+0xa>
 8002f24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002f28 <_vfiprintf_r>:
 8002f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f2c:	460d      	mov	r5, r1
 8002f2e:	b09d      	sub	sp, #116	@ 0x74
 8002f30:	4614      	mov	r4, r2
 8002f32:	4698      	mov	r8, r3
 8002f34:	4606      	mov	r6, r0
 8002f36:	b118      	cbz	r0, 8002f40 <_vfiprintf_r+0x18>
 8002f38:	6a03      	ldr	r3, [r0, #32]
 8002f3a:	b90b      	cbnz	r3, 8002f40 <_vfiprintf_r+0x18>
 8002f3c:	f7ff fdca 	bl	8002ad4 <__sinit>
 8002f40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002f42:	07d9      	lsls	r1, r3, #31
 8002f44:	d405      	bmi.n	8002f52 <_vfiprintf_r+0x2a>
 8002f46:	89ab      	ldrh	r3, [r5, #12]
 8002f48:	059a      	lsls	r2, r3, #22
 8002f4a:	d402      	bmi.n	8002f52 <_vfiprintf_r+0x2a>
 8002f4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002f4e:	f7ff fec6 	bl	8002cde <__retarget_lock_acquire_recursive>
 8002f52:	89ab      	ldrh	r3, [r5, #12]
 8002f54:	071b      	lsls	r3, r3, #28
 8002f56:	d501      	bpl.n	8002f5c <_vfiprintf_r+0x34>
 8002f58:	692b      	ldr	r3, [r5, #16]
 8002f5a:	b99b      	cbnz	r3, 8002f84 <_vfiprintf_r+0x5c>
 8002f5c:	4629      	mov	r1, r5
 8002f5e:	4630      	mov	r0, r6
 8002f60:	f000 fb70 	bl	8003644 <__swsetup_r>
 8002f64:	b170      	cbz	r0, 8002f84 <_vfiprintf_r+0x5c>
 8002f66:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002f68:	07dc      	lsls	r4, r3, #31
 8002f6a:	d504      	bpl.n	8002f76 <_vfiprintf_r+0x4e>
 8002f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f70:	b01d      	add	sp, #116	@ 0x74
 8002f72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f76:	89ab      	ldrh	r3, [r5, #12]
 8002f78:	0598      	lsls	r0, r3, #22
 8002f7a:	d4f7      	bmi.n	8002f6c <_vfiprintf_r+0x44>
 8002f7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002f7e:	f7ff feaf 	bl	8002ce0 <__retarget_lock_release_recursive>
 8002f82:	e7f3      	b.n	8002f6c <_vfiprintf_r+0x44>
 8002f84:	2300      	movs	r3, #0
 8002f86:	9309      	str	r3, [sp, #36]	@ 0x24
 8002f88:	2320      	movs	r3, #32
 8002f8a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002f8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002f92:	2330      	movs	r3, #48	@ 0x30
 8002f94:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003144 <_vfiprintf_r+0x21c>
 8002f98:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002f9c:	f04f 0901 	mov.w	r9, #1
 8002fa0:	4623      	mov	r3, r4
 8002fa2:	469a      	mov	sl, r3
 8002fa4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002fa8:	b10a      	cbz	r2, 8002fae <_vfiprintf_r+0x86>
 8002faa:	2a25      	cmp	r2, #37	@ 0x25
 8002fac:	d1f9      	bne.n	8002fa2 <_vfiprintf_r+0x7a>
 8002fae:	ebba 0b04 	subs.w	fp, sl, r4
 8002fb2:	d00b      	beq.n	8002fcc <_vfiprintf_r+0xa4>
 8002fb4:	465b      	mov	r3, fp
 8002fb6:	4622      	mov	r2, r4
 8002fb8:	4629      	mov	r1, r5
 8002fba:	4630      	mov	r0, r6
 8002fbc:	f7ff ffa1 	bl	8002f02 <__sfputs_r>
 8002fc0:	3001      	adds	r0, #1
 8002fc2:	f000 80a7 	beq.w	8003114 <_vfiprintf_r+0x1ec>
 8002fc6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002fc8:	445a      	add	r2, fp
 8002fca:	9209      	str	r2, [sp, #36]	@ 0x24
 8002fcc:	f89a 3000 	ldrb.w	r3, [sl]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	f000 809f 	beq.w	8003114 <_vfiprintf_r+0x1ec>
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8002fdc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002fe0:	f10a 0a01 	add.w	sl, sl, #1
 8002fe4:	9304      	str	r3, [sp, #16]
 8002fe6:	9307      	str	r3, [sp, #28]
 8002fe8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002fec:	931a      	str	r3, [sp, #104]	@ 0x68
 8002fee:	4654      	mov	r4, sl
 8002ff0:	2205      	movs	r2, #5
 8002ff2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ff6:	4853      	ldr	r0, [pc, #332]	@ (8003144 <_vfiprintf_r+0x21c>)
 8002ff8:	f7fd f8ea 	bl	80001d0 <memchr>
 8002ffc:	9a04      	ldr	r2, [sp, #16]
 8002ffe:	b9d8      	cbnz	r0, 8003038 <_vfiprintf_r+0x110>
 8003000:	06d1      	lsls	r1, r2, #27
 8003002:	bf44      	itt	mi
 8003004:	2320      	movmi	r3, #32
 8003006:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800300a:	0713      	lsls	r3, r2, #28
 800300c:	bf44      	itt	mi
 800300e:	232b      	movmi	r3, #43	@ 0x2b
 8003010:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003014:	f89a 3000 	ldrb.w	r3, [sl]
 8003018:	2b2a      	cmp	r3, #42	@ 0x2a
 800301a:	d015      	beq.n	8003048 <_vfiprintf_r+0x120>
 800301c:	9a07      	ldr	r2, [sp, #28]
 800301e:	4654      	mov	r4, sl
 8003020:	2000      	movs	r0, #0
 8003022:	f04f 0c0a 	mov.w	ip, #10
 8003026:	4621      	mov	r1, r4
 8003028:	f811 3b01 	ldrb.w	r3, [r1], #1
 800302c:	3b30      	subs	r3, #48	@ 0x30
 800302e:	2b09      	cmp	r3, #9
 8003030:	d94b      	bls.n	80030ca <_vfiprintf_r+0x1a2>
 8003032:	b1b0      	cbz	r0, 8003062 <_vfiprintf_r+0x13a>
 8003034:	9207      	str	r2, [sp, #28]
 8003036:	e014      	b.n	8003062 <_vfiprintf_r+0x13a>
 8003038:	eba0 0308 	sub.w	r3, r0, r8
 800303c:	fa09 f303 	lsl.w	r3, r9, r3
 8003040:	4313      	orrs	r3, r2
 8003042:	9304      	str	r3, [sp, #16]
 8003044:	46a2      	mov	sl, r4
 8003046:	e7d2      	b.n	8002fee <_vfiprintf_r+0xc6>
 8003048:	9b03      	ldr	r3, [sp, #12]
 800304a:	1d19      	adds	r1, r3, #4
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	9103      	str	r1, [sp, #12]
 8003050:	2b00      	cmp	r3, #0
 8003052:	bfbb      	ittet	lt
 8003054:	425b      	neglt	r3, r3
 8003056:	f042 0202 	orrlt.w	r2, r2, #2
 800305a:	9307      	strge	r3, [sp, #28]
 800305c:	9307      	strlt	r3, [sp, #28]
 800305e:	bfb8      	it	lt
 8003060:	9204      	strlt	r2, [sp, #16]
 8003062:	7823      	ldrb	r3, [r4, #0]
 8003064:	2b2e      	cmp	r3, #46	@ 0x2e
 8003066:	d10a      	bne.n	800307e <_vfiprintf_r+0x156>
 8003068:	7863      	ldrb	r3, [r4, #1]
 800306a:	2b2a      	cmp	r3, #42	@ 0x2a
 800306c:	d132      	bne.n	80030d4 <_vfiprintf_r+0x1ac>
 800306e:	9b03      	ldr	r3, [sp, #12]
 8003070:	1d1a      	adds	r2, r3, #4
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	9203      	str	r2, [sp, #12]
 8003076:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800307a:	3402      	adds	r4, #2
 800307c:	9305      	str	r3, [sp, #20]
 800307e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003154 <_vfiprintf_r+0x22c>
 8003082:	7821      	ldrb	r1, [r4, #0]
 8003084:	2203      	movs	r2, #3
 8003086:	4650      	mov	r0, sl
 8003088:	f7fd f8a2 	bl	80001d0 <memchr>
 800308c:	b138      	cbz	r0, 800309e <_vfiprintf_r+0x176>
 800308e:	9b04      	ldr	r3, [sp, #16]
 8003090:	eba0 000a 	sub.w	r0, r0, sl
 8003094:	2240      	movs	r2, #64	@ 0x40
 8003096:	4082      	lsls	r2, r0
 8003098:	4313      	orrs	r3, r2
 800309a:	3401      	adds	r4, #1
 800309c:	9304      	str	r3, [sp, #16]
 800309e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80030a2:	4829      	ldr	r0, [pc, #164]	@ (8003148 <_vfiprintf_r+0x220>)
 80030a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80030a8:	2206      	movs	r2, #6
 80030aa:	f7fd f891 	bl	80001d0 <memchr>
 80030ae:	2800      	cmp	r0, #0
 80030b0:	d03f      	beq.n	8003132 <_vfiprintf_r+0x20a>
 80030b2:	4b26      	ldr	r3, [pc, #152]	@ (800314c <_vfiprintf_r+0x224>)
 80030b4:	bb1b      	cbnz	r3, 80030fe <_vfiprintf_r+0x1d6>
 80030b6:	9b03      	ldr	r3, [sp, #12]
 80030b8:	3307      	adds	r3, #7
 80030ba:	f023 0307 	bic.w	r3, r3, #7
 80030be:	3308      	adds	r3, #8
 80030c0:	9303      	str	r3, [sp, #12]
 80030c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80030c4:	443b      	add	r3, r7
 80030c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80030c8:	e76a      	b.n	8002fa0 <_vfiprintf_r+0x78>
 80030ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80030ce:	460c      	mov	r4, r1
 80030d0:	2001      	movs	r0, #1
 80030d2:	e7a8      	b.n	8003026 <_vfiprintf_r+0xfe>
 80030d4:	2300      	movs	r3, #0
 80030d6:	3401      	adds	r4, #1
 80030d8:	9305      	str	r3, [sp, #20]
 80030da:	4619      	mov	r1, r3
 80030dc:	f04f 0c0a 	mov.w	ip, #10
 80030e0:	4620      	mov	r0, r4
 80030e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80030e6:	3a30      	subs	r2, #48	@ 0x30
 80030e8:	2a09      	cmp	r2, #9
 80030ea:	d903      	bls.n	80030f4 <_vfiprintf_r+0x1cc>
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d0c6      	beq.n	800307e <_vfiprintf_r+0x156>
 80030f0:	9105      	str	r1, [sp, #20]
 80030f2:	e7c4      	b.n	800307e <_vfiprintf_r+0x156>
 80030f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80030f8:	4604      	mov	r4, r0
 80030fa:	2301      	movs	r3, #1
 80030fc:	e7f0      	b.n	80030e0 <_vfiprintf_r+0x1b8>
 80030fe:	ab03      	add	r3, sp, #12
 8003100:	9300      	str	r3, [sp, #0]
 8003102:	462a      	mov	r2, r5
 8003104:	4b12      	ldr	r3, [pc, #72]	@ (8003150 <_vfiprintf_r+0x228>)
 8003106:	a904      	add	r1, sp, #16
 8003108:	4630      	mov	r0, r6
 800310a:	f3af 8000 	nop.w
 800310e:	4607      	mov	r7, r0
 8003110:	1c78      	adds	r0, r7, #1
 8003112:	d1d6      	bne.n	80030c2 <_vfiprintf_r+0x19a>
 8003114:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003116:	07d9      	lsls	r1, r3, #31
 8003118:	d405      	bmi.n	8003126 <_vfiprintf_r+0x1fe>
 800311a:	89ab      	ldrh	r3, [r5, #12]
 800311c:	059a      	lsls	r2, r3, #22
 800311e:	d402      	bmi.n	8003126 <_vfiprintf_r+0x1fe>
 8003120:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003122:	f7ff fddd 	bl	8002ce0 <__retarget_lock_release_recursive>
 8003126:	89ab      	ldrh	r3, [r5, #12]
 8003128:	065b      	lsls	r3, r3, #25
 800312a:	f53f af1f 	bmi.w	8002f6c <_vfiprintf_r+0x44>
 800312e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003130:	e71e      	b.n	8002f70 <_vfiprintf_r+0x48>
 8003132:	ab03      	add	r3, sp, #12
 8003134:	9300      	str	r3, [sp, #0]
 8003136:	462a      	mov	r2, r5
 8003138:	4b05      	ldr	r3, [pc, #20]	@ (8003150 <_vfiprintf_r+0x228>)
 800313a:	a904      	add	r1, sp, #16
 800313c:	4630      	mov	r0, r6
 800313e:	f000 f879 	bl	8003234 <_printf_i>
 8003142:	e7e4      	b.n	800310e <_vfiprintf_r+0x1e6>
 8003144:	0800387c 	.word	0x0800387c
 8003148:	08003886 	.word	0x08003886
 800314c:	00000000 	.word	0x00000000
 8003150:	08002f03 	.word	0x08002f03
 8003154:	08003882 	.word	0x08003882

08003158 <_printf_common>:
 8003158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800315c:	4616      	mov	r6, r2
 800315e:	4698      	mov	r8, r3
 8003160:	688a      	ldr	r2, [r1, #8]
 8003162:	690b      	ldr	r3, [r1, #16]
 8003164:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003168:	4293      	cmp	r3, r2
 800316a:	bfb8      	it	lt
 800316c:	4613      	movlt	r3, r2
 800316e:	6033      	str	r3, [r6, #0]
 8003170:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003174:	4607      	mov	r7, r0
 8003176:	460c      	mov	r4, r1
 8003178:	b10a      	cbz	r2, 800317e <_printf_common+0x26>
 800317a:	3301      	adds	r3, #1
 800317c:	6033      	str	r3, [r6, #0]
 800317e:	6823      	ldr	r3, [r4, #0]
 8003180:	0699      	lsls	r1, r3, #26
 8003182:	bf42      	ittt	mi
 8003184:	6833      	ldrmi	r3, [r6, #0]
 8003186:	3302      	addmi	r3, #2
 8003188:	6033      	strmi	r3, [r6, #0]
 800318a:	6825      	ldr	r5, [r4, #0]
 800318c:	f015 0506 	ands.w	r5, r5, #6
 8003190:	d106      	bne.n	80031a0 <_printf_common+0x48>
 8003192:	f104 0a19 	add.w	sl, r4, #25
 8003196:	68e3      	ldr	r3, [r4, #12]
 8003198:	6832      	ldr	r2, [r6, #0]
 800319a:	1a9b      	subs	r3, r3, r2
 800319c:	42ab      	cmp	r3, r5
 800319e:	dc26      	bgt.n	80031ee <_printf_common+0x96>
 80031a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80031a4:	6822      	ldr	r2, [r4, #0]
 80031a6:	3b00      	subs	r3, #0
 80031a8:	bf18      	it	ne
 80031aa:	2301      	movne	r3, #1
 80031ac:	0692      	lsls	r2, r2, #26
 80031ae:	d42b      	bmi.n	8003208 <_printf_common+0xb0>
 80031b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80031b4:	4641      	mov	r1, r8
 80031b6:	4638      	mov	r0, r7
 80031b8:	47c8      	blx	r9
 80031ba:	3001      	adds	r0, #1
 80031bc:	d01e      	beq.n	80031fc <_printf_common+0xa4>
 80031be:	6823      	ldr	r3, [r4, #0]
 80031c0:	6922      	ldr	r2, [r4, #16]
 80031c2:	f003 0306 	and.w	r3, r3, #6
 80031c6:	2b04      	cmp	r3, #4
 80031c8:	bf02      	ittt	eq
 80031ca:	68e5      	ldreq	r5, [r4, #12]
 80031cc:	6833      	ldreq	r3, [r6, #0]
 80031ce:	1aed      	subeq	r5, r5, r3
 80031d0:	68a3      	ldr	r3, [r4, #8]
 80031d2:	bf0c      	ite	eq
 80031d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80031d8:	2500      	movne	r5, #0
 80031da:	4293      	cmp	r3, r2
 80031dc:	bfc4      	itt	gt
 80031de:	1a9b      	subgt	r3, r3, r2
 80031e0:	18ed      	addgt	r5, r5, r3
 80031e2:	2600      	movs	r6, #0
 80031e4:	341a      	adds	r4, #26
 80031e6:	42b5      	cmp	r5, r6
 80031e8:	d11a      	bne.n	8003220 <_printf_common+0xc8>
 80031ea:	2000      	movs	r0, #0
 80031ec:	e008      	b.n	8003200 <_printf_common+0xa8>
 80031ee:	2301      	movs	r3, #1
 80031f0:	4652      	mov	r2, sl
 80031f2:	4641      	mov	r1, r8
 80031f4:	4638      	mov	r0, r7
 80031f6:	47c8      	blx	r9
 80031f8:	3001      	adds	r0, #1
 80031fa:	d103      	bne.n	8003204 <_printf_common+0xac>
 80031fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003200:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003204:	3501      	adds	r5, #1
 8003206:	e7c6      	b.n	8003196 <_printf_common+0x3e>
 8003208:	18e1      	adds	r1, r4, r3
 800320a:	1c5a      	adds	r2, r3, #1
 800320c:	2030      	movs	r0, #48	@ 0x30
 800320e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003212:	4422      	add	r2, r4
 8003214:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003218:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800321c:	3302      	adds	r3, #2
 800321e:	e7c7      	b.n	80031b0 <_printf_common+0x58>
 8003220:	2301      	movs	r3, #1
 8003222:	4622      	mov	r2, r4
 8003224:	4641      	mov	r1, r8
 8003226:	4638      	mov	r0, r7
 8003228:	47c8      	blx	r9
 800322a:	3001      	adds	r0, #1
 800322c:	d0e6      	beq.n	80031fc <_printf_common+0xa4>
 800322e:	3601      	adds	r6, #1
 8003230:	e7d9      	b.n	80031e6 <_printf_common+0x8e>
	...

08003234 <_printf_i>:
 8003234:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003238:	7e0f      	ldrb	r7, [r1, #24]
 800323a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800323c:	2f78      	cmp	r7, #120	@ 0x78
 800323e:	4691      	mov	r9, r2
 8003240:	4680      	mov	r8, r0
 8003242:	460c      	mov	r4, r1
 8003244:	469a      	mov	sl, r3
 8003246:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800324a:	d807      	bhi.n	800325c <_printf_i+0x28>
 800324c:	2f62      	cmp	r7, #98	@ 0x62
 800324e:	d80a      	bhi.n	8003266 <_printf_i+0x32>
 8003250:	2f00      	cmp	r7, #0
 8003252:	f000 80d1 	beq.w	80033f8 <_printf_i+0x1c4>
 8003256:	2f58      	cmp	r7, #88	@ 0x58
 8003258:	f000 80b8 	beq.w	80033cc <_printf_i+0x198>
 800325c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003260:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003264:	e03a      	b.n	80032dc <_printf_i+0xa8>
 8003266:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800326a:	2b15      	cmp	r3, #21
 800326c:	d8f6      	bhi.n	800325c <_printf_i+0x28>
 800326e:	a101      	add	r1, pc, #4	@ (adr r1, 8003274 <_printf_i+0x40>)
 8003270:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003274:	080032cd 	.word	0x080032cd
 8003278:	080032e1 	.word	0x080032e1
 800327c:	0800325d 	.word	0x0800325d
 8003280:	0800325d 	.word	0x0800325d
 8003284:	0800325d 	.word	0x0800325d
 8003288:	0800325d 	.word	0x0800325d
 800328c:	080032e1 	.word	0x080032e1
 8003290:	0800325d 	.word	0x0800325d
 8003294:	0800325d 	.word	0x0800325d
 8003298:	0800325d 	.word	0x0800325d
 800329c:	0800325d 	.word	0x0800325d
 80032a0:	080033df 	.word	0x080033df
 80032a4:	0800330b 	.word	0x0800330b
 80032a8:	08003399 	.word	0x08003399
 80032ac:	0800325d 	.word	0x0800325d
 80032b0:	0800325d 	.word	0x0800325d
 80032b4:	08003401 	.word	0x08003401
 80032b8:	0800325d 	.word	0x0800325d
 80032bc:	0800330b 	.word	0x0800330b
 80032c0:	0800325d 	.word	0x0800325d
 80032c4:	0800325d 	.word	0x0800325d
 80032c8:	080033a1 	.word	0x080033a1
 80032cc:	6833      	ldr	r3, [r6, #0]
 80032ce:	1d1a      	adds	r2, r3, #4
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	6032      	str	r2, [r6, #0]
 80032d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80032d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80032dc:	2301      	movs	r3, #1
 80032de:	e09c      	b.n	800341a <_printf_i+0x1e6>
 80032e0:	6833      	ldr	r3, [r6, #0]
 80032e2:	6820      	ldr	r0, [r4, #0]
 80032e4:	1d19      	adds	r1, r3, #4
 80032e6:	6031      	str	r1, [r6, #0]
 80032e8:	0606      	lsls	r6, r0, #24
 80032ea:	d501      	bpl.n	80032f0 <_printf_i+0xbc>
 80032ec:	681d      	ldr	r5, [r3, #0]
 80032ee:	e003      	b.n	80032f8 <_printf_i+0xc4>
 80032f0:	0645      	lsls	r5, r0, #25
 80032f2:	d5fb      	bpl.n	80032ec <_printf_i+0xb8>
 80032f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80032f8:	2d00      	cmp	r5, #0
 80032fa:	da03      	bge.n	8003304 <_printf_i+0xd0>
 80032fc:	232d      	movs	r3, #45	@ 0x2d
 80032fe:	426d      	negs	r5, r5
 8003300:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003304:	4858      	ldr	r0, [pc, #352]	@ (8003468 <_printf_i+0x234>)
 8003306:	230a      	movs	r3, #10
 8003308:	e011      	b.n	800332e <_printf_i+0xfa>
 800330a:	6821      	ldr	r1, [r4, #0]
 800330c:	6833      	ldr	r3, [r6, #0]
 800330e:	0608      	lsls	r0, r1, #24
 8003310:	f853 5b04 	ldr.w	r5, [r3], #4
 8003314:	d402      	bmi.n	800331c <_printf_i+0xe8>
 8003316:	0649      	lsls	r1, r1, #25
 8003318:	bf48      	it	mi
 800331a:	b2ad      	uxthmi	r5, r5
 800331c:	2f6f      	cmp	r7, #111	@ 0x6f
 800331e:	4852      	ldr	r0, [pc, #328]	@ (8003468 <_printf_i+0x234>)
 8003320:	6033      	str	r3, [r6, #0]
 8003322:	bf14      	ite	ne
 8003324:	230a      	movne	r3, #10
 8003326:	2308      	moveq	r3, #8
 8003328:	2100      	movs	r1, #0
 800332a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800332e:	6866      	ldr	r6, [r4, #4]
 8003330:	60a6      	str	r6, [r4, #8]
 8003332:	2e00      	cmp	r6, #0
 8003334:	db05      	blt.n	8003342 <_printf_i+0x10e>
 8003336:	6821      	ldr	r1, [r4, #0]
 8003338:	432e      	orrs	r6, r5
 800333a:	f021 0104 	bic.w	r1, r1, #4
 800333e:	6021      	str	r1, [r4, #0]
 8003340:	d04b      	beq.n	80033da <_printf_i+0x1a6>
 8003342:	4616      	mov	r6, r2
 8003344:	fbb5 f1f3 	udiv	r1, r5, r3
 8003348:	fb03 5711 	mls	r7, r3, r1, r5
 800334c:	5dc7      	ldrb	r7, [r0, r7]
 800334e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003352:	462f      	mov	r7, r5
 8003354:	42bb      	cmp	r3, r7
 8003356:	460d      	mov	r5, r1
 8003358:	d9f4      	bls.n	8003344 <_printf_i+0x110>
 800335a:	2b08      	cmp	r3, #8
 800335c:	d10b      	bne.n	8003376 <_printf_i+0x142>
 800335e:	6823      	ldr	r3, [r4, #0]
 8003360:	07df      	lsls	r7, r3, #31
 8003362:	d508      	bpl.n	8003376 <_printf_i+0x142>
 8003364:	6923      	ldr	r3, [r4, #16]
 8003366:	6861      	ldr	r1, [r4, #4]
 8003368:	4299      	cmp	r1, r3
 800336a:	bfde      	ittt	le
 800336c:	2330      	movle	r3, #48	@ 0x30
 800336e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003372:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003376:	1b92      	subs	r2, r2, r6
 8003378:	6122      	str	r2, [r4, #16]
 800337a:	f8cd a000 	str.w	sl, [sp]
 800337e:	464b      	mov	r3, r9
 8003380:	aa03      	add	r2, sp, #12
 8003382:	4621      	mov	r1, r4
 8003384:	4640      	mov	r0, r8
 8003386:	f7ff fee7 	bl	8003158 <_printf_common>
 800338a:	3001      	adds	r0, #1
 800338c:	d14a      	bne.n	8003424 <_printf_i+0x1f0>
 800338e:	f04f 30ff 	mov.w	r0, #4294967295
 8003392:	b004      	add	sp, #16
 8003394:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003398:	6823      	ldr	r3, [r4, #0]
 800339a:	f043 0320 	orr.w	r3, r3, #32
 800339e:	6023      	str	r3, [r4, #0]
 80033a0:	4832      	ldr	r0, [pc, #200]	@ (800346c <_printf_i+0x238>)
 80033a2:	2778      	movs	r7, #120	@ 0x78
 80033a4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80033a8:	6823      	ldr	r3, [r4, #0]
 80033aa:	6831      	ldr	r1, [r6, #0]
 80033ac:	061f      	lsls	r7, r3, #24
 80033ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80033b2:	d402      	bmi.n	80033ba <_printf_i+0x186>
 80033b4:	065f      	lsls	r7, r3, #25
 80033b6:	bf48      	it	mi
 80033b8:	b2ad      	uxthmi	r5, r5
 80033ba:	6031      	str	r1, [r6, #0]
 80033bc:	07d9      	lsls	r1, r3, #31
 80033be:	bf44      	itt	mi
 80033c0:	f043 0320 	orrmi.w	r3, r3, #32
 80033c4:	6023      	strmi	r3, [r4, #0]
 80033c6:	b11d      	cbz	r5, 80033d0 <_printf_i+0x19c>
 80033c8:	2310      	movs	r3, #16
 80033ca:	e7ad      	b.n	8003328 <_printf_i+0xf4>
 80033cc:	4826      	ldr	r0, [pc, #152]	@ (8003468 <_printf_i+0x234>)
 80033ce:	e7e9      	b.n	80033a4 <_printf_i+0x170>
 80033d0:	6823      	ldr	r3, [r4, #0]
 80033d2:	f023 0320 	bic.w	r3, r3, #32
 80033d6:	6023      	str	r3, [r4, #0]
 80033d8:	e7f6      	b.n	80033c8 <_printf_i+0x194>
 80033da:	4616      	mov	r6, r2
 80033dc:	e7bd      	b.n	800335a <_printf_i+0x126>
 80033de:	6833      	ldr	r3, [r6, #0]
 80033e0:	6825      	ldr	r5, [r4, #0]
 80033e2:	6961      	ldr	r1, [r4, #20]
 80033e4:	1d18      	adds	r0, r3, #4
 80033e6:	6030      	str	r0, [r6, #0]
 80033e8:	062e      	lsls	r6, r5, #24
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	d501      	bpl.n	80033f2 <_printf_i+0x1be>
 80033ee:	6019      	str	r1, [r3, #0]
 80033f0:	e002      	b.n	80033f8 <_printf_i+0x1c4>
 80033f2:	0668      	lsls	r0, r5, #25
 80033f4:	d5fb      	bpl.n	80033ee <_printf_i+0x1ba>
 80033f6:	8019      	strh	r1, [r3, #0]
 80033f8:	2300      	movs	r3, #0
 80033fa:	6123      	str	r3, [r4, #16]
 80033fc:	4616      	mov	r6, r2
 80033fe:	e7bc      	b.n	800337a <_printf_i+0x146>
 8003400:	6833      	ldr	r3, [r6, #0]
 8003402:	1d1a      	adds	r2, r3, #4
 8003404:	6032      	str	r2, [r6, #0]
 8003406:	681e      	ldr	r6, [r3, #0]
 8003408:	6862      	ldr	r2, [r4, #4]
 800340a:	2100      	movs	r1, #0
 800340c:	4630      	mov	r0, r6
 800340e:	f7fc fedf 	bl	80001d0 <memchr>
 8003412:	b108      	cbz	r0, 8003418 <_printf_i+0x1e4>
 8003414:	1b80      	subs	r0, r0, r6
 8003416:	6060      	str	r0, [r4, #4]
 8003418:	6863      	ldr	r3, [r4, #4]
 800341a:	6123      	str	r3, [r4, #16]
 800341c:	2300      	movs	r3, #0
 800341e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003422:	e7aa      	b.n	800337a <_printf_i+0x146>
 8003424:	6923      	ldr	r3, [r4, #16]
 8003426:	4632      	mov	r2, r6
 8003428:	4649      	mov	r1, r9
 800342a:	4640      	mov	r0, r8
 800342c:	47d0      	blx	sl
 800342e:	3001      	adds	r0, #1
 8003430:	d0ad      	beq.n	800338e <_printf_i+0x15a>
 8003432:	6823      	ldr	r3, [r4, #0]
 8003434:	079b      	lsls	r3, r3, #30
 8003436:	d413      	bmi.n	8003460 <_printf_i+0x22c>
 8003438:	68e0      	ldr	r0, [r4, #12]
 800343a:	9b03      	ldr	r3, [sp, #12]
 800343c:	4298      	cmp	r0, r3
 800343e:	bfb8      	it	lt
 8003440:	4618      	movlt	r0, r3
 8003442:	e7a6      	b.n	8003392 <_printf_i+0x15e>
 8003444:	2301      	movs	r3, #1
 8003446:	4632      	mov	r2, r6
 8003448:	4649      	mov	r1, r9
 800344a:	4640      	mov	r0, r8
 800344c:	47d0      	blx	sl
 800344e:	3001      	adds	r0, #1
 8003450:	d09d      	beq.n	800338e <_printf_i+0x15a>
 8003452:	3501      	adds	r5, #1
 8003454:	68e3      	ldr	r3, [r4, #12]
 8003456:	9903      	ldr	r1, [sp, #12]
 8003458:	1a5b      	subs	r3, r3, r1
 800345a:	42ab      	cmp	r3, r5
 800345c:	dcf2      	bgt.n	8003444 <_printf_i+0x210>
 800345e:	e7eb      	b.n	8003438 <_printf_i+0x204>
 8003460:	2500      	movs	r5, #0
 8003462:	f104 0619 	add.w	r6, r4, #25
 8003466:	e7f5      	b.n	8003454 <_printf_i+0x220>
 8003468:	0800388d 	.word	0x0800388d
 800346c:	0800389e 	.word	0x0800389e

08003470 <__sflush_r>:
 8003470:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003474:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003478:	0716      	lsls	r6, r2, #28
 800347a:	4605      	mov	r5, r0
 800347c:	460c      	mov	r4, r1
 800347e:	d454      	bmi.n	800352a <__sflush_r+0xba>
 8003480:	684b      	ldr	r3, [r1, #4]
 8003482:	2b00      	cmp	r3, #0
 8003484:	dc02      	bgt.n	800348c <__sflush_r+0x1c>
 8003486:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003488:	2b00      	cmp	r3, #0
 800348a:	dd48      	ble.n	800351e <__sflush_r+0xae>
 800348c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800348e:	2e00      	cmp	r6, #0
 8003490:	d045      	beq.n	800351e <__sflush_r+0xae>
 8003492:	2300      	movs	r3, #0
 8003494:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003498:	682f      	ldr	r7, [r5, #0]
 800349a:	6a21      	ldr	r1, [r4, #32]
 800349c:	602b      	str	r3, [r5, #0]
 800349e:	d030      	beq.n	8003502 <__sflush_r+0x92>
 80034a0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80034a2:	89a3      	ldrh	r3, [r4, #12]
 80034a4:	0759      	lsls	r1, r3, #29
 80034a6:	d505      	bpl.n	80034b4 <__sflush_r+0x44>
 80034a8:	6863      	ldr	r3, [r4, #4]
 80034aa:	1ad2      	subs	r2, r2, r3
 80034ac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80034ae:	b10b      	cbz	r3, 80034b4 <__sflush_r+0x44>
 80034b0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80034b2:	1ad2      	subs	r2, r2, r3
 80034b4:	2300      	movs	r3, #0
 80034b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80034b8:	6a21      	ldr	r1, [r4, #32]
 80034ba:	4628      	mov	r0, r5
 80034bc:	47b0      	blx	r6
 80034be:	1c43      	adds	r3, r0, #1
 80034c0:	89a3      	ldrh	r3, [r4, #12]
 80034c2:	d106      	bne.n	80034d2 <__sflush_r+0x62>
 80034c4:	6829      	ldr	r1, [r5, #0]
 80034c6:	291d      	cmp	r1, #29
 80034c8:	d82b      	bhi.n	8003522 <__sflush_r+0xb2>
 80034ca:	4a2a      	ldr	r2, [pc, #168]	@ (8003574 <__sflush_r+0x104>)
 80034cc:	40ca      	lsrs	r2, r1
 80034ce:	07d6      	lsls	r6, r2, #31
 80034d0:	d527      	bpl.n	8003522 <__sflush_r+0xb2>
 80034d2:	2200      	movs	r2, #0
 80034d4:	6062      	str	r2, [r4, #4]
 80034d6:	04d9      	lsls	r1, r3, #19
 80034d8:	6922      	ldr	r2, [r4, #16]
 80034da:	6022      	str	r2, [r4, #0]
 80034dc:	d504      	bpl.n	80034e8 <__sflush_r+0x78>
 80034de:	1c42      	adds	r2, r0, #1
 80034e0:	d101      	bne.n	80034e6 <__sflush_r+0x76>
 80034e2:	682b      	ldr	r3, [r5, #0]
 80034e4:	b903      	cbnz	r3, 80034e8 <__sflush_r+0x78>
 80034e6:	6560      	str	r0, [r4, #84]	@ 0x54
 80034e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80034ea:	602f      	str	r7, [r5, #0]
 80034ec:	b1b9      	cbz	r1, 800351e <__sflush_r+0xae>
 80034ee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80034f2:	4299      	cmp	r1, r3
 80034f4:	d002      	beq.n	80034fc <__sflush_r+0x8c>
 80034f6:	4628      	mov	r0, r5
 80034f8:	f7ff fbf4 	bl	8002ce4 <_free_r>
 80034fc:	2300      	movs	r3, #0
 80034fe:	6363      	str	r3, [r4, #52]	@ 0x34
 8003500:	e00d      	b.n	800351e <__sflush_r+0xae>
 8003502:	2301      	movs	r3, #1
 8003504:	4628      	mov	r0, r5
 8003506:	47b0      	blx	r6
 8003508:	4602      	mov	r2, r0
 800350a:	1c50      	adds	r0, r2, #1
 800350c:	d1c9      	bne.n	80034a2 <__sflush_r+0x32>
 800350e:	682b      	ldr	r3, [r5, #0]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d0c6      	beq.n	80034a2 <__sflush_r+0x32>
 8003514:	2b1d      	cmp	r3, #29
 8003516:	d001      	beq.n	800351c <__sflush_r+0xac>
 8003518:	2b16      	cmp	r3, #22
 800351a:	d11e      	bne.n	800355a <__sflush_r+0xea>
 800351c:	602f      	str	r7, [r5, #0]
 800351e:	2000      	movs	r0, #0
 8003520:	e022      	b.n	8003568 <__sflush_r+0xf8>
 8003522:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003526:	b21b      	sxth	r3, r3
 8003528:	e01b      	b.n	8003562 <__sflush_r+0xf2>
 800352a:	690f      	ldr	r7, [r1, #16]
 800352c:	2f00      	cmp	r7, #0
 800352e:	d0f6      	beq.n	800351e <__sflush_r+0xae>
 8003530:	0793      	lsls	r3, r2, #30
 8003532:	680e      	ldr	r6, [r1, #0]
 8003534:	bf08      	it	eq
 8003536:	694b      	ldreq	r3, [r1, #20]
 8003538:	600f      	str	r7, [r1, #0]
 800353a:	bf18      	it	ne
 800353c:	2300      	movne	r3, #0
 800353e:	eba6 0807 	sub.w	r8, r6, r7
 8003542:	608b      	str	r3, [r1, #8]
 8003544:	f1b8 0f00 	cmp.w	r8, #0
 8003548:	dde9      	ble.n	800351e <__sflush_r+0xae>
 800354a:	6a21      	ldr	r1, [r4, #32]
 800354c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800354e:	4643      	mov	r3, r8
 8003550:	463a      	mov	r2, r7
 8003552:	4628      	mov	r0, r5
 8003554:	47b0      	blx	r6
 8003556:	2800      	cmp	r0, #0
 8003558:	dc08      	bgt.n	800356c <__sflush_r+0xfc>
 800355a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800355e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003562:	81a3      	strh	r3, [r4, #12]
 8003564:	f04f 30ff 	mov.w	r0, #4294967295
 8003568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800356c:	4407      	add	r7, r0
 800356e:	eba8 0800 	sub.w	r8, r8, r0
 8003572:	e7e7      	b.n	8003544 <__sflush_r+0xd4>
 8003574:	20400001 	.word	0x20400001

08003578 <_fflush_r>:
 8003578:	b538      	push	{r3, r4, r5, lr}
 800357a:	690b      	ldr	r3, [r1, #16]
 800357c:	4605      	mov	r5, r0
 800357e:	460c      	mov	r4, r1
 8003580:	b913      	cbnz	r3, 8003588 <_fflush_r+0x10>
 8003582:	2500      	movs	r5, #0
 8003584:	4628      	mov	r0, r5
 8003586:	bd38      	pop	{r3, r4, r5, pc}
 8003588:	b118      	cbz	r0, 8003592 <_fflush_r+0x1a>
 800358a:	6a03      	ldr	r3, [r0, #32]
 800358c:	b90b      	cbnz	r3, 8003592 <_fflush_r+0x1a>
 800358e:	f7ff faa1 	bl	8002ad4 <__sinit>
 8003592:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d0f3      	beq.n	8003582 <_fflush_r+0xa>
 800359a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800359c:	07d0      	lsls	r0, r2, #31
 800359e:	d404      	bmi.n	80035aa <_fflush_r+0x32>
 80035a0:	0599      	lsls	r1, r3, #22
 80035a2:	d402      	bmi.n	80035aa <_fflush_r+0x32>
 80035a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80035a6:	f7ff fb9a 	bl	8002cde <__retarget_lock_acquire_recursive>
 80035aa:	4628      	mov	r0, r5
 80035ac:	4621      	mov	r1, r4
 80035ae:	f7ff ff5f 	bl	8003470 <__sflush_r>
 80035b2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80035b4:	07da      	lsls	r2, r3, #31
 80035b6:	4605      	mov	r5, r0
 80035b8:	d4e4      	bmi.n	8003584 <_fflush_r+0xc>
 80035ba:	89a3      	ldrh	r3, [r4, #12]
 80035bc:	059b      	lsls	r3, r3, #22
 80035be:	d4e1      	bmi.n	8003584 <_fflush_r+0xc>
 80035c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80035c2:	f7ff fb8d 	bl	8002ce0 <__retarget_lock_release_recursive>
 80035c6:	e7dd      	b.n	8003584 <_fflush_r+0xc>

080035c8 <__swbuf_r>:
 80035c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035ca:	460e      	mov	r6, r1
 80035cc:	4614      	mov	r4, r2
 80035ce:	4605      	mov	r5, r0
 80035d0:	b118      	cbz	r0, 80035da <__swbuf_r+0x12>
 80035d2:	6a03      	ldr	r3, [r0, #32]
 80035d4:	b90b      	cbnz	r3, 80035da <__swbuf_r+0x12>
 80035d6:	f7ff fa7d 	bl	8002ad4 <__sinit>
 80035da:	69a3      	ldr	r3, [r4, #24]
 80035dc:	60a3      	str	r3, [r4, #8]
 80035de:	89a3      	ldrh	r3, [r4, #12]
 80035e0:	071a      	lsls	r2, r3, #28
 80035e2:	d501      	bpl.n	80035e8 <__swbuf_r+0x20>
 80035e4:	6923      	ldr	r3, [r4, #16]
 80035e6:	b943      	cbnz	r3, 80035fa <__swbuf_r+0x32>
 80035e8:	4621      	mov	r1, r4
 80035ea:	4628      	mov	r0, r5
 80035ec:	f000 f82a 	bl	8003644 <__swsetup_r>
 80035f0:	b118      	cbz	r0, 80035fa <__swbuf_r+0x32>
 80035f2:	f04f 37ff 	mov.w	r7, #4294967295
 80035f6:	4638      	mov	r0, r7
 80035f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035fa:	6823      	ldr	r3, [r4, #0]
 80035fc:	6922      	ldr	r2, [r4, #16]
 80035fe:	1a98      	subs	r0, r3, r2
 8003600:	6963      	ldr	r3, [r4, #20]
 8003602:	b2f6      	uxtb	r6, r6
 8003604:	4283      	cmp	r3, r0
 8003606:	4637      	mov	r7, r6
 8003608:	dc05      	bgt.n	8003616 <__swbuf_r+0x4e>
 800360a:	4621      	mov	r1, r4
 800360c:	4628      	mov	r0, r5
 800360e:	f7ff ffb3 	bl	8003578 <_fflush_r>
 8003612:	2800      	cmp	r0, #0
 8003614:	d1ed      	bne.n	80035f2 <__swbuf_r+0x2a>
 8003616:	68a3      	ldr	r3, [r4, #8]
 8003618:	3b01      	subs	r3, #1
 800361a:	60a3      	str	r3, [r4, #8]
 800361c:	6823      	ldr	r3, [r4, #0]
 800361e:	1c5a      	adds	r2, r3, #1
 8003620:	6022      	str	r2, [r4, #0]
 8003622:	701e      	strb	r6, [r3, #0]
 8003624:	6962      	ldr	r2, [r4, #20]
 8003626:	1c43      	adds	r3, r0, #1
 8003628:	429a      	cmp	r2, r3
 800362a:	d004      	beq.n	8003636 <__swbuf_r+0x6e>
 800362c:	89a3      	ldrh	r3, [r4, #12]
 800362e:	07db      	lsls	r3, r3, #31
 8003630:	d5e1      	bpl.n	80035f6 <__swbuf_r+0x2e>
 8003632:	2e0a      	cmp	r6, #10
 8003634:	d1df      	bne.n	80035f6 <__swbuf_r+0x2e>
 8003636:	4621      	mov	r1, r4
 8003638:	4628      	mov	r0, r5
 800363a:	f7ff ff9d 	bl	8003578 <_fflush_r>
 800363e:	2800      	cmp	r0, #0
 8003640:	d0d9      	beq.n	80035f6 <__swbuf_r+0x2e>
 8003642:	e7d6      	b.n	80035f2 <__swbuf_r+0x2a>

08003644 <__swsetup_r>:
 8003644:	b538      	push	{r3, r4, r5, lr}
 8003646:	4b29      	ldr	r3, [pc, #164]	@ (80036ec <__swsetup_r+0xa8>)
 8003648:	4605      	mov	r5, r0
 800364a:	6818      	ldr	r0, [r3, #0]
 800364c:	460c      	mov	r4, r1
 800364e:	b118      	cbz	r0, 8003658 <__swsetup_r+0x14>
 8003650:	6a03      	ldr	r3, [r0, #32]
 8003652:	b90b      	cbnz	r3, 8003658 <__swsetup_r+0x14>
 8003654:	f7ff fa3e 	bl	8002ad4 <__sinit>
 8003658:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800365c:	0719      	lsls	r1, r3, #28
 800365e:	d422      	bmi.n	80036a6 <__swsetup_r+0x62>
 8003660:	06da      	lsls	r2, r3, #27
 8003662:	d407      	bmi.n	8003674 <__swsetup_r+0x30>
 8003664:	2209      	movs	r2, #9
 8003666:	602a      	str	r2, [r5, #0]
 8003668:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800366c:	81a3      	strh	r3, [r4, #12]
 800366e:	f04f 30ff 	mov.w	r0, #4294967295
 8003672:	e033      	b.n	80036dc <__swsetup_r+0x98>
 8003674:	0758      	lsls	r0, r3, #29
 8003676:	d512      	bpl.n	800369e <__swsetup_r+0x5a>
 8003678:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800367a:	b141      	cbz	r1, 800368e <__swsetup_r+0x4a>
 800367c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003680:	4299      	cmp	r1, r3
 8003682:	d002      	beq.n	800368a <__swsetup_r+0x46>
 8003684:	4628      	mov	r0, r5
 8003686:	f7ff fb2d 	bl	8002ce4 <_free_r>
 800368a:	2300      	movs	r3, #0
 800368c:	6363      	str	r3, [r4, #52]	@ 0x34
 800368e:	89a3      	ldrh	r3, [r4, #12]
 8003690:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003694:	81a3      	strh	r3, [r4, #12]
 8003696:	2300      	movs	r3, #0
 8003698:	6063      	str	r3, [r4, #4]
 800369a:	6923      	ldr	r3, [r4, #16]
 800369c:	6023      	str	r3, [r4, #0]
 800369e:	89a3      	ldrh	r3, [r4, #12]
 80036a0:	f043 0308 	orr.w	r3, r3, #8
 80036a4:	81a3      	strh	r3, [r4, #12]
 80036a6:	6923      	ldr	r3, [r4, #16]
 80036a8:	b94b      	cbnz	r3, 80036be <__swsetup_r+0x7a>
 80036aa:	89a3      	ldrh	r3, [r4, #12]
 80036ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80036b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036b4:	d003      	beq.n	80036be <__swsetup_r+0x7a>
 80036b6:	4621      	mov	r1, r4
 80036b8:	4628      	mov	r0, r5
 80036ba:	f000 f84f 	bl	800375c <__smakebuf_r>
 80036be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036c2:	f013 0201 	ands.w	r2, r3, #1
 80036c6:	d00a      	beq.n	80036de <__swsetup_r+0x9a>
 80036c8:	2200      	movs	r2, #0
 80036ca:	60a2      	str	r2, [r4, #8]
 80036cc:	6962      	ldr	r2, [r4, #20]
 80036ce:	4252      	negs	r2, r2
 80036d0:	61a2      	str	r2, [r4, #24]
 80036d2:	6922      	ldr	r2, [r4, #16]
 80036d4:	b942      	cbnz	r2, 80036e8 <__swsetup_r+0xa4>
 80036d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80036da:	d1c5      	bne.n	8003668 <__swsetup_r+0x24>
 80036dc:	bd38      	pop	{r3, r4, r5, pc}
 80036de:	0799      	lsls	r1, r3, #30
 80036e0:	bf58      	it	pl
 80036e2:	6962      	ldrpl	r2, [r4, #20]
 80036e4:	60a2      	str	r2, [r4, #8]
 80036e6:	e7f4      	b.n	80036d2 <__swsetup_r+0x8e>
 80036e8:	2000      	movs	r0, #0
 80036ea:	e7f7      	b.n	80036dc <__swsetup_r+0x98>
 80036ec:	20000018 	.word	0x20000018

080036f0 <_sbrk_r>:
 80036f0:	b538      	push	{r3, r4, r5, lr}
 80036f2:	4d06      	ldr	r5, [pc, #24]	@ (800370c <_sbrk_r+0x1c>)
 80036f4:	2300      	movs	r3, #0
 80036f6:	4604      	mov	r4, r0
 80036f8:	4608      	mov	r0, r1
 80036fa:	602b      	str	r3, [r5, #0]
 80036fc:	f7fd f81a 	bl	8000734 <_sbrk>
 8003700:	1c43      	adds	r3, r0, #1
 8003702:	d102      	bne.n	800370a <_sbrk_r+0x1a>
 8003704:	682b      	ldr	r3, [r5, #0]
 8003706:	b103      	cbz	r3, 800370a <_sbrk_r+0x1a>
 8003708:	6023      	str	r3, [r4, #0]
 800370a:	bd38      	pop	{r3, r4, r5, pc}
 800370c:	20000250 	.word	0x20000250

08003710 <__swhatbuf_r>:
 8003710:	b570      	push	{r4, r5, r6, lr}
 8003712:	460c      	mov	r4, r1
 8003714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003718:	2900      	cmp	r1, #0
 800371a:	b096      	sub	sp, #88	@ 0x58
 800371c:	4615      	mov	r5, r2
 800371e:	461e      	mov	r6, r3
 8003720:	da0d      	bge.n	800373e <__swhatbuf_r+0x2e>
 8003722:	89a3      	ldrh	r3, [r4, #12]
 8003724:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003728:	f04f 0100 	mov.w	r1, #0
 800372c:	bf14      	ite	ne
 800372e:	2340      	movne	r3, #64	@ 0x40
 8003730:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003734:	2000      	movs	r0, #0
 8003736:	6031      	str	r1, [r6, #0]
 8003738:	602b      	str	r3, [r5, #0]
 800373a:	b016      	add	sp, #88	@ 0x58
 800373c:	bd70      	pop	{r4, r5, r6, pc}
 800373e:	466a      	mov	r2, sp
 8003740:	f000 f848 	bl	80037d4 <_fstat_r>
 8003744:	2800      	cmp	r0, #0
 8003746:	dbec      	blt.n	8003722 <__swhatbuf_r+0x12>
 8003748:	9901      	ldr	r1, [sp, #4]
 800374a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800374e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003752:	4259      	negs	r1, r3
 8003754:	4159      	adcs	r1, r3
 8003756:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800375a:	e7eb      	b.n	8003734 <__swhatbuf_r+0x24>

0800375c <__smakebuf_r>:
 800375c:	898b      	ldrh	r3, [r1, #12]
 800375e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003760:	079d      	lsls	r5, r3, #30
 8003762:	4606      	mov	r6, r0
 8003764:	460c      	mov	r4, r1
 8003766:	d507      	bpl.n	8003778 <__smakebuf_r+0x1c>
 8003768:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800376c:	6023      	str	r3, [r4, #0]
 800376e:	6123      	str	r3, [r4, #16]
 8003770:	2301      	movs	r3, #1
 8003772:	6163      	str	r3, [r4, #20]
 8003774:	b003      	add	sp, #12
 8003776:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003778:	ab01      	add	r3, sp, #4
 800377a:	466a      	mov	r2, sp
 800377c:	f7ff ffc8 	bl	8003710 <__swhatbuf_r>
 8003780:	9f00      	ldr	r7, [sp, #0]
 8003782:	4605      	mov	r5, r0
 8003784:	4639      	mov	r1, r7
 8003786:	4630      	mov	r0, r6
 8003788:	f7ff fb18 	bl	8002dbc <_malloc_r>
 800378c:	b948      	cbnz	r0, 80037a2 <__smakebuf_r+0x46>
 800378e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003792:	059a      	lsls	r2, r3, #22
 8003794:	d4ee      	bmi.n	8003774 <__smakebuf_r+0x18>
 8003796:	f023 0303 	bic.w	r3, r3, #3
 800379a:	f043 0302 	orr.w	r3, r3, #2
 800379e:	81a3      	strh	r3, [r4, #12]
 80037a0:	e7e2      	b.n	8003768 <__smakebuf_r+0xc>
 80037a2:	89a3      	ldrh	r3, [r4, #12]
 80037a4:	6020      	str	r0, [r4, #0]
 80037a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037aa:	81a3      	strh	r3, [r4, #12]
 80037ac:	9b01      	ldr	r3, [sp, #4]
 80037ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80037b2:	b15b      	cbz	r3, 80037cc <__smakebuf_r+0x70>
 80037b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80037b8:	4630      	mov	r0, r6
 80037ba:	f000 f81d 	bl	80037f8 <_isatty_r>
 80037be:	b128      	cbz	r0, 80037cc <__smakebuf_r+0x70>
 80037c0:	89a3      	ldrh	r3, [r4, #12]
 80037c2:	f023 0303 	bic.w	r3, r3, #3
 80037c6:	f043 0301 	orr.w	r3, r3, #1
 80037ca:	81a3      	strh	r3, [r4, #12]
 80037cc:	89a3      	ldrh	r3, [r4, #12]
 80037ce:	431d      	orrs	r5, r3
 80037d0:	81a5      	strh	r5, [r4, #12]
 80037d2:	e7cf      	b.n	8003774 <__smakebuf_r+0x18>

080037d4 <_fstat_r>:
 80037d4:	b538      	push	{r3, r4, r5, lr}
 80037d6:	4d07      	ldr	r5, [pc, #28]	@ (80037f4 <_fstat_r+0x20>)
 80037d8:	2300      	movs	r3, #0
 80037da:	4604      	mov	r4, r0
 80037dc:	4608      	mov	r0, r1
 80037de:	4611      	mov	r1, r2
 80037e0:	602b      	str	r3, [r5, #0]
 80037e2:	f7fc ff7f 	bl	80006e4 <_fstat>
 80037e6:	1c43      	adds	r3, r0, #1
 80037e8:	d102      	bne.n	80037f0 <_fstat_r+0x1c>
 80037ea:	682b      	ldr	r3, [r5, #0]
 80037ec:	b103      	cbz	r3, 80037f0 <_fstat_r+0x1c>
 80037ee:	6023      	str	r3, [r4, #0]
 80037f0:	bd38      	pop	{r3, r4, r5, pc}
 80037f2:	bf00      	nop
 80037f4:	20000250 	.word	0x20000250

080037f8 <_isatty_r>:
 80037f8:	b538      	push	{r3, r4, r5, lr}
 80037fa:	4d06      	ldr	r5, [pc, #24]	@ (8003814 <_isatty_r+0x1c>)
 80037fc:	2300      	movs	r3, #0
 80037fe:	4604      	mov	r4, r0
 8003800:	4608      	mov	r0, r1
 8003802:	602b      	str	r3, [r5, #0]
 8003804:	f7fc ff7e 	bl	8000704 <_isatty>
 8003808:	1c43      	adds	r3, r0, #1
 800380a:	d102      	bne.n	8003812 <_isatty_r+0x1a>
 800380c:	682b      	ldr	r3, [r5, #0]
 800380e:	b103      	cbz	r3, 8003812 <_isatty_r+0x1a>
 8003810:	6023      	str	r3, [r4, #0]
 8003812:	bd38      	pop	{r3, r4, r5, pc}
 8003814:	20000250 	.word	0x20000250

08003818 <_init>:
 8003818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800381a:	bf00      	nop
 800381c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800381e:	bc08      	pop	{r3}
 8003820:	469e      	mov	lr, r3
 8003822:	4770      	bx	lr

08003824 <_fini>:
 8003824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003826:	bf00      	nop
 8003828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800382a:	bc08      	pop	{r3}
 800382c:	469e      	mov	lr, r3
 800382e:	4770      	bx	lr
