Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Sep  7 09:46:03 2024
| Host         : DZ-ChangRenwei running 64-bit major release  (build 9200)
| Command      : report_drc -file emif_test_drc_opted.rpt -pb emif_test_drc_opted.pb -rpx emif_test_drc_opted.rpx
| Design       : emif_test
| Device       : xc7s50fgga484-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+--------+----------+-----------------------+------------+
| Rule   | Severity | Description           | Violations |
+--------+----------+-----------------------+------------+
| IOSR-1 | Warning  | IOB set reset sharing | 3          |
+--------+----------+-----------------------+------------+

2. REPORT DETAILS
-----------------
IOSR-1#1 Warning
IOB set reset sharing  
IO emif_addr[0] connects to flops which have these U2_control/col_addr[2]_i_2_n_0, ila_1_inst/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#2 Warning
IOB set reset sharing  
IO emif_addr[1] connects to flops which have these U2_control/col_addr[2]_i_2_n_0, ila_1_inst/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#3 Warning
IOB set reset sharing  
IO emif_addr[2] connects to flops which have these U2_control/col_addr[2]_i_2_n_0, ila_1_inst/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>


