{
    "list": [
    {
        "type": "title",
        "content": "RISC-V CPU Core SystemVerilog"
    },
    {
        "type": "text",
        "content": "Insert some explanation here"
    },
    {
        "type": "image",
        "url": "res/img/audiovisualizer.png",
        "caption": "Screenshot showing output"
    },
    {
        "type": "link",
        "content": "Github",
        "url": "https://github.com/dpbaines/DE1-SoC-Audio-Visualizer"
    }]
}