INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ayush/Downloads/Lab0_CMPEN331_Summer2020/Final_lab/Final_lab.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module mux_1
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-311] analyzing module mux_forw_a
INFO: [VRFC 10-311] analyzing module mux_forw_b
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-311] analyzing module mux_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ayush/Downloads/Lab0_CMPEN331_Summer2020/Final_lab/Final_lab.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
