Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Programy\QuartusPrimeLite\MojeProjekty\NIOS_II\processor.qsys --block-symbol-file --output-directory=D:\Programy\QuartusPrimeLite\MojeProjekty\NIOS_II\processor --family="MAX 10" --part=10M08DAF256C8GES
Progress: Loading NIOS_II/processor.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 15.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_1
Progress: Adding spi_0 [altera_avalon_spi 15.1]
Progress: Parameterizing module spi_0
Progress: Adding timer_0 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_0
Progress: Adding uart_0 [altera_avalon_uart 15.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: processor.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: processor.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: processor.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: processor.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Programy\QuartusPrimeLite\MojeProjekty\NIOS_II\processor.qsys --synthesis=VHDL --output-directory=D:\Programy\QuartusPrimeLite\MojeProjekty\NIOS_II\processor\synthesis --family="MAX 10" --part=10M08DAF256C8GES
Progress: Loading NIOS_II/processor.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 15.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_1
Progress: Adding spi_0 [altera_avalon_spi 15.1]
Progress: Parameterizing module spi_0
Progress: Adding timer_0 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_0
Progress: Adding uart_0 [altera_avalon_uart 15.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: processor.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: processor.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: processor.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: processor.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: processor: Generating processor "processor" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Warning: processor: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: processor: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: altpll_0: "processor" instantiated altpll "altpll_0"
Info: nios2_gen2_0: "processor" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'processor_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec D:/programy/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/programy/quartusprimelite/quartus/bin64/perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processor_onchip_memory2_0 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7446_62283181282008325.dir/0003_onchip_memory2_0_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7446_62283181282008325.dir/0003_onchip_memory2_0_gen//processor_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'processor_onchip_memory2_0'
Info: onchip_memory2_0: "processor" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'processor_pio_0'
Info: pio_0:   Generation command is [exec D:/programy/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/programy/quartusprimelite/quartus/bin64/perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_pio_0 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7446_62283181282008325.dir/0004_pio_0_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7446_62283181282008325.dir/0004_pio_0_gen//processor_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'processor_pio_0'
Info: pio_0: "processor" instantiated altera_avalon_pio "pio_0"
Info: pio_1: Starting RTL generation for module 'processor_pio_1'
Info: pio_1:   Generation command is [exec D:/programy/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/programy/quartusprimelite/quartus/bin64/perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_pio_1 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7446_62283181282008325.dir/0005_pio_1_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7446_62283181282008325.dir/0005_pio_1_gen//processor_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info: pio_1: Done RTL generation for module 'processor_pio_1'
Info: pio_1: "processor" instantiated altera_avalon_pio "pio_1"
Info: spi_0: Starting RTL generation for module 'processor_spi_0'
Info: spi_0:   Generation command is [exec D:/programy/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/programy/quartusprimelite/quartus/bin64/perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=processor_spi_0 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7446_62283181282008325.dir/0006_spi_0_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7446_62283181282008325.dir/0006_spi_0_gen//processor_spi_0_component_configuration.pl  --do_build_sim=0  ]
Info: spi_0: Done RTL generation for module 'processor_spi_0'
Info: spi_0: "processor" instantiated altera_avalon_spi "spi_0"
Info: timer_0: Starting RTL generation for module 'processor_timer_0'
Info: timer_0:   Generation command is [exec D:/Programy/QuartusPrimeLite/quartus/bin64//perl/bin/perl.exe -I D:/Programy/QuartusPrimeLite/quartus/bin64//perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=processor_timer_0 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7446_62283181282008325.dir/0007_timer_0_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7446_62283181282008325.dir/0007_timer_0_gen//processor_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'processor_timer_0'
Info: timer_0: "processor" instantiated altera_avalon_timer "timer_0"
Info: uart_0: Starting RTL generation for module 'processor_uart_0'
Info: uart_0:   Generation command is [exec D:/programy/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/programy/quartusprimelite/quartus/bin64/perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=processor_uart_0 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7446_62283181282008325.dir/0008_uart_0_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7446_62283181282008325.dir/0008_uart_0_gen//processor_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'processor_uart_0'
Info: uart_0: "processor" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "processor" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "processor" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "processor" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'processor_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec D:/Programy/QuartusPrimeLite/quartus/bin64//eperlcmd.exe -I D:/Programy/QuartusPrimeLite/quartus/bin64//perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/programy/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/programy/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/programy/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/programy/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=processor_nios2_gen2_0_cpu --dir=C:/Users/Przemek/AppData/Local/Temp/alt7446_62283181282008325.dir/0011_cpu_gen/ --quartus_bindir=D:/Programy/QuartusPrimeLite/quartus/bin64/ --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7446_62283181282008325.dir/0011_cpu_gen//processor_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.10.07 16:28:43 (*) Starting Nios II generation
Info: cpu: # 2017.10.07 16:28:43 (*)   Checking for plaintext license.
Info: cpu: # 2017.10.07 16:28:43 (*)   Couldn't query license setup in Quartus directory D:/Programy/QuartusPrimeLite/quartus/bin64/
Info: cpu: # 2017.10.07 16:28:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.10.07 16:28:43 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.10.07 16:28:43 (*)   Plaintext license not found.
Info: cpu: # 2017.10.07 16:28:43 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.10.07 16:28:43 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.10.07 16:28:43 (*)   Creating all objects for CPU
Info: cpu: # 2017.10.07 16:28:45 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.10.07 16:28:45 (*)   Creating plain-text RTL
Info: cpu: # 2017.10.07 16:28:46 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'processor_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info: nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: processor: Done "processor" with 33 modules, 51 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
