*version 8.0 850284165
u 75
U? 2
DSTM? 3
? 3
@libraries
@analysis
.TRAN 1 0 0 0
+0 0.1U
+1 40U
.STMLIB C:\VIRTUAL_LAB\SUB7\EXP3.stl
@targets
@attributes
@translators
a 0 u 13 0 0 0 hln 100 TANGO=PCB
a 0 u 13 0 0 0 hln 100 SCICARDS=PCB
a 0 u 13 0 0 0 hln 100 PROTEL=PCB
a 0 u 13 0 0 0 hln 100 PCBOARDS=PCB
a 0 u 13 0 0 0 hln 100 PCAD=PCB
a 0 u 13 0 0 0 hln 100 PADS=PCB
a 0 u 13 0 0 0 hln 100 ORCAD=PCB
a 0 u 13 0 0 0 hln 100 EDIF=PCB
a 0 u 13 0 0 0 hln 100 CADSTAR=PCB
a 0 u 13 0 0 0 hln 100 PSPICE=PSPICE
a 0 u 13 0 0 0 hln 100 XILINX=XILINX
@setup
unconnectedPins 0
connectViaLabel 0
connectViaLocalLabels 0
NoStim4ExtIFPortsWarnings 0
AutoGenStim4ExtIFPorts 1
@index
pageloc 1 0 4178 
@status
c 99:05:27:01:27:06;930427026
n 0 100:02:04:15:11:59;952162919 e 
s 0 100:02:04:15:12:03;952162923 e 
*page 1 0 297 210 ma
@ports
@parts
part 7 7408 360 70 h
a 0 sp 11 0 40 50 hln 100 PART=7408
a 0 s 0 0 0 0 hln 100 PKGTYPE=DIP14
a 0 s 0 0 0 0 hln 100 GATE=A
a 0 ap 9 0 40 0 hln 100 REFDES=U1A
a 0 a 0 0 0 0 hln 100 PKGREF=U1
part 8 7432 360 130 h
a 0 sp 11 0 40 50 hln 100 PART=7432
a 0 s 0 0 0 0 hln 100 PKGTYPE=DIP14
a 0 s 0 0 0 0 hln 100 GATE=A
a 0 x 0 0 0 0 hln 100 PKGREF=U2
a 0 xp 9 0 40 0 hln 100 REFDES=U2A
part 9 7400 360 190 h
a 0 sp 11 0 40 50 hln 100 PART=7400
a 0 s 0 0 0 0 hln 100 PKGTYPE=DIP14
a 0 s 0 0 0 0 hln 100 GATE=A
a 0 x 0 0 0 0 hln 100 PKGREF=U3
a 0 xp 9 0 40 0 hln 100 REFDES=U3A
part 10 7402 360 250 h
a 0 sp 11 0 40 50 hln 100 PART=7402
a 0 s 0 0 0 0 hln 100 PKGTYPE=DIP14
a 0 s 0 0 0 0 hln 100 GATE=A
a 0 x 0 0 0 0 hln 100 PKGREF=U4
a 0 xp 9 0 40 0 hln 100 REFDES=U4A
part 11 7486 360 310 h
a 0 sp 11 0 40 50 hln 100 PART=7486
a 0 s 0 0 0 0 hln 100 PKGTYPE=DIP14
a 0 s 0 0 0 0 hln 100 GATE=A
a 0 x 0 0 0 0 hln 100 PKGREF=U5
a 0 xp 9 0 40 0 hln 100 REFDES=U5A
part 70 DigStim 210 160 h
a 0 a 0:13 0 0 0 hln 100 PKGREF=DSTM1
a 1 ap 9 0 13 -1 hcn 100 REFDES=DSTM1
a 0 s 13 13 4 19 hln 70 STIMULUS=DSTM1
part 71 DigStim 210 210 h
a 0 a 0:13 0 0 0 hln 100 PKGREF=DSTM2
a 1 ap 9 0 13 -1 hcn 100 REFDES=DSTM2
a 0 s 13 13 4 19 hln 70 STIMULUS=DSTM2
part 1 titleblk 1188 840 h
a 1 s 13 0 350 10 hcn 100 PAGESIZE=A4
a 1 s 13 0 180 60 hcn 100 PAGETITLE=
a 1 s 13 0 340 95 hrn 100 PAGECOUNT=1
a 1 s 13 0 300 95 hrn 100 PAGENO=1
part 12 nodeMarker 430 80 h
a 0 s 0 0 0 0 hln 100 PROBEVAR=
a 0 s 0 0 0 0 hln 100 PROBEVAR=
a 0 s 0 0 0 0 hln 100 PROBEVAR=
a 0 a 0 0 4 22 hlb 100 LABEL=8
part 13 nodeMarker 430 140 h
a 0 s 0 0 0 0 hln 100 PROBEVAR=
a 0 s 0 0 0 0 hln 100 PROBEVAR=
a 0 s 0 0 0 0 hln 100 PROBEVAR=
a 0 a 0 0 4 22 hlb 100 LABEL=9
part 14 nodeMarker 430 200 h
a 0 s 0 0 0 0 hln 100 PROBEVAR=
a 0 s 0 0 0 0 hln 100 PROBEVAR=
a 0 s 0 0 0 0 hln 100 PROBEVAR=
a 0 a 0 0 4 22 hlb 100 LABEL=10
part 15 nodeMarker 430 260 h
a 0 s 0 0 0 0 hln 100 PROBEVAR=
a 0 s 0 0 0 0 hln 100 PROBEVAR=
a 0 s 0 0 0 0 hln 100 PROBEVAR=
a 0 a 0 0 4 22 hlb 100 LABEL=11
part 16 nodeMarker 430 320 h
a 0 s 0 0 0 0 hln 100 PROBEVAR=
a 0 s 0 0 0 0 hln 100 PROBEVAR=
a 0 s 0 0 0 0 hln 100 PROBEVAR=
a 0 a 0 0 4 22 hlb 100 LABEL=12
part 72 nodeMarker 210 160 h
a 0 s 0 0 0 0 hln 100 PROBEVAR=
a 0 s 0 0 0 0 hln 100 PROBEVAR=
a 0 a 0 0 4 22 hlb 100 LABEL=1
part 73 nodeMarker 210 210 h
a 0 s 0 0 0 0 hln 100 PROBEVAR=
a 0 s 0 0 0 0 hln 100 PROBEVAR=
a 0 a 0 0 4 22 hlb 100 LABEL=2
@conn
w 18
s 210 160 210 130 19
s 210 130 210 70 23
s 280 130 210 130 21
s 280 130 280 190 26
s 280 250 360 250 28
s 280 250 280 310 30
s 280 310 360 310 32
s 210 70 360 70 34
s 280 130 360 130 36
s 280 190 280 250 40
s 280 190 360 190 38
w 42
s 210 330 360 330 43
s 210 270 210 330 45
s 360 270 210 270 47
s 210 190 210 210 49
s 210 190 250 190 51
s 340 100 340 90 55
s 250 100 340 100 57
s 250 190 250 150 59
s 340 90 360 90 61
s 250 150 250 100 65
s 250 150 360 150 63
s 210 210 210 270 68
s 360 210 210 210 66
@junction
j 430 80
+ p 12 pin1
+ p 7 Y
j 430 140
+ p 13 pin1
+ p 8 Y
j 430 200
+ p 14 pin1
+ p 9 Y
j 430 260
+ p 15 pin1
+ p 10 Y
j 430 320
+ p 16 pin1
+ p 11 Y
j 210 130
+ w 18
+ w 18
j 360 250
+ p 10 A
+ w 18
j 280 250
+ w 18
+ w 18
j 360 310
+ p 11 A
+ w 18
j 360 70
+ p 7 A
+ w 18
j 360 130
+ p 8 A
+ w 18
j 280 130
+ w 18
+ w 18
j 360 190
+ p 9 A
+ w 18
j 280 190
+ w 18
+ w 18
j 360 330
+ p 11 B
+ w 42
j 360 270
+ p 10 B
+ w 42
j 210 270
+ w 42
+ w 42
j 360 90
+ p 7 B
+ w 42
j 360 150
+ p 8 B
+ w 42
j 250 150
+ w 42
+ w 42
j 360 210
+ p 9 B
+ w 42
j 210 210
+ w 42
+ w 42
j 210 160
+ p 70 *OUT
+ w 18
j 210 210
+ p 71 *OUT
+ w 42
j 210 160
+ p 72 pin1
+ p 70 *OUT
j 210 160
+ p 72 pin1
+ w 18
j 210 210
+ p 73 pin1
+ p 71 *OUT
j 210 210
+ p 73 pin1
+ w 42
@attributes
a 0 s 0:13 0 0 0 hln 100 PAGETITLE=
a 0 s 0:13 0 0 0 hln 100 PAGENO=1
a 0 s 0:13 0 0 0 hln 100 PAGESIZE=A4
a 0 s 0:13 0 0 0 hln 100 PAGECOUNT=1
@graphics
t 2 t 5 380 75 409 93 0 3
AND
t 3 t 5 380 135 404 153 0 2
OR
t 4 t 5 380 195 416 213 0 4
NAND
t 5 t 5 380 255 410 273 0 3
NOR
t 6 t 5 380 315 423 333 0 5
EX_OR
t 69 t 5 200 385 370 410 0 31
 Study of Basic IC  Logic gates
t 74 t 5 130 384 173 402 0 8
Fig. 6.3
