// Seed: 3954930287
module module_0;
  reg id_2;
  assign {id_1, 1, id_2, 1} = 1;
  initial id_1 <= id_2;
  logic [7:0] id_3;
  id_4(
      .id_0(1 == 1), .id_1(), .id_2(id_3[1 : 1])
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  bufif0 primCall (id_1, id_6, id_7);
  module_0 modCall_1 ();
endmodule
