/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  reg [4:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[28] | ~(in_data[19]);
  assign celloutsig_0_3z = in_data[60] | ~(celloutsig_0_2z);
  assign celloutsig_0_39z = celloutsig_0_1z | ~(celloutsig_0_11z);
  assign celloutsig_0_40z = celloutsig_0_32z | ~(celloutsig_0_30z);
  assign celloutsig_1_0z = in_data[150] | ~(in_data[178]);
  assign celloutsig_0_4z = celloutsig_0_0z | ~(celloutsig_0_3z);
  assign celloutsig_1_2z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_1_3z = in_data[101] | ~(celloutsig_1_0z);
  assign celloutsig_1_5z = in_data[103] | ~(celloutsig_1_2z);
  assign celloutsig_1_6z = in_data[159] | ~(in_data[139]);
  assign celloutsig_1_7z = celloutsig_1_3z | ~(in_data[124]);
  assign celloutsig_1_9z = celloutsig_1_6z | ~(celloutsig_1_3z);
  assign celloutsig_1_10z = in_data[104] | ~(celloutsig_1_7z);
  assign celloutsig_1_13z = celloutsig_1_9z | ~(celloutsig_1_3z);
  assign celloutsig_1_18z = celloutsig_1_13z | ~(celloutsig_1_10z);
  assign celloutsig_1_19z = in_data[176] | ~(celloutsig_1_5z);
  assign celloutsig_0_7z = celloutsig_0_1z | ~(celloutsig_0_0z);
  assign celloutsig_0_8z = celloutsig_0_4z | ~(celloutsig_0_5z[3]);
  assign celloutsig_0_10z = celloutsig_0_5z[3] | ~(celloutsig_0_1z);
  assign celloutsig_0_11z = celloutsig_0_7z | ~(celloutsig_0_10z);
  assign celloutsig_0_12z = celloutsig_0_5z[1] | ~(celloutsig_0_8z);
  assign celloutsig_0_1z = in_data[93] | ~(in_data[89]);
  assign celloutsig_0_13z = celloutsig_0_1z | ~(celloutsig_0_12z);
  assign celloutsig_0_15z = celloutsig_0_4z | ~(celloutsig_0_7z);
  assign celloutsig_0_18z = celloutsig_0_8z | ~(celloutsig_0_3z);
  assign celloutsig_0_19z = celloutsig_0_4z | ~(celloutsig_0_2z);
  assign celloutsig_0_2z = in_data[32] | ~(in_data[4]);
  assign celloutsig_0_24z = celloutsig_0_18z | ~(celloutsig_0_1z);
  assign celloutsig_0_28z = celloutsig_0_15z | ~(celloutsig_0_13z);
  assign celloutsig_0_30z = celloutsig_0_28z | ~(celloutsig_0_19z);
  assign celloutsig_0_32z = celloutsig_0_15z | ~(celloutsig_0_24z);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_5z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
