//
// Definition of a dual port ROM for KCPSM3 program defined by midihex.psm with JTAG
// interface for subsequent in circuit modifications.
//
// Generated by KCPSM3 Assembler 02Dec2006-14:23:32. 
//
//
`timescale 1 ps / 1ps
module midihex (address, instruction, proc_reset, clk);
//
input  [9:0]  address;
input   clk ;
output  [17:0]  instruction ;
output   proc_reset ;
//
// Declare signals internal to this module
//
wire  [10:0] jaddr ;
wire  [0:0] jparity ;
wire   [7:0] jdata ;
wire   [7:0] doa ;
wire   [0:0] dopa ;
wire   tdo1 ;
wire   tdo2 ;
wire   update ;
wire   shift  ;
wire   reset  ;
wire   tdi  ;
wire   sel1 ;
wire   drck1  ;
wire   drck1_buf ;
wire   sel2 ;
wire   drck2  ;
wire   capture ;
wire   tap5 ;
wire   tap11  ;
wire   tap17  ;
//
RAMB16_S9_S18 ram_1024_x_18(
 .DIB  (16'h0000),
 .DIPB  (2'b00),
 .ENB (1'b1),
 .WEB (1'b0),
 .SSRB (1'b0),
 .CLKB (clk),
 .ADDRB (address),
 .DOB (instruction[15:0]),
 .DOPB (instruction[17:16]),
 .DIA  (jdata),
 .DIPA  (jparity),
 .ENA (sel1),
 .WEA (1'b1),
 .SSRA (1'b0),
 .CLKA (update),
 .ADDRA (jaddr),
 .DOA (doa[7:0]),
 .DOPA (dopa))
/*synthesis 
init_00 = "01200012500740FE0F0010E050072FFFCE01C0010022010C0F000E00CD80C000" 
init_01 = "81375821410AA10F1100401D010E010E010E010E1100A000001B001540070022" 
init_02 = "00000000000080010FFF4E01502C2C024C00A000C10054222C014C0081304022" 
init_03 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_04 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_05 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_06 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_07 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_08 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_09 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_0A = "0000000000000000000000000000000000000000000000000000000000000000" 
init_0B = "0000000000000000000000000000000000000000000000000000000000000000" 
init_0C = "0000000000000000000000000000000000000000000000000000000000000000" 
init_0D = "0000000000000000000000000000000000000000000000000000000000000000" 
init_0E = "0000000000000000000000000000000000000000000000000000000000000000" 
init_0F = "0000000000000000000000000000000000000000000000000000000000000000" 
init_10 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_11 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_12 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_13 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_14 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_15 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_16 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_17 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_18 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_19 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_1A = "0000000000000000000000000000000000000000000000000000000000000000" 
init_1B = "0000000000000000000000000000000000000000000000000000000000000000" 
init_1C = "0000000000000000000000000000000000000000000000000000000000000000" 
init_1D = "0000000000000000000000000000000000000000000000000000000000000000" 
init_1E = "0000000000000000000000000000000000000000000000000000000000000000" 
init_1F = "0000000000000000000000000000000000000000000000000000000000000000" 
init_20 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_21 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_22 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_23 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_24 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_25 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_26 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_27 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_28 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_29 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_2A = "0000000000000000000000000000000000000000000000000000000000000000" 
init_2B = "0000000000000000000000000000000000000000000000000000000000000000" 
init_2C = "0000000000000000000000000000000000000000000000000000000000000000" 
init_2D = "0000000000000000000000000000000000000000000000000000000000000000" 
init_2E = "0000000000000000000000000000000000000000000000000000000000000000" 
init_2F = "0000000000000000000000000000000000000000000000000000000000000000" 
init_30 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_31 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_32 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_33 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_34 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_35 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_36 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_37 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_38 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_39 = "0000000000000000000000000000000000000000000000000000000000000000" 
init_3A = "0000000000000000000000000000000000000000000000000000000000000000" 
init_3B = "0000000000000000000000000000000000000000000000000000000000000000" 
init_3C = "0000000000000000000000000000000000000000000000000000000000000000" 
init_3D = "0000000000000000000000000000000000000000000000000000000000000000" 
init_3E = "0000000000000000000000000000000000000000000000000000000000000000" 
init_3F = "4027000000000000000000000000000000000000000000000000000000000000" 
initp_00 = "0000000000000000000000000000000000000000030D2B47743AA2FF3D0DBC0B" 
initp_01 = "0000000000000000000000000000000000000000000000000000000000000000" 
initp_02 = "0000000000000000000000000000000000000000000000000000000000000000" 
initp_03 = "0000000000000000000000000000000000000000000000000000000000000000" 
initp_04 = "0000000000000000000000000000000000000000000000000000000000000000" 
initp_05 = "0000000000000000000000000000000000000000000000000000000000000000" 
initp_06 = "0000000000000000000000000000000000000000000000000000000000000000" 
initp_07 = "C000000000000000000000000000000000000000000000000000000000000000" */;
// synthesis translate_off
// Attributes for Simulation
defparam ram_1024_x_18.INIT_00  = 256'h01200012500740FE0F0010E050072FFFCE01C0010022010C0F000E00CD80C000;
defparam ram_1024_x_18.INIT_01  = 256'h81375821410AA10F1100401D010E010E010E010E1100A000001B001540070022;
defparam ram_1024_x_18.INIT_02  = 256'h00000000000080010FFF4E01502C2C024C00A000C10054222C014C0081304022;
defparam ram_1024_x_18.INIT_03  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_04  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_05  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_06  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_07  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_08  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_09  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_0A  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_0B  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_0C  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_0D  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_0E  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_0F  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_10  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_11  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_12  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_13  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_14  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_15  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_16  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_17  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_18  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_19  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_1A  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_1B  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_1C  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_1D  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_1E  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_1F  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_20  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_21  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_22  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_23  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_24  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_25  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_26  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_27  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_28  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_29  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_2A  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_2B  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_2C  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_2D  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_2E  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_2F  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_30  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_31  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_32  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_33  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_34  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_35  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_36  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_37  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_38  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_39  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_3A  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_3B  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_3C  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_3D  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_3E  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INIT_3F  = 256'h4027000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INITP_00 = 256'h0000000000000000000000000000000000000000030D2B47743AA2FF3D0DBC0B;
defparam ram_1024_x_18.INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x_18.INITP_07 = 256'hC000000000000000000000000000000000000000000000000000000000000000;
// synthesis translate_on
// Attributes for XST (Synplicity attributes are in-line)
// synthesis attribute INIT_00  of ram_1024_x_18 is "01200012500740FE0F0010E050072FFFCE01C0010022010C0F000E00CD80C000"
// synthesis attribute INIT_01  of ram_1024_x_18 is "81375821410AA10F1100401D010E010E010E010E1100A000001B001540070022"
// synthesis attribute INIT_02  of ram_1024_x_18 is "00000000000080010FFF4E01502C2C024C00A000C10054222C014C0081304022"
// synthesis attribute INIT_03  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_04  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_05  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_06  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_07  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_08  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_09  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_0A  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_0B  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_0C  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_0D  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_0E  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_0F  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_10  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_11  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_12  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_13  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_14  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_15  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_16  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_17  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_18  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_19  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_1A  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_1B  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_1C  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_1D  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_1E  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_1F  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_20  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_21  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_22  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_23  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_24  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_25  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_26  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_27  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_28  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_29  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_2A  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_2B  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_2C  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_2D  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_2E  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_2F  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_30  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_31  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_32  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_33  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_34  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_35  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_36  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_37  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_38  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_39  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_3A  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_3B  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_3C  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_3D  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_3E  of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT_3F  of ram_1024_x_18 is "4027000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INITP_00 of ram_1024_x_18 is "0000000000000000000000000000000000000000030D2B47743AA2FF3D0DBC0B"
// synthesis attribute INITP_01 of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INITP_02 of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INITP_03 of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INITP_04 of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INITP_05 of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INITP_06 of ram_1024_x_18 is "0000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INITP_07 of ram_1024_x_18 is "C000000000000000000000000000000000000000000000000000000000000000"
// synthesis attribute INIT of srlC1 is "0000"
// synthesis attribute INIT of srlC2 is "0000"
// synthesis attribute INIT of srlC3 is "0000"
// synthesis attribute INIT of srlC4 is "0000"
// synthesis attribute INIT of srlC5 is "0000"
// synthesis attribute INIT of srlC6 is "0000"
// synthesis attribute INIT of srlC7 is "0000"
// synthesis attribute INIT of srlC8 is "0000"
//  BSCAN_VIRTEX2 v2_bscan(   
//       .TDO1(tdo1),
//       .TDO2(tdo2),
//            .UPDATE(update),
//             .SHIFT(shift),
//             .RESET(reset),
//               .TDI(tdi),
//              .SEL1(sel1),
//             .DRCK1(drck1),
//              .SEL2(sel2),
//             .DRCK2(drck2),
//    .CAPTURE(capture));
  BSCAN_SPARTAN3 v2_bscan(   
       .TDO1(tdo1),
       .TDO2(tdo2),
            .UPDATE(update),
             .SHIFT(shift),
             .RESET(reset),
               .TDI(tdi),
              .SEL1(sel1),
             .DRCK1(drck1),
              .SEL2(sel2),
             .DRCK2(drck2),
    .CAPTURE(capture));
    
  //buffer signal used as a clock
  BUFG upload_clock(
          .I(drck1),
          .O(drck1_buf));
  // Assign the reset to be active whenever the uploading subsystem is active
  assign proc_reset = sel1;
  // synthesis translate_off 
  defparam srlC1.INIT = 16'h0000;
  // synthesis translate_on 
  SRLC16E srlC1 (   
              .D(tdi),
             .CE(1'b1),
            .CLK(drck1_buf),
             .A0(1'b1),
             .A1(1'b0),
             .A2(1'b1),
             .A3(1'b1),
              .Q(jaddr[10]),
            .Q15(jaddr[8]))/* synthesis xc_props = "INIT=0000"*/;
            
  FD flop1(
             .D(jaddr[10]),
             .Q(jaddr[9]),
             .C(drck1_buf));
  // synthesis translate_off 
  defparam srlC2.INIT = 16'h0000;
  // synthesis translate_on 
  SRLC16E srlC2 (   
              .D(jaddr[8]),
             .CE(1'b1),
            .CLK(drck1_buf),
             .A0(1'b1),
             .A1(1'b0),
             .A2(1'b1),
             .A3(1'b1),
              .Q(jaddr[7]),
            .Q15(tap5))/* synthesis xc_props = "INIT=0000"*/;
            
  FD flop2 ( 
             .D(jaddr[7]),
             .Q(jaddr[6]),
             .C(drck1_buf));
  // synthesis translate_off 
  defparam srlC3.INIT = 16'h0000;
  // synthesis translate_on 
  SRLC16E srlC3(   
              .D(tap5),
             .CE(1'b1),
            .CLK(drck1_buf),
             .A0(1'b1),
             .A1(1'b0),
             .A2(1'b1),
             .A3(1'b1),
              .Q(jaddr[5]),
            .Q15(jaddr[3]))/* synthesis xc_props = "INIT=0000"*/;
  
  FD flop3 ( 
             .D(jaddr[5]),
             .Q(jaddr[4]),
             .C(drck1_buf));
  // synthesis translate_off 
  defparam srlC4.INIT = 16'h0000;
  // synthesis translate_on 
  SRLC16E srlC4 (   
              .D(jaddr[3]),
             .CE(1'b1),
            .CLK(drck1_buf),
             .A0(1'b1),
             .A1(1'b0),
             .A2(1'b1),
             .A3(1'b1),
              .Q(jaddr[2]),
            .Q15(tap11))/* synthesis xc_props = "INIT=0000"*/;
  
  FD flop4 ( 
             .D(jaddr[2]),
             .Q(jaddr[1]),
             .C(drck1_buf));
  // synthesis translate_off 
  defparam srlC5.INIT = 16'h0000;
  // synthesis translate_on 
  SRLC16E srlC5 (   
              .D(tap11),
             .CE(1'b1),
            .CLK(drck1_buf),
             .A0(1'b1),
             .A1(1'b0),
             .A2(1'b1),
             .A3(1'b1),
              .Q(jaddr[0]),
            .Q15(jdata[7]))/* synthesis xc_props = "INIT=0000"*/;
            
  FD flop5 ( 
             .D(jaddr[0]),
             .Q(jparity[0]),
             .C(drck1_buf));
  // synthesis translate_off 
  defparam srlC6.INIT = 16'h0000;
  // synthesis translate_on 
    SRLC16E srlC6(   
             .D(jdata[7]),
             .CE(1'b1),
            .CLK(drck1_buf),
             .A0(1'b1),
             .A1(1'b0),
             .A2(1'b1),
             .A3(1'b1),
              .Q(jdata[6]),
            .Q15(tap17))/* synthesis xc_props = "INIT=0000"*/;
  
  FD flop6 ( 
             .D(jdata[6]),
             .Q(jdata[5]),
             .C(drck1_buf));
  // synthesis translate_off 
  defparam srlC7.INIT = 16'h0000;
  // synthesis translate_on 
  SRLC16E srlC7 (   
              .D(tap17),
             .CE(1'b1),
            .CLK(drck1_buf),
             .A0(1'b1),
             .A1(1'b0),
             .A2(1'b1),
             .A3(1'b1),
              .Q(jdata[4]),
            .Q15(jdata[2]))/* synthesis xc_props = "INIT=0000"*/;
  
  FD flop7 ( 
             .D(jdata[4]),
             .Q(jdata[3]),
             .C(drck1_buf));
  // synthesis translate_off 
  defparam srlC8.INIT = 16'h0000;
  // synthesis translate_on 
  SRLC16E srlC8 (   
             .D(jdata[2]),
             .CE(1'b1),
            .CLK(drck1_buf),
             .A0(1'b1),
             .A1(1'b0),
             .A2(1'b1),
             .A3(1'b1),
              .Q(jdata[1]),
            .Q15(tdo1))/* synthesis xc_props = "INIT=0000"*/;
  FD flop8 ( 
             .D(jdata[1]),
             .Q(jdata[0]),
             .C(drck1_buf));
endmodule
//
////////////////////////////////////////////////////////////////////////////////////
//
// END OF FILE midihex.v
//
////////////////////////////////////////////////////////////////////////////////////
