# UART-VHDL

A UART implementation using VHDL on Intel Quartus and ModelSim.

## Data Packet Design:

![Picture1](https://github.com/yousefelsonbaty/UART-VHDL/assets/126959659/baec5967-6f68-4118-b950-3baf281a65db)

## UART Communication System Flowchart

![Picture2](https://github.com/yousefelsonbaty/UART-VHDL/assets/126959659/1b59d008-1a0d-422f-bc5f-3469d50b1204)
