#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc1385307e0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7fc13855a160_0 .var "Clk", 0 0;
v0x7fc13855a300_0 .var "Reset", 0 0;
v0x7fc13855a390_0 .var "Start", 0 0;
v0x7fc13855a420_0 .var/i "counter", 31 0;
v0x7fc13855a4b0_0 .var/i "flush", 31 0;
v0x7fc13855a580_0 .var/i "i", 31 0;
v0x7fc13855a620_0 .var/i "outfile", 31 0;
v0x7fc13855a6d0_0 .var/i "stall", 31 0;
S_0x7fc13852c190 .scope module, "CPU" "CPU" 2 13, 3 1 0, S_0x7fc1385307e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v0x7fc138559ba0_0 .net *"_s11", 2 0, L_0x7fc13855b830;  1 drivers
v0x7fc138559c60_0 .net *"_s12", 2 0, L_0x7fc13855b970;  1 drivers
v0x7fc138559d00_0 .net *"_s8", 6 0, L_0x7fc13855b6b0;  1 drivers
v0x7fc138559d90_0 .net *"_s9", 6 0, L_0x7fc13855b750;  1 drivers
v0x7fc138559e40_0 .net "clk_i", 0 0, v0x7fc13855a160_0;  1 drivers
v0x7fc138559f10_0 .net "instr_addr", 31 0, v0x7fc138558b40_0;  1 drivers
v0x7fc13855a030_0 .net "rst_i", 0 0, v0x7fc13855a300_0;  1 drivers
v0x7fc13855a0c0_0 .net "start_i", 0 0, v0x7fc13855a390_0;  1 drivers
L_0x7fc13855b750 .concat [ 7 0 0 0], L_0x7fc13855b6b0;
L_0x7fc13855b970 .concat [ 3 0 0 0], L_0x7fc13855b830;
L_0x7fc13855ba50 .concat [ 3 7 0 0], L_0x7fc13855b970, L_0x7fc13855b750;
S_0x7fc138527f60 .scope module, "ALU" "ALU" 3 141, 4 1 0, S_0x7fc13852c190;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALU_Control_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
v0x7fc1385366b0_0 .net "ALU_Control_i", 3 0, v0x7fc1385511d0_0;  1 drivers
o0x1008be038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc138550c20_0 .net "Zero_o", 0 0, o0x1008be038;  0 drivers
v0x7fc138550cc0_0 .net "data1_i", 31 0, v0x7fc138557850_0;  1 drivers
v0x7fc138550d80_0 .net "data2_i", 31 0, v0x7fc138557f60_0;  1 drivers
v0x7fc138550e30_0 .var "data_o", 31 0;
E_0x7fc138527100 .event edge, v0x7fc1385366b0_0, v0x7fc138550d80_0, v0x7fc138550cc0_0;
S_0x7fc138550fa0 .scope module, "ALU_Control" "ALU_Control" 3 135, 5 1 0, S_0x7fc13852c190;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "EX_signal_i"
    .port_info 1 /INPUT 10 "func"
    .port_info 2 /OUTPUT 4 "ALUCtrl_o"
v0x7fc1385511d0_0 .var "ALUCtrl_o", 3 0;
v0x7fc138551290_0 .net "EX_signal_i", 1 0, v0x7fc138554820_0;  1 drivers
v0x7fc138551330_0 .net "func", 9 0, L_0x7fc13855ba50;  1 drivers
E_0x7fc1385511a0 .event edge, v0x7fc1385366b0_0, v0x7fc138551290_0;
S_0x7fc138551440 .scope module, "Add_PC" "Adder" 3 15, 6 1 0, S_0x7fc13852c190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /INPUT 1 "stall_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fc1385516c0_0 .net "data1_in", 31 0, v0x7fc138558b40_0;  alias, 1 drivers
L_0x1008f0008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fc138551780_0 .net "data2_in", 31 0, L_0x1008f0008;  1 drivers
v0x7fc138551830_0 .var "data_o", 31 0;
v0x7fc1385518f0_0 .net "stall_i", 0 0, v0x7fc138554260_0;  1 drivers
E_0x7fc138551670 .event edge, v0x7fc1385518f0_0, v0x7fc138551780_0, v0x7fc1385516c0_0;
S_0x7fc1385519f0 .scope module, "Control" "Control" 3 67, 7 1 0, S_0x7fc13852c190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst_i"
    .port_info 1 /OUTPUT 2 "EX_signal_o"
    .port_info 2 /OUTPUT 3 "MEM_signal_o"
    .port_info 3 /OUTPUT 2 "WB_signal_o"
v0x7fc138551c50_0 .var "EX_signal_o", 1 0;
v0x7fc138551d10_0 .var "MEM_signal_o", 2 0;
v0x7fc138551dc0_0 .var "WB_signal_o", 1 0;
v0x7fc138551e80_0 .net "inst_i", 31 0, v0x7fc1385555b0_0;  1 drivers
E_0x7fc138551c00 .event edge, v0x7fc138551e80_0;
S_0x7fc138551f90 .scope module, "Data_Memory" "Data_Memory" 3 176, 8 1 0, S_0x7fc13852c190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "data_i"
    .port_info 3 /INPUT 3 "MEM_signal_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fc138552260_0 .net "MEM_signal_i", 2 0, v0x7fc138552c80_0;  1 drivers
v0x7fc138552320_0 .net "addr_i", 31 0, v0x7fc138552b20_0;  1 drivers
v0x7fc1385523c0_0 .net "clk_i", 0 0, v0x7fc13855a160_0;  alias, 1 drivers
v0x7fc138552470_0 .net "data_i", 31 0, v0x7fc138552e20_0;  1 drivers
v0x7fc138552510_0 .var "data_o", 31 0;
v0x7fc138552600 .array "memory", 0 31, 7 0;
E_0x7fc138552230 .event edge, v0x7fc1385523c0_0;
S_0x7fc138552720 .scope module, "EX_MEM_Reg" "EX_MEM_Reg" 3 160, 9 1 0, S_0x7fc13852c190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "inst_i"
    .port_info 2 /INPUT 3 "MEM_signal_i"
    .port_info 3 /INPUT 2 "WB_signal_i"
    .port_info 4 /INPUT 32 "ALUResult_i"
    .port_info 5 /INPUT 32 "RTdata_i"
    .port_info 6 /OUTPUT 32 "inst_o"
    .port_info 7 /OUTPUT 3 "MEM_signal_o"
    .port_info 8 /OUTPUT 2 "WB_signal_o"
    .port_info 9 /OUTPUT 32 "ALUResult_o"
    .port_info 10 /OUTPUT 32 "RTdata_o"
    .port_info 11 /NODIR 0 ""
v0x7fc138552a50_0 .net "ALUResult_i", 31 0, v0x7fc138550e30_0;  1 drivers
v0x7fc138552b20_0 .var "ALUResult_o", 31 0;
v0x7fc138552bd0_0 .net "MEM_signal_i", 2 0, v0x7fc138554950_0;  1 drivers
v0x7fc138552c80_0 .var "MEM_signal_o", 2 0;
v0x7fc138552d40_0 .net "RTdata_i", 31 0, v0x7fc138554c60_0;  1 drivers
v0x7fc138552e20_0 .var "RTdata_o", 31 0;
v0x7fc138552ec0_0 .net "WB_signal_i", 1 0, v0x7fc138554e20_0;  1 drivers
v0x7fc138552f60_0 .var "WB_signal_o", 1 0;
v0x7fc138553010_0 .net "clk_i", 0 0, v0x7fc13855a160_0;  alias, 1 drivers
v0x7fc138553140_0 .net "inst_i", 31 0, v0x7fc138555000_0;  1 drivers
v0x7fc1385531d0_0 .var "inst_o", 31 0;
E_0x7fc138552180 .event posedge, v0x7fc1385523c0_0;
L_0x7fc13855bd00 .part v0x7fc1385531d0_0, 7, 5;
S_0x7fc138553360 .scope module, "FowardUnit" "FowardUnit" 3 149, 10 1 0, S_0x7fc13852c190;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_EX_RS_i"
    .port_info 1 /INPUT 5 "ID_EX_RT_i"
    .port_info 2 /INPUT 5 "EX_MEM_RD_i"
    .port_info 3 /INPUT 2 "EX_MEM_RegWrite_i"
    .port_info 4 /INPUT 5 "MEM_WB_RD_i"
    .port_info 5 /INPUT 2 "MEM_WB_RegWrite_i"
    .port_info 6 /OUTPUT 2 "forwardA_o"
    .port_info 7 /OUTPUT 2 "forwardB_o"
v0x7fc1385536e0_0 .net "EX_MEM_RD_i", 4 0, L_0x7fc13855bd00;  1 drivers
v0x7fc1385537a0_0 .net "EX_MEM_RegWrite_i", 1 0, v0x7fc138552f60_0;  1 drivers
v0x7fc138553840_0 .net "ID_EX_RS_i", 4 0, L_0x7fc13855bb70;  1 drivers
v0x7fc1385538d0_0 .net "ID_EX_RT_i", 4 0, L_0x7fc13855bc10;  1 drivers
v0x7fc138553960_0 .net "MEM_WB_RD_i", 4 0, L_0x7fc13855bde0;  1 drivers
v0x7fc138553a50_0 .net "MEM_WB_RegWrite_i", 1 0, v0x7fc1385566c0_0;  1 drivers
v0x7fc138553b00_0 .var "forwardA_o", 1 0;
v0x7fc138553bb0_0 .var "forwardB_o", 1 0;
E_0x7fc138553610/0 .event edge, v0x7fc1385538d0_0, v0x7fc138553960_0, v0x7fc138553a50_0, v0x7fc1385536e0_0;
E_0x7fc138553610/1 .event edge, v0x7fc138552f60_0;
E_0x7fc138553610 .event/or E_0x7fc138553610/0, E_0x7fc138553610/1;
E_0x7fc138553680/0 .event edge, v0x7fc138553840_0, v0x7fc138553960_0, v0x7fc138553a50_0, v0x7fc1385536e0_0;
E_0x7fc138553680/1 .event edge, v0x7fc138552f60_0;
E_0x7fc138553680 .event/or E_0x7fc138553680/0, E_0x7fc138553680/1;
S_0x7fc138553d20 .scope module, "HazzardDetectUnit" "HazzardDetectUnit" 3 90, 11 1 0, S_0x7fc13852c190;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "MEM_signal_i"
    .port_info 1 /INPUT 5 "RS_addr_i"
    .port_info 2 /INPUT 5 "RT_addr_i"
    .port_info 3 /INPUT 5 "RD_addr_i"
    .port_info 4 /OUTPUT 1 "stall_o"
v0x7fc138553fd0_0 .net "MEM_signal_i", 2 0, v0x7fc138554950_0;  alias, 1 drivers
v0x7fc138554090_0 .net "RD_addr_i", 4 0, L_0x7fc13855b5d0;  1 drivers
v0x7fc138554120_0 .net "RS_addr_i", 4 0, L_0x7fc13855b490;  1 drivers
v0x7fc1385541b0_0 .net "RT_addr_i", 4 0, L_0x7fc13855b530;  1 drivers
v0x7fc138554260_0 .var "stall_o", 0 0;
E_0x7fc138553f80 .event edge, v0x7fc138554090_0, v0x7fc1385541b0_0, v0x7fc138554120_0, v0x7fc138552bd0_0;
S_0x7fc1385543a0 .scope module, "ID_EX_Reg" "ID_EX_Reg" 3 74, 12 1 0, S_0x7fc13852c190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "inst_i"
    .port_info 2 /INPUT 32 "RSdata_i"
    .port_info 3 /INPUT 32 "RTdata_i"
    .port_info 4 /INPUT 2 "EX_signal_i"
    .port_info 5 /INPUT 3 "MEM_signal_i"
    .port_info 6 /INPUT 2 "WB_signal_i"
    .port_info 7 /OUTPUT 2 "EX_signal_o"
    .port_info 8 /OUTPUT 3 "MEM_signal_o"
    .port_info 9 /OUTPUT 2 "WB_signal_o"
    .port_info 10 /OUTPUT 32 "inst_o"
    .port_info 11 /OUTPUT 32 "RSdata_o"
    .port_info 12 /OUTPUT 32 "RTdata_o"
    .port_info 13 /NODIR 0 ""
v0x7fc138554790_0 .net "EX_signal_i", 1 0, v0x7fc138556e10_0;  1 drivers
v0x7fc138554820_0 .var "EX_signal_o", 1 0;
v0x7fc1385548c0_0 .net "MEM_signal_i", 2 0, v0x7fc138556f90_0;  1 drivers
v0x7fc138554950_0 .var "MEM_signal_o", 2 0;
v0x7fc138554a30_0 .net "RSdata_i", 31 0, L_0x7fc13855adb0;  1 drivers
v0x7fc138554b00_0 .var "RSdata_o", 31 0;
v0x7fc138554bb0_0 .net "RTdata_i", 31 0, L_0x7fc13855b0c0;  1 drivers
v0x7fc138554c60_0 .var "RTdata_o", 31 0;
v0x7fc138554d00_0 .net "WB_signal_i", 1 0, v0x7fc138557110_0;  1 drivers
v0x7fc138554e20_0 .var "WB_signal_o", 1 0;
v0x7fc138554ee0_0 .net "clk_i", 0 0, v0x7fc13855a160_0;  alias, 1 drivers
v0x7fc138554f70_0 .net "inst_i", 31 0, v0x7fc1385555b0_0;  alias, 1 drivers
v0x7fc138555000_0 .var "inst_o", 31 0;
L_0x7fc13855b5d0 .part v0x7fc138555000_0, 7, 5;
L_0x7fc13855b6b0 .part v0x7fc138555000_0, 25, 7;
L_0x7fc13855b830 .part v0x7fc138555000_0, 12, 3;
L_0x7fc13855bb70 .part v0x7fc138555000_0, 15, 5;
L_0x7fc13855bc10 .part v0x7fc138555000_0, 20, 5;
S_0x7fc1385551e0 .scope module, "IF_ID_Reg" "IF_ID_Reg" 3 45, 13 1 0, S_0x7fc13852c190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "inst_i"
    .port_info 2 /INPUT 32 "pc_i"
    .port_info 3 /INPUT 1 "stall_i"
    .port_info 4 /OUTPUT 32 "inst_o"
    .port_info 5 /OUTPUT 32 "pc_o"
    .port_info 6 /NODIR 0 ""
v0x7fc138555470_0 .net "clk_i", 0 0, v0x7fc13855a160_0;  alias, 1 drivers
v0x7fc138555510_0 .net "inst_i", 31 0, L_0x7fc13855ab00;  1 drivers
v0x7fc1385555b0_0 .var "inst_o", 31 0;
v0x7fc138555640_0 .net "pc_i", 31 0, v0x7fc138558b40_0;  alias, 1 drivers
v0x7fc1385556e0_0 .var "pc_o", 31 0;
v0x7fc1385557c0_0 .net "stall_i", 0 0, v0x7fc138554260_0;  alias, 1 drivers
L_0x7fc13855b1b0 .part v0x7fc1385555b0_0, 15, 5;
L_0x7fc13855b290 .part v0x7fc1385555b0_0, 20, 5;
L_0x7fc13855b490 .part v0x7fc1385555b0_0, 15, 5;
L_0x7fc13855b530 .part v0x7fc1385555b0_0, 20, 5;
S_0x7fc138555900 .scope module, "Instruction_Memory" "Instruction_Memory" 3 40, 14 1 0, S_0x7fc13852c190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7fc13855ab00 .functor BUFZ 32, L_0x7fc13855a7b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc138555ab0_0 .net *"_s0", 31 0, L_0x7fc13855a7b0;  1 drivers
v0x7fc138555b60_0 .net *"_s2", 31 0, L_0x7fc13855a980;  1 drivers
v0x7fc138555c10_0 .net *"_s4", 29 0, L_0x7fc13855a8a0;  1 drivers
L_0x1008f0050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc138555cd0_0 .net *"_s6", 1 0, L_0x1008f0050;  1 drivers
v0x7fc138555d80_0 .net "addr_i", 31 0, v0x7fc138558b40_0;  alias, 1 drivers
v0x7fc138555ea0_0 .net "instr_o", 31 0, L_0x7fc13855ab00;  alias, 1 drivers
v0x7fc138555f30 .array "memory", 255 0, 31 0;
L_0x7fc13855a7b0 .array/port v0x7fc138555f30, L_0x7fc13855a980;
L_0x7fc13855a8a0 .part v0x7fc138558b40_0, 2, 30;
L_0x7fc13855a980 .concat [ 30 2 0 0], L_0x7fc13855a8a0, L_0x1008f0050;
S_0x7fc138555fe0 .scope module, "MEM_WB_Reg" "MEM_WB_Reg" 3 184, 15 1 0, S_0x7fc13852c190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "inst_i"
    .port_info 2 /INPUT 2 "WB_signal_i"
    .port_info 3 /INPUT 32 "MEMdata_i"
    .port_info 4 /INPUT 32 "ALUResult_i"
    .port_info 5 /OUTPUT 32 "inst_o"
    .port_info 6 /OUTPUT 2 "WB_signal_o"
    .port_info 7 /OUTPUT 32 "MEMdata_o"
    .port_info 8 /OUTPUT 32 "ALUResult_o"
v0x7fc1385562c0_0 .net "ALUResult_i", 31 0, v0x7fc138552b20_0;  alias, 1 drivers
v0x7fc1385563a0_0 .var "ALUResult_o", 31 0;
v0x7fc138556440_0 .net "MEMdata_i", 31 0, v0x7fc138552510_0;  1 drivers
v0x7fc138556510_0 .var "MEMdata_o", 31 0;
v0x7fc1385565a0_0 .net "WB_signal_i", 1 0, v0x7fc138552f60_0;  alias, 1 drivers
v0x7fc1385566c0_0 .var "WB_signal_o", 1 0;
v0x7fc138556750_0 .net "clk_i", 0 0, v0x7fc13855a160_0;  alias, 1 drivers
v0x7fc138556860_0 .net "inst_i", 31 0, v0x7fc1385531d0_0;  1 drivers
v0x7fc138556910_0 .var "inst_o", 31 0;
L_0x7fc13855b3f0 .part v0x7fc138556910_0, 7, 5;
L_0x7fc13855bde0 .part v0x7fc138556910_0, 7, 5;
L_0x7fc13855bec0 .part v0x7fc1385566c0_0, 0, 1;
S_0x7fc138556ac0 .scope module, "MUX_Control" "MUX8" 3 98, 16 1 0, S_0x7fc13852c190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "stall_select_i"
    .port_info 1 /INPUT 1 "flush_select_i"
    .port_info 2 /INPUT 2 "EX_signal_i"
    .port_info 3 /INPUT 3 "MEM_signal_i"
    .port_info 4 /INPUT 2 "WB_signal_i"
    .port_info 5 /OUTPUT 2 "EX_signal_o"
    .port_info 6 /OUTPUT 3 "MEM_signal_o"
    .port_info 7 /OUTPUT 2 "WB_signal_o"
v0x7fc138556d40_0 .net "EX_signal_i", 1 0, v0x7fc138551c50_0;  1 drivers
v0x7fc138556e10_0 .var "EX_signal_o", 1 0;
v0x7fc138556ec0_0 .net "MEM_signal_i", 2 0, v0x7fc138551d10_0;  1 drivers
v0x7fc138556f90_0 .var "MEM_signal_o", 2 0;
v0x7fc138557040_0 .net "WB_signal_i", 1 0, v0x7fc138551dc0_0;  1 drivers
v0x7fc138557110_0 .var "WB_signal_o", 1 0;
o0x1008bf7a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc1385571c0_0 .net "flush_select_i", 0 0, o0x1008bf7a8;  0 drivers
v0x7fc138557250_0 .net "stall_select_i", 0 0, v0x7fc138554260_0;  alias, 1 drivers
E_0x7fc138556ce0 .event edge, v0x7fc138551dc0_0, v0x7fc138551d10_0, v0x7fc138551c50_0, v0x7fc1385518f0_0;
S_0x7fc138557390 .scope module, "MUX_RSSrc" "EX_MUX" 3 119, 17 1 0, S_0x7fc13852c190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataOrigin_i"
    .port_info 1 /INPUT 32 "dataEx_i"
    .port_info 2 /INPUT 32 "dataMem_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fc138557650_0 .net "dataEx_i", 31 0, v0x7fc138552b20_0;  alias, 1 drivers
v0x7fc138557700_0 .net "dataMem_i", 31 0, v0x7fc138558510_0;  1 drivers
v0x7fc1385577a0_0 .net "dataOrigin_i", 31 0, v0x7fc138554b00_0;  1 drivers
v0x7fc138557850_0 .var "data_o", 31 0;
v0x7fc138557900_0 .net "select_i", 1 0, v0x7fc138553b00_0;  1 drivers
E_0x7fc1385575f0 .event edge, v0x7fc138557700_0, v0x7fc138552320_0, v0x7fc138554b00_0, v0x7fc138553b00_0;
S_0x7fc138557a30 .scope module, "MUX_RTSrc" "EX_MUX" 3 127, 17 1 0, S_0x7fc13852c190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataOrigin_i"
    .port_info 1 /INPUT 32 "dataEx_i"
    .port_info 2 /INPUT 32 "dataMem_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fc138557cc0_0 .net "dataEx_i", 31 0, v0x7fc138552b20_0;  alias, 1 drivers
v0x7fc138557df0_0 .net "dataMem_i", 31 0, v0x7fc138558510_0;  alias, 1 drivers
v0x7fc138557e90_0 .net "dataOrigin_i", 31 0, v0x7fc138554c60_0;  alias, 1 drivers
v0x7fc138557f60_0 .var "data_o", 31 0;
v0x7fc138557ff0_0 .net "select_i", 1 0, v0x7fc138553bb0_0;  1 drivers
E_0x7fc138557c60 .event edge, v0x7fc138557700_0, v0x7fc138552320_0, v0x7fc138552d40_0, v0x7fc138553bb0_0;
S_0x7fc138558130 .scope module, "MUX_WriteBackSrc" "MUX32" 3 197, 18 1 0, S_0x7fc13852c190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fc138558390_0 .net/s "data1_i", 31 0, v0x7fc138556510_0;  1 drivers
v0x7fc138558460_0 .net/s "data2_i", 31 0, v0x7fc1385563a0_0;  1 drivers
v0x7fc138558510_0 .var/s "data_o", 31 0;
v0x7fc138558600_0 .net "select_i", 0 0, L_0x7fc13855bec0;  1 drivers
E_0x7fc138557540 .event edge, v0x7fc138556510_0, v0x7fc1385563a0_0, v0x7fc138558600_0;
S_0x7fc1385586d0 .scope module, "PC" "PC" 3 23, 19 1 0, S_0x7fc13852c190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x7fc1385589e0_0 .net "clk_i", 0 0, v0x7fc13855a160_0;  alias, 1 drivers
v0x7fc138558a80_0 .net "pc_i", 31 0, v0x7fc138551830_0;  1 drivers
v0x7fc138558b40_0 .var "pc_o", 31 0;
v0x7fc138558bf0_0 .net "rst_i", 0 0, v0x7fc13855a300_0;  alias, 1 drivers
v0x7fc138558c80_0 .net "start_i", 0 0, v0x7fc13855a390_0;  alias, 1 drivers
E_0x7fc1385589b0/0 .event negedge, v0x7fc138558bf0_0;
E_0x7fc1385589b0/1 .event posedge, v0x7fc1385523c0_0;
E_0x7fc1385589b0 .event/or E_0x7fc1385589b0/0, E_0x7fc1385589b0/1;
S_0x7fc138558de0 .scope module, "Registers" "Registers" 3 56, 20 1 0, S_0x7fc13852c190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 2 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7fc13855adb0 .functor BUFZ 32, L_0x7fc13855abb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fc13855b0c0 .functor BUFZ 32, L_0x7fc13855aea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc138559090_0 .net "RDaddr_i", 4 0, L_0x7fc13855b3f0;  1 drivers
v0x7fc138559130_0 .net/s "RDdata_i", 31 0, v0x7fc138558510_0;  alias, 1 drivers
v0x7fc1385591d0_0 .net "RSaddr_i", 4 0, L_0x7fc13855b1b0;  1 drivers
v0x7fc138559260_0 .net "RSdata_o", 31 0, L_0x7fc13855adb0;  alias, 1 drivers
v0x7fc138559320_0 .net "RTaddr_i", 4 0, L_0x7fc13855b290;  1 drivers
v0x7fc138559400_0 .net "RTdata_o", 31 0, L_0x7fc13855b0c0;  alias, 1 drivers
v0x7fc1385594a0_0 .net "RegWrite_i", 1 0, v0x7fc1385566c0_0;  alias, 1 drivers
v0x7fc138559570_0 .net *"_s0", 31 0, L_0x7fc13855abb0;  1 drivers
v0x7fc138559620_0 .net *"_s10", 6 0, L_0x7fc13855af60;  1 drivers
L_0x1008f00e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc138559730_0 .net *"_s13", 1 0, L_0x1008f00e0;  1 drivers
v0x7fc1385597e0_0 .net *"_s2", 6 0, L_0x7fc13855ac50;  1 drivers
L_0x1008f0098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc138559890_0 .net *"_s5", 1 0, L_0x1008f0098;  1 drivers
v0x7fc138559940_0 .net *"_s8", 31 0, L_0x7fc13855aea0;  1 drivers
v0x7fc1385599f0_0 .net "clk_i", 0 0, v0x7fc13855a160_0;  alias, 1 drivers
v0x7fc138559a80 .array/s "register", 31 0, 31 0;
L_0x7fc13855abb0 .array/port v0x7fc138559a80, L_0x7fc13855ac50;
L_0x7fc13855ac50 .concat [ 5 2 0 0], L_0x7fc13855b1b0, L_0x1008f0098;
L_0x7fc13855aea0 .array/port v0x7fc138559a80, L_0x7fc13855af60;
L_0x7fc13855af60 .concat [ 5 2 0 0], L_0x7fc13855b290, L_0x1008f00e0;
    .scope S_0x7fc138551440;
T_0 ;
    %wait E_0x7fc138551670;
    %load/vec4 v0x7fc1385518f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fc1385516c0_0;
    %load/vec4 v0x7fc138551780_0;
    %add;
    %store/vec4 v0x7fc138551830_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fc1385516c0_0;
    %store/vec4 v0x7fc138551830_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fc1385586d0;
T_1 ;
    %wait E_0x7fc1385589b0;
    %load/vec4 v0x7fc138558bf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc138558b40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fc138558c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fc138558a80_0;
    %assign/vec4 v0x7fc138558b40_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fc138558b40_0;
    %assign/vec4 v0x7fc138558b40_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc1385551e0;
T_2 ;
    %wait E_0x7fc138552180;
    %load/vec4 v0x7fc1385557c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fc138555510_0;
    %assign/vec4 v0x7fc1385555b0_0, 0;
    %load/vec4 v0x7fc138555640_0;
    %assign/vec4 v0x7fc1385556e0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fc138558de0;
T_3 ;
    %wait E_0x7fc138552180;
    %load/vec4 v0x7fc1385594a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fc138559130_0;
    %load/vec4 v0x7fc138559090_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fc138559a80, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fc1385519f0;
T_4 ;
    %wait E_0x7fc138551c00;
    %load/vec4 v0x7fc138551e80_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc138551dc0_0, 0, 2;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc138551dc0_0, 0, 2;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 1, 1, 2;
    %store/vec4 v0x7fc138551dc0_0, 0, 2;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 1, 1, 2;
    %store/vec4 v0x7fc138551dc0_0, 0, 2;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc138551e80_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc138551d10_0, 0, 3;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fc138551d10_0, 0, 3;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fc138551d10_0, 0, 3;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fc138551d10_0, 0, 3;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc138551e80_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc138551c50_0, 0, 2;
    %jmp T_4.15;
T_4.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc138551c50_0, 0, 2;
    %jmp T_4.15;
T_4.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc138551c50_0, 0, 2;
    %jmp T_4.15;
T_4.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc138551c50_0, 0, 2;
    %jmp T_4.15;
T_4.13 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc138551c50_0, 0, 2;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fc1385543a0;
T_5 ;
    %wait E_0x7fc138552180;
    %load/vec4 v0x7fc138554f70_0;
    %assign/vec4 v0x7fc138555000_0, 0;
    %load/vec4 v0x7fc138554790_0;
    %assign/vec4 v0x7fc138554820_0, 0;
    %load/vec4 v0x7fc1385548c0_0;
    %assign/vec4 v0x7fc138554950_0, 0;
    %load/vec4 v0x7fc138554d00_0;
    %assign/vec4 v0x7fc138554e20_0, 0;
    %load/vec4 v0x7fc138554a30_0;
    %assign/vec4 v0x7fc138554b00_0, 0;
    %load/vec4 v0x7fc138554f70_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %load/vec4 v0x7fc138554bb0_0;
    %assign/vec4 v0x7fc138554c60_0, 0;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7fc138554f70_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fc138554c60_0, 0;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7fc138554f70_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fc138554f70_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fc138554c60_0, 0;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7fc138554f70_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fc138554c60_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x7fc138554bb0_0;
    %assign/vec4 v0x7fc138554c60_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fc138553d20;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc138554260_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7fc138553d20;
T_7 ;
    %wait E_0x7fc138553f80;
    %load/vec4 v0x7fc138553fd0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7fc138554090_0;
    %load/vec4 v0x7fc138554120_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc138554090_0;
    %load/vec4 v0x7fc1385541b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc138554260_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc138554260_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fc138556ac0;
T_8 ;
    %wait E_0x7fc138556ce0;
    %load/vec4 v0x7fc138557250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc138556e10_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc138556f90_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc138557110_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fc138556d40_0;
    %assign/vec4 v0x7fc138556e10_0, 0;
    %load/vec4 v0x7fc138556ec0_0;
    %assign/vec4 v0x7fc138556f90_0, 0;
    %load/vec4 v0x7fc138557040_0;
    %assign/vec4 v0x7fc138557110_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fc138557390;
T_9 ;
    %wait E_0x7fc1385575f0;
    %load/vec4 v0x7fc138557900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x7fc1385577a0_0;
    %store/vec4 v0x7fc138557850_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x7fc138557650_0;
    %store/vec4 v0x7fc138557850_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fc138557700_0;
    %store/vec4 v0x7fc138557850_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fc138557a30;
T_10 ;
    %wait E_0x7fc138557c60;
    %load/vec4 v0x7fc138557ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x7fc138557e90_0;
    %store/vec4 v0x7fc138557f60_0, 0, 32;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x7fc138557cc0_0;
    %store/vec4 v0x7fc138557f60_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fc138557df0_0;
    %store/vec4 v0x7fc138557f60_0, 0, 32;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fc138550fa0;
T_11 ;
    %wait E_0x7fc1385511a0;
    %load/vec4 v0x7fc138551290_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc1385511d0_0, 0, 4;
T_11.0 ;
    %load/vec4 v0x7fc138551290_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc1385511d0_0, 0, 4;
T_11.2 ;
    %load/vec4 v0x7fc138551290_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x7fc138551330_0;
    %cmpi/e 6, 0, 10;
    %jmp/0xz  T_11.6, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc1385511d0_0, 0, 4;
T_11.6 ;
    %load/vec4 v0x7fc138551330_0;
    %cmpi/e 7, 0, 10;
    %jmp/0xz  T_11.8, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc1385511d0_0, 0, 4;
T_11.8 ;
    %load/vec4 v0x7fc138551330_0;
    %cmpi/e 0, 0, 10;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc1385511d0_0, 0, 4;
T_11.10 ;
    %load/vec4 v0x7fc138551330_0;
    %cmpi/e 256, 0, 10;
    %jmp/0xz  T_11.12, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fc1385511d0_0, 0, 4;
T_11.12 ;
    %load/vec4 v0x7fc138551330_0;
    %cmpi/e 8, 0, 10;
    %jmp/0xz  T_11.14, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fc1385511d0_0, 0, 4;
T_11.14 ;
T_11.4 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fc138527f60;
T_12 ;
    %wait E_0x7fc138527100;
    %load/vec4 v0x7fc1385366b0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x7fc138550cc0_0;
    %load/vec4 v0x7fc138550d80_0;
    %add;
    %store/vec4 v0x7fc138550e30_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x7fc1385366b0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x7fc138550cc0_0;
    %load/vec4 v0x7fc138550d80_0;
    %sub;
    %store/vec4 v0x7fc138550e30_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x7fc1385366b0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x7fc138550cc0_0;
    %load/vec4 v0x7fc138550d80_0;
    %and;
    %store/vec4 v0x7fc138550e30_0, 0, 32;
T_12.4 ;
    %load/vec4 v0x7fc1385366b0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x7fc138550cc0_0;
    %load/vec4 v0x7fc138550d80_0;
    %or;
    %store/vec4 v0x7fc138550e30_0, 0, 32;
T_12.6 ;
    %load/vec4 v0x7fc1385366b0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_12.8, 4;
    %load/vec4 v0x7fc138550cc0_0;
    %load/vec4 v0x7fc138550d80_0;
    %mul;
    %store/vec4 v0x7fc138550e30_0, 0, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fc138553360;
T_13 ;
    %wait E_0x7fc138553680;
    %load/vec4 v0x7fc1385537a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7fc1385536e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x7fc1385536e0_0;
    %load/vec4 v0x7fc138553840_0;
    %cmp/e;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc138553b00_0, 0, 2;
T_13.4 ;
T_13.2 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fc138553a50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x7fc138553960_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.8, 4;
    %load/vec4 v0x7fc138553960_0;
    %load/vec4 v0x7fc138553840_0;
    %cmp/e;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc138553b00_0, 0, 2;
T_13.10 ;
T_13.8 ;
    %jmp T_13.7;
T_13.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc138553b00_0, 0, 2;
T_13.7 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fc138553360;
T_14 ;
    %wait E_0x7fc138553610;
    %load/vec4 v0x7fc1385537a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7fc1385536e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x7fc1385536e0_0;
    %load/vec4 v0x7fc1385538d0_0;
    %cmp/e;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc138553bb0_0, 0, 2;
T_14.4 ;
T_14.2 ;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fc138553a50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x7fc138553960_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v0x7fc138553960_0;
    %load/vec4 v0x7fc1385538d0_0;
    %cmp/e;
    %jmp/0xz  T_14.10, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc138553bb0_0, 0, 2;
T_14.10 ;
T_14.8 ;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc138553bb0_0, 0, 2;
T_14.7 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fc138552720;
T_15 ;
    %wait E_0x7fc138552180;
    %load/vec4 v0x7fc138553140_0;
    %assign/vec4 v0x7fc1385531d0_0, 0;
    %load/vec4 v0x7fc138552bd0_0;
    %assign/vec4 v0x7fc138552c80_0, 0;
    %load/vec4 v0x7fc138552ec0_0;
    %assign/vec4 v0x7fc138552f60_0, 0;
    %load/vec4 v0x7fc138552a50_0;
    %assign/vec4 v0x7fc138552b20_0, 0;
    %load/vec4 v0x7fc138552d40_0;
    %assign/vec4 v0x7fc138552e20_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fc138551f90;
T_16 ;
    %wait E_0x7fc138552230;
    %load/vec4 v0x7fc138552260_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x7fc138552470_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x7fc138552320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc138552600, 0, 4;
T_16.0 ;
    %load/vec4 v0x7fc138552260_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x7fc138552320_0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fc138552510_0, 0;
T_16.2 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fc138555fe0;
T_17 ;
    %wait E_0x7fc138552180;
    %load/vec4 v0x7fc1385562c0_0;
    %assign/vec4 v0x7fc1385563a0_0, 0;
    %load/vec4 v0x7fc1385565a0_0;
    %assign/vec4 v0x7fc1385566c0_0, 0;
    %load/vec4 v0x7fc138556440_0;
    %assign/vec4 v0x7fc138556510_0, 0;
    %load/vec4 v0x7fc138556860_0;
    %assign/vec4 v0x7fc138556910_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fc138558130;
T_18 ;
    %wait E_0x7fc138557540;
    %load/vec4 v0x7fc138558600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x7fc138558390_0;
    %assign/vec4 v0x7fc138558510_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fc138558460_0;
    %assign/vec4 v0x7fc138558510_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fc1385307e0;
T_19 ;
    %delay 25, 0;
    %load/vec4 v0x7fc13855a160_0;
    %inv;
    %store/vec4 v0x7fc13855a160_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fc1385307e0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc13855a420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc13855a6d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc13855a4b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc13855a580_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x7fc13855a580_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fc13855a580_0;
    %store/vec4a v0x7fc138555f30, 4, 0;
    %load/vec4 v0x7fc13855a580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc13855a580_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc13855a580_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x7fc13855a580_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fc13855a580_0;
    %store/vec4a v0x7fc138552600, 4, 0;
    %load/vec4 v0x7fc13855a580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc13855a580_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc13855a580_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x7fc13855a580_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fc13855a580_0;
    %store/vec4a v0x7fc138559a80, 4, 0;
    %load/vec4 v0x7fc13855a580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc13855a580_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %vpi_call 2 40 "$readmemb", "instruction.txt", v0x7fc138555f30 {0 0 0};
    %vpi_func 2 43 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fc13855a620_0, 0, 32;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc138552600, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc13855a160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc13855a300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc13855a390_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc13855a300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc13855a390_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x7fc1385307e0;
T_21 ;
    %wait E_0x7fc138552180;
    %load/vec4 v0x7fc13855a420_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 61 "$stop" {0 0 0};
T_21.0 ;
    %load/vec4 v0x7fc138554260_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0x7fc13855a6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc13855a6d0_0, 0, 32;
T_21.2 ;
    %vpi_call 2 68 "$display", "ID/EX  Reg %b\012", v0x7fc138554c60_0 {0 0 0};
    %vpi_call 2 69 "$display", "EX/MEM Reg %b\012", v0x7fc138552e20_0 {0 0 0};
    %vpi_call 2 72 "$display", "Data_Memory addr:%d, signal:%b data:%d\012", v0x7fc138552320_0, v0x7fc138552260_0, v0x7fc138552470_0 {0 0 0};
    %vpi_call 2 77 "$fdisplay", v0x7fc13855a620_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x7fc13855a420_0, v0x7fc13855a390_0, v0x7fc13855a6d0_0, v0x7fc13855a4b0_0, v0x7fc138558b40_0 {0 0 0};
    %vpi_call 2 80 "$fdisplay", v0x7fc13855a620_0, "Registers" {0 0 0};
    %vpi_call 2 81 "$fdisplay", v0x7fc13855a620_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7fc138559a80, 0>, &A<v0x7fc138559a80, 8>, &A<v0x7fc138559a80, 16>, &A<v0x7fc138559a80, 24> {0 0 0};
    %vpi_call 2 82 "$fdisplay", v0x7fc13855a620_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7fc138559a80, 1>, &A<v0x7fc138559a80, 9>, &A<v0x7fc138559a80, 17>, &A<v0x7fc138559a80, 25> {0 0 0};
    %vpi_call 2 83 "$fdisplay", v0x7fc13855a620_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7fc138559a80, 2>, &A<v0x7fc138559a80, 10>, &A<v0x7fc138559a80, 18>, &A<v0x7fc138559a80, 26> {0 0 0};
    %vpi_call 2 84 "$fdisplay", v0x7fc13855a620_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7fc138559a80, 3>, &A<v0x7fc138559a80, 11>, &A<v0x7fc138559a80, 19>, &A<v0x7fc138559a80, 27> {0 0 0};
    %vpi_call 2 85 "$fdisplay", v0x7fc13855a620_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7fc138559a80, 4>, &A<v0x7fc138559a80, 12>, &A<v0x7fc138559a80, 20>, &A<v0x7fc138559a80, 28> {0 0 0};
    %vpi_call 2 86 "$fdisplay", v0x7fc13855a620_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7fc138559a80, 5>, &A<v0x7fc138559a80, 13>, &A<v0x7fc138559a80, 21>, &A<v0x7fc138559a80, 29> {0 0 0};
    %vpi_call 2 87 "$fdisplay", v0x7fc13855a620_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7fc138559a80, 6>, &A<v0x7fc138559a80, 14>, &A<v0x7fc138559a80, 22>, &A<v0x7fc138559a80, 30> {0 0 0};
    %vpi_call 2 88 "$fdisplay", v0x7fc13855a620_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7fc138559a80, 7>, &A<v0x7fc138559a80, 15>, &A<v0x7fc138559a80, 23>, &A<v0x7fc138559a80, 31> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 91 "$fdisplay", v0x7fc13855a620_0, "Data Memory: 0x00 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 92 "$fdisplay", v0x7fc13855a620_0, "Data Memory: 0x04 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 93 "$fdisplay", v0x7fc13855a620_0, "Data Memory: 0x08 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 94 "$fdisplay", v0x7fc13855a620_0, "Data Memory: 0x0c = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 95 "$fdisplay", v0x7fc13855a620_0, "Data Memory: 0x10 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 96 "$fdisplay", v0x7fc13855a620_0, "Data Memory: 0x14 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 97 "$fdisplay", v0x7fc13855a620_0, "Data Memory: 0x18 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc138552600, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 98 "$fdisplay", v0x7fc13855a620_0, "Data Memory: 0x1c = %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 100 "$fdisplay", v0x7fc13855a620_0, "\012" {0 0 0};
    %load/vec4 v0x7fc13855a420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc13855a420_0, 0, 32;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EX_MEM_Reg.v";
    "ForwardUnit.v";
    "HazzardDetectionUnit.v";
    "ID_EX_Reg.v";
    "IF_ID_Reg.v";
    "Instruction_Memory.v";
    "MEM_WB_Reg.v";
    "MUX8.v";
    "EX_MUX.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
