2019-05-22T19:21:09 ===> "H:/FPGA-PROJECT/HARDWARE/XC6SLX150_PACK_V10A/SCH/allegro/pxlBA.txt"
2019-05-22T19:21:16 ===> "H:/FPGA-PROJECT/HARDWARE/XC6SLX150_PACK_V10A/SCH/allegro/pstchip.dat"
2019-05-22T19:21:16 ===> "H:/FPGA-PROJECT/HARDWARE/XC6SLX150_PACK_V10A/SCH/allegro/pstxnet.dat"
2019-05-22T19:21:16 ===> "H:/FPGA-PROJECT/HARDWARE/XC6SLX150_PACK_V10A/SCH/allegro/pstxprt.dat"
2019-05-22T19:21:16 ===> "H:/FPGA-PROJECT/HARDWARE/XC6SLX150_PACK_V10A/SCH/allegro/pstdmlmodels.dat"
2019-05-22T21:19:35 ===> "H:/FPGA-PROJECT/HARDWARE/XC6SLX150_PACK_V10A/SCH/allegro/pstchip.dat"
2019-05-22T21:19:35 ===> "H:/FPGA-PROJECT/HARDWARE/XC6SLX150_PACK_V10A/SCH/allegro/pstxnet.dat"
2019-05-22T21:19:35 ===> "H:/FPGA-PROJECT/HARDWARE/XC6SLX150_PACK_V10A/SCH/allegro/pstxprt.dat"
2019-05-22T21:19:35 ===> "H:/FPGA-PROJECT/HARDWARE/XC6SLX150_PACK_V10A/SCH/allegro/pstdmlmodels.dat"
2020-11-23T11:05:41 ===> "H:/github/FPGA-PROJECT/HARDWARE/XC6SLX150_PACK_V10A/SCH/allegro/pxlBA.txt"
2020-11-23T11:05:51 ===> "H:/github/FPGA-PROJECT/HARDWARE/XC6SLX150_PACK_V10A/SCH/allegro/pstchip.dat"
2020-11-23T11:05:51 ===> "H:/github/FPGA-PROJECT/HARDWARE/XC6SLX150_PACK_V10A/SCH/allegro/pstxnet.dat"
2020-11-23T11:05:51 ===> "H:/github/FPGA-PROJECT/HARDWARE/XC6SLX150_PACK_V10A/SCH/allegro/pstxprt.dat"
2020-11-23T11:05:51 ===> "H:/github/FPGA-PROJECT/HARDWARE/XC6SLX150_PACK_V10A/SCH/allegro/pstdmlmodels.dat"
