<profile>

<section name = "Vitis HLS Report for 'M2S_addr_ap_uint_8_ap_uint_8_s'" level="0">
<item name = "Date">Wed Feb 24 15:50:07 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">batch</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00 ns, 2.190 ns, 0.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_60_1_VITIS_LOOP_61_2">?, ?, 11, 2, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 310, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 430, 2, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 191, -</column>
<column name="Register">-, -, 543, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32ns_32ns_64_5_1_U55">mul_32ns_32ns_64_5_1, 0, 0, 215, 1, 0</column>
<column name="mul_32s_32s_32_5_1_U54">mul_32s_32s_32_5_1, 0, 0, 215, 1, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln60_fu_161_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln61_fu_199_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln64_fu_188_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state21_pp0_stage1_iter4">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state22_pp0_stage0_iter5">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln60_fu_167_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln61_fu_172_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln57_fu_137_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln60_fu_177_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="CONV_D_loc_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">65, 15, 1, 15</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter5">9, 2, 1, 2</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_119_p4">9, 2, 64, 128</column>
<column name="ap_phi_mux_rep_phi_fu_130_p4">9, 2, 32, 64</column>
<column name="batch_blk_n">9, 2, 1, 2</column>
<column name="deform_blk_n">9, 2, 1, 2</column>
<column name="gmem5_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem5_blk_n_R">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_115">9, 2, 64, 128</column>
<column name="offsets_blk_n">9, 2, 1, 2</column>
<column name="rep_reg_126">9, 2, 32, 64</column>
<column name="s_mem_blk_n">9, 2, 1, 2</column>
<column name="skip3_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="CONV_D_loc_read_reg_213">32, 0, 32, 0</column>
<column name="add_ln60_reg_245">64, 0, 64, 0</column>
<column name="add_ln61_reg_266">32, 0, 32, 0</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="gmem5_addr_read_reg_271">8, 0, 8, 0</column>
<column name="gmem5_addr_reg_260">64, 0, 64, 0</column>
<column name="icmp_ln60_reg_250">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_115">64, 0, 64, 0</column>
<column name="mul_i_i_reg_224">32, 0, 32, 0</column>
<column name="mul_ln56_reg_240">64, 0, 64, 0</column>
<column name="offsets_read_reg_204">64, 0, 64, 0</column>
<column name="rep_reg_126">32, 0, 32, 0</column>
<column name="select_ln57_reg_219">32, 0, 32, 0</column>
<column name="select_ln60_reg_254">32, 0, 32, 0</column>
<column name="skip3_read_reg_209">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, M2S_addr&lt;ap_uint&lt;8&gt;, ap_uint&lt;8&gt; &gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, M2S_addr&lt;ap_uint&lt;8&gt;, ap_uint&lt;8&gt; &gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, M2S_addr&lt;ap_uint&lt;8&gt;, ap_uint&lt;8&gt; &gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, M2S_addr&lt;ap_uint&lt;8&gt;, ap_uint&lt;8&gt; &gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, M2S_addr&lt;ap_uint&lt;8&gt;, ap_uint&lt;8&gt; &gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, M2S_addr&lt;ap_uint&lt;8&gt;, ap_uint&lt;8&gt; &gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, M2S_addr&lt;ap_uint&lt;8&gt;, ap_uint&lt;8&gt; &gt;, return value</column>
<column name="m_axi_gmem5_AWVALID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWREADY">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWADDR">out, 64, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWLEN">out, 32, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWSIZE">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWBURST">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWLOCK">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWCACHE">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWPROT">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWQOS">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWREGION">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWUSER">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WVALID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WREADY">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WDATA">out, 8, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WSTRB">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WLAST">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WUSER">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARVALID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARREADY">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARADDR">out, 64, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARLEN">out, 32, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARSIZE">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARBURST">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARLOCK">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARCACHE">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARPROT">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARQOS">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARREGION">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARUSER">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RVALID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RREADY">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RDATA">in, 8, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RLAST">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RUSER">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RRESP">in, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BVALID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BREADY">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BRESP">in, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BUSER">in, 1, m_axi, gmem5, pointer</column>
<column name="s_mem_din">out, 8, ap_fifo, s_mem, pointer</column>
<column name="s_mem_full_n">in, 1, ap_fifo, s_mem, pointer</column>
<column name="s_mem_write">out, 1, ap_fifo, s_mem, pointer</column>
<column name="offsets_dout">in, 64, ap_fifo, offsets, pointer</column>
<column name="offsets_empty_n">in, 1, ap_fifo, offsets, pointer</column>
<column name="offsets_read">out, 1, ap_fifo, offsets, pointer</column>
<column name="batch_dout">in, 32, ap_fifo, batch, pointer</column>
<column name="batch_empty_n">in, 1, ap_fifo, batch, pointer</column>
<column name="batch_read">out, 1, ap_fifo, batch, pointer</column>
<column name="CONV_D_loc_dout">in, 32, ap_fifo, CONV_D_loc, pointer</column>
<column name="CONV_D_loc_empty_n">in, 1, ap_fifo, CONV_D_loc, pointer</column>
<column name="CONV_D_loc_read">out, 1, ap_fifo, CONV_D_loc, pointer</column>
<column name="deform_dout">in, 1, ap_fifo, deform, pointer</column>
<column name="deform_empty_n">in, 1, ap_fifo, deform, pointer</column>
<column name="deform_read">out, 1, ap_fifo, deform, pointer</column>
<column name="skip3_dout">in, 1, ap_fifo, skip3, pointer</column>
<column name="skip3_empty_n">in, 1, ap_fifo, skip3, pointer</column>
<column name="skip3_read">out, 1, ap_fifo, skip3, pointer</column>
</table>
</item>
</section>
</profile>
