-----------------------------------------------------------------------------------
-- File:        fir.vhd
-- Date:        20211028
-- Author:      Gonzalo J. Davidov and Lucas A. Kammann
-- Description: FIR implementations
-----------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

-----------------------------------------------------------------------------------
-- Package
-----------------------------------------------------------------------------------
package int8_t is
    subtype byte is integer range -128 to 127;
    type array_byte is array (0 to 3) of byte;
end int8_t;

-----------------------------------------------------------------------------------
-- Entity
-----------------------------------------------------------------------------------
entity fir is
    port(
        signal clk  : in std_logic;
        signal x    : in int8_t;
        signal y    : out int8_t
    );
end entity fir;

-----------------------------------------------------------------------------------
-- Architecture
-----------------------------------------------------------------------------------
architecture basic_fir of fir is
    signal tap : array_byte;
begin
    basic_fir_process: process
    begin  
        wait until clk = '1';
        y <= 2*tap(1) + tap(2) + tap(1)/2 + tap(1)/4 + 2*tap(2) + tap(2) + tap(2)/2 + tap(2)/4 - tap(3) - tap(0);
        for I in 3 downto 1 loop
            tap(I) <= tap(I-1);
        end loop;
        tap(0) <= x;
    end process basic_fir_process;
end architecture basic_fir;