Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: ae_inst.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ae_inst.prj"
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : { "D:/GitHub/AE-XILLYBUS/AE/src" }

---- Target Parameters
Output File Name                   : "ae_inst"
Output Format                      : NGC
Target Device                      : xc6slx45t-3-csg324

---- Source Options
Top Module Name                    : ae_inst
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir" "D:/GitHub/AE-XILLYBUS/AE/core"  }

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie_bram_s6.v" into library work
Parsing module <pcie_bram_s6>.
Analyzing Verilog file "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie_brams_s6.v" into library work
Parsing module <pcie_brams_s6>.
Analyzing Verilog file "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\gtpa1_dual_wrapper_tile.v" into library work
Parsing module <GTPA1_DUAL_WRAPPER_TILE>.
Analyzing Verilog file "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie_bram_top_s6.v" into library work
Parsing module <pcie_bram_top_s6>.
Analyzing Verilog file "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\gtpa1_dual_wrapper.v" into library work
Parsing module <GTPA1_DUAL_WRAPPER>.
Analyzing Verilog file "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" into library work
Parsing module <pcie>.
Analyzing Verilog file "D:\GitHub\AE-XILLYBUS\AE\src\xillybus_core.v" into library work
Parsing module <xillybus_core>.
Analyzing Verilog file "D:\GitHub\AE-XILLYBUS\AE\src\xillybus.v" into library work
Parsing module <xillybus>.
Analyzing Verilog file "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\s6_fifo.v" into library work
Parsing module <s6_fifo>.
Analyzing Verilog file "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\s6_clock.v" into library work
Parsing module <s6_clock>.
Analyzing Verilog file "D:\GitHub\AE-XILLYBUS\AE\src\ae_top.v" into library work
Parsing module <ae_inst>.
Analyzing Verilog file "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\s6_clock\example_design\s6_clock_exdes.v" into library work
Parsing module <s6_clock_exdes>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ae_inst>.
WARNING:HDLCompiler:1016 - "D:\GitHub\AE-XILLYBUS\AE\src\xillybus.v" Line 59: Port trn_tbuf_av is not connected to this instance

Elaborating module <xillybus>.

Elaborating module <IBUFDS>.

Elaborating module <pcie>.

Elaborating module <BUFIO2>.

Elaborating module <PLL_BASE(CLKFBOUT_MULT=5,CLKFBOUT_PHASE=0,CLKIN_PERIOD=10,CLKOUT0_DIVIDE=2,CLKOUT0_PHASE=0,CLKOUT1_DIVIDE=4,CLKOUT1_PHASE=0,CLKOUT2_DIVIDE=8,CLKOUT2_PHASE=0,COMPENSATION="INTERNAL")>.

Elaborating module <BUFG>.

Elaborating module <pcie_bram_top_s6(DEV_CAP_MAX_PAYLOAD_SUPPORTED=3'b010,VC0_TX_LASTPACKET=5'b01110,TLM_TX_OVERHEAD=20,TL_TX_RAM_RADDR_LATENCY=1'b0,TL_TX_RAM_RDATA_LATENCY=2'b10,TL_TX_RAM_WRITE_LATENCY=1'b0,VC0_RX_LIMIT=12'b011111111111,TL_RX_RAM_RADDR_LATENCY=1'b0,TL_RX_RAM_RDATA_LATENCY=2'b10,TL_RX_RAM_WRITE_LATENCY=1'b0)>.

Elaborating module <pcie_brams_s6(NUM_BRAMS=4,RAM_RADDR_LATENCY=1'b0,RAM_RDATA_LATENCY=2'b10,RAM_WRITE_LATENCY=1'b0)>.

Elaborating module <pcie_bram_s6(DOB_REG=1,WIDTH=7'b01001)>.

Elaborating module <RAMB16BWER(DATA_WIDTH_A=7'b01001,DATA_WIDTH_B=7'b01001,DOA_REG=0,DOB_REG=1,WRITE_MODE_A="NO_CHANGE",WRITE_MODE_B="NO_CHANGE")>.
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 458: Assignment to mim_rx_rdata_unused ignored, since the identifier is never used

Elaborating module <GTPA1_DUAL_WRAPPER(WRAPPER_SIM_GTPRESET_SPEEDUP=1,WRAPPER_CLK25_DIVIDER_0=4,WRAPPER_CLK25_DIVIDER_1=4,WRAPPER_PLL_DIVSEL_FB_0=5,WRAPPER_PLL_DIVSEL_FB_1=5,WRAPPER_PLL_DIVSEL_REF_0=2,WRAPPER_PLL_DIVSEL_REF_1=2,WRAPPER_SIMULATION=0)>.
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\gtpa1_dual_wrapper.v" Line 194: Assignment to tied_to_ground_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\gtpa1_dual_wrapper.v" Line 195: Assignment to tied_to_ground_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\gtpa1_dual_wrapper.v" Line 196: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\gtpa1_dual_wrapper.v" Line 197: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module <GTPA1_DUAL_WRAPPER_TILE(TILE_SIM_GTPRESET_SPEEDUP=1,TILE_CLK25_DIVIDER_0=4,TILE_CLK25_DIVIDER_1=4,TILE_PLL_DIVSEL_FB_0=5,TILE_PLL_DIVSEL_FB_1=5,TILE_PLL_DIVSEL_REF_0=2,TILE_PLL_DIVSEL_REF_1=2,TILE_PLL_SOURCE_0="PLL0",TILE_PLL_SOURCE_1="PLL1")>.
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\gtpa1_dual_wrapper_tile.v" Line 226: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module
<GTPA1_DUAL(SIM_TX_ELEC_IDLE_LEVEL="Z",SIM_RECEIVER_DETECT_PASS="TRUE",SIM_VERSION="2.0",SIM_REFCLK0_SOURCE=3'b0,SIM_REFCLK1_SOURCE=3'b0,SIM_GTPRESET_SPEEDUP=1,CLK25_DIVIDER_0=4,CLK25_DIVIDER_1=4,PLL_DIVSEL_FB_0=5,PLL_DIVSEL_FB_1=5,PLL_DIVSEL_REF_0=2,PLL_DIVSEL_REF_1=2,CLKINDC_B_0="TRUE",CLKRCV_TRST_0="TRUE",OOB_CLK_DIVIDER_0=4,PLL_COM_CFG_0=24'b01000010110100000001010,PLL_CP_CFG_0=8'b0,PLL_RXDIVSEL_OUT_0=1,PLL_SATA_0="FALSE",PLL_SOURCE_0="PLL0",PLL_TXDIVSEL_OUT_0=1,PLLLKDET_CFG_0=3'b111,CLKINDC_B_1="TRUE",CLKRCV_TRST_1="TRUE",OOB_CLK_DIVIDER_1=4,PLL_COM_CFG_1=24'b01000010110100000001010,PLL_CP_CFG_1=8'b0,PLL_RXDIVSEL_OUT_1=1,PLL_SATA_1="FALSE",PLL_SOURCE_1="PLL1",PLL_TXDIVSEL_OUT_1=1,PLLLKDET_CFG_1=3'b111,PMA_COM_CFG_EAST=36'b01000000000000000,PMA_COM_CFG_WEST=36'b01000000000000000,TST_ATTR_0=32'b0,TST_ATTR_1=32'b0,CLK_OUT_GTP_SEL_0="REFCLKPLL0",TX_TDCC_CFG_0=2'b11,CLK_OUT_GTP_SEL_1="REFCLKPLL1",TX_TDCC_CFG_1=2'b11,PMA_TX_CFG_0=20'b010000010,TX_BUFFER_USE_0="TRUE",TX_XCLK_SEL_0="TXOUT",TXRX_INVERT_0=3'b011,P
MA_TX_CFG_1=20'b010000010,TX_BUFFER_USE_1="TRUE",TX_XCLK_SEL_1="TXOUT",TXRX_INVERT_1=3'b011,CM_TRIM_0=2'b0,TX_IDLE_DELAY_0=3'b010,CM_TRIM_1=2'b0,TX_IDLE_DELAY_1=3'b010,COM_BURST_VAL_0=4'b1111,COM_BURST_VAL_1=4'b1111,AC_CAP_DIS_0="FALSE",OOBDETECT_THRESHOLD_0=3'b111,PMA_CDR_SCAN_0=27'b110010000000100000001000000,PMA_RX_CFG_0=25'b010111001110000001001000,PMA_RXSYNC_CFG_0=7'b0,RCV_TERM_GND_0="TRUE",RCV_TERM_VTTRX_0="FALSE",RXEQ_CFG_0=8'b01111011,TERMINATION_CTRL_0=5'b10100,TERMINATION_OVRD_0="FALSE",TX_DETECT_RX_CFG_0=14'b01100000110010,AC_CAP_DIS_1="FALSE",OOBDETECT_THRESHOLD_1=3'b111,PMA_CDR_SCAN_1=27'b110010000000100000001000000,PMA_RX_CFG_1=25'b010111001110000001001000,PMA_RXSYNC_CFG_1=7'b0,RCV_TERM_GND_1="TRUE",RCV_TERM_VTTRX_1="FALSE",RXEQ_CFG_1=8'b01111011,TERMINATION_CTRL_1=5'b10100,TERMINATION_OVRD_1="FALSE",TX_DETECT_RX_CFG_1=14'b01100000110010,RXPRBSERR_LOOPBACK_0=1'b0,RXPRBSERR_LOOPBACK_1=1'b0,ALIGN_COMMA_WORD_0=1,COMMA_10B_ENABLE_0=10'b1111111111,DEC_MCOMMA_DETECT_0="TRUE",DEC_PCOMMA_DETECT_0="TRUE"
,DEC_VALID_COMMA_ONLY_0="TRUE",MCOMMA_10B_VALUE_0=10'b1010000011,MCOMMA_DETECT_0="TRUE",PCOMMA_10B_VALUE_0=10'b0101111100,PCOMMA_DETECT_0="TRUE",RX_SLIDE_MODE_0="PCS",ALIGN_COMMA_WORD_1=1,COMMA_10B_ENABLE_1=10'b1111111111,DEC_MCOMMA_DETECT_1="TRUE",DEC_PCOMMA_DETECT_1="TRUE",DEC_VALID_COMMA_ONLY_1="TRUE",MCOMMA_10B_VALUE_1=10'b1010000011,MCOMMA_DETECT_1="TRUE",PCOMMA_10B_VALUE_1=10'b0101111100,PCOMMA_DETECT_1="TRUE",RX_SLIDE_MODE_1="PCS",RX_LOS_INVALID_INCR_0=8,RX_LOS_THRESHOLD_0=128,RX_LOSS_OF_SYNC_FSM_0="FALSE",RX_LOS_INVALID_INCR_1=8,RX_LOS_THRESHOLD_1=128,RX_LOSS_OF_SYNC_FSM_1="FALSE",RX_BUFFER_USE_0="TRUE",RX_EN_IDLE_RESET_BUF_0="TRUE",RX_IDLE_HI_CNT_0=4'b1000,RX_IDLE_LO_CNT_0=4'b0,RX_XCLK_SEL_0="RXREC",RX_BUFFER_USE_1="TRUE",RX_EN_IDLE_RESET_BUF_1="TRUE",RX_IDLE_HI_CNT_1=4'b1000,RX_IDLE_LO_CNT_1=4'b0,RX_XCLK_SEL_1="RXREC",CLK_COR_ADJ_LEN_0=1,CLK_COR_DET_LEN_0=1,CLK_COR_INSERT_IDLE_FLAG_0="FALSE",CLK_COR_KEEP_IDLE_0="FALSE",CLK_COR_MAX_LAT_0=20,CLK_COR_MIN_LAT_0=18,CLK_COR_PRECEDENCE_0="TRUE",CLK_COR_REP
EAT_WAIT_0=0,CLK_COR_SEQ_1_1_0=10'b0100011100,CLK_COR_SEQ_1_2_0=10'b0,CLK_COR_SEQ_1_3_0=10'b0,CLK_COR_SEQ_1_4_0=10'b0,CLK_COR_SEQ_1_ENABLE_0=4'b01,CLK_COR_SEQ_2_1_0=10'b0,CLK_COR_SEQ_2_2_0=10'b0,CLK_COR_SEQ_2_3_0=10'b0,CLK_COR_SEQ_2_4_0=10'b0,CLK_COR_SEQ_2_ENABLE_0=4'b0,CLK_COR_SEQ_2_USE_0="FALSE",CLK_CORRECT_USE_0="TRUE",RX_DECODE_SEQ_MATCH_0="TRUE",CLK_COR_ADJ_LEN_1=1,CLK_COR_DET_LEN_1=1,CLK_COR_INSERT_IDLE_FLAG_1="FALSE",CLK_COR_KEEP_IDLE_1="FALSE",CLK_COR_MAX_LAT_1=20,CLK_COR_MIN_LAT_1=18,CLK_COR_PRECEDENCE_1="TRUE",CLK_COR_REPEAT_WAIT_1=0,CLK_COR_SEQ_1_1_1=10'b0100011100,CLK_COR_SEQ_1_2_1=10'b0,CLK_COR_SEQ_1_3_1=10'b0,CLK_COR_SEQ_1_4_1=10'b0,CLK_COR_SEQ_1_ENABLE_1=4'b01,CLK_COR_SEQ_2_1_1=10'b0,CLK_COR_SEQ_2_2_1=10'b0,CLK_COR_SEQ_2_3_1=10'b0,CLK_COR_SEQ_2_4_1=10'b0,CLK_COR_SEQ_2_ENABLE_1=4'b0,CLK_COR_SEQ_2_USE_1="FALSE",CLK_CORRECT_USE_1="TRUE",RX_DECODE_SEQ_MATCH_1="TRUE",CHAN_BOND_1_MAX_SKEW_0=1,CHAN_BOND_2_MAX_SKEW_0=1,CHAN_BOND_KEEP_ALIGN_0="FALSE",CHAN_BOND_SEQ_1_1_0=10'b01001010,CHAN_BOND_SEQ_1_2_0=
10'b01001010,CHAN_BOND_SEQ_1_3_0=10'b01001010,CHAN_BOND_SEQ_1_4_0=10'b0110111100,CHAN_BOND_SEQ_1_ENABLE_0=4'b0,CHAN_BOND_SEQ_2_1_0=10'b0100111100,CHAN_BOND_SEQ_2_2_0=10'b0100111100,CHAN_BOND_SEQ_2_3_0=10'b0110111100,CHAN_BOND_SEQ_2_4_0=10'b0100011100,CHAN_BOND_SEQ_2_ENABLE_0=4'b0,CHAN_BOND_SEQ_2_USE_0="FALSE",CHAN_BOND_SEQ_LEN_0=1,RX_EN_MODE_RESET_BUF_0="TRUE",CHAN_BOND_1_MAX_SKEW_1=1,CHAN_BOND_2_MAX_SKEW_1=1,CHAN_BOND_KEEP_ALIGN_1="FALSE",CHAN_BOND_SEQ_1_1_1=10'b01001010,CHAN_BOND_SEQ_1_2_1=10'b01001010,CHAN_BOND_SEQ_1_3_1=10'b01001010,CHAN_BOND_SEQ_1_4_1=10'b0110111100,CHAN_BOND_SEQ_1_ENABLE_1=4'b0,CHAN_BOND_SEQ_2_1_1=10'b0100111100,CHAN_BOND_SEQ_2_2_1=10'b0100111100,CHAN_BOND_SEQ_2_3_1=10'b0110111100,CHAN_BOND_SEQ_2_4_1=10'b0100011100,CHAN_BOND_SEQ_2_ENABLE_1=4'b0,CHAN_BOND_SEQ_2_USE_1="FALSE",CHAN_BOND_SEQ_LEN_1=1,RX_EN_MODE_RESET_BUF_1="TRUE",CB2_INH_CC_PERIOD_0=8,CDR_PH_ADJ_TIME_0=5'b01010,PCI_EXPRESS_MODE_0="TRUE",RX_EN_IDLE_HOLD_CDR_0="TRUE",RX_EN_IDLE_RESET_FR_0="TRUE",RX_EN_IDLE_RESET_PH_0="TRUE",RX
_STATUS_FMT_0="PCIE",TRANS_TIME_FROM_P2_0=12'b0111100,TRANS_TIME_NON_P2_0=8'b011001,TRANS_TIME_TO_P2_0=10'b01100100,CB2_INH_CC_PERIOD_1=8,CDR_PH_ADJ_TIME_1=5'b01010,PCI_EXPRESS_MODE_1="TRUE",RX_EN_IDLE_HOLD_CDR_1="TRUE",RX_EN_IDLE_RESET_FR_1="TRUE",RX_EN_IDLE_RESET_PH_1="TRUE",RX_STATUS_FMT_1="PCIE",TRANS_TIME_FROM_P2_1=12'b0111100,TRANS_TIME_NON_P2_1=8'b011001,TRANS_TIME_TO_P2_1=10'b01100100,SATA_BURST_VAL_0=3'b100,SATA_IDLE_VAL_0=3'b100,SATA_MAX_BURST_0=7,SATA_MAX_INIT_0=22,SATA_MAX_WAKE_0=7,SATA_MIN_BURST_0=4,SATA_MIN_INIT_0=12,SATA_MIN_WAKE_0=4,SATA_BURST_VAL_1=3'b100,SATA_IDLE_VAL_1=3'b100,SATA_MAX_BURST_1=7,SATA_MAX_INIT_1=22,SATA_MAX_WAKE_1=7,SATA_MIN_BURST_1=4,SATA_MIN_INIT_1=12,SATA_MIN_WAKE_1=4>.
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\gtpa1_dual_wrapper_tile.v" Line 573: Assignment to rxcharisk0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\gtpa1_dual_wrapper_tile.v" Line 574: Assignment to rxcharisk1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\gtpa1_dual_wrapper_tile.v" Line 577: Assignment to rxdisperr0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\gtpa1_dual_wrapper_tile.v" Line 578: Assignment to rxdisperr1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\gtpa1_dual_wrapper_tile.v" Line 579: Assignment to rxnotintable0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\gtpa1_dual_wrapper_tile.v" Line 580: Assignment to rxnotintable1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 539: Assignment to gt_rx_valid ignored, since the identifier is never used

Elaborating module
<PCIE_A1(BAR0=32'b11111111111111111111111110000000,BAR1=32'b0,BAR2=32'b0,BAR3=32'b0,BAR4=32'b0,BAR5=32'b0,CARDBUS_CIS_POINTER=32'b0,CLASS_CODE=24'b111111110000000000000000,DEV_CAP_ENDPOINT_L0S_LATENCY=3'b0,DEV_CAP_ENDPOINT_L1_LATENCY=3'b0,DEV_CAP_EXT_TAG_SUPPORTED="FALSE",DEV_CAP_MAX_PAYLOAD_SUPPORTED=3'b010,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=2'b0,DEV_CAP_ROLE_BASED_ERROR="TRUE",DISABLE_BAR_FILTERING="FALSE",DISABLE_ID_CHECK="FALSE",DISABLE_SCRAMBLING="FALSE",ENABLE_RX_TD_ECRC_TRIM="FALSE",EXPANSION_ROM=22'b0,FAST_TRAIN="FALSE",GTP_SEL=1'b0,LINK_CAP_ASPM_SUPPORT=2'b01,LINK_CAP_L0S_EXIT_LATENCY=3'b111,LINK_CAP_L1_EXIT_LATENCY=3'b111,LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",LL_ACK_TIMEOUT=15'b0,LL_ACK_TIMEOUT_EN="FALSE",LL_REPLAY_TIMEOUT=15'b0,LL_REPLAY_TIMEOUT_EN="FALSE",MSI_CAP_MULTIMSG_EXTENSION=1'b0,MSI_CAP_MULTIMSGCAP=3'b0,PCIE_CAP_CAPABILITY_VERSION=4'b01,PCIE_CAP_DEVICE_PORT_TYPE=4'b0,PCIE_CAP_INT_MSG_NUM=5'b0,PCIE_CAP_SLOT_IMPLEMENTED="FALSE",PCIE_GENERIC=12'b0101111,PLM_AUTO_CONFIG="FALSE",PM_CAP_AUXCURREN
T=3'b0,PM_CAP_DSI="FALSE",PM_CAP_D1SUPPORT="FALSE",PM_CAP_D2SUPPORT="FALSE",PM_CAP_PME_CLOCK="FALSE",PM_CAP_PMESUPPORT=5'b01110,PM_CAP_VERSION=3'b011,PM_DATA_SCALE0=2'b0,PM_DATA_SCALE1=2'b0,PM_DATA_SCALE2=2'b0,PM_DATA_SCALE3=2'b0,PM_DATA_SCALE4=2'b0,PM_DATA_SCALE5=2'b0,PM_DATA_SCALE6=2'b0,PM_DATA_SCALE7=2'b0,PM_DATA0=8'b0,PM_DATA1=8'b0,PM_DATA2=8'b0,PM_DATA3=8'b0,PM_DATA4=8'b0,PM_DATA5=8'b0,PM_DATA6=8'b0,PM_DATA7=8'b0,SLOT_CAP_ATT_BUTTON_PRESENT="FALSE",SLOT_CAP_ATT_INDICATOR_PRESENT="FALSE",SLOT_CAP_POWER_INDICATOR_PRESENT="FALSE",TL_RX_RAM_RADDR_LATENCY=1'b0,TL_RX_RAM_RDATA_LATENCY=2'b10,TL_RX_RAM_WRITE_LATENCY=1'b0,TL_TFC_DISABLE="FALSE",TL_TX_CHECKS_DISABLE="FALSE",TL_TX_RAM_RADDR_LATENCY=1'b0,TL_TX_RAM_RDATA_LATENCY=2'b10,USR_CFG="FALSE",USR_EXT_CFG="FALSE",VC0_CPL_INFINITE="TRUE",VC0_RX_RAM_LIMIT=12'b011111111111,VC0_TOTAL_CREDITS_CD=11'b011010011,VC0_TOTAL_CREDITS_CH=7'b0101000,VC0_TOTAL_CREDITS_NPH=7'b01000,VC0_TOTAL_CREDITS_PD=11'b011010011,VC0_TOTAL_CREDITS_PH=7'b0100000,VC0_TX_LASTPACKET=5'b01110)>
.
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 773: Assignment to cfg_ltssm_state ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 786: Assignment to dbg_bad_dllp_status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 787: Assignment to dbg_bad_tlp_lcrc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 788: Assignment to dbg_bad_tlp_seq_num ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 789: Assignment to dbg_bad_tlp_status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 790: Assignment to dbg_dl_protocol_status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 791: Assignment to dbg_fc_protocol_err_status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 792: Assignment to dbg_mlfrmd_length ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 793: Assignment to dbg_mlfrmd_mps ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 794: Assignment to dbg_mlfrmd_tcvc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 795: Assignment to dbg_mlfrmd_tlp_status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 796: Assignment to dbg_mlfrmd_unrec_type ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 797: Assignment to dbg_poistlpstatus ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 798: Assignment to dbg_rcvr_overflow_status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 799: Assignment to dbg_reg_detected_correctable ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 800: Assignment to dbg_reg_detected_fatal ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 801: Assignment to dbg_reg_detected_non_fatal ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 802: Assignment to dbg_reg_detected_unsupported ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 803: Assignment to dbg_rply_rollover_status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 804: Assignment to dbg_rply_timeout_status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 805: Assignment to dbg_ur_no_bar_hit ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 806: Assignment to dbg_ur_pois_cfg_wr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 807: Assignment to dbg_ur_status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 808: Assignment to dbg_ur_unsup_msg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 844: Assignment to pipe_tx_char_disp_val_a ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\pcie\source\pcie.v" Line 845: Assignment to pipe_tx_char_disp_val_b ignored, since the identifier is never used

Elaborating module <xillybus_core>.
WARNING:HDLCompiler:1499 - "D:\GitHub\AE-XILLYBUS\AE\src\xillybus_core.v" Line 1: Empty module <xillybus_core> remains a black box.
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\src\ae_top.v" Line 46: Assignment to user_w_write_32_wren ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\src\ae_top.v" Line 48: Assignment to user_w_write_32_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\src\ae_top.v" Line 49: Assignment to user_w_write_32_open ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\GitHub\AE-XILLYBUS\AE\src\ae_top.v" Line 56: Size mismatch in connection of port <GPIO_LED>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\src\ae_top.v" Line 56: Assignment to GPIO_LED ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\src\ae_top.v" Line 60: Assignment to quiesce ignored, since the identifier is never used

Elaborating module <s6_clock>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=5.0,CLKFX_DIVIDE=10,CLKFX_MULTIPLY=2,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\s6_clock.v" Line 132: Assignment to status_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\src\ae_top.v" Line 70: Assignment to clk_50M ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-XILLYBUS\AE\src\ae_top.v" Line 73: Assignment to LOCKED ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.
WARNING:HDLCompiler:413 - "D:\GitHub\AE-XILLYBUS\AE\src\ae_top.v" Line 111: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\GitHub\AE-XILLYBUS\AE\src\ae_top.v" Line 139: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <s6_fifo>.
WARNING:HDLCompiler:1499 - "D:\GitHub\AE-XILLYBUS\AE\ipcore_dir\s6_fifo.v" Line 39: Empty module <s6_fifo> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ae_inst>.
    Related source file is "d:/github/ae-xillybus/ae/src/ae_top.v".
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/ae_top.v" line 36: Output port <GPIO_LED> of the instance <xillybus_ins> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/ae_top.v" line 36: Output port <user_w_write_32_data> of the instance <xillybus_ins> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/ae_top.v" line 36: Output port <quiesce> of the instance <xillybus_ins> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/ae_top.v" line 36: Output port <user_w_write_32_wren> of the instance <xillybus_ins> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/ae_top.v" line 36: Output port <user_w_write_32_open> of the instance <xillybus_ins> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/ae_top.v" line 68: Output port <CLK_OUT1> of the instance <pll_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/ae_top.v" line 68: Output port <LOCKED> of the instance <pll_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <din<28>>.
    Found 1-bit register for signal <din<27>>.
    Found 1-bit register for signal <din<26>>.
    Found 1-bit register for signal <din<25>>.
    Found 1-bit register for signal <din<24>>.
    Found 1-bit register for signal <din<23>>.
    Found 1-bit register for signal <din<22>>.
    Found 1-bit register for signal <din<21>>.
    Found 1-bit register for signal <din<20>>.
    Found 1-bit register for signal <din<19>>.
    Found 1-bit register for signal <din<18>>.
    Found 1-bit register for signal <din<17>>.
    Found 1-bit register for signal <din<16>>.
    Found 1-bit register for signal <din<13>>.
    Found 1-bit register for signal <din<12>>.
    Found 1-bit register for signal <din<11>>.
    Found 1-bit register for signal <din<10>>.
    Found 1-bit register for signal <din<9>>.
    Found 1-bit register for signal <din<8>>.
    Found 1-bit register for signal <din<7>>.
    Found 1-bit register for signal <din<6>>.
    Found 1-bit register for signal <din<5>>.
    Found 1-bit register for signal <din<4>>.
    Found 1-bit register for signal <din<3>>.
    Found 1-bit register for signal <din<2>>.
    Found 1-bit register for signal <din<1>>.
    Found 1-bit register for signal <din<0>>.
    Found 1-bit register for signal <din<29>>.
    Found 3-bit register for signal <cnt>.
    Found 3-bit adder for signal <cnt[2]_GND_1_o_add_5_OUT> created at line 139.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
Unit <ae_inst> synthesized.

Synthesizing Unit <xillybus>.
    Related source file is "d:/github/ae-xillybus/ae/src/xillybus.v".
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/xillybus.v" line 59: Output port <trn_tbuf_av> of the instance <pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/xillybus.v" line 59: Output port <trn_fc_nph> of the instance <pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/xillybus.v" line 59: Output port <trn_fc_npd> of the instance <pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/xillybus.v" line 59: Output port <trn_fc_ph> of the instance <pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/xillybus.v" line 59: Output port <trn_fc_pd> of the instance <pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/xillybus.v" line 59: Output port <cfg_do> of the instance <pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/xillybus.v" line 59: Output port <cfg_interrupt_do> of the instance <pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/xillybus.v" line 59: Output port <cfg_interrupt_mmenable> of the instance <pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/xillybus.v" line 59: Output port <cfg_pcie_link_state_n> of the instance <pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/xillybus.v" line 59: Output port <cfg_status> of the instance <pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/xillybus.v" line 59: Output port <cfg_command> of the instance <pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/xillybus.v" line 59: Output port <cfg_lstatus> of the instance <pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/xillybus.v" line 59: Output port <trn_tcfg_req_n> of the instance <pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/xillybus.v" line 59: Output port <cfg_rd_wr_done_n> of the instance <pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/xillybus.v" line 59: Output port <cfg_err_cpl_rdy_n> of the instance <pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/xillybus.v" line 59: Output port <cfg_interrupt_msienable> of the instance <pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/xillybus.v" line 59: Output port <cfg_to_turnoff_n> of the instance <pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/src/xillybus.v" line 59: Output port <received_hot_reset> of the instance <pcie> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <xillybus> synthesized.

Synthesizing Unit <pcie>.
    Related source file is "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie.v".
        TL_TX_RAM_RADDR_LATENCY = 1'b0
        TL_TX_RAM_RDATA_LATENCY = 2'b10
        TL_RX_RAM_RADDR_LATENCY = 1'b0
        TL_RX_RAM_RDATA_LATENCY = 2'b10
        TL_RX_RAM_WRITE_LATENCY = 1'b0
        VC0_TX_LASTPACKET = 5'b01110
        VC0_RX_RAM_LIMIT = 12'b011111111111
        VC0_TOTAL_CREDITS_PH = 7'b0100000
        VC0_TOTAL_CREDITS_PD = 11'b00011010011
        VC0_TOTAL_CREDITS_NPH = 7'b0001000
        VC0_TOTAL_CREDITS_CH = 7'b0101000
        VC0_TOTAL_CREDITS_CD = 11'b00011010011
        VC0_CPL_INFINITE = "TRUE"
        BAR0 = 32'b11111111111111111111111110000000
        BAR1 = 32'b00000000000000000000000000000000
        BAR2 = 32'b00000000000000000000000000000000
        BAR3 = 32'b00000000000000000000000000000000
        BAR4 = 32'b00000000000000000000000000000000
        BAR5 = 32'b00000000000000000000000000000000
        EXPANSION_ROM = 22'b0000000000000000000000
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        USR_CFG = "FALSE"
        USR_EXT_CFG = "FALSE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 3'b010
        CLASS_CODE = 24'b111111110000000000000000
        CARDBUS_CIS_POINTER = 32'b00000000000000000000000000000000
        PCIE_CAP_CAPABILITY_VERSION = 4'b0001
        PCIE_CAP_DEVICE_PORT_TYPE = 4'b0000
        PCIE_CAP_SLOT_IMPLEMENTED = "FALSE"
        PCIE_CAP_INT_MSG_NUM = 5'b00000
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 2'b00
        DEV_CAP_EXT_TAG_SUPPORTED = "FALSE"
        DEV_CAP_ENDPOINT_L0S_LATENCY = 3'b000
        DEV_CAP_ENDPOINT_L1_LATENCY = 3'b000
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        LINK_CAP_ASPM_SUPPORT = 2'b01
        LINK_CAP_L0S_EXIT_LATENCY = 3'b111
        LINK_CAP_L1_EXIT_LATENCY = 3'b111
        LL_ACK_TIMEOUT = 15'b000000000000000
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_REPLAY_TIMEOUT = 15'b000000000000000
        LL_REPLAY_TIMEOUT_EN = "FALSE"
        MSI_CAP_MULTIMSGCAP = 3'b000
        MSI_CAP_MULTIMSG_EXTENSION = 1'b0
        LINK_STATUS_SLOT_CLOCK_CONFIG = "FALSE"
        PLM_AUTO_CONFIG = "FALSE"
        FAST_TRAIN = "FALSE"
        ENABLE_RX_TD_ECRC_TRIM = "FALSE"
        DISABLE_SCRAMBLING = "FALSE"
        PM_CAP_VERSION = 3'b011
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_DSI = "FALSE"
        PM_CAP_AUXCURRENT = 3'b000
        PM_CAP_D1SUPPORT = "FALSE"
        PM_CAP_D2SUPPORT = "FALSE"
        PM_CAP_PMESUPPORT = 5'b01110
        PM_DATA0 = 8'b00000000
        PM_DATA_SCALE0 = 2'b00
        PM_DATA1 = 8'b00000000
        PM_DATA_SCALE1 = 2'b00
        PM_DATA2 = 8'b00000000
        PM_DATA_SCALE2 = 2'b00
        PM_DATA3 = 8'b00000000
        PM_DATA_SCALE3 = 2'b00
        PM_DATA4 = 8'b00000000
        PM_DATA_SCALE4 = 2'b00
        PM_DATA5 = 8'b00000000
        PM_DATA_SCALE5 = 2'b00
        PM_DATA6 = 8'b00000000
        PM_DATA_SCALE6 = 2'b00
        PM_DATA7 = 8'b00000000
        PM_DATA_SCALE7 = 2'b00
        PCIE_GENERIC = 12'b000000101111
        GTP_SEL = 1'b0
        CFG_VEN_ID = 16'b0001000011101110
        CFG_DEV_ID = 16'b1110101111101011
        CFG_REV_ID = 8'b00000000
        CFG_SUBSYS_VEN_ID = 16'b0001000011101110
        CFG_SUBSYS_ID = 16'b1110101111101011
        REF_CLK_FREQ = 0
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie.v" line 481: Output port <TILE0_RXCHARISK1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie.v" line 481: Output port <TILE0_RXDISPERR0_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie.v" line 481: Output port <TILE0_RXDISPERR1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie.v" line 481: Output port <TILE0_RXNOTINTABLE0_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie.v" line 481: Output port <TILE0_RXNOTINTABLE1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie.v" line 481: Output port <TILE0_RXCLKCORCNT0_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie.v" line 481: Output port <TILE0_RXCLKCORCNT1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie.v" line 481: Output port <TILE0_RXDATA1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie.v" line 481: Output port <TILE0_RXSTATUS1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie.v" line 481: Output port <TILE0_GTPCLKOUT1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie.v" line 481: Output port <TILE0_PLLLKDET1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie.v" line 481: Output port <TILE0_RESETDONE1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie.v" line 481: Output port <TILE0_RXELECIDLE1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie.v" line 481: Output port <TILE0_PHYSTATUS1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie.v" line 481: Output port <TILE0_RXVALID0_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie.v" line 481: Output port <TILE0_RXVALID1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie.v" line 481: Output port <TILE0_TXN1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie.v" line 481: Output port <TILE0_TXP1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <pcie> synthesized.

Synthesizing Unit <pcie_bram_top_s6>.
    Related source file is "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie_bram_top_s6.v".
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 3'b010
        VC0_TX_LASTPACKET = 5'b01110
        TLM_TX_OVERHEAD = 20
        TL_TX_RAM_RADDR_LATENCY = 1'b0
        TL_TX_RAM_RDATA_LATENCY = 2'b10
        TL_TX_RAM_WRITE_LATENCY = 1'b0
        VC0_RX_LIMIT = 12'b011111111111
        TL_RX_RAM_RADDR_LATENCY = 1'b0
        TL_RX_RAM_RDATA_LATENCY = 2'b10
        TL_RX_RAM_WRITE_LATENCY = 1'b0
    Summary:
	no macro.
Unit <pcie_bram_top_s6> synthesized.

Synthesizing Unit <pcie_brams_s6>.
    Related source file is "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie_brams_s6.v".
        NUM_BRAMS = 4
        RAM_RADDR_LATENCY = 1'b0
        RAM_RDATA_LATENCY = 2'b10
        RAM_WRITE_LATENCY = 1'b0
    Summary:
	no macro.
Unit <pcie_brams_s6> synthesized.

Synthesizing Unit <pcie_bram_s6>.
    Related source file is "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/pcie_bram_s6.v".
        DOB_REG = 1
        WIDTH = 7'b0001001
WARNING:Xst:647 - Input <waddr_i<11:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <raddr_i<11:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_bram_s6> synthesized.

Synthesizing Unit <GTPA1_DUAL_WRAPPER>.
    Related source file is "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/gtpa1_dual_wrapper.v".
        WRAPPER_SIM_GTPRESET_SPEEDUP = 1
        WRAPPER_CLK25_DIVIDER_0 = 4
        WRAPPER_CLK25_DIVIDER_1 = 4
        WRAPPER_PLL_DIVSEL_FB_0 = 5
        WRAPPER_PLL_DIVSEL_FB_1 = 5
        WRAPPER_PLL_DIVSEL_REF_0 = 2
        WRAPPER_PLL_DIVSEL_REF_1 = 2
        WRAPPER_SIMULATION = 0
    Summary:
	no macro.
Unit <GTPA1_DUAL_WRAPPER> synthesized.

Synthesizing Unit <GTPA1_DUAL_WRAPPER_TILE>.
    Related source file is "d:/github/ae-xillybus/ae/ipcore_dir/pcie/source/gtpa1_dual_wrapper_tile.v".
        TILE_SIM_GTPRESET_SPEEDUP = 1
        TILE_CLK25_DIVIDER_0 = 4
        TILE_CLK25_DIVIDER_1 = 4
        TILE_PLL_DIVSEL_FB_0 = 5
        TILE_PLL_DIVSEL_FB_1 = 5
        TILE_PLL_DIVSEL_REF_0 = 2
        TILE_PLL_DIVSEL_REF_1 = 2
        TILE_PLL_SOURCE_0 = "PLL0"
        TILE_PLL_SOURCE_1 = "PLL1"
    Summary:
	no macro.
Unit <GTPA1_DUAL_WRAPPER_TILE> synthesized.

Synthesizing Unit <s6_clock>.
    Related source file is "d:/github/ae-xillybus/ae/ipcore_dir/s6_clock.v".
    Summary:
	no macro.
Unit <s6_clock> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Registers                                            : 29
 1-bit register                                        : 28
 3-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/s6_fifo.ngc>.
Reading core <D:/GitHub/AE-XILLYBUS/AE/core/xillybus_core.ngc>.
Loading core <s6_fifo> for timing and area information for instance <fifo_inst>.
Loading core <xillybus_core> for timing and area information for instance <xillybus_core_ins>.

Synthesizing (advanced) Unit <ae_inst>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <ae_inst> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance pll_base_i in unit pll_base_i of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <ae_inst> ...

Optimizing unit <pcie> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ae_inst, actual ratio is 7.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <pcie_s6_request_ins/tlp_compose/state_FSM_FFd3> in Unit <xillybus_ins/xillybus_core_ins> is equivalent to the following FF/Latch : <pcie_s6_request_ins/tlp_compose/state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <pcie_send_dma_ins/queue_valid> in Unit <xillybus_ins/xillybus_core_ins> is equivalent to the following FF/Latch : <pcie_send_dma_ins/queue_valid_1> 
INFO:Xst:2260 - The FF/Latch <pcie_send_dma_ins/send_state_0> in Unit <xillybus_ins/xillybus_core_ins> is equivalent to the following 2 FFs/Latches : <pcie_send_dma_ins/send_state_0_1> <pcie_send_dma_ins/send_state_0_2> 
INFO:Xst:2260 - The FF/Latch <pcie_s6_request_ins/tlp_compose/state_FSM_FFd2> in Unit <xillybus_ins/xillybus_core_ins> is equivalent to the following FF/Latch : <pcie_s6_request_ins/tlp_compose/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <pcie_send_dma_ins/send_state_1> in Unit <xillybus_ins/xillybus_core_ins> is equivalent to the following 2 FFs/Latches : <pcie_send_dma_ins/send_state_1_1> <pcie_send_dma_ins/send_state_1_2> 
INFO:Xst:2260 - The FF/Latch <pcie_recv_dma_ins/rdrq_req> in Unit <xillybus_ins/xillybus_core_ins> is equivalent to the following 2 FFs/Latches : <pcie_recv_dma_ins/rdrq_req_1> <pcie_recv_dma_ins/rdrq_req_2> 
INFO:Xst:2260 - The FF/Latch <pcie_send_dma_ins/send_state_2> in Unit <xillybus_ins/xillybus_core_ins> is equivalent to the following 2 FFs/Latches : <pcie_send_dma_ins/send_state_2_1> <pcie_send_dma_ins/send_state_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <pcie_s6_request_ins/tlp_compose/state_FSM_FFd3> in Unit <xillybus_ins/xillybus_core_ins> is equivalent to the following FF/Latch : <pcie_s6_request_ins/tlp_compose/state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <pcie_send_dma_ins/queue_valid> in Unit <xillybus_ins/xillybus_core_ins> is equivalent to the following FF/Latch : <pcie_send_dma_ins/queue_valid_1> 
INFO:Xst:2260 - The FF/Latch <pcie_send_dma_ins/send_state_0> in Unit <xillybus_ins/xillybus_core_ins> is equivalent to the following 2 FFs/Latches : <pcie_send_dma_ins/send_state_0_1> <pcie_send_dma_ins/send_state_0_2> 
INFO:Xst:2260 - The FF/Latch <pcie_s6_request_ins/tlp_compose/state_FSM_FFd2> in Unit <xillybus_ins/xillybus_core_ins> is equivalent to the following FF/Latch : <pcie_s6_request_ins/tlp_compose/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <pcie_send_dma_ins/send_state_1> in Unit <xillybus_ins/xillybus_core_ins> is equivalent to the following 2 FFs/Latches : <pcie_send_dma_ins/send_state_1_1> <pcie_send_dma_ins/send_state_1_2> 
INFO:Xst:2260 - The FF/Latch <pcie_recv_dma_ins/rdrq_req> in Unit <xillybus_ins/xillybus_core_ins> is equivalent to the following 2 FFs/Latches : <pcie_recv_dma_ins/rdrq_req_1> <pcie_recv_dma_ins/rdrq_req_2> 
INFO:Xst:2260 - The FF/Latch <pcie_send_dma_ins/send_state_2> in Unit <xillybus_ins/xillybus_core_ins> is equivalent to the following 2 FFs/Latches : <pcie_send_dma_ins/send_state_2_1> <pcie_send_dma_ins/send_state_2_2> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ae_inst.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4210
#      GND                         : 4
#      INV                         : 118
#      LUT1                        : 120
#      LUT2                        : 403
#      LUT3                        : 748
#      LUT4                        : 354
#      LUT5                        : 420
#      LUT6                        : 745
#      MUXCY                       : 684
#      MUXF7                       : 20
#      VCC                         : 3
#      XORCY                       : 591
# FlipFlops/Latches                : 2539
#      FD                          : 110
#      FDC                         : 65
#      FDCE                        : 64
#      FDE                         : 1622
#      FDP                         : 13
#      FDPE                        : 4
#      FDR                         : 203
#      FDRE                        : 373
#      FDS                         : 8
#      FDSE                        : 75
#      ODDR2                       : 2
# RAMS                             : 63
#      RAM16X1D                    : 8
#      RAM32M                      : 6
#      RAM32X1D                    : 3
#      RAM64M                      : 16
#      RAM64X1D                    : 16
#      RAMB16BWER                  : 8
#      RAMB8BWER                   : 6
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 39
#      BUFIO2                      : 1
#      IBUF                        : 32
#      IBUFDS                      : 1
#      IBUFG                       : 1
#      OBUF                        : 4
# DCMs                             : 1
#      DCM_SP                      : 1
# GigabitIOs                       : 1
#      GTPA1_DUAL                  : 1
# Others                           : 2
#      PCIE_A1                     : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2539  out of  54576     4%  
 Number of Slice LUTs:                 3052  out of  27288    11%  
    Number used as Logic:              2908  out of  27288    10%  
    Number used as Memory:              144  out of   6408     2%  
       Number used as RAM:              142
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3941
   Number with an unused Flip Flop:    1402  out of   3941    35%  
   Number with an unused LUT:           889  out of   3941    22%  
   Number of fully used LUT-FF pairs:  1650  out of   3941    41%  
   Number of unique control sets:       110

IO Utilization: 
 Number of IOs:                          39
 Number of bonded IOBs:                  39  out of    190    20%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               11  out of    116     9%  
    Number using Block RAM only:         11
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+------------------------+-------+
Clock Signal                        | Clock buffer(FF name)  | Load  |
------------------------------------+------------------------+-------+
CLK_IN_50M                          | DCM_SP:CLKFX           | 100   |
xillybus_ins/pcie/pll_base_i/CLKOUT2| BUFG                   | 2507  |
------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.493ns (Maximum Frequency: 154.014MHz)
   Minimum input arrival time before clock: 5.378ns
   Maximum output required time after clock: 4.028ns
   Maximum combinational path delay: 1.838ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_IN_50M'
  Clock period: 1.058ns (frequency: 944.999MHz)
  Total number of paths / destination ports: 552 / 206
-------------------------------------------------------------------------
Delay:               5.291ns (Levels of Logic = 5)
  Source:            fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Destination:       fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Source Clock:      CLK_IN_50M rising 0.2X
  Destination Clock: CLK_IN_50M rising 0.2X

  Data Path: fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i to fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              4   0.447   0.931  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (full)
     end scope: 'fifo_inst:full'
     LUT4:I0->O           30   0.203   1.608  wr_en1 (wr_en)
     begin scope: 'fifo_inst:wr_en'
     LUT5:I0->O            1   0.203   0.808  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_222_o_MUX_12_o14 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_222_o_MUX_12_o13)
     LUT6:I3->O            1   0.205   0.580  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_222_o_MUX_12_o15 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_222_o_MUX_12_o14)
     LUT5:I4->O            2   0.205   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_222_o_MUX_12_o19 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_222_o_MUX_12_o)
     FDP:D                     0.102          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    ----------------------------------------
    Total                      5.291ns (1.365ns logic, 3.926ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'xillybus_ins/pcie/pll_base_i/CLKOUT2'
  Clock period: 6.493ns (frequency: 154.014MHz)
  Total number of paths / destination ports: 138591 / 5875
-------------------------------------------------------------------------
Delay:               6.493ns (Levels of Logic = 5)
  Source:            xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/tlp_dissect/header0_26 (FF)
  Destination:       xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/tlp_dissect/data_count_10 (FF)
  Source Clock:      xillybus_ins/pcie/pll_base_i/CLKOUT2 rising
  Destination Clock: xillybus_ins/pcie/pll_base_i/CLKOUT2 rising

  Data Path: xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/tlp_dissect/header0_26 to xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/tlp_dissect/data_count_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.898  pcie_s6_request_ins/tlp_dissect/header0_26 (pcie_s6_request_ins/tlp_dissect/header0[26])
     LUT4:I0->O            3   0.203   0.651  pcie_recv_dma_ins/rcv_data_wren_cmpl1_SW0 (N4)
     LUT6:I5->O            1   0.205   0.580  pcie_recv_dma_ins/rcv_data_wren_cmpl1_1 (pcie_recv_dma_ins/rcv_data_wren_cmpl11)
     LUT2:I1->O            2   0.205   0.617  pcie_recv_dma_ins/rcv_data_wren_cmpl2 (pcie_recv_dma_ins/rcv_data_wren_cmpl)
     LUT6:I5->O           19   0.205   1.072  pcie_s6_request_ins/tlp_dissect/state_FSM_FFd3-In111 (pcie_s6_request_ins/tlp_dissect/state_FSM_FFd3-In11)
     LUT6:I5->O           11   0.205   0.882  pcie_s6_request_ins/tlp_dissect/_n0286_inv1 (pcie_s6_request_ins/tlp_dissect/_n0286_inv)
     FDRE:CE                   0.322          pcie_s6_request_ins/tlp_dissect/data_count_0
    ----------------------------------------
    Total                      6.493ns (1.792ns logic, 4.701ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_IN_50M'
  Total number of paths / destination ports: 59 / 59
-------------------------------------------------------------------------
Offset:              2.929ns (Levels of Logic = 1)
  Source:            RESET (PAD)
  Destination:       din_27 (FF)
  Destination Clock: CLK_IN_50M rising 0.2X

  Data Path: RESET to din_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            31   1.222   1.277  RESET_IBUF (RESET_IBUF)
     FDCE:CLR                  0.430          din_27
    ----------------------------------------
    Total                      2.929ns (1.652ns logic, 1.277ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'xillybus_ins/pcie/pll_base_i/CLKOUT2'
  Total number of paths / destination ports: 1861 / 748
-------------------------------------------------------------------------
Offset:              5.378ns (Levels of Logic = 5)
  Source:            xillybus_ins/pcie/PCIE_A1:CFGDEVCONTROLMAXPAYLOAD1 (PAD)
  Destination:       xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/wr_offset_guard_0 (FF)
  Destination Clock: xillybus_ins/pcie/pll_base_i/CLKOUT2 rising

  Data Path: xillybus_ins/pcie/PCIE_A1:CFGDEVCONTROLMAXPAYLOAD1 to xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/wr_offset_guard_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PCIE_A1:CFGDEVCONTROLMAXPAYLOAD1   16   0.000   0.000  xillybus_ins/pcie/PCIE_A1 (xillybus_ins/cfg_dcommand<6>)
     begin scope: 'xillybus_ins/xillybus_core_ins:cfg_dcommand_w<6>'
     LUT5:I0->O            1   0.203   0.580  pcie_send_dma_ins/fifo_newDW_wr_first_length[10]_AND_69_o1 (pcie_send_dma_ins/fifo_newDW_wr_first_length[10]_AND_69_o)
     LUT6:I5->O            1   0.205   0.580  pcie_send_dma_ins/fifo_newDW_wr_first_length[10]_AND_69_o2 (pcie_send_dma_ins/fifo_newDW_wr_first_length[10]_AND_69_o1)
     LUT6:I5->O            2   0.205   0.617  pcie_send_dma_ins/fifo_newDW_wr_first_length[10]_AND_69_o3 (pcie_send_dma_ins/fifo_newDW_wr_first_length[10])
     LUT5:I4->O           21   0.205   1.113  pcie_send_dma_ins/_n1118_inv1 (pcie_send_dma_ins/_n1118_inv)
     FDE:CE                    0.322          pcie_send_dma_ins/wr_offset_guard_0
    ----------------------------------------
    Total                      5.378ns (2.489ns logic, 2.890ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'xillybus_ins/pcie/pll_base_i/CLKOUT2'
  Total number of paths / destination ports: 119 / 108
-------------------------------------------------------------------------
Offset:              4.028ns (Levels of Logic = 4)
  Source:            xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/tlp_dissect/header0_26 (FF)
  Destination:       xillybus_ins/pcie/PCIE_A1:TRNRDSTRDYN (PAD)
  Source Clock:      xillybus_ins/pcie/pll_base_i/CLKOUT2 rising

  Data Path: xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/tlp_dissect/header0_26 to xillybus_ins/pcie/PCIE_A1:TRNRDSTRDYN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.898  pcie_s6_request_ins/tlp_dissect/header0_26 (pcie_s6_request_ins/tlp_dissect/header0[26])
     LUT4:I0->O            3   0.203   0.651  pcie_recv_dma_ins/rcv_data_wren_cmpl1_SW0 (N4)
     LUT6:I5->O            2   0.205   0.617  pcie_recv_dma_ins/rcv_data_wren_cmpl1_2 (pcie_recv_dma_ins/rcv_data_wren_cmpl12)
     LUT4:I3->O            8   0.205   0.802  pcie_recv_dma_ins/rcv_hold1 (trn_rdst_rdy_n_w)
     end scope: 'xillybus_ins/xillybus_core_ins:trn_rdst_rdy_n_w'
    PCIE_A1:TRNRDSTRDYN        0.000          xillybus_ins/pcie/PCIE_A1
    ----------------------------------------
    Total                      4.028ns (1.060ns logic, 2.968ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.838ns (Levels of Logic = 1)
  Source:            PCIE_PERST_B_LS (PAD)
  Destination:       xillybus_ins/pcie/PCIE_A1:SYSRESETN (PAD)

  Data Path: PCIE_PERST_B_LS to xillybus_ins/pcie/PCIE_A1:SYSRESETN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  PCIE_PERST_B_LS_IBUF (PCIE_PERST_B_LS_IBUF)
    PCIE_A1:SYSRESETN          0.000          xillybus_ins/pcie/PCIE_A1
    ----------------------------------------
    Total                      1.838ns (1.222ns logic, 0.616ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_IN_50M
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLK_IN_50M                          |    5.291|         |         |         |
xillybus_ins/pcie/pll_base_i/CLKOUT2|    2.599|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock xillybus_ins/pcie/pll_base_i/CLKOUT2
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLK_IN_50M                          |    1.438|         |         |         |
xillybus_ins/pcie/pll_base_i/CLKOUT2|    6.493|         |         |         |
------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.17 secs
 
--> 

Total memory usage is 270700 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   55 (   0 filtered)
Number of infos    :   67 (   0 filtered)

