# header information:
HredGeneric180|8.02o|USER_electrical_units()I70464

# Views:
Vicon|ic
Vschematic|sch

# External Libraries and cells:

LorangeGeneric180|orangeGeneric180
RNMOSf;1{ic}|-3|0|-2|2|1021415734000|1046884569000
Fd|0|2
Fg|-3|0
Fs|0|-2
RNMOSfwk;1{ic}|-3|0|-2|2|1021415734000|1047945058000
Fd|0|2
Fg|-3|0
Fs|0|-2
RPMOS4f;1{ic}|-3|0|-2|2|1021415734000|1085594334000
Fb|0|0.5
Fd|0|-2
Fg|-3|0
Fs|0|2
RPMOS4fwk;1{ic}|-3|0|-2|2|1021415734000|1098422023000
Fb|0|0.5
Fd|0|-2
Fg|-3|0
Fs|0|2
RPMOSf;1{ic}|-3|0|-2|2|1021415734000|1046821723000
Fd|0|-2
Fg|-3|0
Fs|0|2
RPMOSfwk;1{ic}|-3|0|-2|2|1021415734000|1047945019000
Fd|0|-2
Fg|-3|0
Fs|0|2
Rwire180;1{ic}|-3|3|-1.25|1.25|1083966364000|1084405602000
Fa|-2.5|0
Fb|2.5|0

Lspiceparts|jar:file:/home/cad/electric/8.00lcl/electric.jar!/com/sun/electric/lib/spiceparts.jelib
RTransmission;1{ic}|-5|5|-3|3|1006816118000|1103661364546
Fa|-5|2
Fb|-5|-2
Fx|5|2
Fy|5|-2
RVCVS;1{ic}|-5|5|-3|3|1006816118000|1103661387937
Fa|-5|2
Fb|-5|-2
Fx|5|2
Fy|5|-2

# Technologies:
Tartwork
Tgeneric
Tmocmos
Tschematic

# Cell NMOS{ic}
CNMOS;1{ic}|artwork|1021415734000|1045501743000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0|R|AV
Ngeneric:Invisible-Pin|pin@0||0|-2|0|0||
NPin|pin@1||-1.5|0|1|1|RR|W
NPin|pin@2||-3|0|0|0|RR|W
Nschematic:Bus_Pin|pin@3||-3|0|0|0||
Nschematic:Bus_Pin|pin@4||0|2|0|0||
NPin|pin@5||0|-2|0|0||W
NPin|pin@6||-1.5|1|1|1||W
NPin|pin@7||-1.5|-1|1|1||W
NPin|pin@8||0|-1|0|0||W
NPin|pin@9||-0.75|-1|1|1||W
NPin|pin@10||-0.75|1|1|1||W
NPin|pin@11||0|1|0|0||W
NPin|pin@12||0|2|0|0||W
AThicker|net@0||0|FS900|pin@10||-0.75|1|pin@9||-0.75|-1|ART_color()I10
AThicker|net@1||0|FS1800|pin@2||-3|0|pin@1||-1.5|0|ART_color()I10
AThicker|net@2||0|FS900|pin@6||-1.5|1|pin@7||-1.5|-1|ART_color()I10
AThicker|net@3||0|FS900|pin@8||0|-1|pin@5||0|-2|ART_color()I10
AThicker|net@4||0|FS1800|pin@9||-0.75|-1|pin@8||0|-1|ART_color()I10
AThicker|net@5||0|FS0|pin@11||0|1|pin@10||-0.75|1|ART_color()I10
AThicker|net@6||0|FS900|pin@12||0|2|pin@11||0|1|ART_color()I10
Ed|D5G1;|pin@4||B
Eg|D5G1;|pin@3||I
Es|D5G1;|pin@0||B
X

# Cell NMOS{sch}
CNMOS;1{sch}|schematic|1021415734000|1098400094000||ATTR_Delay(D5G1;HNPX-8.5;Y-12.75;)I100|ATTR_X(D5G1;HNPX-8.5;Y-11.25;)I1|ATTR_drain_shared(D5G1;HNPX-8.5;Y-14.25;)I0|ATTR_source_shared(D5G1;HNPX-8.5;Y-15.75;)I0|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||24|3||E|D0G4;|ATTR_Delay(D5G1;NPTX3.5;Y-2;)I100|ATTR_X(D5G1.5;NPX3.5;Y0.5;)I1|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
IorangeGeneric180:NMOSf;1{ic}|NMOSf@0||0|-8||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_L(D5G1;NOJPX3.5;)S@X == 0 ? 0 : (@X<1) ? (1.0 * (2-0.4) / @X + 0.4) : 2|ATTR_W(D6G1;NOJPX2;Y1;)S@X > 1 ? 3.0*@X : 3|ATTR_drain_shared(D5G1;OJPX0.5;Y2.5;)S@drain_shared|ATTR_source_shared(D5G1;OJPX0.5;Y-2.5;)S@source_shared
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||6|-16.5|4|2||
NOff-Page|conn@1||5.5|0|4|2||
NOff-Page|conn@2||-18.5|-8|4|2||
Ngeneric:Invisible-Pin|pin@0||-13|-2|0|0|||ART_message(D5G1;)S[Note: Gate Resistor removed for,NCC in miniheater chip]
NWire_Pin|pin@1||0|-16.5|0.5|0.5||
NWire_Pin|pin@2||0|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@3||0|8.5|0|0|||ART_message(D5G6;)S[NMOS]
Ngeneric:Invisible-Pin|pin@4||-8.5|-4.5|0|0|||ART_message(D5G1;)S[model,gate,resistance]
Awire|net@0||0|0|NMOSf@0|g|-3|-8|conn@2|y|-16.5|-8
Awire|net@1||0|2700|pin@1||0|-16.5|NMOSf@0|s|0|-10
Awire|net@2||0|900|pin@2||0|0|NMOSf@0|d|0|-6
Awire|net@3||0|1800|pin@1||0|-16.5|conn@0|a|4|-16.5
Awire|net@4||0|1800|pin@2||0|0|conn@1|a|3.5|0
Ed|D5G2;|conn@1|y|B
Eg|D5G2;|conn@2|a|I
Es|D5G2;|conn@0|y|B
X

# Cell NMOSwk{ic}
CNMOSwk;1{ic}|artwork|1021415734000|1047945040000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0|R|AV
Ngeneric:Invisible-Pin|pin@0||-0.5|0|0|0|||ART_message(D5G1;)S[wk]
Ngeneric:Invisible-Pin|pin@1||0|-2|0|0||
NPin|pin@2||-1.25|0|1|1|RR|W
NPin|pin@3||-3|0|0|0|RR|W
Nschematic:Bus_Pin|pin@4||-3|0|0|0||
Nschematic:Bus_Pin|pin@5||0|2|0|0||
NPin|pin@6||0|-2|0|0||W
NPin|pin@7||-1.25|0.75|1|1||W
NPin|pin@8||-1.25|-0.75|1|1||W
NPin|pin@9||0|-0.75|0|0||W
NPin|pin@10||-0.75|-0.75|1|1||W
NPin|pin@11||-0.75|0.75|1|1||W
NPin|pin@12||0|0.75|0|0||W
NPin|pin@13||0|2|0|0||W
AThicker|net@0||0|FS900|pin@11||-0.75|0.75|pin@10||-0.75|-0.75|ART_color()I10
AThicker|net@1||0|FS1800|pin@3||-3|0|pin@2||-1.25|0|ART_color()I10
AThicker|net@2||0|FS900|pin@7||-1.25|0.75|pin@8||-1.25|-0.75|ART_color()I10
AThicker|net@3||0|FS900|pin@9||0|-0.75|pin@6||0|-2|ART_color()I10
AThicker|net@4||0|FS1800|pin@10||-0.75|-0.75|pin@9||0|-0.75|ART_color()I10
AThicker|net@5||0|FS0|pin@12||0|0.75|pin@11||-0.75|0.75|ART_color()I10
AThicker|net@6||0|FS900|pin@13||0|2|pin@12||0|0.75|ART_color()I10
Ed|D5G1;|pin@5||B
Eg|D5G1;|pin@4||I
Es|D5G1;|pin@1||B
X

# Cell NMOSwk{sch}
CNMOSwk;1{sch}|schematic|1021415734000|1052765924000||ATTR_Delay(D5G1;HNPX-8.5;Y-13.25;)I100|ATTR_X(D5G1;HNPX-8.5;Y-12.25;)I1|ATTR_drain_shared(D5G1;HNPX-8.5;Y-14.75;)I0|ATTR_source_shared(D5G1;HNPX-8.5;Y-16.25;)I0|prototype_center()I[0,0]
IorangeGeneric180:NMOSfwk;1{ic}|NMOSfwk@0||0|-8||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_L(D5G1;NOJPX3.5;)S@X==0 ? 0 : (@X<1) ? (1*(2-0.4)/@X + 0.4) : 2|ATTR_W(D6G1;NOJPX2;Y1;)S@X>1 ? 3.0*@X : 3|ATTR_drain_shared(D5G1;OJPX0.5;Y2.5;)S@drain_shared|ATTR_source_shared(D5G1;OJPX0.5;Y-2.5;)S@source_shared
INMOSwk;1{ic}|NMOSwk@0||17|-1||E|D0G4;|ATTR_Delay(D5G1;NPTX3.5;Y-2;)I100|ATTR_X(D5G1.5;NPX3.5;Y0.5;)I1|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||6|-16.5|4|2||
NOff-Page|conn@1||4.5|0|4|2||
NOff-Page|conn@2||-10|-8|4|2||
NWire_Pin|pin@0||0|-16.5|0.5|0.5||
NWire_Pin|pin@1||0|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@2||0|8.5|0|0|||ART_message(D5G6;)S[NMOSwk]
Awire|net@0||0|2700|pin@0||0|-16.5|NMOSfwk@0|s|0|-10
Awire|net@1||0|900|pin@1||0|0|NMOSfwk@0|d|0|-6
Awire|net@2||0|1800|conn@2|y|-8|-8|NMOSfwk@0|g|-3|-8
Awire|net@3||0|1800|pin@0||0|-16.5|conn@0|a|4|-16.5
Awire|net@4||0|1800|pin@1||0|0|conn@1|a|2.5|0
Ed|D5G2;|conn@1|y|B
Eg|D5G2;|conn@2|a|I
Es|D5G2;|conn@0|y|B
X

# Cell PMOS{ic}
CPMOS;1{ic}|artwork|1021415734000|1044914112000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-2|0|1|1|RR||ART_color()I10
Ngeneric:Invisible-Pin|pin@0||0|2|0|0||
Nschematic:Bus_Pin|pin@1||0|-2|0|0||
Nschematic:Bus_Pin|pin@2||-3|0|0|0||
NPin|pin@3||0|1|0|0||W
NPin|pin@4||-0.75|1|1|1||W
NPin|pin@5||-0.75|-1|1|1||W
NPin|pin@6||0|-1|0|0||W
NPin|pin@7||0|-2|0|0||W
NPin|pin@8||-3|0|0|0|RR|W
NPin|pin@9||-2.5|0|1|1|RRR|W
NPin|pin@10||0|2|0|0||W
NPin|pin@11||-1.5|1|1|1|Y|W
NPin|pin@12||-1.5|-1|1|1|Y|W
AThicker|net@0||0|FS0|pin@3||0|1|pin@4||-0.75|1|ART_color()I10
AThicker|net@1||0|FS1800|pin@5||-0.75|-1|pin@6||0|-1|ART_color()I10
AThicker|net@2||0|FS1800|pin@8||-3|0|pin@9||-2.5|0|ART_color()I10
AThicker|net@3||0|FS2700|pin@3||0|1|pin@10||0|2|ART_color()I10
AThicker|net@4||0|FS900|pin@6||0|-1|pin@7||0|-2|ART_color()I10
AThicker|net@5||0|FS900|pin@4||-0.75|1|pin@5||-0.75|-1|ART_color()I10
AThicker|net@6||0|FS2700|pin@12||-1.5|-1|pin@11||-1.5|1|ART_color()I10
Ed|D8G1;|pin@1||B
Eg|D6G1;|pin@2||I
Es|D2G1;|pin@0||B
X

# Cell PMOS{sch}
CPMOS;1{sch}|schematic|1021415734000|1098423037000||ATTR_Delay(D5G1;HNPX-8.5;Y-0.25;)I100|ATTR_X(D5G1;HNPX-8.5;Y1.25;)I1|ATTR_drain_shared(D5G1;HNPX-8.5;Y-2.25;)I0|ATTR_source_shared(D5G1;HNPX-8.5;Y-3.75;)I0|prototype_center()I[0,0]
IPMOS;1{ic}|PMOS@0||20.75|13.5||E|D0G4;|ATTR_Delay(D5G1;NPTX3.5;Y-2;)I100|ATTR_X(D5G1.5;NPX3.5;Y0.5;)I1|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IorangeGeneric180:PMOSf;1{ic}|PMOSf@0||0|7||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_L(D5G1;NOJPX3.5;)S@X == 0 ? 0 : @X < 0.5 ? (0.5 * (2 - 0.4) / @X + 0.4) : 2|ATTR_W(D6G1;NOJPX2;Y1;)S@X > 0.5 ? 6.0*@X : 3|ATTR_drain_shared(D5G1;OJPX0.5;Y-2.5;)S@drain_shared|ATTR_source_shared(D5G1;OJPX0.5;Y2.5;)S@source_shared
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||5|11.5|4|2||
NOff-Page|conn@1||-17.5|7|4|2||
NOff-Page|conn@2||5|1|4|2||
NWire_Pin|pin@1||0|11.5|0.5|0.5||
NWire_Pin|pin@2||0|1|0.5|0.5||
Ngeneric:Invisible-Pin|pin@3||-0.5|23.5|0|0|||ART_message(D5G6;)S[PMOS]
Ngeneric:Invisible-Pin|pin@4||-0.5|18.5|0|0|||ART_message(D5G2;)S[3 terminal strength-based PMOS device]
Awire|net@0||0|0|PMOSf@0|g|-3|7|conn@1|y|-15.5|7
Awire|net@1||0|900|pin@1||0|11.5|PMOSf@0|s|0|9
Awire|net@2||0|2700|pin@2||0|1|PMOSf@0|d|0|5
Awire|net@3||0|1800|pin@1||0|11.5|conn@0|a|3|11.5
Awire|net@4||0|0|conn@2|a|3|1|pin@2||0|1
Ed|D5G2;|conn@2|y|B
Eg|D5G2;|conn@1|a|I
Es|D5G2;|conn@0|y|B
X

# Cell PMOS4{ic}
CPMOS4;1{ic}|artwork|1021415734000|1085594360000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-2|0|1|1|RR||ART_color()I10
NPin|pin@0||0|0.5|0|0||W
NPin|pin@1||-0.75|0.5|1|1|Y|W
NPin|pin@2||-0.75|0.5|1|1|Y|W
NPin|pin@3||-0.5|0.25|1|1|YRR|W
NPin|pin@4||-0.75|0.5|1|1|Y|W
NPin|pin@5||-0.5|0.75|1|1|YRR|W
Nschematic:Bus_Pin|pin@6||0|0.5|2|2||
NPin|pin@7||-1.5|-1|1|1|Y|W
NPin|pin@8||-1.5|1|1|1|Y|W
NPin|pin@9||0|2|0|0||W
NPin|pin@10||-2.5|0|1|1|RRR|W
NPin|pin@11||-3|0|0|0|RR|W
NPin|pin@12||0|-2|0|0||W
NPin|pin@13||0|-1|0|0||W
NPin|pin@14||-0.75|-1|1|1||W
NPin|pin@15||-0.75|1|1|1||W
NPin|pin@16||0|1|0|0||W
Nschematic:Bus_Pin|pin@17||-3|0|0|0||
Nschematic:Bus_Pin|pin@18||0|-2|0|0||
Ngeneric:Invisible-Pin|pin@19||0|2|0|0||
AThicker|net@0||0|FS3150|pin@3||-0.5|0.25|pin@2||-0.75|0.5|ART_color()I10
AThicker|net@1||0|FS450|pin@5||-0.5|0.75|pin@4||-0.75|0.5|ART_color()I10
AThicker|net@2||0|FS0|pin@0||0|0.5|pin@1||-0.75|0.5|ART_color()I10
AThicker|net@3||0|FS2700|pin@7||-1.5|-1|pin@8||-1.5|1|ART_color()I10
AThicker|net@4||0|FS900|pin@15||-0.75|1|pin@14||-0.75|-1|ART_color()I10
AThicker|net@5||0|FS900|pin@13||0|-1|pin@12||0|-2|ART_color()I10
AThicker|net@6||0|FS2700|pin@16||0|1|pin@9||0|2|ART_color()I10
AThicker|net@7||0|FS1800|pin@11||-3|0|pin@10||-2.5|0|ART_color()I10
AThicker|net@8||0|FS1800|pin@14||-0.75|-1|pin@13||0|-1|ART_color()I10
AThicker|net@9||0|FS0|pin@16||0|1|pin@15||-0.75|1|ART_color()I10
Ed|D8G1;|pin@18||B
Eg|D6G1;|pin@17||I
Epower|D5G1;|pin@6||I
Es|D2G1;|pin@19||B
X

# Cell PMOS4{sch}
CPMOS4;1{sch}|schematic|1021415734000|1085691301000||ATTR_Delay(D5G1;HNPX-8.5;Y-0.25;)I100|ATTR_X(D5G1;HNPX-8.5;Y1.25;)I1|prototype_center()I[0,0]
IPMOS4;1{ic}|PMOS4@0||18.75|14||E|D0G4;|ATTR_Delay(D5G1;NPTX3.5;Y-2;)I100|ATTR_X(D5G1.5;NPX3.5;Y0.5;)I1
IorangeGeneric180:PMOS4f;1{ic}|PMOS4f@0||0|7||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_L(D5G1;NOJPX3.5;)S@X == 0 ? 0 : @X < 0.25 ? (0.25 * (2 - 0.4) / @X + 0.4) : 2|ATTR_W(D6G1;NOJPX2;Y1;)S@X > 0.25 ? 6.0*@X : 3
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||12.5|7.5|4|2|YRR|
NOff-Page|conn@1||5|1|4|2||
NOff-Page|conn@2||-17.5|7|4|2||
NOff-Page|conn@3||5|11.5|4|2||
Ngeneric:Invisible-Pin|pin@0||-0.5|18.5|0|0|||ART_message(D5G2;)S[4 terminal strength-based PMOS device]
Ngeneric:Invisible-Pin|pin@1||-0.5|23.5|0|0|||ART_message(D5G6;)S[PMOS4]
NWire_Pin|pin@2||0|1|0.5|0.5||
NWire_Pin|pin@3||0|11.5|0.5|0.5||
Awire|net@0||0|1800|PMOS4f@0|b|0|7.5|conn@0|y|10.5|7.5
Awire|net@1||0|900|pin@3||0|11.5|PMOS4f@0|s|0|9
Awire|net@2||0|0|PMOS4f@0|g|-3|7|conn@2|y|-15.5|7
Awire|net@3||0|2700|pin@2||0|1|PMOS4f@0|d|0|5
Awire|net@4||0|0|conn@1|a|3|1|pin@2||0|1
Awire|net@5||0|1800|pin@3||0|11.5|conn@3|a|3|11.5
Ed|D5G2;|conn@1|y|B
Eg|D5G2;|conn@2|a|I
Epower|D4G2;|conn@0|a|I
Es|D5G2;|conn@3|y|B
X

# Cell PMOS4wk{ic}
CPMOS4wk;1{ic}|artwork|1021415734000|1085595597000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-1.5|0|0.5|0.5|RR||ART_color()I10
NPin|pin@0||-0.5|0.25|1|1|YRR|W
NPin|pin@1||-0.75|0.5|1|1|Y|W
NPin|pin@2||-0.5|0.75|1|1|YRR|W
NPin|pin@3||-0.75|0.5|1|1|Y|W
NPin|pin@4||-0.75|0.5|1|1|Y|W
NPin|pin@5||0|0.5|0|0||W
Nschematic:Bus_Pin|pin@6||0|0.5|2|2||
Ngeneric:Invisible-Pin|pin@7||0|2|0|0||
Nschematic:Bus_Pin|pin@8||0|-2|0|0||
Nschematic:Bus_Pin|pin@9||-3|0|0|0||
NPin|pin@10||0|0.75|0|0||W
NPin|pin@11||-0.75|0.75|1|1||W
NPin|pin@12||-0.75|-0.75|1|1||W
NPin|pin@13||0|-0.75|0|0||W
NPin|pin@14||0|-2|0|0||W
NPin|pin@15||-3|0|0|0|RR|W
NPin|pin@16||-1.75|0|1|1|RRR|W
NPin|pin@17||0|2|0|0||W
NPin|pin@18||-1.25|0.75|1|1|Y|W
NPin|pin@19||-1.25|-0.75|1|1|Y|W
Ngeneric:Invisible-Pin|pin@20||-0.5|0|0|0|||ART_message(D5G1;)S[wk]
AThicker|net@0||0|FS3150|pin@0||-0.5|0.25|pin@1||-0.75|0.5|ART_color()I10
AThicker|net@1||0|FS0|pin@5||0|0.5|pin@4||-0.75|0.5|ART_color()I10
AThicker|net@2||0|FS450|pin@2||-0.5|0.75|pin@3||-0.75|0.5|ART_color()I10
AThicker|net@3||0|FS0|pin@10||0|0.75|pin@11||-0.75|0.75|ART_color()I10
AThicker|net@4||0|FS1800|pin@12||-0.75|-0.75|pin@13||0|-0.75|ART_color()I10
AThicker|net@5||0|FS1800|pin@15||-3|0|pin@16||-1.75|0|ART_color()I10
AThicker|net@6||0|FS2700|pin@10||0|0.75|pin@17||0|2|ART_color()I10
AThicker|net@7||0|FS900|pin@13||0|-0.75|pin@14||0|-2|ART_color()I10
AThicker|net@8||0|FS900|pin@11||-0.75|0.75|pin@12||-0.75|-0.75|ART_color()I10
AThicker|net@9||0|FS2700|pin@19||-1.25|-0.75|pin@18||-1.25|0.75|ART_color()I10
Ed|D8G1;|pin@8||B
Eg|D6G1;|pin@9||I
Epower|D5G1;|pin@6||I
Es|D2G1;|pin@7||B
X

# Cell PMOS4wk{sch}
CPMOS4wk;1{sch}|schematic|1021415734000|1098422023000||ATTR_Delay(D5G1;HNPX-8.5;Y-0.25;)I100|ATTR_X(D5G1;HNPX-8.5;Y1.25;)I1|prototype_center()I[0,0]
IorangeGeneric180:PMOS4fwk;1{ic}|PMOS4fwk@0||0|7||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_L(D5G1;NOJPX3.5;)S@X == 0 ? 0 : @X < 0.25 ? (0.25 * (2 - 0.4) / @X + 0.4) : 2|ATTR_W(D6G1;NOJPX2;Y1;)S@X > 0.25 ? 6.0*@X : 3
IPMOS4wk;1{ic}|PMOS4wk@0||23.25|15.5||E|D0G4;|ATTR_Delay(D5G1;NPTX3.5;Y-2;)I100|ATTR_X(D5G1.5;NPX3.5;Y0.5;)I1
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||9.5|7.5|4|2|YRR|
NOff-Page|conn@1||5|11.5|4|2||
NOff-Page|conn@2||-8|7|4|2||
NOff-Page|conn@3||5|1|4|2||
NWire_Pin|pin@0||0|11.5|0.5|0.5||
NWire_Pin|pin@1||0|1|0.5|0.5||
Ngeneric:Invisible-Pin|pin@2||-0.5|23.5|0|0|||ART_message(D5G6;)S[PMOS4wk]
Ngeneric:Invisible-Pin|pin@3||-0.5|18.5|0|0|||ART_message(D5G2;)S[4 terminal weak PMOS device]
Awire|net@0||0|1800|PMOS4fwk@0|b|0|7.5|conn@0|y|7.5|7.5
Awire|net@1||0|900|pin@0||0|11.5|PMOS4fwk@0|s|0|9
Awire|net@2||0|1800|conn@2|y|-6|7|PMOS4fwk@0|g|-3|7
Awire|net@3||0|2700|pin@1||0|1|PMOS4fwk@0|d|0|5
Awire|net@4||0|1800|pin@0||0|11.5|conn@1|a|3|11.5
Awire|net@5||0|0|conn@3|a|3|1|pin@1||0|1
Ed|D5G2;|conn@3|y|B
Eg|D5G2;|conn@2|a|I
Epower|D4G2;|conn@0|a|I
Es|D5G2;|conn@1|y|B
X

# Cell PMOSwk{ic}
CPMOSwk;1{ic}|artwork|1021415734000|1047944997000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-1.5|0|0.5|0.5|RR||ART_color()I10
Ngeneric:Invisible-Pin|pin@0||-0.5|0|0|0|||ART_message(D5G1;)S[wk]
NPin|pin@1||-1.25|-0.75|1|1|Y|W
NPin|pin@2||-1.25|0.75|1|1|Y|W
NPin|pin@3||0|2|0|0||W
NPin|pin@4||-1.75|0|1|1|RRR|W
NPin|pin@5||-3|0|0|0|RR|W
NPin|pin@6||0|-2|0|0||W
NPin|pin@7||0|-0.75|0|0||W
NPin|pin@8||-0.75|-0.75|1|1||W
NPin|pin@9||-0.75|0.75|1|1||W
NPin|pin@10||0|0.75|0|0||W
Nschematic:Bus_Pin|pin@11||-3|0|0|0||
Nschematic:Bus_Pin|pin@12||0|-2|0|0||
Ngeneric:Invisible-Pin|pin@13||0|2|0|0||
AThicker|net@0||0|FS2700|pin@1||-1.25|-0.75|pin@2||-1.25|0.75|ART_color()I10
AThicker|net@1||0|FS900|pin@9||-0.75|0.75|pin@8||-0.75|-0.75|ART_color()I10
AThicker|net@2||0|FS900|pin@7||0|-0.75|pin@6||0|-2|ART_color()I10
AThicker|net@3||0|FS2700|pin@10||0|0.75|pin@3||0|2|ART_color()I10
AThicker|net@4||0|FS1800|pin@5||-3|0|pin@4||-1.75|0|ART_color()I10
AThicker|net@5||0|FS1800|pin@8||-0.75|-0.75|pin@7||0|-0.75|ART_color()I10
AThicker|net@6||0|FS0|pin@10||0|0.75|pin@9||-0.75|0.75|ART_color()I10
Ed|D8G1;|pin@12||B
Eg|D6G1;|pin@11||I
Es|D2G1;|pin@13||B
X

# Cell PMOSwk{sch}
CPMOSwk;1{sch}|schematic|1021415734000|1098423771000||ATTR_Delay(D5G1;HNPX-8.5;Y-0.25;)I100|ATTR_X(D5G1;HNPX-8.5;Y1.25;)I1|ATTR_drain_shared(D5G1;HNPX-8.5;Y-2;)I0|ATTR_source_shared(D5G1;HNPX-8.5;Y-4;)I0|prototype_center()I[0,0]
IorangeGeneric180:PMOSfwk;1{ic}|PMOSfwk@0||0|7||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_L(D5G1;NOJPX3.5;)S@X == 0 ? 0 : @X < 0.5 ? (0.5 * (2 - 0.4) / @X + 0.4) : 2|ATTR_W(D6G1;NOJPX2;Y1;)S@X > 0.5 ? 6.0*@X : 3|ATTR_drain_shared(D5G1;OJPX0.5;Y-2.5;)S@drain_shared|ATTR_source_shared(D5G1;OJPX0.5;Y2.5;)S@source_shared
IPMOSwk;1{ic}|PMOSwk@0||23.25|16||E|D0G4;|ATTR_Delay(D5G1;NPTX3.5;Y-2;)I100|ATTR_X(D5G1.5;NPX3.5;Y0.5;)I1|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||5|1|4|2||
NOff-Page|conn@1||-8|7|4|2||
NOff-Page|conn@2||5|11.5|4|2||
Ngeneric:Invisible-Pin|pin@0||-0.5|18.5|0|0|||ART_message(D5G2;)S[3 terminal weak PMOS device]
Ngeneric:Invisible-Pin|pin@1||-0.5|23.5|0|0|||ART_message(D5G6;)S[PMOSwk]
NWire_Pin|pin@2||0|1|0.5|0.5||
NWire_Pin|pin@3||0|11.5|0.5|0.5||
Awire|net@0||0|900|pin@3||0|11.5|PMOSfwk@0|s|0|9
Awire|net@1||0|1800|conn@1|y|-6|7|PMOSfwk@0|g|-3|7
Awire|net@2||0|2700|pin@2||0|1|PMOSfwk@0|d|0|5
Awire|net@3||0|0|conn@0|a|3|1|pin@2||0|1
Awire|net@4||0|1800|pin@3||0|11.5|conn@2|a|3|11.5
Ed|D5G2;|conn@0|y|B
Eg|D5G2;|conn@1|a|I
Es|D5G2;|conn@2|y|B
X

# Cell hifidely{ic}
Chifidely;1{ic}|artwork|1046374423000|1046374607000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||3.5|0|2|2|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
NPin|pin@0||2|1|1|1||W
NPin|pin@1||2|-1|1|1||W
NPin|pin@2||3|-1|1|1||W
NPin|pin@3||3|1|1|1||W
NPin|pin@4||3.5|-1|1|1||W
NPin|pin@5||-4|-1|1|1||W
NPin|pin@6||-4|1|1|1||W
NPin|pin@7||3.5|1|1|1||W
Nschematic:Bus_Pin|pin@8||4.5|0|2|2||
Nschematic:Bus_Pin|pin@9||-4|0|2|2||
AThicker|net@0||0|FS2700|pin@1||2|-1|pin@0||2|1|ART_color()I10
AThicker|net@1||0|FS2700|pin@2||3|-1|pin@3||3|1|ART_color()I10
AThicker|net@2||0|FS0|pin@4||3.5|-1|pin@5||-4|-1|ART_color()I10
AThicker|net@3||0|FS2700|pin@5||-4|-1|pin@6||-4|1|ART_color()I10
AThicker|net@4||0|FS1800|pin@6||-4|1|pin@7||3.5|1|ART_color()I10
Ein|D5G2;|pin@9||I
Eout|D5G2;|pin@8||O
X

# Cell hifidely{sch}
Chifidely;1{sch}|schematic|1046374013000|1117667893107||prototype_center()I[0,0]
Ispiceparts:Transmission;1{ic}|Transmis@0||-8|-1||E|D0G4;|ATTR_Delay(D5G0.5;NPY-1;)S500ps|ATTR_z0(D5G0.5;NPY1;)I50
Ispiceparts:VCVS;1{ic}|VCVS@0||11|-1||E|D0G4;|ATTR_Gain(D5G0.5;NPY1;)I1|ATTR_Maximum(D5G0.5;NPY-1;)S10V|ATTR_Minimum(D5G0.5;NP)S-10V
Ispiceparts:VCVS;1{ic}|VCVS@1||-21|-1||E|D0G4;|ATTR_Gain(D5G0.5;NPY1;)I1|ATTR_Maximum(D5G0.5;NPY-1;)S10V|ATTR_Minimum(D5G0.5;NP)S-10V
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||20|1|4|2||
NOff-Page|conn@1||-35.5|3|4|2||
NGround|gnd@0||20|-9|3|4||
NGround|gnd@1||-31.5|-9|3|4||
NGround|gnd@2||1.5|-9|3|4||
NGround|gnd@3||-14|-9|3|4||
Ihifidely;1{ic}|hifidely@0||16.5|13.5||E|D0G4;
NWire_Pin|pin@0||-28|1|0.5|0.5||
NWire_Pin|pin@1||-28|3|0.5|0.5||
NWire_Pin|pin@3||-31.5|3|0.5|0.5||
NWire_Pin|pin@5||20|-3|0.5|0.5||
NWire_Pin|pin@6||1.5|2.75|0.5|0.5||
NWire_Pin|pin@8||4|2.75|0.5|0.5||
NWire_Pin|pin@9||-1|2.75|0.5|0.5||
NWire_Pin|pin@24||-31.5|-3|0.5|0.5||
NWire_Pin|pin@25||-14|-3|0.5|0.5||
NWire_Pin|pin@26||4|1|0.5|0.5||
NWire_Pin|pin@27||-1|1|0.5|0.5||
NWire_Pin|pin@28||1.5|-3|0.5|0.5||
Ngeneric:Invisible-Pin|pin@29||-12|17|0|0|||ART_message(D5G5;)Shifidelay
Ngeneric:Invisible-Pin|pin@30||-13|11.5|0|0|||ART_message(D5G2;)Sideal delay for spice simulation
NResistor|res@0||-31.5|0|6|1|R||SCHEM_resistance(D5G1;)I1000000
NResistor|res@1||1.5|0|6|1|R||SCHEM_resistance(D5G1;)I50
Awire|net@1||0|2700|pin@0||-28|1|pin@1||-28|3
Awire|net@2||0|0|pin@1||-28|3|pin@3||-31.5|3
Awire|net@5||0|0|pin@3||-31.5|3|conn@1|y|-33.5|3
Awire|net@11||0|900|pin@5||20|-3|gnd@0||20|-7
Awire|net@13||0|900|pin@6||1.5|2.75|res@1|b|1.5|2
Awire|net@14||0|0|pin@8||4|2.75|pin@6||1.5|2.75
Awire|net@15||0|0|pin@6||1.5|2.75|pin@9||-1|2.75
Awire|net@24||0|0|Transmis@0|a|-13|1|VCVS@1|x|-16|1
Awire|net@25||0|1800|VCVS@1|y|-16|-3|pin@25||-14|-3
Awire|net@26||0|1800|pin@28||1.5|-3|VCVS@0|b|6|-3
Awire|net@28||0|0|conn@0|a|18|1|VCVS@0|x|16|1
Awire|net@29||0|0|pin@5||20|-3|VCVS@0|y|16|-3
Awire|net@30||0|1800|pin@0||-28|1|VCVS@1|a|-26|1
Awire|net@31||0|2700|res@0|b|-31.5|2|pin@3||-31.5|3
Awire|net@32||0|2700|gnd@1||-31.5|-7|pin@24||-31.5|-3
Awire|net@33||0|900|pin@28||1.5|-3|gnd@2||1.5|-7
Awire|net@34||0|2700|pin@24||-31.5|-3|res@0|a|-31.5|-2
Awire|net@35||0|0|VCVS@1|b|-26|-3|pin@24||-31.5|-3
Awire|net@36||0|1800|pin@25||-14|-3|Transmis@0|b|-13|-3
Awire|net@38||0|900|pin@8||4|2.75|pin@26||4|1
Awire|net@39||0|1800|pin@26||4|1|VCVS@0|a|6|1
Awire|net@40||0|900|pin@9||-1|2.75|pin@27||-1|1
Awire|net@41||0|0|pin@27||-1|1|Transmis@0|x|-3|1
Awire|net@42||0|900|res@1|a|1.5|-2|pin@28||1.5|-3
Awire|net@43||0|1800|Transmis@0|y|-3|-3|pin@28||1.5|-3
Awire|net@44||0|2700|gnd@3||-14|-7|pin@25||-14|-3
Ein|D5G2;|conn@1|y|I
Eout|D5G2;|conn@0|y|O
X

# Cell inv{ic}
Cinv;1{ic}|artwork|1021415734000|1044914909000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||2|0|1|1|||ART_color()I10
NPin|pin@0||1.5|0|1|1||W
Nschematic:Bus_Pin|pin@1||-2.5|0|0|0||
NPin|pin@2||-1.5|0|1|1||W
NPin|pin@3||-2.5|0|0|0||W
Nschematic:Bus_Pin|pin@4||2.5|0|0|0||
NPin|pin@5||-1.5|2|1|1||W
NPin|pin@6||-1.5|-2|1|1||W
AThicker|net@0||0|FS3263|pin@0||1.5|0|pin@5||-1.5|2|ART_color()I10
AThicker|net@1||0|FS336|pin@0||1.5|0|pin@6||-1.5|-2|ART_color()I10
AThicker|net@2||0|FS0|pin@2||-1.5|0|pin@3||-2.5|0|ART_color()I10
AThicker|net@3||0|FS2700|pin@6||-1.5|-2|pin@5||-1.5|2|ART_color()I10
Ein|D5G1;|pin@1||I
Eout|D5G1;|pin@4||O
X

# Cell inv{sch}
Cinv;1{sch}|schematic|1021415734000|1060030088000||ATTR_Delay(D5G1;HNPX-12;Y-5;)I100|ATTR_X(D5G1;HNPX-12;Y-4;)I1|ATTR_drive0(D5G1;HNPTX-12;Y-6;)Sstrong0|ATTR_drive1(D5G1;HNPTX-12;Y-7;)Sstrong1|ATTR_verilog_template(D5G1;NTX24.5;Y-11;)Snot ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(in));|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||0|-5||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
IPMOS;1{ic}|PMOS@0||0|6||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||19|0|4|2||
NOff-Page|conn@1||-17.5|0|4|2||
NGround|gnd@0||0|-12|3|4||
Iinv;1{ic}|inv@0||25|13||E|D0G4;|ATTR_Delay(D5G1;NPTX2;Y-2;)I100|ATTR_X(D5G1.5;NPX1.5;Y2;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
NWire_Pin|pin@0||-4|0|0.5|0.5||
NWire_Pin|pin@1||0|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@2||0|16.5|0|0|||ART_message(D5G2;)S[P to N width ratio is 2 to 1]
Ngeneric:Invisible-Pin|pin@3||28.5|-6|0|0|||ART_message(D5G2;)S[X is drive strength,P and N drive strengths are equal]
Ngeneric:Invisible-Pin|pin@4||0|18.5|0|0|||ART_message(D5G2;)S[one-parameter fixed size (non-LE) inverter]
Ngeneric:Invisible-Pin|pin@5||0.5|22|0|0|||ART_message(D5G6;)S[inv]
NWire_Pin|pin@6||-4|6|0.5|0.5||
NWire_Pin|pin@7||-4|-5|0.5|0.5||
NPower|pwr@0||0|11.5|3|3||
Awire|net@0||0|0|conn@0|a|17|0|pin@1||0|0
Awire|net@1||0|0|pin@0||-4|0|conn@1|y|-15.5|0
Awire|net@2||0|900|pin@6||-4|6|pin@0||-4|0
Awire|net@3||0|900|pin@0||-4|0|pin@7||-4|-5
Awire|net@4||0|2700|gnd@0||0|-10|NMOS@0|s|0|-7
Awire|net@5||0|2700|NMOS@0|d|0|-3|pin@1||0|0
Awire|net@6||0|0|NMOS@0|g|-3|-5|pin@7||-4|-5
Awire|net@7||0|2700|PMOS@0|s|0|8|pwr@0||0|11.5
Awire|net@8||0|0|PMOS@0|g|-3|6|pin@6||-4|6
Awire|net@9||0|2700|pin@1||0|0|PMOS@0|d|0|4
Ein|D5G2;|conn@1|a|I
Eout|D5G2;|conn@0|y|O
X

# Cell inv2i{ic}
Cinv2i;1{ic}|artwork|1021415734000|1048534752000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-1|1|1|1|||ART_color()I10
NThick-Circle|art@2||2|0|1|1|||ART_color()I10
NPin|pin@0||-1.5|-1|1|1||W
NPin|pin@1||-2.5|-1|0|0||W
Nschematic:Bus_Pin|pin@2||-2.5|-1|2|2||
NPin|pin@3||-1.5|-2|1|1||W
NPin|pin@4||-1.5|2|1|1||W
Nschematic:Bus_Pin|pin@5||2.5|0|0|0||
NPin|pin@6||-2.5|1|0|0||W
NPin|pin@7||-1.5|1|1|1||W
Nschematic:Bus_Pin|pin@8||-2.5|1|0|0||
NPin|pin@9||1.5|0|1|1||W
AThicker|net@0||0|FS0|pin@0||-1.5|-1|pin@1||-2.5|-1|ART_color()I10
AThicker|net@1||0|FS2700|pin@3||-1.5|-2|pin@4||-1.5|2|ART_color()I10
AThicker|net@2||0|FS0|pin@7||-1.5|1|pin@6||-2.5|1|ART_color()I10
AThicker|net@3||0|FS336|pin@9||1.5|0|pin@3||-1.5|-2|ART_color()I10
AThicker|net@4||0|FS3263|pin@9||1.5|0|pin@4||-1.5|2|ART_color()I10
Ein[n]|D5G1;|pin@2||I
Ein[p]|D5G1;|pin@8||I
Eout|D5G1;|pin@5||O
X

# Cell inv2i{sch}
Cinv2i;1{sch}|schematic|1021415734000|1117668146407||ATTR_Delay(D5G1;HNPX-13.25;Y-11.25;)I100|ATTR_X(D5G1;HNPX-13.25;Y-10.25;)I1|ATTR_drive0(D5G1;HNPTX-13.25;Y-12.25;)Sstrong0|ATTR_drive1(D5G1;HNPTX-13.25;Y-13.25;)Sstrong1|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||0|-5||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
IPMOS;1{ic}|PMOS@0||0|6||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-11|-5|4|2||
NOff-Page|conn@1||-11|6|4|2||
NOff-Page|conn@2||19|0|4|2||
NGround|gnd@0||0|-12|3|4||
Iinv2i;1{ic}|inv2i@0||25|13||E|D0G4;|ATTR_Delay(D5G1;NPTX2;Y-2;)I100|ATTR_X(D5G1.5;NPX1.5;Y2;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Ngeneric:Invisible-Pin|pin@0||0.5|22|0|0|||ART_message(D5G6;)S[inv2i]
Ngeneric:Invisible-Pin|pin@1||0|18.5|0|0|||ART_message(D5G2;)S[two-input inverter]
Ngeneric:Invisible-Pin|pin@2||28.5|-6|0|0|||ART_message(D5G2;)S[X is drive strength,P and N drive strengths are equal]
Ngeneric:Invisible-Pin|pin@3||0|16.5|0|0|||ART_message(D5G2;)S[P to N width ratio is 2 to 1]
NWire_Pin|pin@4||0|0|0.5|0.5||
NPower|pwr@0||0|11.5|3|3||
Awire|net@0||0|0|PMOS@0|g|-3|6|conn@1|y|-9|6
Awire|net@1||0|1800|conn@0|y|-9|-5|NMOS@0|g|-3|-5
Awire|net@2||0|1800|pin@4||0|0|conn@2|a|17|0
Awire|net@3||0|900|pwr@0||0|11.5|PMOS@0|s|0|8
Awire|net@4||0|2700|pin@4||0|0|PMOS@0|d|0|4
Awire|net@5||0|2700|gnd@0||0|-10|NMOS@0|s|0|-7
Awire|net@6||0|900|pin@4||0|0|NMOS@0|d|0|-3
Ein[n]|D5G2;|conn@0|a|I
Ein[p]|D5G2;|conn@1|a|I
Eout|D5G2;|conn@2|y|O
X

# Cell inv2iCTLn{ic}
Cinv2iCTLn;1{ic}|artwork|993434516000|1061318873000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-2|1|1|1|||ART_color()I10
NThick-Circle|art@2||2|0|1|1|||ART_color()I10
Ngeneric:Invisible-Pin|pin@0||-2.5|1|0|0||
NPin|pin@1||-1.5|-1|1|1|R|W
NPin|pin@2||-2.5|-1|1|1|R|W
Ngeneric:Invisible-Pin|pin@3||0|-2|0|0||
Ngeneric:Invisible-Pin|pin@4||0|0|0|0|||ART_message(D5G1.5;)S[CTLn]
NPin|pin@5||1.5|0|0.5|0.5||W
NPin|pin@6||-1.5|-2|0.5|0.5||W
NPin|pin@7||-1.5|2|0.5|0.5||W
Ngeneric:Invisible-Pin|pin@8||2.5|0|0|0||
Ngeneric:Invisible-Pin|pin@9||-2.5|-1|0|0||
NPin|pin@10||0|-2|1|1|RR|W
NPin|pin@11||0|-1|1|1|RR|W
AThicker|net@0||0|FS1800|pin@2||-2.5|-1|pin@1||-1.5|-1|ART_color()I10
AThicker|net@1||0|FS2136|pin@6||-1.5|-2|pin@5||1.5|0|ART_color()I10
AThicker|net@2||0|FS3263|pin@5||1.5|0|pin@7||-1.5|2|ART_color()I10
AThicker|net@3||0|FS900|pin@7||-1.5|2|pin@6||-1.5|-2|ART_color()I10
AThicker|net@4||0|FS2700|pin@10||0|-2|pin@11||0|-1|ART_color()I10
Ectl|D5G2;|pin@3||I
EinN|D5G2;|pin@9||I
EinP|D5G2;|pin@0||I
Eout|D5G2;|pin@8||O
X

# Cell inv2iCTLn{sch}
Cinv2iCTLn;1{sch}|schematic|993433994000|1061329731000||ATTR_X(D5G2;HNPX-19;Y-5;)I1|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||0|0.5||E|D0G4;|ATTR_Delay(D5G1;NPTX3.5;Y-2;)I175|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X*2.0
INMOSwk;1{ic}|NMOSwk@0||0|9||E|D0G4;|ATTR_Delay(D5G1;NPX3.5;Y-2;)I175|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X*2.0
IPMOS;1{ic}|PMOS@0||0|22||E|D0G4;|ATTR_Delay(D5G1;NPTX3.5;Y-2;)I100|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X/2.0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-11|22|4|2||
NOff-Page|conn@1||-12|9|4|2||
NOff-Page|conn@2||-12|0.5|4|2||
NOff-Page|conn@3||12.5|16|4|2||
NGround|gnd@0||0|-6.5|3|4||
Iinv2iCTLn;1{ic}|inv2iCTL@0||15|27.75||E|D0G4;|ATTR_X(D5G1.5;NPX1.5;Y2;)I2
NWire_Pin|pin@0||0|20.5|0.5|0.5||
NWire_Pin|pin@1||-2.5|22|0.5|0.5||
Ngeneric:Invisible-Pin|pin@2||0|33|0|0|||ART_message(D5G3;)S[inv2iCTLn]
NWire_Pin|pin@3||0|16|0.5|0.5||
NPower|pwr@0||0|28|3|3||
Awire|net@0||0|0|PMOS@0|g|-3|22|conn@0|y|-9|22
Awire|net@1||0|0|NMOS@0|g|-3|0.5|conn@2|y|-10|0.5
Awire|net@2||0|900|NMOS@0|s|0|-1.5|gnd@0||0|-4.5
Awire|net@3||0|1800|PMOS@0|g|-3|22|pin@1||-2.5|22
Awire|net@4||0|900|pwr@0||0|28|PMOS@0|s|0|24
Awire|net@5||0|2700|PMOS@0|d|0|20|pin@0||0|20.5
Awire|net@6||0|1800|pin@3||0|16|conn@3|a|10.5|16|SIM_verilog_wire_type(D5G1;)Strireg
Awire|net@7||0|2700|NMOS@0|d|0|2.5|NMOSwk@0|s|0|7
Awire|net@8||0|900|pin@3||0|16|NMOSwk@0|d|0|11
Awire|net@9||0|900|PMOS@0|d|0|20|pin@3||0|16
Awire|net@10||0|0|NMOSwk@0|g|-3|9|conn@1|y|-10|9
Ectl|D5G2;X-4;|conn@1|y|I
EinN|D5G2;|conn@2|a|I
EinP|D4G2;|conn@0|a|I
Eout|D5G2;|conn@3|y|O
X

# Cell inv2iCTLp{ic}
Cinv2iCTLp;1{ic}|artwork|993434516000|1061318158000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||2|0|1|1|||ART_color()I10
NThick-Circle|art@2||0|-1.5|1|1|||ART_color()I10
NThick-Circle|art@3||-2|1|1|1|||ART_color()I10
Ngeneric:Invisible-Pin|pin@0||-2.5|-1|0|0||
Ngeneric:Invisible-Pin|pin@1||2.5|0|0|0||
NPin|pin@2||-1.5|2|0.5|0.5||W
NPin|pin@3||-1.5|-2|0.5|0.5||W
NPin|pin@4||1.5|0|0.5|0.5||W
Ngeneric:Invisible-Pin|pin@5||0|0|0|0|||ART_message(D5G1.5;)S[CTLp]
Ngeneric:Invisible-Pin|pin@6||0|-2|0|0||
NPin|pin@7||-2.5|-1|1|1|R|W
NPin|pin@8||-1.5|-1|1|1|R|W
Ngeneric:Invisible-Pin|pin@9||-2.5|1|0|0||
AThicker|net@0||0|FS900|pin@2||-1.5|2|pin@3||-1.5|-2|ART_color()I10
AThicker|net@1||0|FS3263|pin@4||1.5|0|pin@2||-1.5|2|ART_color()I10
AThicker|net@2||0|FS2136|pin@3||-1.5|-2|pin@4||1.5|0|ART_color()I10
AThicker|net@3||0|FS1800|pin@7||-2.5|-1|pin@8||-1.5|-1|ART_color()I10
Ectl|D5G2;|pin@6||I
EinN|D5G2;|pin@0||I
EinP|D5G2;|pin@9||I
Eout|D5G2;|pin@1||O
X

# Cell inv2iCTLp{sch}
Cinv2iCTLp;1{sch}|schematic|993433994000|1061329733000||ATTR_X(D5G2;HNPX-19;Y-5;)I1|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||0|0.5||E|D0G4;|ATTR_Delay(D5G1;NPTX3.5;Y-2;)I100|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X
IPMOS;1{ic}|PMOS@0||0|22||E|D0G4;|ATTR_Delay(D5G1;NPTX3.5;Y-2;)I175|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X/2.0
IPMOSwk;1{ic}|PMOSwk@0||0|15||E|D0G4;|ATTR_Delay(D5G1;NPX3.5;Y-2;)I175|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X/2.0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||12.5|8|4|2||
NOff-Page|conn@1||-12|0.5|4|2||
NOff-Page|conn@2||-11|15|4|2||
NOff-Page|conn@3||-11|22|4|2||
NGround|gnd@0||0|-6.5|3|4||
Iinv2iCTLp;1{ic}|inv2iCTL@0||15|27.75||E|D0G4;|ATTR_X(D5G1.5;NPX1.5;Y2;)I2
NWire_Pin|pin@0||0|8|0.5|0.5||
Ngeneric:Invisible-Pin|pin@1||0|33|0|0|||ART_message(D5G3;)S[inv2iCTLp]
NWire_Pin|pin@2||-2.5|22|0.5|0.5||
NWire_Pin|pin@3||0|20.5|0.5|0.5||
NPower|pwr@0||0|28|3|3||
Awire|net@0||0|1800|pin@0||0|8|conn@0|a|10.5|8|SIM_verilog_wire_type(D5G1;)Strireg
Awire|net@1||0|2700|PMOS@0|d|0|20|pin@3||0|20.5
Awire|net@2||0|900|pwr@0||0|28|PMOS@0|s|0|24
Awire|net@3||0|1800|PMOS@0|g|-3|22|pin@2||-2.5|22
Awire|net@4||0|900|NMOS@0|s|0|-1.5|gnd@0||0|-4.5
Awire|net@5||0|900|pin@0||0|8|NMOS@0|d|0|2.5
Awire|net@6||0|900|PMOS@0|d|0|20|PMOSwk@0|s|0|17
Awire|net@7||0|2700|pin@0||0|8|PMOSwk@0|d|0|13
Awire|net@8||0|0|PMOSwk@0|g|-3|15|conn@2|y|-9|15
Awire|net@9||0|0|NMOS@0|g|-3|0.5|conn@1|y|-10|0.5
Awire|net@10||0|0|PMOS@0|g|-3|22|conn@3|y|-9|22
Ectl|D5G2;X-4;|conn@2|y|I
EinN|D5G2;|conn@1|a|I
EinP|D4G2;|conn@3|a|I
Eout|D5G2;|conn@0|y|O
X

# Cell inv2iHT{ic}
Cinv2iHT;1{ic}|artwork|1021415734000|1084382443000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-1|1|1|1|||ART_color()I10
NThick-Circle|art@2||2|0|1|1|||ART_color()I10
NOpened-Thicker-Polygon|art@3||-0.25|0|0.5|1|||ART_color()I10|trace()V[-0.25/-0.5,-0.25/0.5,-0.25/0,0.25/0,0.25/0.5,0.25/-0.5]
NPin|pin@0||-1.5|-1|1|1||W
NPin|pin@1||-2.5|-1|0|0||W
Nschematic:Bus_Pin|pin@2||-2.5|1|2|2||
Nschematic:Bus_Pin|pin@3||-2.5|-1|2|2||
Nschematic:Bus_Pin|pin@4||2.5|0|0|0||
NPin|pin@5||-1.5|-2|1|1||W
NPin|pin@6||-1.5|2|1|1||W
NPin|pin@7||-2.5|1|0|0||W
NPin|pin@8||-1.5|1|1|1||W
NPin|pin@9||1.5|0|1|1||W
AThicker|net@0||0|FS0|pin@0||-1.5|-1|pin@1||-2.5|-1|ART_color()I10
AThicker|net@1||0|FS3263|pin@9||1.5|0|pin@6||-1.5|2|ART_color()I10
AThicker|net@2||0|FS336|pin@9||1.5|0|pin@5||-1.5|-2|ART_color()I10
AThicker|net@3||0|FS2700|pin@5||-1.5|-2|pin@6||-1.5|2|ART_color()I10
AThicker|net@4||0|FS0|pin@8||-1.5|1|pin@7||-2.5|1|ART_color()I10
Ein[n]|D5G1;|pin@3||I
Ein[p]|D5G1;|pin@2||I
Eout|D5G1;|pin@4||O
X

# Cell inv2iHT{sch}
Cinv2iHT;1{sch}|schematic|1021415734000|1117668125989||ATTR_Delay(D5G1;HNPX-14.5;Y-11.5;)I100|ATTR_X(D5G1;HNPX-14.5;Y-10.5;)I1|ATTR_drive0(D5G1;HNPTX-14.5;Y-12.5;)Sstrong0|ATTR_drive1(D5G1;HNPTX-14.5;Y-13.5;)Sstrong1|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||0|-6||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
IPMOS;1{ic}|PMOS@0||0|6||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X*2.0|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-11|-6|4|2||
NOff-Page|conn@1||-11.5|6|4|2||
NOff-Page|conn@2||8|0|4|2||
NGround|gnd@0||0|-12.5|3|4||
Iinv2iHT;1{ic}|inv2iHT@0||16|10.5||E|D0G4;|ATTR_Delay(D5G1;NPTX2;Y-2;)I100|ATTR_X(D5G1.5;NPX1.5;Y2;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Ngeneric:Invisible-Pin|pin@4||-1|24|0|0|||ART_message(D5G6;)S[inv2iHT]
Ngeneric:Invisible-Pin|pin@5||0|19|0|0|||ART_message(D5G2;)S[two-input HI-threshold inverter]
NWire_Pin|pin@6||0|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@7||1|17|0|0|||ART_message(D5G2;)S[P to N width ratio is 4 to 1]
Ngeneric:Invisible-Pin|pin@8||25|-9|0|0|||ART_message(D5G2;)S[X is drive strength,P drive strength is twice N strength]
NPower|pwr@0||0|12.5|3|3||
Awire|net@8||0|900|NMOS@0|s|0|-8|gnd@0||0|-10.5
Awire|net@9||0|900|pin@6||0|0|NMOS@0|d|0|-4
Awire|net@10||0|2700|PMOS@0|s|0|8|pwr@0||0|12.5
Awire|net@11||0|2700|pin@6||0|0|PMOS@0|d|0|4
Awire|net@12||0|0|conn@2|a|6|0|pin@6||0|0
Awire|net@17||0|1800|conn@0|y|-9|-6|NMOS@0|g|-3|-6
Awire|net@18||0|1800|conn@1|y|-9.5|6|PMOS@0|g|-3|6
Ein[n]|D5G2;|conn@0|a|I
Ein[p]|D5G2;|conn@1|a|I
Eout|D5G2;|conn@2|y|O
X

# Cell inv2iLT{ic}
Cinv2iLT;1{ic}|artwork|1021415734000|1048540302000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-1|1|1|1|||ART_color()I10
NOpened-Thicker-Polygon|art@2||-0.25|0|0.5|1|||ART_color()I10|trace()V[-0.25/0.5,-0.25/-0.5,0.25/-0.5]
NThick-Circle|art@3||2|0|1|1|||ART_color()I10
NPin|pin@0||-2.5|-1|0|0||W
NPin|pin@1||-1.5|-1|1|1||W
Nschematic:Bus_Pin|pin@2||-2.5|-1|2|2||
NPin|pin@3||1.5|0|1|1||W
NPin|pin@4||-1.5|1|1|1||W
NPin|pin@5||-2.5|1|0|0||W
NPin|pin@6||-1.5|2|1|1||W
NPin|pin@7||-1.5|-2|1|1||W
Nschematic:Bus_Pin|pin@8||-2.5|1|0|0||
Nschematic:Bus_Pin|pin@9||2.5|0|0|0||
AThicker|net@0||0|FS0|pin@1||-1.5|-1|pin@0||-2.5|-1|ART_color()I10
AThicker|net@1||0|FS0|pin@4||-1.5|1|pin@5||-2.5|1|ART_color()I10
AThicker|net@2||0|FS2700|pin@7||-1.5|-2|pin@6||-1.5|2|ART_color()I10
AThicker|net@3||0|FS336|pin@3||1.5|0|pin@7||-1.5|-2|ART_color()I10
AThicker|net@4||0|FS3263|pin@3||1.5|0|pin@6||-1.5|2|ART_color()I10
Ein[n]|D5G1;|pin@2||I
Ein[p]|D5G1;|pin@8||I
Eout|D5G1;|pin@9||O
X

# Cell inv2iLT{sch}
Cinv2iLT;1{sch}|schematic|1021415734000|1117668141650||ATTR_Delay(D5G1;HNPX-12;Y-13;)I100|ATTR_X(D5G1;HNPX-12;Y-12;)I1|ATTR_drive0(D5G1;HNPTX-12;Y-14;)Sstrong0|ATTR_drive1(D5G1;HNPTX-12;Y-15;)Sstrong1|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||0|-6||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X*2.0|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
IPMOS;1{ic}|PMOS@0||0|6||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-9.5|-6|4|2||
NOff-Page|conn@1||-10|6|4|2||
NOff-Page|conn@2||8|0|4|2||
NGround|gnd@0||0|-12.5|3|4||
Iinv2iLT;1{ic}|inv2iLT@0||16|10.5||E|D0G4;|ATTR_Delay(D5G1;NPTX2;Y-2;)I100|ATTR_X(D5G1.5;NPX1.5;Y2;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
NWire_Pin|pin@0||-3|-6|0.5|0.5||
NWire_Pin|pin@2||-3|6|0.5|0.5||
Ngeneric:Invisible-Pin|pin@4||25|-10|0|0|||ART_message(D5G2;)S[X is drive strength,N drive strength is twice P strength]
Ngeneric:Invisible-Pin|pin@5||0.5|17|0|0|||ART_message(D5G2;)S[This is a 2 to 2 width ratio inverter]
NWire_Pin|pin@6||0|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@7||0|19|0|0|||ART_message(D5G2;)S[two-input LO-threshold inverter]
Ngeneric:Invisible-Pin|pin@8||-1|24|0|0|||ART_message(D5G6;)S[inv2iLT]
NPower|pwr@0||0|12.5|3|3||
Awire|net@1||0|1800|pin@0||-3|-6|NMOS@0|g|-3|-6
Awire|net@5||0|1800|pin@2||-3|6|PMOS@0|g|-3|6
Awire|net@8||0|900|pwr@0||0|12.5|PMOS@0|s|0|8
Awire|net@9||0|2700|pin@6||0|0|PMOS@0|d|0|4
Awire|net@10||0|2700|gnd@0||0|-10.5|NMOS@0|s|0|-8
Awire|net@11||0|900|pin@6||0|0|NMOS@0|d|0|-4
Awire|net@12||0|0|conn@2|a|6|0|pin@6||0|0
Awire|net@15||0|1800|conn@0|y|-7.5|-6|NMOS@0|g|-3|-6
Awire|net@16||0|1800|conn@1|y|-8|6|PMOS@0|g|-3|6
Ein[n]|D5G2;|conn@0|a|I
Ein[p]|D5G2;|conn@1|a|I
Eout|D5G2;|conn@2|y|O
X

# Cell inv2iV{ic}
Cinv2iV;1{ic}|artwork|1021415734000|1056431142000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||2|0|1|1|||ART_color()I10
NThick-Circle|art@2||-1|1|1|1|||ART_color()I10
NOpened-Thicker-Polygon|art@3||-0.25|0|0.5|1|||ART_color()I10|trace()V[-0.25/0.5,0/-0.5,0.25/0.5]
Nschematic:Bus_Pin|pin@0||-2.5|-1|0|0||
Nschematic:Bus_Pin|pin@1||2.5|0|0|0||
Nschematic:Bus_Pin|pin@2||-2.5|1|0|0||
NPin|pin@3||-1.5|-2|1|1||W
NPin|pin@4||-1.5|2|1|1||W
NPin|pin@5||-2.5|-1|0|0||W
NPin|pin@6||-1.5|-1|1|1||W
NPin|pin@7||1.5|0|1|1||W
NPin|pin@8||-1.5|1|1|1||W
NPin|pin@9||-2.5|1|0|0||W
AThicker|net@0||0|FS0|pin@6||-1.5|-1|pin@5||-2.5|-1|ART_color()I10
AThicker|net@1||0|FS3263|pin@7||1.5|0|pin@4||-1.5|2|ART_color()I10
AThicker|net@2||0|FS336|pin@7||1.5|0|pin@3||-1.5|-2|ART_color()I10
AThicker|net@3||0|FS2700|pin@3||-1.5|-2|pin@4||-1.5|2|ART_color()I10
AThicker|net@4||0|FS0|pin@8||-1.5|1|pin@9||-2.5|1|ART_color()I10
Ein[n]|D5G1;|pin@0||I
Ein[p]|D5G1;|pin@2||I
Eout|D5G1;|pin@1||O
X

# Cell inv2iV{sch}
Cinv2iV;1{sch}|schematic|1021415734000|1059582248000||ATTR_Delay(D5G1;HNPX-16;Y-12;)I100|ATTR_XN(D5G1;HNPX-16;Y-10;)I1|ATTR_XP(D5G1;HNPX-16;Y-11;)I1|ATTR_drive0(D5G1;HNPTX-16;Y-13;)Sstrong0|ATTR_drive1(D5G1;HNPTX-16;Y-14;)Sstrong1|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||0|-6||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@XN|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
IPMOS;1{ic}|PMOS@0||0|6||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@XP|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-12|-6|4|2||
NOff-Page|conn@1||7|0|4|2||
NOff-Page|conn@2||-12|6|4|2||
NGround|gnd@0||0|-12|3|4||
Iinv2iV;1{ic}|inv2iV@0||18.5|9.5||E|D0G4;|ATTR_Delay(D5G1;NPTX1.5;Y-4;)I100|ATTR_XN(D5G1.5;NPX1.5;Y-2.5;)I1|ATTR_XP(D5G1.5;NPX1.5;Y2;)I1|ATTR_drive0(P)Sstrong0|ATTR_drive1(P)Sstrong1
NWire_Pin|pin@0||0|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@1||-1.5|21|0|0|||ART_message(D5G6;)S[inv2iV]
Ngeneric:Invisible-Pin|pin@2||-0.5|16.5|0|0|||ART_message(D5G2;)S[two-parameter two-input variable ratio inverter]
Ngeneric:Invisible-Pin|pin@3||25|-12.5|0|0|||ART_message(D5G2;)S[X is drive strength,"P and N drive strengths are XP, XN"]
NPower|pwr@0||0|10.5|3|3||
Awire|net@0||0|0|NMOS@0|g|-3|-6|conn@0|y|-10|-6
Awire|net@1||0|0|PMOS@0|g|-3|6|conn@2|y|-10|6
Awire|net@2||0|0|conn@1|a|5|0|pin@0||0|0
Awire|net@3||0|900|pin@0||0|0|NMOS@0|d|0|-4
Awire|net@4||0|2700|pin@0||0|0|PMOS@0|d|0|4
Awire|net@5||0|900|NMOS@0|s|0|-8|gnd@0||0|-10
Awire|net@6||0|2700|PMOS@0|s|0|8|pwr@0||0|10.5
Ein[n]|D5G2;|conn@0|a|I
Ein[p]|D5G2;|conn@2|a|I
Eout|D5G2;|conn@1|y|O
X

# Cell invCLK{ic}
CinvCLK;1{ic}|artwork|1021415734000|1080149268000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOpened-Thicker-Polygon|art@1||-0.25|0|0.5|1|||ART_color()I10|trace()V[0.25/-0.5,-0.25/-0.5,-0.25/0.5]
NOpened-Thicker-Polygon|art@2||-1|0|0.5|1|||ART_color()I10|trace()V[0.25/-0.5,-0.25/-0.5,-0.25/0.5,0.25/0.5]
NThick-Circle|art@3||2|0|1|1|||ART_color()I10
NOpened-Thicker-Polygon|art@4||0.5|0|0.5|1|||ART_color()I10|trace()V[-0.25/-0.5,-0.25/0.5,-0.25/0,0.25/0.5,-0.25/0,0.25/-0.5]
Nschematic:Bus_Pin|pin@0||2.5|0|0|0||
Nschematic:Bus_Pin|pin@1||-2.5|0|0|0||
NPin|pin@2||-1.5|-2|1|1||W
NPin|pin@3||-1.5|2|1|1||W
NPin|pin@4||-2.5|0|0|0||W
NPin|pin@5||-1.5|0|1|1||W
NPin|pin@6||1.5|0|1|1||W
AThicker|net@0||0|FS3263|pin@6||1.5|0|pin@3||-1.5|2|ART_color()I10
AThicker|net@1||0|FS336|pin@6||1.5|0|pin@2||-1.5|-2|ART_color()I10
AThicker|net@2||0|FS2700|pin@2||-1.5|-2|pin@3||-1.5|2|ART_color()I10
AThicker|net@3||0|FS0|pin@5||-1.5|0|pin@4||-2.5|0|ART_color()I10
Ein|D5G1;|pin@1||I
Eout|D5G1;|pin@0||O
X

# Cell invCLK{sch}
CinvCLK;1{sch}|schematic|1021415734000|1084347287000||ATTR_Delay(D5G1;HNPX-12;Y-5.5;)I100|ATTR_X(D5G1;HNPX-12;Y-4.5;)I1|ATTR_drive0(D5G1;HNPTX-12;Y-6.5;)Sstrong0|ATTR_drive1(D5G1;HNPTX-12;Y-7.5;)Sstrong1|ATTR_verilog_template(D5G1;NTX28.5;Y-15;)Snot ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(in));|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||0|-6||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
IPMOS;1{ic}|PMOS@0||0|6||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X*1.5|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||8|0|4|2||
NOff-Page|conn@1||-11|0|4|2||
NGround|gnd@0||0|-12.5|3|4||
IinvCLK;1{ic}|invCLK@0||16|10.5||E|D0G4;|ATTR_Delay(D5G1;NPTX2;Y-2;)I100|ATTR_X(D5G1.5;NPX1.5;Y2;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Ngeneric:Invisible-Pin|pin@0||-0.5|19|0|0|||ART_message(D5G2;)S[intended for driving clock circuits - gives nearly equal rise/fall]
Ngeneric:Invisible-Pin|pin@1||-1|28|0|0|||ART_message(D5G6;)S[invCLK]
Ngeneric:Invisible-Pin|pin@2||0|23|0|0|||ART_message(D5G2;)S[medium HI-threshold fixed-size (non-LE) inverter]
NWire_Pin|pin@3||0|0|0.5|0.5||
NWire_Pin|pin@4||-4|6|0.5|0.5||
NWire_Pin|pin@5||-4|-6|0.5|0.5||
NWire_Pin|pin@6||-4|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@7||1|21|0|0|||ART_message(D5G2;)S[P to N width ratio is 3 to 1]
Ngeneric:Invisible-Pin|pin@8||28|-10.5|0|0|||ART_message(D5G2;)S[X is drive strength,P drive strength is twice N strength]
NPower|pwr@0||0|12.5|3|3||
Awire|net@0||0|0|conn@0|a|6|0|pin@3||0|0
Awire|net@1||0|2700|pin@6||-4|0|pin@4||-4|6
Awire|net@2||0|2700|pin@5||-4|-6|pin@6||-4|0
Awire|net@3||0|0|pin@6||-4|0|conn@1|y|-9|0
Awire|net@4||0|1800|pin@5||-4|-6|NMOS@0|g|-3|-6
Awire|net@5||0|900|pin@3||0|0|NMOS@0|d|0|-4
Awire|net@6||0|2700|gnd@0||0|-10.5|NMOS@0|s|0|-8
Awire|net@7||0|2700|pin@3||0|0|PMOS@0|d|0|4
Awire|net@8||0|1800|pin@4||-4|6|PMOS@0|g|-3|6
Awire|net@9||0|900|pwr@0||0|12.5|PMOS@0|s|0|8
Ein|D5G2;|conn@1|a|I
Eout|D5G2;|conn@0|y|O
X

# Cell invCTLn{ic}
CinvCTLn;1{ic}|artwork|993434516000|1060361787000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||2|0|1|1|||ART_color()I10
Ngeneric:Invisible-Pin|pin@0||-2.5|0|0|0||
Ngeneric:Invisible-Pin|pin@1||2.5|0|0|0||
NPin|pin@2||-1.5|2|0.5|0.5||W
NPin|pin@3||-1.5|-2|0.5|0.5||W
NPin|pin@4||1.5|0|0.5|0.5||W
Ngeneric:Invisible-Pin|pin@5||0|0|0|0|||ART_message(D5G1.5;)S[CTLn]
Ngeneric:Invisible-Pin|pin@6||0|-2|0|0||
NPin|pin@7||0|-2|1|1||W
NPin|pin@8||0|-1|1|1||W
NPin|pin@9||-2.5|0|1|1|R|W
NPin|pin@10||-1.5|0|1|1|R|W
AThicker|net@0||0|FS900|pin@2||-1.5|2|pin@3||-1.5|-2|ART_color()I10
AThicker|net@1||0|FS3263|pin@4||1.5|0|pin@2||-1.5|2|ART_color()I10
AThicker|net@2||0|FS2136|pin@3||-1.5|-2|pin@4||1.5|0|ART_color()I10
AThicker|net@3||0|FS900|pin@8||0|-1|pin@7||0|-2|ART_color()I10
AThicker|net@4||0|FS1800|pin@9||-2.5|0|pin@10||-1.5|0|ART_color()I10
Ectl|D5G2;|pin@6||I
Ein|D5G2;|pin@0||I
Eout|D5G2;|pin@1||O
X

# Cell invCTLn{sch}
CinvCTLn;1{sch}|schematic|993433994000|1060361843000||ATTR_Delay(D5G2;HNPX-21.5;Y1;)I100|ATTR_X(D5G2;HNPX-21.5;Y4;)I1|ATTR_sloDelay(D5G2;HNPX-22;Y-1.5;)I175|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||0|0.5||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@sloDelay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X*2.0|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
INMOSwk;1{ic}|NMOSwk@0||0|9.5||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@sloDelay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X*2.0|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
IPMOS;1{ic}|PMOS@0||0|22||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||12.5|16|4|2||
NOff-Page|conn@1||-12|16|4|2||
NOff-Page|conn@2||-13|9.5|4|2||
NGround|gnd@0||0|-6.5|3|4||
IinvCTLn;1{ic}|invCTLn@0||15|27.75||E|D0G4;|ATTR_Delay(D5G1;NPX4.5;Y-1.5;)I100|ATTR_X(D5G1.5;NPX1.5;Y2;)I2|ATTR_sloDelay(D5G1;NPX4.5;Y-3;)I175
NWire_Pin|pin@0||-5|16|0.5|0.5||
NWire_Pin|pin@1||0|16|0.5|0.5||
Ngeneric:Invisible-Pin|pin@2||0|33|0|0|||ART_message(D5G3;)S[invCTLn]
NWire_Pin|pin@3||-5|22|0.5|0.5||
NWire_Pin|pin@4||-2.5|22|0.5|0.5||
NWire_Pin|pin@5||0|20.5|0.5|0.5||
NWire_Pin|pin@6||-5|0.5|0.5|0.5||
NPower|pwr@0||0|28|3|3||
Awire|net@0||0|0|pin@0||-5|16|conn@1|y|-10|16
Awire|net@1||0|1800|pin@1||0|16|conn@0|a|10.5|16|SIM_verilog_wire_type(D5G1;)Strireg
Awire|net@2||0|900|pin@3||-5|22|pin@0||-5|16
Awire|net@3||0|1800|pin@3||-5|22|pin@4||-2.5|22
Awire|net@4||0|2700|PMOS@0|d|0|20|pin@5||0|20.5
Awire|net@5||0|900|pwr@0||0|28|PMOS@0|s|0|24
Awire|net@6||0|1800|PMOS@0|g|-3|22|pin@4||-2.5|22
Awire|net@7||0|1800|pin@6||-5|0.5|NMOS@0|g|-3|0.5
Awire|net@8||0|900|NMOS@0|s|0|-1.5|gnd@0||0|-4.5
Awire|net@9||0|2700|pin@6||-5|0.5|pin@0||-5|16
Awire|net@10||0|900|pin@1||0|16|NMOSwk@0|d|0|11.5
Awire|net@11||0|2700|NMOS@0|d|0|2.5|NMOSwk@0|s|0|7.5
Awire|net@12||0|2700|pin@1||0|16|PMOS@0|d|0|20
Awire|net@13||0|0|NMOSwk@0|g|-3|9.5|conn@2|y|-11|9.5
Ectl|D5G2;X-4;|conn@2|y|I
Ein|D5G2;|conn@1|a|I
Eout|D5G2;|conn@0|y|O
X

# Cell invCTLp{ic}
CinvCTLp;1{ic}|artwork|993434516000|1061317969000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||0|-1.5|1|1|||ART_color()I10
NThick-Circle|art@2||2|0|1|1|||ART_color()I10
NPin|pin@0||-1.5|0|1|1|R|W
NPin|pin@1||-2.5|0|1|1|R|W
Ngeneric:Invisible-Pin|pin@2||0|-2|0|0||
Ngeneric:Invisible-Pin|pin@3||0|0|0|0|||ART_message(D5G1.5;)S[CTLp]
NPin|pin@4||1.5|0|0.5|0.5||W
NPin|pin@5||-1.5|-2|0.5|0.5||W
NPin|pin@6||-1.5|2|0.5|0.5||W
Ngeneric:Invisible-Pin|pin@7||2.5|0|0|0||
Ngeneric:Invisible-Pin|pin@8||-2.5|0|0|0||
AThicker|net@0||0|FS1800|pin@1||-2.5|0|pin@0||-1.5|0|ART_color()I10
AThicker|net@1||0|FS2136|pin@5||-1.5|-2|pin@4||1.5|0|ART_color()I10
AThicker|net@2||0|FS3263|pin@4||1.5|0|pin@6||-1.5|2|ART_color()I10
AThicker|net@3||0|FS900|pin@6||-1.5|2|pin@5||-1.5|-2|ART_color()I10
Ectl|D5G2;|pin@2||I
Ein|D5G2;|pin@8||I
Eout|D5G2;|pin@7||O
X

# Cell invCTLp{sch}
CinvCTLp;1{sch}|schematic|993433994000|1061329737000||ATTR_X(D5G2;HNPX-14;Y4;)I1|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||0|0.5||E|D0G4;|ATTR_Delay(D5G1;NPTX3.5;Y-2;)I100|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X
IPMOS;1{ic}|PMOS@0||0|22||E|D0G4;|ATTR_Delay(D5G1;NPTX3.5;Y-2;)I175|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X/2.0
IPMOSwk;1{ic}|PMOSwk@0||0|15||E|D0G4;|ATTR_Delay(D5G1;NPX3.5;Y-2;)I175|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X/2.0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-13|15|4|2||
NOff-Page|conn@1||-12|8|4|2||
NOff-Page|conn@2||12.5|8|4|2||
NGround|gnd@0||0|-6.5|3|4||
IinvCTLp;1{ic}|invCTLp@0||15|27.75||E|D0G4;|ATTR_X(D5G1.5;NPX1.5;Y2;)I2
NWire_Pin|pin@0||-5|0.5|0.5|0.5||
NWire_Pin|pin@1||0|20.5|0.5|0.5||
NWire_Pin|pin@2||-2.5|22|0.5|0.5||
NWire_Pin|pin@3||-5|22|0.5|0.5||
Ngeneric:Invisible-Pin|pin@4||0|33|0|0|||ART_message(D5G3;)S[invCTLp]
NWire_Pin|pin@5||0|8|0.5|0.5||
NWire_Pin|pin@6||-5|8|0.5|0.5||
NPower|pwr@0||0|28|3|3||
Awire|net@0||0|0|PMOSwk@0|g|-3|15|conn@0|y|-11|15
Awire|net@1||0|2700|pin@5||0|8|PMOSwk@0|d|0|13
Awire|net@2||0|900|PMOS@0|d|0|20|PMOSwk@0|s|0|17
Awire|net@3||0|900|pin@5||0|8|NMOS@0|d|0|2.5
Awire|net@4||0|2700|pin@0||-5|0.5|pin@6||-5|8
Awire|net@5||0|900|NMOS@0|s|0|-1.5|gnd@0||0|-4.5
Awire|net@6||0|1800|pin@0||-5|0.5|NMOS@0|g|-3|0.5
Awire|net@7||0|1800|PMOS@0|g|-3|22|pin@2||-2.5|22
Awire|net@8||0|900|pwr@0||0|28|PMOS@0|s|0|24
Awire|net@9||0|2700|PMOS@0|d|0|20|pin@1||0|20.5
Awire|net@10||0|1800|pin@3||-5|22|pin@2||-2.5|22
Awire|net@11||0|900|pin@3||-5|22|pin@6||-5|8
Awire|net@12||0|1800|pin@5||0|8|conn@2|a|10.5|8|SIM_verilog_wire_type(D5G1;)Strireg
Awire|net@13||0|0|pin@6||-5|8|conn@1|y|-10|8
Ectl|D5G2;X-4;|conn@0|y|I
Ein|D5G2;|conn@1|a|I
Eout|D5G2;|conn@2|y|O
X

# Cell invHT{ic}
CinvHT;1{ic}|artwork|1021415734000|1046885287000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOpened-Thicker-Polygon|art@1||-0.25|0|0.5|1|||ART_color()I10|trace()V[-0.25/-0.5,-0.25/0.5,-0.25/0,0.25/0,0.25/0.5,0.25/-0.5]
NThick-Circle|art@2||2|0|1|1|||ART_color()I10
NPin|pin@0||1.5|0|1|1||W
NPin|pin@1||-1.5|0|1|1||W
NPin|pin@2||-2.5|0|0|0||W
NPin|pin@3||-1.5|2|1|1||W
NPin|pin@4||-1.5|-2|1|1||W
Nschematic:Bus_Pin|pin@5||-2.5|0|0|0||
Nschematic:Bus_Pin|pin@6||2.5|0|0|0||
AThicker|net@0||0|FS0|pin@1||-1.5|0|pin@2||-2.5|0|ART_color()I10
AThicker|net@1||0|FS2700|pin@4||-1.5|-2|pin@3||-1.5|2|ART_color()I10
AThicker|net@2||0|FS336|pin@0||1.5|0|pin@4||-1.5|-2|ART_color()I10
AThicker|net@3||0|FS3263|pin@0||1.5|0|pin@3||-1.5|2|ART_color()I10
Ein|D5G1;|pin@5||I
Eout|D5G1;|pin@6||O
X

# Cell invHT{sch}
CinvHT;1{sch}|schematic|1021415734000|1084347213000||ATTR_Delay(D5G1;HNPX-12;Y-5.5;)I100|ATTR_X(D5G1;HNPX-12;Y-4.5;)I1|ATTR_drive0(D5G1;HNPTX-12;Y-6.5;)Sstrong0|ATTR_drive1(D5G1;HNPTX-12;Y-7.5;)Sstrong1|ATTR_verilog_template(D5G1;NTX25.5;Y-15;)Snot ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(in));|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||0|-6||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
IPMOS;1{ic}|PMOS@0||0|6||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X*2.0|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-11|0|4|2||
NOff-Page|conn@1||8|0|4|2||
NGround|gnd@0||0|-12.5|3|4||
IinvHT;1{ic}|invHT@0||16|10.5||E|D0G4;|ATTR_Delay(D5G1;NPTX2;Y-2;)I100|ATTR_X(D5G1.5;NPX1.5;Y2;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Ngeneric:Invisible-Pin|pin@0||26.5|-10|0|0|||ART_message(D5G2;)S[X is drive strength,P drive strength is twice N strength]
Ngeneric:Invisible-Pin|pin@1||1|17|0|0|||ART_message(D5G2;)S[P to N width ratio is 4 to 1]
NWire_Pin|pin@2||-4|0|0.5|0.5||
NWire_Pin|pin@3||-4|-6|0.5|0.5||
NWire_Pin|pin@4||-4|6|0.5|0.5||
NWire_Pin|pin@5||0|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@6||0|19|0|0|||ART_message(D5G2;)S[HI-threshold fixed-size (non-LE) inverter]
Ngeneric:Invisible-Pin|pin@7||-1|24|0|0|||ART_message(D5G6;)S[invHT]
NPower|pwr@0||0|12.5|3|3||
Awire|net@0||0|900|pwr@0||0|12.5|PMOS@0|s|0|8
Awire|net@1||0|1800|pin@4||-4|6|PMOS@0|g|-3|6
Awire|net@2||0|2700|pin@5||0|0|PMOS@0|d|0|4
Awire|net@3||0|2700|gnd@0||0|-10.5|NMOS@0|s|0|-8
Awire|net@4||0|900|pin@5||0|0|NMOS@0|d|0|-4
Awire|net@5||0|1800|pin@3||-4|-6|NMOS@0|g|-3|-6
Awire|net@6||0|0|pin@2||-4|0|conn@0|y|-9|0
Awire|net@7||0|2700|pin@3||-4|-6|pin@2||-4|0
Awire|net@8||0|2700|pin@2||-4|0|pin@4||-4|6
Awire|net@9||0|0|conn@1|a|6|0|pin@5||0|0
Ein|D5G2;|conn@0|a|I
Eout|D5G2;|conn@1|y|O
X

# Cell invK{ic}
CinvK;1{ic}|artwork|1021415734000|1048541126000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-2|0|1|1|||ART_color()I10
NOpened-Thicker-Polygon|art@2||-0.5|0|0.5|1|||ART_color()I10|trace()V[-0.25/0.5,-0.25/-0.5,-0.25/0,0.25/0.5,-0.25/0,0.25/-0.5]
Nschematic:Bus_Pin|pin@0||2.5|0|0|0||
NPin|pin@1||1.5|0|1|1||W
NPin|pin@2||2.5|0|0|0||W
Nschematic:Bus_Pin|pin@3||-2.5|0|0|0||
NPin|pin@4||-1.5|-2|1|1||W
NPin|pin@5||-1.5|2|1|1||W
NPin|pin@6||1.5|0|1|1||W
AThicker|net@0||0|FS0|pin@2||2.5|0|pin@1||1.5|0|ART_color()I10
AThicker|net@1||0|FS3263|pin@6||1.5|0|pin@5||-1.5|2|ART_color()I10
AThicker|net@2||0|FS336|pin@6||1.5|0|pin@4||-1.5|-2|ART_color()I10
AThicker|net@3||0|FS2700|pin@4||-1.5|-2|pin@5||-1.5|2|ART_color()I10
Ein|D5G1;|pin@3||I
Eout|D5G1;|pin@0||O
X

# Cell invK{sch}
CinvK;1{sch}|schematic|1021415734000|1084347245000||ATTR_Delay(D5G1;HNOJPX-14;Y-6.5;)S@Delay|ATTR_X(D5G1;HNPX-14;Y-5.5;)I1|ATTR_drive0(D5G1;HNPTX-14;Y-7.5;)Sweak0|ATTR_drive1(D5G1;HNPTX-14;Y-8.5;)Sweak1|ATTR_verilog_template(D5G1;NTX30;Y-15;)Snot ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(in));|prototype_center()I[0,0]
INMOSwk;1{ic}|NMOSwk@0||2|-5||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
IPMOSwk;1{ic}|PMOSwk@0||2|6||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||8|0|4|2||
NOff-Page|conn@1||-11|0|4|2||
NGround|gnd@0||2|-12|3|4||
IinvK;1{ic}|invK@0||18.5|12||E|D0G4;|ATTR_Delay(D5G1;NPTX2;Y-2;)I100|ATTR_LEKEEPER(T)I1|ATTR_LEPARALLGRP()I-1|ATTR_X(D5G1.5;NPX1.5;Y2;)I1|ATTR_drive0(P)Sweak0|ATTR_drive1(P)Sweak1|ATTR_su()I-1
Ngeneric:Invisible-Pin|pin@0||-1|18|0|0|||ART_message(D5G2;)S[LO threshold fixed-size keeper inverter]
Ngeneric:Invisible-Pin|pin@1||-1|23.5|0|0|||ART_message(D5G6;)S[invK]
Ngeneric:Invisible-Pin|pin@2||-2|16|0|0|||ART_message(D5G2;)S[P to N width ratio is 2 to 1]
Ngeneric:Invisible-Pin|pin@3||28.5|-10.5|0|0|||ART_message(D5G2;)S[X is drive strength,P and N drive strengths are equal]
NWire_Pin|pin@4||-2|-5|1|1||
NWire_Pin|pin@5||-2|6|1|1||
NWire_Pin|pin@6||-2|0|0.5|0.5||
NWire_Pin|pin@7||2|0|0.5|0.5||
NPower|pwr@0||2|11.5|3|3||
Awire|net@0||0|2700|PMOSwk@0|s|2|8|pwr@0||2|11.5
Awire|net@1||0|0|PMOSwk@0|g|-1|6|pin@5||-2|6
Awire|net@2||0|2700|pin@7||2|0|PMOSwk@0|d|2|4
Awire|net@3||0|2700|gnd@0||2|-10|NMOSwk@0|s|2|-7
Awire|net@4||0|2700|NMOSwk@0|d|2|-3|pin@7||2|0
Awire|net@5||0|0|NMOSwk@0|g|-1|-5|pin@4||-2|-5
Awire|net@6||0|2700|pin@4||-2|-5|pin@6||-2|0
Awire|net@7||0|2700|pin@6||-2|0|pin@5||-2|6
Awire|net@8||0|0|conn@0|a|6|0|pin@7||2|0
Awire|net@9||0|1800|conn@1|y|-9|0|pin@6||-2|0
Ein|D5G2;|conn@1|a|I
Eout|D5G2;|conn@0|y|O
X

# Cell invKV{ic}
CinvKV;1{ic}|artwork|1021415734000|1047066174000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOpened-Thicker-Polygon|art@1||-0.5|0.5|0.5|1|||ART_color()I10|trace()V[-0.25/0.5,-0.25/-0.5,-0.25/0,0.25/0.5,-0.25/0,0.25/-0.5]
NThick-Circle|art@2||-2|0|1|1|||ART_color()I10
NOpened-Thicker-Polygon|art@3||-0.5|-0.75|0.5|1|||ART_color()I10|trace()V[-0.25/0.5,0/-0.5,0.25/0.5]
NPin|pin@0||1.5|0|1|1||W
NPin|pin@1||-1.5|2|1|1||W
NPin|pin@2||-1.5|-2|1|1||W
NPin|pin@3||2.5|0|0|0||W
NPin|pin@4||1.5|0|1|1||W
Nschematic:Bus_Pin|pin@5||2.5|0|0|0||
Nschematic:Bus_Pin|pin@6||-2.5|0|0|0||
AThicker|net@0||0|FS2700|pin@2||-1.5|-2|pin@1||-1.5|2|ART_color()I10
AThicker|net@1||0|FS336|pin@0||1.5|0|pin@2||-1.5|-2|ART_color()I10
AThicker|net@2||0|FS3263|pin@0||1.5|0|pin@1||-1.5|2|ART_color()I10
AThicker|net@3||0|FS0|pin@3||2.5|0|pin@4||1.5|0|ART_color()I10
Ein|D5G1;|pin@6||I
Eout|D5G1;|pin@5||O
X

# Cell invKV{sch}
CinvKV;1{sch}|schematic|1021415734000|1053725511000||ATTR_Delay(D5G1;HNPX-11.5;Y-5.5;)I100|ATTR_XN(D5G1;HNPX-11.5;Y-3.5;)I1|ATTR_XP(D5G1;HNPX-11.5;Y-4.5;)I1|ATTR_drive0(D5G1;HNPTX-11;Y-6.5;)Sweak0|ATTR_drive1(D5G1;HNPTX-11;Y-7.5;)Sweak1|ATTR_verilog_template(D5G1;NTX24.5;Y-13;)Snot ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(in));|prototype_center()I[0,0]
INMOSwk;1{ic}|NMOSwk@0||0|-6||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@XN|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
IPMOSwk;1{ic}|PMOSwk@0||0|6||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@XP|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-11|0|4|2||
NOff-Page|conn@1||8|0|4|2||
NGround|gnd@0||0|-11|3|4||
IinvKV;1{ic}|invKV@0||21.5|9||E|D0G4;|ATTR_Delay(D5G1;NPTX2;Y-4;)I100|ATTR_XN(D5G1.5;NPX1.5;Y-2.25;)I1|ATTR_XP(D5G1.5;NPX1.5;Y1.75;)I1|ATTR_drive0(PT)Sweak0|ATTR_drive1(PT)Sweak1
Ngeneric:Invisible-Pin|pin@0||26|-7.5|0|0|||ART_message(D5G2;)S[X is drive strength,"P and N drive strengths are XP, XN"]
NWire_Pin|pin@1||-4|-6|0.5|0.5||
NWire_Pin|pin@2||-4|6|0.5|0.5||
NWire_Pin|pin@3||0|0|0.5|0.5||
NWire_Pin|pin@4||-4|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@5||-0.5|17|0|0|||ART_message(D5G6;)S[invKV]
Ngeneric:Invisible-Pin|pin@6||-1|13.5|0|0|||ART_message(D5G2;)S[Two parameter variable ratio keeper]
NPower|pwr@0||0|10.5|3|3||
Awire|net@0||0|1800|pin@1||-4|-6|NMOSwk@0|g|-3|-6
Awire|net@1||0|2700|PMOSwk@0|s|0|8|pwr@0||0|10.5
Awire|net@2||0|1800|pin@2||-4|6|PMOSwk@0|g|-3|6
Awire|net@3||0|2700|pin@3||0|0|PMOSwk@0|d|0|4
Awire|net@4||0|900|NMOSwk@0|s|0|-8|gnd@0||0|-9
Awire|net@5||0|2700|NMOSwk@0|d|0|-4|pin@3||0|0
Awire|net@6||0|1800|conn@0|y|-9|0|pin@4||-4|0
Awire|net@7||0|0|conn@1|a|6|0|pin@3||0|0
Awire|net@8||0|2700|pin@1||-4|-6|pin@4||-4|0
Awire|net@9||0|2700|pin@4||-4|0|pin@2||-4|6
Ein|D5G2;|conn@0|a|I
Eout|D5G2;|conn@1|y|O
X

# Cell invLT{ic}
CinvLT;1{ic}|artwork|1021415734000|1046472665000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||2|0|1|1|||ART_color()I10
NOpened-Thicker-Polygon|art@2||-0.25|0|0.5|1|||ART_color()I10|trace()V[-0.25/0.5,-0.25/-0.5,0.25/-0.5]
Nschematic:Bus_Pin|pin@0||2.5|0|0|0||
Nschematic:Bus_Pin|pin@1||-2.5|0|0|0||
NPin|pin@2||-1.5|-2|1|1||W
NPin|pin@3||-1.5|2|1|1||W
NPin|pin@4||-2.5|0|0|0||W
NPin|pin@5||-1.5|0|1|1||W
NPin|pin@6||1.5|0|1|1||W
AThicker|net@0||0|FS3263|pin@6||1.5|0|pin@3||-1.5|2|ART_color()I10
AThicker|net@1||0|FS336|pin@6||1.5|0|pin@2||-1.5|-2|ART_color()I10
AThicker|net@2||0|FS2700|pin@2||-1.5|-2|pin@3||-1.5|2|ART_color()I10
AThicker|net@3||0|FS0|pin@5||-1.5|0|pin@4||-2.5|0|ART_color()I10
Ein|D5G1;|pin@1||I
Eout|D5G1;|pin@0||O
X

# Cell invLT{sch}
CinvLT;1{sch}|schematic|1021415734000|1060030654000||ATTR_Delay(D5G1;HNPX-12;Y-5;)I100|ATTR_X(D5G1;HNPX-12;Y-4;)I1|ATTR_drive0(D5G1;HNPTX-12;Y-6;)Sstrong0|ATTR_drive1(D5G1;HNPTX-12;Y-7;)Sstrong1|ATTR_verilog_template(D5G1;NTX23;Y-13;)Snot ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(in));|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||0|-6||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X*2.0|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
IPMOS;1{ic}|PMOS@0||0|6||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||11|0|4|2||
NOff-Page|conn@1||-11.5|0|4|2||
NGround|gnd@0||0|-12.5|3|4||
IinvLT;1{ic}|invLT@0||16|10.5||E|D0G4;|ATTR_Delay(D5G1;NPTX2;Y-2;)I100|ATTR_X(D5G1.5;NPX1.5;Y2;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
NWire_Pin|pin@0||-4|0|0.5|0.5||
NWire_Pin|pin@1||0|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@2||-1|24|0|0|||ART_message(D5G6;)S[invLT]
Ngeneric:Invisible-Pin|pin@3||0|19|0|0|||ART_message(D5G2;)S[LO-threshold fixed-size (non-LE) inverter]
NWire_Pin|pin@4||-4|6|0.5|0.5||
NWire_Pin|pin@5||-4|-6|0.5|0.5||
Ngeneric:Invisible-Pin|pin@6||0.5|17|0|0|||ART_message(D5G2;)S[This is a 2 to 2 width ratio inverter]
Ngeneric:Invisible-Pin|pin@7||24|-9|0|0|||ART_message(D5G2;)S[X is drive strength,N drive strength is twice P strength]
NPower|pwr@0||0|12.5|3|3||
Awire|net@0||0|0|pin@0||-4|0|conn@1|y|-9.5|0
Awire|net@1||0|900|pin@4||-4|6|pin@0||-4|0
Awire|net@2||0|900|pin@0||-4|0|pin@5||-4|-6
Awire|net@3||0|1800|pin@1||0|0|conn@0|a|9|0
Awire|net@4||0|2700|NMOS@0|d|0|-4|pin@1||0|0
Awire|net@5||0|2700|pin@1||0|0|PMOS@0|d|0|4
Awire|net@6||0|900|pwr@0||0|12.5|PMOS@0|s|0|8
Awire|net@7||0|1800|pin@4||-4|6|PMOS@0|g|-3|6
Awire|net@8||0|2700|gnd@0||0|-10.5|NMOS@0|s|0|-8
Awire|net@9||0|1800|pin@5||-4|-6|NMOS@0|g|-3|-6
Ein|D5G2;|conn@1|a|I
Eout|D5G2;|conn@0|y|O
X

# Cell invV{ic}
CinvV;1{ic}|artwork|1021415734000|1043179065000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||2|0|1|1|||ART_color()I10
NOpened-Thicker-Polygon|art@2||-0.5|0|0.5|1|||ART_color()I10|trace()V[-0.25/0.5,0/-0.5,0.25/0.5]
Nschematic:Bus_Pin|pin@0||-2.5|0|0|0||
Nschematic:Bus_Pin|pin@1||2.5|0|0|0||
NPin|pin@2||-1.5|-2|1|1||W
NPin|pin@3||-1.5|2|1|1||W
NPin|pin@4||-2.5|0|0|0||W
NPin|pin@5||-1.5|0|1|1||W
NPin|pin@6||1.5|0|1|1||W
AThicker|net@0||0|FS0|pin@5||-1.5|0|pin@4||-2.5|0|ART_color()I10
AThicker|net@1||0|FS3263|pin@6||1.5|0|pin@3||-1.5|2|ART_color()I10
AThicker|net@2||0|FS336|pin@6||1.5|0|pin@2||-1.5|-2|ART_color()I10
AThicker|net@3||0|FS2700|pin@2||-1.5|-2|pin@3||-1.5|2|ART_color()I10
Ein|D5G1;|pin@0||I
Eout|D5G1;|pin@1||O
X

# Cell invV{sch}
CinvV;1{sch}|schematic|1021415734000|1056432785000||ATTR_Delay(D5G1;HNPX-12;Y-7;)I100|ATTR_XN(D5G1;HNPX-12;Y-5;)I1|ATTR_XP(D5G1;HNPX-12;Y-6;)I1|ATTR_drive0(D5G1;HNPTX-12;Y-8;)Sstrong0|ATTR_drive1(D5G1;HNPTX-12;Y-9;)Sstrong1|ATTR_verilog_template(D5G1;NTX19.5;Y-16;)Snot ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(in));|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||0|-6||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@XN|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
IPMOS;1{ic}|PMOS@0||0|6||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@XP|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||7|0|4|2||
NOff-Page|conn@1||-12|0|4|2||
NGround|gnd@0||0|-12|3|4||
IinvV;1{ic}|invV@0||24|10.5||E|D0G4;|ATTR_Delay(D5G1;NPTX1.5;Y-4;)I100|ATTR_XN(D5G1.5;NPX1.75;Y-2.5;)I1|ATTR_XP(D5G1.5;NPX1.75;Y2;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Ngeneric:Invisible-Pin|pin@0||0.5|17.5|0|0|||ART_message(D5G2;)S[two-parameter variable ratio inverter]
Ngeneric:Invisible-Pin|pin@1||-0.5|21.5|0|0|||ART_message(D5G6;)S[invV]
NWire_Pin|pin@2||0|0|0.5|0.5||
NWire_Pin|pin@3||-5|0|0.5|0.5||
NWire_Pin|pin@4||-5|-6|0.5|0.5||
NWire_Pin|pin@5||-5|6|0.5|0.5||
Ngeneric:Invisible-Pin|pin@6||28|-11.5|0|0|||ART_message(D5G2;)S[X is drive strength,"P and N drive strengths are XP, XN"]
NPower|pwr@0||0|10.5|3|3||
Awire|net@0||0|900|NMOS@0|s|0|-8|gnd@0||0|-10
Awire|net@1||0|900|pin@2||0|0|NMOS@0|d|0|-4
Awire|net@2||0|1800|pin@4||-5|-6|NMOS@0|g|-3|-6
Awire|net@3||0|2700|PMOS@0|s|0|8|pwr@0||0|10.5
Awire|net@4||0|1800|pin@5||-5|6|PMOS@0|g|-3|6
Awire|net@5||0|2700|pin@2||0|0|PMOS@0|d|0|4
Awire|net@6||0|1800|pin@2||0|0|conn@0|a|5|0
Awire|net@7||0|0|pin@3||-5|0|conn@1|y|-10|0
Awire|net@8||0|2700|pin@4||-5|-6|pin@3||-5|0
Awire|net@9||0|2700|pin@3||-5|0|pin@5||-5|6
Ein|D5G2;|conn@1|a|I
Eout|D5G2;|conn@0|y|O
X

# Cell invVn{ic}
CinvVn;1{ic}|artwork|1021415734000|1056416438000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||2|0|1|1|||ART_color()I10
NOpened-Thicker-Polygon|art@2||-0.5|0|0.5|1|||ART_color()I10|trace()V[-0.25/0.5,0/-0.5,0.25/0.5]
NOpened-Thicker-Polygon|art@3||0.25|-0.12|0.5|0.75|||ART_color()I10|trace()V[-0.25/-0.375,-0.25/0.375,0.25/-0.375,0.25/0.375]
Nschematic:Bus_Pin|pin@0||-2.5|0|0|0||
Nschematic:Bus_Pin|pin@1||2.5|0|0|0||
NPin|pin@2||-1.5|-2|1|1||W
NPin|pin@3||-1.5|2|1|1||W
NPin|pin@4||-2.5|0|0|0||W
NPin|pin@5||-1.5|0|1|1||W
NPin|pin@6||1.5|0|1|1||W
AThicker|net@0||0|FS0|pin@5||-1.5|0|pin@4||-2.5|0|ART_color()I10
AThicker|net@1||0|FS3263|pin@6||1.5|0|pin@3||-1.5|2|ART_color()I10
AThicker|net@2||0|FS336|pin@6||1.5|0|pin@2||-1.5|-2|ART_color()I10
AThicker|net@3||0|FS2700|pin@2||-1.5|-2|pin@3||-1.5|2|ART_color()I10
Ein|D5G1;|pin@0||I
Eout|D5G1;|pin@1||O
X

# Cell invVn{sch}
CinvVn;1{sch}|schematic|1021415734000|1059582248000||ATTR_Delay(D5G1;HNPX-15.5;Y-7.5;)I100|ATTR_NPdrvR(D5G1;HNPX-15.5;Y-6.5;)I1|ATTR_X(D5G1;HNPX-15.5;Y-5.5;)I1|ATTR_drive0(D5G1;HNPTX-15.5;Y-8.5;)Sstrong0|ATTR_drive1(D5G1;HNPTX-15.5;Y-9.5;)Sstrong1|ATTR_verilog_template(D5G1;NTX18.5;Y-19.5;)Snot ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(in));|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||0|-6||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X*@NPdrvR|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
IPMOS;1{ic}|PMOS@0||0|6||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||7|0|4|2||
NOff-Page|conn@1||-12|0|4|2||
NGround|gnd@0||0|-12|3|4||
IinvVn;1{ic}|invVn@0||26.75|6||E|D0G4;|ATTR_Delay(D5G1;NPTX2;Y-3;)I100|ATTR_NPdrvR(D5G1;NPTX2;Y-2;)I1|ATTR_X(D5G1.5;NPX1.5;Y2;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Ngeneric:Invisible-Pin|pin@0||0.5|17.5|0|0|||ART_message(D5G2;)S[variable ratio inverter]
Ngeneric:Invisible-Pin|pin@1||-0.5|22|0|0|||ART_message(D5G6;)S[invVn]
NWire_Pin|pin@2||0|0|0.5|0.5||
NWire_Pin|pin@3||-5|0|0.5|0.5||
NWire_Pin|pin@4||-5|-6|0.5|0.5||
NWire_Pin|pin@5||-5|6|0.5|0.5||
Ngeneric:Invisible-Pin|pin@6||19.5|-15.5|0|0|||ART_message(D5G2;)S[X is drive strength,"P drive strength is X, N drive strength is X*NPdrvR"]
Ngeneric:Invisible-Pin|pin@7||0.5|15.5|0|0|||ART_message(D5G2;)S["PMOS sized normally, NMOS sized by ratio value"]
NPower|pwr@0||0|11|3|3||
Awire|net@0||0|900|NMOS@0|s|0|-8|gnd@0||0|-10
Awire|net@1||0|2700|NMOS@0|d|0|-4|pin@2||0|0
Awire|net@2||0|1800|pin@4||-5|-6|NMOS@0|g|-3|-6
Awire|net@3||0|2700|PMOS@0|s|0|8|pwr@0||0|11
Awire|net@4||0|1800|pin@5||-5|6|PMOS@0|g|-3|6
Awire|net@5||0|2700|pin@2||0|0|PMOS@0|d|0|4
Awire|net@6||0|1800|pin@2||0|0|conn@0|a|5|0
Awire|net@7||0|0|pin@3||-5|0|conn@1|y|-10|0
Awire|net@8||0|2700|pin@4||-5|-6|pin@3||-5|0
Awire|net@9||0|2700|pin@3||-5|0|pin@5||-5|6
Ein|D5G2;|conn@1|a|I
Eout|D5G2;|conn@0|y|O
X

# Cell invVp{ic}
CinvVp;1{ic}|artwork|1021415734000|1056416474000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOpened-Thicker-Polygon|art@1||-0.5|0|0.5|1|||ART_color()I10|trace()V[-0.25/0.5,0/-0.5,0.25/0.5]
NThick-Circle|art@2||2|0|1|1|||ART_color()I10
NOpened-Thicker-Polygon|art@3||0.25|-0.25|0.5|1|||ART_color()I10|trace()V[-0.25/-0.5,-0.25/0.5,0.25/0.5,0.25/0,-0.25/0]
NPin|pin@0||1.5|0|1|1||W
NPin|pin@1||-1.5|0|1|1||W
NPin|pin@2||-2.5|0|0|0||W
NPin|pin@3||-1.5|2|1|1||W
NPin|pin@4||-1.5|-2|1|1||W
Nschematic:Bus_Pin|pin@5||2.5|0|0|0||
Nschematic:Bus_Pin|pin@6||-2.5|0|0|0||
AThicker|net@0||0|FS2700|pin@4||-1.5|-2|pin@3||-1.5|2|ART_color()I10
AThicker|net@1||0|FS336|pin@0||1.5|0|pin@4||-1.5|-2|ART_color()I10
AThicker|net@2||0|FS3263|pin@0||1.5|0|pin@3||-1.5|2|ART_color()I10
AThicker|net@3||0|FS0|pin@1||-1.5|0|pin@2||-2.5|0|ART_color()I10
Ein|D5G1;|pin@6||I
Eout|D5G1;|pin@5||O
X

# Cell invVp{sch}
CinvVp;1{sch}|schematic|1021415734000|1059582248000||ATTR_Delay(D5G1;HNPX-12;Y-7;)I100|ATTR_PNdrvR(D5G1;HNPX-12;Y-6;)I1|ATTR_X(D5G1;HNPX-12.5;Y-5;)I1|ATTR_drive0(D5G1;HNPTX-12;Y-8;)Sstrong0|ATTR_drive1(D5G1;HNPTX-12;Y-9;)Sstrong1|ATTR_verilog_template(D5G1;NTX22;Y-15.5;)Snot ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(in));|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||0.5|-6||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
IPMOS;1{ic}|PMOS@0||0.5|6||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3;)S@X*@PNdrvR|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-12|0|4|2||
NOff-Page|conn@1||7|0|4|2||
NGround|gnd@0||0.5|-12|3|4||
IinvVp;1{ic}|invVp@0||26.5|6.5||E|D0G4;|ATTR_Delay(D5G1;NPTX2;Y-3;)I100|ATTR_PNdrvR(D5G1;NPTX2;Y-2;)I1|ATTR_X(D5G1.5;NPX1.5;Y2;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
NWire_Pin|pin@0||-4.5|6|0.5|0.5||
NWire_Pin|pin@1||-4.5|-6|0.5|0.5||
NWire_Pin|pin@2||-4.5|0|0.5|0.5||
NWire_Pin|pin@3||0.5|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@4||0.5|14.5|0|0|||ART_message(D5G2;)S["NMOS sized normally, PMOS sized by ratio value"]
Ngeneric:Invisible-Pin|pin@5||25.5|-11.5|0|0|||ART_message(D5G2;)S[X is drive strength,"N drive strength is X, P drive strength is X*PNdrvR"]
Ngeneric:Invisible-Pin|pin@6||-0.5|21|0|0|||ART_message(D5G6;)S[invVp]
Ngeneric:Invisible-Pin|pin@7||0.5|16.5|0|0|||ART_message(D5G2;)S[variable ratio inverter]
NPower|pwr@0||0.5|11|3|3||
Awire|net@0||0|1800|conn@0|y|-10|0|pin@2||-4.5|0
Awire|net@1||0|0|conn@1|a|5|0|pin@3||0.5|0
Awire|net@2||0|2700|pin@2||-4.5|0|pin@0||-4.5|6
Awire|net@3||0|2700|pin@1||-4.5|-6|pin@2||-4.5|0
Awire|net@4||0|1800|pin@0||-4.5|6|PMOS@0|g|-2.5|6
Awire|net@5||0|2700|pin@3||0.5|0|PMOS@0|d|0.5|4
Awire|net@6||0|2700|PMOS@0|s|0.5|8|pwr@0||0.5|11
Awire|net@7||0|2700|NMOS@0|d|0.5|-4|pin@3||0.5|0
Awire|net@8||0|1800|pin@1||-4.5|-6|NMOS@0|g|-2.5|-6
Awire|net@9||0|900|NMOS@0|s|0.5|-8|gnd@0||0.5|-10
Ein|D5G2;|conn@0|a|I
Eout|D5G2;|conn@1|y|O
X

# Cell mullerC{ic}
CmullerC;1{ic}|artwork|1021415734000|1055458855000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOpened-Thicker-Polygon|art@1||-0.12|0|0.75|1.25|||ART_color()I10|trace()V[0.375/-0.625,-0.375/-0.625,-0.375/0.625,0.375/0.625]
NThick-Circle|art@2||-0.5|0|4|4|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
NThick-Circle|art@3||2|0|1|1|||ART_color()I10
NPin|pin@0||-0.25|-2|1|1||W
NPin|pin@1||-1.5|-0.75|1|1||W
Nschematic:Bus_Pin|pin@2||-2.5|-1|0|0||
NPin|pin@3||-1.5|-1|1|1||W
NPin|pin@4||-2.5|-1|0|0||W
NPin|pin@5||-0.5|2|1|1||W
Nschematic:Bus_Pin|pin@6||-2.5|1|0|0||
Nschematic:Bus_Pin|pin@7||2.5|0|0|0||
NPin|pin@8||-1.5|2|1|1||W
NPin|pin@9||-1.5|-2|1|1||W
NPin|pin@10||-0.5|-2|1|1||W
NPin|pin@11||-2.5|1|0|0||W
NPin|pin@12||-1.5|1|1|1||W
AThicker|net@0||0|FS3150|pin@0||-0.25|-2|pin@1||-1.5|-0.75|ART_color()I10
AThicker|net@1||0|FS0|pin@3||-1.5|-1|pin@4||-2.5|-1|ART_color()I10
AThicker|net@2||0|FS0|pin@5||-0.5|2|pin@8||-1.5|2|ART_color()I10
AThicker|net@3||0|FS2700|pin@9||-1.5|-2|pin@8||-1.5|2|ART_color()I10
AThicker|net@4||0|FS0|pin@10||-0.5|-2|pin@9||-1.5|-2|ART_color()I10
AThicker|net@5||0|FS0|pin@12||-1.5|1|pin@11||-2.5|1|ART_color()I10
Eina|D5G1;|pin@2||I
Einb|D5G1;|pin@6||I
Eout|D5G1;|pin@7||O
X

# Cell mullerC{sch}
CmullerC;1{sch}|schematic|1021415734000|1084377264000||ATTR_Delay(D5G1;HNPX-16;Y-5.5;)I100|ATTR_X(D5G1;HNPX-16;Y-4.5;)I1|ATTR_drive0(D5G1;HNPTX-16;Y-6.5;)Sstrong0|ATTR_drive1(D5G1;HNPTX-16;Y-7.5;)Sstrong1|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-19|0|4|2||
NOff-Page|conn@1||15.5|-5|4|2|RR|
NOff-Page|conn@2||15.5|0|4|2||
ImullerC;1{ic}|mullerC@0||26.5|16.5||E|D0G4;|ATTR_Delay(D5G1;NPTX2.5;Y-3;)I100|ATTR_X(D5G1.5;NPX2.5;Y2.5;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Inms2;1{ic}|nms2@0||0|-9||E|D0G4;|ATTR_Delay(D5G1;NOJPX3;Y-0.5;)S@Delay|ATTR_X(D5G1.5;NOJPX-2.25;Y1.5;)S@X
NWire_Pin|pin@0||-6.5|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@1||23|-14|0|0|||ART_message(D5G2;)S[X is drive strength,Pull-up and pull-down have the same strength]
Ngeneric:Invisible-Pin|pin@2||-0.5|17.5|0|0|||ART_message(D5G2;)S[P to N width ratio is 4 to 2]
NWire_Pin|pin@3||-6.5|8.5|0.5|0.5||
NWire_Pin|pin@4||6|-5|0.5|0.5||
Ngeneric:Invisible-Pin|pin@5||-0.5|20|0|0|||ART_message(D5G2;)S[one-parameter muller C-element]
NWire_Pin|pin@6||6|4.5|0.5|0.5||
Ngeneric:Invisible-Pin|pin@7||-0.5|25|0|0|||ART_message(D5G6;)S[mullerC]
NWire_Pin|pin@8||-6.5|-9|0.5|0.5||
NWire_Pin|pin@9||0|0|0.5|0.5||
Ipms2;1{ic}|pms2@0||0|8.5||E|D0G4;|ATTR_Delay(D5G1;NOJPX-3;Y-1.5;)S@Delay|ATTR_X(D5G1.5;NOJPX2.25;Y1;)S@X
Awire|net@0||0|0|conn@2|a|13.5|0|pin@9||0|0
Awire|net@1||0|0|pin@0||-6.5|0|conn@0|y|-17|0
Awire|net@2||0|2700|pin@8||-6.5|-9|pin@0||-6.5|0
Awire|net@3||0|2700|pin@0||-6.5|0|pin@3||-6.5|8.5
Awire|net@4||0|1800|pin@4||6|-5|conn@1|y|13.5|-5
Awire|net@5||0|0|pms2@0|g|-3|8.5|pin@3||-6.5|8.5
Awire|net@6||0|1800|pms2@0|g2|3|4.5|pin@6||6|4.5
Awire|net@7||0|2700|pin@9||0|0|pms2@0|d|0|2.5
Awire|net@8||0|2700|pin@4||6|-5|pin@6||6|4.5
Awire|net@9||0|1800|pin@8||-6.5|-9|nms2@0|g|-3|-9
Awire|net@10||0|1800|nms2@0|g2|3|-5|pin@4||6|-5
Awire|net@11||0|900|pin@9||0|0|nms2@0|d|0|-3
Eina|D5G2;|conn@0|a|I
Einb|D5G2;|conn@1|a|I
Eout|D5G2;|conn@2|y|O
X

# Cell mullerC_sy{ic}
CmullerC_sy;1{ic}|artwork|1021415734000|1055458982000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||2|0|1|1|||ART_color()I10
NThick-Circle|art@2||-0.5|0|4|4|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
NOpened-Thicker-Polygon|art@3||-0.12|0|0.75|1.25|||ART_color()I10|trace()V[0.375/-0.625,-0.375/-0.625,-0.375/0.625,0.375/0.625]
NPin|pin@0||-1.5|1|1|1||W
NPin|pin@1||-2.5|1|0|0||W
NPin|pin@2||-0.5|-2|1|1||W
NPin|pin@3||-1.5|-2|1|1||W
NPin|pin@4||-1.5|2|1|1||W
Nschematic:Bus_Pin|pin@5||2.5|0|0|0||
Nschematic:Bus_Pin|pin@6||-2.5|1|0|0||
NPin|pin@7||-0.5|2|1|1||W
NPin|pin@8||-2.5|-1|0|0||W
NPin|pin@9||-1.5|-1|1|1||W
Nschematic:Bus_Pin|pin@10||-2.5|-1|0|0||
AThicker|net@0||0|FS0|pin@0||-1.5|1|pin@1||-2.5|1|ART_color()I10
AThicker|net@1||0|FS0|pin@2||-0.5|-2|pin@3||-1.5|-2|ART_color()I10
AThicker|net@2||0|FS2700|pin@3||-1.5|-2|pin@4||-1.5|2|ART_color()I10
AThicker|net@3||0|FS0|pin@7||-0.5|2|pin@4||-1.5|2|ART_color()I10
AThicker|net@4||0|FS0|pin@9||-1.5|-1|pin@8||-2.5|-1|ART_color()I10
Eina|D5G1;|pin@10||I
Einb|D5G1;|pin@6||I
Eout|D5G1;|pin@5||O
X

# Cell mullerC_sy{sch}
CmullerC_sy;1{sch}|schematic|1021415734000|1084377287000||ATTR_Delay(D5G1;HNPX-16;Y-5.5;)I100|ATTR_X(D5G1;HNPX-16;Y-4.5;)I1|ATTR_drive0(D5G1;HNPTX-16;Y-6.5;)Sstrong0|ATTR_drive1(D5G1;HNPTX-16;Y-7.5;)Sstrong1|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||15.5|0|4|2||
NOff-Page|conn@1||15.5|-5|4|2|RR|
NOff-Page|conn@2||-19|0|4|2||
ImullerC_sy;1{ic}|mullerC_@0||26.5|16.5||E|D0G4;|ATTR_Delay(D5G1;NPTX2.5;Y-3;)I100|ATTR_X(D5G1.5;NPX2.5;Y2.5;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Inms2_sy;1{ic}|nms2_sy@0||0|-9||E|D0G4;|ATTR_Delay(D5G1;NOJPX5.5;Y-0.5;)S@Delay|ATTR_X(D5G1.5;NOJPX-3.75;Y2.5;)S@X
NWire_Pin|pin@0||0|0|0.5|0.5||
NWire_Pin|pin@1||-6.5|-9|0.5|0.5||
Ngeneric:Invisible-Pin|pin@2||-0.5|25|0|0|||ART_message(D5G6;)S[mullerC_sy]
NWire_Pin|pin@3||6|4.5|0.5|0.5||
Ngeneric:Invisible-Pin|pin@4||-0.5|20|0|0|||ART_message(D5G2;)S[one-parameter symmetric muller C-element]
NWire_Pin|pin@5||6|-5|0.5|0.5||
NWire_Pin|pin@6||-6.5|8.5|0.5|0.5||
Ngeneric:Invisible-Pin|pin@7||-0.5|17.5|0|0|||ART_message(D5G2;)S[P to N width ratio is 4 to 2]
Ngeneric:Invisible-Pin|pin@8||23|-14|0|0|||ART_message(D5G2;)S[X is drive strength,Pull-up and pull-down have the same strength]
NWire_Pin|pin@9||-6.5|0|0.5|0.5||
Ipms2_sy;1{ic}|pms2_sy@0||0|8.5||E|D0G4;|ATTR_Delay(D5G1;NOJPX-5;Y-1.5;)S@Delay|ATTR_X(D5G1.5;NOJPX4;Y2;)S@X
Awire|net@0||0|1800|nms2_sy@0|g2|3|-5|pin@5||6|-5
Awire|net@1||0|900|pin@0||0|0|nms2_sy@0|d|0|-3
Awire|net@2||0|1800|pin@1||-6.5|-9|nms2_sy@0|g|-3|-9
Awire|net@3||0|1800|pms2_sy@0|g2|3|4.5|pin@3||6|4.5
Awire|net@4||0|0|pms2_sy@0|g|-3|8.5|pin@6||-6.5|8.5
Awire|net@5||0|2700|pin@0||0|0|pms2_sy@0|d|0|2.5
Awire|net@6||0|2700|pin@5||6|-5|pin@3||6|4.5
Awire|net@7||0|1800|pin@5||6|-5|conn@1|y|13.5|-5
Awire|net@8||0|2700|pin@9||-6.5|0|pin@6||-6.5|8.5
Awire|net@9||0|2700|pin@1||-6.5|-9|pin@9||-6.5|0
Awire|net@10||0|0|pin@9||-6.5|0|conn@2|y|-17|0
Awire|net@11||0|0|conn@0|a|13.5|0|pin@0||0|0
Eina|D5G2;|conn@2|a|I
Einb|D5G2;|conn@1|a|I
Eout|D5G2;|conn@0|y|O
X

# Cell mux21_tri{ic}
Cmux21_tri;1{ic}|artwork|1092084237000|1092090617000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||2.5|0|1|1|||ART_color()I10
Nschematic:Bus_Pin|pin@0||-2|2|2|2||
Nschematic:Bus_Pin|pin@2||-2|-2|2|2||
Nschematic:Bus_Pin|pin@4||3|0|2|2||
Nschematic:Bus_Pin|pin@6||0.5|4.5|2|2||
NPin|pin@8||-1|4|1|1||W
NPin|pin@9||-1|-4|1|1||W
NPin|pin@10||2|2.5|1|1||W
NPin|pin@11||2|-2.5|1|1||W
NPin|pin@13||2|-2.5|1|1||W
NPin|pin@14||-1|-4|1|1||W
NPin|pin@15||-1|4|1|1||W
NPin|pin@16||2|2.5|1|1||W
NPin|pin@17||-2|-2|1|1||W
NPin|pin@18||-1|-2|1|1||W
NPin|pin@19||-2|2|1|1||W
NPin|pin@20||-1|2|1|1||W
NPin|pin@21||0.5|4.5|1|1||W
NPin|pin@22||0.5|3.25|1|1||W
Ngeneric:Invisible-Pin|pin@25||0|2|0|0|||ART_message(D5G1;)S0
Ngeneric:Invisible-Pin|pin@26||0|-2|0|0|||ART_message(D5G1;)S1
AThicker|net@4||0|FS2700|pin@9||-1|-4|pin@8||-1|4|ART_color()I10
AThicker|net@5||0|FS2700|pin@11||2|-2.5|pin@10||2|2.5|ART_color()I10
AThicker|net@8||0|FS2065|pin@14||-1|-4|pin@13||2|-2.5|ART_color()I10
AThicker|net@9||0|FS3334|pin@16||2|2.5|pin@15||-1|4|ART_color()I10
AThicker|net@10||0|FS0|pin@18||-1|-2|pin@17||-2|-2|ART_color()I10
AThicker|net@11||0|FS0|pin@20||-1|2|pin@19||-2|2|ART_color()I10
AThicker|net@12||0|FS2700|pin@22||0.5|3.25|pin@21||0.5|4.5|ART_color()I10
Ein0|D5G1;|pin@0||I
Ein1|D5G1;|pin@2||I
Eout|D5G1;|pin@4||O
Esel|D5G1;|pin@6||I
X

# Cell mux21_tri{sch}
Cmux21_tri;1{sch}|schematic|1092081747000|1092155956000||ATTR_Delay(D5G1;HNPX-20;Y-11.5;)I100|ATTR_X(D5G1;HNPX-20;Y-10;)I1|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-16|-6|4|2||
NOff-Page|conn@1||-16|0|4|2||
NOff-Page|conn@2||-16|6|4|2||
NOff-Page|conn@3||10|0|4|2||
Iinv;1{ic}|inv@0||-4|0||E|D5G4;|ATTR_Delay(D5G1;NOJPX2;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX1.5;Y2;)S@X/2.0|ATTR_drive0(P)Sstrong0|ATTR_drive1(P)Sstrong1
Imux21_tri;1{ic}|mux2@0||22|13||E|D5G4;|ATTR_Delay(D5G1;NPX3.5;Y-4.5;)I100|ATTR_X(D5G1.5;NPX4;Y2;)I1
NWire_Pin|pin@1||5|-6|0.5|0.5||
NWire_Pin|pin@2||5|6|0.5|0.5||
NWire_Pin|pin@3||0|0|0.5|0.5||
NWire_Pin|pin@4||0|10|0.5|0.5||
NWire_Pin|pin@5||-8|10|0.5|0.5||
NWire_Pin|pin@6||-8|0|0.5|0.5||
NWire_Pin|pin@7||-8|-10|0.5|0.5||
NWire_Pin|pin@8||0|-10|0.5|0.5||
Ngeneric:Invisible-Pin|pin@10||-5|19|0|0|||ART_message(D5G5;)Smux21_tri
Ngeneric:Invisible-Pin|pin@11||-5|15|0|0|||ART_message(D5G2;)Sa 2:1 mux using tristate inverters
NWire_Pin|pin@12||5|0|0.5|0.5||
ItriInv;1{ic}|triInv@5||0|6||E|D5G4;|ATTR_Delay(D5G1;NOJPX4.5;Y-1.5;)S@Delay|ATTR_X(D5G1.5;NOJPX3;Y2;)S@X
ItriInv;1{ic}|triInv@6||0|-6||E|D5G4;|ATTR_Delay(D5G1;NOJPX4.5;Y-1.5;)S@Delay|ATTR_X(D5G1.5;NOJPX3;Y2;)S@X
Awire|net@0||0|1800|conn@0|y|-14|-6|triInv@6|in|-2.5|-6
Awire|net@1||0|1800|conn@2|y|-14|6|triInv@5|in|-2.5|6
Awire|net@4||0|0|pin@1||5|-6|triInv@6|out|2.5|-6
Awire|net@6||0|0|pin@2||5|6|triInv@5|out|2.5|6
Awire|net@7||0|1800|conn@1|y|-14|0|pin@6||-8|0
Awire|net@8||0|1800|inv@0|out|-1.5|0|pin@3||0|0
Awire|net@9||0|900|pin@3||0|0|triInv@6|enB|0|-4
Awire|net@10||0|2700|pin@3||0|0|triInv@5|en|0|4
Awire|net@11||0|2700|triInv@5|enB|0|8|pin@4||0|10
Awire|net@12||0|0|pin@4||0|10|pin@5||-8|10
Awire|net@13||0|1800|pin@6||-8|0|inv@0|in|-6.5|0
Awire|net@14||0|900|pin@5||-8|10|pin@6||-8|0
Awire|net@15||0|900|pin@6||-8|0|pin@7||-8|-10
Awire|net@16||0|1800|pin@7||-8|-10|pin@8||0|-10
Awire|net@17||0|2700|pin@8||0|-10|triInv@6|en|0|-8
Awire|net@22||0|2700|pin@1||5|-6|pin@12||5|0
Awire|net@23||0|2700|pin@12||5|0|pin@2||5|6
Awire|net@24||0|0|conn@3|a|8|0|pin@12||5|0
Ein0|D5G2;|conn@2|a|I
Ein1|D5G2;|conn@0|a|I
Eout|D5G2;|conn@3|y|O
Esel|D5G2;|conn@1|a|I
X

# Cell nand2{ic}
Cnand2;1{ic}|artwork|1021415734000|1047580016000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||2|0|1|1|||ART_color()I10
NThick-Circle|art@2||-0.5|0|4|4|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
NPin|pin@0||-1.5|1|1|1||W
NPin|pin@1||-2.5|1|0|0||W
NPin|pin@2||-0.5|-2|1|1||W
NPin|pin@3||-1.5|-2|1|1||W
NPin|pin@4||-1.5|2|1|1||W
Nschematic:Bus_Pin|pin@5||2.5|0|0|0||
Nschematic:Bus_Pin|pin@6||-2.5|1|0|0||
NPin|pin@7||-0.5|2|1|1||W
NPin|pin@8||-2.5|-1|0|0||W
NPin|pin@9||-1.5|-1|1|1||W
Nschematic:Bus_Pin|pin@10||-2.5|-1|0|0||
NPin|pin@11||-1.5|-0.75|1|1||W
NPin|pin@12||-0.25|-2|1|1||W
AThicker|net@0||0|FS0|pin@0||-1.5|1|pin@1||-2.5|1|ART_color()I10
AThicker|net@1||0|FS0|pin@2||-0.5|-2|pin@3||-1.5|-2|ART_color()I10
AThicker|net@2||0|FS2700|pin@3||-1.5|-2|pin@4||-1.5|2|ART_color()I10
AThicker|net@3||0|FS0|pin@7||-0.5|2|pin@4||-1.5|2|ART_color()I10
AThicker|net@4||0|FS0|pin@9||-1.5|-1|pin@8||-2.5|-1|ART_color()I10
AThicker|net@5||0|FS3150|pin@12||-0.25|-2|pin@11||-1.5|-0.75|ART_color()I10
Eina|D5G1;|pin@10||I
Einb|D5G1;|pin@6||I
Eout|D5G1;|pin@5||O
X

# Cell nand2{sch}
Cnand2;1{sch}|schematic|1021415734000|1117667993195||ATTR_Delay(D5G1;HNPX-16;Y-5.5;)I100|ATTR_X(D5G1;HNPX-16;Y-4.5;)I1|ATTR_drive0(D5G1;HNPTX-16;Y-6.5;)Sstrong0|ATTR_drive1(D5G1;HNPTX-16;Y-7.5;)Sstrong1|ATTR_verilog_template(D5G1;NTX27;Y-18.5;)Snand ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(ina), $(inb));|prototype_center()I[0,0]
IPMOS;1{ic}|PMOS@0||-5|4||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@1||4.5|4|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||28|0|4|2||
NOff-Page|conn@1||24|-5|4|2|RR|
NOff-Page|conn@2||-25.5|-1|4|2||
Inand2;1{ic}|nand2@0||15.5|12.5||E|D0G4;|ATTR_Delay(D5G1;NPTX2.5;Y-3;)I100|ATTR_X(D5G1.5;NPX2.5;Y2.5;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Inms2;1{ic}|nms2@0||0|-9||E|D0G4;|ATTR_Delay(D5G1;NOJPX3;Y-0.5;)S@Delay|ATTR_X(D5G1.5;NOJPX-2.25;Y1.5;)S@X
NWire_Pin|pin@2||0|0|0.5|0.5||
NWire_Pin|pin@3||-9|-9|0.5|0.5||
NWire_Pin|pin@15||4.5|7.5|0.5|0.5||
NWire_Pin|pin@16||-5|7.5|0.5|0.5||
Ngeneric:Invisible-Pin|pin@17||-0.5|25|0|0|||ART_message(D5G6;)S[nand2]
NWire_Pin|pin@18||9|4|0.5|0.5||
NWire_Pin|pin@19||4.5|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@20||-0.5|20|0|0|||ART_message(D5G2;)S[one-parameter NAND]
NWire_Pin|pin@21||-5|0|0.5|0.5||
NWire_Pin|pin@22||9|-5|0.5|0.5||
NWire_Pin|pin@23||-9|4|0.5|0.5||
Ngeneric:Invisible-Pin|pin@24||-0.5|17.5|0|0|||ART_message(D5G2;)S[P to N width ratio is 2 to 2]
Ngeneric:Invisible-Pin|pin@25||28.5|-13.5|0|0|||ART_message(D5G2;)S[X is drive strength,One pull-up has the same strength,as the pull-down]
NWire_Pin|pin@26||-9|-1|0.5|0.5||
NPower|pwr@0||-5|10.5|3|3||
Awire|net@14||0|900|pin@2||0|0|nms2@0|d|0|-3
Awire|net@15||0|0|pin@19||4.5|0|pin@2||0|0
Awire|net@16||0|0|pin@2||0|0|pin@21||-5|0
Awire|net@17||0|1800|nms2@0|g2|3|-5|pin@22||9|-5
Awire|net@18||0|1800|pin@3||-9|-9|nms2@0|g|-3|-9
Awire|net@20||0|900|pin@16||-5|7.5|PMOS@0|s|-5|6
Awire|net@21||0|1800|pin@23||-9|4|PMOS@0|g|-8|4
Awire|net@22||0|2700|pin@21||-5|0|PMOS@0|d|-5|2
Awire|net@23||0|2700|PMOS@1|s|4.5|6|pin@15||4.5|7.5
Awire|net@24||0|1800|PMOS@1|g|7.5|4|pin@18||9|4
Awire|net@25||0|2700|pin@19||4.5|0|PMOS@1|d|4.5|2
Awire|net@36||0|2700|pin@22||9|-5|pin@18||9|4
Awire|net@38||0|2700|pin@16||-5|7.5|pwr@0||-5|10.5
Awire|net@39||0|0|pin@15||4.5|7.5|pin@16||-5|7.5
Awire|net@40||0|2700|pin@3||-9|-9|pin@26||-9|-1
Awire|net@41||0|2700|pin@26||-9|-1|pin@23||-9|4
Awire|net@42||0|1800|conn@2|y|-23.5|-1|pin@26||-9|-1
Awire|net@45||0|1800|pin@22||9|-5|conn@1|y|22|-5
Awire|net@52||0|1800|pin@19||4.5|0|conn@0|a|26|0
Eina|D5G2;|conn@2|a|I
Einb|D5G2;|conn@1|a|I
Eout|D5G2;|conn@0|y|O
X

# Cell nand2HLT_sy{ic}
Cnand2HLT_sy;1{ic}|artwork|1021415734000|1050092121000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOpened-Thicker-Polygon|art@1||-0.5|0|0.5|1|||ART_color()I10|trace()V[-0.25/-0.5,-0.25/0.5,-0.25/0,0.25/0,0.25/0.5,0.25/-0.5]
NThick-Circle|art@2||-0.5|0|4|4|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
NThick-Circle|art@3||2|0|1|1|||ART_color()I10
NOpened-Thicker-Polygon|art@4||0.25|0|0.5|1|||ART_color()I10|trace()V[-0.25/0.5,-0.25/-0.5,0.25/-0.5]
Nschematic:Bus_Pin|pin@0||-2.5|-1|0|0||
NPin|pin@1||-1.5|-1|1|1||W
NPin|pin@2||-2.5|-1|0|0||W
NPin|pin@3||-0.5|2|1|1||W
Nschematic:Bus_Pin|pin@4||-2.5|1|0|0||
Nschematic:Bus_Pin|pin@5||2.5|0|0|0||
NPin|pin@6||-1.5|2|1|1||W
NPin|pin@7||-1.5|-2|1|1||W
NPin|pin@8||-0.5|-2|1|1||W
NPin|pin@9||-2.5|1|0|0||W
NPin|pin@10||-1.5|1|1|1||W
AThicker|net@0||0|FS0|pin@1||-1.5|-1|pin@2||-2.5|-1|ART_color()I10
AThicker|net@1||0|FS0|pin@3||-0.5|2|pin@6||-1.5|2|ART_color()I10
AThicker|net@2||0|FS2700|pin@7||-1.5|-2|pin@6||-1.5|2|ART_color()I10
AThicker|net@3||0|FS0|pin@8||-0.5|-2|pin@7||-1.5|-2|ART_color()I10
AThicker|net@4||0|FS0|pin@10||-1.5|1|pin@9||-2.5|1|ART_color()I10
Eina|D5G1;|pin@0||I
Einb|D5G1;|pin@4||I
Eout|D5G1;|pin@5||O
X

# Cell nand2HLT_sy{sch}
Cnand2HLT_sy;1{sch}|schematic|1021415734000|1117668036874||ATTR_Delay(D5G1;HNPX-13.5;Y-16;)I100|ATTR_X(D5G1;HNPX-13.5;Y-15;)I1|ATTR_drive0(D5G1;HNPTX-13.5;Y-17;)Sstrong0|ATTR_drive1(D5G1;HNPTX-13.5;Y-18;)Sstrong1|ATTR_verilog_template(D5G1;NTX24.5;Y-20;)Snand ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(ina), $(inb));|prototype_center()I[0,0]
IPMOS;1{ic}|PMOS@0||6|4.25|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPTX4.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX4.5;Y0.5;)S3.*@X/4.|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@1||-5|4||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S3.*@X/4.|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-21|-9.75|4|2||
NOff-Page|conn@1||21|-5.75|4|2|RR|
NOff-Page|conn@2||27|0|4|2||
Inand2HLT_sy;1{ic}|nand2HLT@0||38|18.5||E|D0G4;|ATTR_Delay(D5G1;NPTX2.5;Y-3;)I100|ATTR_X(D5G1.5;NPX2.5;Y2.5;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Inms2_sy;1{ic}|nms2_sy@0||0|-9.75||E|D0G4;|ATTR_Delay(D5G1;NOJPX5.5;Y-0.5;)S@Delay|ATTR_X(D5G1.5;NOJPX-3.75;Y2.5;)S@X
Ngeneric:Invisible-Pin|pin@18||32|-14|0|0|||ART_message(D5G2;)S[X is drive strength,The pull-down is 1.5 times as strong as,one pull-up; or both pull-ups together,are as strong as the pull-down]
NWire_Pin|pin@19||-9.5|4|0.5|0.5||
NWire_Pin|pin@20||-5|0|0.5|0.5||
NWire_Pin|pin@21||-9.5|-9.75|0.5|0.5||
NWire_Pin|pin@22||6|0|0.5|0.5||
NWire_Pin|pin@23||10.25|4.25|0.5|0.5||
NWire_Pin|pin@24||10.25|-5.75|0.5|0.5||
Ngeneric:Invisible-Pin|pin@25||3.5|25|0|0|||ART_message(D5G6;)S[nand2HLT_sy]
NWire_Pin|pin@26||-5|7.5|0.5|0.5||
NWire_Pin|pin@27||6|7.5|0.5|0.5||
Ngeneric:Invisible-Pin|pin@28||2|20|0|0|||ART_message(D5G2;)S[high-LO-threshold NAND]
Ngeneric:Invisible-Pin|pin@29||2.5|18|0|0|||ART_message(D5G2;)S[P to N width ratio is 1.5 to 2]
Ngeneric:Invisible-Pin|pin@30||3|16|0|0|||ART_message(D5G2;)S[Sized assuming both inputs go low together]
NWire_Pin|pin@31||0|0|0.5|0.5||
NPower|pwr@0||-5|10.5|3|3||
Awire|net@30||0|2700|pin@21||-9.5|-9.75|pin@19||-9.5|4
Awire|net@31||0|2700|pin@24||10.25|-5.75|pin@23||10.25|4.25
Awire|net@32||0|0|pin@27||6|7.5|pin@26||-5|7.5
Awire|net@33||0|2700|pin@26||-5|7.5|pwr@0||-5|10.5
Awire|net@34||0|2700|pin@22||6|0|PMOS@0|d|6|2.25
Awire|net@35||0|1800|PMOS@0|g|9|4.25|pin@23||10.25|4.25
Awire|net@36||0|2700|PMOS@0|s|6|6.25|pin@27||6|7.5
Awire|net@37||0|2700|pin@20||-5|0|PMOS@1|d|-5|2
Awire|net@38||0|1800|pin@19||-9.5|4|PMOS@1|g|-8|4
Awire|net@39||0|900|pin@26||-5|7.5|PMOS@1|s|-5|6
Awire|net@40||0|0|pin@31||0|0|pin@20||-5|0
Awire|net@41||0|0|pin@22||6|0|pin@31||0|0
Awire|net@42||0|900|pin@31||0|0|nms2_sy@0|d|0|-3.75
Awire|net@43||0|0|pin@24||10.25|-5.75|nms2_sy@0|g2|3|-5.75
Awire|net@44||0|0|nms2_sy@0|g|-3|-9.75|pin@21||-9.5|-9.75
Awire|net@45||0|0|conn@1|y|19|-5.75|pin@24||10.25|-5.75
Awire|net@46||0|0|pin@21||-9.5|-9.75|conn@0|y|-19|-9.75
Awire|net@47||0|0|conn@2|a|25|0|pin@22||6|0
Eina|D5G2;|conn@0|a|I
Einb|D5G2;|conn@1|a|I
Eout|D5G2;|conn@2|y|O
X

# Cell nand2HT{ic}
Cnand2HT;1{ic}|artwork|1021415734000|1048898033000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOpened-Thicker-Polygon|art@1||0|0|0.5|1|||ART_color()I10|trace()V[-0.25/-0.5,-0.25/0.5,-0.25/0,0.25/0,0.25/0.5,0.25/-0.5]
NThick-Circle|art@2||-0.5|0|4|4|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
NThick-Circle|art@3||2|0|1|1|||ART_color()I10
NPin|pin@0||-0.25|-2|1|1||W
NPin|pin@1||-1.5|-0.75|1|1||W
Nschematic:Bus_Pin|pin@2||-2.5|-1|0|0||
NPin|pin@3||-1.5|-1|1|1||W
NPin|pin@4||-2.5|-1|0|0||W
NPin|pin@5||-0.5|2|1|1||W
Nschematic:Bus_Pin|pin@6||-2.5|1|0|0||
Nschematic:Bus_Pin|pin@7||2.5|0|0|0||
NPin|pin@8||-1.5|2|1|1||W
NPin|pin@9||-1.5|-2|1|1||W
NPin|pin@10||-0.5|-2|1|1||W
NPin|pin@11||-2.5|1|0|0||W
NPin|pin@12||-1.5|1|1|1||W
AThicker|net@0||0|FS3150|pin@0||-0.25|-2|pin@1||-1.5|-0.75|ART_color()I10
AThicker|net@1||0|FS0|pin@3||-1.5|-1|pin@4||-2.5|-1|ART_color()I10
AThicker|net@2||0|FS0|pin@5||-0.5|2|pin@8||-1.5|2|ART_color()I10
AThicker|net@3||0|FS2700|pin@9||-1.5|-2|pin@8||-1.5|2|ART_color()I10
AThicker|net@4||0|FS0|pin@10||-0.5|-2|pin@9||-1.5|-2|ART_color()I10
AThicker|net@5||0|FS0|pin@12||-1.5|1|pin@11||-2.5|1|ART_color()I10
Eina|D5G1;|pin@2||I
Einb|D5G1;|pin@6||I
Eout|D5G1;|pin@7||O
X

# Cell nand2HT{sch}
Cnand2HT;1{sch}|schematic|1021415734000|1084377264000||ATTR_Delay(D5G1;HNPX-16.5;Y-7;)I100|ATTR_X(D5G1;HNPX-16.5;Y-6;)I1|ATTR_drive0(D5G1;HNPTX-16.5;Y-8;)Sstrong0|ATTR_drive1(D5G1;HNPTX-16.5;Y-9;)Sstrong1|ATTR_verilog_template(D5G1;NTX6;Y-17.5;)Snand ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(ina), $(inb));|prototype_center()I[0,0]
IPMOS;1{ic}|PMOS@0||-5|4||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S2.*@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@1||4.5|4|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S2.*@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-14|-1|4|2||
NOff-Page|conn@1||16.5|-5|4|2|RR|
NOff-Page|conn@2||21|0|4|2|Y|
Inand2HT;1{ic}|nand2HT@0||30|13||E|D0G4;|ATTR_Delay(D5G1;NPTX2.5;Y-3;)I100|ATTR_LEGATE(T)I1|ATTR_LEPARALLGRP()I-1|ATTR_X(D5G1.5;NPX2.5;Y2.5;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1|ATTR_su(T)I-1
Inms2;1{ic}|nms2@0||0|-9||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3;Y-0.5;)S@Delay|ATTR_LEGATE(OJT)S@LEGATE|ATTR_LEPARALLGRP(T)I-1|ATTR_X(D5G1.5;NOJPX-2.25;Y1.5;)S@X
NWire_Pin|pin@0||0|8|0.5|0.5||
NWire_Pin|pin@1||-5|8|0.5|0.5||
NWire_Pin|pin@2||4.5|8|0.5|0.5||
Ngeneric:Invisible-Pin|pin@3||31.5|-12.5|0|0|||ART_message(D5G2;)S[X is drive strength,Pull-up has twice the strength,of the pull-down]
Ngeneric:Invisible-Pin|pin@4||-0.5|17.5|0|0|||ART_message(D5G2;)S[P to N width ratio is 4 to 2]
NWire_Pin|pin@5||-9|4|0.5|0.5||
NWire_Pin|pin@6||0|0|0.5|0.5||
NWire_Pin|pin@7||-5|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@8||-0.5|20|0|0|||ART_message(D5G2;)S[one-parameter high-threshold NAND]
NWire_Pin|pin@9||-9|-1|0.5|0.5||
NWire_Pin|pin@10||4.5|0|0.5|0.5||
NWire_Pin|pin@11||9|4|0.5|0.5||
NWire_Pin|pin@12||9|-5|0.5|0.5||
Ngeneric:Invisible-Pin|pin@13||0.5|25|0|0|||ART_message(D5G6;)S[nand2HT]
NWire_Pin|pin@14||-9|-9|0.5|0.5||
NPower|pwr@0||0|11.5|3|3||
Awire|net@0||0|0|nms2@0|g|-3|-9|pin@14||-9|-9
Awire|net@1||0|1800|nms2@0|g2|3|-5|pin@12||9|-5
Awire|net@2||0|2700|pin@0||0|8|pwr@0||0|11.5
Awire|net@3||0|1800|pin@1||-5|8|pin@0||0|8
Awire|net@4||0|1800|pin@0||0|8|pin@2||4.5|8
Awire|net@5||0|1800|pin@10||4.5|0|conn@2|a|19|0
Awire|net@6||0|2700|PMOS@0|s|-5|6|pin@1||-5|8
Awire|net@7||0|900|pin@2||4.5|8|PMOS@1|s|4.5|6
Awire|net@8||0|1800|pin@5||-9|4|PMOS@0|g|-8|4
Awire|net@9||0|2700|pin@7||-5|0|PMOS@0|d|-5|2
Awire|net@10||0|2700|pin@10||4.5|0|PMOS@1|d|4.5|2
Awire|net@11||0|0|pin@11||9|4|PMOS@1|g|7.5|4
Awire|net@12||0|2700|pin@9||-9|-1|pin@5||-9|4
Awire|net@13||0|900|pin@6||0|0|nms2@0|d|0|-3
Awire|net@14||0|0|pin@10||4.5|0|pin@6||0|0
Awire|net@15||0|0|pin@6||0|0|pin@7||-5|0
Awire|net@16||0|0|pin@9||-9|-1|conn@0|y|-12|-1
Awire|net@17||0|2700|pin@12||9|-5|pin@11||9|4
Awire|net@18||0|1800|pin@12||9|-5|conn@1|y|14.5|-5
Awire|net@19||0|2700|pin@14||-9|-9|pin@9||-9|-1
Eina|D5G2;|conn@0|a|I
Einb|D5G2;|conn@1|a|I
Eout|D5G2;|conn@2|y|O
X

# Cell nand2HTen{ic}
Cnand2HTen;1{ic}|artwork|1021415734000|1055456240000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||2|0|1|1|||ART_color()I10
NThick-Circle|art@2||-0.5|0|4|4|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
NOpened-Thicker-Polygon|art@3||0|0|0.5|1|||ART_color()I10|trace()V[-0.25/-0.5,-0.25/0.5,-0.25/0,0.25/0,0.25/0.5,0.25/-0.5]
Ngeneric:Invisible-Pin|pin@0||-0.38|-1.25|0|0|||ART_message(D5G1.5;)S[en]
NPin|pin@1||-1.5|1|1|1||W
NPin|pin@2||-2.5|1|0|0||W
NPin|pin@3||-0.5|-2|1|1||W
NPin|pin@4||-1.5|-2|1|1||W
NPin|pin@5||-1.5|2|1|1||W
Nschematic:Bus_Pin|pin@6||2.5|0|0|0||
Nschematic:Bus_Pin|pin@7||-2.5|1|0|0||
NPin|pin@8||-0.5|2|1|1||W
NPin|pin@9||-2.5|-1|0|0||W
NPin|pin@10||-1.5|-1|1|1||W
Nschematic:Bus_Pin|pin@11||-2.5|-1|0|0||
NPin|pin@12||-1.5|-0.75|1|1||W
NPin|pin@13||-0.25|-2|1|1||W
AThicker|net@0||0|FS0|pin@1||-1.5|1|pin@2||-2.5|1|ART_color()I10
AThicker|net@1||0|FS0|pin@3||-0.5|-2|pin@4||-1.5|-2|ART_color()I10
AThicker|net@2||0|FS2700|pin@4||-1.5|-2|pin@5||-1.5|2|ART_color()I10
AThicker|net@3||0|FS0|pin@8||-0.5|2|pin@5||-1.5|2|ART_color()I10
AThicker|net@4||0|FS0|pin@10||-1.5|-1|pin@9||-2.5|-1|ART_color()I10
AThicker|net@5||0|FS3150|pin@13||-0.25|-2|pin@12||-1.5|-0.75|ART_color()I10
Eina|D5G1;|pin@11||I
Einb|D5G1;|pin@7||I
Eout|D5G1;|pin@6||O
X

# Cell nand2HTen{sch}
Cnand2HTen;1{sch}|schematic|1021415734000|1094835386000||ATTR_Delay(D5G1;HNPX-16.5;Y-7;)I100|ATTR_X(D5G1;HNPX-16.5;Y-6;)I1|ATTR_drive0(D5G1;HNPTX-16.5;Y-8;)Sstrong0|ATTR_drive1(D5G1;HNPTX-16.5;Y-9;)Sstrong1|ATTR_verilog_template(D5G1;NTX6;Y-17.5;)Snand ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(ina), $(inb));|prototype_center()I[0,0]
IPMOS;1{ic}|PMOS@0||4.5|4|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S2.*@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@1||-5|4||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)SMath.max(((Number)@X).doubleValue()/5., 5./6.)|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||21|0|4|2|Y|
NOff-Page|conn@1||16.5|-5|4|2|RR|
NOff-Page|conn@2||-14|-1|4|2||
Inand2HTen;1{ic}|nand2HTe@0||30|13||E|D0G4;|ATTR_Delay(D5G1;NPTX2.5;Y-3;)I100|ATTR_LEGATE(T)I1|ATTR_LEPARALLGRP()I-1|ATTR_X(D5G1.5;NPX2.5;Y2.5;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1|ATTR_su(T)I-1
Inms2;1{ic}|nms2@0||0|-9||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3;Y-0.5;)S@Delay|ATTR_LEGATE(OJT)S@LEGATE|ATTR_LEPARALLGRP(T)I-1|ATTR_X(D5G1.5;NOJPX-2.25;Y1.5;)S@X
NWire_Pin|pin@0||-9|-9|0.5|0.5||
Ngeneric:Invisible-Pin|pin@1||-8.5|6.5|0|0|||ART_message(D5G1;)S[fixed size]
Ngeneric:Invisible-Pin|pin@2||0.5|25|0|0|||ART_message(D5G6;)S[nand2HTen]
NWire_Pin|pin@3||9|-5|0.5|0.5||
NWire_Pin|pin@4||9|4|0.5|0.5||
NWire_Pin|pin@5||4.5|0|0.5|0.5||
NWire_Pin|pin@6||-9|-1|0.5|0.5||
Ngeneric:Invisible-Pin|pin@7||-0.5|20|0|0|||ART_message(D5G2;)S[one-parameter high-threshold NAND where ina is enable (DC) input]
NWire_Pin|pin@8||-5|0|0.5|0.5||
NWire_Pin|pin@9||0|0|0.5|0.5||
NWire_Pin|pin@10||-9|4|0.5|0.5||
Ngeneric:Invisible-Pin|pin@11||-0.5|17.5|0|0|||ART_message(D5G2;)S[P to N width ratio is 4 to 2]
Ngeneric:Invisible-Pin|pin@12||31.5|-12.5|0|0|||ART_message(D5G2;)S[X is drive strength,Pull-up has twice the strength,of the pull-down]
NWire_Pin|pin@13||4.5|8|0.5|0.5||
NWire_Pin|pin@14||-5|8|0.5|0.5||
NWire_Pin|pin@15||0|8|0.5|0.5||
NPower|pwr@0||0|11.5|3|3||
Awire|net@0||0|2700|pin@0||-9|-9|pin@6||-9|-1
Awire|net@1||0|1800|pin@3||9|-5|conn@1|y|14.5|-5
Awire|net@2||0|2700|pin@3||9|-5|pin@4||9|4
Awire|net@3||0|0|pin@6||-9|-1|conn@2|y|-12|-1
Awire|net@4||0|0|pin@9||0|0|pin@8||-5|0
Awire|net@5||0|0|pin@5||4.5|0|pin@9||0|0
Awire|net@6||0|900|pin@9||0|0|nms2@0|d|0|-3
Awire|net@7||0|2700|pin@6||-9|-1|pin@10||-9|4
Awire|net@8||0|0|pin@4||9|4|PMOS@0|g|7.5|4
Awire|net@9||0|2700|pin@5||4.5|0|PMOS@0|d|4.5|2
Awire|net@10||0|2700|pin@8||-5|0|PMOS@1|d|-5|2
Awire|net@11||0|1800|pin@10||-9|4|PMOS@1|g|-8|4
Awire|net@12||0|900|pin@13||4.5|8|PMOS@0|s|4.5|6
Awire|net@13||0|2700|PMOS@1|s|-5|6|pin@14||-5|8
Awire|net@14||0|1800|pin@5||4.5|0|conn@0|a|19|0
Awire|net@15||0|1800|pin@15||0|8|pin@13||4.5|8
Awire|net@16||0|1800|pin@14||-5|8|pin@15||0|8
Awire|net@17||0|2700|pin@15||0|8|pwr@0||0|11.5
Awire|net@18||0|1800|nms2@0|g2|3|-5|pin@3||9|-5
Awire|net@19||0|0|nms2@0|g|-3|-9|pin@0||-9|-9
Eina|D5G2;|conn@2|a|I
Einb|D5G2;|conn@1|a|I
Eout|D5G2;|conn@0|y|O
X

# Cell nand2LT{ic}
Cnand2LT;1{ic}|artwork|1021415734000|1055452438000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-0.5|0|4|4|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
NThick-Circle|art@2||2|0|1|1|||ART_color()I10
NOpened-Thicker-Polygon|art@3||0|0|0.5|1|||ART_color()I10|trace()V[-0.25/0.5,-0.25/-0.5,0.25/-0.5]
NPin|pin@0||-0.25|-2|0.5|0.5||W
NPin|pin@1||-1.5|-0.75|0.5|0.5||W
Nschematic:Bus_Pin|pin@2||-2.5|-1|0|0||
NPin|pin@3||-1.5|-1|1|1||W
NPin|pin@4||-2.5|-1|0|0||W
NPin|pin@5||-0.5|2|1|1||W
Nschematic:Bus_Pin|pin@6||-2.5|1|0|0||
Nschematic:Bus_Pin|pin@7||2.5|0|0|0||
NPin|pin@8||-1.5|2|1|1||W
NPin|pin@9||-1.5|-2|1|1||W
NPin|pin@10||-0.5|-2|1|1||W
NPin|pin@11||-2.5|1|0|0||W
NPin|pin@12||-1.5|1|1|1||W
AThicker|net@0||0|FS3150|pin@0||-0.25|-2|pin@1||-1.5|-0.75|ART_color()I10
AThicker|net@1||0|FS0|pin@3||-1.5|-1|pin@4||-2.5|-1|ART_color()I10
AThicker|net@2||0|FS0|pin@5||-0.5|2|pin@8||-1.5|2|ART_color()I10
AThicker|net@3||0|FS2700|pin@9||-1.5|-2|pin@8||-1.5|2|ART_color()I10
AThicker|net@4||0|FS0|pin@10||-0.5|-2|pin@9||-1.5|-2|ART_color()I10
AThicker|net@5||0|FS0|pin@12||-1.5|1|pin@11||-2.5|1|ART_color()I10
Eina|D5G1;|pin@2||I
Einb|D5G1;|pin@6||I
Eout|D5G1;|pin@7||O
X

# Cell nand2LT{sch}
Cnand2LT;1{sch}|schematic|1021415734000|1084377264000||ATTR_Delay(D5G1;HNPX-13.5;Y-16;)I100|ATTR_X(D5G1;HNPX-13.5;Y-15;)I1|ATTR_drive0(D5G1;HNPTX-13.5;Y-17;)Sstrong0|ATTR_drive1(D5G1;HNPTX-13.5;Y-18;)Sstrong1|ATTR_verilog_template(D5G1;NTX26.5;Y-17;)Snand ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(ina), $(inb));|prototype_center()I[0,0]
IPMOS;1{ic}|PMOS@0||6|4|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X/2.|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@1||-5|4||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X/2.|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-14.5|-9|4|2||
NOff-Page|conn@1||17|-5|4|2|RR|
NOff-Page|conn@2||17|0|4|2||
Inand2LT;1{ic}|nand2LT@0||29|14.5||E|D0G4;|ATTR_Delay(D5G1;NPTX2.5;Y-3;)I100|ATTR_X(D5G1.5;NPX2.5;Y2.5;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Inms2;1{ic}|nms2@0||0|-9||E|D0G4;|ATTR_Delay(D5G1;NOJPX5.5;Y-0.5;)S@Delay|ATTR_X(D5G1.5;NOJPX-3.75;Y2.5;)S@X
Ngeneric:Invisible-Pin|pin@0||36.5|-10|0|0|||ART_message(D5G2;)S[X is drive strength,The pull-down is twice as strong as,one pull-up; or both pull-ups together,are as strong as the pull-down]
NWire_Pin|pin@1||-9.5|4|0.5|0.5||
NWire_Pin|pin@2||-5|0|0.5|0.5||
NWire_Pin|pin@3||-9.5|-9|0.5|0.5||
NWire_Pin|pin@4||6|0|0.5|0.5||
NWire_Pin|pin@5||11|4|0.5|0.5||
NWire_Pin|pin@6||11|-5|0.5|0.5||
Ngeneric:Invisible-Pin|pin@7||3.5|25|0|0|||ART_message(D5G6;)S[nand2LT]
NWire_Pin|pin@8||-5|7.5|0.5|0.5||
NWire_Pin|pin@9||6|7.5|0.5|0.5||
Ngeneric:Invisible-Pin|pin@10||2|20|0|0|||ART_message(D5G2;)S[LO-threshold NAND]
Ngeneric:Invisible-Pin|pin@11||2.5|18|0|0|||ART_message(D5G2;)S[P to N width ratio is 1 to 2]
Ngeneric:Invisible-Pin|pin@12||3|16|0|0|||ART_message(D5G2;)S[Sized assuming both inputs go low together]
NWire_Pin|pin@13||0|0|0.5|0.5||
NPower|pwr@0||-5|10.5|3|3||
Awire|net@0||0|0|pin@6||11|-5|nms2@0|g2|3|-5
Awire|net@1||0|900|pin@13||0|0|nms2@0|d|0|-3
Awire|net@2||0|0|nms2@0|g|-3|-9|pin@3||-9.5|-9
Awire|net@3||0|2700|pin@3||-9.5|-9|pin@1||-9.5|4
Awire|net@4||0|0|pin@3||-9.5|-9|conn@0|y|-12.5|-9
Awire|net@5||0|2700|pin@6||11|-5|pin@5||11|4
Awire|net@6||0|1800|pin@6||11|-5|conn@1|y|15|-5
Awire|net@7||0|0|pin@9||6|7.5|pin@8||-5|7.5
Awire|net@8||0|2700|pin@8||-5|7.5|pwr@0||-5|10.5
Awire|net@9||0|1800|pin@4||6|0|conn@2|a|15|0
Awire|net@10||0|2700|pin@4||6|0|PMOS@0|d|6|2
Awire|net@11||0|1800|PMOS@0|g|9|4|pin@5||11|4
Awire|net@12||0|2700|PMOS@0|s|6|6|pin@9||6|7.5
Awire|net@13||0|2700|pin@2||-5|0|PMOS@1|d|-5|2
Awire|net@14||0|1800|pin@1||-9.5|4|PMOS@1|g|-8|4
Awire|net@15||0|900|pin@8||-5|7.5|PMOS@1|s|-5|6
Awire|net@16||0|0|pin@13||0|0|pin@2||-5|0
Awire|net@17||0|0|pin@4||6|0|pin@13||0|0
Eina|D5G2;|conn@0|a|I
Einb|D5G2;|conn@1|a|I
Eout|D5G2;|conn@2|y|O
X

# Cell nand2LT_sy{ic}
Cnand2LT_sy;1{ic}|artwork|1021415734000|1048054899000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOpened-Thicker-Polygon|art@1||0|0|0.5|1|||ART_color()I10|trace()V[-0.25/0.5,-0.25/-0.5,0.25/-0.5]
NThick-Circle|art@2||2|0|1|1|||ART_color()I10
NThick-Circle|art@3||-0.5|0|4|4|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
NPin|pin@0||-1.5|1|1|1||W
NPin|pin@1||-2.5|1|0|0||W
NPin|pin@2||-0.5|-2|1|1||W
NPin|pin@3||-1.5|-2|1|1||W
NPin|pin@4||-1.5|2|1|1||W
Nschematic:Bus_Pin|pin@5||2.5|0|0|0||
Nschematic:Bus_Pin|pin@6||-2.5|1|0|0||
NPin|pin@7||-0.5|2|1|1||W
NPin|pin@8||-2.5|-1|0|0||W
NPin|pin@9||-1.5|-1|1|1||W
Nschematic:Bus_Pin|pin@10||-2.5|-1|0|0||
AThicker|net@0||0|FS0|pin@0||-1.5|1|pin@1||-2.5|1|ART_color()I10
AThicker|net@1||0|FS0|pin@2||-0.5|-2|pin@3||-1.5|-2|ART_color()I10
AThicker|net@2||0|FS2700|pin@3||-1.5|-2|pin@4||-1.5|2|ART_color()I10
AThicker|net@3||0|FS0|pin@7||-0.5|2|pin@4||-1.5|2|ART_color()I10
AThicker|net@4||0|FS0|pin@9||-1.5|-1|pin@8||-2.5|-1|ART_color()I10
Eina|D5G1;|pin@10||I
Einb|D5G1;|pin@6||I
Eout|D5G1;|pin@5||O
X

# Cell nand2LT_sy{sch}
Cnand2LT_sy;1{sch}|schematic|1021415734000|1084377287000||ATTR_Delay(D5G1;HNPX-13.5;Y-16;)I100|ATTR_X(D5G1;HNPX-13.5;Y-15;)I1|ATTR_drive0(D5G1;HNPTX-13.5;Y-17;)Sstrong0|ATTR_drive1(D5G1;HNPTX-13.5;Y-18;)Sstrong1|ATTR_verilog_template(D5G1;NTX26.5;Y-17;)Snand ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(ina), $(inb));|prototype_center()I[0,0]
IPMOS;1{ic}|PMOS@0||-5|4||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X/2.|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@1||6|4|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X/2.|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||17|0|4|2||
NOff-Page|conn@1||17|-5|4|2|RR|
NOff-Page|conn@2||-14.5|-9|4|2||
Inand2LT_sy;1{ic}|nand2LT_@0||38.5|19||E|D0G4;|ATTR_Delay(D5G1;NPTX2.5;Y-3;)I100|ATTR_X(D5G1.5;NPX2.5;Y2.5;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Inms2_sy;1{ic}|nms2_sy@0||0|-9||E|D0G4;|ATTR_Delay(D5G1;NOJPX5.5;Y-0.5;)S@Delay|ATTR_X(D5G1.5;NOJPX-3.75;Y2.5;)S@X
NWire_Pin|pin@0||0|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@1||3|16|0|0|||ART_message(D5G2;)S[Sized assuming both inputs go low together]
Ngeneric:Invisible-Pin|pin@2||2.5|18|0|0|||ART_message(D5G2;)S[P to N width ratio is 1 to 2]
Ngeneric:Invisible-Pin|pin@3||2|20|0|0|||ART_message(D5G2;)S[LO-threshold NAND]
NWire_Pin|pin@4||6|7.5|0.5|0.5||
NWire_Pin|pin@5||-5|7.5|0.5|0.5||
Ngeneric:Invisible-Pin|pin@6||3.5|25|0|0|||ART_message(D5G6;)S[nand2LT_sy]
NWire_Pin|pin@7||11|-5|0.5|0.5||
NWire_Pin|pin@8||11|4|0.5|0.5||
NWire_Pin|pin@9||6|0|0.5|0.5||
NWire_Pin|pin@10||-9.5|-9|0.5|0.5||
NWire_Pin|pin@11||-5|0|0.5|0.5||
NWire_Pin|pin@12||-9.5|4|0.5|0.5||
Ngeneric:Invisible-Pin|pin@13||36.5|-10|0|0|||ART_message(D5G2;)S[X is drive strength,The pull-down is twice as strong as,one pull-up; or both pull-ups together,are as strong as the pull-down]
NPower|pwr@0||-5|10.5|3|3||
Awire|net@0||0|0|nms2_sy@0|g|-3|-9|pin@10||-9.5|-9
Awire|net@1||0|0|pin@7||11|-5|nms2_sy@0|g2|3|-5
Awire|net@2||0|900|pin@0||0|0|nms2_sy@0|d|0|-3
Awire|net@3||0|0|pin@9||6|0|pin@0||0|0
Awire|net@4||0|0|pin@0||0|0|pin@11||-5|0
Awire|net@5||0|900|pin@5||-5|7.5|PMOS@0|s|-5|6
Awire|net@6||0|1800|pin@12||-9.5|4|PMOS@0|g|-8|4
Awire|net@7||0|2700|pin@11||-5|0|PMOS@0|d|-5|2
Awire|net@8||0|2700|PMOS@1|s|6|6|pin@4||6|7.5
Awire|net@9||0|1800|PMOS@1|g|9|4|pin@8||11|4
Awire|net@10||0|2700|pin@9||6|0|PMOS@1|d|6|2
Awire|net@11||0|1800|pin@9||6|0|conn@0|a|15|0
Awire|net@12||0|2700|pin@5||-5|7.5|pwr@0||-5|10.5
Awire|net@13||0|0|pin@4||6|7.5|pin@5||-5|7.5
Awire|net@14||0|1800|pin@7||11|-5|conn@1|y|15|-5
Awire|net@15||0|2700|pin@7||11|-5|pin@8||11|4
Awire|net@16||0|0|pin@10||-9.5|-9|conn@2|y|-12.5|-9
Awire|net@17||0|2700|pin@10||-9.5|-9|pin@12||-9.5|4
Eina|D5G2;|conn@2|a|I
Einb|D5G2;|conn@1|a|I
Eout|D5G2;|conn@0|y|O
X

# Cell nand2LTen{ic}
Cnand2LTen;1{ic}|artwork|1021415734000|1055453394000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOpened-Thicker-Polygon|art@1||0|0|0.5|1|||ART_color()I10|trace()V[-0.25/0.5,-0.25/-0.5,0.25/-0.5]
NThick-Circle|art@2||2|0|1|1|||ART_color()I10
NThick-Circle|art@3||-0.5|0|4|4|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
Ngeneric:Invisible-Pin|pin@0||-0.5|-1.25|0|0|||ART_message(D5G1.5;)S[en]
NPin|pin@1||-1.5|1|1|1||W
NPin|pin@2||-2.5|1|0|0||W
NPin|pin@3||-0.5|-2|1|1||W
NPin|pin@4||-1.5|-2|1|1||W
NPin|pin@5||-1.5|2|1|1||W
Nschematic:Bus_Pin|pin@6||2.5|0|0|0||
Nschematic:Bus_Pin|pin@7||-2.5|1|0|0||
NPin|pin@8||-0.5|2|1|1||W
NPin|pin@9||-2.5|-1|0|0||W
NPin|pin@10||-1.5|-1|1|1||W
Nschematic:Bus_Pin|pin@11||-2.5|-1|0|0||
NPin|pin@12||-1.5|-0.75|0.5|0.5||W
NPin|pin@13||-0.25|-2|0.5|0.5||W
AThicker|net@0||0|FS0|pin@1||-1.5|1|pin@2||-2.5|1|ART_color()I10
AThicker|net@1||0|FS0|pin@3||-0.5|-2|pin@4||-1.5|-2|ART_color()I10
AThicker|net@2||0|FS2700|pin@4||-1.5|-2|pin@5||-1.5|2|ART_color()I10
AThicker|net@3||0|FS0|pin@8||-0.5|2|pin@5||-1.5|2|ART_color()I10
AThicker|net@4||0|FS0|pin@10||-1.5|-1|pin@9||-2.5|-1|ART_color()I10
AThicker|net@5||0|FS3150|pin@13||-0.25|-2|pin@12||-1.5|-0.75|ART_color()I10
Eina|D5G1;|pin@11||I
Einb|D5G1;|pin@7||I
Eout|D5G1;|pin@6||O
X

# Cell nand2LTen{sch}
Cnand2LTen;1{sch}|schematic|1021415734000|1084377264000||ATTR_Delay(D5G1;HNPX-13.5;Y-16;)I100|ATTR_X(D5G1;HNPX-13.5;Y-15;)I1|ATTR_drive0(D5G1;HNPTX-13.5;Y-17;)Sstrong0|ATTR_drive1(D5G1;HNPTX-13.5;Y-18;)Sstrong1|ATTR_verilog_template(D5G1;NTX26.5;Y-17;)Snand ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(ina), $(inb));|prototype_center()I[0,0]
IPMOS;1{ic}|PMOS@0||-5|4||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)SMath.max(((Number)@X).doubleValue()/20., 5./6.)|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@1||6|4|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X/2.|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||17|0|4|2||
NOff-Page|conn@1||17|-5|4|2|RR|
NOff-Page|conn@2||-14.5|-9|4|2||
Inand2LTen;1{ic}|nand2LTe@0||42|18||E|D0G4;|ATTR_Delay(D5G1;NPTX2.5;Y-3;)I100|ATTR_X(D5G1.5;NPX2.5;Y2.5;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Inms2;1{ic}|nms2@0||0|-9||E|D0G4;|ATTR_Delay(D5G1;NOJPX5.5;Y-0.5;)S@Delay|ATTR_X(D5G1.5;NOJPX-3.75;Y2.5;)S@X
NWire_Pin|pin@0||0|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@1||3|16|0|0|||ART_message(D5G2;)S[Sized assuming both inputs go low together]
Ngeneric:Invisible-Pin|pin@2||2.5|18|0|0|||ART_message(D5G2;)S[P to N width ratio is 1 to 2]
Ngeneric:Invisible-Pin|pin@3||2|20|0|0|||ART_message(D5G2;)S[LO-threshold NAND where ina is enable (DC) input]
NWire_Pin|pin@4||6|7.5|0.5|0.5||
NWire_Pin|pin@5||-5|7.5|0.5|0.5||
Ngeneric:Invisible-Pin|pin@6||3.5|25|0|0|||ART_message(D5G6;)S[nand2LTen]
NWire_Pin|pin@7||11|-5|0.5|0.5||
NWire_Pin|pin@8||11|4|0.5|0.5||
NWire_Pin|pin@9||6|0|0.5|0.5||
NWire_Pin|pin@10||-9.5|-9|0.5|0.5||
NWire_Pin|pin@11||-5|0|0.5|0.5||
NWire_Pin|pin@12||-9.5|4|0.5|0.5||
Ngeneric:Invisible-Pin|pin@13||36.5|-10|0|0|||ART_message(D5G2;)S[X is drive strength,The pull-down is twice as strong as,one pull-up; or both pull-ups together,are as strong as the pull-down]
NPower|pwr@0||-5|10.5|3|3||
Awire|net@0||0|0|pin@9||6|0|pin@0||0|0
Awire|net@1||0|0|pin@0||0|0|pin@11||-5|0
Awire|net@2||0|900|pin@5||-5|7.5|PMOS@0|s|-5|6
Awire|net@3||0|1800|pin@12||-9.5|4|PMOS@0|g|-8|4
Awire|net@4||0|2700|pin@11||-5|0|PMOS@0|d|-5|2
Awire|net@5||0|2700|PMOS@1|s|6|6|pin@4||6|7.5
Awire|net@6||0|1800|PMOS@1|g|9|4|pin@8||11|4
Awire|net@7||0|2700|pin@9||6|0|PMOS@1|d|6|2
Awire|net@8||0|1800|pin@9||6|0|conn@0|a|15|0
Awire|net@9||0|2700|pin@5||-5|7.5|pwr@0||-5|10.5
Awire|net@10||0|0|pin@4||6|7.5|pin@5||-5|7.5
Awire|net@11||0|1800|pin@7||11|-5|conn@1|y|15|-5
Awire|net@12||0|2700|pin@7||11|-5|pin@8||11|4
Awire|net@13||0|0|pin@10||-9.5|-9|conn@2|y|-12.5|-9
Awire|net@14||0|2700|pin@10||-9.5|-9|pin@12||-9.5|4
Awire|net@15||0|0|nms2@0|g|-3|-9|pin@10||-9.5|-9
Awire|net@16||0|900|pin@0||0|0|nms2@0|d|0|-3
Awire|net@17||0|0|pin@7||11|-5|nms2@0|g2|3|-5
Eina|D5G2;|conn@2|a|I
Einb|D5G2;|conn@1|a|I
Eout|D5G2;|conn@0|y|O
X

# Cell nand2_sy{ic}
Cnand2_sy;1{ic}|artwork|1021415734000|1048009196000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-0.5|0|4|4|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
NThick-Circle|art@2||2|0|1|1|||ART_color()I10
Nschematic:Bus_Pin|pin@0||-2.5|-1|0|0||
NPin|pin@1||-1.5|-1|1|1||W
NPin|pin@2||-2.5|-1|0|0||W
NPin|pin@3||-0.5|2|1|1||W
Nschematic:Bus_Pin|pin@4||-2.5|1|0|0||
Nschematic:Bus_Pin|pin@5||2.5|0|0|0||
NPin|pin@6||-1.5|2|1|1||W
NPin|pin@7||-1.5|-2|1|1||W
NPin|pin@8||-0.5|-2|1|1||W
NPin|pin@9||-2.5|1|0|0||W
NPin|pin@10||-1.5|1|1|1||W
AThicker|net@0||0|FS0|pin@1||-1.5|-1|pin@2||-2.5|-1|ART_color()I10
AThicker|net@1||0|FS0|pin@3||-0.5|2|pin@6||-1.5|2|ART_color()I10
AThicker|net@2||0|FS2700|pin@7||-1.5|-2|pin@6||-1.5|2|ART_color()I10
AThicker|net@3||0|FS0|pin@8||-0.5|-2|pin@7||-1.5|-2|ART_color()I10
AThicker|net@4||0|FS0|pin@10||-1.5|1|pin@9||-2.5|1|ART_color()I10
Eina|D5G1;|pin@0||I
Einb|D5G1;|pin@4||I
Eout|D5G1;|pin@5||O
X

# Cell nand2_sy{sch}
Cnand2_sy;1{sch}|schematic|1021415734000|1117668003780||ATTR_Delay(D5G1;HNPX-17.5;Y-16;)I100|ATTR_X(D5G1;HNPX-17.5;Y-15;)I1|ATTR_drive0(D5G1;HNPTX-17.5;Y-17;)Sstrong0|ATTR_drive1(D5G1;HNPTX-17.5;Y-18;)Sstrong1|ATTR_verilog_template(D5G1;NTX25;Y-17.5;)Snand ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(ina), $(inb));|prototype_center()I[0,0]
IPMOS;1{ic}|PMOS@0||5.5|4|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@1||-5|4||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-23.5|-9|4|2||
NOff-Page|conn@1||19.5|-5|4|2|RR|
NOff-Page|conn@2||19.5|0|4|2||
Inand2_sy;1{ic}|nand2_sy@0||29|14.5||E|D0G4;|ATTR_Delay(D5G1;NPTX2.5;Y-3;)I100|ATTR_X(D5G1.5;NPX2.5;Y2.5;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Inms2_sy;1{ic}|nms2_sy@0||0|-9||E|D0G4;|ATTR_Delay(D5G1;NOJPX5.5;Y-0.5;)S@Delay|ATTR_X(D5G1.5;NOJPX-3.75;Y2.5;)S@X
NWire_Pin|pin@4||13.5|-5|0.5|0.5||
NWire_Pin|pin@5||0|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@6||35|-11|0|0|||ART_message(D5G2;)S[X is drive strength,One pull-up has the same strength,as the pull-down]
Ngeneric:Invisible-Pin|pin@7||3.5|17.5|0|0|||ART_message(D5G2;)S[P to N width ratio is 2 to 2]
NWire_Pin|pin@8||-9.5|4|0.5|0.5||
NWire_Pin|pin@9||-5|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@10||3.5|20|0|0|||ART_message(D5G2;)S[one-parameter symmetric NAND]
NWire_Pin|pin@11||-9.5|-9|0.5|0.5||
NWire_Pin|pin@12||5.5|0|0.5|0.5||
NWire_Pin|pin@13||13.5|4|0.5|0.5||
Ngeneric:Invisible-Pin|pin@14||3.5|25|0|0|||ART_message(D5G6;)S[nand2_sy]
NWire_Pin|pin@15||-5|7.5|0.5|0.5||
NWire_Pin|pin@16||5.5|7.5|0.5|0.5||
NPower|pwr@0||-5|10.5|3|3||
Awire|net@8||0|1800|pin@12||5.5|0|conn@2|a|17.5|0
Awire|net@9||0|2700|pin@4||13.5|-5|pin@13||13.5|4
Awire|net@10||0|0|conn@1|y|17.5|-5|pin@4||13.5|-5
Awire|net@11||0|0|nms2_sy@0|g|-3|-9|pin@11||-9.5|-9
Awire|net@12||0|900|pin@5||0|0|nms2_sy@0|d|0|-3
Awire|net@13||0|1800|pin@9||-5|0|pin@5||0|0
Awire|net@14||0|1800|pin@5||0|0|pin@12||5.5|0
Awire|net@15||0|2700|PMOS@0|s|5.5|6|pin@16||5.5|7.5
Awire|net@16||0|1800|PMOS@0|g|8.5|4|pin@13||13.5|4
Awire|net@17||0|2700|pin@12||5.5|0|PMOS@0|d|5.5|2
Awire|net@18||0|900|pin@15||-5|7.5|PMOS@1|s|-5|6
Awire|net@19||0|1800|pin@8||-9.5|4|PMOS@1|g|-8|4
Awire|net@20||0|2700|pin@9||-5|0|PMOS@1|d|-5|2
Awire|net@21||0|2700|pin@11||-9.5|-9|pin@8||-9.5|4
Awire|net@22||0|0|pin@16||5.5|7.5|pin@15||-5|7.5
Awire|net@23||0|2700|pin@15||-5|7.5|pwr@0||-5|10.5
Awire|net@26||0|1800|nms2_sy@0|g2|3|-5|pin@4||13.5|-5
Awire|net@29||0|0|pin@11||-9.5|-9|conn@0|y|-21.5|-9
Eina|D5G2;|conn@0|a|I
Einb|D5G2;|conn@1|a|I
Eout|D5G2;|conn@2|y|O
X

# Cell nand2en{ic}
Cnand2en;1{ic}|artwork|1021415734000|1049145091000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-0.5|0|4|4|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
NThick-Circle|art@2||2|0|1|1|||ART_color()I10
Ngeneric:Invisible-Pin|pin@0||-0.5|-1.25|0|0|||ART_message(D5G1.5;)S[en]
NPin|pin@1||-0.25|-2|1|1||W
NPin|pin@2||-1.5|-0.75|1|1||W
Nschematic:Bus_Pin|pin@3||-2.5|-1|0|0||
NPin|pin@4||-1.5|-1|1|1||W
NPin|pin@5||-2.5|-1|0|0||W
NPin|pin@6||-0.5|2|1|1||W
Nschematic:Bus_Pin|pin@7||-2.5|1|0|0||
Nschematic:Bus_Pin|pin@8||2.5|0|0|0||
NPin|pin@9||-1.5|2|1|1||W
NPin|pin@10||-1.5|-2|1|1||W
NPin|pin@11||-0.5|-2|1|1||W
NPin|pin@12||-2.5|1|0|0||W
NPin|pin@13||-1.5|1|1|1||W
AThicker|net@0||0|FS3150|pin@1||-0.25|-2|pin@2||-1.5|-0.75|ART_color()I10
AThicker|net@1||0|FS0|pin@4||-1.5|-1|pin@5||-2.5|-1|ART_color()I10
AThicker|net@2||0|FS0|pin@6||-0.5|2|pin@9||-1.5|2|ART_color()I10
AThicker|net@3||0|FS2700|pin@10||-1.5|-2|pin@9||-1.5|2|ART_color()I10
AThicker|net@4||0|FS0|pin@11||-0.5|-2|pin@10||-1.5|-2|ART_color()I10
AThicker|net@5||0|FS0|pin@13||-1.5|1|pin@12||-2.5|1|ART_color()I10
Eina|D5G1;|pin@3||I
Einb|D5G1;|pin@7||I
Eout|D5G1;|pin@8||O
X

# Cell nand2en{sch}
Cnand2en;1{sch}|schematic|1021415734000|1084377264000||ATTR_Delay(D5G1;HNPX-16;Y-5.5;)I100|ATTR_X(D5G1;HNPX-16;Y-4.5;)I1|ATTR_drive0(D5G1;HNPTX-16;Y-6.5;)Sstrong0|ATTR_drive1(D5G1;HNPTX-16;Y-7.5;)Sstrong1|ATTR_verilog_template(D5G1;NTX25.5;Y-14;)Snand ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(ina), $(inb));|prototype_center()I[0,0]
IPMOS;1{ic}|PMOS@0||-5|4||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)SMath.max(((Number)@X).doubleValue()/10., 5./6.)|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@1||4.5|4|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-14|-1|4|2||
NOff-Page|conn@1||14|-5|4|2|RR|
NOff-Page|conn@2||14|0|4|2||
Inand2en;1{ic}|nand2en@0||25|12.5||E|D0G4;|ATTR_Delay(D5G1;NPTX2.5;Y-3;)I100|ATTR_X(D5G1.5;NPX2.5;Y2.5;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Inms2;1{ic}|nms2@0||0|-9||E|D0G4;|ATTR_Delay(D5G1;NOJPX3;Y-0.5;)S@Delay|ATTR_X(D5G1.5;NOJPX-2.25;Y1.5;)S@X
NWire_Pin|pin@0||4.5|0|0.5|0.5||
NWire_Pin|pin@1||-9|-9|0.5|0.5||
NWire_Pin|pin@2||0|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@3||31.5|-8|0|0|||ART_message(D5G2;)S[X is drive strength,One pull-up has the same strength,as the pull-down]
Ngeneric:Invisible-Pin|pin@4||-0.5|17.5|0|0|||ART_message(D5G2;)S[P to N width ratio is 2 to 2 (2/10 for enable input)]
NWire_Pin|pin@5||-9|4|0.5|0.5||
NWire_Pin|pin@6||-5|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@7||-0.5|20|0|0|||ART_message(D5G2;)S[one-parameter NAND where ina is DC signal (enable)]
NWire_Pin|pin@8||-9|-1|0.5|0.5||
NWire_Pin|pin@9||9|4|0.5|0.5||
NWire_Pin|pin@10||9|-5|0.5|0.5||
Ngeneric:Invisible-Pin|pin@11||-0.5|25|0|0|||ART_message(D5G6;)S[nand2en]
NWire_Pin|pin@12||-5|7.5|0.5|0.5||
NWire_Pin|pin@13||4.5|7.5|0.5|0.5||
NPower|pwr@0||-5|10.5|3|3||
Awire|net@0||0|900|pin@12||-5|7.5|PMOS@0|s|-5|6
Awire|net@1||0|1800|pin@5||-9|4|PMOS@0|g|-8|4
Awire|net@2||0|2700|pin@6||-5|0|PMOS@0|d|-5|2
Awire|net@3||0|900|pin@13||4.5|7.5|PMOS@1|s|4.5|6
Awire|net@4||0|0|pin@9||9|4|PMOS@1|g|7.5|4
Awire|net@5||0|2700|pin@0||4.5|0|PMOS@1|d|4.5|2
Awire|net@6||0|0|pin@10||9|-5|nms2@0|g2|3|-5
Awire|net@7||0|0|conn@2|a|12|0|pin@0||4.5|0
Awire|net@8||0|0|pin@0||4.5|0|pin@2||0|0
Awire|net@9||0|1800|pin@1||-9|-9|nms2@0|g|-3|-9
Awire|net@10||0|2700|pin@1||-9|-9|pin@8||-9|-1
Awire|net@11||0|900|pin@2||0|0|nms2@0|d|0|-3
Awire|net@12||0|1800|pin@6||-5|0|pin@2||0|0
Awire|net@13||0|2700|pin@8||-9|-1|pin@5||-9|4
Awire|net@14||0|0|pin@8||-9|-1|conn@0|y|-12|-1
Awire|net@15||0|2700|pin@10||9|-5|pin@9||9|4
Awire|net@16||0|1800|pin@10||9|-5|conn@1|y|12|-5
Awire|net@17||0|0|pin@13||4.5|7.5|pin@12||-5|7.5
Awire|net@18||0|2700|pin@12||-5|7.5|pwr@0||-5|10.5
Eina|D5G2;|conn@0|a|I
Einb|D5G2;|conn@1|a|I
Eout|D5G2;|conn@2|y|O
X

# Cell nand2en_3n{ic}
Cnand2en_3n;1{ic}|artwork|1021415734000|1080716242000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||2|0|1|1|||ART_color()I10
NThick-Circle|art@2||-0.5|0|4|4|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
Ngeneric:Invisible-Pin|pin@0||0|0.5|0|0|||ART_message(D5G1;)S[3n]
NPin|pin@1||-1.5|1|1|1||W
NPin|pin@2||-2.5|1|0|0||W
NPin|pin@3||-0.5|-2|1|1||W
NPin|pin@4||-1.5|-2|1|1||W
NPin|pin@5||-1.5|2|1|1||W
Nschematic:Bus_Pin|pin@6||2.5|0|0|0||
Nschematic:Bus_Pin|pin@7||-2.5|1|0|0||
NPin|pin@8||-0.5|2|1|1||W
NPin|pin@9||-2.5|-1|0|0||W
NPin|pin@10||-1.5|-1|1|1||W
Nschematic:Bus_Pin|pin@11||-2.5|-1|0|0||
NPin|pin@12||-1.5|-0.75|1|1||W
NPin|pin@13||-0.25|-2|1|1||W
Ngeneric:Invisible-Pin|pin@14||-0.5|-1.25|0|0|||ART_message(D5G1.5;)S[en]
AThicker|net@0||0|FS0|pin@1||-1.5|1|pin@2||-2.5|1|ART_color()I10
AThicker|net@1||0|FS0|pin@3||-0.5|-2|pin@4||-1.5|-2|ART_color()I10
AThicker|net@2||0|FS2700|pin@4||-1.5|-2|pin@5||-1.5|2|ART_color()I10
AThicker|net@3||0|FS0|pin@8||-0.5|2|pin@5||-1.5|2|ART_color()I10
AThicker|net@4||0|FS0|pin@10||-1.5|-1|pin@9||-2.5|-1|ART_color()I10
AThicker|net@5||0|FS3150|pin@13||-0.25|-2|pin@12||-1.5|-0.75|ART_color()I10
Eina|D5G1;|pin@11||I
Einb|D5G1;|pin@7||I
Eout|D5G1;|pin@6||O
X

# Cell nand2en_3n{sch}
Cnand2en_3n;1{sch}|schematic|1021415734000|1084377264000||ATTR_Delay(D5G1;HNPX-20;Y-5.5;)I100|ATTR_X(D5G1;HNPX-20;Y-4.5;)I1|ATTR_drive0(D5G1;HNPTX-20;Y-6.5;)Sstrong0|ATTR_drive1(D5G1;HNPTX-20;Y-7.5;)Sstrong1|ATTR_verilog_template(D5G1;NTX25.5;Y-14;)Snand ($(drive0), $(drive1)) #($(delay)) $(node_name) ($(out), $(ina), $(inb));|prototype_center()I[0,0]
IPMOS;1{ic}|PMOS@0||5.5|4|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X
IPMOS;1{ic}|PMOS@1||-9|4||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)SMath.max(((Number)@X).doubleValue()/10., 5./6.)
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||15|0|4|2||
NOff-Page|conn@1||15|-5|4|2|RR|
NOff-Page|conn@2||-18|-1|4|2||
Inand2en_3n;1{ic}|nand2en_@0||25|12.5||E|D0G4;|ATTR_Delay(D5G1;NPTX2.5;Y-3;)I100|ATTR_X(D5G1.5;NPX2.5;Y2.5;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Inms2;1{ic}|nms2@0||-2|-9||E|D0G4;|ATTR_Delay(D5G1;NPX3;Y-0.5;)I100|ATTR_X(D5G1.5;NOJPX-2.25;Y1.5;)S@X/3.
Inms2;1{ic}|nms2@1||5.5|-9||E|D0G4;|ATTR_Delay(D5G1;NPX3;Y-0.5;)I100|ATTR_X(D5G1.5;NOJPX-2.25;Y1.5;)S@X/3.
Inms2;1{ic}|nms2@2||-9|-9||E|D0G4;|ATTR_Delay(D5G1;NPX3;Y-0.5;)I100|ATTR_X(D5G1.5;NOJPX-2.25;Y1.5;)S@X/3.
NWire_Pin|pin@0||-2|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@1||-0.5|15|0|0|||ART_message(D5G2;)S[3 n-stacks for larger sizes]
NWire_Pin|pin@2||5.5|7.5|0.5|0.5||
NWire_Pin|pin@3||-9|7.5|0.5|0.5||
Ngeneric:Invisible-Pin|pin@4||-0.5|25|0|0|||ART_message(D5G6;)S[nand2en_3n]
NWire_Pin|pin@5||10|-5|0.5|0.5||
NWire_Pin|pin@6||10|4|0.5|0.5||
NWire_Pin|pin@7||-13|-1|0.5|0.5||
Ngeneric:Invisible-Pin|pin@8||-0.5|20|0|0|||ART_message(D5G2;)S[one-parameter NAND where ina is DC signal (enable)]
NWire_Pin|pin@9||-9|0|0.5|0.5||
NWire_Pin|pin@10||-13|4|0.5|0.5||
Ngeneric:Invisible-Pin|pin@11||-0.5|17.5|0|0|||ART_message(D5G2;)S[P to N width ratio is 2 to 2 (2/10 for enable input)]
Ngeneric:Invisible-Pin|pin@12||31.5|-8|0|0|||ART_message(D5G2;)S[X is drive strength,One pull-up has the same strength,as the pull-down]
NWire_Pin|pin@13||-13|-9|0.5|0.5||
NWire_Pin|pin@14||5.5|0|0.5|0.5||
NPower|pwr@0||-9|10.5|3|3||
Awire|net@0||0|2700|nms2@1|d|5.5|-3|pin@14||5.5|0
Awire|net@1||0|1800|nms2@1|g2|8.5|-5|pin@5||10|-5
Awire|net@2||0|1800|nms2@0|g2|1|-5|nms2@1|g2|8.5|-5
Awire|net@3||0|900|pin@0||-2|0|nms2@0|d|-2|-3
Awire|net@4||0|0|pin@14||5.5|0|pin@0||-2|0
Awire|net@5||0|0|pin@0||-2|0|pin@9||-9|0
Awire|net@6||0|1800|nms2@2|g2|-6|-5|nms2@0|g2|1|-5
Awire|net@7||0|0|nms2@1|g|2.5|-9|nms2@0|g|-5|-9
Awire|net@8||0|1800|nms2@2|g|-12|-9|nms2@0|g|-5|-9
Awire|net@9||0|900|pin@9||-9|0|nms2@2|d|-9|-3
Awire|net@10||0|2700|pin@3||-9|7.5|pwr@0||-9|10.5
Awire|net@11||0|0|pin@2||5.5|7.5|pin@3||-9|7.5
Awire|net@12||0|1800|pin@5||10|-5|conn@1|y|13|-5
Awire|net@13||0|2700|pin@5||10|-5|pin@6||10|4
Awire|net@14||0|0|pin@7||-13|-1|conn@2|y|-16|-1
Awire|net@15||0|2700|pin@7||-13|-1|pin@10||-13|4
Awire|net@16||0|2700|pin@13||-13|-9|pin@7||-13|-1
Awire|net@17||0|1800|pin@13||-13|-9|nms2@2|g|-12|-9
Awire|net@18||0|0|conn@0|a|13|0|pin@14||5.5|0
Awire|net@19||0|2700|pin@14||5.5|0|PMOS@0|d|5.5|2
Awire|net@20||0|0|pin@6||10|4|PMOS@0|g|8.5|4
Awire|net@21||0|900|pin@2||5.5|7.5|PMOS@0|s|5.5|6
Awire|net@22||0|2700|pin@9||-9|0|PMOS@1|d|-9|2
Awire|net@23||0|1800|pin@10||-13|4|PMOS@1|g|-12|4
Awire|net@24||0|900|pin@3||-9|7.5|PMOS@1|s|-9|6
Eina|D5G2;|conn@2|a|I
Einb|D5G2;|conn@1|a|I
Eout|D5G2;|conn@0|y|O
X

# Cell nand2n{ic}
Cnand2n;1{ic}|artwork|1021415734000|1052771040000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-1|-1|1|1|||ART_color()I10
NThick-Circle|art@2||-1|-2|8|7|YRRR||ART_color()I10|ART_degrees()F[0.0,1.0471976]
NThick-Circle|art@3||-1|2|8|7|RRR||ART_color()I10|ART_degrees()F[0.0,1.0471976]
NThick-Circle|art@4||-3.25|0|6|6|3200||ART_color()I10|ART_degrees()I800
NThick-Circle|art@5||-1|1|1|1|||ART_color()I10
NPin|pin@0||2|0|0|0||W
NPin|pin@1||2.5|0|1|1||W
NPin|pin@2||-0.5|-1.25|1|1||W
NPin|pin@3||0|-1.75|1|1||W
Nschematic:Bus_Pin|pin@4||-2.5|-1|0|0||
NPin|pin@5||-1.5|-1|1|1||W
NPin|pin@6||-2.5|-1|0|0||W
Nschematic:Bus_Pin|pin@7||-2.5|1|0|0||
Nschematic:Bus_Pin|pin@8||2.5|0|0|0||
NPin|pin@9||-2.5|1|0|0||W
NPin|pin@10||-1.5|1|1|1||W
AThicker|net@0||0|FS0|pin@1||2.5|0|pin@0||2|0|ART_color()I10
AThicker|net@1||0|FS3150|pin@3||0|-1.75|pin@2||-0.5|-1.25|ART_color()I10
AThicker|net@2||0|FS0|pin@5||-1.5|-1|pin@6||-2.5|-1|ART_color()I10
AThicker|net@3||0|FS0|pin@10||-1.5|1|pin@9||-2.5|1|ART_color()I10
Eina|D5G1;|pin@4||I
Einb|D5G1;|pin@7||I
Eout|D5G1;|pin@8||O
X

# Cell nand2n{sch}
Cnand2n;1{sch}|schematic|1021415734000|1059582248000||ATTR_Delay(D5G1;HNPX-16;Y-5.5;)I100|ATTR_X(D5G1;HNPX-16;Y-4.5;)I1|ATTR_drive0(D5G1;HNPTX-16;Y-6.5;)Sstrong0|ATTR_drive1(D5G1;HNPTX-16;Y-7.5;)Sstrong1|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-9.5|-1|4|2||
NOff-Page|conn@1||-9.5|1|4|2||
NOff-Page|conn@2||9|0|4|2||
Inand2;1{ic}|nand2@0||0|0||E|D0G4;|ATTR_Delay(D5G1;NOJPX2.5;Y-3;)S@Delay|ATTR_X(D5G1.5;NOJPX2.5;Y2.5;)S@X|ATTR_drive0(OJP)S@drive0|ATTR_drive1(OJP)S@drive1
Inand2n;1{ic}|nand2n@0||24|14||E|D0G4;|ATTR_Delay(D5G1;NPTX2.5;Y-3;)I100|ATTR_X(D5G1.5;NPX2.5;Y2.5;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Ngeneric:Invisible-Pin|pin@0||22|-9.5|0|0|||ART_message(D5G2;)S[X is drive strength,One pull-up has the same strength,as the pull-down]
Ngeneric:Invisible-Pin|pin@1||-2.5|11|0|0|||ART_message(D5G2;)S[P to N width ratio is 2 to 2]
Ngeneric:Invisible-Pin|pin@2||-2.5|13.5|0|0|||ART_message(D5G2;)S[one-parameter NAND (NOR rep)]
Ngeneric:Invisible-Pin|pin@3||-2.5|18.5|0|0|||ART_message(D5G6;)S[nand2n]
Awire|net@0||0|1800|nand2@0|out|2.5|0|conn@2|a|7|0
Awire|net@1||0|0|nand2@0|inb|-2.5|1|conn@1|y|-7.5|1
Awire|net@2||0|1800|conn@0|y|-7.5|-1|nand2@0|ina|-2.5|-1
Eina|D5G2;|conn@0|a|I
Einb|D5G2;|conn@1|a|I
Eout|D5G2;|conn@2|y|O
X

# Cell nand2n_sy{ic}
Cnand2n_sy;1{ic}|artwork|1021415734000|1055527407000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-1.5|1|1|1|||ART_color()I10
NThick-Circle|art@2||-1.5|-2|8|7|YRRR||ART_color()I10|ART_degrees()F[0.0,1.0471976]
NThick-Circle|art@3||-1.5|2|8|7|RRR||ART_color()I10|ART_degrees()F[0.0,1.0471976]
NThick-Circle|art@4||-1.5|-1|1|1|||ART_color()I10
NThick-Circle|art@5||-3.75|0|6|6|3200||ART_color()I10|ART_degrees()I800
Nschematic:Bus_Pin|pin@0||2.5|0|0|0||
Nschematic:Bus_Pin|pin@1||-2.5|1|0|0||
Nschematic:Bus_Pin|pin@2||-2.5|-1|0|0||
NPin|pin@3||-2|1|1|1||W
NPin|pin@4||-2.5|1|0|0||W
NPin|pin@5||1.5|0|1|1||W
NPin|pin@6||2.5|0|0|0||W
NPin|pin@7||-2.5|-1|0|0||W
NPin|pin@8||-2|-1|1|1||W
NPin|pin@9||-1|-1.25|1|1||W
AThicker|net@0||0|FS0|pin@3||-2|1|pin@4||-2.5|1|ART_color()I10
AThicker|net@1||0|FS0|pin@6||2.5|0|pin@5||1.5|0|ART_color()I10
AThicker|net@2||0|FS0|pin@8||-2|-1|pin@7||-2.5|-1|ART_color()I10
AThicker|net@3||0|FS2700|pin@9||-1|-1.25|pin@9||-1|-1.25|ART_color()I78
Eina|D5G1;|pin@2||I
Einb|D5G1;|pin@1||I
Eout|D5G1;|pin@0||O
X

# Cell nand2n_sy{sch}
Cnand2n_sy;1{sch}|schematic|1021415734000|1055528962000||ATTR_Delay(D5G1;HNPX-16.5;Y-6.5;)I100|ATTR_X(D5G1;HNPX-16.5;Y-5.5;)I1|ATTR_drive0(D5G1;HNPTX-16.5;Y-7.5;)Sstrong0|ATTR_drive1(D5G1;HNPTX-16.5;Y-8.5;)Sstrong1|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-11.5|-1|4|2||
NOff-Page|conn@1||10|0|4|2||
NOff-Page|conn@2||-11.5|1|4|2||
Inand2_sy;1{ic}|nand2_sy@0||0|0||E|D0G4;|ATTR_Delay(D5G1;NOJPTX2.5;Y-2.5;)S@Delay|ATTR_LEGATE(T)I1|ATTR_LEPARALLGRP()I-1|ATTR_X(D5G1.5;NOJPX2.5;Y2.5;)S@X|ATTR_drive0(OJPT)S@drive0|ATTR_drive1(OJPT)S@drive1|ATTR_su(OJT)S@su
Inand2n_sy;1{ic}|nand2n_s@0||12.5|14||E|D0G4;|ATTR_Delay(D5G1;NPTX2;Y-2.5;)I100|ATTR_X(D5G1.5;NPX2;Y2.5;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Ngeneric:Invisible-Pin|pin@0||-9|18.5|0|0|||ART_message(D5G6;)S[nand2n_sy]
Ngeneric:Invisible-Pin|pin@1||-10|13.5|0|0|||ART_message(D5G2;)S[duplilcate icon for nand2_sy]
Awire|net@0||0|0|nand2_sy@0|inb|-2.5|1|conn@2|y|-9.5|1
Awire|net@1||0|0|nand2_sy@0|ina|-2.5|-1|conn@0|y|-9.5|-1
Awire|net@2||0|0|conn@1|a|8|0|nand2_sy@0|out|2.5|0
Eina|D5G2;|conn@0|a|I
Einb|D5G2;|conn@2|a|I
Eout|D5G2;|conn@1|y|O
X

# Cell nand3{ic}
Cnand3;1{ic}|artwork|1021415734000|1048576235000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-0.5|0|6|4|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
NThick-Circle|art@2||2|0|1|1|||ART_color()I10
NPin|pin@0||-0.25|-3|1|1||W
NPin|pin@1||-1.5|-1.75|1|1||W
Nschematic:Bus_Pin|pin@2||-2.5|-2|0|0||
NPin|pin@3||-1.5|-2|1|1||W
NPin|pin@4||-2.5|-2|0|0||W
NPin|pin@5||-0.5|3|1|1||W
Nschematic:Bus_Pin|pin@6||-2.5|0|0|0||
Nschematic:Bus_Pin|pin@7||2.5|0|0|0||
NPin|pin@8||-1.5|3|1|1||W
NPin|pin@9||-1.5|-3|1|1||W
NPin|pin@10||-0.5|-3|1|1||W
NPin|pin@11||-2.5|0|0|0||W
NPin|pin@12||-1.5|0|1|1||W
Ngeneric:Invisible-Pin|pin@13||-2.5|2|0|0||
NPin|pin@14||-1.5|2|1|1||W
NPin|pin@15||-2.5|2|0|0||W
AThicker|net@0||0|FS3150|pin@0||-0.25|-3|pin@1||-1.5|-1.75|ART_color()I10
AThicker|net@1||0|FS0|pin@3||-1.5|-2|pin@4||-2.5|-2|ART_color()I10
AThicker|net@2||0|FS0|pin@5||-0.5|3|pin@8||-1.5|3|ART_color()I10
AThicker|net@3||0|FS2700|pin@9||-1.5|-3|pin@8||-1.5|3|ART_color()I10
AThicker|net@4||0|FS0|pin@10||-0.5|-3|pin@9||-1.5|-3|ART_color()I10
AThicker|net@5||0|FS0|pin@12||-1.5|0|pin@11||-2.5|0|ART_color()I10
AThicker|net@6||0|FS0|pin@14||-1.5|2|pin@15||-2.5|2|ART_color()I10
Eina|D5G1;|pin@2||I
Einb|D5G1;|pin@6||I
Einc|D5G1;|pin@13||I
Eout|D5G1;|pin@7||O
X

# Cell nand3{sch}
Cnand3;1{sch}|schematic|1021415734000|1084377312000||ATTR_Delay(D5G1;HNPX-29;Y-7;)I100|ATTR_X(D5G1;HNPX-29;Y-6;)I1|ATTR_drive0(D5G1;HNPTX-29;Y-8;)Sstrong0|ATTR_drive1(D5G1;HNPTX-29;Y-9;)Sstrong1|ATTR_verilog_template(D5G1;NTX20.5;Y-17.5;)Snand ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(ina), $(inb), $(inc));|prototype_center()I[0,0]
IPMOS;1{ic}|PMOS@0||-14|4||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@1||4.5|4|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@2||-5|4||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-15|-12|4|2||
NOff-Page|conn@1||14|-1|4|2|RR|
NOff-Page|conn@2||0|14.5|4|2|R|
NOff-Page|conn@3||-22|4|4|2||
Inand3;1{ic}|nand3@0||27.5|19||E|D0G4;|ATTR_Delay(D5G1;NPTX4;Y-2.5;)I100|ATTR_X(D5G1.5;NPX3;Y2.5;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Inms3;1{ic}|nms3@0||0|-12||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX-2;Y0.5;)S@X
NWire_Pin|pin@0||-5|7.5|0.5|0.5||
NWire_Pin|pin@1||-14|7.5|0.5|0.5||
NWire_Pin|pin@2||4.5|7.5|0.5|0.5||
Ngeneric:Invisible-Pin|pin@3||30|-10|0|0|||ART_message(D5G2;)S[X is drive strength,Each pull-up has the same strength,as the pull-down]
Ngeneric:Invisible-Pin|pin@4||-0.5|19.5|0|0|||ART_message(D5G2;)S[P to N width ratio is 2 to 3]
NWire_Pin|pin@5||-9|4|0.5|0.5||
NWire_Pin|pin@6||0|0|0.5|0.5||
NWire_Pin|pin@7||-5|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@8||-0.5|22|0|0|||ART_message(D5G2;)S["three input, fixed-size NAND"]
NWire_Pin|pin@9||-9|-12|0.5|0.5||
NWire_Pin|pin@10||4.5|0|0.5|0.5||
NWire_Pin|pin@11||9|4|0.5|0.5||
NWire_Pin|pin@12||9|-1|0.5|0.5||
Ngeneric:Invisible-Pin|pin@13||-0.5|27|0|0|||ART_message(D5G6;)S[nand3]
NWire_Pin|pin@14||-14|0|0.5|0.5||
NWire_Pin|pin@15||-18|4|0.5|0.5||
NWire_Pin|pin@16||-18|-4|0.5|0.5||
NWire_Pin|pin@17||9|-8|0.5|0.5||
NPower|pwr@0||-5|11.5|3|3||
Awire|net@0||0|2700|pin@17||9|-8|pin@12||9|-1
Awire|net@1||0|0|nms3@0|g|-3|-12|pin@9||-9|-12
Awire|net@2||0|2700|pin@0||-5|7.5|pwr@0||-5|11.5
Awire|net@3||0|900|pin@0||-5|7.5|PMOS@2|s|-5|6
Awire|net@4||0|1800|pin@1||-14|7.5|pin@0||-5|7.5
Awire|net@5||0|1800|pin@0||-5|7.5|pin@2||4.5|7.5
Awire|net@6||0|2700|PMOS@0|s|-14|6|pin@1||-14|7.5
Awire|net@7||0|900|pin@2||4.5|7.5|PMOS@1|s|4.5|6
Awire|net@8||0|0|PMOS@0|g|-17|4|pin@15||-18|4
Awire|net@9||0|2700|pin@14||-14|0|PMOS@0|d|-14|2
Awire|net@10||0|1800|PMOS@1|g|7.5|4|pin@11||9|4
Awire|net@11||0|2700|pin@10||4.5|0|PMOS@1|d|4.5|2
Awire|net@12||0|1800|pin@5||-9|4|PMOS@2|g|-8|4
Awire|net@13||0|2700|pin@7||-5|0|PMOS@2|d|-5|2
Awire|net@14||0|2700|pin@9||-9|-12|pin@5||-9|4
Awire|net@15||0|2700|pin@6||0|0|conn@2|a|0|12.5
Awire|net@16||0|0|pin@10||4.5|0|pin@6||0|0
Awire|net@17||0|0|pin@6||0|0|pin@7||-5|0
Awire|net@18||0|0|pin@9||-9|-12|conn@0|y|-13|-12
Awire|net@19||0|2700|pin@12||9|-1|pin@11||9|4
Awire|net@20||0|1800|pin@12||9|-1|conn@1|y|12|-1
Awire|net@21||0|900|pin@6||0|0|nms3@0|d|0|-2
Awire|net@22||0|0|pin@7||-5|0|pin@14||-14|0
Awire|net@23||0|0|pin@15||-18|4|conn@3|y|-20|4
Awire|net@24||0|2700|pin@16||-18|-4|pin@15||-18|4
Awire|net@25||0|0|nms3@0|g3|-3|-4|pin@16||-18|-4
Awire|net@26||0|0|pin@17||9|-8|nms3@0|g2|3|-8
Eina|D5G2;|conn@0|a|I
Einb|D5G2;|conn@1|a|I
Einc|D5G2;|conn@3|y|I
Eout|D5G2;|conn@2|y|O
X

# Cell nand3LT{ic}
Cnand3LT;1{ic}|artwork|1021415734000|1048722840000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||2|0|1|1|||ART_color()I10
NThick-Circle|art@2||-0.5|0|6|4|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
NOpened-Thicker-Polygon|art@3||0|0|0.5|1|||ART_color()I10|trace()V[-0.25/0.5,-0.25/-0.5,0.25/-0.5]
NPin|pin@0||-0.25|-3|1|1||W
NPin|pin@1||-1.5|-1.75|1|1||W
NPin|pin@2||-2.5|2|0|0||W
NPin|pin@3||-1.5|2|1|1||W
Ngeneric:Invisible-Pin|pin@4||-2.5|2|0|0||
NPin|pin@5||-1.5|0|1|1||W
NPin|pin@6||-2.5|0|0|0||W
NPin|pin@7||-0.5|-3|1|1||W
NPin|pin@8||-1.5|-3|1|1||W
NPin|pin@9||-1.5|3|1|1||W
Nschematic:Bus_Pin|pin@10||2.5|0|0|0||
Nschematic:Bus_Pin|pin@11||-2.5|0|0|0||
NPin|pin@12||-0.5|3|1|1||W
NPin|pin@13||-2.5|-2|0|0||W
NPin|pin@14||-1.5|-2|1|1||W
Nschematic:Bus_Pin|pin@15||-2.5|-2|0|0||
AThicker|net@0||0|FS3150|pin@0||-0.25|-3|pin@1||-1.5|-1.75|ART_color()I10
AThicker|net@1||0|FS0|pin@3||-1.5|2|pin@2||-2.5|2|ART_color()I10
AThicker|net@2||0|FS0|pin@5||-1.5|0|pin@6||-2.5|0|ART_color()I10
AThicker|net@3||0|FS0|pin@7||-0.5|-3|pin@8||-1.5|-3|ART_color()I10
AThicker|net@4||0|FS2700|pin@8||-1.5|-3|pin@9||-1.5|3|ART_color()I10
AThicker|net@5||0|FS0|pin@12||-0.5|3|pin@9||-1.5|3|ART_color()I10
AThicker|net@6||0|FS0|pin@14||-1.5|-2|pin@13||-2.5|-2|ART_color()I10
Eina|D5G1;|pin@15||I
Einb|D5G1;|pin@11||I
Einc|D5G1;|pin@4||I
Eout|D5G1;|pin@10||O
X

# Cell nand3LT{sch}
Cnand3LT;1{sch}|schematic|1021415734000|1084377312000||ATTR_Delay(D5G1;HNPX-30;Y-12.5;)I100|ATTR_X(D5G1;HNPX-30;Y-11.5;)I1|ATTR_drive0(D5G1;HNPTX-30;Y-13.5;)Sstrong0|ATTR_drive1(D5G1;HNPTX-30;Y-14.5;)Sstrong1|ATTR_verilog_template(D5G1;NTX19;Y-23;)Snand ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(ina), $(inb), $(inc));|prototype_center()I[0,0]
IPMOS;1{ic}|PMOS@0||4.5|4|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X/3.|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@1||-5|4||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y1.5;)S@X/3.|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@2||-14|4||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X/3.|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-28|4|4|2||
NOff-Page|conn@1||0|11|4|2|R|
NOff-Page|conn@2||17|4|4|2|RR|
NOff-Page|conn@3||-27.5|-2.5|4|2||
Inand3LT;1{ic}|nand3LT@0||35|19.5||E|D0G4;|ATTR_Delay(D5G1;NPTX4;Y-2.5;)I100|ATTR_LEGATE()I1|ATTR_X(D5G1.5;NPX3;Y2.5;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1|ATTR_su()I-1
Inms3;1{ic}|nms3@0||-5|-16.5||E|D0G4;|ATTR_Delay(D5G1;NOJPX3;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX-2;Y0.5;)S@X
NWire_Pin|pin@0||-14|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@1||-0.5|25|0|0|||ART_message(D5G6;)S[nand3LT]
NWire_Pin|pin@2||10.5|4|0.5|0.5||
NWire_Pin|pin@3||4.5|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@4||-0.5|20|0|0|||ART_message(D5G2;)S[one-parameter NAND]
NWire_Pin|pin@5||-5|0|0.5|0.5||
NWire_Pin|pin@6||0|0|0.5|0.5||
NWire_Pin|pin@7||-9|4|0.5|0.5||
Ngeneric:Invisible-Pin|pin@8||-0.5|18|0|0|||ART_message(D5G2;)S[P to N width ratio is 2/3 to 3]
Ngeneric:Invisible-Pin|pin@9||28.5|-16|0|0|||ART_message(D5G2;)S[X is drive strength,Three pull-ups have the same strength,as the pull-down]
Ngeneric:Invisible-Pin|pin@10||-1|15.5|0|0|||ART_message(D5G2;)S[Sized assuming that all 3 inputs go low together]
NWire_Pin|pin@11||-14|7.5|0.5|0.5||
NWire_Pin|pin@12||4.5|7.5|0.5|0.5||
NWire_Pin|pin@13||-5|7.5|0.5|0.5||
NWire_Pin|pin@14||-9|-2.5|0.5|0.5||
NWire_Pin|pin@15||-21.5|-2.5|0.5|0.5||
NWire_Pin|pin@16||-19.5|4|0.5|0.5||
NWire_Pin|pin@17||10.5|-12.5|0.5|0.5||
NWire_Pin|pin@18||-21.5|-16.5|0.5|0.5||
NWire_Pin|pin@19||-19.5|-8.5|0.5|0.5||
NPower|pwr@0||-5|10.5|3|3||
Awire|net@0||0|2700|nms3@0|d|-5|-6.5|pin@5||-5|0
Awire|net@1||0|1800|pin@19||-19.5|-8.5|nms3@0|g3|-8|-8.5
Awire|net@2||0|0|pin@17||10.5|-12.5|nms3@0|g2|-2|-12.5
Awire|net@3||0|1800|pin@18||-21.5|-16.5|nms3@0|g|-8|-16.5
Awire|net@4||0|0|pin@5||-5|0|pin@0||-14|0
Awire|net@5||0|1800|pin@2||10.5|4|conn@2|y|15|4
Awire|net@6||0|0|pin@6||0|0|pin@5||-5|0
Awire|net@7||0|0|pin@3||4.5|0|pin@6||0|0
Awire|net@8||0|2700|pin@6||0|0|conn@1|a|0|9
Awire|net@9||0|0|pin@13||-5|7.5|pin@11||-14|7.5
Awire|net@10||0|0|pin@12||4.5|7.5|pin@13||-5|7.5
Awire|net@11||0|2700|pin@13||-5|7.5|pwr@0||-5|10.5
Awire|net@12||0|2700|pin@14||-9|-2.5|pin@7||-9|4
Awire|net@13||0|0|pin@15||-21.5|-2.5|conn@3|y|-25.5|-2.5
Awire|net@14||0|0|pin@14||-9|-2.5|pin@15||-21.5|-2.5
Awire|net@15||0|1800|conn@0|y|-26|4|pin@16||-19.5|4
Awire|net@16||0|2700|pin@3||4.5|0|PMOS@0|d|4.5|2
Awire|net@17||0|0|pin@2||10.5|4|PMOS@0|g|7.5|4
Awire|net@18||0|2700|PMOS@0|s|4.5|6|pin@12||4.5|7.5
Awire|net@19||0|2700|pin@5||-5|0|PMOS@1|d|-5|2
Awire|net@20||0|1800|pin@7||-9|4|PMOS@1|g|-8|4
Awire|net@21||0|900|pin@13||-5|7.5|PMOS@1|s|-5|6
Awire|net@22||0|2700|pin@0||-14|0|PMOS@2|d|-14|2
Awire|net@23||0|1800|pin@16||-19.5|4|PMOS@2|g|-17|4
Awire|net@24||0|900|pin@11||-14|7.5|PMOS@2|s|-14|6
Awire|net@25||0|2700|pin@17||10.5|-12.5|pin@2||10.5|4
Awire|net@26||0|900|pin@15||-21.5|-2.5|pin@18||-21.5|-16.5
Awire|net@27||0|900|pin@16||-19.5|4|pin@19||-19.5|-8.5
Eina|D5G2;|conn@3|a|I
Einb|D5G2;|conn@2|a|I
Einc|D5G2;|conn@0|y|I
Eout|D5G2;|conn@1|y|O
X

# Cell nand3LT_sy3{ic}
Cnand3LT_sy3;1{ic}|artwork|1021415734000|1048637972000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOpened-Thicker-Polygon|art@1||0|0|0.5|1|||ART_color()I10|trace()V[-0.25/0.5,-0.25/-0.5,0.25/-0.5]
NThick-Circle|art@2||-0.5|0|6|4|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
NThick-Circle|art@3||2|0|1|1|||ART_color()I10
Nschematic:Bus_Pin|pin@0||-2.5|-2|0|0||
NPin|pin@1||-1.5|-2|1|1||W
NPin|pin@2||-2.5|-2|0|0||W
NPin|pin@3||-0.5|3|1|1||W
Nschematic:Bus_Pin|pin@4||-2.5|0|0|0||
Nschematic:Bus_Pin|pin@5||2.5|0|0|0||
NPin|pin@6||-1.5|3|1|1||W
NPin|pin@7||-1.5|-3|1|1||W
NPin|pin@8||-0.5|-3|1|1||W
NPin|pin@9||-2.5|0|0|0||W
NPin|pin@10||-1.5|0|1|1||W
Ngeneric:Invisible-Pin|pin@11||-2.5|2|0|0||
NPin|pin@12||-1.5|2|1|1||W
NPin|pin@13||-2.5|2|0|0||W
Ngeneric:Invisible-Pin|pin@14||-0.5|-2.5|0|0|||ART_message(D5G1;)S[sy3]
AThicker|net@0||0|FS0|pin@1||-1.5|-2|pin@2||-2.5|-2|ART_color()I10
AThicker|net@1||0|FS0|pin@3||-0.5|3|pin@6||-1.5|3|ART_color()I10
AThicker|net@2||0|FS2700|pin@7||-1.5|-3|pin@6||-1.5|3|ART_color()I10
AThicker|net@3||0|FS0|pin@8||-0.5|-3|pin@7||-1.5|-3|ART_color()I10
AThicker|net@4||0|FS0|pin@10||-1.5|0|pin@9||-2.5|0|ART_color()I10
AThicker|net@5||0|FS0|pin@12||-1.5|2|pin@13||-2.5|2|ART_color()I10
Eina|D5G1;|pin@0||I
Einb|D5G1;|pin@4||I
Einc|D5G1;|pin@11||I
Eout|D5G1;|pin@5||O
X

# Cell nand3LT_sy3{sch}
Cnand3LT_sy3;1{sch}|schematic|1021415734000|1084405602000||ATTR_Delay(D5G1;HNPX-30;Y-12.5;)I100|ATTR_X(D5G1;HNPX-30;Y-11.5;)I1|ATTR_drive0(D5G1;HNPTX-30;Y-13.5;)Sstrong0|ATTR_drive1(D5G1;HNPTX-30;Y-14.5;)Sstrong1|ATTR_verilog_template(D5G1;NTX19;Y-24;)Snand ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(ina), $(inb), $(inc));|prototype_center()I[0,0]
IPMOS;1{ic}|PMOS@0||-14|4||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X/3.|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@1||-5|4||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX4;Y2.5;)S@X/3.|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@2||4.5|4|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX4.5;Y0.5;)S@X/3.|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-34.5|-2.5|4|2||
NOff-Page|conn@1||24|-12.5|4|2|RR|
NOff-Page|conn@2||27|0|4|2||
NOff-Page|conn@3||-35|4|4|2||
Inand3LT_sy3;1{ic}|nand3LT_@0||35|19.5||E|D0G4;|ATTR_Delay(D5G1;NPTX4;Y-2.5;)I100|ATTR_LEGATE()I1|ATTR_X(D5G1.5;NPX3;Y2.5;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1|ATTR_su()I-1
Inms3_sy3;1{ic}|nms3_sy3@0||-10|-16.5||E|D0G4;|ATTR_Delay(D5G1;NOJPX-8.5;Y-1.5;)S@Delay|ATTR_X(D5G1.5;NOJPX-8.5;Y1;)S@X
NWire_Pin|pin@0||23|1|0.5|0.5||
NWire_Pin|pin@1||14.5|0|0.5|0.5||
NWire_Pin|pin@2||23|0|0.5|0.5||
NWire_Pin|pin@3||23|-1|0.5|0.5||
NWire_Pin|pin@4||23|-3.5|0.5|0.5||
NWire_Pin|pin@5||23|3.5|0.5|0.5||
NWire_Pin|pin@6||14.5|1|0.5|0.5||
NWire_Pin|pin@7||14.5|-1|0.5|0.5||
NWire_Pin|pin@8||14.5|-3.5|0.5|0.5||
NWire_Pin|pin@9||14.5|3.5|0.5|0.5||
NWire_Pin|pin@10||-19.5|-8.5|0.5|0.5||
NWire_Pin|pin@11||-21.5|-16.5|0.5|0.5||
NWire_Pin|pin@12||10.5|-12.5|0.5|0.5||
NWire_Pin|pin@13||-19.5|4|0.5|0.5||
NWire_Pin|pin@14||-21.5|-2.5|0.5|0.5||
NWire_Pin|pin@15||-9|-2.5|0.5|0.5||
NWire_Pin|pin@16||-5|7.5|0.5|0.5||
NWire_Pin|pin@17||4.5|7.5|0.5|0.5||
NWire_Pin|pin@18||-14|7.5|0.5|0.5||
Ngeneric:Invisible-Pin|pin@19||0|16.5|0|0|||ART_message(D5G2;)S[Sized assuming that all 3 inputs go low together]
Ngeneric:Invisible-Pin|pin@20||28.5|-19|0|0|||ART_message(D5G2;)S[X is drive strength,Three pull-ups have the same strength,as the pull-down]
Ngeneric:Invisible-Pin|pin@21||-0.5|18|0|0|||ART_message(D5G2;)S[P to N width ratio is 2/3 to 3]
NWire_Pin|pin@22||-9|4|0.5|0.5||
NWire_Pin|pin@23||-5|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@24||-0.5|20|0|0|||ART_message(D5G2;)S[one-parameter NAND]
NWire_Pin|pin@25||4.5|0|0.5|0.5||
NWire_Pin|pin@26||10.5|4|0.5|0.5||
Ngeneric:Invisible-Pin|pin@27||-0.5|25|0|0|||ART_message(D5G6;)S[nand3LT_sy3]
NWire_Pin|pin@28||-14|0|0.5|0.5||
NPower|pwr@0||-5|10.5|3|3||
IorangeGeneric180:wire180;1{ic}|wire180@0||-25.5|4||E|D0G4;|ATTR_L(D5G1;OJPUD)SPfingers=Math.ceil(2.*@X.doubleValue()/15.); (Pfingers + 1.0) * 8.0 + (Pfingers*1.5) * 5.|ATTR_LEWIRE(D5G1;NPY-3;)I1|ATTR_layer(D5G1;NPY-1;)I1|ATTR_width(D5G1;NPY-2;)I3
IorangeGeneric180:wire180;1{ic}|wire180@1||16.5|-12.5||E|D0G4;|ATTR_L(D5G1;OJPUD)SPfingers=Math.ceil(2.*@X.doubleValue()/15.); (Pfingers + 1.0) * 8.0 + (Pfingers*1.5) * 5.|ATTR_LEWIRE(D5G1;NPY-3;)I1|ATTR_layer(D5G1;NPY-1;)I1|ATTR_width(D5G1;NPY-2;)I3
IorangeGeneric180:wire180;1{ic}|wire180@2||18.5|1||E|D0G4;|ATTR_L(D5G1;OJPUD)SPfingers=Math.ceil(2.*@X.doubleValue()/15.); (2.*(Pfingers + 1.0) * 13.0 + @X*6.)/4.|ATTR_LEWIRE(D5G1;NPY-3;)I1|ATTR_layer(D5G1;NPY-1;)I1|ATTR_width(D5G1;NPY-2;)I3
IorangeGeneric180:wire180;1{ic}|wire180@3||18.5|-1||E|D0G4;|ATTR_L(D5G1;OJPUD)SPfingers=Math.ceil(2.*@X.doubleValue()/15.); (2.*(Pfingers + 1.0) * 13.0 + @X*6.)/4.|ATTR_LEWIRE(D5G1;NPY-3;)I1|ATTR_layer(D5G1;NPY-1;)I1|ATTR_width(D5G1;NPY-2;)I3
IorangeGeneric180:wire180;1{ic}|wire180@4||18.5|-3.5||E|D0G4;|ATTR_L(D5G1;OJPUD)SPfingers=Math.ceil(2.*@X.doubleValue()/15.); (2.*(Pfingers + 1.0) * 13.0 + @X*6.)/4.|ATTR_LEWIRE(D5G1;NPY-3;)I1|ATTR_layer(D5G1;NPY-1;)I1|ATTR_width(D5G1;NPY-2;)I3
IorangeGeneric180:wire180;1{ic}|wire180@5||18.5|3.5||E|D0G4;|ATTR_L(D5G1;OJPUD)SPfingers=Math.ceil(2.*@X.doubleValue()/15.); (2.*(Pfingers + 1.0) * 13.0 + @X*6.)/4.|ATTR_LEWIRE(D5G1;NPY-3;)I1|ATTR_layer(D5G1;NPY-1;)I1|ATTR_width(D5G1;NPY-2;)I3
IorangeGeneric180:wire180;1{ic}|wire180@6||-26.5|-2.5||E|D0G4;|ATTR_L(D5G1;OJPUD)SPfingers=Math.ceil(2.*@X.doubleValue()/15.); (Pfingers + 1.0) * 8.0 + (Pfingers*1.5) * 5.|ATTR_LEWIRE(D5G1;NPY-3;)I1|ATTR_layer(D5G1;NPY-1;)I1|ATTR_width(D5G1;NPY-2;)I3
Awire|net@0||0|0|wire180@6|a|-29|-2.5|conn@0|y|-32.5|-2.5
Awire|net@1||0|1800|wire180@6|b|-24|-2.5|pin@14||-21.5|-2.5
Awire|net@2||0|0|wire180@5|a|16|3.5|pin@9||14.5|3.5
Awire|net@3||0|1800|wire180@5|b|21|3.5|pin@5||23|3.5
Awire|net@4||0|0|wire180@4|a|16|-3.5|pin@8||14.5|-3.5
Awire|net@5||0|1800|wire180@4|b|21|-3.5|pin@4||23|-3.5
Awire|net@6||0|0|wire180@3|a|16|-1|pin@7||14.5|-1
Awire|net@7||0|1800|wire180@3|b|21|-1|pin@3||23|-1
Awire|net@8||0|0|wire180@2|a|16|1|pin@6||14.5|1
Awire|net@9||0|1800|wire180@2|b|21|1|pin@0||23|1
Awire|net@10||0|0|wire180@1|a|14|-12.5|pin@12||10.5|-12.5
Awire|net@11||0|1800|wire180@1|b|19|-12.5|conn@1|y|22|-12.5
Awire|net@12||0|0|wire180@0|a|-28|4|conn@3|y|-33|4
Awire|net@13||0|1800|wire180@0|b|-23|4|pin@13||-19.5|4
Awire|net@14||0|0|pin@1||14.5|0|pin@25||4.5|0
Awire|net@15||0|1800|pin@2||23|0|conn@2|a|25|0
Awire|net@16||0|1800|pin@23||-5|0|pin@25||4.5|0
Awire|net@17||0|2700|pin@3||23|-1|pin@2||23|0
Awire|net@18||0|2700|pin@7||14.5|-1|pin@1||14.5|0
Awire|net@19||0|2700|pin@6||14.5|1|pin@9||14.5|3.5
Awire|net@20||0|2700|pin@8||14.5|-3.5|pin@7||14.5|-1
Awire|net@21||0|2700|pin@2||23|0|pin@0||23|1
Awire|net@22||0|2700|pin@0||23|1|pin@5||23|3.5
Awire|net@23||0|2700|pin@4||23|-3.5|pin@3||23|-1
Awire|net@24||0|2700|pin@1||14.5|0|pin@6||14.5|1
Awire|net@25||0|1800|pin@10||-19.5|-8.5|nms3_sy3@0|g3|-13|-8.5
Awire|net@26||0|900|pin@13||-19.5|4|pin@10||-19.5|-8.5
Awire|net@27||0|1800|pin@11||-21.5|-16.5|nms3_sy3@0|g|-13|-16.5
Awire|net@28||0|900|pin@14||-21.5|-2.5|pin@11||-21.5|-16.5
Awire|net@29||0|0|pin@12||10.5|-12.5|nms3_sy3@0|g2|1.5|-12.5
Awire|net@30||0|2700|pin@12||10.5|-12.5|pin@26||10.5|4
Awire|net@31||0|900|pin@23||-5|0|nms3_sy3@0|d|-5|-5.5
Awire|net@32||0|900|pin@18||-14|7.5|PMOS@0|s|-14|6
Awire|net@33||0|1800|pin@13||-19.5|4|PMOS@0|g|-17|4
Awire|net@34||0|2700|pin@28||-14|0|PMOS@0|d|-14|2
Awire|net@35||0|900|pin@16||-5|7.5|PMOS@1|s|-5|6
Awire|net@36||0|1800|pin@22||-9|4|PMOS@1|g|-8|4
Awire|net@37||0|2700|pin@23||-5|0|PMOS@1|d|-5|2
Awire|net@38||0|2700|PMOS@2|s|4.5|6|pin@17||4.5|7.5
Awire|net@39||0|0|pin@26||10.5|4|PMOS@2|g|7.5|4
Awire|net@40||0|2700|pin@25||4.5|0|PMOS@2|d|4.5|2
Awire|net@41||0|0|pin@15||-9|-2.5|pin@14||-21.5|-2.5
Awire|net@42||0|2700|pin@15||-9|-2.5|pin@22||-9|4
Awire|net@43||0|2700|pin@16||-5|7.5|pwr@0||-5|10.5
Awire|net@44||0|0|pin@17||4.5|7.5|pin@16||-5|7.5
Awire|net@45||0|0|pin@16||-5|7.5|pin@18||-14|7.5
Awire|net@46||0|0|pin@23||-5|0|pin@28||-14|0
Eina|D5G2;|conn@0|a|I
Einb|D5G2;|conn@1|a|I
Einc|D5G2;|conn@3|y|I
Eout|D5G2;|conn@2|y|O
X

# Cell nand3LTen{ic}
Cnand3LTen;1{ic}|artwork|1021415734000|1049318739000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOpened-Thicker-Polygon|art@1||0|0|0.5|1|||ART_color()I10|trace()V[-0.25/0.5,-0.25/-0.5,0.25/-0.5]
NThick-Circle|art@2||-0.5|0|6|4|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
NThick-Circle|art@3||2|0|1|1|||ART_color()I10
Ngeneric:Invisible-Pin|pin@0||-0.5|-2.25|0|0|||ART_message(D5G1.5;)S[en]
Nschematic:Bus_Pin|pin@1||-2.5|-2|0|0||
NPin|pin@2||-1.5|-2|1|1||W
NPin|pin@3||-2.5|-2|0|0||W
NPin|pin@4||-0.5|3|1|1||W
Nschematic:Bus_Pin|pin@5||-2.5|0|0|0||
Nschematic:Bus_Pin|pin@6||2.5|0|0|0||
NPin|pin@7||-1.5|3|1|1||W
NPin|pin@8||-1.5|-3|1|1||W
NPin|pin@9||-0.5|-3|1|1||W
NPin|pin@10||-2.5|0|0|0||W
NPin|pin@11||-1.5|0|1|1||W
Ngeneric:Invisible-Pin|pin@12||-2.5|2|0|0||
NPin|pin@13||-1.5|2|1|1||W
NPin|pin@14||-2.5|2|0|0||W
NPin|pin@15||-1.5|-1.75|1|1||W
NPin|pin@16||-0.25|-3|1|1||W
AThicker|net@0||0|FS0|pin@2||-1.5|-2|pin@3||-2.5|-2|ART_color()I10
AThicker|net@1||0|FS0|pin@4||-0.5|3|pin@7||-1.5|3|ART_color()I10
AThicker|net@2||0|FS2700|pin@8||-1.5|-3|pin@7||-1.5|3|ART_color()I10
AThicker|net@3||0|FS0|pin@9||-0.5|-3|pin@8||-1.5|-3|ART_color()I10
AThicker|net@4||0|FS0|pin@11||-1.5|0|pin@10||-2.5|0|ART_color()I10
AThicker|net@5||0|FS0|pin@13||-1.5|2|pin@14||-2.5|2|ART_color()I10
AThicker|net@6||0|FS3150|pin@16||-0.25|-3|pin@15||-1.5|-1.75|ART_color()I10
Eina|D5G1;|pin@1||I
Einb|D5G1;|pin@5||I
Einc|D5G1;|pin@12||I
Eout|D5G1;|pin@6||O
X

# Cell nand3LTen{sch}
Cnand3LTen;1{sch}|schematic|1021415734000|1084405272000||ATTR_Delay(D5G1;HNPX-30;Y-12.5;)I100|ATTR_X(D5G1;HNPX-30;Y-11.5;)I1|ATTR_drive0(D5G1;HNPTX-30;Y-13.5;)Sstrong0|ATTR_drive1(D5G1;HNPTX-30;Y-14.5;)Sstrong1|ATTR_verilog_template(D5G1;NTX19;Y-23;)Snand ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(ina), $(inb), $(inc));|prototype_center()I[0,0]
IPMOS;1{ic}|PMOS@0||-5|4||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX1.5;Y2.5;)SMath.max(((Number)@X).doubleValue()/20., 5./6.)|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@1||-14|4||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X/2.|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@2||4.5|4|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X/2.|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-27.5|-2.5|4|2||
NOff-Page|conn@1||17|4|4|2|RR|
NOff-Page|conn@2||0|11|4|2|R|
NOff-Page|conn@3||-28|4|4|2||
Inand3LTen;1{ic}|nand3LTe@0||44|9||E|D0G4;|ATTR_Delay(D5G1;NPTX4;Y-2.5;)I100|ATTR_LEGATE()I1|ATTR_X(D5G1.5;NPX3;Y2.5;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1|ATTR_su()I-1
Inms3;1{ic}|nms3@0||-5|-16.5||E|D0G4;|ATTR_Delay(D5G1;NOJPX3;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX-2;Y0.5;)S@X
Ngeneric:Invisible-Pin|pin@0||0|20.5|0|0|||ART_message(D5G2;)S["three input, fixed-size low-threshold NAND where ina is DC signal (enable)"]
NWire_Pin|pin@1||-19.5|-8.5|0.5|0.5||
NWire_Pin|pin@2||-21.5|-16.5|0.5|0.5||
NWire_Pin|pin@3||10.5|-12.5|0.5|0.5||
NWire_Pin|pin@4||-19.5|4|0.5|0.5||
NWire_Pin|pin@5||-21.5|-2.5|0.5|0.5||
NWire_Pin|pin@6||-9|-2.5|0.5|0.5||
NWire_Pin|pin@7||-5|7.5|0.5|0.5||
NWire_Pin|pin@8||4.5|7.5|0.5|0.5||
NWire_Pin|pin@9||-14|7.5|0.5|0.5||
Ngeneric:Invisible-Pin|pin@10||-1|15.5|0|0|||ART_message(D5G2;)S[Sized assuming that all 3 inputs go low together (but one p/u is weak)]
Ngeneric:Invisible-Pin|pin@11||28.5|-16|0|0|||ART_message(D5G2;)S[X is drive strength,Two pull-ups have the same strength,as the pull-down]
Ngeneric:Invisible-Pin|pin@12||-0.5|18|0|0|||ART_message(D5G2;)S[P to N width ratio is 1 to 3]
NWire_Pin|pin@13||-9|4|0.5|0.5||
NWire_Pin|pin@14||0|0|0.5|0.5||
NWire_Pin|pin@15||-5|0|0.5|0.5||
NWire_Pin|pin@16||4.5|0|0.5|0.5||
NWire_Pin|pin@17||10.5|4|0.5|0.5||
Ngeneric:Invisible-Pin|pin@18||-0.5|25|0|0|||ART_message(D5G6;)S[nand3LTen]
NWire_Pin|pin@19||-14|0|0.5|0.5||
NPower|pwr@0||-5|10.5|3|3||
Awire|net@0||0|900|pin@7||-5|7.5|PMOS@0|s|-5|6
Awire|net@1||0|1800|pin@13||-9|4|PMOS@0|g|-8|4
Awire|net@2||0|2700|pin@15||-5|0|PMOS@0|d|-5|2
Awire|net@3||0|900|pin@15||-5|0|nms3@0|d|-5|-6.5
Awire|net@4||0|900|pin@4||-19.5|4|pin@1||-19.5|-8.5
Awire|net@5||0|900|pin@5||-21.5|-2.5|pin@2||-21.5|-16.5
Awire|net@6||0|2700|pin@3||10.5|-12.5|pin@17||10.5|4
Awire|net@7||0|900|pin@9||-14|7.5|PMOS@1|s|-14|6
Awire|net@8||0|1800|pin@4||-19.5|4|PMOS@1|g|-17|4
Awire|net@9||0|2700|pin@19||-14|0|PMOS@1|d|-14|2
Awire|net@10||0|2700|PMOS@2|s|4.5|6|pin@8||4.5|7.5
Awire|net@11||0|0|pin@17||10.5|4|PMOS@2|g|7.5|4
Awire|net@12||0|2700|pin@16||4.5|0|PMOS@2|d|4.5|2
Awire|net@13||0|1800|conn@3|y|-26|4|pin@4||-19.5|4
Awire|net@14||0|0|pin@6||-9|-2.5|pin@5||-21.5|-2.5
Awire|net@15||0|0|pin@5||-21.5|-2.5|conn@0|y|-25.5|-2.5
Awire|net@16||0|2700|pin@6||-9|-2.5|pin@13||-9|4
Awire|net@17||0|2700|pin@7||-5|7.5|pwr@0||-5|10.5
Awire|net@18||0|0|pin@8||4.5|7.5|pin@7||-5|7.5
Awire|net@19||0|0|pin@7||-5|7.5|pin@9||-14|7.5
Awire|net@20||0|2700|pin@14||0|0|conn@2|a|0|9
Awire|net@21||0|0|pin@16||4.5|0|pin@14||0|0
Awire|net@22||0|0|pin@14||0|0|pin@15||-5|0
Awire|net@23||0|1800|pin@17||10.5|4|conn@1|y|15|4
Awire|net@24||0|0|pin@15||-5|0|pin@19||-14|0
Awire|net@25||0|1800|pin@2||-21.5|-16.5|nms3@0|g|-8|-16.5
Awire|net@26||0|0|pin@3||10.5|-12.5|nms3@0|g2|-2|-12.5
Awire|net@27||0|1800|pin@1||-19.5|-8.5|nms3@0|g3|-8|-8.5
Eina|D5G2;|conn@0|a|I
Einb|D5G2;|conn@1|a|I
Einc|D5G2;|conn@3|y|I
Eout|D5G2;|conn@2|y|O
X

# Cell nand3LTen_sy{ic}
Cnand3LTen_sy;1{ic}|artwork|1021415734000|1049318933000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||2|0|1|1|||ART_color()I10
NThick-Circle|art@2||-0.5|0|6|4|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
NOpened-Thicker-Polygon|art@3||0|0|0.5|1|||ART_color()I10|trace()V[-0.25/0.5,-0.25/-0.5,0.25/-0.5]
Ngeneric:Invisible-Pin|pin@0||-0.5|1|0|0|||ART_message(D5G1;)S[sy2]
NPin|pin@1||-0.25|-3|1|1||W
NPin|pin@2||-1.5|-1.75|1|1||W
NPin|pin@3||-2.5|2|0|0||W
NPin|pin@4||-1.5|2|1|1||W
Ngeneric:Invisible-Pin|pin@5||-2.5|2|0|0||
NPin|pin@6||-1.5|0|1|1||W
NPin|pin@7||-2.5|0|0|0||W
NPin|pin@8||-0.5|-3|1|1||W
NPin|pin@9||-1.5|-3|1|1||W
NPin|pin@10||-1.5|3|1|1||W
Nschematic:Bus_Pin|pin@11||2.5|0|0|0||
Nschematic:Bus_Pin|pin@12||-2.5|0|0|0||
NPin|pin@13||-0.5|3|1|1||W
NPin|pin@14||-2.5|-2|0|0||W
NPin|pin@15||-1.5|-2|1|1||W
Nschematic:Bus_Pin|pin@16||-2.5|-2|0|0||
Ngeneric:Invisible-Pin|pin@17||-0.5|-2.25|0|0|||ART_message(D5G1.5;)S[en]
AThicker|net@0||0|FS3150|pin@1||-0.25|-3|pin@2||-1.5|-1.75|ART_color()I10
AThicker|net@1||0|FS0|pin@4||-1.5|2|pin@3||-2.5|2|ART_color()I10
AThicker|net@2||0|FS0|pin@6||-1.5|0|pin@7||-2.5|0|ART_color()I10
AThicker|net@3||0|FS0|pin@8||-0.5|-3|pin@9||-1.5|-3|ART_color()I10
AThicker|net@4||0|FS2700|pin@9||-1.5|-3|pin@10||-1.5|3|ART_color()I10
AThicker|net@5||0|FS0|pin@13||-0.5|3|pin@10||-1.5|3|ART_color()I10
AThicker|net@6||0|FS0|pin@15||-1.5|-2|pin@14||-2.5|-2|ART_color()I10
Eina|D5G1;|pin@16||I
Einb|D5G1;|pin@12||I
Einc|D5G1;|pin@5||I
Eout|D5G1;|pin@11||O
X

# Cell nand3LTen_sy{sch}
Cnand3LTen_sy;1{sch}|schematic|1021415734000|1084405272000||ATTR_Delay(D5G1;HNPX-30;Y-12.5;)I100|ATTR_X(D5G1;HNPX-30;Y-11.5;)I1|ATTR_drive0(D5G1;HNPTX-30;Y-13.5;)Sstrong0|ATTR_drive1(D5G1;HNPTX-30;Y-14.5;)Sstrong1|ATTR_verilog_template(D5G1;NTX19;Y-23;)Snand ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(ina), $(inb), $(inc));|prototype_center()I[0,0]
IPMOS;1{ic}|PMOS@0||-5|4||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX2;Y2.5;)SMath.max(((Number)@X).doubleValue()/20., 5./6.)|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@1||4.5|4|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X/2.|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@2||-14|4||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X/2.|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-28|4|4|2||
NOff-Page|conn@1||0|11|4|2|R|
NOff-Page|conn@2||17|4|4|2|RR|
NOff-Page|conn@3||-27.5|-2.5|4|2||
Inand3LTen_sy;1{ic}|nand3LTe@0||40.5|8.5||E|D0G4;|ATTR_Delay(D5G1;NPTX4;Y-2.5;)I100|ATTR_LEGATE()I1|ATTR_X(D5G1.5;NPX3;Y2.5;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1|ATTR_su()I-1
Inms3_2sy;1{ic}|nms3_2sy@0||-5|-16.5||E|D0G4;|ATTR_Delay(D5G1;NOJPX5;Y-1.5;)S@Delay|ATTR_X(D5G1.5;NOJPX-3.75;Y2.5;)S@X
NWire_Pin|pin@0||-14|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@1||-0.5|25|0|0|||ART_message(D5G6;)S[nand3LTen_sy]
NWire_Pin|pin@2||10.5|4|0.5|0.5||
NWire_Pin|pin@3||4.5|0|0.5|0.5||
NWire_Pin|pin@4||-5|0|0.5|0.5||
NWire_Pin|pin@5||0|0|0.5|0.5||
NWire_Pin|pin@6||-9|4|0.5|0.5||
Ngeneric:Invisible-Pin|pin@7||-0.5|18|0|0|||ART_message(D5G2;)S[P to N width ratio is 1 to 3]
Ngeneric:Invisible-Pin|pin@8||28.5|-16|0|0|||ART_message(D5G2;)S[X is drive strength,Two pull-ups have the same strength,as the pull-down]
Ngeneric:Invisible-Pin|pin@9||-1|15.5|0|0|||ART_message(D5G2;)S[Sized assuming that all 3 inputs go low together (but one p/u is weak)]
NWire_Pin|pin@10||-14|7.5|0.5|0.5||
NWire_Pin|pin@11||4.5|7.5|0.5|0.5||
NWire_Pin|pin@12||-5|7.5|0.5|0.5||
NWire_Pin|pin@13||-9|-2.5|0.5|0.5||
NWire_Pin|pin@14||-21.5|-2.5|0.5|0.5||
NWire_Pin|pin@15||-19.5|4|0.5|0.5||
NWire_Pin|pin@16||10.5|-12.5|0.5|0.5||
NWire_Pin|pin@17||-21.5|-16.5|0.5|0.5||
NWire_Pin|pin@18||-19.5|-8.5|0.5|0.5||
Ngeneric:Invisible-Pin|pin@19||0|20.5|0|0|||ART_message(D5G2;)S["three input, fixed-size low-threshold NAND where ina is DC signal (enable) and inb/c are symmetric"]
NPower|pwr@0||-5|10.5|3|3||
Awire|net@0||0|900|pin@12||-5|7.5|PMOS@0|s|-5|6
Awire|net@1||0|1800|pin@6||-9|4|PMOS@0|g|-8|4
Awire|net@2||0|2700|pin@4||-5|0|PMOS@0|d|-5|2
Awire|net@3||0|900|pin@4||-5|0|nms3_2sy@0|d|-5|-6.5
Awire|net@4||0|0|nms3_2sy@0|g|-7.25|-16.5|pin@17||-21.5|-16.5
Awire|net@5||0|1800|nms3_2sy@0|g2|-2|-12.5|pin@16||10.5|-12.5
Awire|net@6||0|0|nms3_2sy@0|g3|-8|-8.5|pin@18||-19.5|-8.5
Awire|net@7||0|0|pin@4||-5|0|pin@0||-14|0
Awire|net@8||0|1800|pin@2||10.5|4|conn@2|y|15|4
Awire|net@9||0|0|pin@5||0|0|pin@4||-5|0
Awire|net@10||0|0|pin@3||4.5|0|pin@5||0|0
Awire|net@11||0|2700|pin@5||0|0|conn@1|a|0|9
Awire|net@12||0|0|pin@12||-5|7.5|pin@10||-14|7.5
Awire|net@13||0|0|pin@11||4.5|7.5|pin@12||-5|7.5
Awire|net@14||0|2700|pin@12||-5|7.5|pwr@0||-5|10.5
Awire|net@15||0|2700|pin@13||-9|-2.5|pin@6||-9|4
Awire|net@16||0|0|pin@14||-21.5|-2.5|conn@3|y|-25.5|-2.5
Awire|net@17||0|0|pin@13||-9|-2.5|pin@14||-21.5|-2.5
Awire|net@18||0|1800|conn@0|y|-26|4|pin@15||-19.5|4
Awire|net@19||0|2700|pin@3||4.5|0|PMOS@1|d|4.5|2
Awire|net@20||0|0|pin@2||10.5|4|PMOS@1|g|7.5|4
Awire|net@21||0|2700|PMOS@1|s|4.5|6|pin@11||4.5|7.5
Awire|net@22||0|2700|pin@0||-14|0|PMOS@2|d|-14|2
Awire|net@23||0|1800|pin@15||-19.5|4|PMOS@2|g|-17|4
Awire|net@24||0|900|pin@10||-14|7.5|PMOS@2|s|-14|6
Awire|net@25||0|2700|pin@16||10.5|-12.5|pin@2||10.5|4
Awire|net@26||0|900|pin@14||-21.5|-2.5|pin@17||-21.5|-16.5
Awire|net@27||0|900|pin@15||-19.5|4|pin@18||-19.5|-8.5
Eina|D5G2;|conn@3|a|I
Einb|D5G2;|conn@2|a|I
Einc|D5G2;|conn@0|y|I
Eout|D5G2;|conn@1|y|O
X

# Cell nand3MLT{ic}
Cnand3MLT;1{ic}|artwork|1021415734000|1048703082000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOpened-Thicker-Polygon|art@1||-0.5|0|1|1|||ART_color()I10|trace()V[-0.5/-0.5,-0.5/0.5,0/-0.5,0.5/0.5,0.5/-0.5]
NOpened-Thicker-Polygon|art@2||0.75|0|0.5|1|||ART_color()I10|trace()V[-0.25/0.5,-0.25/-0.5,0.25/-0.5]
NThick-Circle|art@3||2|0|1|1|||ART_color()I10
NThick-Circle|art@4||-0.5|0|6|4|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
NPin|pin@0||-2.5|2|0|0||W
NPin|pin@1||-1.5|2|1|1||W
Ngeneric:Invisible-Pin|pin@2||-2.5|2|0|0||
NPin|pin@3||-1.5|0|1|1||W
NPin|pin@4||-2.5|0|0|0||W
NPin|pin@5||-0.5|-3|1|1||W
NPin|pin@6||-1.5|-3|1|1||W
NPin|pin@7||-1.5|3|1|1||W
Nschematic:Bus_Pin|pin@8||2.5|0|0|0||
Nschematic:Bus_Pin|pin@9||-2.5|0|0|0||
NPin|pin@10||-0.5|3|1|1||W
NPin|pin@11||-2.5|-2|0|0||W
NPin|pin@12||-1.5|-2|1|1||W
Nschematic:Bus_Pin|pin@13||-2.5|-2|0|0||
NPin|pin@14||-1.5|-1.75|1|1||W
NPin|pin@15||-0.25|-3|1|1||W
AThicker|net@0||0|FS0|pin@1||-1.5|2|pin@0||-2.5|2|ART_color()I10
AThicker|net@1||0|FS0|pin@3||-1.5|0|pin@4||-2.5|0|ART_color()I10
AThicker|net@2||0|FS0|pin@5||-0.5|-3|pin@6||-1.5|-3|ART_color()I10
AThicker|net@3||0|FS2700|pin@6||-1.5|-3|pin@7||-1.5|3|ART_color()I10
AThicker|net@4||0|FS0|pin@10||-0.5|3|pin@7||-1.5|3|ART_color()I10
AThicker|net@5||0|FS0|pin@12||-1.5|-2|pin@11||-2.5|-2|ART_color()I10
AThicker|net@6||0|FS3150|pin@15||-0.25|-3|pin@14||-1.5|-1.75|ART_color()I10
Eina|D5G1;|pin@13||I
Einb|D5G1;|pin@9||I
Einc|D5G1;|pin@2||I
Eout|D5G1;|pin@8||O
X

# Cell nand3MLT{sch}
Cnand3MLT;1{sch}|schematic|1021415734000|1117668086431||ATTR_Delay(D5G1;HNPX-29;Y-7;)I100|ATTR_X(D5G1;HNPX-29;Y-6;)SLE.getdrive()|ATTR_drive0(D5G1;HNPTX-29;Y-8;)Sstrong0|ATTR_drive1(D5G1;HNPTX-29;Y-9;)Sstrong1|ATTR_verilog_template(D5G1;NTX20.5;Y-17.5;)Snand ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(ina), $(inb), $(inc));|prototype_center()I[0,0]
IPMOS;1{ic}|PMOS@0||-5|4||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X/2.|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@1||4.5|4|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X/2.|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@2||-14|4||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X/2.|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-34.5|4|4|2||
NOff-Page|conn@1||19|10|4|2||
NOff-Page|conn@2||23|-1|4|2|RR|
NOff-Page|conn@3||-23|-12|4|2||
Inand3MLT;1{ic}|nand3MLT@0||38|26||E|D0G4;|ATTR_Delay(D5G1;NPTX4;Y-2.5;)I100|ATTR_X(D5G1.5;NOJPX3;Y2.5;)SLE.getdrive()|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Inms3;1{ic}|nms3@0||0|-12||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX-2;Y0.5;)S@X
NWire_Pin|pin@14||9|-1|0.5|0.5||
NWire_Pin|pin@15||0|10|0.5|0.5||
Ngeneric:Invisible-Pin|pin@26||33|-10.5|0|0|||ART_message(D5G2;)S[X is drive strength,Two pull-ups have the same strength,as the pull-down]
Ngeneric:Invisible-Pin|pin@27||0|21|0|0|||ART_message(D5G2;)S[Sized assuming at least 2 of 3 inputs go low together]
Ngeneric:Invisible-Pin|pin@28||-0.5|23|0|0|||ART_message(D5G2;)S[P to N width ratio is 1 to 3]
NWire_Pin|pin@29||9|-8|0.5|0.5||
NWire_Pin|pin@30||-18|-4|0.5|0.5||
NWire_Pin|pin@31||-18|4|0.5|0.5||
NWire_Pin|pin@32||-14|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@33||-0.5|30|0|0|||ART_message(D5G6;)S[nand3MLT]
NWire_Pin|pin@34||9|4|0.5|0.5||
NWire_Pin|pin@35||4.5|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@36||-0.5|25|0|0|||ART_message(D5G2;)S["three input, fixed-size NAND"]
NWire_Pin|pin@37||-5|0|0.5|0.5||
NWire_Pin|pin@38||0|0|0.5|0.5||
NWire_Pin|pin@39||-9|4|0.5|0.5||
NWire_Pin|pin@40||-9|-12|0.5|0.5||
NWire_Pin|pin@41||4.5|7.5|0.5|0.5||
NWire_Pin|pin@42||-14|7.5|0.5|0.5||
NWire_Pin|pin@43||-5|7.5|0.5|0.5||
NPower|pwr@0||-5|11.5|3|3||
Awire|net@28||0|900|pin@34||9|4|pin@14||9|-1
Awire|net@29||0|900|pin@14||9|-1|pin@29||9|-8
Awire|net@30||0|2700|pin@40||-9|-12|pin@39||-9|4
Awire|net@33||0|2700|pin@38||0|0|pin@15||0|10
Awire|net@42||0|0|pin@29||9|-8|nms3@0|g2|3|-8
Awire|net@43||0|0|nms3@0|g3|-3|-4|pin@30||-18|-4
Awire|net@44||0|2700|pin@30||-18|-4|pin@31||-18|4
Awire|net@45||0|0|pin@37||-5|0|pin@32||-14|0
Awire|net@46||0|0|nms3@0|g|-3|-12|pin@40||-9|-12
Awire|net@47||0|900|pin@38||0|0|nms3@0|d|0|-2
Awire|net@48||0|0|pin@38||0|0|pin@37||-5|0
Awire|net@49||0|0|pin@35||4.5|0|pin@38||0|0
Awire|net@50||0|2700|pin@37||-5|0|PMOS@0|d|-5|2
Awire|net@51||0|1800|pin@39||-9|4|PMOS@0|g|-8|4
Awire|net@52||0|2700|pin@35||4.5|0|PMOS@1|d|4.5|2
Awire|net@53||0|1800|PMOS@1|g|7.5|4|pin@34||9|4
Awire|net@54||0|2700|pin@32||-14|0|PMOS@2|d|-14|2
Awire|net@55||0|0|PMOS@2|g|-17|4|pin@31||-18|4
Awire|net@56||0|900|pin@41||4.5|7.5|PMOS@1|s|4.5|6
Awire|net@57||0|2700|PMOS@2|s|-14|6|pin@42||-14|7.5
Awire|net@58||0|1800|pin@43||-5|7.5|pin@41||4.5|7.5
Awire|net@59||0|1800|pin@42||-14|7.5|pin@43||-5|7.5
Awire|net@60||0|900|pin@43||-5|7.5|PMOS@0|s|-5|6
Awire|net@61||0|2700|pin@43||-5|7.5|pwr@0||-5|11.5
Awire|net@66||0|1800|conn@3|y|-21|-12|pin@40||-9|-12
Awire|net@67||0|1800|conn@0|y|-32.5|4|pin@31||-18|4
Awire|net@70||0|1800|pin@14||9|-1|conn@2|y|21|-1
Awire|net@75||0|0|conn@1|a|17|10|pin@15||0|10
Eina|D5G2;|conn@3|a|I
Einb|D5G2;|conn@2|a|I
Einc|D5G2;|conn@0|y|I
Eout|D5G2;|conn@1|y|O
X

# Cell nand3en{ic}
Cnand3en;1{ic}|artwork|1021415734000|1049309304000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||2|0|1|1|||ART_color()I10
NThick-Circle|art@2||-0.5|0|6|4|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
Ngeneric:Invisible-Pin|pin@0||-0.5|-2.25|0|0|||ART_message(D5G1.5;)S[en]
NPin|pin@1||-2.5|2|0|0||W
NPin|pin@2||-1.5|2|1|1||W
Ngeneric:Invisible-Pin|pin@3||-2.5|2|0|0||
NPin|pin@4||-1.5|0|1|1||W
NPin|pin@5||-2.5|0|0|0||W
NPin|pin@6||-0.5|-3|1|1||W
NPin|pin@7||-1.5|-3|1|1||W
NPin|pin@8||-1.5|3|1|1||W
Nschematic:Bus_Pin|pin@9||2.5|0|0|0||
Nschematic:Bus_Pin|pin@10||-2.5|0|0|0||
NPin|pin@11||-0.5|3|1|1||W
NPin|pin@12||-2.5|-2|0|0||W
NPin|pin@13||-1.5|-2|1|1||W
Nschematic:Bus_Pin|pin@14||-2.5|-2|0|0||
NPin|pin@15||-1.5|-1.75|1|1||W
NPin|pin@16||-0.25|-3|1|1||W
AThicker|net@0||0|FS0|pin@2||-1.5|2|pin@1||-2.5|2|ART_color()I10
AThicker|net@1||0|FS0|pin@4||-1.5|0|pin@5||-2.5|0|ART_color()I10
AThicker|net@2||0|FS0|pin@6||-0.5|-3|pin@7||-1.5|-3|ART_color()I10
AThicker|net@3||0|FS2700|pin@7||-1.5|-3|pin@8||-1.5|3|ART_color()I10
AThicker|net@4||0|FS0|pin@11||-0.5|3|pin@8||-1.5|3|ART_color()I10
AThicker|net@5||0|FS0|pin@13||-1.5|-2|pin@12||-2.5|-2|ART_color()I10
AThicker|net@6||0|FS3150|pin@16||-0.25|-3|pin@15||-1.5|-1.75|ART_color()I10
Eina|D5G1;|pin@14||I
Einb|D5G1;|pin@10||I
Einc|D5G1;|pin@3||I
Eout|D5G1;|pin@9||O
X

# Cell nand3en{sch}
Cnand3en;1{sch}|schematic|1021415734000|1084405272000||ATTR_Delay(D5G1;HNPX-29;Y-7;)I100|ATTR_X(D5G1;HNPX-29;Y-6;)I1|ATTR_drive0(D5G1;HNPTX-29;Y-8;)Sstrong0|ATTR_drive1(D5G1;HNPTX-29;Y-9;)Sstrong1|ATTR_verilog_template(D5G1;NTX20.5;Y-17.5;)Snand ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(ina), $(inb), $(inc));|prototype_center()I[0,0]
IPMOS;1{ic}|PMOS@0||-5|4||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX2;Y2;)SMath.max(((Number)@X).doubleValue()/10., 5./6.)|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@1||4.5|4|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@2||-14|4||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-22|4|4|2||
NOff-Page|conn@1||0|14.5|4|2|R|
NOff-Page|conn@2||14|-1|4|2|RR|
NOff-Page|conn@3||-15|-12|4|2||
Inand3en;1{ic}|nand3en@0||29|14||E|D0G4;|ATTR_Delay(D5G1;NPTX4;Y-2.5;)I100|ATTR_X(D5G1.5;NPX3;Y2.5;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Inms3;1{ic}|nms3@0||0|-12||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX-2;Y0.5;)S@X
NWire_Pin|pin@0||9|-8|0.5|0.5||
NWire_Pin|pin@1||-18|-4|0.5|0.5||
NWire_Pin|pin@2||-18|4|0.5|0.5||
NWire_Pin|pin@3||-14|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@4||-0.5|27|0|0|||ART_message(D5G6;)S[nand3en]
NWire_Pin|pin@5||9|-1|0.5|0.5||
NWire_Pin|pin@6||9|4|0.5|0.5||
NWire_Pin|pin@7||4.5|0|0.5|0.5||
NWire_Pin|pin@8||-9|-12|0.5|0.5||
Ngeneric:Invisible-Pin|pin@9||-0.5|22|0|0|||ART_message(D5G2;)S["three input, fixed-size NAND where ina is DC signal (enable)"]
NWire_Pin|pin@10||-5|0|0.5|0.5||
NWire_Pin|pin@11||0|0|0.5|0.5||
NWire_Pin|pin@12||-9|4|0.5|0.5||
Ngeneric:Invisible-Pin|pin@13||-0.5|19.5|0|0|||ART_message(D5G2;)S[P to N width ratio is 2 to 3]
Ngeneric:Invisible-Pin|pin@14||30|-10|0|0|||ART_message(D5G2;)S[X is drive strength,Each pull-up has the same strength,as the pull-down]
NWire_Pin|pin@15||4.5|7.5|0.5|0.5||
NWire_Pin|pin@16||-14|7.5|0.5|0.5||
NWire_Pin|pin@17||-5|7.5|0.5|0.5||
NPower|pwr@0||-5|11.5|3|3||
Awire|net@0||0|900|pin@17||-5|7.5|PMOS@0|s|-5|6
Awire|net@1||0|1800|pin@12||-9|4|PMOS@0|g|-8|4
Awire|net@2||0|2700|pin@10||-5|0|PMOS@0|d|-5|2
Awire|net@3||0|1800|pin@8||-9|-12|nms3@0|g|-3|-12
Awire|net@4||0|900|pin@5||9|-1|pin@0||9|-8
Awire|net@5||0|0|pin@0||9|-8|nms3@0|g2|3|-8
Awire|net@6||0|0|nms3@0|g3|-3|-4|pin@1||-18|-4
Awire|net@7||0|2700|pin@1||-18|-4|pin@2||-18|4
Awire|net@8||0|0|pin@2||-18|4|conn@0|y|-20|4
Awire|net@9||0|0|pin@10||-5|0|pin@3||-14|0
Awire|net@10||0|900|pin@11||0|0|nms3@0|d|0|-2
Awire|net@11||0|1800|pin@5||9|-1|conn@2|y|12|-1
Awire|net@12||0|2700|pin@5||9|-1|pin@6||9|4
Awire|net@13||0|0|pin@8||-9|-12|conn@3|y|-13|-12
Awire|net@14||0|0|pin@11||0|0|pin@10||-5|0
Awire|net@15||0|0|pin@7||4.5|0|pin@11||0|0
Awire|net@16||0|2700|pin@11||0|0|conn@1|a|0|12.5
Awire|net@17||0|2700|pin@8||-9|-12|pin@12||-9|4
Awire|net@18||0|2700|pin@7||4.5|0|PMOS@1|d|4.5|2
Awire|net@19||0|1800|PMOS@1|g|7.5|4|pin@6||9|4
Awire|net@20||0|2700|pin@3||-14|0|PMOS@2|d|-14|2
Awire|net@21||0|0|PMOS@2|g|-17|4|pin@2||-18|4
Awire|net@22||0|900|pin@15||4.5|7.5|PMOS@1|s|4.5|6
Awire|net@23||0|2700|PMOS@2|s|-14|6|pin@16||-14|7.5
Awire|net@24||0|1800|pin@17||-5|7.5|pin@15||4.5|7.5
Awire|net@25||0|1800|pin@16||-14|7.5|pin@17||-5|7.5
Awire|net@26||0|2700|pin@17||-5|7.5|pwr@0||-5|11.5
Eina|D5G2;|conn@3|a|I
Einb|D5G2;|conn@2|a|I
Einc|D5G2;|conn@0|y|I
Eout|D5G2;|conn@1|y|O
X

# Cell nand3en_sy{ic}
Cnand3en_sy;1{ic}|artwork|1021415734000|1049312850000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-0.5|0|6|4|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
NThick-Circle|art@2||2|0|1|1|||ART_color()I10
Ngeneric:Invisible-Pin|pin@0||-0.5|1|0|0|||ART_message(D5G1;)S[sy2]
NPin|pin@1||-0.25|-3|1|1||W
NPin|pin@2||-1.5|-1.75|1|1||W
Nschematic:Bus_Pin|pin@3||-2.5|-2|0|0||
NPin|pin@4||-1.5|-2|1|1||W
NPin|pin@5||-2.5|-2|0|0||W
NPin|pin@6||-0.5|3|1|1||W
Nschematic:Bus_Pin|pin@7||-2.5|0|0|0||
Nschematic:Bus_Pin|pin@8||2.5|0|0|0||
NPin|pin@9||-1.5|3|1|1||W
NPin|pin@10||-1.5|-3|1|1||W
NPin|pin@11||-0.5|-3|1|1||W
NPin|pin@12||-2.5|0|0|0||W
NPin|pin@13||-1.5|0|1|1||W
Ngeneric:Invisible-Pin|pin@14||-2.5|2|0|0||
NPin|pin@15||-1.5|2|1|1||W
NPin|pin@16||-2.5|2|0|0||W
Ngeneric:Invisible-Pin|pin@17||-0.5|-2.25|0|0|||ART_message(D5G1.5;)S[en]
AThicker|net@0||0|FS3150|pin@1||-0.25|-3|pin@2||-1.5|-1.75|ART_color()I10
AThicker|net@1||0|FS0|pin@4||-1.5|-2|pin@5||-2.5|-2|ART_color()I10
AThicker|net@2||0|FS0|pin@6||-0.5|3|pin@9||-1.5|3|ART_color()I10
AThicker|net@3||0|FS2700|pin@10||-1.5|-3|pin@9||-1.5|3|ART_color()I10
AThicker|net@4||0|FS0|pin@11||-0.5|-3|pin@10||-1.5|-3|ART_color()I10
AThicker|net@5||0|FS0|pin@13||-1.5|0|pin@12||-2.5|0|ART_color()I10
AThicker|net@6||0|FS0|pin@15||-1.5|2|pin@16||-2.5|2|ART_color()I10
Eina|D5G1;|pin@3||I
Einb|D5G1;|pin@7||I
Einc|D5G1;|pin@14||I
Eout|D5G1;|pin@8||O
X

# Cell nand3en_sy{sch}
Cnand3en_sy;1{sch}|schematic|1021415734000|1084405272000||ATTR_Delay(D5G1;HNPX-29;Y-7;)I100|ATTR_X(D5G1;HNPX-29;Y-6;)I1|ATTR_drive0(D5G1;HNPTX-29;Y-8;)Sstrong0|ATTR_drive1(D5G1;HNPTX-29;Y-9;)Sstrong1|ATTR_verilog_template(D5G1;NTX20.5;Y-17.5;)Snand ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(ina), $(inb), $(inc));|prototype_center()I[0,0]
IPMOS;1{ic}|PMOS@0||-5|4||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3;Y1;)SMath.max(((Number)@X).doubleValue()/10., 5./6.)|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@1||-14|4||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@2||4.5|4|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-15|-13|4|2||
NOff-Page|conn@1||14|-1|4|2|RR|
NOff-Page|conn@2||0|14.5|4|2|R|
NOff-Page|conn@3||-22|4|4|2||
Inand3en_sy;1{ic}|nand3en_@0||29|14||E|D0G4;|ATTR_Delay(D5G1;NPTX4;Y-2.5;)I100|ATTR_X(D5G1.5;NPX3;Y2.5;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Inms3_2sy;1{ic}|nms3_2sy@0||0|-13||E|D0G4;|ATTR_Delay(D5G1;NOJPTX5;Y-1.5;)S@Delay|ATTR_X(D5G1.5;NOJPX-3.75;Y2.5;)S@X
NWire_Pin|pin@0||-18|-5|0.5|0.5||
NWire_Pin|pin@1||-5|7.5|0.5|0.5||
NWire_Pin|pin@2||-14|7.5|0.5|0.5||
NWire_Pin|pin@3||4.5|7.5|0.5|0.5||
Ngeneric:Invisible-Pin|pin@4||30|-10|0|0|||ART_message(D5G2;)S[X is drive strength,Each pull-up has the same strength,as the pull-down]
Ngeneric:Invisible-Pin|pin@5||-0.5|19.5|0|0|||ART_message(D5G2;)S[P to N width ratio is 2 to 3]
NWire_Pin|pin@6||-9|4|0.5|0.5||
NWire_Pin|pin@7||0|0|0.5|0.5||
NWire_Pin|pin@8||-5|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@9||-0.5|22|0|0|||ART_message(D5G2;)S["three input, fixed-size NAND where ina is DC signal (enable) and inb/c are symmetric"]
NWire_Pin|pin@10||-9|-13|0.5|0.5||
NWire_Pin|pin@11||4.5|0|0.5|0.5||
NWire_Pin|pin@12||9|4|0.5|0.5||
NWire_Pin|pin@13||9|-1|0.5|0.5||
Ngeneric:Invisible-Pin|pin@14||-0.5|27|0|0|||ART_message(D5G6;)S[nand3en_sy]
NWire_Pin|pin@15||-14|0|0.5|0.5||
NWire_Pin|pin@16||-18|4|0.5|0.5||
NWire_Pin|pin@17||9|-9|0.5|0.5||
NPower|pwr@0||-5|11.5|3|3||
Awire|net@0||0|900|pin@1||-5|7.5|PMOS@0|s|-5|6
Awire|net@1||0|1800|pin@6||-9|4|PMOS@0|g|-8|4
Awire|net@2||0|2700|pin@8||-5|0|PMOS@0|d|-5|2
Awire|net@3||0|900|pin@16||-18|4|pin@0||-18|-5
Awire|net@4||0|2700|pin@17||9|-9|pin@13||9|-1
Awire|net@5||0|1800|pin@10||-9|-13|nms3_2sy@0|g|-2.25|-13
Awire|net@6||0|1800|nms3_2sy@0|g2|3|-9|pin@17||9|-9
Awire|net@7||0|0|nms3_2sy@0|g3|-3|-5|pin@0||-18|-5
Awire|net@8||0|900|pin@7||0|0|nms3_2sy@0|d|0|-3
Awire|net@9||0|2700|pin@1||-5|7.5|pwr@0||-5|11.5
Awire|net@10||0|1800|pin@2||-14|7.5|pin@1||-5|7.5
Awire|net@11||0|1800|pin@1||-5|7.5|pin@3||4.5|7.5
Awire|net@12||0|2700|PMOS@1|s|-14|6|pin@2||-14|7.5
Awire|net@13||0|900|pin@3||4.5|7.5|PMOS@2|s|4.5|6
Awire|net@14||0|0|PMOS@1|g|-17|4|pin@16||-18|4
Awire|net@15||0|2700|pin@15||-14|0|PMOS@1|d|-14|2
Awire|net@16||0|1800|PMOS@2|g|7.5|4|pin@12||9|4
Awire|net@17||0|2700|pin@11||4.5|0|PMOS@2|d|4.5|2
Awire|net@18||0|2700|pin@10||-9|-13|pin@6||-9|4
Awire|net@19||0|2700|pin@7||0|0|conn@2|a|0|12.5
Awire|net@20||0|0|pin@11||4.5|0|pin@7||0|0
Awire|net@21||0|0|pin@7||0|0|pin@8||-5|0
Awire|net@22||0|0|pin@10||-9|-13|conn@0|y|-13|-13
Awire|net@23||0|2700|pin@13||9|-1|pin@12||9|4
Awire|net@24||0|1800|pin@13||9|-1|conn@1|y|12|-1
Awire|net@25||0|0|pin@8||-5|0|pin@15||-14|0
Awire|net@26||0|0|pin@16||-18|4|conn@3|y|-20|4
Eina|D5G2;|conn@0|a|I
Einb|D5G2;|conn@1|a|I
Einc|D5G2;|conn@3|y|I
Eout|D5G2;|conn@2|y|O
X

# Cell nms2{ic}
Cnms2;1{ic}|artwork|1021415734000|1084377264000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NPin|pin@0||-1|-2|1|1||W
NPin|pin@1||0|-3|0|0||W
NPin|pin@2||1|-2|1|1||W
NPin|pin@3||0|-2|1|1||W
NPin|pin@4||0|-2|1|1||W
Nschematic:Bus_Pin|pin@5||0|6|0|0||
Nschematic:Bus_Pin|pin@6||-3|0|0|0||
Nschematic:Bus_Pin|pin@7||3|4|0|0||
NPin|pin@8||-1.5|0|1|1|RR|W
NPin|pin@9||-3|0|0|0|RR|W
NPin|pin@10||-1.5|1|1|1||W
NPin|pin@11||-1.5|-1|1|1||W
NPin|pin@12||0|-1|1|1||W
NPin|pin@13||-0.75|-1|1|1||W
NPin|pin@14||-0.75|1|1|1||W
NPin|pin@15||0|1|1|1||W
NPin|pin@16||0|2|1|1||W
NPin|pin@17||0|6|0|0|RR|W
NPin|pin@18||0|5|1|1|YRR|W
NPin|pin@19||0.75|5|1|1|YRR|W
NPin|pin@20||0.75|3|1|1|YRR|W
NPin|pin@21||0|3|1|1|YRR|W
NPin|pin@22||1.5|3|1|1|YRR|W
NPin|pin@23||1.5|5|1|1|YRR|W
NPin|pin@24||0|2|1|1|YRR|W
NPin|pin@25||3|4|0|0||W
NPin|pin@26||1.5|4|1|1|Y|W
AThicker|net@0||0|FS0|pin@3||0|-2|pin@0||-1|-2|ART_color()I10
AThicker|net@1||0|FS0|pin@2||1|-2|pin@3||0|-2|ART_color()I10
AThicker|net@2||0|FS1350|pin@0||-1|-2|pin@1||0|-3|ART_color()I10
AThicker|net@3||0|FS2250|pin@1||0|-3|pin@2||1|-2|ART_color()I10
AThicker|net@4||0|FS900|pin@12||0|-1|pin@4||0|-2|ART_color()I10
AThicker|net@5||0|FS900|pin@10||-1.5|1|pin@11||-1.5|-1|ART_color()I10
AThicker|net@6||0|FS1800|pin@13||-0.75|-1|pin@12||0|-1|ART_color()I10
AThicker|net@7||0|FS900|pin@16||0|2|pin@15||0|1|ART_color()I10
AThicker|net@8||0|FS900|pin@14||-0.75|1|pin@13||-0.75|-1|ART_color()I10
AThicker|net@9||0|FS0|pin@15||0|1|pin@14||-0.75|1|ART_color()I10
AThicker|net@10||0|FS1800|pin@9||-3|0|pin@8||-1.5|0|ART_color()I10
AThicker|net@11||0|FS900|pin@21||0|3|pin@24||0|2|ART_color()I10
AThicker|net@12||0|FS0|pin@20||0.75|3|pin@21||0|3|ART_color()I10
AThicker|net@13||0|FS900|pin@17||0|6|pin@18||0|5|ART_color()I10
AThicker|net@14||0|FS1800|pin@18||0|5|pin@19||0.75|5|ART_color()I10
AThicker|net@15||0|FS900|pin@23||1.5|5|pin@22||1.5|3|ART_color()I10
AThicker|net@16||0|FS900|pin@19||0.75|5|pin@20||0.75|3|ART_color()I10
AThicker|net@17||0|FS0|pin@25||3|4|pin@26||1.5|4|ART_color()I10
Ed|D5G1;|pin@5||O
Eg|D5G1;|pin@6||I
Eg2|D5G1;|pin@7||I
X

# Cell nms2{sch}
Cnms2;1{sch}|schematic|1021415734000|1084377274000||ATTR_Delay(D5G1;HNPX-9;Y-15.5;)I100|ATTR_X(D5G1;HNPX-9;Y-14.5;)I1|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||0|-4|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X*2.0|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)S1
INMOS;1{ic}|NMOS@1||0|-11||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X*2.0|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)S1|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-10|-11|4|2||
NOff-Page|conn@1||8|0|4|2|Y|
NOff-Page|conn@2||8|-4|4|2|YRR|
NGround|gnd@0||0|-19|3|4||
Inms2;1{ic}|nms2@0||29|0||E|D0G4;|ATTR_Delay(D5G1;NPTX3;Y-0.5;)I100|ATTR_X(D5G1.5;NPX-2.25;Y1.5;)I1
NWire_Pin|pin@0||0|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@1||-0.5|4|0|0|||ART_message(D5G2;)S[two fixed-size N-type transistors to GND]
Ngeneric:Invisible-Pin|pin@2||0|8.5|0|0|||ART_message(D5G6;)S[nms2]
Awire|net@0||0|2700|NMOS@1|d|0|-9|NMOS@0|s|0|-6|NET_ncc_match()SNCCmatch2
Awire|net@1||0|900|pin@0||0|0|NMOS@0|d|0|-2
Awire|net@2||0|0|conn@2|y|6|-4|NMOS@0|g|3|-4
Awire|net@3||0|2700|gnd@0||0|-17|NMOS@1|s|0|-13
Awire|net@4||0|1800|conn@0|y|-8|-11|NMOS@1|g|-3|-11
Awire|net@5||0|1800|pin@0||0|0|conn@1|a|6|0
Ed|D5G2;|conn@1|y|O
Eg|D5G2;|conn@0|a|I
Eg2|D5G2;|conn@2|a|I
X

# Cell nms2_sy{ic}
Cnms2_sy;1{ic}|artwork|1021415734000|1084377287000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
Nschematic:Bus_Pin|pin@0||0|6|0|0||
Nschematic:Bus_Pin|pin@1||-3|0|0|0||
Nschematic:Bus_Pin|pin@2||3|4|0|0||
NPin|pin@3||-1.5|0|1|1|RR|W
NPin|pin@4||-3|0|0|0|RR|W
NPin|pin@5||0|-2|1|1||W
NPin|pin@6||1|-2|1|1||W
NPin|pin@7||0|-3|0|0||W
NPin|pin@8||-1|-2|1|1||W
NPin|pin@9||-1.5|1|1|1||W
NPin|pin@10||-1.5|-1|1|1||W
NPin|pin@11||0|-1|1|1||W
NPin|pin@12||-0.75|-1|1|1||W
NPin|pin@13||-0.75|1|1|1||W
NPin|pin@14||-0.25|1|1|1||W
NPin|pin@15||0|6|0|0|RR|W
NPin|pin@16||0|5|1|1|YRR|W
NPin|pin@17||0.75|5|1|1|YRR|W
NPin|pin@18||0.75|3|1|1|YRR|W
NPin|pin@19||1.5|3|1|1|YRR|W
NPin|pin@20||1.5|5|1|1|YRR|W
NPin|pin@21||3|4|0|0||W
NPin|pin@22||1.5|4|1|1|Y|W
NPin|pin@23||-0.75|5|1|1||W
NPin|pin@24||-0.75|3|1|1||W
NPin|pin@25||-1.5|4|1|1|RR|W
NPin|pin@26||-2.25|4|1|1|RR|W
NPin|pin@27||-1.5|5|1|1||W
NPin|pin@28||-1.5|3|1|1||W
NPin|pin@29||1.5|0|1|1|Y|W
NPin|pin@30||2.25|0|1|1|Y|W
NPin|pin@31||1.5|1|1|1|YRR|W
NPin|pin@32||1.5|-1|1|1|YRR|W
NPin|pin@33||0|-1|1|1|YRR|W
NPin|pin@34||0.75|-1|1|1|YRR|W
NPin|pin@35||0.75|1|1|1|YRR|W
NPin|pin@36||0.25|3|1|1||W
NPin|pin@37||-0.25|3|1|1||W
NPin|pin@38||0.25|1|1|1||W
NPin|pin@39||2.25|4|1|1||W
NPin|pin@40||-2.25|0|1|1||W
AThicker|net@0||0|FS900|pin@13||-0.75|1|pin@12||-0.75|-1|ART_color()I10
AThicker|net@1||0|FS0|pin@14||-0.25|1|pin@13||-0.75|1|ART_color()I10
AThicker|net@2||0|FS1350|pin@8||-1|-2|pin@7||0|-3|ART_color()I10
AThicker|net@3||0|FS0|pin@5||0|-2|pin@8||-1|-2|ART_color()I10
AThicker|net@4||0|FS900|pin@9||-1.5|1|pin@10||-1.5|-1|ART_color()I10
AThicker|net@5||0|FS1800|pin@4||-3|0|pin@3||-1.5|0|ART_color()I10
AThicker|net@6||0|FS1800|pin@12||-0.75|-1|pin@11||0|-1|ART_color()I10
AThicker|net@7||0|FS900|pin@11||0|-1|pin@5||0|-2|ART_color()I10
AThicker|net@8||0|FS2250|pin@7||0|-3|pin@6||1|-2|ART_color()I10
AThicker|net@9||0|FS0|pin@6||1|-2|pin@5||0|-2|ART_color()I10
AThicker|net@10||0|FS900|pin@15||0|6|pin@16||0|5|ART_color()I10
AThicker|net@11||0|FS900|pin@20||1.5|5|pin@19||1.5|3|ART_color()I10
AThicker|net@12||0|FS1800|pin@16||0|5|pin@17||0.75|5|ART_color()I10
AThicker|net@13||0|FS900|pin@17||0.75|5|pin@18||0.75|3|ART_color()I10
AThicker|net@14||0|FS1800|pin@23||-0.75|5|pin@16||0|5|ART_color()I10
AThicker|net@15||0|FS2700|pin@24||-0.75|3|pin@23||-0.75|5|ART_color()I10
AThicker|net@16||0|FS1800|pin@26||-2.25|4|pin@25||-1.5|4|ART_color()I10
AThicker|net@17||0|FS900|pin@27||-1.5|5|pin@28||-1.5|3|ART_color()I10
AThicker|net@18||0|FS0|pin@30||2.25|0|pin@29||1.5|0|ART_color()I10
AThicker|net@19||0|FS900|pin@35||0.75|1|pin@34||0.75|-1|ART_color()I10
AThicker|net@20||0|FS0|pin@34||0.75|-1|pin@33||0|-1|ART_color()I10
AThicker|net@21||0|FS900|pin@31||1.5|1|pin@32||1.5|-1|ART_color()I10
AThicker|net@22||0|FS759|pin@36||0.25|3|pin@14||-0.25|1|ART_color()I10
AThicker|net@23||0|FS0|pin@18||0.75|3|pin@36||0.25|3|ART_color()I10
AThicker|net@24||0|FS0|pin@37||-0.25|3|pin@24||-0.75|3|ART_color()I10
AThicker|net@25||0|FS2840|pin@38||0.25|1|pin@37||-0.25|3|ART_color()I10
AThicker|net@26||0|FS0|pin@35||0.75|1|pin@38||0.25|1|ART_color()I10
AThicker|net@27||0|FS0|pin@21||3|4|pin@22||1.5|4|ART_color()I10
AThicker|net@28||0|FS900|pin@39||2.25|4|pin@30||2.25|0|ART_color()I10
AThicker|net@29||0|FS2700|pin@40||-2.25|0|pin@26||-2.25|4|ART_color()I10
Ed|D5G1;|pin@0||O
Eg|D5G1;|pin@1||I
Eg2|D5G1;|pin@2||I
X

# Cell nms2_sy{sch}
Cnms2_sy;1{sch}|schematic|1021415734000|1084377295000||ATTR_Delay(D5G1;HNPX-17;Y-12.5;)I100|ATTR_X(D5G1;HNOJPX-17;Y-11.5;)SLE.getdrive()|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||16.5|0|4|2||
NOff-Page|conn@1||16|-5.5|4|2|YRR|
NOff-Page|conn@2||-15|-5.5|4|2||
Inms2;1{ic}|nms2@0||8|-9.5||E|D0G4;|ATTR_Delay(D5G1;NOJPX3;Y-0.5;)S@Delay|ATTR_X(D5G1.5;NOJPX-2.25;Y1.5;)S@X/2.
Inms2;1{ic}|nms2@1||-6.5|-9.5||E|D0G4;|ATTR_Delay(D5G1;NOJPX3;Y-0.5;)S@Delay|ATTR_X(D5G1.5;NOJPX-2.25;Y1.5;)S@X/2.
Inms2_sy;1{ic}|nms2_sy@0||25|11||E|D0G4;|ATTR_Delay(D5G1;NPTX5.5;Y-0.5;)I100|ATTR_X(D5G1.5;NOJPX-3.75;Y2.5;)SLE.getdrive()
Ngeneric:Invisible-Pin|pin@0||-4|14|0|0|||ART_message(D5G6;)S[nms2_sy]
Ngeneric:Invisible-Pin|pin@1||-4|9|0|0|||ART_message(D5G2;)S[symmetric fixed-size N-type two-stack]
NWire_Pin|pin@2||-6.5|0|0.5|0.5||
NWire_Pin|pin@3||-1|-9.5|0.5|0.5||
NWire_Pin|pin@4||3|-5.5|0.5|0.5||
NWire_Pin|pin@5||3|-9.5|0.5|0.5||
NWire_Pin|pin@6||-1|-5.5|0.5|0.5||
NWire_Pin|pin@7||8|0|0.5|0.5||
Awire|net@0||0|2250|pin@3||-1|-9.5|pin@4||3|-5.5
Awire|net@1||0|3150|pin@5||3|-9.5|pin@6||-1|-5.5
Awire|net@2||0|0|pin@6||-1|-5.5|nms2@1|g2|-3.5|-5.5
Awire|net@3||0|0|nms2@0|g|5|-9.5|pin@5||3|-9.5
Awire|net@4||0|0|nms2@0|g2|11|-5.5|pin@4||3|-5.5
Awire|net@5||0|0|conn@1|y|14|-5.5|nms2@0|g2|11|-5.5
Awire|net@6||0|1800|nms2@1|g|-9.5|-9.5|pin@3||-1|-9.5
Awire|net@7||0|2700|nms2@1|d|-6.5|-3.5|pin@2||-6.5|0
Awire|net@8||0|1800|pin@7||8|0|conn@0|a|14.5|0
Awire|net@9||0|1800|pin@2||-6.5|0|pin@7||8|0
Awire|net@10||0|900|pin@7||8|0|nms2@0|d|8|-3.5
Awire|net@11||0|1800|conn@2|y|-13|-5.5|nms2@1|g2|-3.5|-5.5
Ed|D5G2;|conn@0|y|O
Eg|D5G2;|conn@2|a|I
Eg2|D5G2;|conn@1|a|I
X

# Cell nms3{ic}
Cnms3;1{ic}|artwork|1021415734000|1084377312000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NPin|pin@0||1.5|4|1|1|Y|W
NPin|pin@1||3|4|0|0||W
NPin|pin@2||0|2|1|1|YRR|W
NPin|pin@3||1.5|5|1|1|YRR|W
NPin|pin@4||1.5|3|1|1|YRR|W
NPin|pin@5||0|3|1|1|YRR|W
NPin|pin@6||0.75|3|1|1|YRR|W
NPin|pin@7||0.75|5|1|1|YRR|W
NPin|pin@8||0|5|1|1|YRR|W
NPin|pin@9||0|6|0|0|RR|W
NPin|pin@10||0|2|1|1||W
NPin|pin@11||0|1|1|1||W
NPin|pin@12||-0.75|1|1|1||W
NPin|pin@13||-0.75|-1|1|1||W
NPin|pin@14||0|-1|1|1||W
NPin|pin@15||-1.5|-1|1|1||W
NPin|pin@16||-1.5|1|1|1||W
NPin|pin@17||-1|-2|1|1||W
NPin|pin@18||0|-3|0|0||W
NPin|pin@19||1|-2|1|1||W
NPin|pin@20||0|-2|1|1||W
NPin|pin@21||-3|0|0|0|RR|W
NPin|pin@22||-1.5|0|1|1|RR|W
Nschematic:Bus_Pin|pin@23||3|4|0|0||
Nschematic:Bus_Pin|pin@24||-3|0|0|0||
Nschematic:Bus_Pin|pin@25||0|10|0|0||
Ngeneric:Invisible-Pin|pin@26||-3|8|0|0||
NPin|pin@27||-1.5|8|1|1|RR|W
NPin|pin@28||-3|8|0|0|RR|W
NPin|pin@29||0|6|1|1||W
NPin|pin@30||-1.5|9|1|1||W
NPin|pin@31||-1.5|7|1|1||W
NPin|pin@32||0|7|1|1||W
NPin|pin@33||-0.75|7|1|1||W
NPin|pin@34||-0.75|9|1|1||W
NPin|pin@35||0|9|1|1||W
NPin|pin@36||0|10|0|0||W
AThicker|net@0||0|FS0|pin@1||3|4|pin@0||1.5|4|ART_color()I10
AThicker|net@1||0|FS900|pin@7||0.75|5|pin@6||0.75|3|ART_color()I10
AThicker|net@2||0|FS900|pin@3||1.5|5|pin@4||1.5|3|ART_color()I10
AThicker|net@3||0|FS1800|pin@8||0|5|pin@7||0.75|5|ART_color()I10
AThicker|net@4||0|FS900|pin@9||0|6|pin@8||0|5|ART_color()I10
AThicker|net@5||0|FS0|pin@6||0.75|3|pin@5||0|3|ART_color()I10
AThicker|net@6||0|FS900|pin@5||0|3|pin@2||0|2|ART_color()I10
AThicker|net@7||0|FS1800|pin@21||-3|0|pin@22||-1.5|0|ART_color()I10
AThicker|net@8||0|FS2250|pin@18||0|-3|pin@19||1|-2|ART_color()I10
AThicker|net@9||0|FS0|pin@20||0|-2|pin@17||-1|-2|ART_color()I10
AThicker|net@10||0|FS1350|pin@17||-1|-2|pin@18||0|-3|ART_color()I10
AThicker|net@11||0|FS0|pin@19||1|-2|pin@20||0|-2|ART_color()I10
AThicker|net@12||0|FS0|pin@11||0|1|pin@12||-0.75|1|ART_color()I10
AThicker|net@13||0|FS900|pin@12||-0.75|1|pin@13||-0.75|-1|ART_color()I10
AThicker|net@14||0|FS900|pin@10||0|2|pin@11||0|1|ART_color()I10
AThicker|net@15||0|FS900|pin@14||0|-1|pin@20||0|-2|ART_color()I10
AThicker|net@16||0|FS1800|pin@13||-0.75|-1|pin@14||0|-1|ART_color()I10
AThicker|net@17||0|FS900|pin@16||-1.5|1|pin@15||-1.5|-1|ART_color()I10
AThicker|net@18||0|FS900|pin@34||-0.75|9|pin@33||-0.75|7|ART_color()I10
AThicker|net@19||0|FS1800|pin@28||-3|8|pin@27||-1.5|8|ART_color()I10
AThicker|net@20||0|FS900|pin@32||0|7|pin@29||0|6|ART_color()I10
AThicker|net@21||0|FS1800|pin@33||-0.75|7|pin@32||0|7|ART_color()I10
AThicker|net@22||0|FS0|pin@35||0|9|pin@34||-0.75|9|ART_color()I10
AThicker|net@23||0|FS900|pin@36||0|10|pin@35||0|9|ART_color()I10
AThicker|net@24||0|FS900|pin@30||-1.5|9|pin@31||-1.5|7|ART_color()I10
Ed|D5G1;|pin@25||O
Eg|D5G1;|pin@24||I
Eg2|D5G1;|pin@23||I
Eg3|D5G1;|pin@26||I
X

# Cell nms3{sch}
Cnms3;1{sch}|schematic|1021415734000|1084405272000||ATTR_Delay(D5G1;HNPX-9.5;Y-16.5;)I100|ATTR_X(D5G1;HNOJPX-9.5;Y-15.5;)SLE.getdrive()|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||0|2.5||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S3.0*@X|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)S1
INMOS;1{ic}|NMOS@1||0|-11||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S3.0*@X|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)S1|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
INMOS;1{ic}|NMOS@2||0|-4|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S3.0*@X|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)S1|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)S1
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||8|-4|4|2|YRR|
NOff-Page|conn@1||5|6|4|2||
NOff-Page|conn@2||-10|-11|4|2||
NOff-Page|conn@3||-10|2.5|4|2||
NGround|gnd@0||0|-19|3|4||
Inms3;1{ic}|nms3@0||34|1||E|D0G4;|ATTR_Delay(D5G1;NPTX3;Y-2;)I100|ATTR_X(D5G1.5;NOJPX-2;Y0.5;)SLE.getdrive()
Ngeneric:Invisible-Pin|pin@0||0|13.5|0|0|||ART_message(D5G6;)S[nms3]
Ngeneric:Invisible-Pin|pin@1||0|9|0|0|||ART_message(D5G2;)S[three fixed-size N-type transistors to GND]
NWire_Pin|pin@2||0|6|0.5|0.5||
Awire|net@0||0|1800|pin@2||0|6|conn@1|a|3|6
Awire|net@1||0|0|NMOS@0|g|-3|2.5|conn@3|y|-8|2.5
Awire|net@2||0|2700|NMOS@0|d|0|4.5|pin@2||0|6
Awire|net@3||0|1800|conn@2|y|-8|-11|NMOS@1|g|-3|-11
Awire|net@4||0|2700|gnd@0||0|-17|NMOS@1|s|0|-13
Awire|net@5||0|0|conn@0|y|6|-4|NMOS@2|g|3|-4
Awire|net@6||0|2700|NMOS@2|d|0|-2|NMOS@0|s|0|0.5
Awire|net@7||0|2700|NMOS@1|d|0|-9|NMOS@2|s|0|-6
Ed|D5G2;|conn@1|y|O
Eg|D5G2;|conn@2|a|I
Eg2|D5G2;|conn@0|a|I
Eg3|D5G2;|conn@3|y|I
X

# Cell nms3_2sy{ic}
Cnms3_2sy;1{ic}|artwork|1021415734000|1049318895000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
Nschematic:Bus_Pin|pin@0||-3|8|2|2||
NPin|pin@1||-2.25|8|1|1|RR|W
NPin|pin@2||-3|8|1|1|RR|W
NPin|pin@3||2.25|4|1|1|Y|W
NPin|pin@4||3|4|1|1|Y|W
NPin|pin@5||-1.5|0|1|1|RR|W
NPin|pin@6||-2.25|0|1|1|RR|W
NPin|pin@7||0|-2|1|1||W
NPin|pin@8||-0.75|-1|1|1||W
NPin|pin@9||0|-1|1|1|YRR|W
NPin|pin@10||0|1|1|1|YRR|W
NPin|pin@11||-0.75|1|1|1||W
NPin|pin@12||-0.75|-1|1|1||W
NPin|pin@13||-1.5|1|1|1||W
NPin|pin@14||-1.5|-1|1|1||W
NPin|pin@15||-2.25|4|1|1||W
NPin|pin@16||2.25|8|1|1||W
NPin|pin@17||0.25|5|1|1||W
NPin|pin@18||-0.25|7|1|1||W
NPin|pin@19||0.25|7|1|1||W
NPin|pin@20||0.75|5|1|1|YRR|W
NPin|pin@21||0.75|3|1|1|YRR|W
NPin|pin@22||0|3|1|1|YRR|W
NPin|pin@23||1.5|3|1|1|YRR|W
NPin|pin@24||1.5|5|1|1|YRR|W
NPin|pin@25||2.25|4|1|1|Y|W
NPin|pin@26||1.5|4|1|1|Y|W
NPin|pin@27||-1.5|7|1|1||W
NPin|pin@28||-1.5|9|1|1||W
NPin|pin@29||-2.25|8|1|1|RR|W
NPin|pin@30||-1.5|8|1|1|RR|W
NPin|pin@31||-0.75|7|1|1||W
NPin|pin@32||-0.75|9|1|1||W
NPin|pin@33||1.5|8|1|1|Y|W
NPin|pin@34||2.25|8|0|0||W
NPin|pin@35||1.5|9|1|1|YRR|W
NPin|pin@36||1.5|7|1|1|YRR|W
NPin|pin@37||0.75|7|1|1|YRR|W
NPin|pin@38||0.75|9|1|1|YRR|W
NPin|pin@39||0|9|1|1|YRR|W
NPin|pin@40||0|10|0|0|RR|W
NPin|pin@41||-0.25|5|1|1||W
NPin|pin@42||-0.75|5|1|1||W
NPin|pin@43||-0.75|3|1|1||W
NPin|pin@44||0|3|1|1||W
NPin|pin@45||-1.5|3|1|1||W
NPin|pin@46||-1.5|5|1|1||W
NPin|pin@47||-1|-2|1|1||W
NPin|pin@48||0|-3|0|0||W
NPin|pin@49||1|-2|1|1||W
NPin|pin@50||-2.25|4|0|0|RR|W
NPin|pin@51||-1.5|4|1|1|RR|W
Nschematic:Bus_Pin|pin@52||3|4|0|0||
Nschematic:Bus_Pin|pin@53||-2.25|0|0|0||
Nschematic:Bus_Pin|pin@54||0|10|0|0||
AThicker|net@0||0|FS1800|pin@2||-3|8|pin@1||-2.25|8|ART_color()I10
AThicker|net@1||0|FS0|pin@4||3|4|pin@3||2.25|4|ART_color()I10
AThicker|net@2||0|FS1800|pin@6||-2.25|0|pin@5||-1.5|0|ART_color()I10
AThicker|net@3||0|FS2700|pin@7||0|-2|pin@9||0|-1|ART_color()I10
AThicker|net@4||0|FS1800|pin@47||-1|-2|pin@7||0|-2|ART_color()I10
AThicker|net@5||0|FS1800|pin@7||0|-2|pin@49||1|-2|ART_color()I10
AThicker|net@6||0|FS1800|pin@8||-0.75|-1|pin@9||0|-1|ART_color()I10
AThicker|net@7||0|FS2700|pin@10||0|1|pin@44||0|3|ART_color()I10
AThicker|net@8||0|FS900|pin@13||-1.5|1|pin@14||-1.5|-1|ART_color()I10
AThicker|net@9||0|FS2700|pin@12||-0.75|-1|pin@11||-0.75|1|ART_color()I10
AThicker|net@10||0|FS1800|pin@11||-0.75|1|pin@10||0|1|ART_color()I10
AThicker|net@11||0|FS2700|pin@15||-2.25|4|pin@29||-2.25|8|ART_color()I10
AThicker|net@12||0|FS900|pin@16||2.25|8|pin@25||2.25|4|ART_color()I10
AThicker|net@13||0|FS0|pin@34||2.25|8|pin@33||1.5|8|ART_color()I10
AThicker|net@14||0|FS0|pin@20||0.75|5|pin@17||0.25|5|ART_color()I10
AThicker|net@15||0|FS2840|pin@17||0.25|5|pin@18||-0.25|7|ART_color()I10
AThicker|net@16||0|FS0|pin@18||-0.25|7|pin@31||-0.75|7|ART_color()I10
AThicker|net@17||0|FS0|pin@37||0.75|7|pin@19||0.25|7|ART_color()I10
AThicker|net@18||0|FS759|pin@19||0.25|7|pin@41||-0.25|5|ART_color()I10
AThicker|net@19||0|FS900|pin@24||1.5|5|pin@23||1.5|3|ART_color()I10
AThicker|net@20||0|FS0|pin@21||0.75|3|pin@22||0|3|ART_color()I10
AThicker|net@21||0|FS900|pin@20||0.75|5|pin@21||0.75|3|ART_color()I10
AThicker|net@22||0|FS0|pin@25||2.25|4|pin@26||1.5|4|ART_color()I10
AThicker|net@23||0|FS900|pin@28||-1.5|9|pin@27||-1.5|7|ART_color()I10
AThicker|net@24||0|FS1800|pin@29||-2.25|8|pin@30||-1.5|8|ART_color()I10
AThicker|net@25||0|FS2700|pin@31||-0.75|7|pin@32||-0.75|9|ART_color()I10
AThicker|net@26||0|FS1800|pin@32||-0.75|9|pin@39||0|9|ART_color()I10
AThicker|net@27||0|FS900|pin@38||0.75|9|pin@37||0.75|7|ART_color()I10
AThicker|net@28||0|FS1800|pin@39||0|9|pin@38||0.75|9|ART_color()I10
AThicker|net@29||0|FS900|pin@35||1.5|9|pin@36||1.5|7|ART_color()I10
AThicker|net@30||0|FS900|pin@40||0|10|pin@39||0|9|ART_color()I10
AThicker|net@31||0|FS2250|pin@48||0|-3|pin@49||1|-2|ART_color()I10
AThicker|net@32||0|FS1800|pin@43||-0.75|3|pin@44||0|3|ART_color()I10
AThicker|net@33||0|FS1800|pin@50||-2.25|4|pin@51||-1.5|4|ART_color()I10
AThicker|net@34||0|FS900|pin@46||-1.5|5|pin@45||-1.5|3|ART_color()I10
AThicker|net@35||0|FS1350|pin@47||-1|-2|pin@48||0|-3|ART_color()I10
AThicker|net@36||0|FS0|pin@41||-0.25|5|pin@42||-0.75|5|ART_color()I10
AThicker|net@37||0|FS900|pin@42||-0.75|5|pin@43||-0.75|3|ART_color()I10
Ed|D5G1;|pin@54||O
Eg|D5G1;|pin@53||I
Eg2|D5G1;|pin@52||I
Eg3|D5G1;|pin@0||I
X

# Cell nms3_2sy{sch}
Cnms3_2sy;1{sch}|schematic|1021415734000|1050017640000||ATTR_Delay(D5G1;HNPX-17;Y-12.5;)I100|ATTR_X(D5G1;HNPX-17;Y-11.5;)I1|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||8|-5.5|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X*3./2.|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)S1
INMOS;1{ic}|NMOS@1||8|-11||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X*3./2.|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)S1|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
INMOS;1{ic}|NMOS@2||1.5|-19.5||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X*3.|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
INMOS;1{ic}|NMOS@3||-6.5|-5.5||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X*3./2.|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)S1
INMOS;1{ic}|NMOS@4||-6.5|-11|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X*3./2.|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)S1|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-14.5|-5.5|4|2||
NOff-Page|conn@1||-12.5|-19.5|4|2||
NOff-Page|conn@2||16|-5.5|4|2|YRR|
NOff-Page|conn@3||16.5|0|4|2||
NGround|gnd@0||1.5|-25|3|4||
Inms3_2sy;1{ic}|nms3_2sy@0||26.75|7.75||E|D0G4;|ATTR_Delay(D5G1;NPTX5;Y-1.5;)I100|ATTR_X(D5G1.5;NPX-3.75;Y2.5;)I1
NWire_Pin|pin@0||8|0|0.5|0.5||
NWire_Pin|pin@1||8|-15|0.5|0.5||
NWire_Pin|pin@2||-6.5|-15|0.5|0.5||
NWire_Pin|pin@3||1.5|-15|0.5|0.5||
NWire_Pin|pin@4||-2|-5.5|0.5|0.5||
NWire_Pin|pin@5||3.5|-11|0.5|0.5||
NWire_Pin|pin@6||3.5|-5.5|0.5|0.5||
NWire_Pin|pin@7||-2|-11|0.5|0.5||
NWire_Pin|pin@8||-6.5|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@9||-4|9|0|0|||ART_message(D5G2;)S[fixed-size N-type three-stack where two inputs are symmetric]
Ngeneric:Invisible-Pin|pin@10||-4|14|0|0|||ART_message(D5G6;)S[nms3_2sy]
Awire|net@0||0|900|NMOS@2|s|1.5|-21.5|gnd@0||1.5|-23
Awire|net@1||0|0|NMOS@3|g|-9.5|-5.5|conn@0|y|-12.5|-5.5
Awire|net@2||0|1800|NMOS@0|g|11|-5.5|conn@2|y|14|-5.5
Awire|net@3||0|0|NMOS@2|g|-1.5|-19.5|conn@1|y|-10.5|-19.5
Awire|net@4||0|1800|NMOS@3|g|-9.5|-5.5|pin@4||-2|-5.5
Awire|net@5||0|0|NMOS@0|g|11|-5.5|pin@6||3.5|-5.5
Awire|net@6||0|2700|NMOS@1|d|8|-9|NMOS@0|s|8|-7.5
Awire|net@7||0|900|pin@0||8|0|NMOS@0|d|8|-3.5
Awire|net@8||0|0|conn@3|a|14.5|0|pin@0||8|0
Awire|net@9||0|0|pin@0||8|0|pin@8||-6.5|0
Awire|net@10||0|2700|pin@1||8|-15|NMOS@1|s|8|-13
Awire|net@11||0|0|NMOS@1|g|5|-11|pin@5||3.5|-11
Awire|net@12||0|0|pin@1||8|-15|pin@3||1.5|-15
Awire|net@13||0|900|NMOS@4|s|-6.5|-13|pin@2||-6.5|-15
Awire|net@14||0|1800|pin@2||-6.5|-15|pin@3||1.5|-15
Awire|net@15||0|900|pin@3||1.5|-15|NMOS@2|d|1.5|-17.5
Awire|net@16||0|900|pin@8||-6.5|0|NMOS@3|d|-6.5|-3.5
Awire|net@17||0|900|NMOS@3|s|-6.5|-7.5|NMOS@4|d|-6.5|-9
Awire|net@18||0|1800|NMOS@4|g|-3.5|-11|pin@7||-2|-11
Awire|net@19||0|3150|pin@5||3.5|-11|pin@4||-2|-5.5
Awire|net@20||0|2250|pin@7||-2|-11|pin@6||3.5|-5.5
Ed|D5G2;|conn@3|y|O
Eg|D5G2;|conn@1|a|I
Eg2|D5G2;|conn@2|a|I
Eg3|D5G2;|conn@0|a|I
X

# Cell nms3_sy3{ic}
Cnms3_sy3;1{ic}|artwork|1021415734000|1048614173000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NPin|pin@0||10|8|1|1|Y|W
NPin|pin@1||7.75|8|1|1||W
NPin|pin@2||3.5|0|1|1|Y|W
NPin|pin@3||6|0|1|1|Y|W
NPin|pin@4||6|4|1|1||W
NPin|pin@5||3.5|4|1|1||W
NPin|pin@6||7.75|0|1|1|Y|W
NPin|pin@7||10|0|1|1||W
NPin|pin@8||10|4|1|1||W
NPin|pin@9||7.75|4|1|1|Y|W
NPin|pin@10||3.5|8|1|1||W
NPin|pin@11||6|8|1|1||W
NPin|pin@12||8.5|7|1|1||W
NPin|pin@13||8.5|5|1|1||W
NPin|pin@14||8.5|1|1|1||W
NPin|pin@15||8.5|3|1|1||W
NPin|pin@16||0|3|1|1||W
NPin|pin@17||0|1|1|1||W
NPin|pin@18||5|1|1|1||W
NPin|pin@19||5|3|1|1||W
NPin|pin@20||5|7|1|1||W
NPin|pin@21||5|5|1|1||W
NPin|pin@22||1|0|1|1|Y|W
NPin|pin@23||-1.5|0|1|1|Y|W
NPin|pin@24||2.75|8|1|1||W
NPin|pin@25||2.75|0|1|1|Y|W
NPin|pin@26||-1.5|4|1|1||W
NPin|pin@27||1|4|1|1||W
NPin|pin@28||1|8|1|1||W
NPin|pin@29||-1.5|8|1|1||W
NPin|pin@30||5|11|0|0||W
NPin|pin@31||5|10|1|1||W
NPin|pin@32||5|-3|1|1||W
NPin|pin@33||0|-1|1|1|Y|W
NPin|pin@34||0|-2|0|0||W
NPin|pin@35||5|-2|0|0||W
NPin|pin@36||5|-1|1|1|Y|W
NPin|pin@37||8.5|-1|1|1|Y|W
NPin|pin@38||8.5|-2|0|0||W
NPin|pin@39||8.5|-2|1|1|Y|W
NPin|pin@40||8.5|10|1|1||W
NPin|pin@41||8.5|10|0|0||W
NPin|pin@42||8.5|9|1|1||W
NPin|pin@43||5|9|1|1||W
NPin|pin@44||5|10|0|0||W
NPin|pin@45||0|5|1|1||W
NPin|pin@46||11.5|4|1|1|RR|W
NPin|pin@47||10|4|0|0|RR|W
NPin|pin@48||10|8|0|0|RR|W
NPin|pin@49||10.75|8|1|1|RR|W
NPin|pin@50||10.75|0|0|0||W
NPin|pin@51||10|0|1|1|Y|W
NPin|pin@52||2.75|0|1|1|Y|W
NPin|pin@53||3.5|0|0|0||W
NPin|pin@54||3.5|8|0|0||W
NPin|pin@55||2.75|8|1|1|Y|W
NPin|pin@56||2.75|4|1|1|Y|W
NPin|pin@57||3.5|4|0|0||W
NPin|pin@58||8.5|9|1|1|YRR|W
NPin|pin@59||9.25|9|1|1|YRR|W
NPin|pin@60||9.25|7|1|1|YRR|W
NPin|pin@61||8.5|7|1|1|YRR|W
NPin|pin@62||8.5|-1|1|1|YRR|W
NPin|pin@63||9.25|-1|1|1|YRR|W
NPin|pin@64||9.25|1|1|1|YRR|W
NPin|pin@65||8.5|1|1|1|YRR|W
NPin|pin@66||8.5|5|1|1||W
NPin|pin@67||9.25|5|1|1||W
NPin|pin@68||9.25|3|1|1||W
NPin|pin@69||8.5|3|1|1||W
NPin|pin@70||10|3|1|1||W
NPin|pin@71||10|5|1|1||W
NPin|pin@72||10|9|1|1||W
NPin|pin@73||10|7|1|1||W
NPin|pin@74||10|-1|1|1||W
NPin|pin@75||10|1|1|1||W
NPin|pin@76||3.5|1|1|1|YRR|W
NPin|pin@77||3.5|-1|1|1|YRR|W
NPin|pin@78||3.5|7|1|1|YRR|W
NPin|pin@79||3.5|9|1|1|YRR|W
NPin|pin@80||3.5|5|1|1|YRR|W
NPin|pin@81||3.5|3|1|1|YRR|W
NPin|pin@82||5|3|1|1|YRR|W
NPin|pin@83||4.25|3|1|1|YRR|W
NPin|pin@84||4.25|5|1|1|YRR|W
NPin|pin@85||5|5|1|1|YRR|W
NPin|pin@86||5|1|1|1||W
NPin|pin@87||4.25|1|1|1||W
NPin|pin@88||4.25|-1|1|1||W
NPin|pin@89||5|-1|1|1||W
NPin|pin@90||5|7|1|1||W
NPin|pin@91||4.25|7|1|1||W
NPin|pin@92||4.25|9|1|1||W
NPin|pin@93||5|9|1|1||W
NPin|pin@94||0|10|0|0||W
NPin|pin@95||0|9|1|1||W
NPin|pin@96||-0.75|9|1|1||W
NPin|pin@97||-0.75|7|1|1||W
NPin|pin@98||0|7|1|1||W
NPin|pin@99||-1.5|7|1|1||W
NPin|pin@100||-1.5|9|1|1||W
NPin|pin@101||-3|8|0|0|RR|W
NPin|pin@102||-1.5|8|1|1|RR|W
Ngeneric:Invisible-Pin|pin@103||-3|8|0|0||
Nschematic:Bus_Pin|pin@104||5|11|0|0||
Nschematic:Bus_Pin|pin@105||-3|0|0|0||
Nschematic:Bus_Pin|pin@106||11.5|4|0|0||
NPin|pin@107||-1.5|0|1|1|RR|W
NPin|pin@108||-3|0|0|0|RR|W
NPin|pin@109||6|-3|1|1||W
NPin|pin@110||5|-4|0|0||W
NPin|pin@111||4|-3|1|1||W
NPin|pin@112||-1.5|1|1|1||W
NPin|pin@113||-1.5|-1|1|1||W
NPin|pin@114||0|-1|1|1||W
NPin|pin@115||-0.75|-1|1|1||W
NPin|pin@116||-0.75|1|1|1||W
NPin|pin@117||0|1|1|1||W
NPin|pin@118||0|5|1|1|YRR|W
NPin|pin@119||-0.75|5|1|1|YRR|W
NPin|pin@120||-0.75|3|1|1|YRR|W
NPin|pin@121||0|3|1|1|YRR|W
NPin|pin@122||-1.5|3|1|1|YRR|W
NPin|pin@123||-1.5|5|1|1|YRR|W
NPin|pin@124||-1.5|4|0|0||W
NPin|pin@125||-2.25|4|1|1|Y|W
ASolid|net@0||0|FS776|pin@1||7.75|8|pin@3||6|0|ART_color()I10
ASolid|net@1||0|FS0|pin@0||10|8|pin@1||7.75|8|ART_color()I10
ASolid|net@2||0|FS0|pin@3||6|0|pin@2||3.5|0|ART_color()I10
ASolid|net@3||0|FS2936|pin@6||7.75|0|pin@4||6|4|ART_color()I10
ASolid|net@4||0|FS0|pin@7||10|0|pin@6||7.75|0|ART_color()I10
ASolid|net@5||0|FS0|pin@4||6|4|pin@5||3.5|4|ART_color()I10
ASolid|net@6||0|FS0|pin@8||10|4|pin@9||7.75|4|ART_color()I10
ASolid|net@7||0|FS2936|pin@9||7.75|4|pin@11||6|8|ART_color()I10
ASolid|net@8||0|FS0|pin@11||6|8|pin@10||3.5|8|ART_color()I10
AThicker|net@9||0|FS2700|pin@13||8.5|5|pin@12||8.5|7|ART_color()I10
AThicker|net@10||0|FS2700|pin@14||8.5|1|pin@15||8.5|3|ART_color()I10
AThicker|net@11||0|FS2700|pin@17||0|1|pin@16||0|3|ART_color()I10
AThicker|net@12||0|FS2700|pin@18||5|1|pin@19||5|3|ART_color()I10
AThicker|net@13||0|FS2700|pin@21||5|5|pin@20||5|7|ART_color()I10
ASolid|net@14||0|FS0|pin@22||1|0|pin@23||-1.5|0|ART_color()I10
ASolid|net@15||0|FS776|pin@24||2.75|8|pin@22||1|0|ART_color()I10
ASolid|net@16||0|FS2936|pin@25||2.75|0|pin@27||1|4|ART_color()I10
ASolid|net@17||0|FS0|pin@27||1|4|pin@26||-1.5|4|ART_color()I10
AThicker|net@18||0|FS2700|pin@45||0|5|pin@98||0|7|ART_color()I10
ASolid|net@19||0|FS2936|pin@56||2.75|4|pin@28||1|8|ART_color()I10
ASolid|net@20||0|FS0|pin@28||1|8|pin@29||-1.5|8|ART_color()I10
AThicker|net@21||0|FS900|pin@30||5|11|pin@31||5|10|ART_color()I10
AThicker|net@22||0|FS2700|pin@32||5|-3|pin@35||5|-2|ART_color()I10
AThicker|net@23||0|FS1800|pin@111||4|-3|pin@32||5|-3|ART_color()I10
AThicker|net@24||0|FS1800|pin@32||5|-3|pin@109||6|-3|ART_color()I10
AThicker|net@25||0|FS1800|pin@34||0|-2|pin@39||8.5|-2|ART_color()I10
AThicker|net@26||0|FS2700|pin@38||8.5|-2|pin@37||8.5|-1|ART_color()I10
AThicker|net@27||0|FS2700|pin@34||0|-2|pin@33||0|-1|ART_color()I10
AThicker|net@28||0|FS2700|pin@35||5|-2|pin@36||5|-1|ART_color()I10
AThicker|net@29||0|FS1800|pin@94||0|10|pin@40||8.5|10|ART_color()I10
AThicker|net@30||0|FS900|pin@41||8.5|10|pin@42||8.5|9|ART_color()I10
AThicker|net@31||0|FS900|pin@44||5|10|pin@43||5|9|ART_color()I10
AThicker|net@32||0|FS1800|pin@47||10|4|pin@46||11.5|4|ART_color()I10
AThicker|net@33||0|FS1800|pin@48||10|8|pin@49||10.75|8|ART_color()I10
AThicker|net@34||0|FS0|pin@50||10.75|0|pin@51||10|0|ART_color()I10
AThicker|net@35||0|FS0|pin@53||3.5|0|pin@52||2.75|0|ART_color()I10
AThicker|net@36||0|FS0|pin@54||3.5|8|pin@55||2.75|8|ART_color()I10
AThicker|net@37||0|FS0|pin@57||3.5|4|pin@56||2.75|4|ART_color()I10
AThicker|net@38||0|FS0|pin@63||9.25|-1|pin@62||8.5|-1|ART_color()I10
AThicker|net@39||0|FS1800|pin@66||8.5|5|pin@67||9.25|5|ART_color()I10
AThicker|net@40||0|FS900|pin@72||10|9|pin@73||10|7|ART_color()I10
AThicker|net@41||0|FS1800|pin@58||8.5|9|pin@59||9.25|9|ART_color()I10
AThicker|net@42||0|FS900|pin@59||9.25|9|pin@60||9.25|7|ART_color()I10
AThicker|net@43||0|FS0|pin@60||9.25|7|pin@61||8.5|7|ART_color()I10
AThicker|net@44||0|FS900|pin@71||10|5|pin@70||10|3|ART_color()I10
AThicker|net@45||0|FS900|pin@67||9.25|5|pin@68||9.25|3|ART_color()I10
AThicker|net@46||0|FS0|pin@68||9.25|3|pin@69||8.5|3|ART_color()I10
AThicker|net@47||0|FS900|pin@75||10|1|pin@74||10|-1|ART_color()I10
AThicker|net@48||0|FS900|pin@64||9.25|1|pin@63||9.25|-1|ART_color()I10
AThicker|net@49||0|FS1800|pin@65||8.5|1|pin@64||9.25|1|ART_color()I10
AThicker|net@50||0|FS900|pin@76||3.5|1|pin@77||3.5|-1|ART_color()I10
AThicker|net@51||0|FS900|pin@79||3.5|9|pin@78||3.5|7|ART_color()I10
AThicker|net@52||0|FS900|pin@80||3.5|5|pin@81||3.5|3|ART_color()I10
AThicker|net@53||0|FS1800|pin@83||4.25|3|pin@82||5|3|ART_color()I10
AThicker|net@54||0|FS900|pin@92||4.25|9|pin@91||4.25|7|ART_color()I10
AThicker|net@55||0|FS1800|pin@91||4.25|7|pin@90||5|7|ART_color()I10
AThicker|net@56||0|FS0|pin@85||5|5|pin@84||4.25|5|ART_color()I10
AThicker|net@57||0|FS900|pin@84||4.25|5|pin@83||4.25|3|ART_color()I10
AThicker|net@58||0|FS0|pin@93||5|9|pin@92||4.25|9|ART_color()I10
AThicker|net@59||0|FS1800|pin@88||4.25|-1|pin@89||5|-1|ART_color()I10
AThicker|net@60||0|FS0|pin@86||5|1|pin@87||4.25|1|ART_color()I10
AThicker|net@61||0|FS900|pin@87||4.25|1|pin@88||4.25|-1|ART_color()I10
AThicker|net@62||0|FS900|pin@100||-1.5|9|pin@99||-1.5|7|ART_color()I10
AThicker|net@63||0|FS900|pin@94||0|10|pin@95||0|9|ART_color()I10
AThicker|net@64||0|FS0|pin@95||0|9|pin@96||-0.75|9|ART_color()I10
AThicker|net@65||0|FS1800|pin@97||-0.75|7|pin@98||0|7|ART_color()I10
AThicker|net@66||0|FS1800|pin@101||-3|8|pin@102||-1.5|8|ART_color()I10
AThicker|net@67||0|FS900|pin@96||-0.75|9|pin@97||-0.75|7|ART_color()I10
AThicker|net@68||0|FS900|pin@112||-1.5|1|pin@113||-1.5|-1|ART_color()I10
AThicker|net@69||0|FS1800|pin@115||-0.75|-1|pin@114||0|-1|ART_color()I10
AThicker|net@70||0|FS900|pin@116||-0.75|1|pin@115||-0.75|-1|ART_color()I10
AThicker|net@71||0|FS0|pin@117||0|1|pin@116||-0.75|1|ART_color()I10
AThicker|net@72||0|FS1350|pin@111||4|-3|pin@110||5|-4|ART_color()I10
AThicker|net@73||0|FS2250|pin@110||5|-4|pin@109||6|-3|ART_color()I10
AThicker|net@74||0|FS1800|pin@108||-3|0|pin@107||-1.5|0|ART_color()I10
AThicker|net@75||0|FS1800|pin@120||-0.75|3|pin@121||0|3|ART_color()I10
AThicker|net@76||0|FS0|pin@118||0|5|pin@119||-0.75|5|ART_color()I10
AThicker|net@77||0|FS900|pin@123||-1.5|5|pin@122||-1.5|3|ART_color()I10
AThicker|net@78||0|FS900|pin@119||-0.75|5|pin@120||-0.75|3|ART_color()I10
AThicker|net@79||0|FS0|pin@124||-1.5|4|pin@125||-2.25|4|ART_color()I10
Ed|D5G1;|pin@104||O
Eg|D5G1;|pin@105||I
Eg2|D5G1;|pin@106||I
Eg3|D5G1;|pin@103||I
X

# Cell nms3_sy3{sch}
Cnms3_sy3;1{sch}|schematic|1021415734000|1084377312000||ATTR_Delay(D5G1;HNPX-9.5;Y-16.5;)I100|ATTR_X(D5G1;HNOJPX-9.5;Y-15.5;)SLE.getdrive()|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-7|0|4|2||
NOff-Page|conn@1||-7|-8|4|2||
NOff-Page|conn@2||42.5|4|4|2||
NOff-Page|conn@3||45.5|-4|4|2|YRR|
Inms3;1{ic}|nms3@0||36|-8||E|D0G4;|ATTR_Delay(D5G1;NOJPX3;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX-2;Y0.5;)S@X/3.
Inms3;1{ic}|nms3@1||19|-8||E|D0G4;|ATTR_Delay(D5G1;NOJPX3;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX-2;Y0.5;)S@X/3.
Inms3;1{ic}|nms3@2||2|-8||E|D0G4;|ATTR_Delay(D5G1;NOJPX3;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX-2;Y0.5;)S@X/3.
Inms3_sy3;1{ic}|nms3_sy3@0||45|13||E|D0G4;|ATTR_Delay(D5G1;NPTX-8.5;Y-1.5;)I100|ATTR_X(D5G1.5;NOJPX-8.5;Y1;)SLE.getdrive()
NWire_Pin|pin@0||41|-4|0.5|0.5||
NWire_Pin|pin@1||41|0|0.5|0.5||
NWire_Pin|pin@2||36|4|0.5|0.5||
NWire_Pin|pin@3||32|-4|0.5|0.5||
NWire_Pin|pin@4||28|0|0.5|0.5||
NWire_Pin|pin@5||23.5|-4|0.5|0.5||
NWire_Pin|pin@6||27.5|-8|0.5|0.5||
NWire_Pin|pin@7||23.5|-8|0.5|0.5||
NWire_Pin|pin@8||31.5|0|0.5|0.5||
NWire_Pin|pin@9||19|4|0.5|0.5||
NWire_Pin|pin@10||2|4|0.5|0.5||
NWire_Pin|pin@11||14.5|0|0.5|0.5||
NWire_Pin|pin@12||6.5|-8|0.5|0.5||
NWire_Pin|pin@13||10.5|-8|0.5|0.5||
NWire_Pin|pin@14||6.5|-4|0.5|0.5||
NWire_Pin|pin@15||14|-4|0.5|0.5||
NWire_Pin|pin@16||10|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@17||8|12.5|0|0|||ART_message(D5G2;)S[three 3-way symmetric fixed-size N-type transistors to GND]
Ngeneric:Invisible-Pin|pin@18||8|17|0|0|||ART_message(D5G6;)S[nms3_sy3]
Awire|net@0||0|0|conn@3|y|43.5|-4|pin@0||41|-4
Awire|net@1||0|2700|pin@0||41|-4|pin@1||41|0
Awire|net@2||0|0|pin@1||41|0|nms3@0|g3|33|0
Awire|net@3||0|1800|pin@2||36|4|conn@2|a|40.5|4
Awire|net@4||0|2700|nms3@0|d|36|2|pin@2||36|4
Awire|net@5||0|0|pin@2||36|4|pin@9||19|4
Awire|net@6||0|0|nms3@0|g2|39|-4|pin@3||32|-4
Awire|net@7||0|3150|pin@3||32|-4|pin@4||28|0
Awire|net@8||0|0|pin@4||28|0|nms3@1|g3|16|0
Awire|net@9||0|0|nms3@0|g3|33|0|pin@8||31.5|0
Awire|net@10||0|1800|pin@6||27.5|-8|nms3@0|g|33|-8
Awire|net@11||0|1800|nms3@1|g2|22|-4|pin@5||23.5|-4
Awire|net@12||0|3150|pin@6||27.5|-8|pin@5||23.5|-4
Awire|net@13||0|1800|nms3@1|g|16|-8|pin@7||23.5|-8
Awire|net@14||0|450|pin@8||31.5|0|pin@7||23.5|-8
Awire|net@15||0|2700|nms3@1|d|19|2|pin@9||19|4
Awire|net@16||0|0|pin@9||19|4|pin@10||2|4
Awire|net@17||0|900|pin@10||2|4|nms3@2|d|2|2
Awire|net@18||0|0|nms3@2|g3|-1|0|conn@0|y|-5|0
Awire|net@19||0|0|nms3@2|g|-1|-8|conn@1|y|-5|-8
Awire|net@20||0|0|nms3@1|g3|16|0|pin@11||14.5|0
Awire|net@21||0|450|pin@11||14.5|0|pin@12||6.5|-8
Awire|net@22||0|0|pin@12||6.5|-8|nms3@2|g|-1|-8
Awire|net@23||0|0|nms3@1|g|16|-8|pin@13||10.5|-8
Awire|net@24||0|3150|pin@13||10.5|-8|pin@14||6.5|-4
Awire|net@25||0|0|pin@14||6.5|-4|nms3@2|g2|5|-4
Awire|net@26||0|0|nms3@1|g2|22|-4|pin@15||14|-4
Awire|net@27||0|3150|pin@15||14|-4|pin@16||10|0
Awire|net@28||0|0|pin@16||10|0|nms3@2|g3|-1|0
Ed|D5G2;|conn@2|y|O
Eg|D5G2;|conn@1|a|I
Eg2|D5G2;|conn@3|a|I
Eg3|D5G2;|conn@0|y|I
X

# Cell nor2{ic}
Cnor2;1{ic}|artwork|1021415734000|1079513648000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||2|0|1|1|||ART_color()I10
NThick-Circle|art@2||-1.5|-2|8|7|YRRR||ART_color()I10|ART_degrees()F[0.0,1.0471976]
NThick-Circle|art@3||-1.5|2|8|7|RRR||ART_color()I10|ART_degrees()F[0.0,1.0471976]
NThick-Circle|art@4||-3.75|0|6|6|3200||ART_color()I10|ART_degrees()I800
Nschematic:Bus_Pin|pin@0||-2.5|-1|0|0||
NPin|pin@1||-1|-1|1|1||W
NPin|pin@2||-2.5|-1|0|0||W
Nschematic:Bus_Pin|pin@3||-2.5|1|0|0||
Nschematic:Bus_Pin|pin@4||2.5|0|0|0||
NPin|pin@5||-2.5|1|0|0||W
NPin|pin@6||-1|1|1|1||W
NPin|pin@7||-1|-1.25|1|1||W
NPin|pin@8||-0.5|-1.75|1|1||W
AThicker|net@0||0|FS0|pin@1||-1|-1|pin@2||-2.5|-1|ART_color()I10
AThicker|net@1||0|FS0|pin@6||-1|1|pin@5||-2.5|1|ART_color()I10
AThicker|net@2||0|FS3150|pin@8||-0.5|-1.75|pin@7||-1|-1.25|ART_color()I10
Eina|D5G1;|pin@0||I
Einb|D5G1;|pin@3||I
Eout|D5G1;|pin@4||O
X

# Cell nor2{sch}
Cnor2;1{sch}|schematic|1021415734000|1094835472000||ATTR_Delay(D5G1;HNPX-18;Y-6;)I100|ATTR_X(D5G1;HNPX-18;Y-5;)I1|ATTR_drive0(D5G1;HNPTX-18;Y-7;)Sstrong0|ATTR_drive1(D5G1;HNPTX-18;Y-8;)Sstrong1|ATTR_verilog_template(D5G1;NTX5.5;Y-18.5;)Snor ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(ina), $(inb));|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||-4|-8||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
INMOS;1{ic}|NMOS@1||4|-8|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPTX4.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-15.5|0|4|2||
NOff-Page|conn@1||14|-8|4|2|RR|
NOff-Page|conn@2||14|0|4|2||
NGround|gnd@0||0|-15|3|4||
Inor2;1{ic}|nor2@0||24.5|14.5||E|D0G4;|ATTR_Delay(D5G1;NPTX2.5;Y-2;)I100|ATTR_X(D5G1.5;NPX2.25;Y2.25;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
NWire_Pin|pin@0||0|-11.5|0.5|0.5||
NWire_Pin|pin@1||-4|-11.5|0.5|0.5||
NWire_Pin|pin@2||4|-11.5|0.5|0.5||
NWire_Pin|pin@3||-9|-8|0.5|0.5||
Ngeneric:Invisible-Pin|pin@4||-2|14.5|0|0|||ART_message(D5G2;)S[one-parameter fixed-size NOR]
NWire_Pin|pin@5||-9|0|0.5|0.5||
NWire_Pin|pin@6||9|4|0.5|0.5||
NWire_Pin|pin@7||9|-8|0.5|0.5||
Ngeneric:Invisible-Pin|pin@8||-2|19.5|0|0|||ART_message(D5G6;)S[nor2]
NWire_Pin|pin@9||-9|8|0.5|0.5||
NWire_Pin|pin@10||0|0|0.5|0.5||
NWire_Pin|pin@11||4|0|0.5|0.5||
NWire_Pin|pin@12||-4|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@13||27|-14|0|0|||ART_message(D5G2;)S[X is drive strength,One pull-down is as strong,as the pull-up]
Ipms2;1{ic}|pms2@0||0|8||E|D0G4;|ATTR_Delay(D5G1;NOJPTX-3;Y-1.5;)S@Delay|ATTR_X(D5G1.5;NOJPX2.25;Y1;)S@X
Awire|net@0||0|0|pin@7||9|-8|NMOS@1|g|7|-8
Awire|net@1||0|900|pin@0||0|-11.5|gnd@0||0|-13
Awire|net@2||0|0|pin@2||4|-11.5|pin@0||0|-11.5
Awire|net@3||0|0|pin@0||0|-11.5|pin@1||-4|-11.5
Awire|net@4||0|900|NMOS@0|s|-4|-10|pin@1||-4|-11.5
Awire|net@5||0|2700|pin@2||4|-11.5|NMOS@1|s|4|-10
Awire|net@6||0|900|pin@12||-4|0|NMOS@0|d|-4|-6
Awire|net@7||0|0|NMOS@0|g|-7|-8|pin@3||-9|-8
Awire|net@8||0|900|pin@11||4|0|NMOS@1|d|4|-6
Awire|net@9||0|2700|pin@3||-9|-8|pin@5||-9|0
Awire|net@10||0|0|pin@5||-9|0|conn@0|y|-13.5|0
Awire|net@11||0|2700|pin@7||9|-8|pin@6||9|4
Awire|net@12||0|1800|pin@7||9|-8|conn@1|y|12|-8
Awire|net@13||0|0|pin@6||9|4|pms2@0|g2|3|4
Awire|net@14||0|1800|pin@9||-9|8|pms2@0|g|-3|8
Awire|net@15||0|2700|pin@10||0|0|pms2@0|d|0|2
Awire|net@16||0|0|pin@11||4|0|pin@10||0|0
Awire|net@17||0|0|pin@10||0|0|pin@12||-4|0
Awire|net@18||0|2700|pin@5||-9|0|pin@9||-9|8
Awire|net@19||0|1800|pin@11||4|0|conn@2|a|12|0
Eina|D5G2;|conn@0|a|I
Einb|D5G2;|conn@1|a|I
Eout|D5G2;|conn@2|y|O
X

# Cell nor2_sy{ic}
Cnor2_sy;1{ic}|artwork|1021415734000|1055024971000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-3.75|0|6|6|3200||ART_color()I10|ART_degrees()I800
NThick-Circle|art@2||-1.5|2|8|7|RRR||ART_color()I10|ART_degrees()F[0.0,1.0471976]
NThick-Circle|art@3||-1.5|-2|8|7|YRRR||ART_color()I10|ART_degrees()F[0.0,1.0471976]
NThick-Circle|art@4||2|0|1|1|||ART_color()I10
NPin|pin@0||-1|-1.25|1|1||W
NPin|pin@1||-1|1|1|1||W
NPin|pin@2||-2.5|1|0|0||W
Nschematic:Bus_Pin|pin@3||2.5|0|0|0||
Nschematic:Bus_Pin|pin@4||-2.5|1|0|0||
NPin|pin@5||-2.5|-1|0|0||W
NPin|pin@6||-1|-1|1|1||W
Nschematic:Bus_Pin|pin@7||-2.5|-1|0|0||
AThicker|net@0||0|FS2700|pin@0||-1|-1.25|pin@0||-1|-1.25|ART_color()I78
AThicker|net@1||0|FS0|pin@1||-1|1|pin@2||-2.5|1|ART_color()I10
AThicker|net@2||0|FS0|pin@6||-1|-1|pin@5||-2.5|-1|ART_color()I10
Eina|D5G1;|pin@7||I
Einb|D5G1;|pin@4||I
Eout|D5G1;|pin@3||O
X

# Cell nor2_sy{sch}
Cnor2_sy;1{sch}|schematic|1021415734000|1084377034000||ATTR_Delay(D5G1;HNPX-18;Y-6;)I100|ATTR_X(D5G1;HNPX-18;Y-5;)I1|ATTR_drive0(D5G1;HNPTX-18;Y-7;)Sstrong0|ATTR_drive1(D5G1;HNPTX-18;Y-8;)Sstrong1|ATTR_verilog_template(D5G1;NTX5.5;Y-18.5;)Snor ($(drive0), $(drive1)) #($(Delay)) $(node_name) ($(out), $(ina), $(inb));|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||4|-8|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
INMOS;1{ic}|NMOS@1||-4|-8||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||14|0|4|2||
NOff-Page|conn@1||14|-8|4|2|RR|
NOff-Page|conn@2||-15.5|0|4|2||
NGround|gnd@0||0|-15|3|4||
Inor2_sy;1{ic}|nor2_sy@0||29.5|17||E|D0G4;|ATTR_Delay(D5G1;NPTX2.5;Y-2;)I100|ATTR_LEGATE(T)I1|ATTR_LEPARALLGRP()I-1|ATTR_X(D5G1.5;NPX2.25;Y2.25;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1|ATTR_su(T)I-1
Ngeneric:Invisible-Pin|pin@0||27|-14|0|0|||ART_message(D5G2;)S[X is drive strength,One pull-down is as strong,as the pull-up]
NWire_Pin|pin@1||-4|0|0.5|0.5||
NWire_Pin|pin@2||4|0|0.5|0.5||
NWire_Pin|pin@3||0|0|0.5|0.5||
NWire_Pin|pin@4||-9|8|0.5|0.5||
Ngeneric:Invisible-Pin|pin@5||-2|19.5|0|0|||ART_message(D5G6;)S[nor2_sy]
NWire_Pin|pin@6||9|-8|0.5|0.5||
NWire_Pin|pin@7||9|4|0.5|0.5||
NWire_Pin|pin@8||-9|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@9||-2|14.5|0|0|||ART_message(D5G2;)S[one-parameter fixed-size symmetric NOR]
NWire_Pin|pin@10||-9|-8|0.5|0.5||
NWire_Pin|pin@11||4|-11.5|0.5|0.5||
NWire_Pin|pin@12||-4|-11.5|0.5|0.5||
NWire_Pin|pin@13||0|-11.5|0.5|0.5||
Ipms2_sy;1{ic}|pms2_sy@0||0|8||E|D0G4;|ATTR_Delay(D5G1;NOJPTX-3;Y-1.5;)S@Delay|ATTR_X(D5G1.5;NOJPX4.25;Y1;)S@X
Awire|net@0||0|1800|NMOS@0|g|7|-8|pin@6||9|-8
Awire|net@1||0|0|pin@7||9|4|pms2_sy@0|g2|3|4
Awire|net@2||0|1800|pin@4||-9|8|pms2_sy@0|g|-3|8
Awire|net@3||0|2700|pin@3||0|0|pms2_sy@0|d|0|2
Awire|net@4||0|1800|pin@2||4|0|conn@0|a|12|0
Awire|net@5||0|2700|pin@8||-9|0|pin@4||-9|8
Awire|net@6||0|0|pin@3||0|0|pin@1||-4|0
Awire|net@7||0|0|pin@2||4|0|pin@3||0|0
Awire|net@8||0|1800|pin@6||9|-8|conn@1|y|12|-8
Awire|net@9||0|2700|pin@6||9|-8|pin@7||9|4
Awire|net@10||0|0|pin@8||-9|0|conn@2|y|-13.5|0
Awire|net@11||0|2700|pin@10||-9|-8|pin@8||-9|0
Awire|net@12||0|900|pin@2||4|0|NMOS@0|d|4|-6
Awire|net@13||0|0|NMOS@1|g|-7|-8|pin@10||-9|-8
Awire|net@14||0|900|pin@1||-4|0|NMOS@1|d|-4|-6
Awire|net@15||0|2700|pin@11||4|-11.5|NMOS@0|s|4|-10
Awire|net@16||0|900|NMOS@1|s|-4|-10|pin@12||-4|-11.5
Awire|net@17||0|0|pin@13||0|-11.5|pin@12||-4|-11.5
Awire|net@18||0|0|pin@11||4|-11.5|pin@13||0|-11.5
Awire|net@19||0|900|pin@13||0|-11.5|gnd@0||0|-13
Eina|D5G2;|conn@2|a|I
Einb|D5G2;|conn@1|a|I
Eout|D5G2;|conn@0|y|O
X

# Cell nor2en{ic}
Cnor2en;1{ic}|artwork|1021415734000|1080693625000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-3.75|0|6|6|3200||ART_color()I10|ART_degrees()I800
NThick-Circle|art@2||-1.5|2|8|7|RRR||ART_color()I10|ART_degrees()F[0.0,1.0471976]
NThick-Circle|art@3||-1.5|-2|8|7|YRRR||ART_color()I10|ART_degrees()F[0.0,1.0471976]
NThick-Circle|art@4||2|0|1|1|||ART_color()I10
Ngeneric:Invisible-Pin|pin@0||-0.25|-1|0|0|||ART_message(D5G1;)S[en]
NPin|pin@1||-0.5|-1.75|1|1||W
NPin|pin@2||-1|-1.25|1|1||W
NPin|pin@3||-1|1|1|1||W
NPin|pin@4||-2.5|1|0|0||W
Nschematic:Bus_Pin|pin@5||2.5|0|0|0||
Nschematic:Bus_Pin|pin@6||-2.5|1|0|0||
NPin|pin@7||-2.5|-1|0|0||W
NPin|pin@8||-1|-1|1|1||W
Nschematic:Bus_Pin|pin@9||-2.5|-1|0|0||
AThicker|net@0||0|FS3150|pin@1||-0.5|-1.75|pin@2||-1|-1.25|ART_color()I10
AThicker|net@1||0|FS0|pin@3||-1|1|pin@4||-2.5|1|ART_color()I10
AThicker|net@2||0|FS0|pin@8||-1|-1|pin@7||-2.5|-1|ART_color()I10
Eina|D5G1;|pin@9||I
Einb|D5G1;|pin@6||I
Eout|D5G1;|pin@5||O
X

# Cell nor2en{sch}
Cnor2en;1{sch}|schematic|1021415734000|1084376993000||ATTR_Delay(D5G1;HNPX-18;Y-6;)I100|ATTR_X(D5G1;HNPX-18;Y-5;)I1|ATTR_drive0(D5G1;HNPTX-18;Y-7;)Sstrong0|ATTR_drive1(D5G1;HNPTX-18;Y-8;)Sstrong1|ATTR_verilog_template(D5G1;NTX5.5;Y-18.5;)Snor ($(drive0), $(drive1)) #($(delay)) $(node_name) ($(out), $(ina), $(inb));|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||4|-8|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X
INMOS;1{ic}|NMOS@1||-4|-8||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)SMath.max(((Number)@X).doubleValue()/10., 5./3.)
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||14|0|4|2||
NOff-Page|conn@1||14|-8|4|2|RR|
NOff-Page|conn@2||-15.5|0|4|2||
NGround|gnd@0||0|-15|3|4||
Inor2en;1{ic}|nor2en@0||31|9.5||E|D0G4;|ATTR_Delay(D5G1;NPTX2.5;Y-2;)I100|ATTR_X(D5G1.5;NPX2.25;Y2.25;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Ngeneric:Invisible-Pin|pin@0||27|-14|0|0|||ART_message(D5G2;)S[X is drive strength,One pull-down is as strong,as the pull-up]
NWire_Pin|pin@1||-4|0|0.5|0.5||
NWire_Pin|pin@2||4|0|0.5|0.5||
NWire_Pin|pin@3||0|0|0.5|0.5||
NWire_Pin|pin@4||-9|8|0.5|0.5||
Ngeneric:Invisible-Pin|pin@5||-2|21.5|0|0|||ART_message(D5G6;)S[nor2en]
NWire_Pin|pin@6||9|-8|0.5|0.5||
NWire_Pin|pin@7||9|4|0.5|0.5||
NWire_Pin|pin@8||-9|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@9||-2|14.5|0|0|||ART_message(D5G2;)S[one-parameter fixed-size NOR where ina is DC signal (enable),P to width ratio is 4 to 1 (1/40 for enable input)]
NWire_Pin|pin@10||-9|-8|0.5|0.5||
NWire_Pin|pin@11||4|-11.5|0.5|0.5||
NWire_Pin|pin@12||-4|-11.5|0.5|0.5||
NWire_Pin|pin@13||0|-11.5|0.5|0.5||
Ipms2;1{ic}|pms2@0||0|8||E|D0G4;|ATTR_Delay(D5G1;NOJPTX-3;Y-1.5;)S@delay|ATTR_X(D5G1.5;NOJPX2.25;Y1;)S@X
Awire|net@0||0|1800|pin@2||4|0|conn@0|a|12|0
Awire|net@1||0|2700|pin@8||-9|0|pin@4||-9|8
Awire|net@2||0|0|pin@3||0|0|pin@1||-4|0
Awire|net@3||0|0|pin@2||4|0|pin@3||0|0
Awire|net@4||0|2700|pin@3||0|0|pms2@0|d|0|2
Awire|net@5||0|1800|pin@4||-9|8|pms2@0|g|-3|8
Awire|net@6||0|0|pin@7||9|4|pms2@0|g2|3|4
Awire|net@7||0|1800|pin@6||9|-8|conn@1|y|12|-8
Awire|net@8||0|2700|pin@6||9|-8|pin@7||9|4
Awire|net@9||0|0|pin@8||-9|0|conn@2|y|-13.5|0
Awire|net@10||0|2700|pin@10||-9|-8|pin@8||-9|0
Awire|net@11||0|900|pin@2||4|0|NMOS@0|d|4|-6
Awire|net@12||0|0|NMOS@1|g|-7|-8|pin@10||-9|-8
Awire|net@13||0|900|pin@1||-4|0|NMOS@1|d|-4|-6
Awire|net@14||0|2700|pin@11||4|-11.5|NMOS@0|s|4|-10
Awire|net@15||0|900|NMOS@1|s|-4|-10|pin@12||-4|-11.5
Awire|net@16||0|0|pin@13||0|-11.5|pin@12||-4|-11.5
Awire|net@17||0|0|pin@11||4|-11.5|pin@13||0|-11.5
Awire|net@18||0|900|pin@13||0|-11.5|gnd@0||0|-13
Awire|net@19||0|0|pin@6||9|-8|NMOS@0|g|7|-8
Eina|D5G2;|conn@2|a|I
Einb|D5G2;|conn@1|a|I
Eout|D5G2;|conn@0|y|O
X

# Cell nor2en_2p{ic}
Cnor2en_2p;1{ic}|artwork|1021415734000|1080716357000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||2|0|1|1|||ART_color()I10
NThick-Circle|art@2||-1.5|-2|8|7|YRRR||ART_color()I10|ART_degrees()F[0.0,1.0471976]
NThick-Circle|art@3||-1.5|2|8|7|RRR||ART_color()I10|ART_degrees()F[0.0,1.0471976]
NThick-Circle|art@4||-3.75|0|6|6|3200||ART_color()I10|ART_degrees()I800
Ngeneric:Invisible-Pin|pin@0||0|0.5|0|0|||ART_message(D5G1;)S[2p]
Nschematic:Bus_Pin|pin@1||-2.5|-1|0|0||
NPin|pin@2||-1|-1|1|1||W
NPin|pin@3||-2.5|-1|0|0||W
Nschematic:Bus_Pin|pin@4||-2.5|1|0|0||
Nschematic:Bus_Pin|pin@5||2.5|0|0|0||
NPin|pin@6||-2.5|1|0|0||W
NPin|pin@7||-1|1|1|1||W
NPin|pin@8||-1|-1.25|1|1||W
NPin|pin@9||-0.5|-1.75|1|1||W
Ngeneric:Invisible-Pin|pin@10||-0.25|-1|0|0|||ART_message(D5G1;)S[en]
AThicker|net@0||0|FS0|pin@2||-1|-1|pin@3||-2.5|-1|ART_color()I10
AThicker|net@1||0|FS0|pin@7||-1|1|pin@6||-2.5|1|ART_color()I10
AThicker|net@2||0|FS3150|pin@9||-0.5|-1.75|pin@8||-1|-1.25|ART_color()I10
Eina|D5G1;|pin@1||I
Einb|D5G1;|pin@4||I
Eout|D5G1;|pin@5||O
X

# Cell nor2en_2p{sch}
Cnor2en_2p;1{sch}|schematic|1021415734000|1084376993000||ATTR_Delay(D5G1;HNPX-24;Y-6;)I100|ATTR_X(D5G1;HNPX-24;Y-5;)I1|ATTR_drive0(D5G1;HNPTX-24;Y-7;)Sstrong0|ATTR_drive1(D5G1;HNPTX-24;Y-8;)Sstrong1|ATTR_verilog_template(D5G1;NTX5.5;Y-18.5;)Snor ($(drive0), $(drive1)) #($(delay)) $(node_name) ($(out), $(ina), $(inb));|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||-10|-8||E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)SMath.max(((Number)@X).doubleValue()/10., 5./3.)
INMOS;1{ic}|NMOS@1||1|-8|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPTX3.5;Y-2;)S@delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-21.5|0|4|2||
NOff-Page|conn@1||10|-8|4|2|RR|
NOff-Page|conn@2||10|0|4|2||
NGround|gnd@0||-4.5|-15|3|4||
Inor2en_2p;1{ic}|nor2en_2@0||31|9.5||E|D0G4;|ATTR_Delay(D5G1;NPTX2.5;Y-2;)I100|ATTR_X(D5G1.5;NPX2.25;Y2.25;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
NWire_Pin|pin@0||-2.5|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@1||-1.5|14|0|0|||ART_message(D5G2;)S[2 p-stacks for larger sizes]
NWire_Pin|pin@2||-4.5|-11.5|0.5|0.5||
NWire_Pin|pin@3||-10|-11.5|0.5|0.5||
NWire_Pin|pin@4||1|-11.5|0.5|0.5||
NWire_Pin|pin@5||-15|-8|0.5|0.5||
Ngeneric:Invisible-Pin|pin@6||-2|17.5|0|0|||ART_message(D5G2;)S[one-parameter fixed-size NOR where ina is DC signal (enable),P to width ratio is 4 to 1 (1/10 for enable input)]
NWire_Pin|pin@7||-15|0|0.5|0.5||
NWire_Pin|pin@8||6|4|0.5|0.5||
NWire_Pin|pin@9||6|-8|0.5|0.5||
Ngeneric:Invisible-Pin|pin@10||-2|24.5|0|0|||ART_message(D5G6;)S[nor2en_2p]
NWire_Pin|pin@11||-15|8|0.5|0.5||
NWire_Pin|pin@12||1|0|0.5|0.5||
NWire_Pin|pin@13||-10|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@14||27|-14|0|0|||ART_message(D5G2;)S[X is drive strength,One pull-down is as strong,as the pull-up]
Ipms2;1{ic}|pms2@0||-2.5|8||E|D0G4;|ATTR_Delay(D5G1;NOJPTX-3;Y-1.5;)S@delay|ATTR_X(D5G1.5;NOJPX2.25;Y1;)S@X/2.
Ipms2;1{ic}|pms2@1||-10|8||E|D0G4;|ATTR_Delay(D5G1;NOJPTX-3;Y-1.5;)S@delay|ATTR_X(D5G1.5;NOJPX2.25;Y1;)S@X/2.
Awire|net@0||0|1800|pms2@0|g2|0.5|4|pin@8||6|4
Awire|net@1||0|2700|pin@0||-2.5|0|pms2@0|d|-2.5|2
Awire|net@2||0|1800|pin@13||-10|0|pin@0||-2.5|0
Awire|net@3||0|1800|pin@0||-2.5|0|pin@12||1|0
Awire|net@4||0|1800|pms2@1|g2|-7|4|pms2@0|g2|0.5|4
Awire|net@5||0|1800|pms2@1|g|-13|8|pms2@0|g|-5.5|8
Awire|net@6||0|2700|pin@13||-10|0|pms2@1|d|-10|2
Awire|net@7||0|0|pin@9||6|-8|NMOS@1|g|4|-8
Awire|net@8||0|900|pin@2||-4.5|-11.5|gnd@0||-4.5|-13
Awire|net@9||0|0|pin@4||1|-11.5|pin@2||-4.5|-11.5
Awire|net@10||0|0|pin@2||-4.5|-11.5|pin@3||-10|-11.5
Awire|net@11||0|900|NMOS@0|s|-10|-10|pin@3||-10|-11.5
Awire|net@12||0|2700|pin@4||1|-11.5|NMOS@1|s|1|-10
Awire|net@13||0|900|pin@13||-10|0|NMOS@0|d|-10|-6
Awire|net@14||0|0|NMOS@0|g|-13|-8|pin@5||-15|-8
Awire|net@15||0|900|pin@12||1|0|NMOS@1|d|1|-6
Awire|net@16||0|2700|pin@5||-15|-8|pin@7||-15|0
Awire|net@17||0|0|pin@7||-15|0|conn@0|y|-19.5|0
Awire|net@18||0|2700|pin@9||6|-8|pin@8||6|4
Awire|net@19||0|1800|pin@9||6|-8|conn@1|y|8|-8
Awire|net@20||0|1800|pin@11||-15|8|pms2@1|g|-13|8
Awire|net@21||0|2700|pin@7||-15|0|pin@11||-15|8
Awire|net@22||0|1800|pin@12||1|0|conn@2|a|8|0
Eina|D5G2;|conn@0|a|I
Einb|D5G2;|conn@1|a|I
Eout|D5G2;|conn@2|y|O
X

# Cell nor2n{ic}
Cnor2n;1{ic}|artwork|1021415734000|1052770339000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-1|1|1|1|||ART_color()I10
NThick-Circle|art@2||0.5|0|4|4|RRR||ART_color()I10|ART_degrees()F[0.0,3.1415927]
NThick-Circle|art@3||-1|-1|1|1|||ART_color()I10
NPin|pin@0||-0.5|-0.75|1|1||W
NPin|pin@1||0.75|-2|1|1||W
NPin|pin@2||0.5|-2|1|1||W
NPin|pin@3||-0.5|-2|1|1||W
NPin|pin@4||-0.5|2|1|1||W
NPin|pin@5||0.5|2|1|1||W
NPin|pin@6||-1.5|1|1|1||W
NPin|pin@7||-2.5|1|0|0||W
Nschematic:Bus_Pin|pin@8||2.5|0|0|0||
Nschematic:Bus_Pin|pin@9||-2.5|1|0|0||
NPin|pin@10||-2.5|-1|0|0||W
NPin|pin@11||-1.5|-1|1|1||W
Nschematic:Bus_Pin|pin@12||-2.5|-1|0|0||
AThicker|net@0||0|FS3150|pin@1||0.75|-2|pin@0||-0.5|-0.75|ART_color()I10
AThicker|net@1||0|FS0|pin@2||0.5|-2|pin@3||-0.5|-2|ART_color()I10
AThicker|net@2||0|FS2700|pin@3||-0.5|-2|pin@4||-0.5|2|ART_color()I10
AThicker|net@3||0|FS0|pin@5||0.5|2|pin@4||-0.5|2|ART_color()I10
AThicker|net@4||0|FS0|pin@6||-1.5|1|pin@7||-2.5|1|ART_color()I10
AThicker|net@5||0|FS0|pin@11||-1.5|-1|pin@10||-2.5|-1|ART_color()I10
Eina|D5G1;|pin@12||I
Einb|D5G1;|pin@9||I
Eout|D5G1;|pin@8||O
X

# Cell nor2n{sch}
Cnor2n;1{sch}|schematic|1021415734000|1059582248000||ATTR_Delay(D5G1;HNPX-18;Y-8.5;)I100|ATTR_X(D5G1;HNPX-18;Y-7.5;)I1|ATTR_drive0(D5G1;HNPTX-18;Y-9.5;)Sstrong0|ATTR_drive1(D5G1;HNPTX-18;Y-10.5;)Sstrong1|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||10.5|0|4|2||
NOff-Page|conn@1||-15.5|2.5|4|2||
NOff-Page|conn@2||-15.5|-2.5|4|2||
Inor2;1{ic}|nor2@0||0|0||E|D0G4;|ATTR_Delay(D5G1;NOJPX2.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX2.25;Y2.25;)S@X|ATTR_drive0(OJP)S@drive0|ATTR_drive1(OJP)S@drive1
Inor2n;1{ic}|nor2n@0||24.5|11.5||E|D0G4;|ATTR_Delay(D5G1;NPTX3;Y-3;)I100|ATTR_X(D5G1.5;NPX2.25;Y2.25;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
NWire_Pin|pin@0||-7|-2.5|0.5|0.5||
NWire_Pin|pin@1||-7|-1|0.5|0.5||
NWire_Pin|pin@2||-7|1|0.5|0.5||
NWire_Pin|pin@3||-7|2.5|0.5|0.5||
Ngeneric:Invisible-Pin|pin@4||20.5|-11|0|0|||ART_message(D5G2;)S[X is drive strength,One pull-down is as strong,as the pull-up]
Ngeneric:Invisible-Pin|pin@5||-2|16.5|0|0|||ART_message(D5G6;)S[nor2n]
Ngeneric:Invisible-Pin|pin@6||-2|11.5|0|0|||ART_message(D5G2;)S[one-parameter fixed-size NOR (AND rep)]
Awire|net@0||0|0|pin@0||-7|-2.5|conn@2|y|-13.5|-2.5
Awire|net@1||0|2700|pin@0||-7|-2.5|pin@1||-7|-1
Awire|net@2||0|1800|pin@1||-7|-1|nor2@0|ina|-2.5|-1
Awire|net@3||0|0|nor2@0|inb|-2.5|1|pin@2||-7|1
Awire|net@4||0|2700|pin@2||-7|1|pin@3||-7|2.5
Awire|net@5||0|0|pin@3||-7|2.5|conn@1|y|-13.5|2.5
Awire|net@6||0|0|conn@0|a|8.5|0|nor2@0|out|2.5|0
Eina|D5G2;|conn@2|a|I
Einb|D5G2;|conn@1|a|I
Eout|D5G2;|conn@0|y|O
X

# Cell passF{ic}
CpassF;1{ic}|artwork|1094081205000|1094081925000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@2||0.5|-1.5|1|1|||ART_color()I10
Nschematic:Bus_Pin|pin@0||2|0|2|2||
Nschematic:Bus_Pin|pin@2||0.5|-2|2|2||
Nschematic:Bus_Pin|pin@6||-2|0|2|2||
NPin|pin@9||-1|1|1|1||W
NPin|pin@10||1|1|1|1||W
NPin|pin@11||1|-1|1|1||W
NPin|pin@12||-1|-1|1|1||W
NPin|pin@13||-1|-1|1|1||W
NPin|pin@14||1|0|1|1||W
NPin|pin@15||2|0|1|1||W
NPin|pin@16||-2|0|1|1||W
NPin|pin@17||-1|0|1|1||W
AThicker|net@5||0|FS1800|pin@9||-1|1|pin@10||1|1|ART_color()I10
AThicker|net@6||0|FS900|pin@10||1|1|pin@11||1|-1|ART_color()I10
AThicker|net@7||0|FS0|pin@11||1|-1|pin@12||-1|-1|ART_color()I10
AThicker|net@8||0|FS2700|pin@12||-1|-1|pin@9||-1|1|ART_color()I10
ASolid|net@9||0|FS2250|pin@13||-1|-1|pin@10||1|1|ART_color()I10
ASolid|net@10||0|FS3150|pin@11||1|-1|pin@9||-1|1|ART_color()I10
AThicker|net@11||0|FS1800|pin@14||1|0|pin@15||2|0|ART_color()I10
AThicker|net@12||0|FS1800|pin@16||-2|0|pin@17||-1|0|ART_color()I10
Edrn|D5G2;|pin@0||O
EpassF|D5G2;|pin@2||I
Esrc|D5G2;|pin@6||I
X

# Cell passF{sch}
CpassF;1{sch}|schematic|1094080836000|1094081921000||ATTR_LEPASSGATE(D5G1;HNPTX-30.5;Y-10;)I1|ATTR_XN(D5G1;HNPX-31;Y-4;)I1|ATTR_XP(D5G1;HNPX-31;Y-6;)I1|ATTR_Xinv(D5G1;HNPX-31;Y-8;)I1|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||0|2|RRR|E|D5G4;|ATTR_Delay(D5G1;NPX-1.5;Y-3.5;)I100|ATTR_X(D5G1.5;NOJPX-1.5;Y3;)S@XN|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
IPMOS;1{ic}|PMOS@0||0|-2|R|E|D5G4;|ATTR_Delay(D5G1;NPX-1.5;Y3.5;)I100|ATTR_X(D5G1.5;NOJPX-1.5;Y-3;)S@XP/2.0|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-9|0|4|2|||ATTR_LEPASSGATE(T)I1
NOff-Page|conn@1||16.5|0|4|2||
NOff-Page|conn@3||0|-11.5|4|2|R|
Iinv;1{ic}|inv@0||7|10|YRR|E|D0G4;|ATTR_Delay(D5G1;NPX2;Y-2;)I100|ATTR_X(D5G1.5;NOJPX1.5;Y2;)S@Xinv|ATTR_drive0(P)Sstrong0|ATTR_drive1(P)Sstrong1
IpassF;1{ic}|passTF@0||20.5|15||E|D5G4;|ATTR_XN(D5G1;NPX-3.25;Y-0.5;)I1|ATTR_XP(D5G1;NPX3.25;Y-0.5;)I1|ATTR_Xinv(D5G1;NPY2.5;)I1
NWire_Pin|pin@0||0|-7|0.5|0.5||
NWire_Pin|pin@1||11|-7|0.5|0.5||
NWire_Pin|pin@2||11|10|0.5|0.5||
NWire_Pin|pin@3||0|10|0.5|0.5||
NWire_Pin|pin@4||-5|0|0.5|0.5||
NWire_Pin|pin@5||5|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@6||-1|28.5|0|0|||ART_message(D5G5;)SpassF
Ngeneric:Invisible-Pin|pin@7||-1|23.5|0|0|||ART_message(D5G2;)Spass gate with only F control input
NWire_Pin|pin@8||-5|2|0.5|0.5||
NWire_Pin|pin@9||-5|-2|0.5|0.5||
NWire_Pin|pin@10||5|-2|0.5|0.5||
NWire_Pin|pin@11||5|2|0.5|0.5||
Awire|net@0||0|1800|pin@0||0|-7|pin@1||11|-7
Awire|net@1||0|900|pin@11||5|2|pin@5||5|0
Awire|net@2||0|0|pin@10||5|-2|PMOS@0|d|2|-2
Awire|net@3||0|0|PMOS@0|s|-2|-2|pin@9||-5|-2
Awire|net@4||0|2700|pin@9||-5|-2|pin@4||-5|0
Awire|net@5||0|1800|pin@8||-5|2|NMOS@0|s|-2|2
Awire|net@6||0|2700|pin@4||-5|0|pin@8||-5|2
Awire|net@7||0|1800|conn@0|y|-7|0|pin@4||-5|0
Awire|net@8||0|900|pin@5||5|0|pin@10||5|-2
Awire|net@9||0|1800|pin@5||5|0|conn@1|a|14.5|0
Awire|net@11||0|2700|conn@3|y|0|-9.5|pin@0||0|-7
Awire|net@12||0|2700|pin@0||0|-7|PMOS@0|g|0|-5
Awire|net@13||0|2700|pin@1||11|-7|pin@2||11|10
Awire|net@14||0|0|pin@2||11|10|inv@0|in|9.5|10
Awire|net@15||0|2700|NMOS@0|g|0|5|pin@3||0|10
Awire|net@16||0|1800|pin@3||0|10|inv@0|out|4.5|10
Awire|net@17||0|1800|NMOS@0|d|2|2|pin@11||5|2
Edrn|D5G2;|conn@1|y|O
EpassF|D5G2;|conn@3|a|I
Esrc|D5G2;|conn@0|a|I
X

# Cell passT{ic}
CpassT;1{ic}|artwork|1094081205000|1094081753000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
Nschematic:Bus_Pin|pin@0||2|0|2|2||
Nschematic:Bus_Pin|pin@4||-0.5|-2|2|2||
Nschematic:Bus_Pin|pin@6||-2|0|2|2||
NPin|pin@9||-1|1|1|1||W
NPin|pin@10||1|1|1|1||W
NPin|pin@11||1|-1|1|1||W
NPin|pin@12||-1|-1|1|1||W
NPin|pin@13||-1|-1|1|1||W
NPin|pin@14||1|0|1|1||W
NPin|pin@15||2|0|1|1||W
NPin|pin@16||-2|0|1|1||W
NPin|pin@17||-1|0|1|1||W
NPin|pin@18||-0.5|-1|1|1|RRR|W
NPin|pin@19||-0.5|-2|1|1|RRR|W
AThicker|net@5||0|FS1800|pin@9||-1|1|pin@10||1|1|ART_color()I10
AThicker|net@6||0|FS900|pin@10||1|1|pin@11||1|-1|ART_color()I10
AThicker|net@7||0|FS0|pin@11||1|-1|pin@12||-1|-1|ART_color()I10
AThicker|net@8||0|FS2700|pin@12||-1|-1|pin@9||-1|1|ART_color()I10
ASolid|net@9||0|FS2250|pin@13||-1|-1|pin@10||1|1|ART_color()I10
ASolid|net@10||0|FS3150|pin@11||1|-1|pin@9||-1|1|ART_color()I10
AThicker|net@11||0|FS1800|pin@14||1|0|pin@15||2|0|ART_color()I10
AThicker|net@12||0|FS1800|pin@16||-2|0|pin@17||-1|0|ART_color()I10
AThicker|net@13||0|FS900|pin@18||-0.5|-1|pin@19||-0.5|-2|ART_color()I10
Edrn|D5G2;|pin@0||O
EpassT|D5G2;|pin@4||I
Esrc|D5G2;|pin@6||I
X

# Cell passT{sch}
CpassT;1{sch}|schematic|1094080836000|1094081778000||ATTR_LEPASSGATE(D5G1;HNPTX-31;Y-9.5;)I1|ATTR_XN(D5G1;HNPX-31;Y-4;)I1|ATTR_XP(D5G1;HNPX-31;Y-6;)I1|ATTR_Xinv(D5G1;HNPX-31;Y-8;)I1|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||0|2|RRR|E|D5G4;|ATTR_Delay(D5G1;NPX-1.5;Y-3.5;)I100|ATTR_X(D5G1.5;NOJPX-1.5;Y3;)S@XN|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
IPMOS;1{ic}|PMOS@0||0|-2|R|E|D5G4;|ATTR_Delay(D5G1;NPX-1.5;Y3.5;)I100|ATTR_X(D5G1.5;NOJPX-1.5;Y-3;)S@XP/2.0|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-9|0|4|2||
NOff-Page|conn@1||20.5|0|4|2||
NOff-Page|conn@2||0|12|4|2|RRR|
Iinv;1{ic}|inv@0||6|-9|YRR|E|D0G4;|ATTR_Delay(D5G1;NPX2;Y-2;)I100|ATTR_X(D5G1.5;NOJPX1.5;Y2;)S@Xinv|ATTR_drive0(P)Sstrong0|ATTR_drive1(P)Sstrong1
IpassT;1{ic}|passTF@0||20.5|15||E|D5G4;|ATTR_XN(D5G1;NPX-3.25;Y-0.5;)I1|ATTR_XP(D5G1;NPX3.25;Y-0.5;)I1|ATTR_Xinv(D5G1;NPY2.5;)I1
NWire_Pin|pin@0||11|-9|0.5|0.5||
NWire_Pin|pin@1||11|8|0.5|0.5||
NWire_Pin|pin@2||0|8|0.5|0.5||
NWire_Pin|pin@3||0|-9|0.5|0.5||
NWire_Pin|pin@4||-5|0|0.5|0.5||
NWire_Pin|pin@5||5|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@6||-1|28.5|0|0|||ART_message(D5G5;)SpassT
Ngeneric:Invisible-Pin|pin@7||-1|23.5|0|0|||ART_message(D5G2;)Spass gate with only T control input
NWire_Pin|pin@8||-5|2|0.5|0.5||
NWire_Pin|pin@9||-5|-2|0.5|0.5||
NWire_Pin|pin@10||5|-2|0.5|0.5||
NWire_Pin|pin@11||5|2|0.5|0.5||
Awire|net@0||0|1800|inv@0|in|8.5|-9|pin@0||11|-9
Awire|net@1||0|2700|pin@0||11|-9|pin@1||11|8
Awire|net@2||0|0|pin@1||11|8|pin@2||0|8
Awire|net@3||0|0|PMOS@0|s|-2|-2|pin@9||-5|-2
Awire|net@4||0|2700|pin@9||-5|-2|pin@4||-5|0
Awire|net@5||0|1800|pin@8||-5|2|NMOS@0|s|-2|2
Awire|net@6||0|2700|pin@4||-5|0|pin@8||-5|2
Awire|net@7||0|1800|conn@0|y|-7|0|pin@4||-5|0
Awire|net@8||0|900|pin@5||5|0|pin@10||5|-2
Awire|net@9||0|1800|pin@5||5|0|conn@1|a|18.5|0
Awire|net@10||0|900|conn@2|y|0|10|pin@2||0|8
Awire|net@11||0|900|pin@2||0|8|NMOS@0|g|0|5
Awire|net@12||0|900|PMOS@0|g|0|-5|pin@3||0|-9
Awire|net@13||0|1800|pin@3||0|-9|inv@0|out|3.5|-9
Awire|net@14||0|900|pin@11||5|2|pin@5||5|0
Awire|net@15||0|0|pin@10||5|-2|PMOS@0|d|2|-2
Awire|net@16||0|1800|NMOS@0|d|2|2|pin@11||5|2
Edrn|D5G2;|conn@1|y|O
EpassT|D5G2;|conn@2|a|I
Esrc|D5G2;|conn@0|a|I
X

# Cell passTF{ic}
CpassTF;1{ic}|artwork|1094081205000|1094081421000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@2||0.5|-1.5|1|1|||ART_color()I10
Nschematic:Bus_Pin|pin@0||2|0|2|2||
Nschematic:Bus_Pin|pin@2||0.5|-2|2|2||
Nschematic:Bus_Pin|pin@4||-0.5|-2|2|2||
Nschematic:Bus_Pin|pin@6||-2|0|2|2||
NPin|pin@9||-1|1|1|1||W
NPin|pin@10||1|1|1|1||W
NPin|pin@11||1|-1|1|1||W
NPin|pin@12||-1|-1|1|1||W
NPin|pin@13||-1|-1|1|1||W
NPin|pin@14||1|0|1|1||W
NPin|pin@15||2|0|1|1||W
NPin|pin@16||-2|0|1|1||W
NPin|pin@17||-1|0|1|1||W
NPin|pin@18||-0.5|-1|1|1|RRR|W
NPin|pin@19||-0.5|-2|1|1|RRR|W
AThicker|net@5||0|FS1800|pin@9||-1|1|pin@10||1|1|ART_color()I10
AThicker|net@6||0|FS900|pin@10||1|1|pin@11||1|-1|ART_color()I10
AThicker|net@7||0|FS0|pin@11||1|-1|pin@12||-1|-1|ART_color()I10
AThicker|net@8||0|FS2700|pin@12||-1|-1|pin@9||-1|1|ART_color()I10
ASolid|net@9||0|FS2250|pin@13||-1|-1|pin@10||1|1|ART_color()I10
ASolid|net@10||0|FS3150|pin@11||1|-1|pin@9||-1|1|ART_color()I10
AThicker|net@11||0|FS1800|pin@14||1|0|pin@15||2|0|ART_color()I10
AThicker|net@12||0|FS1800|pin@16||-2|0|pin@17||-1|0|ART_color()I10
AThicker|net@13||0|FS900|pin@18||-0.5|-1|pin@19||-0.5|-2|ART_color()I10
Edrn|D5G2;|pin@0||O
EpassF|D5G2;|pin@2||I
EpassT|D5G2;|pin@4||I
Esrc|D5G2;|pin@6||I
X

# Cell passTF{sch}
CpassTF;1{sch}|schematic|1094080836000|1100287490567||ATTR_LEPASSGATE(D5G1;HNPTX-31;Y-7.5;)I1|ATTR_XN(D5G1;HNPX-31;Y-4;)I1|ATTR_XP(D5G1;HNPX-31;Y-6;)I1|prototype_center()I[0,0]
INMOS;1{ic}|NMOS@0||0|2|RRR|E|D5G4;|ATTR_Delay(D5G1;NPX-1.5;Y-3.5;)I100|ATTR_X(D5G1.5;NOJPX-1.5;Y3;)S@XN|ATTR_drain_shared(D5G1;PX0.5;Y2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y-2.5;)I0
IPMOS;1{ic}|PMOS@0||0|-2|R|E|D5G4;|ATTR_Delay(D5G1;NPX-1.5;Y3.5;)I100|ATTR_X(D5G1.5;NOJPX-1.5;Y-3;)S@XP/2.0|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-9|0|4|2||
NOff-Page|conn@1||10.5|0|4|2||
NOff-Page|conn@2||0|12|4|2|RRR|
NOff-Page|conn@3||0|-11.5|4|2|R|
IpassTF;1{ic}|passTF@0||20.5|15||E|D5G4;|ATTR_XN(D5G1;NPX-3.25;Y-0.5;)I1|ATTR_XP(D5G1;NPX3.25;Y-0.5;)I1
NWire_Pin|pin@0||5|2|0.5|0.5||
NWire_Pin|pin@1||5|-2|0.5|0.5||
NWire_Pin|pin@2||-5|-2|0.5|0.5||
NWire_Pin|pin@3||-5|2|0.5|0.5||
NWire_Pin|pin@4||-5|0|0.5|0.5||
NWire_Pin|pin@5||5|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@6||-1|28.5|0|0|||ART_message(D5G5;)SpassTF
Ngeneric:Invisible-Pin|pin@7||-1|23.5|0|0|||ART_message(D5G2;)Spass gate with seperate T/F control inputs
Awire|net@0||0|1800|NMOS@0|d|2|2|pin@0||5|2
Awire|net@1||0|900|pin@0||5|2|pin@5||5|0
Awire|net@2||0|0|pin@1||5|-2|PMOS@0|d|2|-2
Awire|net@3||0|0|PMOS@0|s|-2|-2|pin@2||-5|-2
Awire|net@4||0|2700|pin@2||-5|-2|pin@4||-5|0
Awire|net@5||0|1800|pin@3||-5|2|NMOS@0|s|-2|2
Awire|net@6||0|2700|pin@4||-5|0|pin@3||-5|2
Awire|net@7||0|1800|conn@0|y|-7|0|pin@4||-5|0
Awire|net@8||0|900|pin@5||5|0|pin@1||5|-2
Awire|net@9||0|1800|pin@5||5|0|conn@1|a|8.5|0
Awire|net@10||0|900|conn@2|y|0|10|NMOS@0|g|0|5
Awire|net@11||0|2700|conn@3|y|0|-9.5|PMOS@0|g|0|-5
Edrn|D5G2;|conn@1|y|O
EpassF|D5G2;|conn@3|a|I
EpassT|D5G2;|conn@2|a|I
Esrc|D5G2;|conn@0|a|I
X

# Cell pms2{ic}
Cpms2;1{ic}|artwork|1021415734000|1084376993000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-2|0|1|1|||ART_color()I10
NThick-Circle|art@2||2|-4|1|1|||ART_color()I10
Nschematic:Bus_Pin|pin@0||-3|0|0|0||
Nschematic:Bus_Pin|pin@1||0|-6|0|0||
Nschematic:Bus_Pin|pin@2||3|-4|0|0||
NPin|pin@3||0|1|1|1||W
NPin|pin@4||-0.75|1|1|1||W
NPin|pin@5||-0.75|-1|1|1||W
NPin|pin@6||0|-1|1|1|YRR|W
NPin|pin@7||0|-2|1|1|YRR|W
NPin|pin@8||-3|0|0|0|RR|W
NPin|pin@9||-2.5|0|1|1|RR|W
NPin|pin@10||0|2|1|1||W
NPin|pin@11||-0.5|2.5|0|0||W
NPin|pin@12||0.5|1.5|1|1||W
NPin|pin@13||-1.5|-1|1|1||W
NPin|pin@14||-1.5|1|1|1||W
NPin|pin@15||1.5|-3|1|1|YRR|W
NPin|pin@16||1.5|-5|1|1|YRR|W
NPin|pin@17||0|-2|1|1|YRR|W
NPin|pin@18||3|-4|0|0|RR|W
NPin|pin@19||2.5|-4|1|1|RR|W
NPin|pin@20||0|-6|0|0|RR|W
NPin|pin@21||0|-5|1|1|YRR|W
NPin|pin@22||0.75|-5|1|1|YRR|W
NPin|pin@23||0.75|-3|1|1|YRR|W
NPin|pin@24||0|-3|1|1|YRR|W
AThicker|net@0||0|FS900|pin@14||-1.5|1|pin@13||-1.5|-1|ART_color()I10
AThicker|net@1||0|FS0|pin@3||0|1|pin@4||-0.75|1|ART_color()I10
AThicker|net@2||0|FS2700|pin@3||0|1|pin@10||0|2|ART_color()I10
AThicker|net@3||0|FS1800|pin@8||-3|0|pin@9||-2.5|0|ART_color()I10
AThicker|net@4||0|FS1800|pin@5||-0.75|-1|pin@6||0|-1|ART_color()I10
AThicker|net@5||0|FS900|pin@6||0|-1|pin@7||0|-2|ART_color()I10
AThicker|net@6||0|FS900|pin@4||-0.75|1|pin@5||-0.75|-1|ART_color()I10
AThicker|net@7||0|FS3150|pin@12||0.5|1.5|pin@11||-0.5|2.5|ART_color()I10
AThicker|net@8||0|FS2700|pin@24||0|-3|pin@17||0|-2|ART_color()I10
AThicker|net@9||0|FS1800|pin@24||0|-3|pin@23||0.75|-3|ART_color()I10
AThicker|net@10||0|FS900|pin@15||1.5|-3|pin@16||1.5|-5|ART_color()I10
AThicker|net@11||0|FS1800|pin@19||2.5|-4|pin@18||3|-4|ART_color()I10
AThicker|net@12||0|FS0|pin@22||0.75|-5|pin@21||0|-5|ART_color()I10
AThicker|net@13||0|FS900|pin@21||0|-5|pin@20||0|-6|ART_color()I10
AThicker|net@14||0|FS900|pin@23||0.75|-3|pin@22||0.75|-5|ART_color()I10
Ed|D5G1;|pin@1||O
Eg|D5G1;|pin@0||I
Eg2|D5G1;|pin@2||I
X

# Cell pms2{sch}
Cpms2;1{sch}|schematic|1021415734000|1084377004000||ATTR_Delay(D5G1;HNPX-12;Y8;)I100|ATTR_X(D5G1;HNPX-12.25;Y9;)I1|prototype_center()I[0,0]
IPMOS;1{ic}|PMOS@0||0|15||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S2*@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)S1|ATTR_source_shared(D5G1;PX0.5;Y2.5;)I0
IPMOS;1{ic}|PMOS@1||0|7|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S2*@X|ATTR_drain_shared(D5G1;PX0.5;Y-2.5;)I0|ATTR_source_shared(D5G1;PX0.5;Y2.5;)S1
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-8.5|15|4|2||
NOff-Page|conn@1||8|0|4|2||
NOff-Page|conn@2||8.5|7|4|2|YRR|
NWire_Pin|pin@0||0|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@1||-1|31|0|0|||ART_message(D5G6;)S[pms2]
Ngeneric:Invisible-Pin|pin@2||-1|26|0|0|||ART_message(D5G2;)S[two fixed-size P-type transistors to VDD]
Ipms2;1{ic}|pms2@0||20|22||E|D0G4;|ATTR_Delay(D5G1;NPTX-3;Y-1.5;)I100|ATTR_X(D5G1.5;NPX2.25;Y1;)I1
NPower|pwr@0||0|22|3|3||
Awire|net@0||0|900|pwr@0||0|22|PMOS@0|s|0|17
Awire|net@1||0|1800|conn@0|y|-6.5|15|PMOS@0|g|-3|15
Awire|net@2||0|2700|PMOS@1|s|0|9|PMOS@0|d|0|13|NET_ncc_match()SNCCmatch3
Awire|net@3||0|0|conn@2|y|6.5|7|PMOS@1|g|3|7
Awire|net@4||0|2700|pin@0||0|0|PMOS@1|d|0|5
Awire|net@5||0|1800|pin@0||0|0|conn@1|a|6|0
Ed|D5G2;|conn@1|y|O
Eg|D5G2;|conn@0|a|I
Eg2|D5G2;|conn@2|a|I
X

# Cell pms2_sy{ic}
Cpms2_sy;1{ic}|artwork|1021415734000|1084377034000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-1.75|0|1|1|||ART_color()I10
NThick-Circle|art@2||1.75|-4|1|1|||ART_color()I10
NThick-Circle|art@3||1.75|0|1|1|||ART_color()I10
NThick-Circle|art@4||-1.75|-4|1|1|||ART_color()I10
Nschematic:Bus_Pin|pin@0||3|-4|0|0||
Nschematic:Bus_Pin|pin@1||-3|0|0|0||
Nschematic:Bus_Pin|pin@2||0|-6|0|0||
NPin|pin@3||0|1|1|1||W
NPin|pin@4||-0.75|1|1|1||W
NPin|pin@5||-0.75|-1|1|1||W
NPin|pin@6||0|2|1|1||W
NPin|pin@7||-0.5|2.5|0|0||W
NPin|pin@8||0.5|1.5|1|1||W
NPin|pin@9||-1.25|-1|1|1||W
NPin|pin@10||-1.25|1|1|1||W
NPin|pin@11||1.25|-3|1|1|YRR|W
NPin|pin@12||1.25|-5|1|1|YRR|W
NPin|pin@13||0|-6|0|0|RR|W
NPin|pin@14||0|-5|1|1|YRR|W
NPin|pin@15||0.75|-5|1|1|YRR|W
NPin|pin@16||0.75|-3|1|1|YRR|W
NPin|pin@17||0.25|-3|1|1|YRR|W
NPin|pin@18||1.25|1|1|1|YRR|W
NPin|pin@19||1.25|-1|1|1|YRR|W
NPin|pin@20||0.25|-1|1|1||W
NPin|pin@21||0.75|-1|1|1|YRR|W
NPin|pin@22||0.75|1|1|1|YRR|W
NPin|pin@23||0|1|1|1|YRR|W
NPin|pin@24||-0.25|-3|1|1||W
NPin|pin@25||-0.75|-3|1|1||W
NPin|pin@26||-0.75|-5|1|1||W
NPin|pin@27||0|-5|1|1|YRR|W
NPin|pin@28||-1.25|-5|1|1||W
NPin|pin@29||-1.25|-3|1|1||W
NPin|pin@30||-0.25|-1|1|1||W
NPin|pin@31||-3|0|0|0|RR|W
NPin|pin@32||-2.5|0|1|1|RR|W
NPin|pin@33||-2.5|-4|1|1||W
NPin|pin@34||3|-4|0|0|RR|W
NPin|pin@35||2.5|-4|1|1|RR|W
NPin|pin@36||2.5|0|1|1||W
NPin|pin@37||2.25|0|1|1||W
NPin|pin@38||2.25|-4|1|1||W
NPin|pin@39||-2.25|-4|1|1||W
NPin|pin@40||-2.25|0|1|1||W
AThicker|net@0||0|FS1800|pin@17||0.25|-3|pin@16||0.75|-3|ART_color()I10
AThicker|net@1||0|FS0|pin@15||0.75|-5|pin@14||0|-5|ART_color()I10
AThicker|net@2||0|FS900|pin@16||0.75|-3|pin@15||0.75|-5|ART_color()I10
AThicker|net@3||0|FS900|pin@11||1.25|-3|pin@12||1.25|-5|ART_color()I10
AThicker|net@4||0|FS900|pin@14||0|-5|pin@13||0|-6|ART_color()I10
AThicker|net@5||0|FS900|pin@4||-0.75|1|pin@5||-0.75|-1|ART_color()I10
AThicker|net@6||0|FS900|pin@10||-1.25|1|pin@9||-1.25|-1|ART_color()I10
AThicker|net@7||0|FS0|pin@3||0|1|pin@4||-0.75|1|ART_color()I10
AThicker|net@8||0|FS3150|pin@8||0.5|1.5|pin@7||-0.5|2.5|ART_color()I10
AThicker|net@9||0|FS2700|pin@3||0|1|pin@6||0|2|ART_color()I10
AThicker|net@10||0|FS900|pin@18||1.25|1|pin@19||1.25|-1|ART_color()I10
AThicker|net@11||0|FS900|pin@22||0.75|1|pin@21||0.75|-1|ART_color()I10
AThicker|net@12||0|FS1800|pin@23||0|1|pin@22||0.75|1|ART_color()I10
AThicker|net@13||0|FS0|pin@21||0.75|-1|pin@20||0.25|-1|ART_color()I10
AThicker|net@14||0|FS900|pin@29||-1.25|-3|pin@28||-1.25|-5|ART_color()I10
AThicker|net@15||0|FS900|pin@25||-0.75|-3|pin@26||-0.75|-5|ART_color()I10
AThicker|net@16||0|FS0|pin@24||-0.25|-3|pin@25||-0.75|-3|ART_color()I10
AThicker|net@17||0|FS1800|pin@26||-0.75|-5|pin@27||0|-5|ART_color()I10
AThicker|net@18||0|FS0|pin@30||-0.25|-1|pin@5||-0.75|-1|ART_color()I10
AThicker|net@19||0|FS2840|pin@17||0.25|-3|pin@30||-0.25|-1|ART_color()I10
AThicker|net@20||0|FS2559|pin@24||-0.25|-3|pin@20||0.25|-1|ART_color()I10
AThicker|net@21||0|FS1800|pin@31||-3|0|pin@32||-2.5|0|ART_color()I10
AThicker|net@22||0|FS2700|pin@33||-2.5|-4|pin@32||-2.5|0|ART_color()I10
AThicker|net@23||0|FS1800|pin@35||2.5|-4|pin@34||3|-4|ART_color()I10
AThicker|net@24||0|FS900|pin@36||2.5|0|pin@35||2.5|-4|ART_color()I10
AThicker|net@25||0|FS1800|pin@37||2.25|0|pin@36||2.5|0|ART_color()I10
AThicker|net@26||0|FS1800|pin@38||2.25|-4|pin@35||2.5|-4|ART_color()I10
AThicker|net@27||0|FS0|pin@39||-2.25|-4|pin@33||-2.5|-4|ART_color()I10
AThicker|net@28||0|FS0|pin@40||-2.25|0|pin@32||-2.5|0|ART_color()I10
Ed|D5G1;|pin@2||O
Eg|D5G1;|pin@1||I
Eg2|D5G1;|pin@0||I
X

# Cell pms2_sy{sch}
Cpms2_sy;1{sch}|schematic|1021415734000|1084377244000||ATTR_Delay(D5G1;HNPX-20;Y-10.5;)I100|ATTR_X(D5G1;HNPX-20.5;Y-9.5;)I1|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-13|-1|4|2||
NOff-Page|conn@1||23.5|-1|4|2|YRR|
NOff-Page|conn@2||21|-11|4|2||
Ngeneric:Invisible-Pin|pin@0||-2.5|9|0|0|||ART_message(D5G2;)S[symmetric fixed-size P-type two-stack]
Ngeneric:Invisible-Pin|pin@1||-2|14|0|0|||ART_message(D5G6;)S[pms2_sy]
NWire_Pin|pin@2||0.5|-1|0.5|0.5||
NWire_Pin|pin@3||4.5|-5|0.5|0.5||
NWire_Pin|pin@4||4.5|-1|0.5|0.5||
NWire_Pin|pin@5||0.5|-5|0.5|0.5||
NWire_Pin|pin@6||-4|-11|0.5|0.5||
NWire_Pin|pin@7||10|-11|0.5|0.5||
Ipms2;1{ic}|pms2@0||-4|-1||E|D0G4;|ATTR_Delay(D5G1;NOJPX-3;Y-1.5;)S@Delay|ATTR_X(D5G1.5;NOJPX2.25;Y1;)S@X/2.0
Ipms2;1{ic}|pms2@1||10|-1|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPX-3;Y-1.5;)S@Delay|ATTR_X(D5G1.5;NOJPX2.25;Y1;)S@X/2.0
Ipms2_sy;1{ic}|pms2_sy@0||31|12||E|D0G4;|ATTR_Delay(D5G1;NPTX-5;Y-1.5;)I100|ATTR_X(D5G1.5;NOJPX4;Y2;)SLE.getdrive()
Awire|net@0||0|0|conn@1|y|21.5|-1|pms2@1|g|13|-1
Awire|net@1||0|1800|conn@0|y|-11|-1|pms2@0|g|-7|-1
Awire|net@2||0|0|pin@2||0.5|-1|pms2@0|g|-7|-1
Awire|net@3||0|3150|pin@3||4.5|-5|pin@2||0.5|-1
Awire|net@4||0|0|pms2@1|g2|7|-5|pin@3||4.5|-5
Awire|net@5||0|1800|pin@4||4.5|-1|pms2@1|g|13|-1
Awire|net@6||0|2250|pin@5||0.5|-5|pin@4||4.5|-1
Awire|net@7||0|1800|pms2@0|g2|-1|-5|pin@5||0.5|-5
Awire|net@8||0|2700|pin@6||-4|-11|pms2@0|d|-4|-7
Awire|net@9||0|0|pin@7||10|-11|pin@6||-4|-11
Awire|net@10||0|900|pms2@1|d|10|-7|pin@7||10|-11
Awire|net@11||0|1800|pin@7||10|-11|conn@2|a|19|-11
Ed|D5G2;|conn@2|y|O
Eg|D5G2;|conn@0|a|I
Eg2|D5G2;|conn@1|a|I
X

# Cell pms3{ic}
Cpms3;1{ic}|artwork|1021415734000|1084377153000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-2|-8|1|1|||ART_color()I10
NThick-Circle|art@2||2|-4|1|1|||ART_color()I10
NThick-Circle|art@3||-2|0|1|1|||ART_color()I10
NPin|pin@0||0|-10|0.5|0.5||W
NPin|pin@1||-2.5|-8|0|0|RR|W
NPin|pin@2||-3|-8|1|1|RR|W
NPin|pin@3||-1.5|-7|1|1|YRR|W
NPin|pin@4||-1.5|-9|1|1|YRR|W
NPin|pin@5||0|-9|0.5|0.5||W
NPin|pin@6||-0.75|-9|0.5|0.5||W
NPin|pin@7||-0.75|-7|0.5|0.5||W
Ngeneric:Invisible-Pin|pin@8||-3|-8|0|0||
NPin|pin@9||0|-3|1|1|YRR|W
NPin|pin@10||0.75|-3|1|1|YRR|W
NPin|pin@11||0.75|-5|1|1|YRR|W
NPin|pin@12||0|-5|1|1|YRR|W
NPin|pin@13||0|-7|0|0|RR|W
NPin|pin@14||2.5|-4|1|1|RR|W
NPin|pin@15||3|-4|0|0|RR|W
NPin|pin@16||0|-2|1|1|YRR|W
NPin|pin@17||1.5|-5|1|1|YRR|W
NPin|pin@18||1.5|-3|1|1|YRR|W
NPin|pin@19||-1.5|1|1|1||W
NPin|pin@20||-1.5|-1|1|1||W
NPin|pin@21||0.5|1.5|1|1||W
NPin|pin@22||-0.5|2.5|0|0||W
NPin|pin@23||0|2|1|1||W
NPin|pin@24||-2.5|0|1|1|RR|W
NPin|pin@25||-3|0|0|0|RR|W
NPin|pin@26||0|-2|1|1|YRR|W
NPin|pin@27||0|-1|1|1|YRR|W
NPin|pin@28||-0.75|-1|1|1||W
NPin|pin@29||-0.75|1|1|1||W
NPin|pin@30||0|1|1|1||W
Nschematic:Bus_Pin|pin@31||3|-4|0|0||
Nschematic:Bus_Pin|pin@32||0|-10|0|0||
Nschematic:Bus_Pin|pin@33||-3|0|0|0||
AThicker|net@0||0|FS2700|pin@0||0|-10|pin@5||0|-9|ART_color()I10
AThicker|net@1||0|FS1800|pin@2||-3|-8|pin@1||-2.5|-8|ART_color()I10
AThicker|net@2||0|FS900|pin@3||-1.5|-7|pin@4||-1.5|-9|ART_color()I10
AThicker|net@3||0|FS0|pin@5||0|-9|pin@6||-0.75|-9|ART_color()I10
AThicker|net@4||0|FS2700|pin@6||-0.75|-9|pin@7||-0.75|-7|ART_color()I10
AThicker|net@5||0|FS1800|pin@7||-0.75|-7|pin@13||0|-7|ART_color()I10
AThicker|net@6||0|FS900|pin@10||0.75|-3|pin@11||0.75|-5|ART_color()I10
AThicker|net@7||0|FS900|pin@12||0|-5|pin@13||0|-7|ART_color()I10
AThicker|net@8||0|FS0|pin@11||0.75|-5|pin@12||0|-5|ART_color()I10
AThicker|net@9||0|FS1800|pin@14||2.5|-4|pin@15||3|-4|ART_color()I10
AThicker|net@10||0|FS900|pin@18||1.5|-3|pin@17||1.5|-5|ART_color()I10
AThicker|net@11||0|FS1800|pin@9||0|-3|pin@10||0.75|-3|ART_color()I10
AThicker|net@12||0|FS2700|pin@9||0|-3|pin@16||0|-2|ART_color()I10
AThicker|net@13||0|FS3150|pin@21||0.5|1.5|pin@22||-0.5|2.5|ART_color()I10
AThicker|net@14||0|FS900|pin@29||-0.75|1|pin@28||-0.75|-1|ART_color()I10
AThicker|net@15||0|FS900|pin@27||0|-1|pin@26||0|-2|ART_color()I10
AThicker|net@16||0|FS1800|pin@28||-0.75|-1|pin@27||0|-1|ART_color()I10
AThicker|net@17||0|FS1800|pin@25||-3|0|pin@24||-2.5|0|ART_color()I10
AThicker|net@18||0|FS2700|pin@30||0|1|pin@23||0|2|ART_color()I10
AThicker|net@19||0|FS0|pin@30||0|1|pin@29||-0.75|1|ART_color()I10
AThicker|net@20||0|FS900|pin@19||-1.5|1|pin@20||-1.5|-1|ART_color()I10
Ed|D5G1;|pin@32||O
Eg|D5G1;|pin@33||I
Eg2|D5G1;|pin@31||I
Eg3|D5G1;|pin@8||I
X

# Cell pms3{sch}
Cpms3;1{sch}|schematic|1021415734000|1084405272000||ATTR_Delay(D5G1;HNPX-12;Y8;)I100|ATTR_X(D5G1;HNPX-12.25;Y9;)I1|prototype_center()I[0,0]
IPMOS;1{ic}|PMOS@0||0|-1||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X*3.0
IPMOS;1{ic}|PMOS@1||0|7|YRR|E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X*3.0
IPMOS;1{ic}|PMOS@2||0|15||E|D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5G1.5;NOJPX3.5;Y0.5;)S@X*3.0
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-8.5|-1|4|2||
NOff-Page|conn@1||8.5|7|4|2|YRR|
NOff-Page|conn@2||8|-10.5|4|2||
NOff-Page|conn@3||-8.5|15|4|2||
Ngeneric:Invisible-Pin|pin@0||-1|26|0|0|||ART_message(D5G2;)S[three fixed-size P-type transistors to VDD]
Ngeneric:Invisible-Pin|pin@1||-1|31|0|0|||ART_message(D5G6;)S[pms3]
NWire_Pin|pin@2||0|-10.5|0.5|0.5||
Ipms3;1{ic}|pms3@0||28|22.38||E|D0G4;|ATTR_Delay(D5G1;NPTX-3;Y-1;)I100|ATTR_X(D5G1.5;NPX2.75;Y3;)I1
NPower|pwr@0||0|22|3|3||
Awire|net@0||0|2700|pin@2||0|-10.5|PMOS@0|d|0|-3
Awire|net@1||0|0|PMOS@0|g|-3|-1|conn@0|y|-6.5|-1
Awire|net@2||0|2700|PMOS@0|s|0|1|PMOS@1|d|0|5
Awire|net@3||0|1800|pin@2||0|-10.5|conn@2|a|6|-10.5
Awire|net@4||0|0|conn@1|y|6.5|7|PMOS@1|g|3|7
Awire|net@5||0|2700|PMOS@1|s|0|9|PMOS@2|d|0|13
Awire|net@6||0|1800|conn@3|y|-6.5|15|PMOS@2|g|-3|15
Awire|net@7||0|900|pwr@0||0|22|PMOS@2|s|0|17
Ed|D5G2;|conn@2|y|O
Eg|D5G2;|conn@3|a|I
Eg2|D5G2;|conn@1|a|I
Eg3|D5G2;|conn@0|a|I
X

# Cell triInv{ic}
CtriInv;1{ic}|artwork|1092081409000|1092155957000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||0|1.25|0.5|0.5|||ART_color()I10
NThick-Circle|art@3||2|0|1|1|||ART_color()I10
Nschematic:Bus_Pin|pin@0||0|-2|2|2||
Nschematic:Bus_Pin|pin@2||0|2|2|2||
Nschematic:Bus_Pin|pin@4||-2.5|0|2|2||
Nschematic:Bus_Pin|pin@6||2.5|0|2|2||
NPin|pin@15||1.5|0|1|1||W
NPin|pin@17||-1.5|0|1|1||W
NPin|pin@18||-2.5|0|0|0||W
NPin|pin@20||-1.5|2|1|1||W
NPin|pin@21||-1.5|-2|1|1||W
NPin|pin@22||0|-1|1|1||W
NPin|pin@23||0|-2|1|1||W
NPin|pin@24||0|2|1|1||W
NPin|pin@25||0|1.5|1|1||W
AThicker|net@8||0|FS3263|pin@15||1.5|0|pin@20||-1.5|2|ART_color()I10
AThicker|net@9||0|FS336|pin@15||1.5|0|pin@21||-1.5|-2|ART_color()I10
AThicker|net@10||0|FS0|pin@17||-1.5|0|pin@18||-2.5|0|ART_color()I10
AThicker|net@11||0|FS2700|pin@21||-1.5|-2|pin@20||-1.5|2|ART_color()I10
AThicker|net@12||0|FS2700|pin@23||0|-2|pin@22||0|-1|ART_color()I10
AThicker|net@13||0|FS2700|pin@25||0|1.5|pin@24||0|2|ART_color()I10
Een|D5G1;|pin@0||I
EenB|D5G1;|pin@2||I
Ein|D5G1;|pin@4||I
Eout|D5G1;|pin@6||O
X

# Cell triInv{sch}
CtriInv;1{sch}|schematic|1092081210000|1092082645000||ATTR_Delay(D5G1;HNPX-12;Y-7;)I100|ATTR_X(D5G1;HNPX-12;Y-5;)I1|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-13|0|4|2||
NOff-Page|conn@1||12|0|4|2||
NOff-Page|conn@2||12|4|4|2|RR|
NOff-Page|conn@3||12|-4|4|2|RR|
Inms2;1{ic}|nms2@0||0|-8||E|D5G4;|ATTR_Delay(D5G1;NOJPX3;Y-0.5;)S@Delay|ATTR_X(D5G1.5;NOJPX-2.25;Y1.5;)S@X
NWire_Pin|pin@1||-6|0|0.5|0.5||
NWire_Pin|pin@2||-6|8|0.5|0.5||
NWire_Pin|pin@3||-6|-8|0.5|0.5||
NWire_Pin|pin@4||0|0|0.5|0.5||
Ngeneric:Invisible-Pin|pin@5||-4|17|0|0|||ART_message(D5G5;)StriInv
Ngeneric:Invisible-Pin|pin@6||-4|13|0|0|||ART_message(D5G2;)Stristate inverter
Ipms2;1{ic}|pms2@0||0|8||E|D5G4;|ATTR_Delay(D5G1;NOJPX-3;Y-1.5;)S@Delay|ATTR_X(D5G1.5;NOJPX2.25;Y1;)S@X
ItriInv;1{ic}|triInv@2||11|14||E|D5G4;|ATTR_Delay(D5G1;NPX3.5;Y-1.5;)I100|ATTR_X(D5G1.5;NPX2.5;Y2;)I1
Awire|net@0||0|2700|nms2@0|d|0|-2|pin@4||0|0
Awire|net@1||0|1800|conn@0|y|-11|0|pin@1||-6|0
Awire|net@2||0|2700|pin@1||-6|0|pin@2||-6|8
Awire|net@3||0|1800|pin@2||-6|8|pms2@0|g|-3|8
Awire|net@4||0|900|pin@1||-6|0|pin@3||-6|-8
Awire|net@5||0|1800|pin@3||-6|-8|nms2@0|g|-3|-8
Awire|net@6||0|0|conn@3|y|10|-4|nms2@0|g2|3|-4
Awire|net@7||0|0|conn@2|y|10|4|pms2@0|g2|3|4
Awire|net@9||0|0|conn@1|a|10|0|pin@4||0|0
Awire|net@10||0|2700|pin@4||0|0|pms2@0|d|0|2
Een|D5G2;|conn@3|a|I
EenB|D5G2;|conn@2|a|I
Ein|D5G2;|conn@0|a|I
Eout|D5G2;|conn@1|y|O
X

# Cell xor2{ic}
Cxor2;1{ic}|artwork|1021415734000|1085387251000|E|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NThick-Circle|art@1||-1.5|-2|8|7|YRRR||ART_color()I10|ART_degrees()F[0.0,1.0471976]
NThick-Circle|art@2||-1.5|2|8|7|RRR||ART_color()I10|ART_degrees()F[0.0,1.0471976]
NThick-Circle|art@3||-3.75|0|6|6|3200||ART_color()I10|ART_degrees()I800
NThick-Circle|art@4||-4.5|0|6|6|3200||ART_color()I10|ART_degrees()I800
NThick-Circle|art@5||-2|0.5|1|1|||ART_color()I10
NThick-Circle|art@6||-2.5|-1.5|1|1|||ART_color()I10
Nschematic:Bus_Pin|pin@0||-3.5|-0.5|0|0||
NPin|pin@1||-1.5|-0.5|1|1||W
NPin|pin@2||-3.5|-0.5|0|0||W
Nschematic:Bus_Pin|pin@3||-3.5|1.5|0|0||
Nschematic:Bus_Pin|pin@4||1.5|0|0|0||
NPin|pin@5||-3.5|0.5|0|0||W
NPin|pin@6||-2.5|0.5|1|1||W
NPin|pin@7||-1|-1.25|1|1||W
NPin|pin@8||-0.5|-1.75|1|1||W
NPin|pin@9||-2|1.5|1|1||W
NPin|pin@10||-3.5|1.5|0|0||W
Ngeneric:Invisible-Pin|pin@11||-3.5|0.5|0|0||
NPin|pin@12||-3.5|-1.5|0|0||W
NPin|pin@13||-3|-1.5|1|1||W
Ngeneric:Invisible-Pin|pin@14||-3.5|-1.5|0|0||
AThicker|net@0||0|FS0|pin@1||-1.5|-0.5|pin@2||-3.5|-0.5|ART_color()I10
AThicker|net@1||0|FS0|pin@6||-2.5|0.5|pin@5||-3.5|0.5|ART_color()I10
AThicker|net@2||0|FS3150|pin@8||-0.5|-1.75|pin@7||-1|-1.25|ART_color()I10
AThicker|net@3||0|FS0|pin@9||-2|1.5|pin@10||-3.5|1.5|ART_color()I10
AThicker|net@4||0|FS0|pin@13||-3|-1.5|pin@12||-3.5|-1.5|ART_color()I10
Eina|D5G1;|pin@0||I
EinaB|D5G1;|pin@14||I
Einb|D5G1;|pin@3||I
EinbB|D5G1;|pin@11||I
Eout|D5G1;|pin@4||O
X

# Cell xor2{sch}
Cxor2;1{sch}|schematic|1021415734000|1084953373000||ATTR_Delay(D5G1;HNPX-22;Y-13.5;)I100|ATTR_X(D5G1;HNPX-22;Y-12.5;)I1|ATTR_drive0(D5G1;HNPTX-22;Y-14.5;)Sstrong0|ATTR_drive1(D5G1;HNPTX-22;Y-15.5;)Sstrong1|prototype_center()I[0,0]
Ngeneric:Facet-Center|art@0||0|0|0|0||AV
NOff-Page|conn@0||-17|4|4|2||
NOff-Page|conn@1||-17|-4|4|2|Y|
NOff-Page|conn@2||12|0|4|2||
NOff-Page|conn@3||25|-4|4|2|RR|
NOff-Page|conn@4||25|4|4|2|YRR|
Inms2;1{ic}|nms2@0||-5|-12||E|D0G4;|ATTR_Delay(D5G1;NOJPX3;Y-0.5;)S@Delay|ATTR_X(D5G1.5;NOJPX-2.25;Y1.5;)S@X
Inms2;1{ic}|nms2@1||5|-12||E|D0G4;|ATTR_Delay(D5G1;NOJPX3;Y-0.5;)S@Delay|ATTR_X(D5G1.5;NOJPX-2.25;Y1.5;)S@X
NWire_Pin|pin@0||-10|-8|0.5|0.5||
Ngeneric:Invisible-Pin|pin@1||-3|18|0|0|||ART_message(D5G2;)S[one-parameter fixed-size XOR]
NWire_Pin|pin@2||-12|10|0.5|0.5||
NWire_Pin|pin@3||-12|-4|0.5|0.5||
Ngeneric:Invisible-Pin|pin@4||0.5|24.5|0|0|||ART_message(D5G6;)S[xor2]
NWire_Pin|pin@5||-10|8|0.5|0.5||
NWire_Pin|pin@6||-5|0|0.5|0.5||
NWire_Pin|pin@7||-5|3.5|0.5|0.5||
NWire_Pin|pin@8||5|0|0.5|0.5||
NWire_Pin|pin@9||-10|4|0.5|0.5||
NWire_Pin|pin@10||18|4|0.5|0.5||
NWire_Pin|pin@11||18|-8|0.5|0.5||
NWire_Pin|pin@12||-12|-12|0.5|0.5||
NWire_Pin|pin@13||20|-4|0.5|0.5||
NWire_Pin|pin@14||20|-12|0.5|0.5||
NWire_Pin|pin@15||20|10|0.5|0.5||
NWire_Pin|pin@16||18|8|0.5|0.5||
NWire_Pin|pin@17||-1|10|0.5|0.5||
NWire_Pin|pin@18||1|12|0.5|0.5||
NWire_Pin|pin@19||1|10|0.5|0.5||
NWire_Pin|pin@20||-1|12|0.5|0.5||
Ipms2;1{ic}|pms2@0||-5|12||E|D0G4;|ATTR_Delay(D5G1;NOJPTX-3;Y-1.5;)S@Delay|ATTR_X(D5G1.5;NOJPX2.25;Y1;)S@X
Ipms2;1{ic}|pms2@1||5|12||E|D0G4;|ATTR_Delay(D5G1;NOJPTX-3;Y-1.5;)S@Delay|ATTR_X(D5G1.5;NOJPX2.25;Y1;)S@X
Ixor2;1{ic}|xor2@0||28.49|18.5||E|D0G4;|ATTR_Delay(D5G1;NPTX2.5;Y-2;)I100|ATTR_X(D5G1.5;NPX2.25;Y2.25;)I1|ATTR_drive0(PT)Sstrong0|ATTR_drive1(PT)Sstrong1
Awire|net@0||0|2700|pin@3||-12|-4|pin@2||-12|10
Awire|net@1||0|0|pin@3||-12|-4|conn@1|y|-15|-4
Awire|net@2||0|2700|pin@6||-5|0|pms2@0|d|-5|6
Awire|net@3||0|2700|pin@6||-5|0|pin@7||-5|3.5
Awire|net@4||0|900|pin@7||-5|3.5|nms2@0|d|-5|-6
Awire|net@5||0|1800|pin@8||5|0|conn@2|a|10|0
Awire|net@6||0|1800|pin@6||-5|0|pin@8||5|0
Awire|net@7||0|900|pin@8||5|0|nms2@1|d|5|-6
Awire|net@8||0|2700|pin@0||-10|-8|pin@9||-10|4
Awire|net@9||0|2700|pin@9||-10|4|pin@5||-10|8
Awire|net@10||0|0|pin@9||-10|4|conn@0|y|-15|4
Awire|net@11||0|0|nms2@0|g2|-2|-8|pin@0||-10|-8
Awire|net@12||0|1800|pin@10||18|4|conn@4|y|23|4
Awire|net@13||0|2700|pin@11||18|-8|pin@10||18|4
Awire|net@14||0|1800|nms2@1|g2|8|-8|pin@11||18|-8
Awire|net@15||0|2700|pin@12||-12|-12|pin@3||-12|-4
Awire|net@16||0|0|nms2@0|g|-8|-12|pin@12||-12|-12
Awire|net@17||0|1800|pin@13||20|-4|conn@3|y|23|-4
Awire|net@18||0|2700|pin@14||20|-12|pin@13||20|-4
Awire|net@19||0|1800|nms2@1|g|2|-12|pin@14||20|-12
Awire|net@20||0|900|pin@15||20|10|pin@13||20|-4
Awire|net@21||0|0|pms2@0|g2|-2|8|pin@5||-10|8
Awire|net@22||0|2700|pin@8||5|0|pms2@1|d|5|6
Awire|net@23||0|900|pin@16||18|8|pin@10||18|4
Awire|net@24||0|1800|pms2@1|g2|8|8|pin@16||18|8
Awire|net@25||0|0|pin@17||-1|10|pin@2||-12|10
Awire|net@26||0|450|pin@18||1|12|pin@17||-1|10
Awire|net@27||0|0|pms2@1|g|2|12|pin@18||1|12
Awire|net@28||0|1800|pin@19||1|10|pin@15||20|10
Awire|net@29||0|1350|pin@20||-1|12|pin@19||1|10
Awire|net@30||0|1800|pms2@0|g|-8|12|pin@20||-1|12
Eina|D5G2;|conn@0|a|I
EinaB|D5G2;|conn@4|a|I
Einb|D5G2;|conn@1|a|I
EinbB|D5G2;|conn@3|a|I
Eout|D5G2;|conn@2|y|O
X

# Groups:
GNMOS;1{sch}|NMOS;1{ic}
GNMOSwk;1{sch}|NMOSwk;1{ic}
GPMOS;1{sch}|PMOS;1{ic}
GPMOS4;1{sch}|PMOS4;1{ic}
GPMOS4wk;1{sch}|PMOS4wk;1{ic}
GPMOSwk;1{sch}|PMOSwk;1{ic}
Ghifidely;1{sch}|hifidely;1{ic}
Ginv;1{sch}|inv;1{ic}
Ginv2i;1{sch}|inv2i;1{ic}
Ginv2iCTLn;1{sch}|inv2iCTLn;1{ic}
Ginv2iCTLp;1{sch}|inv2iCTLp;1{ic}
Ginv2iHT;1{sch}|inv2iHT;1{ic}
Ginv2iLT;1{sch}|inv2iLT;1{ic}
Ginv2iV;1{sch}|inv2iV;1{ic}
GinvCLK;1{sch}|invCLK;1{ic}
GinvCTLn;1{sch}|invCTLn;1{ic}
GinvCTLp;1{sch}|invCTLp;1{ic}
GinvHT;1{sch}|invHT;1{ic}
GinvK;1{sch}|invK;1{ic}
GinvKV;1{sch}|invKV;1{ic}
GinvLT;1{sch}|invLT;1{ic}
GinvV;1{sch}|invV;1{ic}
GinvVn;1{sch}|invVn;1{ic}
GinvVp;1{sch}|invVp;1{ic}
GmullerC;1{sch}|mullerC;1{ic}
GmullerC_sy;1{sch}|mullerC_sy;1{ic}
Gmux21_tri;1{sch}|mux21_tri;1{ic}
Gnand2;1{sch}|nand2;1{ic}
Gnand2HLT_sy;1{sch}|nand2HLT_sy;1{ic}
Gnand2HT;1{sch}|nand2HT;1{ic}
Gnand2HTen;1{sch}|nand2HTen;1{ic}
Gnand2LT;1{sch}|nand2LT;1{ic}
Gnand2LT_sy;1{sch}|nand2LT_sy;1{ic}
Gnand2LTen;1{sch}|nand2LTen;1{ic}
Gnand2_sy;1{sch}|nand2_sy;1{ic}
Gnand2en;1{sch}|nand2en;1{ic}
Gnand2en_3n;1{sch}|nand2en_3n;1{ic}
Gnand2n;1{sch}|nand2n;1{ic}
Gnand2n_sy;1{sch}|nand2n_sy;1{ic}
Gnand3;1{sch}|nand3;1{ic}
Gnand3LT;1{sch}|nand3LT;1{ic}
Gnand3LT_sy3;1{sch}|nand3LT_sy3;1{ic}
Gnand3LTen;1{sch}|nand3LTen;1{ic}
Gnand3LTen_sy;1{sch}|nand3LTen_sy;1{ic}
Gnand3MLT;1{sch}|nand3MLT;1{ic}
Gnand3en;1{sch}|nand3en;1{ic}
Gnand3en_sy;1{sch}|nand3en_sy;1{ic}
Gnms2;1{sch}|nms2;1{ic}
Gnms2_sy;1{sch}|nms2_sy;1{ic}
Gnms3;1{sch}|nms3;1{ic}
Gnms3_2sy;1{sch}|nms3_2sy;1{ic}
Gnms3_sy3;1{sch}|nms3_sy3;1{ic}
Gnor2;1{sch}|nor2;1{ic}
Gnor2_sy;1{sch}|nor2_sy;1{ic}
Gnor2en;1{sch}|nor2en;1{ic}
Gnor2en_2p;1{sch}|nor2en_2p;1{ic}
Gnor2n;1{sch}|nor2n;1{ic}
GpassF;1{sch}|passF;1{ic}
GpassT;1{sch}|passT;1{ic}
GpassTF;1{sch}|passTF;1{ic}
Gpms2;1{sch}|pms2;1{ic}
Gpms2_sy;1{sch}|pms2_sy;1{ic}
Gpms3;1{sch}|pms3;1{ic}
GtriInv;1{sch}|triInv;1{ic}
Gxor2;1{sch}|xor2;1{ic}
