 
cpldfit:  version O.61xd                            Xilinx Inc.
                                  Fitter Report
Design Name: RomEmuCtrl                          Date: 11- 1-2011, 10:15PM
Device Used: XC95108-15-PC84
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
68 /108 ( 63%) 257 /540  ( 48%) 180/216 ( 83%)   33 /108 ( 31%) 62 /69  ( 90%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1          10/18       29/36       29          76/90       3/12
FB2          15/18       31/36       31          55/90       5/12
FB3          16/18       31/36       31          43/90      11/12
FB4           6/18       27/36       27          18/90       3/11
FB5          15/18       31/36       31          44/90      11/11*
FB6           6/18       31/36       31          21/90       3/11
             -----       -----                   -----       -----     
             68/108     180/216                 257/540     36/69 

* - Resource is exhausted

** Global Control Resources **

Signal 'i_HClk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   25          25    |  I/O              :    57      63
Output        :   18          18    |  GCK/IO           :     3       3
Bidirectional :   18          18    |  GTS/IO           :     1       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     62          62

** Power Data **

There are 68 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'RomEmuCtrl.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'i_HClk' based upon the LOC
   constraint 'P9'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
*************************  Summary of Mapped Logic  ************************

** 36 Outputs **

Signal                                    Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                      Pts   Inps          No.  Type    Use     Mode Rate State
o_HData                                   11    11    FB1_14  10   GCK/I/O I/O     STD  FAST RESET
o_nROE                                    2     3     FB1_15  11   I/O     O       STD  FAST 
o_nRWE                                    2     3     FB1_16  12   GCK/I/O O       STD  FAST 
io_TData<3>                               2     4     FB2_2   71   I/O     I/O     STD  FAST 
io_TData<4>                               2     4     FB2_3   72   I/O     I/O     STD  FAST 
io_TData<5>                               2     4     FB2_5   74   GSR/I/O I/O     STD  FAST 
io_TData<6>                               2     4     FB2_6   75   I/O     I/O     STD  FAST 
io_TData<7>                               2     4     FB2_8   76   GTS/I/O I/O     STD  FAST 
o_nReset                                  3     5     FB3_3   15   I/O     I/O     STD  FAST RESET
o_RAddr<0>                                2     3     FB3_5   17   I/O     O       STD  FAST 
o_RAddr<1>                                2     3     FB3_6   18   I/O     O       STD  FAST 
o_RAddr<2>                                2     3     FB3_8   19   I/O     O       STD  FAST 
o_RAddr<3>                                2     3     FB3_9   20   I/O     O       STD  FAST 
o_RAddr<4>                                2     3     FB3_11  21   I/O     O       STD  FAST 
o_RAddr<5>                                2     3     FB3_12  23   I/O     O       STD  FAST 
o_RAddr<6>                                2     3     FB3_14  24   I/O     O       STD  FAST 
o_RAddr<7>                                2     3     FB3_15  25   I/O     O       STD  FAST 
o_RAddr<8>                                2     3     FB3_16  26   I/O     O       STD  FAST 
o_RAddr<9>                                2     3     FB3_17  31   I/O     O       STD  FAST 
io_TData<0>                               2     4     FB4_14  68   I/O     I/O     STD  FAST 
io_TData<1>                               2     4     FB4_15  69   I/O     I/O     STD  FAST 
io_TData<2>                               2     4     FB4_17  70   I/O     I/O     STD  FAST 
o_RAddr<10>                               2     3     FB5_2   32   I/O     O       STD  FAST 
o_RAddr<11>                               2     3     FB5_3   33   I/O     O       STD  FAST 
o_RAddr<12>                               2     3     FB5_5   34   I/O     O       STD  FAST 
o_RAddr<13>                               2     3     FB5_6   35   I/O     O       STD  FAST 
o_RAddr<14>                               2     3     FB5_8   36   I/O     O       STD  FAST 
o_RAddr<15>                               2     3     FB5_9   37   I/O     O       STD  FAST 
io_RData<0>                               3     4     FB5_11  39   I/O     I/O     STD  FAST 
io_RData<1>                               3     4     FB5_12  40   I/O     I/O     STD  FAST 
io_RData<2>                               3     4     FB5_14  41   I/O     I/O     STD  FAST 
io_RData<3>                               3     4     FB5_15  43   I/O     I/O     STD  FAST 
io_RData<4>                               3     4     FB5_17  44   I/O     I/O     STD  FAST 
io_RData<5>                               3     4     FB6_2   45   I/O     I/O     STD  FAST 
io_RData<6>                               3     4     FB6_3   46   I/O     I/O     STD  FAST 
io_RData<7>                               3     4     FB6_5   47   I/O     I/O     STD  FAST 

** 32 Buried Nodes **

Signal                                    Total Total Loc     Pwr  Reg Init
Name                                      Pts   Inps          Mode State
r_Data<1>                                 11    11    FB1_3   STD  RESET
r_nWE                                     3     8     FB1_6   STD  RESET
r_nOE                                     3     8     FB1_7   STD  RESET
r_Data<5>                                 11    11    FB1_9   STD  RESET
r_Data<4>                                 11    11    FB1_11  STD  RESET
r_Data<3>                                 11    11    FB1_13  STD  RESET
r_Data<2>                                 11    11    FB1_18  STD  RESET
r_AddrCount<1>                            2     5     FB2_1   STD  RESET
r_AddrCount<0>                            2     4     FB2_10  STD  RESET
io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST  2     5     FB2_11  STD  
r_Addr<6>                                 4     13    FB2_12  STD  RESET
r_Addr<5>                                 4     12    FB2_13  STD  RESET
r_Addr<3>                                 4     10    FB2_14  STD  RESET
r_Addr<2>                                 4     9     FB2_15  STD  RESET
r_Addr<1>                                 4     8     FB2_16  STD  RESET
r_Data<7>                                 8     10    FB2_17  STD  RESET
r_Data<6>                                 11    11    FB2_18  STD  RESET
r_Addr<8>                                 4     15    FB3_4   STD  RESET
r_Addr<7>                                 4     14    FB3_7   STD  RESET
r_Addr<4>                                 4     11    FB3_10  STD  RESET
r_Addr<12>                                4     19    FB3_13  STD  RESET
r_Addr<11>                                4     18    FB3_18  STD  RESET
r_Addr<9>                                 4     16    FB4_13  STD  RESET
r_Addr<13>                                4     20    FB4_16  STD  RESET
r_Addr<0>                                 4     7     FB4_18  STD  RESET
r_DataCount<2>                            3     6     FB5_10  STD  RESET
r_DataCount<3>                            4     7     FB5_13  STD  RESET
r_DataCount<1>                            4     7     FB5_16  STD  RESET
r_DataCount<0>                            6     7     FB5_18  STD  RESET
r_Addr<15>                                4     22    FB6_16  STD  RESET
r_Addr<14>                                4     21    FB6_17  STD  RESET
r_Addr<10>                                4     17    FB6_18  STD  RESET

** 26 Inputs **

Signal                                    Loc     Pin  Pin     Pin     
Name                                              No.  Type    Use     
i_HCmd<0>                                 FB1_2   1    I/O     I
i_HCmd<1>                                 FB1_3   2    I/O     I
i_HCmd<2>                                 FB1_5   3    I/O     I
i_HData<0>                                FB1_6   4    I/O     I
i_HData<1>                                FB1_8   5    I/O     I
i_HData<2>                                FB1_9   6    I/O     I
i_HData<3>                                FB1_11  7    I/O     I
i_HClk                                    FB1_12  9    GCK/I/O GCK
i_nTOE                                    FB1_17  13   I/O     I
i_nTWE                                    FB3_2   14   I/O     I
i_TAddr<8>                                FB4_2   57   I/O     I
i_TAddr<9>                                FB4_3   58   I/O     I
i_TAddr<10>                               FB4_5   61   I/O     I
i_TAddr<11>                               FB4_6   62   I/O     I
i_TAddr<12>                               FB4_8   63   I/O     I
i_TAddr<13>                               FB4_9   65   I/O     I
i_TAddr<14>                               FB4_11  66   I/O     I
i_TAddr<15>                               FB4_12  67   I/O     I
i_TAddr<0>                                FB6_6   48   I/O     I
i_TAddr<1>                                FB6_8   50   I/O     I
i_TAddr<2>                                FB6_9   51   I/O     I
i_TAddr<3>                                FB6_11  52   I/O     I
i_TAddr<4>                                FB6_12  53   I/O     I
i_TAddr<5>                                FB6_14  54   I/O     I
i_TAddr<6>                                FB6_15  55   I/O     I
i_TAddr<7>                                FB6_17  56   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               29/7
Number of signals used by logic mapping into function block:  29
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\1   4     FB1_1         (b)     (b)
(unused)              0       0   \/5   0     FB1_2   1     I/O     I
r_Data<1>            11       6<-   0   0     FB1_3   2     I/O     I
(unused)              0       0   /\1   4     FB1_4         (b)     (b)
(unused)              0       0     0   5     FB1_5   3     I/O     I
r_nWE                 3       0   \/2   0     FB1_6   4     I/O     I
r_nOE                 3       2<- \/4   0     FB1_7         (b)     (b)
(unused)              0       0   \/5   0     FB1_8   5     I/O     I
r_Data<5>            11       9<- \/3   0     FB1_9   6     I/O     I
(unused)              0       0   \/5   0     FB1_10        (b)     (b)
r_Data<4>            11       8<- \/2   0     FB1_11  7     I/O     I
(unused)              0       0   \/5   0     FB1_12  9     GCK/I/O GCK
r_Data<3>            11       7<- \/1   0     FB1_13        (b)     (b)
o_HData              11       6<-   0   0     FB1_14  10    GCK/I/O I/O
o_nROE                2       2<- /\5   0     FB1_15  11    I/O     O
o_nRWE                2       0   /\2   1     FB1_16  12    GCK/I/O O
(unused)              0       0   \/5   0     FB1_17  13    I/O     I
r_Data<2>            11       6<-   0   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: i_HCmd<0>         11: io_RData<1>.PIN   21: r_Data<4>.LFBK 
  2: i_HCmd<1>         12: io_RData<2>.PIN   22: r_Data<5>.LFBK 
  3: i_HCmd<2>         13: io_RData<3>.PIN   23: r_Data<6> 
  4: i_HData<0>        14: io_RData<4>.PIN   24: r_DataCount<0> 
  5: i_HData<1>        15: io_RData<5>.PIN   25: r_DataCount<1> 
  6: i_HData<2>        16: o_nReset.PIN      26: r_DataCount<2> 
  7: i_HData<3>        17: r_Data<0>.LFBK    27: r_DataCount<3> 
  8: i_nTOE            18: r_Data<1>.LFBK    28: r_nOE.LFBK 
  9: i_nTWE            19: r_Data<2>.LFBK    29: r_nWE.LFBK 
 10: io_RData<0>.PIN   20: r_Data<3>.LFBK   

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
r_Data<1>            XXX.X.....X......XX....XXXX............. 11      11
r_nWE                XXX....................XXXX.X........... 8       8
r_nOE                XXX....................XXXXX............ 8       8
r_Data<5>            XXX.X.........X......XXXXXX............. 11      11
r_Data<4>            XXXX.........X......XX.XXXX............. 11      11
r_Data<3>            XXX...X.....X......XX..XXXX............. 11      11
o_HData              XXXX.....X......XX.....XXXX............. 11      11
o_nROE               .......X.......X...........X............ 3       3
o_nRWE               ........X......X............X........... 3       3
r_Data<2>            XXX..X.....X......XX...XXXX............. 11      11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               31/5
Number of signals used by logic mapping into function block:  31
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
r_AddrCount<1>        2       2<- /\5   0     FB2_1         (b)     (b)
io_TData<3>           2       0   /\2   1     FB2_2   71    I/O     I/O
io_TData<4>           2       0     0   3     FB2_3   72    I/O     I/O
(unused)              0       0     0   5     FB2_4         (b)     
io_TData<5>           2       0     0   3     FB2_5   74    GSR/I/O I/O
io_TData<6>           2       0     0   3     FB2_6   75    I/O     I/O
(unused)              0       0     0   5     FB2_7         (b)     
io_TData<7>           2       0     0   3     FB2_8   76    GTS/I/O I/O
(unused)              0       0     0   5     FB2_9   77    GTS/I/O 
r_AddrCount<0>        2       0     0   3     FB2_10        (b)     (b)
io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST
                      2       0     0   3     FB2_11  79    I/O     (b)
r_Addr<6>             4       0     0   1     FB2_12  80    I/O     (b)
r_Addr<5>             4       0   \/1   0     FB2_13        (b)     (b)
r_Addr<3>             4       1<- \/2   0     FB2_14  81    I/O     (b)
r_Addr<2>             4       2<- \/3   0     FB2_15  82    I/O     (b)
r_Addr<1>             4       3<- \/4   0     FB2_16  83    I/O     (b)
r_Data<7>             8       4<- \/1   0     FB2_17  84    I/O     (b)
r_Data<6>            11       6<-   0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: i_HCmd<0>         12: io_RData<6>.PIN   22: r_AddrCount<0>.LFBK 
  2: i_HCmd<1>         13: io_RData<7>.PIN   23: r_AddrCount<1>.LFBK 
  3: i_HCmd<2>         14: o_nReset.PIN      24: r_Data<6>.LFBK 
  4: i_HData<1>        15: r_Addr<0>         25: r_Data<7>.LFBK 
  5: i_HData<2>        16: r_Addr<1>.LFBK    26: r_DataCount<0> 
  6: i_HData<3>        17: r_Addr<2>.LFBK    27: r_DataCount<1> 
  7: i_nTOE            18: r_Addr<3>.LFBK    28: r_DataCount<2> 
  8: i_nTWE            19: r_Addr<4>         29: r_DataCount<3> 
  9: io_RData<3>.PIN   20: r_Addr<5>.LFBK    30: r_nOE 
 10: io_RData<4>.PIN   21: r_Addr<6>.LFBK    31: r_nWE 
 11: io_RData<5>.PIN  

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
r_AddrCount<1>       XXX..................XX................. 5       5
io_TData<3>          ......XXX....X.......................... 4       4
io_TData<4>          ......XX.X...X.......................... 4       4
io_TData<5>          ......XX..X..X.......................... 4       4
io_TData<6>          ......XX...X.X.......................... 4       4
io_TData<7>          ......XX....XX.......................... 4       4
r_AddrCount<0>       XXX..................X.................. 4       4
io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST 
                     ......XX.....X...............XX......... 5       5
r_Addr<6>            XXX.X.........XXXXXXXXX................. 13      13
r_Addr<5>            XXXX..........XXXXXX.XX................. 12      12
r_Addr<3>            XXX..X........XXXX...XX................. 10      10
r_Addr<2>            XXX.X.........XXX....XX................. 9       9
r_Addr<1>            XXXX..........XX.....XX................. 8       8
r_Data<7>            XXX..X......X...........XXXXX........... 10      10
r_Data<6>            XXX.X......X...........XXXXXX........... 11      11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               31/5
Number of signals used by logic mapping into function block:  31
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   14    I/O     I
o_nReset              3       0     0   2     FB3_3   15    I/O     I/O
r_Addr<8>             4       0     0   1     FB3_4         (b)     (b)
o_RAddr<0>            2       0     0   3     FB3_5   17    I/O     O
o_RAddr<1>            2       0     0   3     FB3_6   18    I/O     O
r_Addr<7>             4       0     0   1     FB3_7         (b)     (b)
o_RAddr<2>            2       0     0   3     FB3_8   19    I/O     O
o_RAddr<3>            2       0     0   3     FB3_9   20    I/O     O
r_Addr<4>             4       0     0   1     FB3_10        (b)     (b)
o_RAddr<4>            2       0     0   3     FB3_11  21    I/O     O
o_RAddr<5>            2       0     0   3     FB3_12  23    I/O     O
r_Addr<12>            4       0     0   1     FB3_13        (b)     (b)
o_RAddr<6>            2       0     0   3     FB3_14  24    I/O     O
o_RAddr<7>            2       0     0   3     FB3_15  25    I/O     O
o_RAddr<8>            2       0     0   3     FB3_16  26    I/O     O
o_RAddr<9>            2       0     0   3     FB3_17  31    I/O     O
r_Addr<11>            4       0     0   1     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: i_HCmd<0>         12: i_TAddr<6>        22: r_Addr<3> 
  2: i_HCmd<1>         13: i_TAddr<7>        23: r_Addr<4>.LFBK 
  3: i_HCmd<2>         14: i_TAddr<8>        24: r_Addr<5> 
  4: i_HData<0>        15: i_TAddr<9>        25: r_Addr<6> 
  5: i_HData<3>        16: r_Addr<0>         26: r_Addr<7>.LFBK 
  6: i_TAddr<0>        17: r_Addr<10>        27: r_Addr<8>.LFBK 
  7: i_TAddr<1>        18: r_Addr<11>.LFBK   28: r_Addr<9> 
  8: i_TAddr<2>        19: r_Addr<12>.LFBK   29: r_AddrCount<0> 
  9: i_TAddr<3>        20: r_Addr<1>         30: r_AddrCount<1> 
 10: i_TAddr<4>        21: r_Addr<2>         31: r_TargetMode.LFBK 
 11: i_TAddr<5>       

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
o_nReset             XXXX..........................X......... 5       5
r_Addr<8>            XXXX...........X...XXXXXXXX.XX.......... 15      15
o_RAddr<0>           .....X.........X..............X......... 3       3
o_RAddr<1>           ......X............X..........X......... 3       3
r_Addr<7>            XXX.X..........X...XXXXXXX..XX.......... 14      14
o_RAddr<2>           .......X............X.........X......... 3       3
o_RAddr<3>           ........X............X........X......... 3       3
r_Addr<4>            XXXX...........X...XXXX.....XX.......... 11      11
o_RAddr<4>           .........X............X.......X......... 3       3
o_RAddr<5>           ..........X............X......X......... 3       3
r_Addr<12>           XXXX...........XXXXXXXXXXXXXXX.......... 19      19
o_RAddr<6>           ...........X............X.....X......... 3       3
o_RAddr<7>           ............X............X....X......... 3       3
o_RAddr<8>           .............X............X...X......... 3       3
o_RAddr<9>           ..............X............X..X......... 3       3
r_Addr<11>           XXX.X..........XXX.XXXXXXXXXXX.......... 18      18
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               27/9
Number of signals used by logic mapping into function block:  27
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   57    I/O     I
(unused)              0       0     0   5     FB4_3   58    I/O     I
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   61    I/O     I
(unused)              0       0     0   5     FB4_6   62    I/O     I
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   63    I/O     I
(unused)              0       0     0   5     FB4_9   65    I/O     I
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  66    I/O     I
(unused)              0       0     0   5     FB4_12  67    I/O     I
r_Addr<9>             4       0     0   1     FB4_13        (b)     (b)
io_TData<0>           2       0     0   3     FB4_14  68    I/O     I/O
io_TData<1>           2       0     0   3     FB4_15  69    I/O     I/O
r_Addr<13>            4       0     0   1     FB4_16        (b)     (b)
io_TData<2>           2       0     0   3     FB4_17  70    I/O     I/O
r_Addr<0>             4       0     0   1     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: i_HCmd<0>         10: io_RData<2>.PIN   19: r_Addr<3> 
  2: i_HCmd<1>         11: o_nReset.PIN      20: r_Addr<4> 
  3: i_HCmd<2>         12: r_Addr<0>.LFBK    21: r_Addr<5> 
  4: i_HData<0>        13: r_Addr<10>        22: r_Addr<6> 
  5: i_HData<1>        14: r_Addr<11>        23: r_Addr<7> 
  6: i_nTOE            15: r_Addr<12>        24: r_Addr<8> 
  7: i_nTWE            16: r_Addr<13>.LFBK   25: r_Addr<9>.LFBK 
  8: io_RData<0>.PIN   17: r_Addr<1>         26: r_AddrCount<0> 
  9: io_RData<1>.PIN   18: r_Addr<2>         27: r_AddrCount<1> 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
r_Addr<9>            XXX.X......X....XXXXXXXXXXX............. 16      16
io_TData<0>          .....XXX..X............................. 4       4
io_TData<1>          .....XX.X.X............................. 4       4
r_Addr<13>           XXX.X......XXXXXXXXXXXXXXXX............. 20      20
io_TData<2>          .....XX..XX............................. 4       4
r_Addr<0>            XXXX.......X.............XX............. 7       7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               31/5
Number of signals used by logic mapping into function block:  31
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB5_1         (b)     
o_RAddr<10>           2       0     0   3     FB5_2   32    I/O     O
o_RAddr<11>           2       0     0   3     FB5_3   33    I/O     O
(unused)              0       0     0   5     FB5_4         (b)     
o_RAddr<12>           2       0     0   3     FB5_5   34    I/O     O
o_RAddr<13>           2       0     0   3     FB5_6   35    I/O     O
(unused)              0       0     0   5     FB5_7         (b)     
o_RAddr<14>           2       0     0   3     FB5_8   36    I/O     O
o_RAddr<15>           2       0     0   3     FB5_9   37    I/O     O
r_DataCount<2>        3       0     0   2     FB5_10        (b)     (b)
io_RData<0>           3       0     0   2     FB5_11  39    I/O     I/O
io_RData<1>           3       0     0   2     FB5_12  40    I/O     I/O
r_DataCount<3>        4       0     0   1     FB5_13        (b)     (b)
io_RData<2>           3       0     0   2     FB5_14  41    I/O     I/O
io_RData<3>           3       0     0   2     FB5_15  43    I/O     I/O
r_DataCount<1>        4       0     0   1     FB5_16        (b)     (b)
io_RData<4>           3       0   \/1   1     FB5_17  44    I/O     I/O
r_DataCount<0>        6       1<-   0   0     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: io_TData<4>.PIN   12: i_TAddr<13>                               22: r_Addr<14> 
  2: io_TData<3>.PIN   13: i_TAddr<14>                               23: r_Addr<15> 
  3: io_TData<2>.PIN   14: i_TAddr<15>                               24: r_Data<1> 
  4: io_TData<1>.PIN   15: io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST  25: r_Data<2> 
  5: io_TData<0>.PIN   16: o_HData.PIN                               26: r_Data<3> 
  6: i_HCmd<0>         17: o_nReset.PIN                              27: r_Data<4> 
  7: i_HCmd<1>         18: r_Addr<10>                                28: r_DataCount<0>.LFBK 
  8: i_HCmd<2>         19: r_Addr<11>                                29: r_DataCount<1>.LFBK 
  9: i_TAddr<10>       20: r_Addr<12>                                30: r_DataCount<2>.LFBK 
 10: i_TAddr<11>       21: r_Addr<13>                                31: r_DataCount<3>.LFBK 
 11: i_TAddr<12>      

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
o_RAddr<10>          ........X.......XX...................... 3       3
o_RAddr<11>          .........X......X.X..................... 3       3
o_RAddr<12>          ..........X.....X..X.................... 3       3
o_RAddr<13>          ...........X....X...X................... 3       3
o_RAddr<14>          ............X...X....X.................. 3       3
o_RAddr<15>          .............X..X.....X................. 3       3
r_DataCount<2>       .....XXX...................XXX.......... 6       6
io_RData<0>          ....X.........XXX....................... 4       4
io_RData<1>          ...X..........X.X......X................ 4       4
r_DataCount<3>       .....XXX...................XXXX......... 7       7
io_RData<2>          ..X...........X.X.......X............... 4       4
io_RData<3>          .X............X.X........X.............. 4       4
r_DataCount<1>       .....XXX...................XXXX......... 7       7
io_RData<4>          X.............X.X.........X............. 4       4
r_DataCount<0>       .....XXX...................XXXX......... 7       7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               31/5
Number of signals used by logic mapping into function block:  31
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB6_1         (b)     
io_RData<5>           3       0     0   2     FB6_2   45    I/O     I/O
io_RData<6>           3       0     0   2     FB6_3   46    I/O     I/O
(unused)              0       0     0   5     FB6_4         (b)     
io_RData<7>           3       0     0   2     FB6_5   47    I/O     I/O
(unused)              0       0     0   5     FB6_6   48    I/O     I
(unused)              0       0     0   5     FB6_7         (b)     
(unused)              0       0     0   5     FB6_8   50    I/O     I
(unused)              0       0     0   5     FB6_9   51    I/O     I
(unused)              0       0     0   5     FB6_10        (b)     
(unused)              0       0     0   5     FB6_11  52    I/O     I
(unused)              0       0     0   5     FB6_12  53    I/O     I
(unused)              0       0     0   5     FB6_13        (b)     
(unused)              0       0     0   5     FB6_14  54    I/O     I
(unused)              0       0     0   5     FB6_15  55    I/O     I
r_Addr<15>            4       0     0   1     FB6_16        (b)     (b)
r_Addr<14>            4       0     0   1     FB6_17  56    I/O     I
r_Addr<10>            4       0     0   1     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: io_TData<5>.PIN                           12: r_Addr<10>.LFBK   22: r_Addr<5> 
  2: io_TData<7>.PIN                           13: r_Addr<11>        23: r_Addr<6> 
  3: io_TData<6>.PIN                           14: r_Addr<12>        24: r_Addr<7> 
  4: i_HCmd<0>                                 15: r_Addr<13>        25: r_Addr<8> 
  5: i_HCmd<1>                                 16: r_Addr<14>.LFBK   26: r_Addr<9> 
  6: i_HCmd<2>                                 17: r_Addr<15>.LFBK   27: r_AddrCount<0> 
  7: i_HData<2>                                18: r_Addr<1>         28: r_AddrCount<1> 
  8: i_HData<3>                                19: r_Addr<2>         29: r_Data<5> 
  9: io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST  20: r_Addr<3>         30: r_Data<6> 
 10: o_nReset.PIN                              21: r_Addr<4>         31: r_Data<7> 
 11: r_Addr<0>                                

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
io_RData<5>          X.......XX..................X........... 4       4
io_RData<6>          ..X.....XX...................X.......... 4       4
io_RData<7>          .X......XX....................X......... 4       4
r_Addr<15>           ...XXX.X..XXXXXXXXXXXXXXXXXX............ 22      22
r_Addr<14>           ...XXXX...XXXXXX.XXXXXXXXXXX............ 21      21
r_Addr<10>           ...XXXX...XX.....XXXXXXXXXXX............ 17      17
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********
















io_RData_I(0) <= ((io_TData(0).PIN AND o_nReset.PIN)
	OR (NOT o_nReset.PIN AND o_HData.PIN));
io_RData(0) <= io_RData_I(0) when io_RData_OE(0) = '1' else 'Z';
io_RData_OE(0) <= io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST;


io_RData_I(1) <= ((r_Data(1) AND NOT o_nReset.PIN)
	OR (io_TData(1).PIN AND o_nReset.PIN));
io_RData(1) <= io_RData_I(1) when io_RData_OE(1) = '1' else 'Z';
io_RData_OE(1) <= io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST;


io_RData_I(2) <= ((r_Data(2) AND NOT o_nReset.PIN)
	OR (io_TData(2).PIN AND o_nReset.PIN));
io_RData(2) <= io_RData_I(2) when io_RData_OE(2) = '1' else 'Z';
io_RData_OE(2) <= io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST;


io_RData_I(3) <= ((r_Data(3) AND NOT o_nReset.PIN)
	OR (io_TData(3).PIN AND o_nReset.PIN));
io_RData(3) <= io_RData_I(3) when io_RData_OE(3) = '1' else 'Z';
io_RData_OE(3) <= io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST;


io_RData_I(4) <= ((r_Data(4) AND NOT o_nReset.PIN)
	OR (io_TData(4).PIN AND o_nReset.PIN));
io_RData(4) <= io_RData_I(4) when io_RData_OE(4) = '1' else 'Z';
io_RData_OE(4) <= io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST;


io_RData_I(5) <= ((r_Data(5) AND NOT o_nReset.PIN)
	OR (io_TData(5).PIN AND o_nReset.PIN));
io_RData(5) <= io_RData_I(5) when io_RData_OE(5) = '1' else 'Z';
io_RData_OE(5) <= io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST;


io_RData_I(6) <= ((r_Data(6) AND NOT o_nReset.PIN)
	OR (io_TData(6).PIN AND o_nReset.PIN));
io_RData(6) <= io_RData_I(6) when io_RData_OE(6) = '1' else 'Z';
io_RData_OE(6) <= io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST;


io_RData_I(7) <= ((r_Data(7) AND NOT o_nReset.PIN)
	OR (io_TData(7).PIN AND o_nReset.PIN));
io_RData(7) <= io_RData_I(7) when io_RData_OE(7) = '1' else 'Z';
io_RData_OE(7) <= io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST;


io_RData_6_IOBUFE/io_RData_6_IOBUFE_TRST <= ((i_nTOE AND NOT i_nTWE AND o_nReset.PIN)
	OR (r_nOE AND NOT r_nWE AND NOT o_nReset.PIN));


io_TData_I(0) <= io_RData(0).PIN;
io_TData(0) <= io_TData_I(0) when io_TData_OE(0) = '1' else 'Z';
io_TData_OE(0) <= (NOT i_nTOE AND i_nTWE AND o_nReset.PIN);


io_TData_I(1) <= io_RData(1).PIN;
io_TData(1) <= io_TData_I(1) when io_TData_OE(1) = '1' else 'Z';
io_TData_OE(1) <= (NOT i_nTOE AND i_nTWE AND o_nReset.PIN);


io_TData_I(2) <= io_RData(2).PIN;
io_TData(2) <= io_TData_I(2) when io_TData_OE(2) = '1' else 'Z';
io_TData_OE(2) <= (NOT i_nTOE AND i_nTWE AND o_nReset.PIN);


io_TData_I(3) <= io_RData(3).PIN;
io_TData(3) <= io_TData_I(3) when io_TData_OE(3) = '1' else 'Z';
io_TData_OE(3) <= (NOT i_nTOE AND i_nTWE AND o_nReset.PIN);


io_TData_I(4) <= io_RData(4).PIN;
io_TData(4) <= io_TData_I(4) when io_TData_OE(4) = '1' else 'Z';
io_TData_OE(4) <= (NOT i_nTOE AND i_nTWE AND o_nReset.PIN);


io_TData_I(5) <= io_RData(5).PIN;
io_TData(5) <= io_TData_I(5) when io_TData_OE(5) = '1' else 'Z';
io_TData_OE(5) <= (NOT i_nTOE AND i_nTWE AND o_nReset.PIN);


io_TData_I(6) <= io_RData(6).PIN;
io_TData(6) <= io_TData_I(6) when io_TData_OE(6) = '1' else 'Z';
io_TData_OE(6) <= (NOT i_nTOE AND i_nTWE AND o_nReset.PIN);


io_TData_I(7) <= io_RData(7).PIN;
io_TData(7) <= io_TData_I(7) when io_TData_OE(7) = '1' else 'Z';
io_TData_OE(7) <= (NOT i_nTOE AND i_nTWE AND o_nReset.PIN);

FTCPE_o_HData: FTCPE port map (o_HData,o_HData_T,i_HClk,'0','0');
o_HData_T <= ((i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(2) AND NOT r_Data(0).LFBK AND r_Data(1).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(3) AND NOT r_Data(0).LFBK AND r_Data(1).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT io_RData(0).PIN AND 
	r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	r_Data(0).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	io_RData(0).PIN AND r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND 
	NOT r_DataCount(3) AND NOT r_Data(0).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	i_HData(0) AND NOT r_Data(0).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	NOT i_HData(0) AND r_Data(0).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Data(0).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(1) AND 
	r_Data(0).LFBK AND NOT r_Data(1).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(2) AND 
	r_Data(0).LFBK AND NOT r_Data(1).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(3) AND 
	r_Data(0).LFBK AND NOT r_Data(1).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(1) AND NOT r_Data(0).LFBK AND r_Data(1).LFBK));


o_RAddr(0) <= ((r_Addr(0) AND NOT r_TargetMode.LFBK)
	OR (i_TAddr(0) AND r_TargetMode.LFBK));


o_RAddr(1) <= ((r_Addr(1) AND NOT r_TargetMode.LFBK)
	OR (i_TAddr(1) AND r_TargetMode.LFBK));


o_RAddr(2) <= ((r_Addr(2) AND NOT r_TargetMode.LFBK)
	OR (i_TAddr(2) AND r_TargetMode.LFBK));


o_RAddr(3) <= ((r_Addr(3) AND NOT r_TargetMode.LFBK)
	OR (i_TAddr(3) AND r_TargetMode.LFBK));


o_RAddr(4) <= ((i_TAddr(4) AND r_TargetMode.LFBK)
	OR (NOT r_TargetMode.LFBK AND r_Addr(4).LFBK));


o_RAddr(5) <= ((r_Addr(5) AND NOT r_TargetMode.LFBK)
	OR (i_TAddr(5) AND r_TargetMode.LFBK));


o_RAddr(6) <= ((r_Addr(6) AND NOT r_TargetMode.LFBK)
	OR (i_TAddr(6) AND r_TargetMode.LFBK));


o_RAddr(7) <= ((i_TAddr(7) AND r_TargetMode.LFBK)
	OR (NOT r_TargetMode.LFBK AND r_Addr(7).LFBK));


o_RAddr(8) <= ((i_TAddr(8) AND r_TargetMode.LFBK)
	OR (NOT r_TargetMode.LFBK AND r_Addr(8).LFBK));


o_RAddr(9) <= ((r_Addr(9) AND NOT r_TargetMode.LFBK)
	OR (i_TAddr(9) AND r_TargetMode.LFBK));


o_RAddr(10) <= ((r_Addr(10) AND NOT o_nReset.PIN)
	OR (i_TAddr(10) AND o_nReset.PIN));


o_RAddr(11) <= ((r_Addr(11) AND NOT o_nReset.PIN)
	OR (i_TAddr(11) AND o_nReset.PIN));


o_RAddr(12) <= ((r_Addr(12) AND NOT o_nReset.PIN)
	OR (i_TAddr(12) AND o_nReset.PIN));


o_RAddr(13) <= ((r_Addr(13) AND NOT o_nReset.PIN)
	OR (i_TAddr(13) AND o_nReset.PIN));


o_RAddr(14) <= ((r_Addr(14) AND NOT o_nReset.PIN)
	OR (i_TAddr(14) AND o_nReset.PIN));


o_RAddr(15) <= ((r_Addr(15) AND NOT o_nReset.PIN)
	OR (i_TAddr(15) AND o_nReset.PIN));


o_nROE <= ((i_nTOE AND o_nReset.PIN)
	OR (r_nOE.LFBK AND NOT o_nReset.PIN));


o_nRWE <= ((i_nTWE AND o_nReset.PIN)
	OR (r_nWE.LFBK AND NOT o_nReset.PIN));

FTCPE_o_nReset: FTCPE port map (o_nReset,o_nReset_T,i_HClk,'0','0');
o_nReset_T <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_TargetMode.LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND i_HData(0) AND 
	NOT r_TargetMode.LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND NOT i_HData(0) AND 
	r_TargetMode.LFBK));

FTCPE_r_Addr0: FTCPE port map (r_Addr(0),r_Addr_T(0),i_HClk,'0','0');
r_Addr_T(0) <= ((NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(0) AND r_Addr(0).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT r_AddrCount(0) AND 
	NOT r_AddrCount(1) AND NOT i_HData(0) AND r_Addr(0).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_AddrCount(0) AND NOT r_AddrCount(1) AND i_HData(0) AND NOT r_Addr(0).LFBK));

FTCPE_r_Addr1: FTCPE port map (r_Addr(1),r_Addr_T(1),i_HClk,'0','0');
r_Addr_T(1) <= ((NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Addr(1).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HData(1) AND 
	NOT r_AddrCount(0).LFBK AND NOT r_AddrCount(1).LFBK AND r_Addr(1).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND i_HData(1) AND 
	NOT r_AddrCount(0).LFBK AND NOT r_AddrCount(1).LFBK AND NOT r_Addr(1).LFBK));

FTCPE_r_Addr2: FTCPE port map (r_Addr(2),r_Addr_T(2),i_HClk,'0','0');
r_Addr_T(2) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Addr(2).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0) AND 
	r_Addr(1).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HData(2) AND 
	NOT r_AddrCount(0).LFBK AND NOT r_AddrCount(1).LFBK AND r_Addr(2).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND i_HData(2) AND 
	NOT r_AddrCount(0).LFBK AND NOT r_AddrCount(1).LFBK AND NOT r_Addr(2).LFBK));

FTCPE_r_Addr3: FTCPE port map (r_Addr(3),r_Addr_T(3),i_HClk,'0','0');
r_Addr_T(3) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Addr(3).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0) AND 
	r_Addr(1).LFBK AND r_Addr(2).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HData(3) AND 
	NOT r_AddrCount(0).LFBK AND NOT r_AddrCount(1).LFBK AND r_Addr(3).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND i_HData(3) AND 
	NOT r_AddrCount(0).LFBK AND NOT r_AddrCount(1).LFBK AND NOT r_Addr(3).LFBK));

FTCPE_r_Addr4: FTCPE port map (r_Addr(4),r_Addr_T(4),i_HClk,'0','0');
r_Addr_T(4) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Addr(4).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND r_AddrCount(0) AND 
	NOT r_AddrCount(1) AND NOT i_HData(0) AND r_Addr(4).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0) AND 
	r_Addr(1) AND r_Addr(2) AND r_Addr(3))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	r_AddrCount(0) AND NOT r_AddrCount(1) AND i_HData(0) AND NOT r_Addr(4).LFBK));

FTCPE_r_Addr5: FTCPE port map (r_Addr(5),r_Addr_T(5),i_HClk,'0','0');
r_Addr_T(5) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Addr(5).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HData(1) AND 
	r_AddrCount(0).LFBK AND NOT r_AddrCount(1).LFBK AND r_Addr(5).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND i_HData(1) AND 
	r_AddrCount(0).LFBK AND NOT r_AddrCount(1).LFBK AND NOT r_Addr(5).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0) AND 
	r_Addr(4) AND r_Addr(1).LFBK AND r_Addr(2).LFBK AND r_Addr(3).LFBK));

FTCPE_r_Addr6: FTCPE port map (r_Addr(6),r_Addr_T(6),i_HClk,'0','0');
r_Addr_T(6) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Addr(6).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HData(2) AND 
	r_AddrCount(0).LFBK AND NOT r_AddrCount(1).LFBK AND r_Addr(6).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND i_HData(2) AND 
	r_AddrCount(0).LFBK AND NOT r_AddrCount(1).LFBK AND NOT r_Addr(6).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0) AND 
	r_Addr(4) AND r_Addr(1).LFBK AND r_Addr(2).LFBK AND r_Addr(3).LFBK AND 
	r_Addr(5).LFBK));

FTCPE_r_Addr7: FTCPE port map (r_Addr(7),r_Addr_T(7),i_HClk,'0','0');
r_Addr_T(7) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Addr(7).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND r_AddrCount(0) AND 
	NOT r_AddrCount(1) AND NOT i_HData(3) AND r_Addr(7).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	r_AddrCount(0) AND NOT r_AddrCount(1) AND i_HData(3) AND NOT r_Addr(7).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0) AND 
	r_Addr(1) AND r_Addr(2) AND r_Addr(3) AND r_Addr(5) AND r_Addr(6) AND 
	r_Addr(4).LFBK));

FTCPE_r_Addr8: FTCPE port map (r_Addr(8),r_Addr_T(8),i_HClk,'0','0');
r_Addr_T(8) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Addr(8).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT r_AddrCount(0) AND 
	r_AddrCount(1) AND NOT i_HData(0) AND r_Addr(8).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_AddrCount(0) AND r_AddrCount(1) AND i_HData(0) AND NOT r_Addr(8).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0) AND 
	r_Addr(1) AND r_Addr(2) AND r_Addr(3) AND r_Addr(5) AND r_Addr(6) AND 
	r_Addr(4).LFBK AND r_Addr(7).LFBK));

FTCPE_r_Addr9: FTCPE port map (r_Addr(9),r_Addr_T(9),i_HClk,'0','0');
r_Addr_T(9) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Addr(9).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT r_AddrCount(0) AND 
	r_AddrCount(1) AND NOT i_HData(1) AND r_Addr(9).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_AddrCount(0) AND r_AddrCount(1) AND i_HData(1) AND NOT r_Addr(9).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(1) AND 
	r_Addr(2) AND r_Addr(3) AND r_Addr(4) AND r_Addr(5) AND r_Addr(6) AND 
	r_Addr(7) AND r_Addr(8) AND r_Addr(0).LFBK));

FTCPE_r_Addr10: FTCPE port map (r_Addr(10),r_Addr_T(10),i_HClk,'0','0');
r_Addr_T(10) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Addr(10).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT r_AddrCount(0) AND 
	r_AddrCount(1) AND NOT i_HData(2) AND r_Addr(10).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_AddrCount(0) AND r_AddrCount(1) AND i_HData(2) AND NOT r_Addr(10).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0) AND 
	r_Addr(1) AND r_Addr(2) AND r_Addr(3) AND r_Addr(4) AND r_Addr(5) AND 
	r_Addr(6) AND r_Addr(7) AND r_Addr(8) AND r_Addr(9)));

FTCPE_r_Addr11: FTCPE port map (r_Addr(11),r_Addr_T(11),i_HClk,'0','0');
r_Addr_T(11) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Addr(11).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT r_AddrCount(0) AND 
	r_AddrCount(1) AND NOT i_HData(3) AND r_Addr(11).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_AddrCount(0) AND r_AddrCount(1) AND i_HData(3) AND NOT r_Addr(11).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0) AND 
	r_Addr(10) AND r_Addr(1) AND r_Addr(2) AND r_Addr(3) AND r_Addr(5) AND 
	r_Addr(6) AND r_Addr(9) AND r_Addr(4).LFBK AND r_Addr(7).LFBK AND 
	r_Addr(8).LFBK));

FTCPE_r_Addr12: FTCPE port map (r_Addr(12),r_Addr_T(12),i_HClk,'0','0');
r_Addr_T(12) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Addr(12).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND r_AddrCount(0) AND 
	r_AddrCount(1) AND NOT i_HData(0) AND r_Addr(12).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	r_AddrCount(0) AND r_AddrCount(1) AND i_HData(0) AND NOT r_Addr(12).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0) AND 
	r_Addr(10) AND r_Addr(1) AND r_Addr(2) AND r_Addr(3) AND r_Addr(5) AND 
	r_Addr(6) AND r_Addr(9) AND r_Addr(4).LFBK AND r_Addr(7).LFBK AND 
	r_Addr(8).LFBK AND r_Addr(11).LFBK));

FTCPE_r_Addr13: FTCPE port map (r_Addr(13),r_Addr_T(13),i_HClk,'0','0');
r_Addr_T(13) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Addr(13).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND r_AddrCount(0) AND 
	r_AddrCount(1) AND NOT i_HData(1) AND r_Addr(13).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	r_AddrCount(0) AND r_AddrCount(1) AND i_HData(1) AND NOT r_Addr(13).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(10) AND 
	r_Addr(11) AND r_Addr(12) AND r_Addr(1) AND r_Addr(2) AND r_Addr(3) AND 
	r_Addr(4) AND r_Addr(5) AND r_Addr(6) AND r_Addr(7) AND r_Addr(8) AND 
	r_Addr(0).LFBK AND r_Addr(9).LFBK));

FTCPE_r_Addr14: FTCPE port map (r_Addr(14),r_Addr_T(14),i_HClk,'0','0');
r_Addr_T(14) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Addr(14).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND r_AddrCount(0) AND 
	r_AddrCount(1) AND NOT i_HData(2) AND r_Addr(14).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	r_AddrCount(0) AND r_AddrCount(1) AND i_HData(2) AND NOT r_Addr(14).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0) AND 
	r_Addr(11) AND r_Addr(12) AND r_Addr(13) AND r_Addr(1) AND r_Addr(2) AND 
	r_Addr(3) AND r_Addr(4) AND r_Addr(5) AND r_Addr(6) AND r_Addr(7) AND 
	r_Addr(8) AND r_Addr(9) AND r_Addr(10).LFBK));

FTCPE_r_Addr15: FTCPE port map (r_Addr(15),r_Addr_T(15),i_HClk,'0','0');
r_Addr_T(15) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Addr(15).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND r_AddrCount(0) AND 
	r_AddrCount(1) AND NOT i_HData(3) AND r_Addr(15).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	r_AddrCount(0) AND r_AddrCount(1) AND i_HData(3) AND NOT r_Addr(15).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND NOT i_HCmd(0) AND r_Addr(0) AND 
	r_Addr(11) AND r_Addr(12) AND r_Addr(13) AND r_Addr(1) AND r_Addr(2) AND 
	r_Addr(3) AND r_Addr(4) AND r_Addr(5) AND r_Addr(6) AND r_Addr(7) AND 
	r_Addr(8) AND r_Addr(9) AND r_Addr(10).LFBK AND r_Addr(14).LFBK));

FTCPE_r_AddrCount0: FTCPE port map (r_AddrCount(0),r_AddrCount_T(0),i_HClk,'0','0');
r_AddrCount_T(0) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND r_AddrCount(0).LFBK));

FTCPE_r_AddrCount1: FTCPE port map (r_AddrCount(1),r_AddrCount_T(1),i_HClk,'0','0');
r_AddrCount_T(1) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND i_HCmd(0) AND 
	r_AddrCount(0).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_AddrCount(1).LFBK));

FTCPE_r_Data1: FTCPE port map (r_Data(1),r_Data_T(1),i_HClk,'0','0');
r_Data_T(1) <= ((i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(2) AND NOT r_Data(1).LFBK AND r_Data(2).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(3) AND NOT r_Data(1).LFBK AND r_Data(2).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT io_RData(1).PIN AND 
	r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	r_Data(1).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	io_RData(1).PIN AND r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND 
	NOT r_DataCount(3) AND NOT r_Data(1).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	i_HData(1) AND NOT r_Data(1).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	NOT i_HData(1) AND r_Data(1).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Data(1).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(1) AND 
	r_Data(1).LFBK AND NOT r_Data(2).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(2) AND 
	r_Data(1).LFBK AND NOT r_Data(2).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(3) AND 
	r_Data(1).LFBK AND NOT r_Data(2).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(1) AND NOT r_Data(1).LFBK AND r_Data(2).LFBK));

FTCPE_r_Data2: FTCPE port map (r_Data(2),r_Data_T(2),i_HClk,'0','0');
r_Data_T(2) <= ((NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	NOT i_HData(2) AND r_Data(2).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(2) AND NOT r_Data(2).LFBK AND r_Data(3).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(3) AND NOT r_Data(2).LFBK AND r_Data(3).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT io_RData(2).PIN AND 
	r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	r_Data(2).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	io_RData(2).PIN AND r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND 
	NOT r_DataCount(3) AND NOT r_Data(2).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	i_HData(2) AND NOT r_Data(2).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Data(2).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(1) AND 
	r_Data(2).LFBK AND NOT r_Data(3).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(2) AND 
	r_Data(2).LFBK AND NOT r_Data(3).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(3) AND 
	r_Data(2).LFBK AND NOT r_Data(3).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(1) AND NOT r_Data(2).LFBK AND r_Data(3).LFBK));

FTCPE_r_Data3: FTCPE port map (r_Data(3),r_Data_T(3),i_HClk,'0','0');
r_Data_T(3) <= ((r_Data(4).EXP)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(1) AND NOT r_Data(3).LFBK AND r_Data(4).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(2) AND NOT r_Data(3).LFBK AND r_Data(4).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(3) AND NOT r_Data(3).LFBK AND r_Data(4).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT io_RData(3).PIN AND 
	r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	r_Data(3).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	io_RData(3).PIN AND r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND 
	NOT r_DataCount(3) AND NOT r_Data(3).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Data(3).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(1) AND 
	r_Data(3).LFBK AND NOT r_Data(4).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(2) AND 
	r_Data(3).LFBK AND NOT r_Data(4).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(3) AND 
	r_Data(3).LFBK AND NOT r_Data(4).LFBK));

FTCPE_r_Data4: FTCPE port map (r_Data(4),r_Data_T(4),i_HClk,'0','0');
r_Data_T(4) <= ((r_Data(5).EXP)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(3) AND 
	r_Data(4).LFBK AND NOT r_Data(5).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(1) AND NOT r_Data(4).LFBK AND r_Data(5).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(2) AND NOT r_Data(4).LFBK AND r_Data(5).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(3) AND NOT r_Data(4).LFBK AND r_Data(5).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT io_RData(4).PIN AND 
	r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	r_Data(4).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Data(4).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(1) AND 
	r_Data(4).LFBK AND NOT r_Data(5).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(2) AND 
	r_Data(4).LFBK AND NOT r_Data(5).LFBK));

FTCPE_r_Data5: FTCPE port map (r_Data(5),r_Data_T(5),i_HClk,'0','0');
r_Data_T(5) <= ((r_nOE.EXP)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(2) AND 
	NOT r_Data(6) AND r_Data(5).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(3) AND 
	NOT r_Data(6) AND r_Data(5).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(1) AND r_Data(6) AND NOT r_Data(5).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(2) AND r_Data(6) AND NOT r_Data(5).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(3) AND r_Data(6) AND NOT r_Data(5).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Data(5).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(1) AND 
	NOT r_Data(6) AND r_Data(5).LFBK));

FTCPE_r_Data6: FTCPE port map (r_Data(6),r_Data_T(6),i_HClk,'0','0');
r_Data_T(6) <= ((i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(3) AND NOT r_Data(6).LFBK AND r_Data(7).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT io_RData(6).PIN AND 
	r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	r_Data(6).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	io_RData(6).PIN AND r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND 
	NOT r_DataCount(3) AND NOT r_Data(6).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	i_HData(2) AND NOT r_Data(6).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	NOT i_HData(2) AND r_Data(6).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(2) AND NOT r_Data(6).LFBK AND r_Data(7).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Data(6).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(1) AND 
	r_Data(6).LFBK AND NOT r_Data(7).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(2) AND 
	r_Data(6).LFBK AND NOT r_Data(7).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(3) AND 
	r_Data(6).LFBK AND NOT r_Data(7).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(1) AND NOT r_Data(6).LFBK AND r_Data(7).LFBK));

FTCPE_r_Data7: FTCPE port map (r_Data(7),r_Data_T(7),i_HClk,'0','0');
r_Data_T(7) <= ((NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT io_RData(7).PIN AND 
	r_DataCount(0) AND r_Data(7).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	io_RData(7).PIN AND r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND 
	NOT r_DataCount(3) AND NOT r_Data(7).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	i_HData(3) AND NOT r_Data(7).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	NOT i_HData(3) AND r_Data(7).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_Data(7).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(1) AND 
	r_Data(7).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(2) AND 
	r_Data(7).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(3) AND 
	r_Data(7).LFBK));

FTCPE_r_DataCount0: FTCPE port map (r_DataCount(0),r_DataCount_T(0),i_HClk,'0','0');
r_DataCount_T(0) <= ((i_HCmd(1) AND NOT r_DataCount(0).LFBK AND 
	r_DataCount(1).LFBK AND NOT r_DataCount(2).LFBK AND NOT r_DataCount(3).LFBK)
	OR (i_HCmd(2) AND i_HCmd(1))
	OR (i_HCmd(1) AND NOT i_HCmd(0))
	OR (NOT i_HCmd(1) AND i_HCmd(0))
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT r_DataCount(0).LFBK)
	OR (NOT i_HCmd(1) AND NOT r_DataCount(0).LFBK AND 
	NOT r_DataCount(1).LFBK AND NOT r_DataCount(2).LFBK AND r_DataCount(3).LFBK));

FTCPE_r_DataCount1: FTCPE port map (r_DataCount(1),r_DataCount_T(1),i_HClk,'0','0');
r_DataCount_T(1) <= ((i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(0).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	r_DataCount(0).LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(1).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	r_DataCount(1).LFBK AND NOT r_DataCount(2).LFBK AND NOT r_DataCount(3).LFBK));

FTCPE_r_DataCount2: FTCPE port map (r_DataCount(2),r_DataCount_T(2),i_HClk,'0','0');
r_DataCount_T(2) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(2).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(0).LFBK AND r_DataCount(1).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	r_DataCount(0).LFBK AND r_DataCount(1).LFBK));

FTCPE_r_DataCount3: FTCPE port map (r_DataCount(3),r_DataCount_T(3),i_HClk,'0','0');
r_DataCount_T(3) <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(3).LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	r_DataCount(0).LFBK AND r_DataCount(1).LFBK AND r_DataCount(2).LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	r_DataCount(0).LFBK AND r_DataCount(1).LFBK AND r_DataCount(2).LFBK)
	OR (NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT r_DataCount(0).LFBK AND 
	NOT r_DataCount(1).LFBK AND NOT r_DataCount(2).LFBK AND r_DataCount(3).LFBK));

FTCPE_r_nOE: FTCPE port map (r_nOE,r_nOE_T,i_HClk,'0','0');
r_nOE_T <= ((NOT i_HCmd(1) AND NOT i_HCmd(0) AND r_DataCount(0) AND 
	NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND NOT r_nOE.LFBK)
	OR (i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND 
	NOT r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	r_nOE.LFBK)
	OR (NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT r_nOE.LFBK));

FTCPE_r_nWE: FTCPE port map (r_nWE,r_nWE_T,i_HClk,'0','0');
r_nWE_T <= ((NOT i_HCmd(2) AND NOT i_HCmd(1) AND NOT i_HCmd(0) AND NOT r_nWE.LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	r_DataCount(0) AND NOT r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	r_nWE.LFBK)
	OR (NOT i_HCmd(2) AND i_HCmd(1) AND i_HCmd(0) AND 
	NOT r_DataCount(0) AND r_DataCount(1) AND NOT r_DataCount(2) AND NOT r_DataCount(3) AND 
	NOT r_nWE.LFBK));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95108-15-PC84


   --------------------------------------------------------------  
  /11 10 9  8  7  6  5  4  3  2  1  84 83 82 81 80 79 78 77 76 75 \
 | 12                                                          74 | 
 | 13                                                          73 | 
 | 14                                                          72 | 
 | 15                                                          71 | 
 | 16                                                          70 | 
 | 17                                                          69 | 
 | 18                                                          68 | 
 | 19                                                          67 | 
 | 20                                                          66 | 
 | 21                       XC95108-15-PC84                    65 | 
 | 22                                                          64 | 
 | 23                                                          63 | 
 | 24                                                          62 | 
 | 25                                                          61 | 
 | 26                                                          60 | 
 | 27                                                          59 | 
 | 28                                                          58 | 
 | 29                                                          57 | 
 | 30                                                          56 | 
 | 31                                                          55 | 
 | 32                                                          54 | 
 \ 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 /
   --------------------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 i_HCmd<0>                        43 io_RData<3>                   
  2 i_HCmd<1>                        44 io_RData<4>                   
  3 i_HCmd<2>                        45 io_RData<5>                   
  4 i_HData<0>                       46 io_RData<6>                   
  5 i_HData<1>                       47 io_RData<7>                   
  6 i_HData<2>                       48 i_TAddr<0>                    
  7 i_HData<3>                       49 GND                           
  8 GND                              50 i_TAddr<1>                    
  9 i_HClk                           51 i_TAddr<2>                    
 10 o_HData                          52 i_TAddr<3>                    
 11 o_nROE                           53 i_TAddr<4>                    
 12 o_nRWE                           54 i_TAddr<5>                    
 13 i_nTOE                           55 i_TAddr<6>                    
 14 i_nTWE                           56 i_TAddr<7>                    
 15 o_nReset                         57 i_TAddr<8>                    
 16 GND                              58 i_TAddr<9>                    
 17 o_RAddr<0>                       59 TDO                           
 18 o_RAddr<1>                       60 GND                           
 19 o_RAddr<2>                       61 i_TAddr<10>                   
 20 o_RAddr<3>                       62 i_TAddr<11>                   
 21 o_RAddr<4>                       63 i_TAddr<12>                   
 22 VCC                              64 VCC                           
 23 o_RAddr<5>                       65 i_TAddr<13>                   
 24 o_RAddr<6>                       66 i_TAddr<14>                   
 25 o_RAddr<7>                       67 i_TAddr<15>                   
 26 o_RAddr<8>                       68 io_TData<0>                   
 27 GND                              69 io_TData<1>                   
 28 TDI                              70 io_TData<2>                   
 29 TMS                              71 io_TData<3>                   
 30 TCK                              72 io_TData<4>                   
 31 o_RAddr<9>                       73 VCC                           
 32 o_RAddr<10>                      74 io_TData<5>                   
 33 o_RAddr<11>                      75 io_TData<6>                   
 34 o_RAddr<12>                      76 io_TData<7>                   
 35 o_RAddr<13>                      77 TIE                           
 36 o_RAddr<14>                      78 VCC                           
 37 o_RAddr<15>                      79 TIE                           
 38 VCC                              80 TIE                           
 39 io_RData<0>                      81 TIE                           
 40 io_RData<1>                      82 TIE                           
 41 io_RData<2>                      83 TIE                           
 42 GND                              84 TIE                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95108-15-PC84
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 25
