// Seed: 1174470370
module module_0 (
    output wire module_0,
    input supply0 id_1,
    input supply0 id_2,
    output uwire id_3,
    output tri id_4,
    output wand id_5
);
  wire id_7;
  logic [-1 'b0 : 1] id_8;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    output wor id_2,
    input tri1 id_3,
    input supply1 id_4
);
  always_comb @(id_0 > id_3 * -1 or(id_0)) id_1 = #1 "";
  module_0 modCall_1 (
      id_2,
      id_3,
      id_4,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
