
---------- Begin Simulation Statistics ----------
final_tick                                56024376250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 200654                       # Simulator instruction rate (inst/s)
host_mem_usage                                 676064                       # Number of bytes of host memory used
host_op_rate                                   200658                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   498.37                       # Real time elapsed on the host
host_tick_rate                              112414951                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100002025                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.056024                       # Number of seconds simulated
sim_ticks                                 56024376250                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.588792                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4098033                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4114954                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 59                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            179465                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4109077                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             163                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              145                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6285308                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  686669                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           67                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 355843005                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 42316423                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            179216                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    5915725                       # Number of branches committed
system.cpu.commit.bw_lim_events               3763296                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          646022                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              100002025                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     89396234                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.118638                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.778763                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     36805167     41.17%     41.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     40002086     44.75%     85.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1421135      1.59%     87.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4963929      5.55%     93.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1079893      1.21%     94.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       727898      0.81%     95.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       229358      0.26%     95.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       403472      0.45%     95.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3763296      4.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     89396234                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               683421                       # Number of function calls committed.
system.cpu.commit.int_insts                  95453223                       # Number of committed integer instructions.
system.cpu.commit.loads                      20659436                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         61232383     61.23%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              10      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            4      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        20659436     20.66%     81.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       18110192     18.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         100002025                       # Class of committed instruction
system.cpu.commit.refs                       38769628                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     100002025                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.896390                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.896390                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              25716619                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   282                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              4083208                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              101583888                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 20825152                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  36563932                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 185088                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                367478                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               6311032                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     6285308                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  29129660                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      60104654                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 12696                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      102960116                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           236                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  370708                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.070118                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           29311562                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            4784720                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.148608                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           89601823                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.149120                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.237622                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 38671339     43.16%     43.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 23163805     25.85%     69.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3500604      3.91%     72.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 24266075     27.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             89601823                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           37180                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               179270                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5930153                       # Number of branches executed
system.cpu.iew.exec_nop                             2                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.119688                       # Inst execution rate
system.cpu.iew.exec_refs                     38792277                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   18113125                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  337660                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              20719292                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 32                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18156694                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           100720429                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              20679152                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            211201                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             100367758                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10125                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1274                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 185088                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 11399                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          5730582                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          218                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         6177                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        59846                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        46493                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           6177                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        15452                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         163818                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 137892273                       # num instructions consuming a value
system.cpu.iew.wb_count                     100357802                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.503155                       # average fanout of values written-back
system.cpu.iew.wb_producers                  69381152                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.119577                       # insts written-back per cycle
system.cpu.iew.wb_sent                      100358671                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                133502209                       # number of integer regfile reads
system.cpu.int_regfile_writes                58189033                       # number of integer regfile writes
system.cpu.ipc                               1.115586                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.115586                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                18      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              61759196     61.40%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   11      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              4      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20702909     20.58%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            18116821     18.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              100578959                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2752161                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027363                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1739391     63.20%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     63.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 635928     23.11%     86.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                376842     13.69%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              103331102                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          293519011                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    100357802                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         101444968                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  100720375                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 100578959                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  52                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          718364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              7109                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       895572                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      89601823                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.122510                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.822743                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            21066777     23.51%     23.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            40773664     45.51%     69.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            23639352     26.38%     95.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3961529      4.42%     99.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              160501      0.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        89601823                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.122045                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads          10623053                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          3345361                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             20719292                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18156694                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                36360261                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     78                       # number of misc regfile writes
system.cpu.numCycles                         89639003                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                12366288                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             100127202                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               52                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                1468154                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 24554934                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     88                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents              10708795                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             487112552                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              101166278                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           101308014                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  38603054                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   4522                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 185088                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                246552                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles              13890670                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1180763                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        144593387                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1789                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 36                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  15789495                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             32                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               32                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    186280854                       # The number of ROB reads
system.cpu.rob.rob_writes                   201501720                       # The number of ROB writes
system.cpu.timesIdled                             379                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       32                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           700                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           85                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          794                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  56024376250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                579                       # Transaction distribution
system.membus.trans_dist::ReadExReq               121                       # Transaction distribution
system.membus.trans_dist::ReadExResp              121                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           579                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        44800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   44800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               700                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     700    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 700                       # Request fanout histogram
system.membus.respLayer1.occupancy            3719625                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             1000250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  56024376250                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               613                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           57                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              121                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             121                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           480                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          133                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        34368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        16256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  50624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              734                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.044959                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.207356                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    701     95.50%     95.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     33      4.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                734                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             567500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            482490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            900000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  56024376250                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   14                       # number of demand (read+write) hits
system.l2.demand_hits::total                       24                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::.cpu.data                  14                       # number of overall hits
system.l2.overall_hits::total                      24                       # number of overall hits
system.l2.demand_misses::.cpu.inst                470                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                240                       # number of demand (read+write) misses
system.l2.demand_misses::total                    710                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               470                       # number of overall misses
system.l2.overall_misses::.cpu.data               240                       # number of overall misses
system.l2.overall_misses::total                   710                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38812500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     22354375                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         61166875                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38812500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     22354375                       # number of overall miss cycles
system.l2.overall_miss_latency::total        61166875                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              480                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              254                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  734                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             480                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             254                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 734                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.979167                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.944882                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.967302                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.979167                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.944882                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.967302                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82579.787234                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93143.229167                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86150.528169                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82579.787234                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93143.229167                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86150.528169                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           470                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               700                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              700                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32815500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     18660750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     51476250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32815500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     18660750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     51476250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.979167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.905512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.953678                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.979167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.905512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.953678                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69820.212766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81133.695652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73537.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69820.212766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81133.695652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73537.500000                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks           50                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               50                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           50                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           50                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             121                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 121                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     10616875                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10616875                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87742.768595                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87742.768595                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          121                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            121                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      9073625                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9073625                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74988.636364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74988.636364                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          470                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              470                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38812500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38812500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.979167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.979167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82579.787234                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82579.787234                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          470                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          470                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32815500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32815500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.979167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.979167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69820.212766                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69820.212766                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11737500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11737500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.894737                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.894737                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98634.453782                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98634.453782                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9587125                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9587125                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.819549                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.819549                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87955.275229                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87955.275229                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  56024376250                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   699.610563                       # Cycle average of tags in use
system.l2.tags.total_refs                         776                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       700                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.108571                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     78000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       469.711533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       229.899030                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.028669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.014032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.042701                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           700                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          700                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.042725                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      6988                       # Number of tag accesses
system.l2.tags.data_accesses                     6988                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  56024376250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          30080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              44800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        30080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30080                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             470                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 700                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            536909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            262743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                799652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       536909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           536909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           536909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           262743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               799652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000573750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15772                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         700                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       700                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      7545375                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3500000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                20670375                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10779.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29529.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      514                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   700                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.860215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.891268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.759582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           87     46.77%     46.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           33     17.74%     64.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25     13.44%     77.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      5.91%     83.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      5.38%     89.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      2.69%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.69%     94.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      3.76%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            3      1.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          186                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  44800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   44800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     582360000                       # Total gap between requests
system.mem_ctrls.avgGap                     831942.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        30080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 536909.145864877035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 262742.773508344078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          470                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12155375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      8515000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25862.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37021.74                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    73.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               664020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               352935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2034900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4422334800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        832190310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20812568640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        26070145605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.335758                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  54100298375                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1870700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     53377875                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               664020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               352935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2963100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4422334800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        842470260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20803911840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        26072696955                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.381298                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54077741875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1870700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     75934375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     56024376250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  56024376250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     29129057                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         29129057                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     29129057                       # number of overall hits
system.cpu.icache.overall_hits::total        29129057                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          603                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            603                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          603                       # number of overall misses
system.cpu.icache.overall_misses::total           603                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46791250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46791250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46791250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46791250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     29129660                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     29129660                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     29129660                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     29129660                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77597.429519                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77597.429519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77597.429519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77597.429519                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           57                       # number of writebacks
system.cpu.icache.writebacks::total                57                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          123                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          123                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          480                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          480                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          480                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          480                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39859375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39859375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39859375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39859375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83040.364583                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83040.364583                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83040.364583                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83040.364583                       # average overall mshr miss latency
system.cpu.icache.replacements                     57                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     29129057                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        29129057                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          603                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           603                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46791250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46791250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     29129660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     29129660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77597.429519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77597.429519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          123                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          480                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          480                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39859375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39859375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83040.364583                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83040.364583                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  56024376250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           422.768997                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            29129537                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               480                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          60686.535417                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   422.768997                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.825721                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.825721                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          423                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         116519120                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        116519120                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  56024376250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  56024376250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  56024376250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  56024376250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  56024376250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     20920445                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         20920445                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     20920445                       # number of overall hits
system.cpu.dcache.overall_hits::total        20920445                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1062                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1062                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1062                       # number of overall misses
system.cpu.dcache.overall_misses::total          1062                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     78305623                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     78305623                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     78305623                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     78305623                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     20921507                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     20921507                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     20921507                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     20921507                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000051                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000051                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73734.108286                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73734.108286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73734.108286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73734.108286                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          301                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.625000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          808                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          808                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          808                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          808                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          254                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          254                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     23042499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     23042499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     23042499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     23042499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000012                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000012                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 90718.500000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90718.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 90718.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90718.500000                       # average overall mshr miss latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     12524714                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12524714                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          322                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           322                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30260625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30260625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     12525036                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12525036                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 93977.096273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 93977.096273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          189                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          189                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12195000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12195000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 91691.729323                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91691.729323                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8395731                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8395731                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          740                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          740                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     48044998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     48044998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8396471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8396471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000088                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000088                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64925.672973                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64925.672973                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          619                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          619                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10847499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10847499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89648.752066                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89648.752066                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       151250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       151250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        75625                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        75625                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           19                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  56024376250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           250.893025                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            20920736                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               254                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          82365.102362                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            173750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   250.893025                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.490025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.490025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.490234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          83686438                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         83686438                       # Number of data accesses

---------- End Simulation Statistics   ----------
