
*** Running vivado
    with args -log design_1_sinus_sampler_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sinus_sampler_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_sinus_sampler_0_0.tcl -notrace
Command: synth_design -top design_1_sinus_sampler_0_0 -part xc7a35ticsg324-1L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9192 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 341.027 ; gain = 102.445
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_sinus_sampler_0_0' [e:/Development/zofija/sinus.srcs/sources_1/bd/design_1/ip/design_1_sinus_sampler_0_0/synth/design_1_sinus_sampler_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'sinus_sampler' [E:/Development/zofija/sinus.srcs/sources_1/new/sinus_sampler.v:3]
INFO: [Synth 8-256] done synthesizing module 'sinus_sampler' (1#1) [E:/Development/zofija/sinus.srcs/sources_1/new/sinus_sampler.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_sinus_sampler_0_0' (2#1) [e:/Development/zofija/sinus.srcs/sources_1/bd/design_1/ip/design_1_sinus_sampler_0_0/synth/design_1_sinus_sampler_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 393.203 ; gain = 154.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 393.203 ; gain = 154.621
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 693.602 ; gain = 0.012
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 693.602 ; gain = 455.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 693.602 ; gain = 455.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 693.602 ; gain = 455.020
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6040] Register Àô‡|ÿ driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element audio_data_reg was removed.  [E:/Development/zofija/sinus.srcs/sources_1/new/sinus_sampler.v:118]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 693.602 ; gain = 455.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sinus_sampler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "inst/i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6040] Register Àô‡|ÿ driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element inst/audio_data_reg was removed.  [E:/Development/zofija/sinus.srcs/sources_1/new/sinus_sampler.v:118]
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[31]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[30]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[29]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[28]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[27]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[26]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[25]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[24]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[23]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[22]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[21]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[20]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[19]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[18]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[17]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[16]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[15]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[14]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[13]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[12]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[11]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[10]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[9]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[8]) is unused and will be removed from module design_1_sinus_sampler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_reg_rep[7]) is unused and will be removed from module design_1_sinus_sampler_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 693.602 ; gain = 455.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------------+---------------------+---------------+----------------+
|Module Name                | RTL Object          | Depth x Width | Implemented As | 
+---------------------------+---------------------+---------------+----------------+
|sinus_sampler              | audio_data_reg      | 128x16        | Block RAM      | 
|design_1_sinus_sampler_0_0 | inst/audio_data_reg | 128x16        | Block RAM      | 
+---------------------------+---------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 708.293 ; gain = 469.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 708.441 ; gain = 469.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/audio_data_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 727.504 ; gain = 488.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 727.504 ; gain = 488.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 727.504 ; gain = 488.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 727.504 ; gain = 488.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 727.504 ; gain = 488.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 727.504 ; gain = 488.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 727.504 ; gain = 488.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     8|
|2     |LUT1     |     1|
|3     |LUT4     |     5|
|4     |LUT5     |     4|
|5     |RAMB18E1 |     1|
|6     |FDRE     |    39|
+------+---------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    58|
|2     |  inst   |sinus_sampler |    58|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 727.504 ; gain = 488.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 727.504 ; gain = 188.523
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 727.504 ; gain = 488.922
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 727.504 ; gain = 498.566
INFO: [Common 17-1381] The checkpoint 'E:/Development/zofija/sinus.runs/design_1_sinus_sampler_0_0_synth_1/design_1_sinus_sampler_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'E:/Development/zofija/sinus.runs/design_1_sinus_sampler_0_0_synth_1/design_1_sinus_sampler_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_sinus_sampler_0_0_utilization_synth.rpt -pb design_1_sinus_sampler_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 727.504 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar 11 22:43:02 2018...
