{:input (genetic.mutation/change-names-remove-clause 2116372110 (genetic.mutation/change-constant-value 2009301068 (genetic.mutation/change-constant-value 35081917 (genetic.mutation/change-constant-value 81537226 (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_9, wire1_7, wire2_8, wire3_9);\n  wire \\:missing_edge ;\n  input wire0_9;\n  wire wire0_9;\n  input wire1_7;\n  wire wire1_7;\n  output wire2_8;\n  wire wire2_8;\n  output wire3_9;\n  wire wire3_9;\n  wire wire4;\n  wire wire5;\n  wire wire6;\n  wire wire7_8;\n  assign wire7_8 = 2'h1 >> wire1_7;\n  assign wire3_9 = 2'hx >> wire0_9;\n  assign wire4 = 1'h1;\n  assign wire5 = 1'h1;\n  assign wire6 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire2_8 = wire7_8;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/52E3E8E9.v:3.1-24.10\" *)\nmodule postsynth(wire0_9, wire1_7, wire2_8, wire3_9);\n  (* src = \"/tmp/fuzzmount6020635C/52E3E8E9.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/52E3E8E9.v:5.9-5.16\" *)\n  input wire0_9;\n  wire wire0_9;\n  (* src = \"/tmp/fuzzmount6020635C/52E3E8E9.v:7.9-7.16\" *)\n  input wire1_7;\n  wire wire1_7;\n  (* src = \"/tmp/fuzzmount6020635C/52E3E8E9.v:9.10-9.17\" *)\n  output wire2_8;\n  wire wire2_8;\n  (* src = \"/tmp/fuzzmount6020635C/52E3E8E9.v:11.10-11.17\" *)\n  output wire3_9;\n  wire wire3_9;\n  (* src = \"/tmp/fuzzmount6020635C/52E3E8E9.v:13.8-13.13\" *)\n  wire wire4;\n  (* src = \"/tmp/fuzzmount6020635C/52E3E8E9.v:14.8-14.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount6020635C/52E3E8E9.v:15.8-15.13\" *)\n  wire wire6;\n  (* src = \"/tmp/fuzzmount6020635C/52E3E8E9.v:16.8-16.15\" *)\n  wire wire7_8;\n  assign wire2_8 = ~wire1_7;\n  assign \\:missing_edge  = 1'h0;\n  assign wire3_9 = 1'hx;\n  assign wire4 = 1'h1;\n  assign wire5 = 1'h1;\n  assign wire6 = 1'h0;\n  assign wire7_8 = wire2_8;\nendmodule\n", :proof {:exit 2, :out "SBY 13:00:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl/src/top.v'.\nSBY 13:00:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] Copy '/tmp/fuzzmount6020635C/52E3E8E9.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl/src/52E3E8E9.v'.\nSBY 13:00:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] Copy '/tmp/fuzzmount6020635C/52E3E8E9.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl/src/52E3E8E9.post.v'.\nSBY 13:00:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] engine_0: abc pdr\nSBY 13:00:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 13:00:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] base: /tmp/fuzzmount6020635C/top.v:10: Warning: Identifier `\\clk' is implicitly declared.\nSBY 13:00:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:00:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] base: finished (returncode=0)\nSBY 13:00:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 13:00:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:00:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] aig: finished (returncode=0)\nSBY 13:00:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 13:00:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 13:00:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] engine_0: Warning: The network has no constraints.\nSBY 13:00:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 13:00:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] engine_0: finished (returncode=0)\nSBY 13:00:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] engine_0: Status returned by engine: FAIL\nSBY 13:00:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 13:00:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 13:00:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] summary: engine_0 (abc pdr) returned FAIL\nSBY 13:00:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl'.\nSBY 13:00:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpv41uxkpl] DONE (FAIL, rc=2)\n", :err ""}}}