
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 e9e2c024c, gcc 11.2.1 -fPIC -Os)


-- Executing script file `bytewrite_tdp_ram_nc.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v' to AST representation.
Generating RTLIL representation for module `\bytewrite_tdp_ram_nc'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \bytewrite_tdp_ram_nc

3.2. Analyzing design hierarchy..
Top module:  \bytewrite_tdp_ram_nc
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-20.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-20.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-21.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-20.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-20.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\RS_TDP36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:113.1-641.10.
Generating RTLIL representation for module `\RS_TDP36K'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:642.1-1070.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1072.1-1481.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1483.1-1886.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \bytewrite_tdp_ram_nc

4.17.2. Analyzing design hierarchy..
Top module:  \bytewrite_tdp_ram_nc
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$87 in module bytewrite_tdp_ram_nc.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$77 in module bytewrite_tdp_ram_nc.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$67 in module bytewrite_tdp_ram_nc.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$57 in module bytewrite_tdp_ram_nc.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$47 in module bytewrite_tdp_ram_nc.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$37 in module bytewrite_tdp_ram_nc.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$27 in module bytewrite_tdp_ram_nc.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$17 in module bytewrite_tdp_ram_nc.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 26 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:0$98'.
  Set init value: \doutB = 0
Found init rule in `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:0$97'.
  Set init value: \doutA = 0

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~20 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:0$98'.
Creating decoders for process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:0$97'.
Creating decoders for process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$87'.
     1/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$8_EN[31:0]$96
     2/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$8_DATA[31:0]$95
     3/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$8_ADDR[9:0]$94
     4/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$8_EN[31:0]$93
     5/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$8_DATA[31:0]$92
     6/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$8_ADDR[9:0]$91
Creating decoders for process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$77'.
     1/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_EN[31:0]$86
     2/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_DATA[31:0]$85
     3/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_ADDR[9:0]$84
     4/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_EN[31:0]$83
     5/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_DATA[31:0]$82
     6/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_ADDR[9:0]$81
Creating decoders for process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$67'.
     1/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_EN[31:0]$76
     2/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_DATA[31:0]$75
     3/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_ADDR[9:0]$74
     4/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_EN[31:0]$73
     5/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_DATA[31:0]$72
     6/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_ADDR[9:0]$71
Creating decoders for process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$57'.
     1/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_EN[31:0]$66
     2/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_DATA[31:0]$65
     3/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_ADDR[9:0]$64
     4/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_EN[31:0]$63
     5/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_DATA[31:0]$62
     6/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_ADDR[9:0]$61
Creating decoders for process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$47'.
     1/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$4_EN[31:0]$56
     2/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$4_DATA[31:0]$55
     3/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$4_ADDR[9:0]$54
     4/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$4_EN[31:0]$53
     5/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$4_DATA[31:0]$52
     6/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$4_ADDR[9:0]$51
Creating decoders for process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$37'.
     1/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_EN[31:0]$46
     2/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_DATA[31:0]$45
     3/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_ADDR[9:0]$44
     4/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_EN[31:0]$43
     5/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_DATA[31:0]$42
     6/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_ADDR[9:0]$41
Creating decoders for process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$27'.
     1/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_EN[31:0]$36
     2/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_DATA[31:0]$35
     3/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_ADDR[9:0]$34
     4/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_EN[31:0]$33
     5/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_DATA[31:0]$32
     6/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_ADDR[9:0]$31
Creating decoders for process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$17'.
     1/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_EN[31:0]$26
     2/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_DATA[31:0]$25
     3/6: $2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_ADDR[9:0]$24
     4/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_EN[31:0]$23
     5/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_DATA[31:0]$22
     6/6: $1$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_ADDR[9:0]$21
Creating decoders for process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:70$13'.
     1/1: $0\doutB[31:0]
Creating decoders for process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:49$9'.
     1/1: $0\doutA[31:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$8_ADDR' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$87'.
  created $dff cell `$procdff$323' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$8_DATA' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$87'.
  created $dff cell `$procdff$324' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$8_EN' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$87'.
  created $dff cell `$procdff$325' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_ADDR' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$77'.
  created $dff cell `$procdff$326' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_DATA' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$77'.
  created $dff cell `$procdff$327' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_EN' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$77'.
  created $dff cell `$procdff$328' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_ADDR' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$67'.
  created $dff cell `$procdff$329' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_DATA' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$67'.
  created $dff cell `$procdff$330' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_EN' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$67'.
  created $dff cell `$procdff$331' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_ADDR' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$57'.
  created $dff cell `$procdff$332' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_DATA' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$57'.
  created $dff cell `$procdff$333' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_EN' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$57'.
  created $dff cell `$procdff$334' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$4_ADDR' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$47'.
  created $dff cell `$procdff$335' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$4_DATA' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$47'.
  created $dff cell `$procdff$336' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$4_EN' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$47'.
  created $dff cell `$procdff$337' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_ADDR' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$37'.
  created $dff cell `$procdff$338' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_DATA' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$37'.
  created $dff cell `$procdff$339' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_EN' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$37'.
  created $dff cell `$procdff$340' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_ADDR' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$27'.
  created $dff cell `$procdff$341' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_DATA' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$27'.
  created $dff cell `$procdff$342' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_EN' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$27'.
  created $dff cell `$procdff$343' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_ADDR' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$17'.
  created $dff cell `$procdff$344' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_DATA' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$17'.
  created $dff cell `$procdff$345' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_EN' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$17'.
  created $dff cell `$procdff$346' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.\doutB' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:70$13'.
  created $dff cell `$procdff$347' with positive edge clock.
Creating register for signal `\bytewrite_tdp_ram_nc.\doutA' using process `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:49$9'.
  created $dff cell `$procdff$348' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:0$98'.
Removing empty process `bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:0$97'.
Found and cleaned up 2 empty switches in `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$87'.
Removing empty process `bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$87'.
Found and cleaned up 2 empty switches in `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$77'.
Removing empty process `bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$77'.
Found and cleaned up 2 empty switches in `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$67'.
Removing empty process `bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$67'.
Found and cleaned up 2 empty switches in `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$57'.
Removing empty process `bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:60$57'.
Found and cleaned up 2 empty switches in `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$47'.
Removing empty process `bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$47'.
Found and cleaned up 2 empty switches in `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$37'.
Removing empty process `bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$37'.
Found and cleaned up 2 empty switches in `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$27'.
Removing empty process `bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$27'.
Found and cleaned up 2 empty switches in `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$17'.
Removing empty process `bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:39$17'.
Found and cleaned up 2 empty switches in `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:70$13'.
Removing empty process `bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:70$13'.
Found and cleaned up 2 empty switches in `\bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:49$9'.
Removing empty process `bytewrite_tdp_ram_nc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:49$9'.
Cleaned up 20 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.
<suppressed ~2 debug messages>

4.19. Executing DEMUXMAP pass.

4.20. Executing FLATTEN pass (flatten design).

4.21. Executing DEMUXMAP pass.

4.22. Executing TRIBUF pass.

4.23. Executing TRIBUF pass.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 26 unused cells and 178 unused wires.
<suppressed ~27 debug messages>

4.27. Executing CHECK pass (checking for obvious problems).
Checking module bytewrite_tdp_ram_nc...
Found and reported 0 problems.

4.28. Printing statistics.

=== bytewrite_tdp_ram_nc ===

   Number of wires:                 92
   Number of wire bits:           2130
   Number of public wires:          12
   Number of public wire bits:     160
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                 90
     $dff                            2
     $memrd_v2                       2
     $memwr_v2                       8
     $mux                           76
     $reduce_or                      2

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$103.
    dead port 2/2 on $mux $procmux$109.
    dead port 2/2 on $mux $procmux$115.
    dead port 2/2 on $mux $procmux$130.
    dead port 2/2 on $mux $procmux$136.
    dead port 2/2 on $mux $procmux$142.
    dead port 2/2 on $mux $procmux$157.
    dead port 2/2 on $mux $procmux$163.
    dead port 2/2 on $mux $procmux$169.
    dead port 2/2 on $mux $procmux$184.
    dead port 2/2 on $mux $procmux$190.
    dead port 2/2 on $mux $procmux$196.
    dead port 2/2 on $mux $procmux$211.
    dead port 2/2 on $mux $procmux$217.
    dead port 2/2 on $mux $procmux$223.
    dead port 2/2 on $mux $procmux$238.
    dead port 2/2 on $mux $procmux$244.
    dead port 2/2 on $mux $procmux$250.
    dead port 2/2 on $mux $procmux$265.
    dead port 2/2 on $mux $procmux$271.
    dead port 2/2 on $mux $procmux$277.
    dead port 2/2 on $mux $procmux$292.
    dead port 2/2 on $mux $procmux$298.
    dead port 2/2 on $mux $procmux$304.
Removed 24 multiplexer ports.
<suppressed ~26 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
    Consolidated identical input bits for $mux cell $procmux$155:
      Old ports: A=0, B=65280, Y=$procmux$155_Y
      New ports: A=1'0, B=1'1, Y=$procmux$155_Y [8]
      New connections: { $procmux$155_Y [31:9] $procmux$155_Y [7:0] } = { 16'0000000000000000 $procmux$155_Y [8] $procmux$155_Y [8] $procmux$155_Y [8] $procmux$155_Y [8] $procmux$155_Y [8] $procmux$155_Y [8] $procmux$155_Y [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$182:
      Old ports: A=0, B=255, Y=$procmux$182_Y
      New ports: A=1'0, B=1'1, Y=$procmux$182_Y [0]
      New connections: $procmux$182_Y [31:1] = { 24'000000000000000000000000 $procmux$182_Y [0] $procmux$182_Y [0] $procmux$182_Y [0] $procmux$182_Y [0] $procmux$182_Y [0] $procmux$182_Y [0] $procmux$182_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$209:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$procmux$209_Y
      New ports: A=1'0, B=1'1, Y=$procmux$209_Y [24]
      New connections: { $procmux$209_Y [31:25] $procmux$209_Y [23:0] } = { $procmux$209_Y [24] $procmux$209_Y [24] $procmux$209_Y [24] $procmux$209_Y [24] $procmux$209_Y [24] $procmux$209_Y [24] $procmux$209_Y [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$101:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$procmux$101_Y
      New ports: A=1'0, B=1'1, Y=$procmux$101_Y [24]
      New connections: { $procmux$101_Y [31:25] $procmux$101_Y [23:0] } = { $procmux$101_Y [24] $procmux$101_Y [24] $procmux$101_Y [24] $procmux$101_Y [24] $procmux$101_Y [24] $procmux$101_Y [24] $procmux$101_Y [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$236:
      Old ports: A=0, B=16711680, Y=$procmux$236_Y
      New ports: A=1'0, B=1'1, Y=$procmux$236_Y [16]
      New connections: { $procmux$236_Y [31:17] $procmux$236_Y [15:0] } = { 8'00000000 $procmux$236_Y [16] $procmux$236_Y [16] $procmux$236_Y [16] $procmux$236_Y [16] $procmux$236_Y [16] $procmux$236_Y [16] $procmux$236_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$263:
      Old ports: A=0, B=65280, Y=$procmux$263_Y
      New ports: A=1'0, B=1'1, Y=$procmux$263_Y [8]
      New connections: { $procmux$263_Y [31:9] $procmux$263_Y [7:0] } = { 16'0000000000000000 $procmux$263_Y [8] $procmux$263_Y [8] $procmux$263_Y [8] $procmux$263_Y [8] $procmux$263_Y [8] $procmux$263_Y [8] $procmux$263_Y [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$290:
      Old ports: A=0, B=255, Y=$procmux$290_Y
      New ports: A=1'0, B=1'1, Y=$procmux$290_Y [0]
      New connections: $procmux$290_Y [31:1] = { 24'000000000000000000000000 $procmux$290_Y [0] $procmux$290_Y [0] $procmux$290_Y [0] $procmux$290_Y [0] $procmux$290_Y [0] $procmux$290_Y [0] $procmux$290_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$128:
      Old ports: A=0, B=16711680, Y=$procmux$128_Y
      New ports: A=1'0, B=1'1, Y=$procmux$128_Y [16]
      New connections: { $procmux$128_Y [31:17] $procmux$128_Y [15:0] } = { 8'00000000 $procmux$128_Y [16] $procmux$128_Y [16] $procmux$128_Y [16] $procmux$128_Y [16] $procmux$128_Y [16] $procmux$128_Y [16] $procmux$128_Y [16] 16'0000000000000000 }
  Optimizing cells in module \bytewrite_tdp_ram_nc.
    Consolidated identical input bits for $mux cell $procmux$145:
      Old ports: A=0, B=$2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_EN[31:0]$86, Y=$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_EN[31:0]$80
      New ports: A=1'0, B=$procmux$128_Y [16], Y=$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_EN[31:0]$80 [16]
      New connections: { $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_EN[31:0]$80 [31:17] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_EN[31:0]$80 [15:0] } = { 8'00000000 $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_EN[31:0]$80 [16] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_EN[31:0]$80 [16] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_EN[31:0]$80 [16] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_EN[31:0]$80 [16] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_EN[31:0]$80 [16] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_EN[31:0]$80 [16] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_EN[31:0]$80 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$172:
      Old ports: A=0, B=$2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_EN[31:0]$76, Y=$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_EN[31:0]$70
      New ports: A=1'0, B=$procmux$155_Y [8], Y=$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_EN[31:0]$70 [8]
      New connections: { $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_EN[31:0]$70 [31:9] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_EN[31:0]$70 [7:0] } = { 16'0000000000000000 $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_EN[31:0]$70 [8] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_EN[31:0]$70 [8] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_EN[31:0]$70 [8] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_EN[31:0]$70 [8] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_EN[31:0]$70 [8] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_EN[31:0]$70 [8] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_EN[31:0]$70 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$199:
      Old ports: A=0, B=$2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_EN[31:0]$66, Y=$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_EN[31:0]$60
      New ports: A=1'0, B=$procmux$182_Y [0], Y=$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_EN[31:0]$60 [0]
      New connections: $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_EN[31:0]$60 [31:1] = { 24'000000000000000000000000 $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_EN[31:0]$60 [0] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_EN[31:0]$60 [0] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_EN[31:0]$60 [0] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_EN[31:0]$60 [0] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_EN[31:0]$60 [0] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_EN[31:0]$60 [0] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_EN[31:0]$60 [0] }
    Consolidated identical input bits for $mux cell $procmux$226:
      Old ports: A=0, B=$2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$4_EN[31:0]$56, Y=$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$4_EN[31:0]$50
      New ports: A=1'0, B=$procmux$209_Y [24], Y=$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$4_EN[31:0]$50 [24]
      New connections: { $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$4_EN[31:0]$50 [31:25] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$4_EN[31:0]$50 [23:0] } = { $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$4_EN[31:0]$50 [24] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$4_EN[31:0]$50 [24] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$4_EN[31:0]$50 [24] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$4_EN[31:0]$50 [24] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$4_EN[31:0]$50 [24] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$4_EN[31:0]$50 [24] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$4_EN[31:0]$50 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$253:
      Old ports: A=0, B=$2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_EN[31:0]$46, Y=$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_EN[31:0]$40
      New ports: A=1'0, B=$procmux$236_Y [16], Y=$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_EN[31:0]$40 [16]
      New connections: { $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_EN[31:0]$40 [31:17] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_EN[31:0]$40 [15:0] } = { 8'00000000 $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_EN[31:0]$40 [16] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_EN[31:0]$40 [16] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_EN[31:0]$40 [16] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_EN[31:0]$40 [16] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_EN[31:0]$40 [16] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_EN[31:0]$40 [16] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_EN[31:0]$40 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$118:
      Old ports: A=0, B=$2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$8_EN[31:0]$96, Y=$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$8_EN[31:0]$90
      New ports: A=1'0, B=$procmux$101_Y [24], Y=$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$8_EN[31:0]$90 [24]
      New connections: { $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$8_EN[31:0]$90 [31:25] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$8_EN[31:0]$90 [23:0] } = { $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$8_EN[31:0]$90 [24] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$8_EN[31:0]$90 [24] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$8_EN[31:0]$90 [24] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$8_EN[31:0]$90 [24] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$8_EN[31:0]$90 [24] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$8_EN[31:0]$90 [24] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$8_EN[31:0]$90 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$280:
      Old ports: A=0, B=$2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_EN[31:0]$36, Y=$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_EN[31:0]$30
      New ports: A=1'0, B=$procmux$263_Y [8], Y=$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_EN[31:0]$30 [8]
      New connections: { $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_EN[31:0]$30 [31:9] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_EN[31:0]$30 [7:0] } = { 16'0000000000000000 $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_EN[31:0]$30 [8] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_EN[31:0]$30 [8] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_EN[31:0]$30 [8] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_EN[31:0]$30 [8] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_EN[31:0]$30 [8] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_EN[31:0]$30 [8] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_EN[31:0]$30 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$307:
      Old ports: A=0, B=$2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_EN[31:0]$26, Y=$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_EN[31:0]$20
      New ports: A=1'0, B=$procmux$290_Y [0], Y=$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_EN[31:0]$20 [0]
      New connections: $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_EN[31:0]$20 [31:1] = { 24'000000000000000000000000 $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_EN[31:0]$20 [0] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_EN[31:0]$20 [0] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_EN[31:0]$20 [0] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_EN[31:0]$20 [0] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_EN[31:0]$20 [0] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_EN[31:0]$20 [0] $0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_EN[31:0]$20 [0] }
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 16 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

4.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.41. Executing OPT_SHARE pass.

4.42. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 2

4.45. Executing FSM pass (extract and optimize FSM).

4.45.1. Executing FSM_DETECT pass (finding FSMs in design).

4.45.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.45.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.45.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.45.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.45.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.45.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.45.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.46. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 bits (of 32) from wire bytewrite_tdp_ram_nc.$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_EN[31:0]$20.
Removed top 16 bits (of 32) from wire bytewrite_tdp_ram_nc.$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_EN[31:0]$30.
Removed top 8 bits (of 32) from wire bytewrite_tdp_ram_nc.$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_EN[31:0]$40.
Removed top 24 bits (of 32) from wire bytewrite_tdp_ram_nc.$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_EN[31:0]$60.
Removed top 16 bits (of 32) from wire bytewrite_tdp_ram_nc.$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_EN[31:0]$70.
Removed top 8 bits (of 32) from wire bytewrite_tdp_ram_nc.$0$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_EN[31:0]$80.
Removed top 24 bits (of 32) from wire bytewrite_tdp_ram_nc.$2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$1_EN[31:0]$26.
Removed top 16 bits (of 32) from wire bytewrite_tdp_ram_nc.$2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$2_EN[31:0]$36.
Removed top 8 bits (of 32) from wire bytewrite_tdp_ram_nc.$2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:42$3_EN[31:0]$46.
Removed top 24 bits (of 32) from wire bytewrite_tdp_ram_nc.$2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$5_EN[31:0]$66.
Removed top 16 bits (of 32) from wire bytewrite_tdp_ram_nc.$2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$6_EN[31:0]$76.
Removed top 8 bits (of 32) from wire bytewrite_tdp_ram_nc.$2$memwr$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:63$7_EN[31:0]$86.

4.47. Executing PEEPOPT pass (run peephole optimizers).

4.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

4.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

4.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.54. Executing OPT_SHARE pass.

4.55. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$348 ($dff) from module bytewrite_tdp_ram_nc (D = $memrd$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:52$12_DATA, Q = \doutA).
Adding EN signal on $procdff$347 ($dff) from module bytewrite_tdp_ram_nc (D = $memrd$\ram_block$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/bytewrite_tdp_ram_nc/results_dir/.././rtl/bytewrite_tdp_ram_nc.v:73$16_DATA, Q = \doutB).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

4.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 1

4.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

4.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.63. Executing OPT_SHARE pass.

4.64. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 1

4.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

4.70. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.72. Executing OPT_SHARE pass.

4.73. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.74. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=64, #remove=0, time=0.00 sec.]

4.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 1

4.77. Executing WREDUCE pass (reducing word size of cells).

4.78. Executing PEEPOPT pass (run peephole optimizers).

4.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.80. Executing DEMUXMAP pass.

4.81. Printing statistics.

=== bytewrite_tdp_ram_nc ===

   Number of wires:                 68
   Number of wire bits:           1222
   Number of public wires:          12
   Number of public wire bits:     160
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                 66
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       8
     $mux                           48
     $not                            2
     $reduce_and                     2
     $reduce_or                      2

4.82. Executing RS_DSP_MULTADD pass.

4.83. Executing WREDUCE pass (reducing word size of cells).

4.84. Executing RS_DSP_MACC pass.

4.85. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.87. Printing statistics.

=== bytewrite_tdp_ram_nc ===

   Number of wires:                 68
   Number of wire bits:           1222
   Number of public wires:          12
   Number of public wire bits:     160
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                 66
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       8
     $mux                           48
     $not                            2
     $reduce_and                     2
     $reduce_or                      2

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.89. Executing TECHMAP pass (map to technology primitives).

4.89.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.90. Executing rs_pack_dsp_regs pass.

4.91. Executing RS_DSP_IO_REGS pass.

4.92. Printing statistics.

=== bytewrite_tdp_ram_nc ===

   Number of wires:                 68
   Number of wire bits:           1222
   Number of public wires:          12
   Number of public wire bits:     160
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                 66
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       8
     $mux                           48
     $not                            2
     $reduce_and                     2
     $reduce_or                      2

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.94. Printing statistics.

=== bytewrite_tdp_ram_nc ===

   Number of wires:                 68
   Number of wire bits:           1222
   Number of public wires:          12
   Number of public wire bits:     160
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                 66
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       8
     $mux                           48
     $not                            2
     $reduce_and                     2
     $reduce_or                      2

4.95. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module bytewrite_tdp_ram_nc:
  created 0 $alu and 0 $macc cells.

4.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.97. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.98. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

4.99. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.101. Executing OPT_SHARE pass.

4.102. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.103. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.104. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 1

4.105. Printing statistics.

=== bytewrite_tdp_ram_nc ===

   Number of wires:                 68
   Number of wire bits:           1222
   Number of public wires:          12
   Number of public wire bits:     160
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                 66
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       8
     $mux                           48
     $not                            2
     $reduce_and                     2
     $reduce_or                      2

4.106. Executing MEMORY pass.

4.106.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 192 transformations.

4.106.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.106.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing bytewrite_tdp_ram_nc.ram_block write port 0.
  Analyzing bytewrite_tdp_ram_nc.ram_block write port 1.
  Analyzing bytewrite_tdp_ram_nc.ram_block write port 2.
  Analyzing bytewrite_tdp_ram_nc.ram_block write port 3.
  Analyzing bytewrite_tdp_ram_nc.ram_block write port 4.
  Analyzing bytewrite_tdp_ram_nc.ram_block write port 5.
  Analyzing bytewrite_tdp_ram_nc.ram_block write port 6.
  Analyzing bytewrite_tdp_ram_nc.ram_block write port 7.

4.106.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.106.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\ram_block'[0] in module `\bytewrite_tdp_ram_nc': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.
Checking read port `\ram_block'[1] in module `\bytewrite_tdp_ram_nc': merging output FF to cell.
    Write port 4: don't care on collision.
    Write port 5: don't care on collision.
    Write port 6: don't care on collision.
    Write port 7: don't care on collision.

4.106.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 2 unused cells and 66 unused wires.
<suppressed ~3 debug messages>

4.106.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory bytewrite_tdp_ram_nc.ram_block by address:
Consolidating write ports of memory bytewrite_tdp_ram_nc.ram_block by address:
  Merging ports 0, 1 (address \addrB).
  Merging ports 0, 2 (address \addrB).
  Merging ports 0, 3 (address \addrB).
  Merging ports 4, 5 (address \addrA).
  Merging ports 4, 6 (address \addrA).
  Merging ports 4, 7 (address \addrA).
Consolidating write ports of memory bytewrite_tdp_ram_nc.ram_block by address:
Consolidating write ports of memory bytewrite_tdp_ram_nc.ram_block using sat-based resource sharing:

4.106.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.106.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 16 unused cells and 16 unused wires.
<suppressed ~17 debug messages>

4.106.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.107. Printing statistics.

=== bytewrite_tdp_ram_nc ===

   Number of wires:                 50
   Number of wire bits:            998
   Number of public wires:          12
   Number of public wire bits:     160
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $mem_v2                         1
     $mux                           32
     $not                            2
     $reduce_and                     2
     $reduce_or                      2

4.108. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~25 debug messages>

4.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.110. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.111. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory bytewrite_tdp_ram_nc.ram_block via $__RS_FACTOR_BRAM36_TDP
<suppressed ~107 debug messages>

4.112. Executing Rs_BRAM_Split pass.

4.113. Executing TECHMAP pass (map to technology primitives).

4.113.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.113.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~40 debug messages>

4.114. Executing TECHMAP pass (map to technology primitives).

4.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.115. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.116. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.
<suppressed ~4 debug messages>

4.117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.118. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $techmap$techmap489\ram_block.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:95$486.
    dead port 2/2 on $mux $techmap$techmap489\ram_block.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:95$486.
    dead port 1/2 on $mux $techmap$techmap489\ram_block.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:95$487.
    dead port 2/2 on $mux $techmap$techmap489\ram_block.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:95$487.
    dead port 1/2 on $mux $techmap$techmap489\ram_block.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:94$483.
    dead port 2/2 on $mux $techmap$techmap489\ram_block.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:94$483.
    dead port 1/2 on $mux $techmap$techmap489\ram_block.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:94$482.
    dead port 2/2 on $mux $techmap$techmap489\ram_block.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:94$482.
Removed 8 multiplexer ports.
<suppressed ~18 debug messages>

4.119. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.120. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.121. Executing OPT_SHARE pass.

4.122. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=6, #solve=0, #remove=0, time=0.00 sec.]

4.123. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 0 unused cells and 45 unused wires.
<suppressed ~1 debug messages>

4.124. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

4.126. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.127. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.128. Executing OPT_SHARE pass.

4.129. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=6, #solve=0, #remove=0, time=0.00 sec.]

4.130. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 2

4.132. Executing PMUXTREE pass.

4.133. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~29 debug messages>

4.134. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.135. Executing TECHMAP pass (map to technology primitives).

4.135.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.135.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.135.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~121 debug messages>

4.136. Printing statistics.

=== bytewrite_tdp_ram_nc ===

   Number of wires:                 74
   Number of wire bits:           1282
   Number of public wires:          16
   Number of public wire bits:     226
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                741
     $_AND_                          2
     $_DFFE_PN_                     64
     $_DFFE_PP_                      2
     $_DFF_P_                        2
     $_MUX_                        656
     $_NOT_                          2
     $_OR_                          12
     TDP_RAM36K                      1

4.137. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.
<suppressed ~200 debug messages>

4.138. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
<suppressed ~540 debug messages>
Removed a total of 180 cells.

4.139. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.140. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.141. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.142. Executing OPT_SHARE pass.

4.143. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.144. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 12 unused cells and 14 unused wires.
<suppressed ~13 debug messages>

4.145. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.147. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.149. Executing OPT_SHARE pass.

4.150. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.151. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 2

4.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.
<suppressed ~200 debug messages>

4.154. Executing TECHMAP pass (map to technology primitives).

4.154.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.154.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.155. Printing statistics.

=== bytewrite_tdp_ram_nc ===

   Number of wires:                 60
   Number of wire bits:           1116
   Number of public wires:          16
   Number of public wire bits:     226
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                221
     $_AND_                         74
     $_DFFE_PN_                     64
     $_DFFE_PP_                      2
     $_DFF_P_                        2
     $_MUX_                         64
     $_NOT_                          2
     $_OR_                          12
     TDP_RAM36K                      1

4.156. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.158. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.159. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.161. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.162. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

4.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 1

4.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.165. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.167. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.169. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.170. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 1

4.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.175. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.177. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.178. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=64, #remove=0, time=0.01 sec.]

4.179. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 1

4.181. Printing statistics.

=== bytewrite_tdp_ram_nc ===

   Number of wires:                 44
   Number of wire bits:            604
   Number of public wires:          16
   Number of public wire bits:     226
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                221
     $_AND_                         74
     $_DFFE_PN_                     64
     $_DFFE_PP_                      2
     $_DFF_P_                        2
     $_MUX_                         64
     $_NOT_                          2
     $_OR_                          12
     TDP_RAM36K                      1

   Number of Generic REGs:          68

ABC-DFF iteration : 1

4.182. Executing ABC pass (technology mapping using ABC).

4.182.1. Summary of detected clock domains:
  38 cells in clk=\clkA, en=$auto$opt_dff.cc:220:make_patterns_logic$372, arst={ }, srst={ }
  53 cells in clk=\clkB, en=$auto$opt_dff.cc:220:make_patterns_logic$377, arst={ }, srst={ }
  33 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  33 cells in clk=\clkB, en={ }, arst={ }, srst={ }
  32 cells in clk=\clkA, en=!$auto$opt_dff.cc:220:make_patterns_logic$372, arst={ }, srst={ }
  32 cells in clk=\clkB, en=!$auto$opt_dff.cc:220:make_patterns_logic$377, arst={ }, srst={ }

  #logic partitions = 6

4.182.2. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by $auto$opt_dff.cc:220:make_patterns_logic$377
Extracted 52 gates and 95 wires to a netlist network with 42 inputs and 44 outputs (dfl=1).

4.182.2.1. Executing ABC.
[Time = 0.05 sec.]

4.182.3. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by $auto$opt_dff.cc:220:make_patterns_logic$372
Extracted 38 gates and 76 wires to a netlist network with 37 inputs and 34 outputs (dfl=1).

4.182.3.1. Executing ABC.
[Time = 0.04 sec.]

4.182.4. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 33 gates and 98 wires to a netlist network with 65 inputs and 33 outputs (dfl=1).

4.182.4.1. Executing ABC.
[Time = 0.06 sec.]

4.182.5. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 33 gates and 98 wires to a netlist network with 65 inputs and 33 outputs (dfl=1).

4.182.5.1. Executing ABC.
[Time = 0.07 sec.]

4.182.6. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by !$abc$1462$auto$opt_dff.cc:220:make_patterns_logic$372
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

4.182.6.1. Executing ABC.
[Time = 0.04 sec.]

4.182.7. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by !$abc$1409$auto$opt_dff.cc:220:make_patterns_logic$377
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

4.182.7.1. Executing ABC.
[Time = 0.04 sec.]

4.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.185. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.186. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.187. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.188. Executing OPT_SHARE pass.

4.189. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.190. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 0 unused cells and 499 unused wires.
<suppressed ~1 debug messages>

4.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.192. Executing ABC pass (technology mapping using ABC).

4.192.1. Summary of detected clock domains:
  68 cells in clk=\clkB, en=!$abc$1409$auto$opt_dff.cc:220:make_patterns_logic$377, arst={ }, srst={ }
  68 cells in clk=\clkA, en=!$abc$1462$auto$opt_dff.cc:220:make_patterns_logic$372, arst={ }, srst={ }
  1 cells in clk=\clkB, en={ }, arst={ }, srst={ }
  1 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  33 cells in clk=\clkA, en=$abc$1462$auto$opt_dff.cc:220:make_patterns_logic$372, arst={ }, srst={ }
  47 cells in clk=\clkB, en=$abc$1409$auto$opt_dff.cc:220:make_patterns_logic$377, arst={ }, srst={ }

  #logic partitions = 6

4.192.2. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by !$abc$1409$auto$opt_dff.cc:220:make_patterns_logic$377
Extracted 68 gates and 106 wires to a netlist network with 38 inputs and 66 outputs (dfl=1).

4.192.2.1. Executing ABC.
[Time = 0.07 sec.]

4.192.3. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by !$abc$1462$auto$opt_dff.cc:220:make_patterns_logic$372
Extracted 68 gates and 106 wires to a netlist network with 38 inputs and 65 outputs (dfl=1).

4.192.3.1. Executing ABC.
[Time = 0.06 sec.]

4.192.4. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by $abc$1768$abc$1409$auto$opt_dff.cc:220:make_patterns_logic$377
Extracted 46 gates and 90 wires to a netlist network with 43 inputs and 43 outputs (dfl=1).

4.192.4.1. Executing ABC.
[Time = 0.04 sec.]

4.192.5. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by $abc$1901$abc$1462$auto$opt_dff.cc:220:make_patterns_logic$372
Extracted 33 gates and 66 wires to a netlist network with 32 inputs and 33 outputs (dfl=1).

4.192.5.1. Executing ABC.
[Time = 0.04 sec.]

4.192.6. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs (dfl=1).

4.192.6.1. Executing ABC.
[Time = 0.04 sec.]

4.192.7. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs (dfl=1).

4.192.7.1. Executing ABC.
[Time = 0.04 sec.]

4.193. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.194. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
<suppressed ~192 debug messages>
Removed a total of 64 cells.

4.195. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.196. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.197. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.198. Executing OPT_SHARE pass.

4.199. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.200. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 0 unused cells and 506 unused wires.
<suppressed ~1 debug messages>

4.201. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.202. Executing ABC pass (technology mapping using ABC).

4.202.1. Summary of detected clock domains:
  37 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  37 cells in clk=\clkB, en={ }, arst={ }, srst={ }
  33 cells in clk=\clkA, en=$abc$1462$auto$opt_dff.cc:220:make_patterns_logic$372, arst={ }, srst={ }
  47 cells in clk=\clkB, en=$abc$1409$auto$opt_dff.cc:220:make_patterns_logic$377, arst={ }, srst={ }
  32 cells in clk=\clkA, en=!$abc$1462$auto$opt_dff.cc:220:make_patterns_logic$372, arst={ }, srst={ }
  32 cells in clk=\clkB, en=!$abc$1409$auto$opt_dff.cc:220:make_patterns_logic$377, arst={ }, srst={ }

  #logic partitions = 6

4.202.2. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by $abc$1409$auto$opt_dff.cc:220:make_patterns_logic$377
Extracted 46 gates and 90 wires to a netlist network with 43 inputs and 43 outputs (dfl=2).

4.202.2.1. Executing ABC.
[Time = 0.05 sec.]

4.202.3. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 37 gates and 106 wires to a netlist network with 69 inputs and 34 outputs (dfl=2).

4.202.3.1. Executing ABC.
[Time = 0.07 sec.]

4.202.4. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 37 gates and 106 wires to a netlist network with 69 inputs and 35 outputs (dfl=2).

4.202.4.1. Executing ABC.
[Time = 0.08 sec.]

4.202.5. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by $abc$2176$abc$1462$auto$opt_dff.cc:220:make_patterns_logic$372
Extracted 33 gates and 66 wires to a netlist network with 32 inputs and 33 outputs (dfl=2).

4.202.5.1. Executing ABC.
[Time = 0.04 sec.]

4.202.6. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by !$abc$2176$abc$1462$auto$opt_dff.cc:220:make_patterns_logic$372
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=2).

4.202.6.1. Executing ABC.
[Time = 0.04 sec.]

4.202.7. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by !$abc$2216$abc$1409$auto$opt_dff.cc:220:make_patterns_logic$377
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=2).

4.202.7.1. Executing ABC.
[Time = 0.04 sec.]

4.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.205. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.206. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.207. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.208. Executing OPT_SHARE pass.

4.209. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.210. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 0 unused cells and 631 unused wires.
<suppressed ~1 debug messages>

4.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.212. Executing ABC pass (technology mapping using ABC).

4.212.1. Summary of detected clock domains:
  68 cells in clk=\clkB, en=!$abc$1409$auto$opt_dff.cc:220:make_patterns_logic$377, arst={ }, srst={ }
  68 cells in clk=\clkA, en=!$abc$1462$auto$opt_dff.cc:220:make_patterns_logic$372, arst={ }, srst={ }
  33 cells in clk=\clkA, en=$abc$1462$auto$opt_dff.cc:220:make_patterns_logic$372, arst={ }, srst={ }
  1 cells in clk=\clkB, en={ }, arst={ }, srst={ }
  1 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  46 cells in clk=\clkB, en=$abc$1409$auto$opt_dff.cc:220:make_patterns_logic$377, arst={ }, srst={ }

  #logic partitions = 6

4.212.2. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by !$abc$1409$auto$opt_dff.cc:220:make_patterns_logic$377
Extracted 68 gates and 106 wires to a netlist network with 38 inputs and 66 outputs (dfl=2).

4.212.2.1. Executing ABC.
[Time = 0.07 sec.]

4.212.3. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by !$abc$1462$auto$opt_dff.cc:220:make_patterns_logic$372
Extracted 68 gates and 106 wires to a netlist network with 38 inputs and 66 outputs (dfl=2).

4.212.3.1. Executing ABC.
[Time = 0.07 sec.]

4.212.4. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by $abc$2486$abc$1409$auto$opt_dff.cc:220:make_patterns_logic$377
Extracted 45 gates and 90 wires to a netlist network with 44 inputs and 43 outputs (dfl=2).

4.212.4.1. Executing ABC.
[Time = 0.06 sec.]

4.212.5. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by $abc$2619$abc$1462$auto$opt_dff.cc:220:make_patterns_logic$372
Extracted 33 gates and 66 wires to a netlist network with 32 inputs and 33 outputs (dfl=2).

4.212.5.1. Executing ABC.
[Time = 0.05 sec.]

4.212.6. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs (dfl=2).

4.212.6.1. Executing ABC.
[Time = 0.04 sec.]

4.212.7. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs (dfl=2).

4.212.7.1. Executing ABC.
[Time = 0.05 sec.]

4.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.214. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
<suppressed ~192 debug messages>
Removed a total of 64 cells.

4.215. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.216. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.217. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.218. Executing OPT_SHARE pass.

4.219. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.220. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 0 unused cells and 506 unused wires.
<suppressed ~1 debug messages>

4.221. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.222. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          68

ABC-DFF iteration : 1

4.223. Executing ABC pass (technology mapping using ABC).

4.223.1. Summary of detected clock domains:
  38 cells in clk=\clkA, en=$auto$opt_dff.cc:220:make_patterns_logic$372, arst={ }, srst={ }
  53 cells in clk=\clkB, en=$auto$opt_dff.cc:220:make_patterns_logic$377, arst={ }, srst={ }
  33 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  33 cells in clk=\clkB, en={ }, arst={ }, srst={ }
  32 cells in clk=\clkA, en=!$auto$opt_dff.cc:220:make_patterns_logic$372, arst={ }, srst={ }
  32 cells in clk=\clkB, en=!$auto$opt_dff.cc:220:make_patterns_logic$377, arst={ }, srst={ }

  #logic partitions = 6

4.223.2. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by $auto$opt_dff.cc:220:make_patterns_logic$377
Extracted 52 gates and 95 wires to a netlist network with 42 inputs and 44 outputs (dfl=1).

4.223.2.1. Executing ABC.
[Time = 0.04 sec.]

4.223.3. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by $auto$opt_dff.cc:220:make_patterns_logic$372
Extracted 38 gates and 76 wires to a netlist network with 37 inputs and 34 outputs (dfl=1).

4.223.3.1. Executing ABC.
[Time = 0.04 sec.]

4.223.4. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 33 gates and 98 wires to a netlist network with 65 inputs and 33 outputs (dfl=1).

4.223.4.1. Executing ABC.
[Time = 0.06 sec.]

4.223.5. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 33 gates and 98 wires to a netlist network with 65 inputs and 33 outputs (dfl=1).

4.223.5.1. Executing ABC.
[Time = 0.06 sec.]

4.223.6. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by !$abc$2897$auto$opt_dff.cc:220:make_patterns_logic$372
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

4.223.6.1. Executing ABC.
[Time = 0.04 sec.]

4.223.7. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by !$abc$2844$auto$opt_dff.cc:220:make_patterns_logic$377
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

4.223.7.1. Executing ABC.
[Time = 0.04 sec.]

4.224. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.226. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 0 unused cells and 499 unused wires.
<suppressed ~1 debug messages>

4.227. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.229. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.230. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.231. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.232. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.233. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

4.234. Executing ABC pass (technology mapping using ABC).

4.234.1. Summary of detected clock domains:
  149 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  135 cells in clk=\clkB, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.234.2. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 148 gates and 192 wires to a netlist network with 43 inputs and 77 outputs (dfl=1).

4.234.2.1. Executing ABC.
[Time = 0.07 sec.]

4.234.3. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 135 gates and 173 wires to a netlist network with 37 inputs and 68 outputs (dfl=1).

4.234.3.1. Executing ABC.
[Time = 0.09 sec.]

4.235. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.236. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.237. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 0 unused cells and 429 unused wires.
<suppressed ~1 debug messages>

4.238. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.240. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.241. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3549 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [0], Q = $abc$3106$lo00).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3548 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [1], Q = $abc$3106$lo01).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3547 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [2], Q = $abc$3106$lo02).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3546 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [3], Q = $abc$3106$lo03).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3545 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [4], Q = $abc$3106$lo04).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3544 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [5], Q = $abc$3106$lo05).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3543 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [6], Q = $abc$3106$lo06).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3542 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [7], Q = $abc$3106$lo07).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3541 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [8], Q = $abc$3106$lo08).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3540 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [9], Q = $abc$3106$lo09).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3539 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [10], Q = $abc$3106$lo10).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3538 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [11], Q = $abc$3106$lo11).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3537 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [12], Q = $abc$3106$lo12).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3536 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [13], Q = $abc$3106$lo13).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3535 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [14], Q = $abc$3106$lo14).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3534 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [15], Q = $abc$3106$lo15).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3533 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [16], Q = $abc$3106$lo16).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3532 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [17], Q = $abc$3106$lo17).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3531 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [18], Q = $abc$3106$lo18).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3530 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [19], Q = $abc$3106$lo19).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3529 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [20], Q = $abc$3106$lo20).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3528 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [21], Q = $abc$3106$lo21).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3527 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [22], Q = $abc$3106$lo22).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3526 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [23], Q = $abc$3106$lo23).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3525 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [24], Q = $abc$3106$lo24).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3524 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [25], Q = $abc$3106$lo25).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3523 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [26], Q = $abc$3106$lo26).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3522 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [27], Q = $abc$3106$lo27).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3521 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [28], Q = $abc$3106$lo28).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3520 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [29], Q = $abc$3106$lo29).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3519 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [30], Q = $abc$3106$lo30).
Adding EN signal on $abc$3517$auto$blifparse.cc:362:parse_blif$3518 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [31], Q = $abc$3106$lo31).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3367 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [0], Q = $abc$3009$lo00).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3366 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [1], Q = $abc$3009$lo01).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3365 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [2], Q = $abc$3009$lo02).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3364 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [3], Q = $abc$3009$lo03).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3363 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [4], Q = $abc$3009$lo04).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3362 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [5], Q = $abc$3009$lo05).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3361 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [6], Q = $abc$3009$lo06).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3360 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [7], Q = $abc$3009$lo07).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3359 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [8], Q = $abc$3009$lo08).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3358 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [9], Q = $abc$3009$lo09).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3357 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [10], Q = $abc$3009$lo10).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3356 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [11], Q = $abc$3009$lo11).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3355 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [12], Q = $abc$3009$lo12).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3354 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [13], Q = $abc$3009$lo13).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3353 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [14], Q = $abc$3009$lo14).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3352 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [15], Q = $abc$3009$lo15).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3351 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [16], Q = $abc$3009$lo16).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3350 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [17], Q = $abc$3009$lo17).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3349 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [18], Q = $abc$3009$lo18).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3348 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [19], Q = $abc$3009$lo19).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3347 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [20], Q = $abc$3009$lo20).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3346 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [21], Q = $abc$3009$lo21).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3345 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [22], Q = $abc$3009$lo22).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3344 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [23], Q = $abc$3009$lo23).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3343 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [24], Q = $abc$3009$lo24).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3342 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [25], Q = $abc$3009$lo25).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3341 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [26], Q = $abc$3009$lo26).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3340 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [27], Q = $abc$3009$lo27).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3339 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [28], Q = $abc$3009$lo28).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3338 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [29], Q = $abc$3009$lo29).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3337 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [30], Q = $abc$3009$lo30).
Adding EN signal on $abc$3335$auto$blifparse.cc:362:parse_blif$3336 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [31], Q = $abc$3009$lo31).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.243. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 64 unused cells and 64 unused wires.
<suppressed ~65 debug messages>

4.244. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

4.245. Executing ABC pass (technology mapping using ABC).

4.245.1. Summary of detected clock domains:
  149 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  136 cells in clk=\clkB, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.245.2. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 148 gates and 192 wires to a netlist network with 44 inputs and 78 outputs (dfl=2).

4.245.2.1. Executing ABC.
[Time = 0.12 sec.]

4.245.3. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 136 gates and 173 wires to a netlist network with 37 inputs and 68 outputs (dfl=2).

4.245.3.1. Executing ABC.
[Time = 0.09 sec.]

4.246. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.247. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.248. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 0 unused cells and 433 unused wires.
<suppressed ~1 debug messages>

4.249. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.251. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.252. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4129 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [0], Q = $abc$3106$lo00).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4128 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [1], Q = $abc$3106$lo01).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4127 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [2], Q = $abc$3106$lo02).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4126 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [3], Q = $abc$3106$lo03).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4125 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [4], Q = $abc$3106$lo04).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4124 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [5], Q = $abc$3106$lo05).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4123 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [6], Q = $abc$3106$lo06).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4122 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [7], Q = $abc$3106$lo07).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4121 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [8], Q = $abc$3106$lo08).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4120 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [9], Q = $abc$3106$lo09).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4119 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [10], Q = $abc$3106$lo10).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4118 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [11], Q = $abc$3106$lo11).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4117 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [12], Q = $abc$3106$lo12).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4116 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [13], Q = $abc$3106$lo13).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4115 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [14], Q = $abc$3106$lo14).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4114 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [15], Q = $abc$3106$lo15).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4113 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [16], Q = $abc$3106$lo16).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4112 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [17], Q = $abc$3106$lo17).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4111 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [18], Q = $abc$3106$lo18).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4110 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [19], Q = $abc$3106$lo19).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4109 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [20], Q = $abc$3106$lo20).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4108 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [21], Q = $abc$3106$lo21).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4107 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [22], Q = $abc$3106$lo22).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4106 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [23], Q = $abc$3106$lo23).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4105 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [24], Q = $abc$3106$lo24).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4104 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [25], Q = $abc$3106$lo25).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4103 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [26], Q = $abc$3106$lo26).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4102 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [27], Q = $abc$3106$lo27).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4101 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [28], Q = $abc$3106$lo28).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4100 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [29], Q = $abc$3106$lo29).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4099 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [30], Q = $abc$3106$lo30).
Adding EN signal on $abc$4097$auto$blifparse.cc:362:parse_blif$4098 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [31], Q = $abc$3106$lo31).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3913 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [0], Q = $abc$3009$lo00).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3912 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [1], Q = $abc$3009$lo01).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3911 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [2], Q = $abc$3009$lo02).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3910 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [3], Q = $abc$3009$lo03).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3909 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [4], Q = $abc$3009$lo04).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3908 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [5], Q = $abc$3009$lo05).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3907 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [6], Q = $abc$3009$lo06).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3906 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [7], Q = $abc$3009$lo07).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3905 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [8], Q = $abc$3009$lo08).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3904 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [9], Q = $abc$3009$lo09).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3903 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [10], Q = $abc$3009$lo10).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3902 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [11], Q = $abc$3009$lo11).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3901 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [12], Q = $abc$3009$lo12).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3900 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [13], Q = $abc$3009$lo13).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3899 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [14], Q = $abc$3009$lo14).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3898 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [15], Q = $abc$3009$lo15).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3897 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [16], Q = $abc$3009$lo16).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3896 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [17], Q = $abc$3009$lo17).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3895 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [18], Q = $abc$3009$lo18).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3894 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [19], Q = $abc$3009$lo19).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3893 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [20], Q = $abc$3009$lo20).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3892 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [21], Q = $abc$3009$lo21).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3891 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [22], Q = $abc$3009$lo22).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3890 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [23], Q = $abc$3009$lo23).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3889 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [24], Q = $abc$3009$lo24).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3888 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [25], Q = $abc$3009$lo25).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3887 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [26], Q = $abc$3009$lo26).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3886 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [27], Q = $abc$3009$lo27).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3885 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [28], Q = $abc$3009$lo28).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3884 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [29], Q = $abc$3009$lo29).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3883 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [30], Q = $abc$3009$lo30).
Adding EN signal on $abc$3881$auto$blifparse.cc:362:parse_blif$3882 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [31], Q = $abc$3009$lo31).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.254. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 64 unused cells and 64 unused wires.
<suppressed ~65 debug messages>

4.255. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

4.256. Executing ABC pass (technology mapping using ABC).

4.256.1. Summary of detected clock domains:
  169 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  182 cells in clk=\clkB, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.256.2. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 181 gates and 225 wires to a netlist network with 44 inputs and 78 outputs (dfl=2).

4.256.2.1. Executing ABC.
[Time = 0.09 sec.]

4.256.3. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 169 gates and 206 wires to a netlist network with 37 inputs and 68 outputs (dfl=2).

4.256.3.1. Executing ABC.
[Time = 0.27 sec.]

4.257. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.258. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.259. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 0 unused cells and 499 unused wires.
<suppressed ~1 debug messages>

4.260. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.262. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.263. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4676 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [0], Q = $abc$3009$lo00).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4675 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [1], Q = $abc$3009$lo01).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4674 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [2], Q = $abc$3009$lo02).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4673 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [3], Q = $abc$3009$lo03).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4672 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [4], Q = $abc$3009$lo04).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4671 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [5], Q = $abc$3009$lo05).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4670 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [6], Q = $abc$3009$lo06).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4669 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [7], Q = $abc$3009$lo07).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4668 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [8], Q = $abc$3009$lo08).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4667 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [9], Q = $abc$3009$lo09).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4666 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [10], Q = $abc$3009$lo10).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4665 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [11], Q = $abc$3009$lo11).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4664 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [12], Q = $abc$3009$lo12).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4663 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [13], Q = $abc$3009$lo13).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4662 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [14], Q = $abc$3009$lo14).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4661 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [15], Q = $abc$3009$lo15).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4660 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [16], Q = $abc$3009$lo16).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4659 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [17], Q = $abc$3009$lo17).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4658 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [18], Q = $abc$3009$lo18).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4657 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [19], Q = $abc$3009$lo19).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4656 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [20], Q = $abc$3009$lo20).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4655 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [21], Q = $abc$3009$lo21).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4654 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [22], Q = $abc$3009$lo22).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4653 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [23], Q = $abc$3009$lo23).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4652 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [24], Q = $abc$3009$lo24).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4651 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [25], Q = $abc$3009$lo25).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4650 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [26], Q = $abc$3009$lo26).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4649 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [27], Q = $abc$3009$lo27).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4648 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [28], Q = $abc$3009$lo28).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4647 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [29], Q = $abc$3009$lo29).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4646 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [30], Q = $abc$3009$lo30).
Adding EN signal on $abc$4644$auto$blifparse.cc:362:parse_blif$4645 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutA [31], Q = $abc$3009$lo31).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4525 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [0], Q = $abc$3106$lo00).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4524 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [1], Q = $abc$3106$lo01).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4523 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [2], Q = $abc$3106$lo02).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4522 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [3], Q = $abc$3106$lo03).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4521 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [4], Q = $abc$3106$lo04).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4520 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [5], Q = $abc$3106$lo05).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4519 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [6], Q = $abc$3106$lo06).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4518 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [7], Q = $abc$3106$lo07).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4517 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [8], Q = $abc$3106$lo08).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4516 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [9], Q = $abc$3106$lo09).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4515 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [10], Q = $abc$3106$lo10).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4514 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [11], Q = $abc$3106$lo11).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4513 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [12], Q = $abc$3106$lo12).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4512 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [13], Q = $abc$3106$lo13).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4511 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [14], Q = $abc$3106$lo14).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4510 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [15], Q = $abc$3106$lo15).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4509 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [16], Q = $abc$3106$lo16).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4508 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [17], Q = $abc$3106$lo17).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4507 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [18], Q = $abc$3106$lo18).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4506 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [19], Q = $abc$3106$lo19).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4505 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [20], Q = $abc$3106$lo20).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4504 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [21], Q = $abc$3106$lo21).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4503 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [22], Q = $abc$3106$lo22).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4502 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [23], Q = $abc$3106$lo23).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4501 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [24], Q = $abc$3106$lo24).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4500 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [25], Q = $abc$3106$lo25).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4499 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [26], Q = $abc$3106$lo26).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4498 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [27], Q = $abc$3106$lo27).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4497 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [28], Q = $abc$3106$lo28).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4496 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [29], Q = $abc$3106$lo29).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4495 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [30], Q = $abc$3106$lo30).
Adding EN signal on $abc$4493$auto$blifparse.cc:362:parse_blif$4494 ($_DFF_P_) from module bytewrite_tdp_ram_nc (D = \doutB [31], Q = $abc$3106$lo31).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.264. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.265. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 64 unused cells and 64 unused wires.
<suppressed ~65 debug messages>

4.266. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.267. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

4.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.269. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.270. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.271. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.272. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.273. Executing OPT_SHARE pass.

4.274. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.275. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 1

4.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.278. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.279. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.280. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.281. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.282. Executing OPT_SHARE pass.

4.283. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.284. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 1

4.286. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.287. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.288. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.289. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.290. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.291. Executing OPT_SHARE pass.

4.292. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.293. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=64, #remove=0, time=0.01 sec.]

4.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.295. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 1

4.296. Executing BMUXMAP pass.

4.297. Executing DEMUXMAP pass.

4.298. Executing ABC pass (technology mapping using ABC).

4.298.1. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Extracted 149 gates and 291 wires to a netlist network with 142 inputs and 76 outputs (dfl=1).

4.298.1.1. Executing ABC.
DE:   Version : 7.4
DE:   #PIs = 142  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 142  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.09 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 142  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.12 sec. at Pass 2]{map}[6]
DE:   #PIs = 142  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.17 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 142  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.14 sec. at Pass 4]{map}[16]
DE:   #PIs = 142  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.17 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 142  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.17 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 142  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.16 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 142  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.17 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 142  #Luts =    76  Max Lvl =   1  Avg Lvl =   1.00  [   0.14 sec. at Pass 7]{finalMap}[16]
DE:   
DE:   total time =    1.44 sec.
[Time = 3.57 sec.]

4.299. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.300. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.301. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.302. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.303. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.304. Executing OPT_SHARE pass.

4.305. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.306. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 0 unused cells and 291 unused wires.
<suppressed ~1 debug messages>

4.307. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 1

4.308. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.309. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.310. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.311. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.312. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.313. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.314. Executing OPT_SHARE pass.

4.315. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.316. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.317. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 1

4.318. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.319. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.320. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.321. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.322. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.323. Executing OPT_SHARE pass.

4.324. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=0, #remove=0, time=0.00 sec.]

4.325. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=68, #solve=64, #remove=0, time=0.02 sec.]

4.326. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.327. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 1

4.328. Printing statistics.

=== bytewrite_tdp_ram_nc ===

   Number of wires:                 98
   Number of wire bits:            592
   Number of public wires:          16
   Number of public wire bits:     226
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                145
     $_DFFE_PN_                     64
     $_DFFE_PP_                      2
     $_DFF_P_                        2
     $lut                           76
     TDP_RAM36K                      1

4.329. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.330. Executing RS_DFFSR_CONV pass.

4.331. Printing statistics.

=== bytewrite_tdp_ram_nc ===

   Number of wires:                 98
   Number of wire bits:            592
   Number of public wires:          16
   Number of public wire bits:     226
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                145
     $_DFFE_PP0N_                   64
     $_DFFE_PP0P_                    2
     $_DFF_P_                        2
     $lut                           76
     TDP_RAM36K                      1

4.332. Executing TECHMAP pass (map to technology primitives).

4.332.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.332.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.332.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~394 debug messages>

4.333. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.
<suppressed ~892 debug messages>

4.334. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.335. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.336. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
<suppressed ~378 debug messages>
Removed a total of 126 cells.

4.337. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.338. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 0 unused cells and 614 unused wires.
<suppressed ~1 debug messages>

4.339. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.
<suppressed ~64 debug messages>

4.340. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.341. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.342. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.343. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.344. Executing OPT_SHARE pass.

4.345. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.346. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 0 unused cells and 64 unused wires.
<suppressed ~1 debug messages>

4.347. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 1

4.348. Executing TECHMAP pass (map to technology primitives).

4.348.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.348.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.349. Executing ABC pass (technology mapping using ABC).

4.349.1. Extracting gate netlist of module `\bytewrite_tdp_ram_nc' to `<abc-temp-dir>/input.blif'..
Extracted 156 gates and 300 wires to a netlist network with 142 inputs and 78 outputs (dfl=1).

4.349.1.1. Executing ABC.
DE:   Version : 7.4
DE:   #PIs = 142  #Luts =    78  Max Lvl =   1  Avg Lvl =   1.00  [   0.08 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 142  #Luts =    78  Max Lvl =   1  Avg Lvl =   1.00  [   0.09 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 142  #Luts =    78  Max Lvl =   1  Avg Lvl =   1.00  [   0.11 sec. at Pass 2]{map}[6]
DE:   #PIs = 142  #Luts =    78  Max Lvl =   1  Avg Lvl =   1.00  [   0.15 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 142  #Luts =    78  Max Lvl =   1  Avg Lvl =   1.00  [   0.13 sec. at Pass 4]{map}[16]
DE:   #PIs = 142  #Luts =    78  Max Lvl =   1  Avg Lvl =   1.00  [   0.18 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 142  #Luts =    78  Max Lvl =   1  Avg Lvl =   1.00  [   0.18 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 142  #Luts =    78  Max Lvl =   1  Avg Lvl =   1.00  [   0.17 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 142  #Luts =    78  Max Lvl =   1  Avg Lvl =   1.00  [   0.17 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 142  #Luts =    78  Max Lvl =   1  Avg Lvl =   1.00  [   0.15 sec. at Pass 7]{finalMap}[16]
DE:   
DE:   total time =    1.44 sec.
[Time = 3.49 sec.]

4.350. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

4.351. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.352. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bytewrite_tdp_ram_nc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.353. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bytewrite_tdp_ram_nc.
Performed a total of 0 changes.

4.354. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bytewrite_tdp_ram_nc'.
Removed a total of 0 cells.

4.355. Executing OPT_SHARE pass.

4.356. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.357. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..
Removed 0 unused cells and 298 unused wires.
<suppressed ~1 debug messages>

4.358. Executing OPT_EXPR pass (perform const folding).
Optimizing module bytewrite_tdp_ram_nc.

RUN-OPT ITERATIONS DONE : 1

4.359. Executing HIERARCHY pass (managing design hierarchy).

4.359.1. Analyzing design hierarchy..
Top module:  \bytewrite_tdp_ram_nc

4.359.2. Analyzing design hierarchy..
Top module:  \bytewrite_tdp_ram_nc
Removed 0 unused modules.

4.360. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bytewrite_tdp_ram_nc..

4.361. Printing statistics.

=== bytewrite_tdp_ram_nc ===

   Number of wires:                100
   Number of wire bits:            594
   Number of public wires:          16
   Number of public wire bits:     226
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                147
     $lut                           78
     DFFRE                          68
     TDP_RAM36K                      1

4.362. Executing TECHMAP pass (map to technology primitives).

4.362.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.362.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~146 debug messages>

4.363. Printing statistics.

=== bytewrite_tdp_ram_nc ===

   Number of wires:                256
   Number of wire bits:            974
   Number of public wires:          16
   Number of public wire bits:     226
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                147
     DFFRE                          68
     LUT2                            8
     LUT4                           64
     LUT5                            6
     TDP_RAM36K                      1

   Number of LUTs:                  78
   Number of REGs:                  68
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\bytewrite_tdp_ram_nc'.

6. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: f3f0975b96, CPU: user 1.71s system 0.14s, MEM: 33.54 MB peak
Yosys 0.18+10 (git sha1 e9e2c024c, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 10x abc (32 sec), 1% 64x opt_expr (0 sec), ...
