{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509592659690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509592659694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 23:17:39 2017 " "Processing started: Wed Nov 01 23:17:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509592659694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509592659694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DP2_Fall2017 -c DP2_Fall2017 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DP2_Fall2017 -c DP2_Fall2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509592659694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509592660068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509592660068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "your_alu_mux.v 5 5 " "Found 5 design units, including 5 entities, in source file your_alu_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 your_ALU_mux " "Found entity 1: your_ALU_mux" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509592669419 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU " "Found entity 2: ALU" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509592669419 ""} { "Info" "ISGN_ENTITY_NAME" "3 half_adder " "Found entity 3: half_adder" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509592669419 ""} { "Info" "ISGN_ENTITY_NAME" "4 full_adder " "Found entity 4: full_adder" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509592669419 ""} { "Info" "ISGN_ENTITY_NAME" "5 add_8 " "Found entity 5: add_8" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509592669419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509592669419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509592669420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509592669420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16_1_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1_8bits " "Found entity 1: mux16_1_8bits" {  } { { "mux16_1_8bits.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/mux16_1_8bits.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509592669421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509592669421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file address_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_counter " "Found entity 1: address_counter" {  } { { "address_counter.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/address_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509592669422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509592669422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp2_fall2017.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dp2_fall2017.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DP2_Fall2017 " "Found entity 1: DP2_Fall2017" {  } { { "DP2_Fall2017.bdf" "" { Schematic "D:/GitHub/ECE2504/Project02/Quartus/DP2_Fall2017.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509592669423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509592669423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DP2_Fall2017 " "Elaborating entity \"DP2_Fall2017\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509592669471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "your_ALU_mux your_ALU_mux:inst1 " "Elaborating entity \"your_ALU_mux\" for hierarchy \"your_ALU_mux:inst1\"" {  } { { "DP2_Fall2017.bdf" "inst1" { Schematic "D:/GitHub/ECE2504/Project02/Quartus/DP2_Fall2017.bdf" { { 360 1072 1328 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509592669479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU your_ALU_mux:inst1\|ALU:alu0 " "Elaborating entity \"ALU\" for hierarchy \"your_ALU_mux:inst1\|ALU:alu0\"" {  } { { "your_ALU_mux.v" "alu0" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509592669488 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 your_ALU_mux.v(96) " "Verilog HDL assignment warning at your_ALU_mux.v(96): truncated value with size 32 to match size of target (1)" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509592669499 "|DP2_Fall2017|your_ALU_mux:inst1|ALU:alu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 your_ALU_mux.v(98) " "Verilog HDL assignment warning at your_ALU_mux.v(98): truncated value with size 32 to match size of target (8)" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509592669499 "|DP2_Fall2017|your_ALU_mux:inst1|ALU:alu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 your_ALU_mux.v(113) " "Verilog HDL assignment warning at your_ALU_mux.v(113): truncated value with size 32 to match size of target (1)" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509592669499 "|DP2_Fall2017|your_ALU_mux:inst1|ALU:alu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 your_ALU_mux.v(119) " "Verilog HDL assignment warning at your_ALU_mux.v(119): truncated value with size 32 to match size of target (1)" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509592669499 "|DP2_Fall2017|your_ALU_mux:inst1|ALU:alu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 your_ALU_mux.v(126) " "Verilog HDL assignment warning at your_ALU_mux.v(126): truncated value with size 32 to match size of target (8)" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509592669500 "|DP2_Fall2017|your_ALU_mux:inst1|ALU:alu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_8 your_ALU_mux:inst1\|ALU:alu0\|add_8:addg " "Elaborating entity \"add_8\" for hierarchy \"your_ALU_mux:inst1\|ALU:alu0\|add_8:addg\"" {  } { { "your_ALU_mux.v" "addg" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509592669500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder your_ALU_mux:inst1\|ALU:alu0\|add_8:addg\|full_adder:fa0\[0\] " "Elaborating entity \"full_adder\" for hierarchy \"your_ALU_mux:inst1\|ALU:alu0\|add_8:addg\|full_adder:fa0\[0\]\"" {  } { { "your_ALU_mux.v" "fa0\[0\]" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509592669508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder your_ALU_mux:inst1\|ALU:alu0\|add_8:addg\|full_adder:fa0\[0\]\|half_adder:g0 " "Elaborating entity \"half_adder\" for hierarchy \"your_ALU_mux:inst1\|ALU:alu0\|add_8:addg\|full_adder:fa0\[0\]\|half_adder:g0\"" {  } { { "your_ALU_mux.v" "g0" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509592669516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1_8bits your_ALU_mux:inst1\|mux16_1_8bits:MY_MUX " "Elaborating entity \"mux16_1_8bits\" for hierarchy \"your_ALU_mux:inst1\|mux16_1_8bits:MY_MUX\"" {  } { { "your_ALU_mux.v" "MY_MUX" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509592669532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_counter address_counter:inst " "Elaborating entity \"address_counter\" for hierarchy \"address_counter:inst\"" {  } { { "DP2_Fall2017.bdf" "inst" { Schematic "D:/GitHub/ECE2504/Project02/Quartus/DP2_Fall2017.bdf" { { 136 280 592 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509592669541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_rom single_port_rom:inst2 " "Elaborating entity \"single_port_rom\" for hierarchy \"single_port_rom:inst2\"" {  } { { "DP2_Fall2017.bdf" "inst2" { Schematic "D:/GitHub/ECE2504/Project02/Quartus/DP2_Fall2017.bdf" { { 136 640 968 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509592669550 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "12 0 15 single_port_rom.v(29) " "Verilog HDL warning at single_port_rom.v(29): number of words (12) in memory file does not match the number of elements in the address range \[0:15\]" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 29 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1509592669557 "|DP2_Fall2017|single_port_rom:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 single_port_rom.v(21) " "Net \"rom.data_a\" at single_port_rom.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509592669557 "|DP2_Fall2017|single_port_rom:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 single_port_rom.v(21) " "Net \"rom.waddr_a\" at single_port_rom.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509592669557 "|DP2_Fall2017|single_port_rom:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 single_port_rom.v(21) " "Net \"rom.we_a\" at single_port_rom.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509592669557 "|DP2_Fall2017|single_port_rom:inst2"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "single_port_rom:inst2\|rom " "RAM logic \"single_port_rom:inst2\|rom\" is uninferred due to inappropriate RAM size" {  } { { "single_port_rom.v" "rom" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1509592669920 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1509592669920 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/GitHub/ECE2504/Project02/Quartus/db/DP2_Fall2017.ram0_single_port_rom_19d60bdc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/GitHub/ECE2504/Project02/Quartus/db/DP2_Fall2017.ram0_single_port_rom_19d60bdc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1509592669926 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1509592670217 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1509592670435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509592671639 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509592671639 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509592671780 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509592671780 ""} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Implemented 143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509592671780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509592671780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509592671823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 23:17:51 2017 " "Processing ended: Wed Nov 01 23:17:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509592671823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509592671823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509592671823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509592671823 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1509592673273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509592673278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 23:17:52 2017 " "Processing started: Wed Nov 01 23:17:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509592673278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1509592673278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DP2_Fall2017 -c DP2_Fall2017 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DP2_Fall2017 -c DP2_Fall2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1509592673278 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1509592674297 ""}
{ "Info" "0" "" "Project  = DP2_Fall2017" {  } {  } 0 0 "Project  = DP2_Fall2017" 0 0 "Fitter" 0 0 1509592674298 ""}
{ "Info" "0" "" "Revision = DP2_Fall2017" {  } {  } 0 0 "Revision = DP2_Fall2017" 0 0 "Fitter" 0 0 1509592674298 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1509592674385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1509592674386 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DP2_Fall2017 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DP2_Fall2017\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1509592674392 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509592674468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509592674468 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1509592674694 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1509592674698 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509592674809 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509592674809 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509592674809 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1509592674809 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509592674810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509592674810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509592674810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509592674810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509592674810 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1509592674810 ""}
{ "Info" "ISTA_SDC_FOUND" "DP2_Fall2017.sdc " "Reading SDC File: 'DP2_Fall2017.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1509592675408 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1509592675409 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1509592675439 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1509592675439 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509592675439 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509592675439 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509592675439 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1509592675439 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509592675457 ""}  } { { "DP2_Fall2017.bdf" "" { Schematic "D:/GitHub/ECE2504/Project02/Quartus/DP2_Fall2017.bdf" { { 80 64 232 96 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509592675457 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1509592675709 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509592675709 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509592675709 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509592675710 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509592675710 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1509592675710 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1509592675710 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1509592675711 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1509592675711 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1509592675711 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1509592675711 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509592675727 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1509592675735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1509592676458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509592676515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1509592676533 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1509592676722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509592676722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1509592676947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1509592677793 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1509592677793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1509592677865 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1509592677865 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1509592677865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509592677867 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1509592678024 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509592678031 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509592678213 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509592678213 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509592678563 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509592678951 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/ECE2504/Project02/Quartus/DP2_Fall2017.fit.smsg " "Generated suppressed messages file D:/GitHub/ECE2504/Project02/Quartus/DP2_Fall2017.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1509592679288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1406 " "Peak virtual memory: 1406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509592679693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 23:17:59 2017 " "Processing ended: Wed Nov 01 23:17:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509592679693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509592679693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509592679693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1509592679693 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1509592680870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509592680876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 23:18:00 2017 " "Processing started: Wed Nov 01 23:18:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509592680876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1509592680876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DP2_Fall2017 -c DP2_Fall2017 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DP2_Fall2017 -c DP2_Fall2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1509592680876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1509592681193 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1509592681865 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1509592681898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "569 " "Peak virtual memory: 569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509592682110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 23:18:02 2017 " "Processing ended: Wed Nov 01 23:18:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509592682110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509592682110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509592682110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1509592682110 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1509592682879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1509592683469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509592683475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 23:18:03 2017 " "Processing started: Wed Nov 01 23:18:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509592683475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592683475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DP2_Fall2017 -c DP2_Fall2017 " "Command: quartus_sta DP2_Fall2017 -c DP2_Fall2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592683475 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1509592683593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592683711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592683711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592683775 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592683775 ""}
{ "Info" "ISTA_SDC_FOUND" "DP2_Fall2017.sdc " "Reading SDC File: 'DP2_Fall2017.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684020 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684021 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684029 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1509592684030 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509592684047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.323 " "Worst-case setup slack is 18.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.323               0.000 CLOCK_50  " "   18.323               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 CLOCK_50  " "    0.358               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.670 " "Worst-case recovery slack is 18.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.670               0.000 CLOCK_50  " "   18.670               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.898 " "Worst-case removal slack is 0.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.898               0.000 CLOCK_50  " "    0.898               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.684 " "Worst-case minimum pulse width slack is 9.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.684               0.000 CLOCK_50  " "    9.684               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684145 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509592684195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509592684195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509592684195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509592684195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.101 ns " "Worst Case Available Settling Time: 19.101 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509592684195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509592684195 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684195 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509592684204 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684233 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684630 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.505 " "Worst-case setup slack is 18.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.505               0.000 CLOCK_50  " "   18.505               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 CLOCK_50  " "    0.312               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.816 " "Worst-case recovery slack is 18.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.816               0.000 CLOCK_50  " "   18.816               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.810 " "Worst-case removal slack is 0.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810               0.000 CLOCK_50  " "    0.810               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.701 " "Worst-case minimum pulse width slack is 9.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.701               0.000 CLOCK_50  " "    9.701               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684752 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509592684813 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509592684813 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509592684813 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509592684813 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.192 ns " "Worst Case Available Settling Time: 19.192 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509592684813 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509592684813 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684813 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509592684823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.012 " "Worst-case setup slack is 19.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.012               0.000 CLOCK_50  " "   19.012               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 CLOCK_50  " "    0.187               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 19.240 " "Worst-case recovery slack is 19.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.240               0.000 CLOCK_50  " "   19.240               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.490 " "Worst-case removal slack is 0.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 CLOCK_50  " "    0.490               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.445 " "Worst-case minimum pulse width slack is 9.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.445               0.000 CLOCK_50  " "    9.445               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509592684971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592684971 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509592685029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509592685029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509592685029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509592685029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.512 ns " "Worst Case Available Settling Time: 19.512 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509592685029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509592685029 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592685029 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592685490 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592685492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509592685602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 23:18:05 2017 " "Processing ended: Wed Nov 01 23:18:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509592685602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509592685602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509592685602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592685602 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509592686641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509592686645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 23:18:06 2017 " "Processing started: Wed Nov 01 23:18:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509592686645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1509592686645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc DP2_Fall2017 -c DP2_Fall2017 " "Command: quartus_drc DP2_Fall2017 -c DP2_Fall2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1509592686645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1509592686993 ""}
{ "Info" "ISTA_SDC_FOUND" "DP2_Fall2017.sdc " "Reading SDC File: 'DP2_Fall2017.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1509592687038 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1509592687039 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1509592687048 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[16\] " "Node  \"single_port_rom:inst2\|q\[16\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_50~inputclkctrl " "Node  \"CLOCK_50~inputclkctrl\"" {  } { { "DP2_Fall2017.bdf" "" { Schematic "D:/GitHub/ECE2504/Project02/Quartus/DP2_Fall2017.bdf" { { 80 64 232 96 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[17\] " "Node  \"single_port_rom:inst2\|q\[17\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " address_counter:inst\|counter\[0\] " "Node  \"address_counter:inst\|counter\[0\]\"" {  } { { "address_counter.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/address_counter.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " address_counter:inst\|counter\[1\] " "Node  \"address_counter:inst\|counter\[1\]\"" {  } { { "address_counter.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/address_counter.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " address_counter:inst\|counter\[2\] " "Node  \"address_counter:inst\|counter\[2\]\"" {  } { { "address_counter.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/address_counter.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " address_counter:inst\|counter\[3\] " "Node  \"address_counter:inst\|counter\[3\]\"" {  } { { "address_counter.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/address_counter.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[18\] " "Node  \"single_port_rom:inst2\|q\[18\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[19\] " "Node  \"single_port_rom:inst2\|q\[19\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " your_ALU_mux:inst1\|ALU:alu0\|add_a~0 " "Node  \"your_ALU_mux:inst1\|ALU:alu0\|add_a~0\"" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " your_ALU_mux:inst1\|ALU:alu0\|Equal7~0 " "Node  \"your_ALU_mux:inst1\|ALU:alu0\|Equal7~0\"" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " your_ALU_mux:inst1\|ALU:alu0\|Equal7~1 " "Node  \"your_ALU_mux:inst1\|ALU:alu0\|Equal7~1\"" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[0\] " "Node  \"single_port_rom:inst2\|q\[0\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[2\] " "Node  \"single_port_rom:inst2\|q\[2\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " your_ALU_mux:inst1\|ALU:alu0\|add_b\[6\]~0 " "Node  \"your_ALU_mux:inst1\|ALU:alu0\|add_b\[6\]~0\"" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " address_counter:inst\|resetD\[1\] " "Node  \"address_counter:inst\|resetD\[1\]\"" {  } { { "address_counter.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/address_counter.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[1\] " "Node  \"single_port_rom:inst2\|q\[1\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[4\] " "Node  \"single_port_rom:inst2\|q\[4\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[9\] " "Node  \"single_port_rom:inst2\|q\[9\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[3\] " "Node  \"single_port_rom:inst2\|q\[3\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[15\] " "Node  \"single_port_rom:inst2\|q\[15\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[7\] " "Node  \"single_port_rom:inst2\|q\[7\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " your_ALU_mux:inst1\|mux16_1_8bits:MY_MUX\|Mux4~4 " "Node  \"your_ALU_mux:inst1\|mux16_1_8bits:MY_MUX\|Mux4~4\"" {  } { { "mux16_1_8bits.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/mux16_1_8bits.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " your_ALU_mux:inst1\|ALU:alu0\|result\[7\]~2 " "Node  \"your_ALU_mux:inst1\|ALU:alu0\|result\[7\]~2\"" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " address_counter:inst\|key_state.KEY_RELEASED " "Node  \"address_counter:inst\|key_state.KEY_RELEASED\"" {  } { { "address_counter.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/address_counter.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[6\] " "Node  \"single_port_rom:inst2\|q\[6\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[10\] " "Node  \"single_port_rom:inst2\|q\[10\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[5\] " "Node  \"single_port_rom:inst2\|q\[5\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " your_ALU_mux:inst1\|ALU:alu0\|result\[7\]~4 " "Node  \"your_ALU_mux:inst1\|ALU:alu0\|result\[7\]~4\"" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " your_ALU_mux:inst1\|ALU:alu0\|result\[7\]~3 " "Node  \"your_ALU_mux:inst1\|ALU:alu0\|result\[7\]~3\"" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1509592687062 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1509592687062 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1509592687064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 1  Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509592687136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 23:18:07 2017 " "Processing ended: Wed Nov 01 23:18:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509592687136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509592687136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509592687136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1509592687136 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1509592687793 ""}
