<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/ezr32wg/include/ezr32wg_rmu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_b946500f74c6245977978dd24ee90bb9.html">ezr32wg</a></li><li class="navelem"><a class="el" href="dir_a9422eb9f0c1ee9109f4cc49b6ceceaa.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ezr32wg_rmu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ezr32wg__rmu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="struct_r_m_u___type_def.html">   42</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;{</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="struct_r_m_u___type_def.html#a15fc8d35f045f329b80c544bef35ff64">   44</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_m_u___type_def.html#a15fc8d35f045f329b80c544bef35ff64">CTRL</a>;     </div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="struct_r_m_u___type_def.html#aac090948b6727c822a67be1986d65a2b">   45</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_r_m_u___type_def.html#aac090948b6727c822a67be1986d65a2b">RSTCAUSE</a>; </div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_r_m_u___type_def.html#a51e9e19c03a7f78876c4de27c87161ba">   46</a></span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t  <a class="code" href="struct_r_m_u___type_def.html#a51e9e19c03a7f78876c4de27c87161ba">CMD</a>;      </div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;} <a class="code" href="struct_r_m_u___type_def.html">RMU_TypeDef</a>;            </div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/* Bit fields for RMU CTRL */</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga861d6a48a28544333338e53940c13e8c">   55</a></span>&#160;<span class="preprocessor">#define _RMU_CTRL_RESETVALUE                  0x00000002UL                        </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga6f972ef78f090b65ec637b828cfdaa60">   56</a></span>&#160;<span class="preprocessor">#define _RMU_CTRL_MASK                        0x00000003UL                        </span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gaa86ae0b8b4d144f7f6e7d0ebb9f68d3f">   57</a></span>&#160;<span class="preprocessor">#define RMU_CTRL_LOCKUPRDIS                   (0x1UL &lt;&lt; 0)                        </span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga765288a262d2f5f26e3eca3d549d622a">   58</a></span>&#160;<span class="preprocessor">#define _RMU_CTRL_LOCKUPRDIS_SHIFT            0                                   </span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga7f64fd034696ad214136b5e1107705fe">   59</a></span>&#160;<span class="preprocessor">#define _RMU_CTRL_LOCKUPRDIS_MASK             0x1UL                               </span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga9d04efc0aa238ef7ba6dc02be5c8cbbc">   60</a></span>&#160;<span class="preprocessor">#define _RMU_CTRL_LOCKUPRDIS_DEFAULT          0x00000000UL                        </span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gaa64f942b409bbd4f45ee86fd655706d6">   61</a></span>&#160;<span class="preprocessor">#define RMU_CTRL_LOCKUPRDIS_DEFAULT           (_RMU_CTRL_LOCKUPRDIS_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga3d003f3d94c84c8299c0f7e86bdbe3a1">   62</a></span>&#160;<span class="preprocessor">#define RMU_CTRL_BURSTEN                      (0x1UL &lt;&lt; 1)                        </span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga8d47b2ed3b18d64f47ec4638ef9ccb60">   63</a></span>&#160;<span class="preprocessor">#define _RMU_CTRL_BURSTEN_SHIFT               1                                   </span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga156e68950e15590c9c303c489018ffeb">   64</a></span>&#160;<span class="preprocessor">#define _RMU_CTRL_BURSTEN_MASK                0x2UL                               </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gae26f9c1a84a534bf94841ca6bc834433">   65</a></span>&#160;<span class="preprocessor">#define _RMU_CTRL_BURSTEN_DEFAULT             0x00000001UL                        </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga31312bce7027990793fa5af077824d4e">   66</a></span>&#160;<span class="preprocessor">#define RMU_CTRL_BURSTEN_DEFAULT              (_RMU_CTRL_BURSTEN_DEFAULT &lt;&lt; 1)    </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for RMU RSTCAUSE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga9d6255209b6dc3d5bc88a04422a0362f">   69</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_RESETVALUE              0x00000000UL                               </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gab5b1e7f50b7afcb23be98d8a63ad40c8">   70</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_MASK                    0x0000FFFFUL                               </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga02737189e4df32d79f11f96b62aab44f">   71</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_PORST                    (0x1UL &lt;&lt; 0)                               </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga756a51d6502f98a5442be2967f970027">   72</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_PORST_SHIFT             0                                          </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga05c218e4535903304a606e79e409ca1c">   73</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_PORST_MASK              0x1UL                                      </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga511cb0440ec141d39182e5209f2624ca">   74</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_PORST_DEFAULT           0x00000000UL                               </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga7016b03a353383382d4db8bd97d92a63">   75</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_PORST_DEFAULT            (_RMU_RSTCAUSE_PORST_DEFAULT &lt;&lt; 0)         </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga40b78f48b005f75c823a2743d59dc224">   76</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_BODUNREGRST              (0x1UL &lt;&lt; 1)                               </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga788fb32bccafe70a46415f624fe0b3b8">   77</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BODUNREGRST_SHIFT       1                                          </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga131472a49eee61ace296f611b9b079b5">   78</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BODUNREGRST_MASK        0x2UL                                      </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga498d427be3f07e8356b8e13ab01ce1fe">   79</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BODUNREGRST_DEFAULT     0x00000000UL                               </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gafe37d3ac683a82bb7b04b8477c5d8bf3">   80</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_BODUNREGRST_DEFAULT      (_RMU_RSTCAUSE_BODUNREGRST_DEFAULT &lt;&lt; 1)   </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga728070653bc3a83d08f76e7e0045d6bb">   81</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_BODREGRST                (0x1UL &lt;&lt; 2)                               </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga6f20c005340dd68c71b3a669ad4a98ef">   82</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BODREGRST_SHIFT         2                                          </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gae82ba78bfe5233a7afb5c1751c773a58">   83</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BODREGRST_MASK          0x4UL                                      </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga6467c71747486d903bf2ca555885c68e">   84</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BODREGRST_DEFAULT       0x00000000UL                               </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga1fcfab8a24f2791220ecc656ac67b42f">   85</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_BODREGRST_DEFAULT        (_RMU_RSTCAUSE_BODREGRST_DEFAULT &lt;&lt; 2)     </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga3e7ba6f7a92071345b78d766d57c0708">   86</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_EXTRST                   (0x1UL &lt;&lt; 3)                               </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga5d8022024a3bd37b0428d3c2b096a4d2">   87</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_EXTRST_SHIFT            3                                          </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga42771e9d92bb9479395332958d9898b7">   88</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_EXTRST_MASK             0x8UL                                      </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga9039d235502fca172fe8d5e427d4c509">   89</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_EXTRST_DEFAULT          0x00000000UL                               </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gad46d161d957240fbf3381e0ebb257310">   90</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_EXTRST_DEFAULT           (_RMU_RSTCAUSE_EXTRST_DEFAULT &lt;&lt; 3)        </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gae7e0205a750945f1f17a7b10cc4b3bd7">   91</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_WDOGRST                  (0x1UL &lt;&lt; 4)                               </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gaacba9b57265faf947b69bd2421d35b83">   92</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_WDOGRST_SHIFT           4                                          </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga67606b4cbaf959267ad644c4dab55725">   93</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_WDOGRST_MASK            0x10UL                                     </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga0410a7be1e68c9cbb7536e1164b9533b">   94</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_WDOGRST_DEFAULT         0x00000000UL                               </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga461a4e719055bbf29c9183fd89b411e8">   95</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_WDOGRST_DEFAULT          (_RMU_RSTCAUSE_WDOGRST_DEFAULT &lt;&lt; 4)       </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gad0464d12ea21cf28feeffaa7ef78da64">   96</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_LOCKUPRST                (0x1UL &lt;&lt; 5)                               </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga354cfa6919b44880d65f3712d486cf1d">   97</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_LOCKUPRST_SHIFT         5                                          </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga3cb808d0ab6360d8ee1fd6984aa3491b">   98</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_LOCKUPRST_MASK          0x20UL                                     </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga3d836d0efd2439339662ef9ee246b400">   99</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_LOCKUPRST_DEFAULT       0x00000000UL                               </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga56a3b8997b61cce78298b35f5498048e">  100</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_LOCKUPRST_DEFAULT        (_RMU_RSTCAUSE_LOCKUPRST_DEFAULT &lt;&lt; 5)     </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gaf9c128b107d56a104a067cc93bff771e">  101</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_SYSREQRST                (0x1UL &lt;&lt; 6)                               </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga1352a9a99f59020ed23dac85910ab781">  102</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_SYSREQRST_SHIFT         6                                          </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga16c2dd112cbed58dfe258122fe7c1c78">  103</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_SYSREQRST_MASK          0x40UL                                     </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga14bedf6c0b67b292c2b67fe13641e2fb">  104</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_SYSREQRST_DEFAULT       0x00000000UL                               </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gae976f3c388125bdadbe879b47f97afc9">  105</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_SYSREQRST_DEFAULT        (_RMU_RSTCAUSE_SYSREQRST_DEFAULT &lt;&lt; 6)     </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gacb406861c24ee7e522f2ea1506b07876">  106</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_EM4RST                   (0x1UL &lt;&lt; 7)                               </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gade2b47c90fa2c48c5aa57aa13867b649">  107</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_EM4RST_SHIFT            7                                          </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga07d3c4223568ded0abad31f15490d826">  108</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_EM4RST_MASK             0x80UL                                     </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga6202719da7af452a8b82f9747cb079ec">  109</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_EM4RST_DEFAULT          0x00000000UL                               </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gaee6382b959a7d1231b7d7b638236fca2">  110</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_EM4RST_DEFAULT           (_RMU_RSTCAUSE_EM4RST_DEFAULT &lt;&lt; 7)        </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga9a3fd2eb50c3d06830c4141151bb203d">  111</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_EM4WURST                 (0x1UL &lt;&lt; 8)                               </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga29e6aa8b11989cf26166e66fa42dcafa">  112</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_EM4WURST_SHIFT          8                                          </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gaf7bfb21b085ec0cb2cf3b99374022b60">  113</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_EM4WURST_MASK           0x100UL                                    </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga8f535281c0a70bc0e2e926a5865fd1a9">  114</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_EM4WURST_DEFAULT        0x00000000UL                               </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga6459ac913035431b97f6e579c4abfee6">  115</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_EM4WURST_DEFAULT         (_RMU_RSTCAUSE_EM4WURST_DEFAULT &lt;&lt; 8)      </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gad356329469e29b26fe41f15d3971f6a4">  116</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_BODAVDD0                 (0x1UL &lt;&lt; 9)                               </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga3747e9b4322733a777639754aee4392e">  117</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BODAVDD0_SHIFT          9                                          </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga0a0aba01feb03a5b05f19f94a0fc84b9">  118</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BODAVDD0_MASK           0x200UL                                    </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gad18963881a9c320836ed3128fc658d35">  119</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BODAVDD0_DEFAULT        0x00000000UL                               </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga5b87d7fd54e628f8bca4abab540a59a5">  120</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_BODAVDD0_DEFAULT         (_RMU_RSTCAUSE_BODAVDD0_DEFAULT &lt;&lt; 9)      </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gaa561c930f2832c1964da2d282ca3c4d4">  121</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_BODAVDD1                 (0x1UL &lt;&lt; 10)                              </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga7acb5325cd0b24ef03f912f3c91d64ed">  122</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BODAVDD1_SHIFT          10                                         </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga4b75603ef9bfdf49f2bea4f989dcde57">  123</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BODAVDD1_MASK           0x400UL                                    </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gad0e476c0616be5081b7ef0b25b836bba">  124</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BODAVDD1_DEFAULT        0x00000000UL                               </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gadcbf958d5eb6476c13fa51584fe0eec5">  125</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_BODAVDD1_DEFAULT         (_RMU_RSTCAUSE_BODAVDD1_DEFAULT &lt;&lt; 10)     </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga463121dc3bb8f483e900149551ee9c92">  126</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_BUBODVDDDREG             (0x1UL &lt;&lt; 11)                              </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gae2d1e7eaf7dcff68077600051581d0e5">  127</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BUBODVDDDREG_SHIFT      11                                         </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga2e59c17e5fb46893084b066aa496b5d2">  128</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BUBODVDDDREG_MASK       0x800UL                                    </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga3547b2e755a82db4fe8cf3aed783c467">  129</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BUBODVDDDREG_DEFAULT    0x00000000UL                               </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gac4a3060b87c7e78a11311bdc538a0ab5">  130</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_BUBODVDDDREG_DEFAULT     (_RMU_RSTCAUSE_BUBODVDDDREG_DEFAULT &lt;&lt; 11) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gae906a989bc07b97ea7d7e931dcaa03a2">  131</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_BUBODBUVIN               (0x1UL &lt;&lt; 12)                              </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga8b3da28459efa0116f342d5e6adea8ea">  132</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BUBODBUVIN_SHIFT        12                                         </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga773ecb9301e2c240084c4cf0ba8a754f">  133</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BUBODBUVIN_MASK         0x1000UL                                   </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gae57431a0bf8513f934a1c3f0ff20f899">  134</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BUBODBUVIN_DEFAULT      0x00000000UL                               </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga23b9335ce9c835231e7d935f58d74050">  135</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_BUBODBUVIN_DEFAULT       (_RMU_RSTCAUSE_BUBODBUVIN_DEFAULT &lt;&lt; 12)   </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga0beb1087a2132e9f7f973fa92d195786">  136</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_BUBODUNREG               (0x1UL &lt;&lt; 13)                              </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gaccc2c14f5480144e660cd353f89a0e22">  137</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BUBODUNREG_SHIFT        13                                         </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gad3c343c0a02e0111c912afdbcc0af44e">  138</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BUBODUNREG_MASK         0x2000UL                                   </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gafb5e7e5750b16544b69146402c1684f4">  139</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BUBODUNREG_DEFAULT      0x00000000UL                               </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gaf979371b0e54345d2b4259bf124eaec8">  140</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_BUBODUNREG_DEFAULT       (_RMU_RSTCAUSE_BUBODUNREG_DEFAULT &lt;&lt; 13)   </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga176942acea7100f257c23dcc178efaad">  141</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_BUBODREG                 (0x1UL &lt;&lt; 14)                              </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga720faef3d8bac5aa740ad81ac8e9ea4e">  142</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BUBODREG_SHIFT          14                                         </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga376f6f923cfb88d97f14c426bbe340cf">  143</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BUBODREG_MASK           0x4000UL                                   </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gafce910a88eeaaabec206eeaced3a8ac1">  144</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BUBODREG_DEFAULT        0x00000000UL                               </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gae7b1ea25ebe1cab3cc9a93b37f38135a">  145</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_BUBODREG_DEFAULT         (_RMU_RSTCAUSE_BUBODREG_DEFAULT &lt;&lt; 14)     </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga7f87bc158b63b1fee6c7828deca3e50d">  146</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_BUMODERST                (0x1UL &lt;&lt; 15)                              </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gafef49abc0a736727c1586347fbb9b68f">  147</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BUMODERST_SHIFT         15                                         </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gafe5854e16355a5859999cf9979748fff">  148</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BUMODERST_MASK          0x8000UL                                   </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga4e239ec4723360cec21e6cfae4e9ba76">  149</a></span>&#160;<span class="preprocessor">#define _RMU_RSTCAUSE_BUMODERST_DEFAULT       0x00000000UL                               </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gad1ff9192d68106a7ed7ea68ff047c2c8">  150</a></span>&#160;<span class="preprocessor">#define RMU_RSTCAUSE_BUMODERST_DEFAULT        (_RMU_RSTCAUSE_BUMODERST_DEFAULT &lt;&lt; 15)    </span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for RMU CMD */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga3999be4886b9914b521a1c606eb8aaef">  153</a></span>&#160;<span class="preprocessor">#define _RMU_CMD_RESETVALUE                   0x00000000UL                  </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gadff085c5d3f388bfa79d7d4383e9b270">  154</a></span>&#160;<span class="preprocessor">#define _RMU_CMD_MASK                         0x00000001UL                  </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga701a3d0c2e1757732c4c7f262b8c51fc">  155</a></span>&#160;<span class="preprocessor">#define RMU_CMD_RCCLR                         (0x1UL &lt;&lt; 0)                  </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gac0cc8d96180b81150f051aa29e601fb8">  156</a></span>&#160;<span class="preprocessor">#define _RMU_CMD_RCCLR_SHIFT                  0                             </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#ga1137b5b06a17c5e44804399a90256a21">  157</a></span>&#160;<span class="preprocessor">#define _RMU_CMD_RCCLR_MASK                   0x1UL                         </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gac4509da5a9113f022277f8ccf3721b33">  158</a></span>&#160;<span class="preprocessor">#define _RMU_CMD_RCCLR_DEFAULT                0x00000000UL                  </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___r_m_u___bit_fields.html#gaa0064ded7da52ed5fb933e600b25d816">  159</a></span>&#160;<span class="preprocessor">#define RMU_CMD_RCCLR_DEFAULT                 (_RMU_CMD_RCCLR_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;}</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00210">core_cm0.h:210</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="struct_r_m_u___type_def_html_aac090948b6727c822a67be1986d65a2b"><div class="ttname"><a href="struct_r_m_u___type_def.html#aac090948b6727c822a67be1986d65a2b">RMU_TypeDef::RSTCAUSE</a></div><div class="ttdeci">__I uint32_t RSTCAUSE</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__rmu_8h_source.html#l00045">ezr32wg_rmu.h:45</a></div></div>
<div class="ttc" id="struct_r_m_u___type_def_html_a51e9e19c03a7f78876c4de27c87161ba"><div class="ttname"><a href="struct_r_m_u___type_def.html#a51e9e19c03a7f78876c4de27c87161ba">RMU_TypeDef::CMD</a></div><div class="ttdeci">__O uint32_t CMD</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__rmu_8h_source.html#l00046">ezr32wg_rmu.h:46</a></div></div>
<div class="ttc" id="struct_r_m_u___type_def_html"><div class="ttname"><a href="struct_r_m_u___type_def.html">RMU_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__rmu_8h_source.html#l00042">ezr32wg_rmu.h:42</a></div></div>
<div class="ttc" id="struct_r_m_u___type_def_html_a15fc8d35f045f329b80c544bef35ff64"><div class="ttname"><a href="struct_r_m_u___type_def.html#a15fc8d35f045f329b80c544bef35ff64">RMU_TypeDef::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__rmu_8h_source.html#l00044">ezr32wg_rmu.h:44</a></div></div>
<div class="ttc" id="core__cm0_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00212">core_cm0.h:212</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:00 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
