Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Jul 02 16:26:47 2023
| Host         : DESKTOP-25PF8VM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   102 |
| Unused register locations in slices containing registers |   112 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             407 |          274 |
| No           | No                    | Yes                    |              89 |           33 |
| No           | Yes                   | No                     |              40 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1088 |          504 |
| Yes          | Yes                   | No                     |             992 |          605 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------+------------------------------------+------------------+----------------+
|                   Clock Signal                  |                    Enable Signal                   |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------+------------------------------------+------------------+----------------+
|  sc/IMEM_inst/array_reg_reg[1][0]               |                                                    |                                    |                1 |              1 |
|  sc/IMEM_inst/array_reg_reg[1][7]_0             |                                                    |                                    |                1 |              1 |
|  sc/IMEM_inst/data_reg[0]_0                     |                                                    |                                    |                1 |              1 |
|  sc/IMEM_inst/data_reg[31]_3                    |                                                    |                                    |                1 |              1 |
|  sc/IMEM_inst/p_1_out__0                        |                                                    |                                    |                1 |              1 |
|  sc/sccpu/Controller_inst/array_reg_reg[1][0]_3 |                                                    |                                    |                1 |              2 |
|  sc/IMEM_inst/array_reg_reg[1][0]_0             |                                                    |                                    |                2 |              2 |
|  sc/IMEM_inst/E[0]                              |                                                    |                                    |                1 |              2 |
|  sc/IMEM_inst/array_reg_reg[1][0]_2[0]          |                                                    |                                    |                1 |              2 |
|  sc/IMEM_inst/array_reg_reg[1][7]_2[0]          |                                                    |                                    |                2 |              2 |
|  sc/IMEM_inst/data_reg[11][0]                   |                                                    |                                    |                2 |              2 |
|  clk_IBUF_BUFG                                  |                                                    |                                    |                2 |              2 |
|  sc/IMEM_inst/cp0_reg_reg[13][5][0]             |                                                    |                                    |                1 |              3 |
|  seg7x16_inst/seg7_clk                          |                                                    | rst_IBUF                           |                1 |              3 |
|  sc/IMEM_inst/cp0_reg_reg[7][31][0]             |                                                    |                                    |                2 |              5 |
|  sc/IMEM_inst/p_1_out[0]                        |                                                    |                                    |                2 |              5 |
|  sc/IMEM_inst/p_1_out__1[0]                     |                                                    |                                    |                2 |              5 |
|  sc/IMEM_inst/data_reg[31]_0[0]                 |                                                    |                                    |                4 |              7 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/p_0_in1_out[0]            |                                    |                2 |              8 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/p_0_out                   |                                    |                2 |              8 |
|  sc/IMEM_inst/cp0_reg_reg[13][30]_0             |                                                    | sc/IMEM_inst/cp0_reg_reg[13][30]_1 |                4 |              9 |
|  sc/IMEM_inst/pc_next_reg[17][0]                |                                                    |                                    |                5 |             16 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/p_0_in1_out[1]            |                                    |                4 |             16 |
|  sc/IMEM_inst/pc_next_reg[18]_0[0]              |                                                    |                                    |                9 |             19 |
|  clk_IBUF_BUFG                                  |                                                    | clk_wiz_0_inst/clk_out1            |                8 |             31 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[10][31][0]    | rst_IBUF                           |               12 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[11][31][0]    | rst_IBUF                           |               12 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[12][31]_0[0]  | rst_IBUF                           |               20 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[13][31]_0[0]  | rst_IBUF                           |               11 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[14][31]_0[0]  | rst_IBUF                           |               13 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[15][31][0]    | rst_IBUF                           |               12 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[16][31][0]    | rst_IBUF                           |               15 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[17][31][0]    | rst_IBUF                           |               14 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[18][31][0]    | rst_IBUF                           |               13 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[19][31][0]    | rst_IBUF                           |               20 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[1][31]_0[0]   | rst_IBUF                           |               12 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[20][31][0]    | rst_IBUF                           |               14 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[21][31][0]    | rst_IBUF                           |               15 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[22][31][0]    | rst_IBUF                           |               14 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[23][31][0]    | rst_IBUF                           |               17 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[24][31][0]    | rst_IBUF                           |               18 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[25][31][0]    | rst_IBUF                           |               16 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[26][31][0]    | rst_IBUF                           |               12 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[27][31][0]    | rst_IBUF                           |               10 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[28][31][0]    | rst_IBUF                           |               17 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[29][31][0]    | rst_IBUF                           |               13 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[2][31][0]     | rst_IBUF                           |               11 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[30][31][0]    | rst_IBUF                           |               16 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[31][31][0]    | rst_IBUF                           |               18 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[3][31][0]     | rst_IBUF                           |               10 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[4][31][0]     | rst_IBUF                           |               12 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[5][31][0]     | rst_IBUF                           |               10 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[6][31][0]     | rst_IBUF                           |               11 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[7][31]_0[0]   | rst_IBUF                           |               19 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[8][31][0]     | rst_IBUF                           |               10 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[9][31][0]     | rst_IBUF                           |               20 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/data_reg[31][0]           | rst_IBUF                           |               22 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/data_reg[31]_0[0]         | rst_IBUF                           |               29 |             32 |
|  clk_sc_BUFG                                    | sc/sccpu/Controller_inst/cp0_reg_reg[0][31][0]     | rst_IBUF                           |               16 |             32 |
| ~clk_sc_BUFG                                    |                                                    | rst_IBUF                           |               17 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[10][31][0]  | rst_IBUF                           |               19 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[11][31][0]  | rst_IBUF                           |               17 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[12][31][0]  | rst_IBUF                           |               18 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[13][31][0]  | rst_IBUF                           |               20 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[14][31][0]  | rst_IBUF                           |               20 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[15][31][0]  | rst_IBUF                           |               19 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[16][31][0]  | rst_IBUF                           |               19 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[17][31][0]  | rst_IBUF                           |               21 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[18][31][0]  | rst_IBUF                           |               18 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[19][31][0]  | rst_IBUF                           |               20 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[1][31]_1[0] | rst_IBUF                           |               21 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[20][31][0]  | rst_IBUF                           |               22 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[21][31][0]  | rst_IBUF                           |               22 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[22][31][0]  | rst_IBUF                           |               21 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[23][31][0]  | rst_IBUF                           |               25 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[24][31][0]  | rst_IBUF                           |               14 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[25][31][0]  | rst_IBUF                           |               15 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[26][31][0]  | rst_IBUF                           |               18 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[27][31][0]  | rst_IBUF                           |               19 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[28][31][0]  | rst_IBUF                           |               18 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[29][31][0]  | rst_IBUF                           |               17 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[2][31][0]   | rst_IBUF                           |               18 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[30][31][0]  | rst_IBUF                           |               21 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[31][31][0]  | rst_IBUF                           |               21 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[3][31][0]   | rst_IBUF                           |               21 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[4][31][0]   | rst_IBUF                           |               16 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[5][31][0]   | rst_IBUF                           |               20 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[6][31][0]   | rst_IBUF                           |               23 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[7][31][0]   | rst_IBUF                           |               23 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[8][31][0]   | rst_IBUF                           |               18 |             32 |
| ~clk_sc_BUFG                                    | sc/sccpu/Controller_inst/array_reg_reg[9][31][0]   | rst_IBUF                           |               21 |             32 |
|  n_1_8940_BUFG                                  |                                                    |                                    |               14 |             32 |
|  n_2_9217_BUFG                                  |                                                    |                                    |               18 |             32 |
|  n_3_1398_BUFG                                  |                                                    |                                    |               28 |             32 |
|  n_4_2144_BUFG                                  |                                                    |                                    |               16 |             32 |
|  n_5_9007_BUFG                                  |                                                    |                                    |               21 |             32 |
|  n_6_9011_BUFG                                  |                                                    |                                    |               21 |             32 |
|  n_7_9021_BUFG                                  |                                                    |                                    |               23 |             32 |
|  n_8_2079_BUFG                                  |                                                    |                                    |               31 |             32 |
|  sccpu/ena_MUX4                                 |                                                    |                                    |               32 |             32 |
|  n_0_926_BUFG                                   |                                                    |                                    |               29 |             40 |
|  clk_IBUF_BUFG                                  |                                                    | rst_IBUF                           |               15 |             54 |
+-------------------------------------------------+----------------------------------------------------+------------------------------------+------------------+----------------+


