
gas_sensor_calibration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006eb0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001dc  08007080  08007080  00008080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800725c  0800725c  0000905c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800725c  0800725c  0000825c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007264  08007264  0000905c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007264  08007264  00008264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007268  08007268  00008268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800726c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004f8  2000005c  080072c8  0000905c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000554  080072c8  00009554  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000905c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000165e3  00000000  00000000  0000908c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dc9  00000000  00000000  0001f66f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015a0  00000000  00000000  00022438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010e3  00000000  00000000  000239d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022cb3  00000000  00000000  00024abb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017fd7  00000000  00000000  0004776e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000daa80  00000000  00000000  0005f745  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013a1c5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006298  00000000  00000000  0013a208  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  001404a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007068 	.word	0x08007068

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08007068 	.word	0x08007068

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <arena_alloc>:

#define push_array(arena, type, count) (type *)MemoryZero(arena_push(arena, sizeof(type) * count), sizeof(type) * count)

internal Arena *
arena_alloc(u32 size)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
	Arena *arena = (Arena *)calloc(size, 1);
 80005f4:	2101      	movs	r1, #1
 80005f6:	6878      	ldr	r0, [r7, #4]
 80005f8:	f006 f866 	bl	80066c8 <calloc>
 80005fc:	4603      	mov	r3, r0
 80005fe:	60fb      	str	r3, [r7, #12]
	Assert(arena);
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d101      	bne.n	800060a <arena_alloc+0x1e>
 8000606:	bf00      	nop
 8000608:	e7fd      	b.n	8000606 <arena_alloc+0x1a>
	arena->size = size;
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	687a      	ldr	r2, [r7, #4]
 800060e:	605a      	str	r2, [r3, #4]
	arena->pos = ARENA_HEADER_SIZE;
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	2220      	movs	r2, #32
 8000614:	601a      	str	r2, [r3, #0]
	return arena;
 8000616:	68fb      	ldr	r3, [r7, #12]
};
 8000618:	4618      	mov	r0, r3
 800061a:	3710      	adds	r7, #16
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}

08000620 <arena_push>:
	free((void *)arena);
}

internal void *
arena_push(Arena *arena, u32 size)
{
 8000620:	b480      	push	{r7}
 8000622:	b085      	sub	sp, #20
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
 8000628:	6039      	str	r1, [r7, #0]
	Assert((arena->pos + size) <= arena->size);
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	681a      	ldr	r2, [r3, #0]
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	441a      	add	r2, r3
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	685b      	ldr	r3, [r3, #4]
 8000636:	429a      	cmp	r2, r3
 8000638:	d901      	bls.n	800063e <arena_push+0x1e>
 800063a:	bf00      	nop
 800063c:	e7fd      	b.n	800063a <arena_push+0x1a>
	void *result = (void *)(((u8 *)arena) + arena->pos);
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	687a      	ldr	r2, [r7, #4]
 8000644:	4413      	add	r3, r2
 8000646:	60fb      	str	r3, [r7, #12]
	arena->pos += size;
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	681a      	ldr	r2, [r3, #0]
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	441a      	add	r2, r3
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	601a      	str	r2, [r3, #0]
	return result;
 8000654:	68fb      	ldr	r3, [r7, #12]
};
 8000656:	4618      	mov	r0, r3
 8000658:	3714      	adds	r7, #20
 800065a:	46bd      	mov	sp, r7
 800065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000660:	4770      	bx	lr

08000662 <os_gpio_init>:
};

#define stm32_gpio(name) (u32 *)(name##_GPIO_Port), (i32)(name##_Pin)
internal inline void
os_gpio_init(OS_Gpio *gpio, u32 *port, i32 pin)
{
 8000662:	b480      	push	{r7}
 8000664:	b085      	sub	sp, #20
 8000666:	af00      	add	r7, sp, #0
 8000668:	60f8      	str	r0, [r7, #12]
 800066a:	60b9      	str	r1, [r7, #8]
 800066c:	607a      	str	r2, [r7, #4]
	Assert(gpio != 0);
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d101      	bne.n	8000678 <os_gpio_init+0x16>
 8000674:	bf00      	nop
 8000676:	e7fd      	b.n	8000674 <os_gpio_init+0x12>
	gpio->port = (GPIO_TypeDef *)port;
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	68ba      	ldr	r2, [r7, #8]
 800067c:	601a      	str	r2, [r3, #0]
	gpio->pin = pin;
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	687a      	ldr	r2, [r7, #4]
 8000682:	605a      	str	r2, [r3, #4]
}
 8000684:	bf00      	nop
 8000686:	3714      	adds	r7, #20
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr

08000690 <os_gpio_write>:

internal inline void
os_gpio_write(OS_Gpio *gpio, b32 val)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
 8000698:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, (val == 0) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	6818      	ldr	r0, [r3, #0]
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	685b      	ldr	r3, [r3, #4]
 80006a2:	b299      	uxth	r1, r3
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	bf14      	ite	ne
 80006aa:	2301      	movne	r3, #1
 80006ac:	2300      	moveq	r3, #0
 80006ae:	b2db      	uxtb	r3, r3
 80006b0:	461a      	mov	r2, r3
 80006b2:	f003 f86d 	bl	8003790 <HAL_GPIO_WritePin>
}
 80006b6:	bf00      	nop
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}

080006be <os_gpio_read>:

internal inline b32
os_gpio_read(OS_Gpio *gpio)
{
 80006be:	b580      	push	{r7, lr}
 80006c0:	b084      	sub	sp, #16
 80006c2:	af00      	add	r7, sp, #0
 80006c4:	6078      	str	r0, [r7, #4]
	b32 result = HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	681a      	ldr	r2, [r3, #0]
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	685b      	ldr	r3, [r3, #4]
 80006ce:	b29b      	uxth	r3, r3
 80006d0:	4619      	mov	r1, r3
 80006d2:	4610      	mov	r0, r2
 80006d4:	f003 f844 	bl	8003760 <HAL_GPIO_ReadPin>
 80006d8:	4603      	mov	r3, r0
 80006da:	60fb      	str	r3, [r7, #12]
	return result;
 80006dc:	68fb      	ldr	r3, [r7, #12]
}
 80006de:	4618      	mov	r0, r3
 80006e0:	3710      	adds	r7, #16
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}

080006e6 <os_timer_start>:
    timer->stop = stop;
}

internal inline void
os_timer_start(OS_Timer *timer)
{
 80006e6:	b580      	push	{r7, lr}
 80006e8:	b082      	sub	sp, #8
 80006ea:	af00      	add	r7, sp, #0
 80006ec:	6078      	str	r0, [r7, #4]
    timer->start(timer->handle, timer->channel);
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	689b      	ldr	r3, [r3, #8]
 80006f2:	687a      	ldr	r2, [r7, #4]
 80006f4:	6810      	ldr	r0, [r2, #0]
 80006f6:	687a      	ldr	r2, [r7, #4]
 80006f8:	6852      	ldr	r2, [r2, #4]
 80006fa:	4611      	mov	r1, r2
 80006fc:	4798      	blx	r3
}
 80006fe:	bf00      	nop
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <os_timer_it_init>:
    OS_Timer_It_Control *stop;
};

internal inline void 
os_timer_it_init(OS_Timer_It *timer, TIM_HandleTypeDef *handle, OS_Timer_It_Control *start, OS_Timer_It_Control *stop)
{
 8000706:	b480      	push	{r7}
 8000708:	b085      	sub	sp, #20
 800070a:	af00      	add	r7, sp, #0
 800070c:	60f8      	str	r0, [r7, #12]
 800070e:	60b9      	str	r1, [r7, #8]
 8000710:	607a      	str	r2, [r7, #4]
 8000712:	603b      	str	r3, [r7, #0]
	Assert(timer != 0);
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	2b00      	cmp	r3, #0
 8000718:	d101      	bne.n	800071e <os_timer_it_init+0x18>
 800071a:	bf00      	nop
 800071c:	e7fd      	b.n	800071a <os_timer_it_init+0x14>
    timer->handle = handle;
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	68ba      	ldr	r2, [r7, #8]
 8000722:	601a      	str	r2, [r3, #0]
    timer->start = start;
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	687a      	ldr	r2, [r7, #4]
 8000728:	605a      	str	r2, [r3, #4]
    timer->stop = stop;
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	683a      	ldr	r2, [r7, #0]
 800072e:	609a      	str	r2, [r3, #8]
}
 8000730:	bf00      	nop
 8000732:	3714      	adds	r7, #20
 8000734:	46bd      	mov	sp, r7
 8000736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073a:	4770      	bx	lr

0800073c <os_timer_it_handle>:
    timer->stop(timer->handle);
}

internal inline TIM_HandleTypeDef *
os_timer_it_handle(OS_Timer_It *timer)
{
 800073c:	b480      	push	{r7}
 800073e:	b083      	sub	sp, #12
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
    return timer->handle;
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	681b      	ldr	r3, [r3, #0]
}
 8000748:	4618      	mov	r0, r3
 800074a:	370c      	adds	r7, #12
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr

08000754 <os_uart_init>:
    u16 timeout;
};

internal inline void
os_uart_init(OS_Uart *uart, UART_HandleTypeDef *handle, u16 timeout)
{
 8000754:	b480      	push	{r7}
 8000756:	b085      	sub	sp, #20
 8000758:	af00      	add	r7, sp, #0
 800075a:	60f8      	str	r0, [r7, #12]
 800075c:	60b9      	str	r1, [r7, #8]
 800075e:	4613      	mov	r3, r2
 8000760:	80fb      	strh	r3, [r7, #6]
	Assert(uart != 0);
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d101      	bne.n	800076c <os_uart_init+0x18>
 8000768:	bf00      	nop
 800076a:	e7fd      	b.n	8000768 <os_uart_init+0x14>
    uart->handle = handle;
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	68ba      	ldr	r2, [r7, #8]
 8000770:	601a      	str	r2, [r3, #0]
    uart->timeout = timeout;
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	88fa      	ldrh	r2, [r7, #6]
 8000776:	809a      	strh	r2, [r3, #4]
}
 8000778:	bf00      	nop
 800077a:	3714      	adds	r7, #20
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr

08000784 <os_uart_send>:

internal inline b32
os_uart_send(OS_Uart *uart, u8 *data, u16 size)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b086      	sub	sp, #24
 8000788:	af00      	add	r7, sp, #0
 800078a:	60f8      	str	r0, [r7, #12]
 800078c:	60b9      	str	r1, [r7, #8]
 800078e:	4613      	mov	r3, r2
 8000790:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status = HAL_UART_Transmit(uart->handle, data, size, uart->timeout);
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	6818      	ldr	r0, [r3, #0]
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	889b      	ldrh	r3, [r3, #4]
 800079a:	88fa      	ldrh	r2, [r7, #6]
 800079c:	68b9      	ldr	r1, [r7, #8]
 800079e:	f004 ffcb 	bl	8005738 <HAL_UART_Transmit>
 80007a2:	4603      	mov	r3, r0
 80007a4:	75fb      	strb	r3, [r7, #23]
	return (status == HAL_OK) ? 1 : 0;
 80007a6:	7dfb      	ldrb	r3, [r7, #23]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	bf0c      	ite	eq
 80007ac:	2301      	moveq	r3, #1
 80007ae:	2300      	movne	r3, #0
 80007b0:	b2db      	uxtb	r3, r3
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3718      	adds	r7, #24
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}

080007ba <os_rtc_init>:
// RTC initialization check magic number
#define OS_RTC_INIT_MAGIC 0xBEEFCAFE

internal inline void
os_rtc_init(OS_Rtc *rtc, RTC_HandleTypeDef *handle)
{
 80007ba:	b480      	push	{r7}
 80007bc:	b083      	sub	sp, #12
 80007be:	af00      	add	r7, sp, #0
 80007c0:	6078      	str	r0, [r7, #4]
 80007c2:	6039      	str	r1, [r7, #0]
    Assert(rtc != 0);
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d101      	bne.n	80007ce <os_rtc_init+0x14>
 80007ca:	bf00      	nop
 80007cc:	e7fd      	b.n	80007ca <os_rtc_init+0x10>
    rtc->handle = handle;
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	683a      	ldr	r2, [r7, #0]
 80007d2:	601a      	str	r2, [r3, #0]
}
 80007d4:	bf00      	nop
 80007d6:	370c      	adds	r7, #12
 80007d8:	46bd      	mov	sp, r7
 80007da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007de:	4770      	bx	lr

080007e0 <os_rtc_set_time>:

internal inline b32
os_rtc_set_time(OS_Rtc *rtc, u8 hours, u8 minutes, u8 seconds)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b088      	sub	sp, #32
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	4608      	mov	r0, r1
 80007ea:	4611      	mov	r1, r2
 80007ec:	461a      	mov	r2, r3
 80007ee:	4603      	mov	r3, r0
 80007f0:	70fb      	strb	r3, [r7, #3]
 80007f2:	460b      	mov	r3, r1
 80007f4:	70bb      	strb	r3, [r7, #2]
 80007f6:	4613      	mov	r3, r2
 80007f8:	707b      	strb	r3, [r7, #1]
    RTC_TimeTypeDef time = {0};
 80007fa:	f107 0308 	add.w	r3, r7, #8
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
 8000802:	605a      	str	r2, [r3, #4]
 8000804:	609a      	str	r2, [r3, #8]
 8000806:	60da      	str	r2, [r3, #12]
 8000808:	611a      	str	r2, [r3, #16]
    time.Hours = hours;
 800080a:	78fb      	ldrb	r3, [r7, #3]
 800080c:	723b      	strb	r3, [r7, #8]
    time.Minutes = minutes;
 800080e:	78bb      	ldrb	r3, [r7, #2]
 8000810:	727b      	strb	r3, [r7, #9]
    time.Seconds = seconds;
 8000812:	787b      	ldrb	r3, [r7, #1]
 8000814:	72bb      	strb	r3, [r7, #10]
    time.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000816:	2300      	movs	r3, #0
 8000818:	617b      	str	r3, [r7, #20]
    time.StoreOperation = RTC_STOREOPERATION_RESET;
 800081a:	2300      	movs	r3, #0
 800081c:	61bb      	str	r3, [r7, #24]
    time.SubSeconds = 0;
 800081e:	2300      	movs	r3, #0
 8000820:	60fb      	str	r3, [r7, #12]
    time.SecondFraction = 0;
 8000822:	2300      	movs	r3, #0
 8000824:	613b      	str	r3, [r7, #16]

    HAL_StatusTypeDef status = HAL_RTC_SetTime(rtc->handle, &time, RTC_FORMAT_BIN);
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	f107 0108 	add.w	r1, r7, #8
 800082e:	2200      	movs	r2, #0
 8000830:	4618      	mov	r0, r3
 8000832:	f003 ff50 	bl	80046d6 <HAL_RTC_SetTime>
 8000836:	4603      	mov	r3, r0
 8000838:	77fb      	strb	r3, [r7, #31]
    return (status == HAL_OK) ? 1 : 0;
 800083a:	7ffb      	ldrb	r3, [r7, #31]
 800083c:	2b00      	cmp	r3, #0
 800083e:	bf0c      	ite	eq
 8000840:	2301      	moveq	r3, #1
 8000842:	2300      	movne	r3, #0
 8000844:	b2db      	uxtb	r3, r3
}
 8000846:	4618      	mov	r0, r3
 8000848:	3720      	adds	r7, #32
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}

0800084e <os_rtc_get_time>:

internal inline b32
os_rtc_get_time(OS_Rtc *rtc, u8 *hours, u8 *minutes, u8 *seconds)
{
 800084e:	b580      	push	{r7, lr}
 8000850:	b08a      	sub	sp, #40	@ 0x28
 8000852:	af00      	add	r7, sp, #0
 8000854:	60f8      	str	r0, [r7, #12]
 8000856:	60b9      	str	r1, [r7, #8]
 8000858:	607a      	str	r2, [r7, #4]
 800085a:	603b      	str	r3, [r7, #0]
    RTC_TimeTypeDef time = {0};
 800085c:	f107 0310 	add.w	r3, r7, #16
 8000860:	2200      	movs	r2, #0
 8000862:	601a      	str	r2, [r3, #0]
 8000864:	605a      	str	r2, [r3, #4]
 8000866:	609a      	str	r2, [r3, #8]
 8000868:	60da      	str	r2, [r3, #12]
 800086a:	611a      	str	r2, [r3, #16]
    HAL_StatusTypeDef status = HAL_RTC_GetTime(rtc->handle, &time, RTC_FORMAT_BIN);
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	f107 0110 	add.w	r1, r7, #16
 8000874:	2200      	movs	r2, #0
 8000876:	4618      	mov	r0, r3
 8000878:	f003 ffc7 	bl	800480a <HAL_RTC_GetTime>
 800087c:	4603      	mov	r3, r0
 800087e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (status == HAL_OK)
 8000882:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000886:	2b00      	cmp	r3, #0
 8000888:	d108      	bne.n	800089c <os_rtc_get_time+0x4e>
    {
        *hours = time.Hours;
 800088a:	7c3a      	ldrb	r2, [r7, #16]
 800088c:	68bb      	ldr	r3, [r7, #8]
 800088e:	701a      	strb	r2, [r3, #0]
        *minutes = time.Minutes;
 8000890:	7c7a      	ldrb	r2, [r7, #17]
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	701a      	strb	r2, [r3, #0]
        *seconds = time.Seconds;
 8000896:	7cba      	ldrb	r2, [r7, #18]
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	701a      	strb	r2, [r3, #0]
    }

    return (status == HAL_OK) ? 1 : 0;
 800089c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	bf0c      	ite	eq
 80008a4:	2301      	moveq	r3, #1
 80008a6:	2300      	movne	r3, #0
 80008a8:	b2db      	uxtb	r3, r3
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	3728      	adds	r7, #40	@ 0x28
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}

080008b2 <os_rtc_set_date>:

internal inline b32
os_rtc_set_date(OS_Rtc *rtc, u8 year, u8 month, u8 date, u8 weekday)
{
 80008b2:	b580      	push	{r7, lr}
 80008b4:	b084      	sub	sp, #16
 80008b6:	af00      	add	r7, sp, #0
 80008b8:	6078      	str	r0, [r7, #4]
 80008ba:	4608      	mov	r0, r1
 80008bc:	4611      	mov	r1, r2
 80008be:	461a      	mov	r2, r3
 80008c0:	4603      	mov	r3, r0
 80008c2:	70fb      	strb	r3, [r7, #3]
 80008c4:	460b      	mov	r3, r1
 80008c6:	70bb      	strb	r3, [r7, #2]
 80008c8:	4613      	mov	r3, r2
 80008ca:	707b      	strb	r3, [r7, #1]
    RTC_DateTypeDef sDate = {0};
 80008cc:	2300      	movs	r3, #0
 80008ce:	60bb      	str	r3, [r7, #8]
    sDate.Year = year;
 80008d0:	78fb      	ldrb	r3, [r7, #3]
 80008d2:	72fb      	strb	r3, [r7, #11]
    sDate.Month = month;
 80008d4:	78bb      	ldrb	r3, [r7, #2]
 80008d6:	727b      	strb	r3, [r7, #9]
    sDate.Date = date;
 80008d8:	787b      	ldrb	r3, [r7, #1]
 80008da:	72bb      	strb	r3, [r7, #10]
    sDate.WeekDay = weekday;
 80008dc:	7e3b      	ldrb	r3, [r7, #24]
 80008de:	723b      	strb	r3, [r7, #8]

    // Ensure the date values are valid before setting
    if (month < 1 || month > 12 || date < 1 || date > 31)
 80008e0:	78bb      	ldrb	r3, [r7, #2]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d008      	beq.n	80008f8 <os_rtc_set_date+0x46>
 80008e6:	78bb      	ldrb	r3, [r7, #2]
 80008e8:	2b0c      	cmp	r3, #12
 80008ea:	d805      	bhi.n	80008f8 <os_rtc_set_date+0x46>
 80008ec:	787b      	ldrb	r3, [r7, #1]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d002      	beq.n	80008f8 <os_rtc_set_date+0x46>
 80008f2:	787b      	ldrb	r3, [r7, #1]
 80008f4:	2b1f      	cmp	r3, #31
 80008f6:	d901      	bls.n	80008fc <os_rtc_set_date+0x4a>
        return 0;
 80008f8:	2300      	movs	r3, #0
 80008fa:	e00f      	b.n	800091c <os_rtc_set_date+0x6a>

    HAL_StatusTypeDef status = HAL_RTC_SetDate(rtc->handle, &sDate, RTC_FORMAT_BIN);
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	f107 0108 	add.w	r1, r7, #8
 8000904:	2200      	movs	r2, #0
 8000906:	4618      	mov	r0, r3
 8000908:	f003 ffdd 	bl	80048c6 <HAL_RTC_SetDate>
 800090c:	4603      	mov	r3, r0
 800090e:	73fb      	strb	r3, [r7, #15]
    return (status == HAL_OK) ? 1 : 0;
 8000910:	7bfb      	ldrb	r3, [r7, #15]
 8000912:	2b00      	cmp	r3, #0
 8000914:	bf0c      	ite	eq
 8000916:	2301      	moveq	r3, #1
 8000918:	2300      	movne	r3, #0
 800091a:	b2db      	uxtb	r3, r3
}
 800091c:	4618      	mov	r0, r3
 800091e:	3710      	adds	r7, #16
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}

08000924 <os_rtc_get_date>:

internal inline b32
os_rtc_get_date(OS_Rtc *rtc, u8 *year, u8 *month, u8 *date, u8 *weekday)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b086      	sub	sp, #24
 8000928:	af00      	add	r7, sp, #0
 800092a:	60f8      	str	r0, [r7, #12]
 800092c:	60b9      	str	r1, [r7, #8]
 800092e:	607a      	str	r2, [r7, #4]
 8000930:	603b      	str	r3, [r7, #0]
    RTC_DateTypeDef sDate = {0};
 8000932:	2300      	movs	r3, #0
 8000934:	613b      	str	r3, [r7, #16]
    HAL_StatusTypeDef status = HAL_RTC_GetDate(rtc->handle, &sDate, RTC_FORMAT_BIN);
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	f107 0110 	add.w	r1, r7, #16
 800093e:	2200      	movs	r2, #0
 8000940:	4618      	mov	r0, r3
 8000942:	f004 f844 	bl	80049ce <HAL_RTC_GetDate>
 8000946:	4603      	mov	r3, r0
 8000948:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 800094a:	7dfb      	ldrb	r3, [r7, #23]
 800094c:	2b00      	cmp	r3, #0
 800094e:	d10b      	bne.n	8000968 <os_rtc_get_date+0x44>
    {
        *year = sDate.Year;
 8000950:	7cfa      	ldrb	r2, [r7, #19]
 8000952:	68bb      	ldr	r3, [r7, #8]
 8000954:	701a      	strb	r2, [r3, #0]
        *month = sDate.Month;
 8000956:	7c7a      	ldrb	r2, [r7, #17]
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	701a      	strb	r2, [r3, #0]
        *date = sDate.Date;
 800095c:	7cba      	ldrb	r2, [r7, #18]
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	701a      	strb	r2, [r3, #0]
        *weekday = sDate.WeekDay;
 8000962:	7c3a      	ldrb	r2, [r7, #16]
 8000964:	6a3b      	ldr	r3, [r7, #32]
 8000966:	701a      	strb	r2, [r3, #0]
    }

    return (status == HAL_OK) ? 1 : 0;
 8000968:	7dfb      	ldrb	r3, [r7, #23]
 800096a:	2b00      	cmp	r3, #0
 800096c:	bf0c      	ite	eq
 800096e:	2301      	moveq	r3, #1
 8000970:	2300      	movne	r3, #0
 8000972:	b2db      	uxtb	r3, r3
}
 8000974:	4618      	mov	r0, r3
 8000976:	3718      	adds	r7, #24
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}

0800097c <os_rtc_backup_write>:
    return rtc->handle;
}

internal inline void
os_rtc_backup_write(OS_Rtc *rtc, u32 backup_register, u32 data)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b084      	sub	sp, #16
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
    // Ensure backup access is enabled
    HAL_PWR_EnableBkUpAccess();
 8000988:	f002 ff1c 	bl	80037c4 <HAL_PWR_EnableBkUpAccess>
    HAL_RTCEx_BKUPWrite(rtc->handle, backup_register, data);
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	687a      	ldr	r2, [r7, #4]
 8000992:	68b9      	ldr	r1, [r7, #8]
 8000994:	4618      	mov	r0, r3
 8000996:	f004 f927 	bl	8004be8 <HAL_RTCEx_BKUPWrite>
}
 800099a:	bf00      	nop
 800099c:	3710      	adds	r7, #16
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}

080009a2 <os_rtc_backup_read>:

internal inline u32
os_rtc_backup_read(OS_Rtc *rtc, u32 backup_register)
{
 80009a2:	b580      	push	{r7, lr}
 80009a4:	b082      	sub	sp, #8
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	6078      	str	r0, [r7, #4]
 80009aa:	6039      	str	r1, [r7, #0]
    // Ensure backup access is enabled
    HAL_PWR_EnableBkUpAccess();
 80009ac:	f002 ff0a 	bl	80037c4 <HAL_PWR_EnableBkUpAccess>
    return HAL_RTCEx_BKUPRead(rtc->handle, backup_register);
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	6839      	ldr	r1, [r7, #0]
 80009b6:	4618      	mov	r0, r3
 80009b8:	f004 f930 	bl	8004c1c <HAL_RTCEx_BKUPRead>
 80009bc:	4603      	mov	r3, r0
}
 80009be:	4618      	mov	r0, r3
 80009c0:	3708      	adds	r7, #8
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}

080009c6 <os_rtc_set_datetime>:

// Set complete date and time with retry logic
internal b32
os_rtc_set_datetime(OS_Rtc *rtc, u8 hours, u8 minutes, u8 seconds,
                    u8 year, u8 month, u8 date, u8 weekday)
{
 80009c6:	b580      	push	{r7, lr}
 80009c8:	b088      	sub	sp, #32
 80009ca:	af02      	add	r7, sp, #8
 80009cc:	6078      	str	r0, [r7, #4]
 80009ce:	4608      	mov	r0, r1
 80009d0:	4611      	mov	r1, r2
 80009d2:	461a      	mov	r2, r3
 80009d4:	4603      	mov	r3, r0
 80009d6:	70fb      	strb	r3, [r7, #3]
 80009d8:	460b      	mov	r3, r1
 80009da:	70bb      	strb	r3, [r7, #2]
 80009dc:	4613      	mov	r3, r2
 80009de:	707b      	strb	r3, [r7, #1]
    b32 date_ok = 0;
 80009e0:	2300      	movs	r3, #0
 80009e2:	617b      	str	r3, [r7, #20]
    b32 time_ok = 0;
 80009e4:	2300      	movs	r3, #0
 80009e6:	613b      	str	r3, [r7, #16]
    u8 retries = 3;
 80009e8:	2303      	movs	r3, #3
 80009ea:	73fb      	strb	r3, [r7, #15]

    // Try to set date with retries
    while (retries > 0 && !date_ok)
 80009ec:	e016      	b.n	8000a1c <os_rtc_set_datetime+0x56>
    {
        date_ok = os_rtc_set_date(rtc, year, month, date, weekday);
 80009ee:	f897 0028 	ldrb.w	r0, [r7, #40]	@ 0x28
 80009f2:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80009f6:	f897 1020 	ldrb.w	r1, [r7, #32]
 80009fa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80009fe:	9300      	str	r3, [sp, #0]
 8000a00:	4603      	mov	r3, r0
 8000a02:	6878      	ldr	r0, [r7, #4]
 8000a04:	f7ff ff55 	bl	80008b2 <os_rtc_set_date>
 8000a08:	6178      	str	r0, [r7, #20]
        if (!date_ok) os_delay_ms(100);
 8000a0a:	697b      	ldr	r3, [r7, #20]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d102      	bne.n	8000a16 <os_rtc_set_datetime+0x50>
 8000a10:	2064      	movs	r0, #100	@ 0x64
 8000a12:	f001 fdfd 	bl	8002610 <HAL_Delay>
        retries--;
 8000a16:	7bfb      	ldrb	r3, [r7, #15]
 8000a18:	3b01      	subs	r3, #1
 8000a1a:	73fb      	strb	r3, [r7, #15]
    while (retries > 0 && !date_ok)
 8000a1c:	7bfb      	ldrb	r3, [r7, #15]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d002      	beq.n	8000a28 <os_rtc_set_datetime+0x62>
 8000a22:	697b      	ldr	r3, [r7, #20]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d0e2      	beq.n	80009ee <os_rtc_set_datetime+0x28>
    }

    // Try to set time with retries
    retries = 3;
 8000a28:	2303      	movs	r3, #3
 8000a2a:	73fb      	strb	r3, [r7, #15]
    while (retries > 0 && !time_ok)
 8000a2c:	e00f      	b.n	8000a4e <os_rtc_set_datetime+0x88>
    {
        time_ok = os_rtc_set_time(rtc, hours, minutes, seconds);
 8000a2e:	787b      	ldrb	r3, [r7, #1]
 8000a30:	78ba      	ldrb	r2, [r7, #2]
 8000a32:	78f9      	ldrb	r1, [r7, #3]
 8000a34:	6878      	ldr	r0, [r7, #4]
 8000a36:	f7ff fed3 	bl	80007e0 <os_rtc_set_time>
 8000a3a:	6138      	str	r0, [r7, #16]
        if (!time_ok) os_delay_ms(100);
 8000a3c:	693b      	ldr	r3, [r7, #16]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d102      	bne.n	8000a48 <os_rtc_set_datetime+0x82>
 8000a42:	2064      	movs	r0, #100	@ 0x64
 8000a44:	f001 fde4 	bl	8002610 <HAL_Delay>
        retries--;
 8000a48:	7bfb      	ldrb	r3, [r7, #15]
 8000a4a:	3b01      	subs	r3, #1
 8000a4c:	73fb      	strb	r3, [r7, #15]
    while (retries > 0 && !time_ok)
 8000a4e:	7bfb      	ldrb	r3, [r7, #15]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d002      	beq.n	8000a5a <os_rtc_set_datetime+0x94>
 8000a54:	693b      	ldr	r3, [r7, #16]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d0e9      	beq.n	8000a2e <os_rtc_set_datetime+0x68>
    }

    return date_ok && time_ok;
 8000a5a:	697b      	ldr	r3, [r7, #20]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d004      	beq.n	8000a6a <os_rtc_set_datetime+0xa4>
 8000a60:	693b      	ldr	r3, [r7, #16]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <os_rtc_set_datetime+0xa4>
 8000a66:	2301      	movs	r3, #1
 8000a68:	e000      	b.n	8000a6c <os_rtc_set_datetime+0xa6>
 8000a6a:	2300      	movs	r3, #0
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	3718      	adds	r7, #24
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}

08000a74 <os_rtc_get_datetime>:

// Get complete date and time in one call
internal b32
os_rtc_get_datetime(OS_Rtc *rtc, u8 *hours, u8 *minutes, u8 *seconds,
                    u8 *year, u8 *month, u8 *date, u8 *weekday)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b088      	sub	sp, #32
 8000a78:	af02      	add	r7, sp, #8
 8000a7a:	60f8      	str	r0, [r7, #12]
 8000a7c:	60b9      	str	r1, [r7, #8]
 8000a7e:	607a      	str	r2, [r7, #4]
 8000a80:	603b      	str	r3, [r7, #0]
    b32 time_ok = os_rtc_get_time(rtc, hours, minutes, seconds);
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	687a      	ldr	r2, [r7, #4]
 8000a86:	68b9      	ldr	r1, [r7, #8]
 8000a88:	68f8      	ldr	r0, [r7, #12]
 8000a8a:	f7ff fee0 	bl	800084e <os_rtc_get_time>
 8000a8e:	6178      	str	r0, [r7, #20]
    b32 date_ok = os_rtc_get_date(rtc, year, month, date, weekday);
 8000a90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a92:	9300      	str	r3, [sp, #0]
 8000a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a98:	6a39      	ldr	r1, [r7, #32]
 8000a9a:	68f8      	ldr	r0, [r7, #12]
 8000a9c:	f7ff ff42 	bl	8000924 <os_rtc_get_date>
 8000aa0:	6138      	str	r0, [r7, #16]
    return time_ok && date_ok;
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d004      	beq.n	8000ab2 <os_rtc_get_datetime+0x3e>
 8000aa8:	693b      	ldr	r3, [r7, #16]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <os_rtc_get_datetime+0x3e>
 8000aae:	2301      	movs	r3, #1
 8000ab0:	e000      	b.n	8000ab4 <os_rtc_get_datetime+0x40>
 8000ab2:	2300      	movs	r3, #0
}
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	3718      	adds	r7, #24
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}

08000abc <os_rtc_is_initialized>:

// Check if RTC has been initialized
internal b32
os_rtc_is_initialized(OS_Rtc *rtc, u32 backup_register, u32 magic_value)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b086      	sub	sp, #24
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	60f8      	str	r0, [r7, #12]
 8000ac4:	60b9      	str	r1, [r7, #8]
 8000ac6:	607a      	str	r2, [r7, #4]
    HAL_PWR_EnableBkUpAccess();
 8000ac8:	f002 fe7c 	bl	80037c4 <HAL_PWR_EnableBkUpAccess>
    u32 backup_value = os_rtc_backup_read(rtc, backup_register);
 8000acc:	68b9      	ldr	r1, [r7, #8]
 8000ace:	68f8      	ldr	r0, [r7, #12]
 8000ad0:	f7ff ff67 	bl	80009a2 <os_rtc_backup_read>
 8000ad4:	6178      	str	r0, [r7, #20]
    return (backup_value == magic_value);
 8000ad6:	697a      	ldr	r2, [r7, #20]
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	429a      	cmp	r2, r3
 8000adc:	bf0c      	ite	eq
 8000ade:	2301      	moveq	r3, #1
 8000ae0:	2300      	movne	r3, #0
 8000ae2:	b2db      	uxtb	r3, r3
}
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	3718      	adds	r7, #24
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}

08000aec <os_rtc_mark_initialized>:

// Mark RTC as initialized
internal void
os_rtc_mark_initialized(OS_Rtc *rtc, u32 backup_register, u32 magic_value)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	60f8      	str	r0, [r7, #12]
 8000af4:	60b9      	str	r1, [r7, #8]
 8000af6:	607a      	str	r2, [r7, #4]
    HAL_PWR_EnableBkUpAccess();
 8000af8:	f002 fe64 	bl	80037c4 <HAL_PWR_EnableBkUpAccess>
    os_rtc_backup_write(rtc, backup_register, magic_value);
 8000afc:	687a      	ldr	r2, [r7, #4]
 8000afe:	68b9      	ldr	r1, [r7, #8]
 8000b00:	68f8      	ldr	r0, [r7, #12]
 8000b02:	f7ff ff3b 	bl	800097c <os_rtc_backup_write>
}
 8000b06:	bf00      	nop
 8000b08:	3710      	adds	r7, #16
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
	...

08000b10 <os_rtc_init_lse>:

// Initialize LSE oscillator with timeout
internal b32
os_rtc_init_lse(u32 timeout_ms)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
    __HAL_RCC_LSE_CONFIG(RCC_LSE_ON);
 8000b18:	4b11      	ldr	r3, [pc, #68]	@ (8000b60 <os_rtc_init_lse+0x50>)
 8000b1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000b1c:	4a10      	ldr	r2, [pc, #64]	@ (8000b60 <os_rtc_init_lse+0x50>)
 8000b1e:	f043 0301 	orr.w	r3, r3, #1
 8000b22:	6713      	str	r3, [r2, #112]	@ 0x70

    u32 elapsed = 0;
 8000b24:	2300      	movs	r3, #0
 8000b26:	60fb      	str	r3, [r7, #12]
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET && elapsed < timeout_ms)
 8000b28:	e005      	b.n	8000b36 <os_rtc_init_lse+0x26>
    {
        os_delay_ms(1);
 8000b2a:	2001      	movs	r0, #1
 8000b2c:	f001 fd70 	bl	8002610 <HAL_Delay>
        elapsed++;
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	3301      	adds	r3, #1
 8000b34:	60fb      	str	r3, [r7, #12]
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET && elapsed < timeout_ms)
 8000b36:	4b0a      	ldr	r3, [pc, #40]	@ (8000b60 <os_rtc_init_lse+0x50>)
 8000b38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000b3a:	f003 0302 	and.w	r3, r3, #2
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d103      	bne.n	8000b4a <os_rtc_init_lse+0x3a>
 8000b42:	68fa      	ldr	r2, [r7, #12]
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	429a      	cmp	r2, r3
 8000b48:	d3ef      	bcc.n	8000b2a <os_rtc_init_lse+0x1a>
    }

    return (elapsed < timeout_ms);
 8000b4a:	68fa      	ldr	r2, [r7, #12]
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	429a      	cmp	r2, r3
 8000b50:	bf34      	ite	cc
 8000b52:	2301      	movcc	r3, #1
 8000b54:	2300      	movcs	r3, #0
 8000b56:	b2db      	uxtb	r3, r3
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3710      	adds	r7, #16
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	40023800 	.word	0x40023800

08000b64 <os_rtc_format_datetime>:
internal u32
os_rtc_format_datetime(char *buffer, u32 buffer_size,
                       u8 year, u8 month, u8 date,
                       u8 hours, u8 minutes, u8 seconds,
                       b32 date_valid)
{
 8000b64:	b5b0      	push	{r4, r5, r7, lr}
 8000b66:	b08a      	sub	sp, #40	@ 0x28
 8000b68:	af06      	add	r7, sp, #24
 8000b6a:	60f8      	str	r0, [r7, #12]
 8000b6c:	60b9      	str	r1, [r7, #8]
 8000b6e:	4611      	mov	r1, r2
 8000b70:	461a      	mov	r2, r3
 8000b72:	460b      	mov	r3, r1
 8000b74:	71fb      	strb	r3, [r7, #7]
 8000b76:	4613      	mov	r3, r2
 8000b78:	71bb      	strb	r3, [r7, #6]
    if (date_valid && month > 0 && date > 0)
 8000b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d01d      	beq.n	8000bbc <os_rtc_format_datetime+0x58>
 8000b80:	79bb      	ldrb	r3, [r7, #6]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d01a      	beq.n	8000bbc <os_rtc_format_datetime+0x58>
 8000b86:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d016      	beq.n	8000bbc <os_rtc_format_datetime+0x58>
    {
        return snprintf(buffer, buffer_size, "20%02d-%02d-%02d %02d:%02d:%02d",
 8000b8e:	79fd      	ldrb	r5, [r7, #7]
 8000b90:	79bb      	ldrb	r3, [r7, #6]
 8000b92:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000b96:	f897 1024 	ldrb.w	r1, [r7, #36]	@ 0x24
 8000b9a:	f897 0028 	ldrb.w	r0, [r7, #40]	@ 0x28
 8000b9e:	f897 402c 	ldrb.w	r4, [r7, #44]	@ 0x2c
 8000ba2:	9404      	str	r4, [sp, #16]
 8000ba4:	9003      	str	r0, [sp, #12]
 8000ba6:	9102      	str	r1, [sp, #8]
 8000ba8:	9201      	str	r2, [sp, #4]
 8000baa:	9300      	str	r3, [sp, #0]
 8000bac:	462b      	mov	r3, r5
 8000bae:	4a0d      	ldr	r2, [pc, #52]	@ (8000be4 <os_rtc_format_datetime+0x80>)
 8000bb0:	68b9      	ldr	r1, [r7, #8]
 8000bb2:	68f8      	ldr	r0, [r7, #12]
 8000bb4:	f005 fe52 	bl	800685c <sniprintf>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	e00e      	b.n	8000bda <os_rtc_format_datetime+0x76>
                       year, month, date, hours, minutes, seconds);
    }
    else
    {
        return snprintf(buffer, buffer_size, "RTC NOT SET - %02d:%02d:%02d",
 8000bbc:	f897 1024 	ldrb.w	r1, [r7, #36]	@ 0x24
 8000bc0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000bc4:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000bc8:	9201      	str	r2, [sp, #4]
 8000bca:	9300      	str	r3, [sp, #0]
 8000bcc:	460b      	mov	r3, r1
 8000bce:	4a06      	ldr	r2, [pc, #24]	@ (8000be8 <os_rtc_format_datetime+0x84>)
 8000bd0:	68b9      	ldr	r1, [r7, #8]
 8000bd2:	68f8      	ldr	r0, [r7, #12]
 8000bd4:	f005 fe42 	bl	800685c <sniprintf>
 8000bd8:	4603      	mov	r3, r0
                       hours, minutes, seconds);
    }
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	3710      	adds	r7, #16
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bdb0      	pop	{r4, r5, r7, pc}
 8000be2:	bf00      	nop
 8000be4:	08007080 	.word	0x08007080
 8000be8:	080070a0 	.word	0x080070a0

08000bec <os_rtc_validate_date>:

// Check if date values are valid
internal b32
os_rtc_validate_date(u8 year, u8 month, u8 date)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b085      	sub	sp, #20
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	71fb      	strb	r3, [r7, #7]
 8000bf6:	460b      	mov	r3, r1
 8000bf8:	71bb      	strb	r3, [r7, #6]
 8000bfa:	4613      	mov	r3, r2
 8000bfc:	717b      	strb	r3, [r7, #5]
    if (month < 1 || month > 12) return 0;
 8000bfe:	79bb      	ldrb	r3, [r7, #6]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d002      	beq.n	8000c0a <os_rtc_validate_date+0x1e>
 8000c04:	79bb      	ldrb	r3, [r7, #6]
 8000c06:	2b0c      	cmp	r3, #12
 8000c08:	d901      	bls.n	8000c0e <os_rtc_validate_date+0x22>
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	e04f      	b.n	8000cae <os_rtc_validate_date+0xc2>
    if (date < 1 || date > 31) return 0;
 8000c0e:	797b      	ldrb	r3, [r7, #5]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d002      	beq.n	8000c1a <os_rtc_validate_date+0x2e>
 8000c14:	797b      	ldrb	r3, [r7, #5]
 8000c16:	2b1f      	cmp	r3, #31
 8000c18:	d901      	bls.n	8000c1e <os_rtc_validate_date+0x32>
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	e047      	b.n	8000cae <os_rtc_validate_date+0xc2>

    // Check for months with fewer days
    if (month == 2) // February
 8000c1e:	79bb      	ldrb	r3, [r7, #6]
 8000c20:	2b02      	cmp	r3, #2
 8000c22:	d130      	bne.n	8000c86 <os_rtc_validate_date+0x9a>
    {
        u32 full_year = 2000 + year;
 8000c24:	79fb      	ldrb	r3, [r7, #7]
 8000c26:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8000c2a:	60fb      	str	r3, [r7, #12]
        b32 is_leap = ((full_year % 4 == 0) && (full_year % 100 != 0)) || (full_year % 400 == 0);
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	f003 0303 	and.w	r3, r3, #3
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d10a      	bne.n	8000c4c <os_rtc_validate_date+0x60>
 8000c36:	68fa      	ldr	r2, [r7, #12]
 8000c38:	4b20      	ldr	r3, [pc, #128]	@ (8000cbc <os_rtc_validate_date+0xd0>)
 8000c3a:	fba3 1302 	umull	r1, r3, r3, r2
 8000c3e:	095b      	lsrs	r3, r3, #5
 8000c40:	2164      	movs	r1, #100	@ 0x64
 8000c42:	fb01 f303 	mul.w	r3, r1, r3
 8000c46:	1ad3      	subs	r3, r2, r3
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d10b      	bne.n	8000c64 <os_rtc_validate_date+0x78>
 8000c4c:	68fa      	ldr	r2, [r7, #12]
 8000c4e:	4b1b      	ldr	r3, [pc, #108]	@ (8000cbc <os_rtc_validate_date+0xd0>)
 8000c50:	fba3 1302 	umull	r1, r3, r3, r2
 8000c54:	09db      	lsrs	r3, r3, #7
 8000c56:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8000c5a:	fb01 f303 	mul.w	r3, r1, r3
 8000c5e:	1ad3      	subs	r3, r2, r3
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d101      	bne.n	8000c68 <os_rtc_validate_date+0x7c>
 8000c64:	2301      	movs	r3, #1
 8000c66:	e000      	b.n	8000c6a <os_rtc_validate_date+0x7e>
 8000c68:	2300      	movs	r3, #0
 8000c6a:	60bb      	str	r3, [r7, #8]
        return date <= (is_leap ? 29 : 28);
 8000c6c:	797b      	ldrb	r3, [r7, #5]
 8000c6e:	68ba      	ldr	r2, [r7, #8]
 8000c70:	2a00      	cmp	r2, #0
 8000c72:	d001      	beq.n	8000c78 <os_rtc_validate_date+0x8c>
 8000c74:	221d      	movs	r2, #29
 8000c76:	e000      	b.n	8000c7a <os_rtc_validate_date+0x8e>
 8000c78:	221c      	movs	r2, #28
 8000c7a:	429a      	cmp	r2, r3
 8000c7c:	bfac      	ite	ge
 8000c7e:	2301      	movge	r3, #1
 8000c80:	2300      	movlt	r3, #0
 8000c82:	b2db      	uxtb	r3, r3
 8000c84:	e013      	b.n	8000cae <os_rtc_validate_date+0xc2>
    }
    else if (month == 4 || month == 6 || month == 9 || month == 11)
 8000c86:	79bb      	ldrb	r3, [r7, #6]
 8000c88:	2b04      	cmp	r3, #4
 8000c8a:	d008      	beq.n	8000c9e <os_rtc_validate_date+0xb2>
 8000c8c:	79bb      	ldrb	r3, [r7, #6]
 8000c8e:	2b06      	cmp	r3, #6
 8000c90:	d005      	beq.n	8000c9e <os_rtc_validate_date+0xb2>
 8000c92:	79bb      	ldrb	r3, [r7, #6]
 8000c94:	2b09      	cmp	r3, #9
 8000c96:	d002      	beq.n	8000c9e <os_rtc_validate_date+0xb2>
 8000c98:	79bb      	ldrb	r3, [r7, #6]
 8000c9a:	2b0b      	cmp	r3, #11
 8000c9c:	d106      	bne.n	8000cac <os_rtc_validate_date+0xc0>
    {
        return date <= 30;
 8000c9e:	797b      	ldrb	r3, [r7, #5]
 8000ca0:	2b1e      	cmp	r3, #30
 8000ca2:	bf94      	ite	ls
 8000ca4:	2301      	movls	r3, #1
 8000ca6:	2300      	movhi	r3, #0
 8000ca8:	b2db      	uxtb	r3, r3
 8000caa:	e000      	b.n	8000cae <os_rtc_validate_date+0xc2>
    }

    return 1;
 8000cac:	2301      	movs	r3, #1
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3714      	adds	r7, #20
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	51eb851f 	.word	0x51eb851f

08000cc0 <os_rtc_validate_time>:

// Check if time values are valid
internal b32
os_rtc_validate_time(u8 hours, u8 minutes, u8 seconds)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	71fb      	strb	r3, [r7, #7]
 8000cca:	460b      	mov	r3, r1
 8000ccc:	71bb      	strb	r3, [r7, #6]
 8000cce:	4613      	mov	r3, r2
 8000cd0:	717b      	strb	r3, [r7, #5]
    return (hours < 24) && (minutes < 60) && (seconds < 60);
 8000cd2:	79fb      	ldrb	r3, [r7, #7]
 8000cd4:	2b17      	cmp	r3, #23
 8000cd6:	d807      	bhi.n	8000ce8 <os_rtc_validate_time+0x28>
 8000cd8:	79bb      	ldrb	r3, [r7, #6]
 8000cda:	2b3b      	cmp	r3, #59	@ 0x3b
 8000cdc:	d804      	bhi.n	8000ce8 <os_rtc_validate_time+0x28>
 8000cde:	797b      	ldrb	r3, [r7, #5]
 8000ce0:	2b3b      	cmp	r3, #59	@ 0x3b
 8000ce2:	d801      	bhi.n	8000ce8 <os_rtc_validate_time+0x28>
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	e000      	b.n	8000cea <os_rtc_validate_time+0x2a>
 8000ce8:	2300      	movs	r3, #0
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	370c      	adds	r7, #12
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr
	...

08000cf8 <hm_rtc_set_time>:
//

internal void
hm_rtc_set_time(u8 hours, u8 minutes, u8 seconds,
                u8 year, u8 month, u8 date, u8 weekday)
{
 8000cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cfa:	b0a3      	sub	sp, #140	@ 0x8c
 8000cfc:	af06      	add	r7, sp, #24
 8000cfe:	4604      	mov	r4, r0
 8000d00:	4608      	mov	r0, r1
 8000d02:	4611      	mov	r1, r2
 8000d04:	461a      	mov	r2, r3
 8000d06:	4623      	mov	r3, r4
 8000d08:	71fb      	strb	r3, [r7, #7]
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	71bb      	strb	r3, [r7, #6]
 8000d0e:	460b      	mov	r3, r1
 8000d10:	717b      	strb	r3, [r7, #5]
 8000d12:	4613      	mov	r3, r2
 8000d14:	713b      	strb	r3, [r7, #4]
    char msg[100];

    // Validate inputs
    if (!os_rtc_validate_time(hours, minutes, seconds) ||
 8000d16:	797a      	ldrb	r2, [r7, #5]
 8000d18:	79b9      	ldrb	r1, [r7, #6]
 8000d1a:	79fb      	ldrb	r3, [r7, #7]
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f7ff ffcf 	bl	8000cc0 <os_rtc_validate_time>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d00a      	beq.n	8000d3e <hm_rtc_set_time+0x46>
        !os_rtc_validate_date(year, month, date))
 8000d28:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8000d2c:	f897 1088 	ldrb.w	r1, [r7, #136]	@ 0x88
 8000d30:	793b      	ldrb	r3, [r7, #4]
 8000d32:	4618      	mov	r0, r3
 8000d34:	f7ff ff5a 	bl	8000bec <os_rtc_validate_date>
 8000d38:	4603      	mov	r3, r0
    if (!os_rtc_validate_time(hours, minutes, seconds) ||
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d117      	bne.n	8000d6e <hm_rtc_set_time+0x76>
    {
        snprintf(msg, sizeof(msg), "RTC: Invalid date/time values\r\n");
 8000d3e:	f107 0308 	add.w	r3, r7, #8
 8000d42:	4a31      	ldr	r2, [pc, #196]	@ (8000e08 <hm_rtc_set_time+0x110>)
 8000d44:	2164      	movs	r1, #100	@ 0x64
 8000d46:	4618      	mov	r0, r3
 8000d48:	f005 fd88 	bl	800685c <sniprintf>
        os_uart_send(hm->os.data_streem, (u8*)msg, strlen(msg));
 8000d4c:	4b2f      	ldr	r3, [pc, #188]	@ (8000e0c <hm_rtc_set_time+0x114>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	695c      	ldr	r4, [r3, #20]
 8000d52:	f107 0308 	add.w	r3, r7, #8
 8000d56:	4618      	mov	r0, r3
 8000d58:	f7ff fa5a 	bl	8000210 <strlen>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	b29a      	uxth	r2, r3
 8000d60:	f107 0308 	add.w	r3, r7, #8
 8000d64:	4619      	mov	r1, r3
 8000d66:	4620      	mov	r0, r4
 8000d68:	f7ff fd0c 	bl	8000784 <os_uart_send>
 8000d6c:	e049      	b.n	8000e02 <hm_rtc_set_time+0x10a>
        return;
    }

    HAL_PWR_EnableBkUpAccess();
 8000d6e:	f002 fd29 	bl	80037c4 <HAL_PWR_EnableBkUpAccess>
    os_delay_ms(10);
 8000d72:	200a      	movs	r0, #10
 8000d74:	f001 fc4c 	bl	8002610 <HAL_Delay>

    // Use OS layer function with built-in retry logic
    b32 success = os_rtc_set_datetime(hm->os.rtc, hours, minutes, seconds,
 8000d78:	4b24      	ldr	r3, [pc, #144]	@ (8000e0c <hm_rtc_set_time+0x114>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	68d8      	ldr	r0, [r3, #12]
 8000d7e:	797c      	ldrb	r4, [r7, #5]
 8000d80:	79ba      	ldrb	r2, [r7, #6]
 8000d82:	79f9      	ldrb	r1, [r7, #7]
 8000d84:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8000d88:	9303      	str	r3, [sp, #12]
 8000d8a:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8000d8e:	9302      	str	r3, [sp, #8]
 8000d90:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 8000d94:	9301      	str	r3, [sp, #4]
 8000d96:	793b      	ldrb	r3, [r7, #4]
 8000d98:	9300      	str	r3, [sp, #0]
 8000d9a:	4623      	mov	r3, r4
 8000d9c:	f7ff fe13 	bl	80009c6 <os_rtc_set_datetime>
 8000da0:	66f8      	str	r0, [r7, #108]	@ 0x6c
                                      year, month, date, weekday);

    if (success)
 8000da2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d015      	beq.n	8000dd4 <hm_rtc_set_time+0xdc>
    {
        snprintf(msg, sizeof(msg), "RTC: Time set to 20%02d-%02d-%02d %02d:%02d:%02d\r\n",
 8000da8:	793e      	ldrb	r6, [r7, #4]
 8000daa:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 8000dae:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8000db2:	79f9      	ldrb	r1, [r7, #7]
 8000db4:	79b8      	ldrb	r0, [r7, #6]
 8000db6:	797c      	ldrb	r4, [r7, #5]
 8000db8:	f107 0508 	add.w	r5, r7, #8
 8000dbc:	9404      	str	r4, [sp, #16]
 8000dbe:	9003      	str	r0, [sp, #12]
 8000dc0:	9102      	str	r1, [sp, #8]
 8000dc2:	9201      	str	r2, [sp, #4]
 8000dc4:	9300      	str	r3, [sp, #0]
 8000dc6:	4633      	mov	r3, r6
 8000dc8:	4a11      	ldr	r2, [pc, #68]	@ (8000e10 <hm_rtc_set_time+0x118>)
 8000dca:	2164      	movs	r1, #100	@ 0x64
 8000dcc:	4628      	mov	r0, r5
 8000dce:	f005 fd45 	bl	800685c <sniprintf>
 8000dd2:	e006      	b.n	8000de2 <hm_rtc_set_time+0xea>
                 year, month, date, hours, minutes, seconds);
    }
    else
    {
        snprintf(msg, sizeof(msg), "RTC: Failed to set date/time\r\n");
 8000dd4:	f107 0308 	add.w	r3, r7, #8
 8000dd8:	4a0e      	ldr	r2, [pc, #56]	@ (8000e14 <hm_rtc_set_time+0x11c>)
 8000dda:	2164      	movs	r1, #100	@ 0x64
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f005 fd3d 	bl	800685c <sniprintf>
    }

    os_uart_send(hm->os.data_streem, (u8*)msg, strlen(msg));
 8000de2:	4b0a      	ldr	r3, [pc, #40]	@ (8000e0c <hm_rtc_set_time+0x114>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	695c      	ldr	r4, [r3, #20]
 8000de8:	f107 0308 	add.w	r3, r7, #8
 8000dec:	4618      	mov	r0, r3
 8000dee:	f7ff fa0f 	bl	8000210 <strlen>
 8000df2:	4603      	mov	r3, r0
 8000df4:	b29a      	uxth	r2, r3
 8000df6:	f107 0308 	add.w	r3, r7, #8
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	4620      	mov	r0, r4
 8000dfe:	f7ff fcc1 	bl	8000784 <os_uart_send>
}
 8000e02:	3774      	adds	r7, #116	@ 0x74
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e08:	080070c0 	.word	0x080070c0
 8000e0c:	200003f4 	.word	0x200003f4
 8000e10:	080070e0 	.word	0x080070e0
 8000e14:	08007114 	.word	0x08007114

08000e18 <hm_rtc_get_time>:

internal void
hm_rtc_get_time()
{
 8000e18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e1a:	b085      	sub	sp, #20
 8000e1c:	af04      	add	r7, sp, #16
    os_rtc_get_datetime(hm->os.rtc,
 8000e1e:	4b14      	ldr	r3, [pc, #80]	@ (8000e70 <hm_rtc_get_time+0x58>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	68dc      	ldr	r4, [r3, #12]
                        &hm->hour, &hm->minute, &hm->second,
 8000e24:	4b12      	ldr	r3, [pc, #72]	@ (8000e70 <hm_rtc_get_time+0x58>)
 8000e26:	681b      	ldr	r3, [r3, #0]
    os_rtc_get_datetime(hm->os.rtc,
 8000e28:	f103 0580 	add.w	r5, r3, #128	@ 0x80
                        &hm->hour, &hm->minute, &hm->second,
 8000e2c:	4b10      	ldr	r3, [pc, #64]	@ (8000e70 <hm_rtc_get_time+0x58>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
    os_rtc_get_datetime(hm->os.rtc,
 8000e30:	f103 0681 	add.w	r6, r3, #129	@ 0x81
                        &hm->hour, &hm->minute, &hm->second,
 8000e34:	4b0e      	ldr	r3, [pc, #56]	@ (8000e70 <hm_rtc_get_time+0x58>)
 8000e36:	681b      	ldr	r3, [r3, #0]
    os_rtc_get_datetime(hm->os.rtc,
 8000e38:	f103 0c82 	add.w	ip, r3, #130	@ 0x82
                        &hm->year, &hm->month, &hm->date, &hm->weekday);
 8000e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e70 <hm_rtc_get_time+0x58>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
    os_rtc_get_datetime(hm->os.rtc,
 8000e40:	3383      	adds	r3, #131	@ 0x83
                        &hm->year, &hm->month, &hm->date, &hm->weekday);
 8000e42:	4a0b      	ldr	r2, [pc, #44]	@ (8000e70 <hm_rtc_get_time+0x58>)
 8000e44:	6812      	ldr	r2, [r2, #0]
    os_rtc_get_datetime(hm->os.rtc,
 8000e46:	3284      	adds	r2, #132	@ 0x84
                        &hm->year, &hm->month, &hm->date, &hm->weekday);
 8000e48:	4909      	ldr	r1, [pc, #36]	@ (8000e70 <hm_rtc_get_time+0x58>)
 8000e4a:	6809      	ldr	r1, [r1, #0]
    os_rtc_get_datetime(hm->os.rtc,
 8000e4c:	3185      	adds	r1, #133	@ 0x85
                        &hm->year, &hm->month, &hm->date, &hm->weekday);
 8000e4e:	4808      	ldr	r0, [pc, #32]	@ (8000e70 <hm_rtc_get_time+0x58>)
 8000e50:	6800      	ldr	r0, [r0, #0]
    os_rtc_get_datetime(hm->os.rtc,
 8000e52:	3086      	adds	r0, #134	@ 0x86
 8000e54:	9003      	str	r0, [sp, #12]
 8000e56:	9102      	str	r1, [sp, #8]
 8000e58:	9201      	str	r2, [sp, #4]
 8000e5a:	9300      	str	r3, [sp, #0]
 8000e5c:	4663      	mov	r3, ip
 8000e5e:	4632      	mov	r2, r6
 8000e60:	4629      	mov	r1, r5
 8000e62:	4620      	mov	r0, r4
 8000e64:	f7ff fe06 	bl	8000a74 <os_rtc_get_datetime>
}
 8000e68:	bf00      	nop
 8000e6a:	3704      	adds	r7, #4
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e70:	200003f4 	.word	0x200003f4

08000e74 <hm_rtc_print_time>:

internal void
hm_rtc_print_time()
{
 8000e74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e76:	b099      	sub	sp, #100	@ 0x64
 8000e78:	af06      	add	r7, sp, #24
    char buffer[64];
    b32 date_valid = (hm->month > 0 && hm->date > 0);
 8000e7a:	4b2a      	ldr	r3, [pc, #168]	@ (8000f24 <hm_rtc_print_time+0xb0>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d007      	beq.n	8000e96 <hm_rtc_print_time+0x22>
 8000e86:	4b27      	ldr	r3, [pc, #156]	@ (8000f24 <hm_rtc_print_time+0xb0>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <hm_rtc_print_time+0x22>
 8000e92:	2301      	movs	r3, #1
 8000e94:	e000      	b.n	8000e98 <hm_rtc_print_time+0x24>
 8000e96:	2300      	movs	r3, #0
 8000e98:	647b      	str	r3, [r7, #68]	@ 0x44

    os_rtc_format_datetime(buffer, sizeof(buffer),
                          hm->year, hm->month, hm->date,
 8000e9a:	4b22      	ldr	r3, [pc, #136]	@ (8000f24 <hm_rtc_print_time+0xb0>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
    os_rtc_format_datetime(buffer, sizeof(buffer),
 8000e9e:	f893 6083 	ldrb.w	r6, [r3, #131]	@ 0x83
                          hm->year, hm->month, hm->date,
 8000ea2:	4b20      	ldr	r3, [pc, #128]	@ (8000f24 <hm_rtc_print_time+0xb0>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
    os_rtc_format_datetime(buffer, sizeof(buffer),
 8000ea6:	f893 c084 	ldrb.w	ip, [r3, #132]	@ 0x84
                          hm->year, hm->month, hm->date,
 8000eaa:	4b1e      	ldr	r3, [pc, #120]	@ (8000f24 <hm_rtc_print_time+0xb0>)
 8000eac:	681b      	ldr	r3, [r3, #0]
    os_rtc_format_datetime(buffer, sizeof(buffer),
 8000eae:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
                          hm->hour, hm->minute, hm->second,
 8000eb2:	4a1c      	ldr	r2, [pc, #112]	@ (8000f24 <hm_rtc_print_time+0xb0>)
 8000eb4:	6812      	ldr	r2, [r2, #0]
    os_rtc_format_datetime(buffer, sizeof(buffer),
 8000eb6:	f892 2080 	ldrb.w	r2, [r2, #128]	@ 0x80
                          hm->hour, hm->minute, hm->second,
 8000eba:	491a      	ldr	r1, [pc, #104]	@ (8000f24 <hm_rtc_print_time+0xb0>)
 8000ebc:	6809      	ldr	r1, [r1, #0]
    os_rtc_format_datetime(buffer, sizeof(buffer),
 8000ebe:	f891 1081 	ldrb.w	r1, [r1, #129]	@ 0x81
                          hm->hour, hm->minute, hm->second,
 8000ec2:	4818      	ldr	r0, [pc, #96]	@ (8000f24 <hm_rtc_print_time+0xb0>)
 8000ec4:	6800      	ldr	r0, [r0, #0]
    os_rtc_format_datetime(buffer, sizeof(buffer),
 8000ec6:	f890 0082 	ldrb.w	r0, [r0, #130]	@ 0x82
 8000eca:	1d3d      	adds	r5, r7, #4
 8000ecc:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8000ece:	9404      	str	r4, [sp, #16]
 8000ed0:	9003      	str	r0, [sp, #12]
 8000ed2:	9102      	str	r1, [sp, #8]
 8000ed4:	9201      	str	r2, [sp, #4]
 8000ed6:	9300      	str	r3, [sp, #0]
 8000ed8:	4663      	mov	r3, ip
 8000eda:	4632      	mov	r2, r6
 8000edc:	2140      	movs	r1, #64	@ 0x40
 8000ede:	4628      	mov	r0, r5
 8000ee0:	f7ff fe40 	bl	8000b64 <os_rtc_format_datetime>
                          date_valid);

    strcat(buffer, "\r\n");
 8000ee4:	1d3b      	adds	r3, r7, #4
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f7ff f992 	bl	8000210 <strlen>
 8000eec:	4603      	mov	r3, r0
 8000eee:	461a      	mov	r2, r3
 8000ef0:	1d3b      	adds	r3, r7, #4
 8000ef2:	4413      	add	r3, r2
 8000ef4:	4a0c      	ldr	r2, [pc, #48]	@ (8000f28 <hm_rtc_print_time+0xb4>)
 8000ef6:	8811      	ldrh	r1, [r2, #0]
 8000ef8:	7892      	ldrb	r2, [r2, #2]
 8000efa:	8019      	strh	r1, [r3, #0]
 8000efc:	709a      	strb	r2, [r3, #2]
    os_uart_send(hm->os.data_streem, (u8*)buffer, strlen(buffer));
 8000efe:	4b09      	ldr	r3, [pc, #36]	@ (8000f24 <hm_rtc_print_time+0xb0>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	695c      	ldr	r4, [r3, #20]
 8000f04:	1d3b      	adds	r3, r7, #4
 8000f06:	4618      	mov	r0, r3
 8000f08:	f7ff f982 	bl	8000210 <strlen>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	b29a      	uxth	r2, r3
 8000f10:	1d3b      	adds	r3, r7, #4
 8000f12:	4619      	mov	r1, r3
 8000f14:	4620      	mov	r0, r4
 8000f16:	f7ff fc35 	bl	8000784 <os_uart_send>
}
 8000f1a:	bf00      	nop
 8000f1c:	374c      	adds	r7, #76	@ 0x4c
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f22:	bf00      	nop
 8000f24:	200003f4 	.word	0x200003f4
 8000f28:	08007134 	.word	0x08007134

08000f2c <hm_init>:
// NOTE(ARUN): @init
//

internal void
hm_init()
{
 8000f2c:	b590      	push	{r4, r7, lr}
 8000f2e:	b0a1      	sub	sp, #132	@ 0x84
 8000f30:	af04      	add	r7, sp, #16
    // NOTE(ARUN): @arena_init
    {
        for(u32 it = 0; it < ArrayCount(thread_arena); it += 1)
 8000f32:	2300      	movs	r3, #0
 8000f34:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000f36:	e00b      	b.n	8000f50 <hm_init+0x24>
        {
            thread_arena[it] = arena_alloc(KB(1));
 8000f38:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000f3c:	f7ff fb56 	bl	80005ec <arena_alloc>
 8000f40:	4602      	mov	r2, r0
 8000f42:	49b5      	ldr	r1, [pc, #724]	@ (8001218 <hm_init+0x2ec>)
 8000f44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000f46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for(u32 it = 0; it < ArrayCount(thread_arena); it += 1)
 8000f4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000f4c:	3301      	adds	r3, #1
 8000f4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000f50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000f52:	2b01      	cmp	r3, #1
 8000f54:	d9f0      	bls.n	8000f38 <hm_init+0xc>
        }
    }

    Arena *arena = arena_alloc(KB(10));
 8000f56:	f44f 5020 	mov.w	r0, #10240	@ 0x2800
 8000f5a:	f7ff fb47 	bl	80005ec <arena_alloc>
 8000f5e:	66b8      	str	r0, [r7, #104]	@ 0x68
    hm = push_array(arena, HM_State, 1);
 8000f60:	2188      	movs	r1, #136	@ 0x88
 8000f62:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8000f64:	f7ff fb5c 	bl	8000620 <arena_push>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2288      	movs	r2, #136	@ 0x88
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f005 fcc4 	bl	80068fc <memset>
 8000f74:	4603      	mov	r3, r0
 8000f76:	4aa9      	ldr	r2, [pc, #676]	@ (800121c <hm_init+0x2f0>)
 8000f78:	6013      	str	r3, [r2, #0]
    hm->arena = arena;
 8000f7a:	4ba8      	ldr	r3, [pc, #672]	@ (800121c <hm_init+0x2f0>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000f80:	601a      	str	r2, [r3, #0]
    
    // NOTE(ARUN): @panel_buttons_init
    hm->os.panel_buttons = push_array(arena, OS_Gpio, Button_COUNT);
 8000f82:	21b8      	movs	r1, #184	@ 0xb8
 8000f84:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8000f86:	f7ff fb4b 	bl	8000620 <arena_push>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	4aa3      	ldr	r2, [pc, #652]	@ (800121c <hm_init+0x2f0>)
 8000f8e:	6814      	ldr	r4, [r2, #0]
 8000f90:	22b8      	movs	r2, #184	@ 0xb8
 8000f92:	2100      	movs	r1, #0
 8000f94:	4618      	mov	r0, r3
 8000f96:	f005 fcb1 	bl	80068fc <memset>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	6063      	str	r3, [r4, #4]
    os_gpio_init(hm->os.panel_buttons + Button_MOTOR_CW_IN, stm32_gpio(MOTOR_CW_IN));
 8000f9e:	4b9f      	ldr	r3, [pc, #636]	@ (800121c <hm_init+0x2f0>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	3308      	adds	r3, #8
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	499d      	ldr	r1, [pc, #628]	@ (8001220 <hm_init+0x2f4>)
 8000faa:	4618      	mov	r0, r3
 8000fac:	f7ff fb59 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_MOTOR_ACW_IN, stm32_gpio(MOTOR_ACW_IN));
 8000fb0:	4b9a      	ldr	r3, [pc, #616]	@ (800121c <hm_init+0x2f0>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	3310      	adds	r3, #16
 8000fb8:	2202      	movs	r2, #2
 8000fba:	4999      	ldr	r1, [pc, #612]	@ (8001220 <hm_init+0x2f4>)
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f7ff fb50 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BOOM_EXTEND_IN, stm32_gpio(BOOM_EXTEND_IN));
 8000fc2:	4b96      	ldr	r3, [pc, #600]	@ (800121c <hm_init+0x2f0>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	3318      	adds	r3, #24
 8000fca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fce:	4995      	ldr	r1, [pc, #596]	@ (8001224 <hm_init+0x2f8>)
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff fb46 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BUCKET_OPEN_IN, stm32_gpio(BUCKET_OPEN_IN));
 8000fd6:	4b91      	ldr	r3, [pc, #580]	@ (800121c <hm_init+0x2f0>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	3320      	adds	r3, #32
 8000fde:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000fe2:	4991      	ldr	r1, [pc, #580]	@ (8001228 <hm_init+0x2fc>)
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f7ff fb3c 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_GRIPPER_RIGHT_OPEN_IN, stm32_gpio(GRIPPER_RIGHT_OPEN_IN));
 8000fea:	4b8c      	ldr	r3, [pc, #560]	@ (800121c <hm_init+0x2f0>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	3328      	adds	r3, #40	@ 0x28
 8000ff2:	2240      	movs	r2, #64	@ 0x40
 8000ff4:	498d      	ldr	r1, [pc, #564]	@ (800122c <hm_init+0x300>)
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff fb33 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_GRIPPER_LEFT_OPEN_IN, stm32_gpio(GRIPPER_LEFT_OPEN_IN));
 8000ffc:	4b87      	ldr	r3, [pc, #540]	@ (800121c <hm_init+0x2f0>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	3330      	adds	r3, #48	@ 0x30
 8001004:	2280      	movs	r2, #128	@ 0x80
 8001006:	4989      	ldr	r1, [pc, #548]	@ (800122c <hm_init+0x300>)
 8001008:	4618      	mov	r0, r3
 800100a:	f7ff fb2a 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_MOSFET2_ALERT, stm32_gpio(MOSFET2_ALERT));
 800100e:	4b83      	ldr	r3, [pc, #524]	@ (800121c <hm_init+0x2f0>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	3338      	adds	r3, #56	@ 0x38
 8001016:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800101a:	4984      	ldr	r1, [pc, #528]	@ (800122c <hm_init+0x300>)
 800101c:	4618      	mov	r0, r3
 800101e:	f7ff fb20 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_MOSFET3_ALERT, stm32_gpio(MOSFET3_ALERT));
 8001022:	4b7e      	ldr	r3, [pc, #504]	@ (800121c <hm_init+0x2f0>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	3340      	adds	r3, #64	@ 0x40
 800102a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800102e:	497f      	ldr	r1, [pc, #508]	@ (800122c <hm_init+0x300>)
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff fb16 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_WINCH_WIND_IN, stm32_gpio(WINCH_WIND_IN));
 8001036:	4b79      	ldr	r3, [pc, #484]	@ (800121c <hm_init+0x2f0>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	3348      	adds	r3, #72	@ 0x48
 800103e:	2201      	movs	r2, #1
 8001040:	497b      	ldr	r1, [pc, #492]	@ (8001230 <hm_init+0x304>)
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff fb0d 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_TIPPER_CLOSE_IN, stm32_gpio(TIPPER_CLOSE_IN));
 8001048:	4b74      	ldr	r3, [pc, #464]	@ (800121c <hm_init+0x2f0>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	3350      	adds	r3, #80	@ 0x50
 8001050:	2208      	movs	r2, #8
 8001052:	4977      	ldr	r1, [pc, #476]	@ (8001230 <hm_init+0x304>)
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff fb04 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_TIPPER_OPEN_IN, stm32_gpio(TIPPER_OPEN_IN));
 800105a:	4b70      	ldr	r3, [pc, #448]	@ (800121c <hm_init+0x2f0>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	3358      	adds	r3, #88	@ 0x58
 8001062:	2210      	movs	r2, #16
 8001064:	4972      	ldr	r1, [pc, #456]	@ (8001230 <hm_init+0x304>)
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff fafb 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BLADE_ACW_IN, stm32_gpio(BLADE_ACW_IN));
 800106c:	4b6b      	ldr	r3, [pc, #428]	@ (800121c <hm_init+0x2f0>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	3360      	adds	r3, #96	@ 0x60
 8001074:	2220      	movs	r2, #32
 8001076:	496e      	ldr	r1, [pc, #440]	@ (8001230 <hm_init+0x304>)
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff faf2 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BUCKET_CLOSE_IN, stm32_gpio(BUCKET_CLOSE_IN));
 800107e:	4b67      	ldr	r3, [pc, #412]	@ (800121c <hm_init+0x2f0>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	3368      	adds	r3, #104	@ 0x68
 8001086:	2240      	movs	r2, #64	@ 0x40
 8001088:	4969      	ldr	r1, [pc, #420]	@ (8001230 <hm_init+0x304>)
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff fae9 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BLADE_CW_IN, stm32_gpio(BLADE_CW_IN));
 8001090:	4b62      	ldr	r3, [pc, #392]	@ (800121c <hm_init+0x2f0>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	3370      	adds	r3, #112	@ 0x70
 8001098:	2201      	movs	r2, #1
 800109a:	4966      	ldr	r1, [pc, #408]	@ (8001234 <hm_init+0x308>)
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff fae0 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_STOP, stm32_gpio(STOP));
 80010a2:	4b5e      	ldr	r3, [pc, #376]	@ (800121c <hm_init+0x2f0>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	3378      	adds	r3, #120	@ 0x78
 80010aa:	2202      	movs	r2, #2
 80010ac:	4961      	ldr	r1, [pc, #388]	@ (8001234 <hm_init+0x308>)
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff fad7 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_MOSFET1_ALERT, stm32_gpio(MOSFET1_ALERT));
 80010b4:	4b59      	ldr	r3, [pc, #356]	@ (800121c <hm_init+0x2f0>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	3380      	adds	r3, #128	@ 0x80
 80010bc:	2202      	movs	r2, #2
 80010be:	495e      	ldr	r1, [pc, #376]	@ (8001238 <hm_init+0x30c>)
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff face 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_GRIPPER_LEFT_CLOSE_IN, stm32_gpio(GRIPPER_LEFT_CLOSE_IN));
 80010c6:	4b55      	ldr	r3, [pc, #340]	@ (800121c <hm_init+0x2f0>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	3388      	adds	r3, #136	@ 0x88
 80010ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010d2:	4959      	ldr	r1, [pc, #356]	@ (8001238 <hm_init+0x30c>)
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff fac4 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_GRIPPER_RIGHT_CLOSE_IN, stm32_gpio(GRIPPER_RIGHT_CLOSE_IN));
 80010da:	4b50      	ldr	r3, [pc, #320]	@ (800121c <hm_init+0x2f0>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	3390      	adds	r3, #144	@ 0x90
 80010e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010e6:	4954      	ldr	r1, [pc, #336]	@ (8001238 <hm_init+0x30c>)
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff faba 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_WINCH_UNWIND_IN, stm32_gpio(WINCH_UNWIND_IN));
 80010ee:	4b4b      	ldr	r3, [pc, #300]	@ (800121c <hm_init+0x2f0>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	3398      	adds	r3, #152	@ 0x98
 80010f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80010fa:	494f      	ldr	r1, [pc, #316]	@ (8001238 <hm_init+0x30c>)
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff fab0 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BOOM_RETRACT_IN, stm32_gpio(BOOM_RETRACT_IN));
 8001102:	4b46      	ldr	r3, [pc, #280]	@ (800121c <hm_init+0x2f0>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	33a0      	adds	r3, #160	@ 0xa0
 800110a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800110e:	494a      	ldr	r1, [pc, #296]	@ (8001238 <hm_init+0x30c>)
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff faa6 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BOOM_DOWN_IN, stm32_gpio(BOOM_DOWN_IN));
 8001116:	4b41      	ldr	r3, [pc, #260]	@ (800121c <hm_init+0x2f0>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	33a8      	adds	r3, #168	@ 0xa8
 800111e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001122:	4945      	ldr	r1, [pc, #276]	@ (8001238 <hm_init+0x30c>)
 8001124:	4618      	mov	r0, r3
 8001126:	f7ff fa9c 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BOOM_UP_IN, stm32_gpio(BOOM_UP_IN));
 800112a:	4b3c      	ldr	r3, [pc, #240]	@ (800121c <hm_init+0x2f0>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	33b0      	adds	r3, #176	@ 0xb0
 8001132:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001136:	4940      	ldr	r1, [pc, #256]	@ (8001238 <hm_init+0x30c>)
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff fa92 	bl	8000662 <os_gpio_init>

    // NOTE(ARUN): @com_controll_init
    hm->os.rs485_com_control = push_array(arena, OS_Gpio, 1);
 800113e:	2108      	movs	r1, #8
 8001140:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8001142:	f7ff fa6d 	bl	8000620 <arena_push>
 8001146:	4603      	mov	r3, r0
 8001148:	4a34      	ldr	r2, [pc, #208]	@ (800121c <hm_init+0x2f0>)
 800114a:	6814      	ldr	r4, [r2, #0]
 800114c:	2208      	movs	r2, #8
 800114e:	2100      	movs	r1, #0
 8001150:	4618      	mov	r0, r3
 8001152:	f005 fbd3 	bl	80068fc <memset>
 8001156:	4603      	mov	r3, r0
 8001158:	6123      	str	r3, [r4, #16]
    os_gpio_init(hm->os.rs485_com_control, stm32_gpio(LOAD_EN));
 800115a:	4b30      	ldr	r3, [pc, #192]	@ (800121c <hm_init+0x2f0>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	691b      	ldr	r3, [r3, #16]
 8001160:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001164:	4930      	ldr	r1, [pc, #192]	@ (8001228 <hm_init+0x2fc>)
 8001166:	4618      	mov	r0, r3
 8001168:	f7ff fa7b 	bl	8000662 <os_gpio_init>
    
    // NOTE(ARUN): @motor_com
    hm->os.data_streem = push_array(arena, OS_Uart, 1);
 800116c:	2108      	movs	r1, #8
 800116e:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8001170:	f7ff fa56 	bl	8000620 <arena_push>
 8001174:	4603      	mov	r3, r0
 8001176:	4a29      	ldr	r2, [pc, #164]	@ (800121c <hm_init+0x2f0>)
 8001178:	6814      	ldr	r4, [r2, #0]
 800117a:	2208      	movs	r2, #8
 800117c:	2100      	movs	r1, #0
 800117e:	4618      	mov	r0, r3
 8001180:	f005 fbbc 	bl	80068fc <memset>
 8001184:	4603      	mov	r3, r0
 8001186:	6163      	str	r3, [r4, #20]
    os_uart_init(hm->os.data_streem, &huart6, 1000);
 8001188:	4b24      	ldr	r3, [pc, #144]	@ (800121c <hm_init+0x2f0>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	695b      	ldr	r3, [r3, #20]
 800118e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001192:	492a      	ldr	r1, [pc, #168]	@ (800123c <hm_init+0x310>)
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff fadd 	bl	8000754 <os_uart_init>
    
    os_gpio_write(hm->os.rs485_com_control, 1);
 800119a:	4b20      	ldr	r3, [pc, #128]	@ (800121c <hm_init+0x2f0>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	691b      	ldr	r3, [r3, #16]
 80011a0:	2101      	movs	r1, #1
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff fa74 	bl	8000690 <os_gpio_write>
    
    // NOTE(ARUN): @panel_timer
    hm->os.panel_cc_timer = push_array(arena, OS_Timer_It, 1);
 80011a8:	210c      	movs	r1, #12
 80011aa:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80011ac:	f7ff fa38 	bl	8000620 <arena_push>
 80011b0:	4603      	mov	r3, r0
 80011b2:	4a1a      	ldr	r2, [pc, #104]	@ (800121c <hm_init+0x2f0>)
 80011b4:	6814      	ldr	r4, [r2, #0]
 80011b6:	220c      	movs	r2, #12
 80011b8:	2100      	movs	r1, #0
 80011ba:	4618      	mov	r0, r3
 80011bc:	f005 fb9e 	bl	80068fc <memset>
 80011c0:	4603      	mov	r3, r0
 80011c2:	60a3      	str	r3, [r4, #8]
    os_timer_it_init(hm->os.panel_cc_timer, &htim3, stm32_timer_it);
 80011c4:	4b15      	ldr	r3, [pc, #84]	@ (800121c <hm_init+0x2f0>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	6898      	ldr	r0, [r3, #8]
 80011ca:	4b1d      	ldr	r3, [pc, #116]	@ (8001240 <hm_init+0x314>)
 80011cc:	4a1d      	ldr	r2, [pc, #116]	@ (8001244 <hm_init+0x318>)
 80011ce:	491e      	ldr	r1, [pc, #120]	@ (8001248 <hm_init+0x31c>)
 80011d0:	f7ff fa99 	bl	8000706 <os_timer_it_init>
    os_timer_start(hm->os.panel_cc_timer);
 80011d4:	4b11      	ldr	r3, [pc, #68]	@ (800121c <hm_init+0x2f0>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff fa83 	bl	80006e6 <os_timer_start>
    
    // NOTE(ARUN): @rtc_init - Optimized RTC initialization
    hm->os.rtc = push_array(arena, OS_Rtc, 1);
 80011e0:	2104      	movs	r1, #4
 80011e2:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80011e4:	f7ff fa1c 	bl	8000620 <arena_push>
 80011e8:	4603      	mov	r3, r0
 80011ea:	4a0c      	ldr	r2, [pc, #48]	@ (800121c <hm_init+0x2f0>)
 80011ec:	6814      	ldr	r4, [r2, #0]
 80011ee:	2204      	movs	r2, #4
 80011f0:	2100      	movs	r1, #0
 80011f2:	4618      	mov	r0, r3
 80011f4:	f005 fb82 	bl	80068fc <memset>
 80011f8:	4603      	mov	r3, r0
 80011fa:	60e3      	str	r3, [r4, #12]
    os_rtc_init(hm->os.rtc, &hrtc);
 80011fc:	4b07      	ldr	r3, [pc, #28]	@ (800121c <hm_init+0x2f0>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	68db      	ldr	r3, [r3, #12]
 8001202:	4912      	ldr	r1, [pc, #72]	@ (800124c <hm_init+0x320>)
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff fad8 	bl	80007ba <os_rtc_init>
    
    HAL_PWR_EnableBkUpAccess();
 800120a:	f002 fadb 	bl	80037c4 <HAL_PWR_EnableBkUpAccess>
    os_delay_ms(100);
 800120e:	2064      	movs	r0, #100	@ 0x64
 8001210:	f001 f9fe 	bl	8002610 <HAL_Delay>
 8001214:	e01c      	b.n	8001250 <hm_init+0x324>
 8001216:	bf00      	nop
 8001218:	200003f8 	.word	0x200003f8
 800121c:	200003f4 	.word	0x200003f4
 8001220:	40020000 	.word	0x40020000
 8001224:	40020400 	.word	0x40020400
 8001228:	40020800 	.word	0x40020800
 800122c:	40020c00 	.word	0x40020c00
 8001230:	40021000 	.word	0x40021000
 8001234:	40021400 	.word	0x40021400
 8001238:	40021800 	.word	0x40021800
 800123c:	200002ec 	.word	0x200002ec
 8001240:	08004edd 	.word	0x08004edd
 8001244:	08004dfd 	.word	0x08004dfd
 8001248:	20000184 	.word	0x20000184
 800124c:	2000010c 	.word	0x2000010c
    // Uncomment this line when you want to force a new time setting
    // hm_rtc_force_reset();

    char msg[100];

    if (!os_rtc_is_initialized(hm->os.rtc, RTC_BKP_DR0, OS_RTC_INIT_MAGIC))
 8001250:	4b3f      	ldr	r3, [pc, #252]	@ (8001350 <hm_init+0x424>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	68db      	ldr	r3, [r3, #12]
 8001256:	4a3f      	ldr	r2, [pc, #252]	@ (8001354 <hm_init+0x428>)
 8001258:	2100      	movs	r1, #0
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff fc2e 	bl	8000abc <os_rtc_is_initialized>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d158      	bne.n	8001318 <hm_init+0x3ec>
    {
        // First boot - initialize RTC
        snprintf(msg, sizeof(msg), "RTC: First boot - initializing...\r\n");
 8001266:	1d3b      	adds	r3, r7, #4
 8001268:	4a3b      	ldr	r2, [pc, #236]	@ (8001358 <hm_init+0x42c>)
 800126a:	2164      	movs	r1, #100	@ 0x64
 800126c:	4618      	mov	r0, r3
 800126e:	f005 faf5 	bl	800685c <sniprintf>
        os_uart_send(hm->os.data_streem, (u8*)msg, strlen(msg));
 8001272:	4b37      	ldr	r3, [pc, #220]	@ (8001350 <hm_init+0x424>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	695c      	ldr	r4, [r3, #20]
 8001278:	1d3b      	adds	r3, r7, #4
 800127a:	4618      	mov	r0, r3
 800127c:	f7fe ffc8 	bl	8000210 <strlen>
 8001280:	4603      	mov	r3, r0
 8001282:	b29a      	uxth	r2, r3
 8001284:	1d3b      	adds	r3, r7, #4
 8001286:	4619      	mov	r1, r3
 8001288:	4620      	mov	r0, r4
 800128a:	f7ff fa7b 	bl	8000784 <os_uart_send>

        // Initialize LSE oscillator
        if (!os_rtc_init_lse(5000))
 800128e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001292:	f7ff fc3d 	bl	8000b10 <os_rtc_init_lse>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d114      	bne.n	80012c6 <hm_init+0x39a>
        {
            snprintf(msg, sizeof(msg), "RTC: LSE initialization failed!\r\n");
 800129c:	1d3b      	adds	r3, r7, #4
 800129e:	4a2f      	ldr	r2, [pc, #188]	@ (800135c <hm_init+0x430>)
 80012a0:	2164      	movs	r1, #100	@ 0x64
 80012a2:	4618      	mov	r0, r3
 80012a4:	f005 fada 	bl	800685c <sniprintf>
            os_uart_send(hm->os.data_streem, (u8*)msg, strlen(msg));
 80012a8:	4b29      	ldr	r3, [pc, #164]	@ (8001350 <hm_init+0x424>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	695c      	ldr	r4, [r3, #20]
 80012ae:	1d3b      	adds	r3, r7, #4
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7fe ffad 	bl	8000210 <strlen>
 80012b6:	4603      	mov	r3, r0
 80012b8:	b29a      	uxth	r2, r3
 80012ba:	1d3b      	adds	r3, r7, #4
 80012bc:	4619      	mov	r1, r3
 80012be:	4620      	mov	r0, r4
 80012c0:	f7ff fa60 	bl	8000784 <os_uart_send>
 80012c4:	e040      	b.n	8001348 <hm_init+0x41c>
            return;
        }
        
        // Set initial date and time: 2025-11-14 17:33:00 Thursday
        hm_rtc_set_time(18, 17, 0, 25, 11, 14, RTC_WEEKDAY_THURSDAY);
 80012c6:	2304      	movs	r3, #4
 80012c8:	9302      	str	r3, [sp, #8]
 80012ca:	230e      	movs	r3, #14
 80012cc:	9301      	str	r3, [sp, #4]
 80012ce:	230b      	movs	r3, #11
 80012d0:	9300      	str	r3, [sp, #0]
 80012d2:	2319      	movs	r3, #25
 80012d4:	2200      	movs	r2, #0
 80012d6:	2111      	movs	r1, #17
 80012d8:	2012      	movs	r0, #18
 80012da:	f7ff fd0d 	bl	8000cf8 <hm_rtc_set_time>
        
        // Mark as initialized
        os_rtc_mark_initialized(hm->os.rtc, RTC_BKP_DR0, OS_RTC_INIT_MAGIC);
 80012de:	4b1c      	ldr	r3, [pc, #112]	@ (8001350 <hm_init+0x424>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	4a1b      	ldr	r2, [pc, #108]	@ (8001354 <hm_init+0x428>)
 80012e6:	2100      	movs	r1, #0
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff fbff 	bl	8000aec <os_rtc_mark_initialized>
        
        snprintf(msg, sizeof(msg), "RTC: Initialization complete\r\n");
 80012ee:	1d3b      	adds	r3, r7, #4
 80012f0:	4a1b      	ldr	r2, [pc, #108]	@ (8001360 <hm_init+0x434>)
 80012f2:	2164      	movs	r1, #100	@ 0x64
 80012f4:	4618      	mov	r0, r3
 80012f6:	f005 fab1 	bl	800685c <sniprintf>
        os_uart_send(hm->os.data_streem, (u8*)msg, strlen(msg));
 80012fa:	4b15      	ldr	r3, [pc, #84]	@ (8001350 <hm_init+0x424>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	695c      	ldr	r4, [r3, #20]
 8001300:	1d3b      	adds	r3, r7, #4
 8001302:	4618      	mov	r0, r3
 8001304:	f7fe ff84 	bl	8000210 <strlen>
 8001308:	4603      	mov	r3, r0
 800130a:	b29a      	uxth	r2, r3
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	4619      	mov	r1, r3
 8001310:	4620      	mov	r0, r4
 8001312:	f7ff fa37 	bl	8000784 <os_uart_send>
 8001316:	e017      	b.n	8001348 <hm_init+0x41c>
    }
    else
    {
        // RTC already initialized
        snprintf(msg, sizeof(msg), "RTC: Already initialized, keeping time\r\n");
 8001318:	1d3b      	adds	r3, r7, #4
 800131a:	4a12      	ldr	r2, [pc, #72]	@ (8001364 <hm_init+0x438>)
 800131c:	2164      	movs	r1, #100	@ 0x64
 800131e:	4618      	mov	r0, r3
 8001320:	f005 fa9c 	bl	800685c <sniprintf>
        os_uart_send(hm->os.data_streem, (u8*)msg, strlen(msg));
 8001324:	4b0a      	ldr	r3, [pc, #40]	@ (8001350 <hm_init+0x424>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	695c      	ldr	r4, [r3, #20]
 800132a:	1d3b      	adds	r3, r7, #4
 800132c:	4618      	mov	r0, r3
 800132e:	f7fe ff6f 	bl	8000210 <strlen>
 8001332:	4603      	mov	r3, r0
 8001334:	b29a      	uxth	r2, r3
 8001336:	1d3b      	adds	r3, r7, #4
 8001338:	4619      	mov	r1, r3
 800133a:	4620      	mov	r0, r4
 800133c:	f7ff fa22 	bl	8000784 <os_uart_send>

        // Read and display current time
        hm_rtc_get_time();
 8001340:	f7ff fd6a 	bl	8000e18 <hm_rtc_get_time>
        hm_rtc_print_time();
 8001344:	f7ff fd96 	bl	8000e74 <hm_rtc_print_time>
    }
}
 8001348:	3774      	adds	r7, #116	@ 0x74
 800134a:	46bd      	mov	sp, r7
 800134c:	bd90      	pop	{r4, r7, pc}
 800134e:	bf00      	nop
 8001350:	200003f4 	.word	0x200003f4
 8001354:	beefcafe 	.word	0xbeefcafe
 8001358:	08007174 	.word	0x08007174
 800135c:	08007198 	.word	0x08007198
 8001360:	080071bc 	.word	0x080071bc
 8001364:	080071dc 	.word	0x080071dc

08001368 <hm_frame>:
// NOTE(ARUN): @frame
//

internal void
hm_frame()
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
    static u32 last_print_second = 0;
    
    // Get current time
    hm_rtc_get_time();
 800136c:	f7ff fd54 	bl	8000e18 <hm_rtc_get_time>
    
    // Print time every 3 seconds
    if (hm->second != last_print_second && (hm->second % 3 == 0))
 8001370:	4b11      	ldr	r3, [pc, #68]	@ (80013b8 <hm_frame+0x50>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8001378:	461a      	mov	r2, r3
 800137a:	4b10      	ldr	r3, [pc, #64]	@ (80013bc <hm_frame+0x54>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	429a      	cmp	r2, r3
 8001380:	d017      	beq.n	80013b2 <hm_frame+0x4a>
 8001382:	4b0d      	ldr	r3, [pc, #52]	@ (80013b8 <hm_frame+0x50>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f893 2082 	ldrb.w	r2, [r3, #130]	@ 0x82
 800138a:	4b0d      	ldr	r3, [pc, #52]	@ (80013c0 <hm_frame+0x58>)
 800138c:	fba3 1302 	umull	r1, r3, r3, r2
 8001390:	0859      	lsrs	r1, r3, #1
 8001392:	460b      	mov	r3, r1
 8001394:	005b      	lsls	r3, r3, #1
 8001396:	440b      	add	r3, r1
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	b2db      	uxtb	r3, r3
 800139c:	2b00      	cmp	r3, #0
 800139e:	d108      	bne.n	80013b2 <hm_frame+0x4a>
    {
        hm_rtc_print_time();
 80013a0:	f7ff fd68 	bl	8000e74 <hm_rtc_print_time>
        last_print_second = hm->second;
 80013a4:	4b04      	ldr	r3, [pc, #16]	@ (80013b8 <hm_frame+0x50>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 80013ac:	461a      	mov	r2, r3
 80013ae:	4b03      	ldr	r3, [pc, #12]	@ (80013bc <hm_frame+0x54>)
 80013b0:	601a      	str	r2, [r3, #0]
    // if (hm->second != last_log_second && (hm->second % 5 == 0))
    // {
    //     hm_log_gas_sensor_data();
    //     last_log_second = hm->second;
    // }
}
 80013b2:	bf00      	nop
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	200003f4 	.word	0x200003f4
 80013bc:	20000400 	.word	0x20000400
 80013c0:	aaaaaaab 	.word	0xaaaaaaab

080013c4 <HAL_TIM_PeriodElapsedCallback>:
// NOTE(ARUN): @callbacks
//

void
HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
    OS_State *os = &hm->os;
 80013cc:	4b15      	ldr	r3, [pc, #84]	@ (8001424 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	3304      	adds	r3, #4
 80013d2:	60bb      	str	r3, [r7, #8]
    if(htim == os_timer_it_handle(os->panel_cc_timer))
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff f9af 	bl	800073c <os_timer_it_handle>
 80013de:	4602      	mov	r2, r0
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d119      	bne.n	800141a <HAL_TIM_PeriodElapsedCallback+0x56>
    {
        // Read all panel buttons every timer interrupt
        for (u32 it = 0; it < Button_COUNT; it++)
 80013e6:	2300      	movs	r3, #0
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	e013      	b.n	8001414 <HAL_TIM_PeriodElapsedCallback+0x50>
        {
            hm->panel_buttons[it] = os_gpio_read(hm->os.panel_buttons + it);
 80013ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001424 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	685a      	ldr	r2, [r3, #4]
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	00db      	lsls	r3, r3, #3
 80013f6:	4413      	add	r3, r2
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff f960 	bl	80006be <os_gpio_read>
 80013fe:	4602      	mov	r2, r0
 8001400:	4b08      	ldr	r3, [pc, #32]	@ (8001424 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4611      	mov	r1, r2
 8001406:	68fa      	ldr	r2, [r7, #12]
 8001408:	3206      	adds	r2, #6
 800140a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        for (u32 it = 0; it < Button_COUNT; it++)
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	3301      	adds	r3, #1
 8001412:	60fb      	str	r3, [r7, #12]
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	2b16      	cmp	r3, #22
 8001418:	d9e8      	bls.n	80013ec <HAL_TIM_PeriodElapsedCallback+0x28>
        }
    }
}
 800141a:	bf00      	nop
 800141c:	3710      	adds	r7, #16
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	200003f4 	.word	0x200003f4

08001428 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800142c:	f001 f87e 	bl	800252c <HAL_Init>
  /* USER CODE BEGIN Init */
    
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001430:	f000 f81e 	bl	8001470 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
    
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001434:	f000 fae2 	bl	80019fc <MX_GPIO_Init>
  MX_DMA_Init();
 8001438:	f000 fab8 	bl	80019ac <MX_DMA_Init>
  MX_TIM3_Init();
 800143c:	f000 f96c 	bl	8001718 <MX_TIM3_Init>
  MX_TIM9_Init();
 8001440:	f000 fa26 	bl	8001890 <MX_TIM9_Init>
  MX_USART1_UART_Init();
 8001444:	f000 fa5e 	bl	8001904 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8001448:	f000 f92e 	bl	80016a8 <MX_SPI1_Init>
  MX_ADC1_Init();
 800144c:	f000 f87c 	bl	8001548 <MX_ADC1_Init>
  MX_TIM7_Init();
 8001450:	f000 f9fe 	bl	8001850 <MX_TIM7_Init>
  MX_TIM5_Init();
 8001454:	f000 f9ae 	bl	80017b4 <MX_TIM5_Init>
  MX_QUADSPI_Init();
 8001458:	f000 f8c8 	bl	80015ec <MX_QUADSPI_Init>
  MX_RTC_Init();
 800145c:	f000 f8f2 	bl	8001644 <MX_RTC_Init>
  MX_USART6_UART_Init();
 8001460:	f000 fa7a 	bl	8001958 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
 // HAL_GPIO_WritePin(GPIOC, LOAD_EN_Pin, GPIO_PIN_SET);
    hm_init();
 8001464:	f7ff fd62 	bl	8000f2c <hm_init>
    while (1)
    {
        hm_frame();
 8001468:	f7ff ff7e 	bl	8001368 <hm_frame>
 800146c:	e7fc      	b.n	8001468 <main+0x40>
	...

08001470 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b094      	sub	sp, #80	@ 0x50
 8001474:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001476:	f107 031c 	add.w	r3, r7, #28
 800147a:	2234      	movs	r2, #52	@ 0x34
 800147c:	2100      	movs	r1, #0
 800147e:	4618      	mov	r0, r3
 8001480:	f005 fa3c 	bl	80068fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001484:	f107 0308 	add.w	r3, r7, #8
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	609a      	str	r2, [r3, #8]
 8001490:	60da      	str	r2, [r3, #12]
 8001492:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001494:	2300      	movs	r3, #0
 8001496:	607b      	str	r3, [r7, #4]
 8001498:	4b29      	ldr	r3, [pc, #164]	@ (8001540 <SystemClock_Config+0xd0>)
 800149a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149c:	4a28      	ldr	r2, [pc, #160]	@ (8001540 <SystemClock_Config+0xd0>)
 800149e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80014a4:	4b26      	ldr	r3, [pc, #152]	@ (8001540 <SystemClock_Config+0xd0>)
 80014a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ac:	607b      	str	r3, [r7, #4]
 80014ae:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014b0:	2300      	movs	r3, #0
 80014b2:	603b      	str	r3, [r7, #0]
 80014b4:	4b23      	ldr	r3, [pc, #140]	@ (8001544 <SystemClock_Config+0xd4>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a22      	ldr	r2, [pc, #136]	@ (8001544 <SystemClock_Config+0xd4>)
 80014ba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80014be:	6013      	str	r3, [r2, #0]
 80014c0:	4b20      	ldr	r3, [pc, #128]	@ (8001544 <SystemClock_Config+0xd4>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80014c8:	603b      	str	r3, [r7, #0]
 80014ca:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80014cc:	2305      	movs	r3, #5
 80014ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014d0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014d4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80014d6:	2301      	movs	r3, #1
 80014d8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014da:	2302      	movs	r3, #2
 80014dc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014de:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80014e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 10;
 80014e4:	230a      	movs	r3, #10
 80014e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 100;
 80014e8:	2364      	movs	r3, #100	@ 0x64
 80014ea:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014ec:	2302      	movs	r3, #2
 80014ee:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80014f0:	2302      	movs	r3, #2
 80014f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80014f4:	2302      	movs	r3, #2
 80014f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014f8:	f107 031c 	add.w	r3, r7, #28
 80014fc:	4618      	mov	r0, r3
 80014fe:	f002 fde5 	bl	80040cc <HAL_RCC_OscConfig>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001508:	f000 fbdc 	bl	8001cc4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800150c:	230f      	movs	r3, #15
 800150e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001510:	2302      	movs	r3, #2
 8001512:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001514:	2300      	movs	r3, #0
 8001516:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001518:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800151c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800151e:	2300      	movs	r3, #0
 8001520:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001522:	f107 0308 	add.w	r3, r7, #8
 8001526:	2103      	movs	r1, #3
 8001528:	4618      	mov	r0, r3
 800152a:	f002 fa21 	bl	8003970 <HAL_RCC_ClockConfig>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001534:	f000 fbc6 	bl	8001cc4 <Error_Handler>
  }
}
 8001538:	bf00      	nop
 800153a:	3750      	adds	r7, #80	@ 0x50
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	40023800 	.word	0x40023800
 8001544:	40007000 	.word	0x40007000

08001548 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */
    
  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800154e:	463b      	mov	r3, r7
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	605a      	str	r2, [r3, #4]
 8001556:	609a      	str	r2, [r3, #8]
 8001558:	60da      	str	r2, [r3, #12]
    
  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800155a:	4b21      	ldr	r3, [pc, #132]	@ (80015e0 <MX_ADC1_Init+0x98>)
 800155c:	4a21      	ldr	r2, [pc, #132]	@ (80015e4 <MX_ADC1_Init+0x9c>)
 800155e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001560:	4b1f      	ldr	r3, [pc, #124]	@ (80015e0 <MX_ADC1_Init+0x98>)
 8001562:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001566:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001568:	4b1d      	ldr	r3, [pc, #116]	@ (80015e0 <MX_ADC1_Init+0x98>)
 800156a:	2200      	movs	r2, #0
 800156c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800156e:	4b1c      	ldr	r3, [pc, #112]	@ (80015e0 <MX_ADC1_Init+0x98>)
 8001570:	2200      	movs	r2, #0
 8001572:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001574:	4b1a      	ldr	r3, [pc, #104]	@ (80015e0 <MX_ADC1_Init+0x98>)
 8001576:	2200      	movs	r2, #0
 8001578:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800157a:	4b19      	ldr	r3, [pc, #100]	@ (80015e0 <MX_ADC1_Init+0x98>)
 800157c:	2200      	movs	r2, #0
 800157e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001582:	4b17      	ldr	r3, [pc, #92]	@ (80015e0 <MX_ADC1_Init+0x98>)
 8001584:	2200      	movs	r2, #0
 8001586:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001588:	4b15      	ldr	r3, [pc, #84]	@ (80015e0 <MX_ADC1_Init+0x98>)
 800158a:	4a17      	ldr	r2, [pc, #92]	@ (80015e8 <MX_ADC1_Init+0xa0>)
 800158c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800158e:	4b14      	ldr	r3, [pc, #80]	@ (80015e0 <MX_ADC1_Init+0x98>)
 8001590:	2200      	movs	r2, #0
 8001592:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001594:	4b12      	ldr	r3, [pc, #72]	@ (80015e0 <MX_ADC1_Init+0x98>)
 8001596:	2201      	movs	r2, #1
 8001598:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800159a:	4b11      	ldr	r3, [pc, #68]	@ (80015e0 <MX_ADC1_Init+0x98>)
 800159c:	2200      	movs	r2, #0
 800159e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015a2:	4b0f      	ldr	r3, [pc, #60]	@ (80015e0 <MX_ADC1_Init+0x98>)
 80015a4:	2201      	movs	r2, #1
 80015a6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015a8:	480d      	ldr	r0, [pc, #52]	@ (80015e0 <MX_ADC1_Init+0x98>)
 80015aa:	f001 f855 	bl	8002658 <HAL_ADC_Init>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80015b4:	f000 fb86 	bl	8001cc4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80015b8:	2303      	movs	r3, #3
 80015ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80015bc:	2301      	movs	r3, #1
 80015be:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80015c0:	2300      	movs	r3, #0
 80015c2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015c4:	463b      	mov	r3, r7
 80015c6:	4619      	mov	r1, r3
 80015c8:	4805      	ldr	r0, [pc, #20]	@ (80015e0 <MX_ADC1_Init+0x98>)
 80015ca:	f001 f889 	bl	80026e0 <HAL_ADC_ConfigChannel>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80015d4:	f000 fb76 	bl	8001cc4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015d8:	bf00      	nop
 80015da:	3710      	adds	r7, #16
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	20000078 	.word	0x20000078
 80015e4:	40012000 	.word	0x40012000
 80015e8:	0f000001 	.word	0x0f000001

080015ec <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */
    
  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 80015f0:	4b12      	ldr	r3, [pc, #72]	@ (800163c <MX_QUADSPI_Init+0x50>)
 80015f2:	4a13      	ldr	r2, [pc, #76]	@ (8001640 <MX_QUADSPI_Init+0x54>)
 80015f4:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 80015f6:	4b11      	ldr	r3, [pc, #68]	@ (800163c <MX_QUADSPI_Init+0x50>)
 80015f8:	2201      	movs	r2, #1
 80015fa:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 80015fc:	4b0f      	ldr	r3, [pc, #60]	@ (800163c <MX_QUADSPI_Init+0x50>)
 80015fe:	2204      	movs	r2, #4
 8001600:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8001602:	4b0e      	ldr	r3, [pc, #56]	@ (800163c <MX_QUADSPI_Init+0x50>)
 8001604:	2200      	movs	r2, #0
 8001606:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 21;
 8001608:	4b0c      	ldr	r3, [pc, #48]	@ (800163c <MX_QUADSPI_Init+0x50>)
 800160a:	2215      	movs	r2, #21
 800160c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800160e:	4b0b      	ldr	r3, [pc, #44]	@ (800163c <MX_QUADSPI_Init+0x50>)
 8001610:	2200      	movs	r2, #0
 8001612:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001614:	4b09      	ldr	r3, [pc, #36]	@ (800163c <MX_QUADSPI_Init+0x50>)
 8001616:	2200      	movs	r2, #0
 8001618:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 800161a:	4b08      	ldr	r3, [pc, #32]	@ (800163c <MX_QUADSPI_Init+0x50>)
 800161c:	2200      	movs	r2, #0
 800161e:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8001620:	4b06      	ldr	r3, [pc, #24]	@ (800163c <MX_QUADSPI_Init+0x50>)
 8001622:	2200      	movs	r2, #0
 8001624:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001626:	4805      	ldr	r0, [pc, #20]	@ (800163c <MX_QUADSPI_Init+0x50>)
 8001628:	f002 f8e0 	bl	80037ec <HAL_QSPI_Init>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8001632:	f000 fb47 	bl	8001cc4 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */
    
  /* USER CODE END QUADSPI_Init 2 */

}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	200000c0 	.word	0x200000c0
 8001640:	a0001000 	.word	0xa0001000

08001644 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800164a:	1d3b      	adds	r3, r7, #4
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]
 8001650:	605a      	str	r2, [r3, #4]
 8001652:	609a      	str	r2, [r3, #8]
 8001654:	60da      	str	r2, [r3, #12]
 8001656:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001658:	2300      	movs	r3, #0
 800165a:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800165c:	4b10      	ldr	r3, [pc, #64]	@ (80016a0 <MX_RTC_Init+0x5c>)
 800165e:	4a11      	ldr	r2, [pc, #68]	@ (80016a4 <MX_RTC_Init+0x60>)
 8001660:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001662:	4b0f      	ldr	r3, [pc, #60]	@ (80016a0 <MX_RTC_Init+0x5c>)
 8001664:	2200      	movs	r2, #0
 8001666:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001668:	4b0d      	ldr	r3, [pc, #52]	@ (80016a0 <MX_RTC_Init+0x5c>)
 800166a:	227f      	movs	r2, #127	@ 0x7f
 800166c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800166e:	4b0c      	ldr	r3, [pc, #48]	@ (80016a0 <MX_RTC_Init+0x5c>)
 8001670:	22ff      	movs	r2, #255	@ 0xff
 8001672:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001674:	4b0a      	ldr	r3, [pc, #40]	@ (80016a0 <MX_RTC_Init+0x5c>)
 8001676:	2200      	movs	r2, #0
 8001678:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800167a:	4b09      	ldr	r3, [pc, #36]	@ (80016a0 <MX_RTC_Init+0x5c>)
 800167c:	2200      	movs	r2, #0
 800167e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001680:	4b07      	ldr	r3, [pc, #28]	@ (80016a0 <MX_RTC_Init+0x5c>)
 8001682:	2200      	movs	r2, #0
 8001684:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001686:	4806      	ldr	r0, [pc, #24]	@ (80016a0 <MX_RTC_Init+0x5c>)
 8001688:	f002 ffa4 	bl	80045d4 <HAL_RTC_Init>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001692:	f000 fb17 	bl	8001cc4 <Error_Handler>
  */
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001696:	bf00      	nop
 8001698:	3718      	adds	r7, #24
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	2000010c 	.word	0x2000010c
 80016a4:	40002800 	.word	0x40002800

080016a8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */
    
  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80016ac:	4b18      	ldr	r3, [pc, #96]	@ (8001710 <MX_SPI1_Init+0x68>)
 80016ae:	4a19      	ldr	r2, [pc, #100]	@ (8001714 <MX_SPI1_Init+0x6c>)
 80016b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80016b2:	4b17      	ldr	r3, [pc, #92]	@ (8001710 <MX_SPI1_Init+0x68>)
 80016b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80016b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80016ba:	4b15      	ldr	r3, [pc, #84]	@ (8001710 <MX_SPI1_Init+0x68>)
 80016bc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80016c0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80016c2:	4b13      	ldr	r3, [pc, #76]	@ (8001710 <MX_SPI1_Init+0x68>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016c8:	4b11      	ldr	r3, [pc, #68]	@ (8001710 <MX_SPI1_Init+0x68>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016ce:	4b10      	ldr	r3, [pc, #64]	@ (8001710 <MX_SPI1_Init+0x68>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80016d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001710 <MX_SPI1_Init+0x68>)
 80016d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016da:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80016dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001710 <MX_SPI1_Init+0x68>)
 80016de:	2200      	movs	r2, #0
 80016e0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001710 <MX_SPI1_Init+0x68>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80016e8:	4b09      	ldr	r3, [pc, #36]	@ (8001710 <MX_SPI1_Init+0x68>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016ee:	4b08      	ldr	r3, [pc, #32]	@ (8001710 <MX_SPI1_Init+0x68>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80016f4:	4b06      	ldr	r3, [pc, #24]	@ (8001710 <MX_SPI1_Init+0x68>)
 80016f6:	220a      	movs	r2, #10
 80016f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80016fa:	4805      	ldr	r0, [pc, #20]	@ (8001710 <MX_SPI1_Init+0x68>)
 80016fc:	f003 faa6 	bl	8004c4c <HAL_SPI_Init>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001706:	f000 fadd 	bl	8001cc4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
    
  /* USER CODE END SPI1_Init 2 */

}
 800170a:	bf00      	nop
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	2000012c 	.word	0x2000012c
 8001714:	40013000 	.word	0x40013000

08001718 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b086      	sub	sp, #24
 800171c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */
    
  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800171e:	f107 0308 	add.w	r3, r7, #8
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	605a      	str	r2, [r3, #4]
 8001728:	609a      	str	r2, [r3, #8]
 800172a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800172c:	463b      	mov	r3, r7
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */
    
  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001734:	4b1d      	ldr	r3, [pc, #116]	@ (80017ac <MX_TIM3_Init+0x94>)
 8001736:	4a1e      	ldr	r2, [pc, #120]	@ (80017b0 <MX_TIM3_Init+0x98>)
 8001738:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9000-1;
 800173a:	4b1c      	ldr	r3, [pc, #112]	@ (80017ac <MX_TIM3_Init+0x94>)
 800173c:	f242 3227 	movw	r2, #8999	@ 0x2327
 8001740:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001742:	4b1a      	ldr	r3, [pc, #104]	@ (80017ac <MX_TIM3_Init+0x94>)
 8001744:	2200      	movs	r2, #0
 8001746:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 990-1;
 8001748:	4b18      	ldr	r3, [pc, #96]	@ (80017ac <MX_TIM3_Init+0x94>)
 800174a:	f240 32dd 	movw	r2, #989	@ 0x3dd
 800174e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001750:	4b16      	ldr	r3, [pc, #88]	@ (80017ac <MX_TIM3_Init+0x94>)
 8001752:	2200      	movs	r2, #0
 8001754:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001756:	4b15      	ldr	r3, [pc, #84]	@ (80017ac <MX_TIM3_Init+0x94>)
 8001758:	2200      	movs	r2, #0
 800175a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800175c:	4813      	ldr	r0, [pc, #76]	@ (80017ac <MX_TIM3_Init+0x94>)
 800175e:	f003 fafe 	bl	8004d5e <HAL_TIM_Base_Init>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001768:	f000 faac 	bl	8001cc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800176c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001770:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001772:	f107 0308 	add.w	r3, r7, #8
 8001776:	4619      	mov	r1, r3
 8001778:	480c      	ldr	r0, [pc, #48]	@ (80017ac <MX_TIM3_Init+0x94>)
 800177a:	f003 fcce 	bl	800511a <HAL_TIM_ConfigClockSource>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001784:	f000 fa9e 	bl	8001cc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001788:	2300      	movs	r3, #0
 800178a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800178c:	2300      	movs	r3, #0
 800178e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001790:	463b      	mov	r3, r7
 8001792:	4619      	mov	r1, r3
 8001794:	4805      	ldr	r0, [pc, #20]	@ (80017ac <MX_TIM3_Init+0x94>)
 8001796:	f003 feef 	bl	8005578 <HAL_TIMEx_MasterConfigSynchronization>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80017a0:	f000 fa90 	bl	8001cc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
    
  /* USER CODE END TIM3_Init 2 */

}
 80017a4:	bf00      	nop
 80017a6:	3718      	adds	r7, #24
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	20000184 	.word	0x20000184
 80017b0:	40000400 	.word	0x40000400

080017b4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b086      	sub	sp, #24
 80017b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */
    
  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017ba:	f107 0308 	add.w	r3, r7, #8
 80017be:	2200      	movs	r2, #0
 80017c0:	601a      	str	r2, [r3, #0]
 80017c2:	605a      	str	r2, [r3, #4]
 80017c4:	609a      	str	r2, [r3, #8]
 80017c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017c8:	463b      	mov	r3, r7
 80017ca:	2200      	movs	r2, #0
 80017cc:	601a      	str	r2, [r3, #0]
 80017ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */
    
  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80017d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001848 <MX_TIM5_Init+0x94>)
 80017d2:	4a1e      	ldr	r2, [pc, #120]	@ (800184c <MX_TIM5_Init+0x98>)
 80017d4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 72-1;
 80017d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001848 <MX_TIM5_Init+0x94>)
 80017d8:	2247      	movs	r2, #71	@ 0x47
 80017da:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001848 <MX_TIM5_Init+0x94>)
 80017de:	2200      	movs	r2, #0
 80017e0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000-1;
 80017e2:	4b19      	ldr	r3, [pc, #100]	@ (8001848 <MX_TIM5_Init+0x94>)
 80017e4:	f242 720f 	movw	r2, #9999	@ 0x270f
 80017e8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017ea:	4b17      	ldr	r3, [pc, #92]	@ (8001848 <MX_TIM5_Init+0x94>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017f0:	4b15      	ldr	r3, [pc, #84]	@ (8001848 <MX_TIM5_Init+0x94>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80017f6:	4814      	ldr	r0, [pc, #80]	@ (8001848 <MX_TIM5_Init+0x94>)
 80017f8:	f003 fab1 	bl	8004d5e <HAL_TIM_Base_Init>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001802:	f000 fa5f 	bl	8001cc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001806:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800180a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800180c:	f107 0308 	add.w	r3, r7, #8
 8001810:	4619      	mov	r1, r3
 8001812:	480d      	ldr	r0, [pc, #52]	@ (8001848 <MX_TIM5_Init+0x94>)
 8001814:	f003 fc81 	bl	800511a <HAL_TIM_ConfigClockSource>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 800181e:	f000 fa51 	bl	8001cc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001822:	2300      	movs	r3, #0
 8001824:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001826:	2300      	movs	r3, #0
 8001828:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800182a:	463b      	mov	r3, r7
 800182c:	4619      	mov	r1, r3
 800182e:	4806      	ldr	r0, [pc, #24]	@ (8001848 <MX_TIM5_Init+0x94>)
 8001830:	f003 fea2 	bl	8005578 <HAL_TIMEx_MasterConfigSynchronization>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 800183a:	f000 fa43 	bl	8001cc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */
    
  /* USER CODE END TIM5_Init 2 */

}
 800183e:	bf00      	nop
 8001840:	3718      	adds	r7, #24
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	200001cc 	.word	0x200001cc
 800184c:	40000c00 	.word	0x40000c00

08001850 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE END TIM7_Init 0 */

  /* USER CODE BEGIN TIM7_Init 1 */
    
  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001854:	4b0c      	ldr	r3, [pc, #48]	@ (8001888 <MX_TIM7_Init+0x38>)
 8001856:	4a0d      	ldr	r2, [pc, #52]	@ (800188c <MX_TIM7_Init+0x3c>)
 8001858:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 72-1;
 800185a:	4b0b      	ldr	r3, [pc, #44]	@ (8001888 <MX_TIM7_Init+0x38>)
 800185c:	2247      	movs	r2, #71	@ 0x47
 800185e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001860:	4b09      	ldr	r3, [pc, #36]	@ (8001888 <MX_TIM7_Init+0x38>)
 8001862:	2200      	movs	r2, #0
 8001864:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 8001866:	4b08      	ldr	r3, [pc, #32]	@ (8001888 <MX_TIM7_Init+0x38>)
 8001868:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800186c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800186e:	4b06      	ldr	r3, [pc, #24]	@ (8001888 <MX_TIM7_Init+0x38>)
 8001870:	2200      	movs	r2, #0
 8001872:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001874:	4804      	ldr	r0, [pc, #16]	@ (8001888 <MX_TIM7_Init+0x38>)
 8001876:	f003 fa72 	bl	8004d5e <HAL_TIM_Base_Init>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <MX_TIM7_Init+0x34>
  {
    Error_Handler();
 8001880:	f000 fa20 	bl	8001cc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */
    
  /* USER CODE END TIM7_Init 2 */

}
 8001884:	bf00      	nop
 8001886:	bd80      	pop	{r7, pc}
 8001888:	20000214 	.word	0x20000214
 800188c:	40001400 	.word	0x40001400

08001890 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */
    
  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001896:	463b      	mov	r3, r7
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
 800189e:	609a      	str	r2, [r3, #8]
 80018a0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */
    
  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80018a2:	4b16      	ldr	r3, [pc, #88]	@ (80018fc <MX_TIM9_Init+0x6c>)
 80018a4:	4a16      	ldr	r2, [pc, #88]	@ (8001900 <MX_TIM9_Init+0x70>)
 80018a6:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 7200-1;
 80018a8:	4b14      	ldr	r3, [pc, #80]	@ (80018fc <MX_TIM9_Init+0x6c>)
 80018aa:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80018ae:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018b0:	4b12      	ldr	r3, [pc, #72]	@ (80018fc <MX_TIM9_Init+0x6c>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 10000;
 80018b6:	4b11      	ldr	r3, [pc, #68]	@ (80018fc <MX_TIM9_Init+0x6c>)
 80018b8:	f242 7210 	movw	r2, #10000	@ 0x2710
 80018bc:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018be:	4b0f      	ldr	r3, [pc, #60]	@ (80018fc <MX_TIM9_Init+0x6c>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018c4:	4b0d      	ldr	r3, [pc, #52]	@ (80018fc <MX_TIM9_Init+0x6c>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80018ca:	480c      	ldr	r0, [pc, #48]	@ (80018fc <MX_TIM9_Init+0x6c>)
 80018cc:	f003 fa47 	bl	8004d5e <HAL_TIM_Base_Init>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 80018d6:	f000 f9f5 	bl	8001cc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018de:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80018e0:	463b      	mov	r3, r7
 80018e2:	4619      	mov	r1, r3
 80018e4:	4805      	ldr	r0, [pc, #20]	@ (80018fc <MX_TIM9_Init+0x6c>)
 80018e6:	f003 fc18 	bl	800511a <HAL_TIM_ConfigClockSource>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 80018f0:	f000 f9e8 	bl	8001cc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */
    
  /* USER CODE END TIM9_Init 2 */

}
 80018f4:	bf00      	nop
 80018f6:	3710      	adds	r7, #16
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	2000025c 	.word	0x2000025c
 8001900:	40014000 	.word	0x40014000

08001904 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
    
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001908:	4b11      	ldr	r3, [pc, #68]	@ (8001950 <MX_USART1_UART_Init+0x4c>)
 800190a:	4a12      	ldr	r2, [pc, #72]	@ (8001954 <MX_USART1_UART_Init+0x50>)
 800190c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800190e:	4b10      	ldr	r3, [pc, #64]	@ (8001950 <MX_USART1_UART_Init+0x4c>)
 8001910:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001914:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001916:	4b0e      	ldr	r3, [pc, #56]	@ (8001950 <MX_USART1_UART_Init+0x4c>)
 8001918:	2200      	movs	r2, #0
 800191a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800191c:	4b0c      	ldr	r3, [pc, #48]	@ (8001950 <MX_USART1_UART_Init+0x4c>)
 800191e:	2200      	movs	r2, #0
 8001920:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001922:	4b0b      	ldr	r3, [pc, #44]	@ (8001950 <MX_USART1_UART_Init+0x4c>)
 8001924:	2200      	movs	r2, #0
 8001926:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001928:	4b09      	ldr	r3, [pc, #36]	@ (8001950 <MX_USART1_UART_Init+0x4c>)
 800192a:	220c      	movs	r2, #12
 800192c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800192e:	4b08      	ldr	r3, [pc, #32]	@ (8001950 <MX_USART1_UART_Init+0x4c>)
 8001930:	2200      	movs	r2, #0
 8001932:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001934:	4b06      	ldr	r3, [pc, #24]	@ (8001950 <MX_USART1_UART_Init+0x4c>)
 8001936:	2200      	movs	r2, #0
 8001938:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800193a:	4805      	ldr	r0, [pc, #20]	@ (8001950 <MX_USART1_UART_Init+0x4c>)
 800193c:	f003 feac 	bl	8005698 <HAL_UART_Init>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001946:	f000 f9bd 	bl	8001cc4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
    
  /* USER CODE END USART1_Init 2 */

}
 800194a:	bf00      	nop
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	200002a4 	.word	0x200002a4
 8001954:	40011000 	.word	0x40011000

08001958 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800195c:	4b11      	ldr	r3, [pc, #68]	@ (80019a4 <MX_USART6_UART_Init+0x4c>)
 800195e:	4a12      	ldr	r2, [pc, #72]	@ (80019a8 <MX_USART6_UART_Init+0x50>)
 8001960:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001962:	4b10      	ldr	r3, [pc, #64]	@ (80019a4 <MX_USART6_UART_Init+0x4c>)
 8001964:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001968:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800196a:	4b0e      	ldr	r3, [pc, #56]	@ (80019a4 <MX_USART6_UART_Init+0x4c>)
 800196c:	2200      	movs	r2, #0
 800196e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001970:	4b0c      	ldr	r3, [pc, #48]	@ (80019a4 <MX_USART6_UART_Init+0x4c>)
 8001972:	2200      	movs	r2, #0
 8001974:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001976:	4b0b      	ldr	r3, [pc, #44]	@ (80019a4 <MX_USART6_UART_Init+0x4c>)
 8001978:	2200      	movs	r2, #0
 800197a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800197c:	4b09      	ldr	r3, [pc, #36]	@ (80019a4 <MX_USART6_UART_Init+0x4c>)
 800197e:	220c      	movs	r2, #12
 8001980:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001982:	4b08      	ldr	r3, [pc, #32]	@ (80019a4 <MX_USART6_UART_Init+0x4c>)
 8001984:	2200      	movs	r2, #0
 8001986:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001988:	4b06      	ldr	r3, [pc, #24]	@ (80019a4 <MX_USART6_UART_Init+0x4c>)
 800198a:	2200      	movs	r2, #0
 800198c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800198e:	4805      	ldr	r0, [pc, #20]	@ (80019a4 <MX_USART6_UART_Init+0x4c>)
 8001990:	f003 fe82 	bl	8005698 <HAL_UART_Init>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800199a:	f000 f993 	bl	8001cc4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800199e:	bf00      	nop
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	200002ec 	.word	0x200002ec
 80019a8:	40011400 	.word	0x40011400

080019ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	607b      	str	r3, [r7, #4]
 80019b6:	4b10      	ldr	r3, [pc, #64]	@ (80019f8 <MX_DMA_Init+0x4c>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ba:	4a0f      	ldr	r2, [pc, #60]	@ (80019f8 <MX_DMA_Init+0x4c>)
 80019bc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80019c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019c2:	4b0d      	ldr	r3, [pc, #52]	@ (80019f8 <MX_DMA_Init+0x4c>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019ca:	607b      	str	r3, [r7, #4]
 80019cc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 1, 0);
 80019ce:	2200      	movs	r2, #0
 80019d0:	2101      	movs	r1, #1
 80019d2:	203a      	movs	r0, #58	@ 0x3a
 80019d4:	f001 f97d 	bl	8002cd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80019d8:	203a      	movs	r0, #58	@ 0x3a
 80019da:	f001 f996 	bl	8002d0a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 1, 0);
 80019de:	2200      	movs	r2, #0
 80019e0:	2101      	movs	r1, #1
 80019e2:	2046      	movs	r0, #70	@ 0x46
 80019e4:	f001 f975 	bl	8002cd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80019e8:	2046      	movs	r0, #70	@ 0x46
 80019ea:	f001 f98e 	bl	8002d0a <HAL_NVIC_EnableIRQ>

}
 80019ee:	bf00      	nop
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	40023800 	.word	0x40023800

080019fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b08e      	sub	sp, #56	@ 0x38
 8001a00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	605a      	str	r2, [r3, #4]
 8001a0c:	609a      	str	r2, [r3, #8]
 8001a0e:	60da      	str	r2, [r3, #12]
 8001a10:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
    
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	623b      	str	r3, [r7, #32]
 8001a16:	4ba3      	ldr	r3, [pc, #652]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	4aa2      	ldr	r2, [pc, #648]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001a1c:	f043 0310 	orr.w	r3, r3, #16
 8001a20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a22:	4ba0      	ldr	r3, [pc, #640]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	f003 0310 	and.w	r3, r3, #16
 8001a2a:	623b      	str	r3, [r7, #32]
 8001a2c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a2e:	2300      	movs	r3, #0
 8001a30:	61fb      	str	r3, [r7, #28]
 8001a32:	4b9c      	ldr	r3, [pc, #624]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a36:	4a9b      	ldr	r2, [pc, #620]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001a38:	f043 0304 	orr.w	r3, r3, #4
 8001a3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a3e:	4b99      	ldr	r3, [pc, #612]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a42:	f003 0304 	and.w	r3, r3, #4
 8001a46:	61fb      	str	r3, [r7, #28]
 8001a48:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	61bb      	str	r3, [r7, #24]
 8001a4e:	4b95      	ldr	r3, [pc, #596]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a52:	4a94      	ldr	r2, [pc, #592]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001a54:	f043 0320 	orr.w	r3, r3, #32
 8001a58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a5a:	4b92      	ldr	r3, [pc, #584]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5e:	f003 0320 	and.w	r3, r3, #32
 8001a62:	61bb      	str	r3, [r7, #24]
 8001a64:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a66:	2300      	movs	r3, #0
 8001a68:	617b      	str	r3, [r7, #20]
 8001a6a:	4b8e      	ldr	r3, [pc, #568]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6e:	4a8d      	ldr	r2, [pc, #564]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001a70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a76:	4b8b      	ldr	r3, [pc, #556]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a7e:	617b      	str	r3, [r7, #20]
 8001a80:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a82:	2300      	movs	r3, #0
 8001a84:	613b      	str	r3, [r7, #16]
 8001a86:	4b87      	ldr	r3, [pc, #540]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8a:	4a86      	ldr	r2, [pc, #536]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001a8c:	f043 0301 	orr.w	r3, r3, #1
 8001a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a92:	4b84      	ldr	r3, [pc, #528]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a96:	f003 0301 	and.w	r3, r3, #1
 8001a9a:	613b      	str	r3, [r7, #16]
 8001a9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	60fb      	str	r3, [r7, #12]
 8001aa2:	4b80      	ldr	r3, [pc, #512]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa6:	4a7f      	ldr	r2, [pc, #508]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001aa8:	f043 0302 	orr.w	r3, r3, #2
 8001aac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aae:	4b7d      	ldr	r3, [pc, #500]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab2:	f003 0302 	and.w	r3, r3, #2
 8001ab6:	60fb      	str	r3, [r7, #12]
 8001ab8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001aba:	2300      	movs	r3, #0
 8001abc:	60bb      	str	r3, [r7, #8]
 8001abe:	4b79      	ldr	r3, [pc, #484]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac2:	4a78      	ldr	r2, [pc, #480]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001ac4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ac8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aca:	4b76      	ldr	r3, [pc, #472]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ace:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ad2:	60bb      	str	r3, [r7, #8]
 8001ad4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	607b      	str	r3, [r7, #4]
 8001ada:	4b72      	ldr	r3, [pc, #456]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ade:	4a71      	ldr	r2, [pc, #452]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001ae0:	f043 0308 	orr.w	r3, r3, #8
 8001ae4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ae6:	4b6f      	ldr	r3, [pc, #444]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aea:	f003 0308 	and.w	r3, r3, #8
 8001aee:	607b      	str	r3, [r7, #4]
 8001af0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TFT_CS_Pin|TFT_DC_Pin|TFT_LED_Pin|TFT_RST_Pin
 8001af2:	2200      	movs	r2, #0
 8001af4:	f241 010f 	movw	r1, #4111	@ 0x100f
 8001af8:	486b      	ldr	r0, [pc, #428]	@ (8001ca8 <MX_GPIO_Init+0x2ac>)
 8001afa:	f001 fe49 	bl	8003790 <HAL_GPIO_WritePin>
                          |LOAD_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, WINCH_WIND_OUT_Pin|WINCH_UNWIND_OUT_Pin|BOOM_UP_OUT_Pin, GPIO_PIN_RESET);
 8001afe:	2200      	movs	r2, #0
 8001b00:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001b04:	4869      	ldr	r0, [pc, #420]	@ (8001cac <MX_GPIO_Init+0x2b0>)
 8001b06:	f001 fe43 	bl	8003790 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BOOM_DOWN_OUT_GPIO_Port, BOOM_DOWN_OUT_Pin, GPIO_PIN_RESET);
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	2101      	movs	r1, #1
 8001b0e:	4868      	ldr	r0, [pc, #416]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001b10:	f001 fe3e 	bl	8003790 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, BL_BW_LED_Pin|BL_FW_LED_Pin|BU_CL_LED_Pin|BU_OP_LED_Pin, GPIO_PIN_RESET);
 8001b14:	2200      	movs	r2, #0
 8001b16:	f44f 41d4 	mov.w	r1, #27136	@ 0x6a00
 8001b1a:	4866      	ldr	r0, [pc, #408]	@ (8001cb4 <MX_GPIO_Init+0x2b8>)
 8001b1c:	f001 fe38 	bl	8003790 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BOOM_RETRACT_OUT_Pin|BOOM_EXTEND_OUT_Pin|GRIPPER_RIGHT_CLOSE_OUT_Pin|GRIPPER_RIGHT_OPEN_OUT_Pin, GPIO_PIN_RESET);
 8001b20:	2200      	movs	r2, #0
 8001b22:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001b26:	4864      	ldr	r0, [pc, #400]	@ (8001cb8 <MX_GPIO_Init+0x2bc>)
 8001b28:	f001 fe32 	bl	8003790 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GRIPPER_LEFT_OPEN_OUT_Pin|GRIPPER_LEFT_CLOSE_OUT_Pin|TIPPER_OPEN_OUT_Pin|TIPPER_CLOSE_OUT_Pin
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	f643 4102 	movw	r1, #15362	@ 0x3c02
 8001b32:	4862      	ldr	r0, [pc, #392]	@ (8001cbc <MX_GPIO_Init+0x2c0>)
 8001b34:	f001 fe2c 	bl	8003790 <HAL_GPIO_WritePin>
                          |COM_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : TIPPER_CLOSE_IN_Pin TIPPER_OPEN_IN_Pin BLADE_ACW_IN_Pin BUCKET_CLOSE_IN_Pin
                           WINCH_WIND_IN_Pin */
  GPIO_InitStruct.Pin = TIPPER_CLOSE_IN_Pin|TIPPER_OPEN_IN_Pin|BLADE_ACW_IN_Pin|BUCKET_CLOSE_IN_Pin
 8001b38:	2379      	movs	r3, #121	@ 0x79
 8001b3a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |WINCH_WIND_IN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b40:	2301      	movs	r3, #1
 8001b42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b48:	4619      	mov	r1, r3
 8001b4a:	485a      	ldr	r0, [pc, #360]	@ (8001cb4 <MX_GPIO_Init+0x2b8>)
 8001b4c:	f001 fc74 	bl	8003438 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUCKET_OPEN_IN_Pin */
  GPIO_InitStruct.Pin = BUCKET_OPEN_IN_Pin;
 8001b50:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b54:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b56:	2300      	movs	r3, #0
 8001b58:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BUCKET_OPEN_IN_GPIO_Port, &GPIO_InitStruct);
 8001b5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b62:	4619      	mov	r1, r3
 8001b64:	4850      	ldr	r0, [pc, #320]	@ (8001ca8 <MX_GPIO_Init+0x2ac>)
 8001b66:	f001 fc67 	bl	8003438 <HAL_GPIO_Init>

  /*Configure GPIO pins : BLADE_CW_IN_Pin STOP_Pin */
  GPIO_InitStruct.Pin = BLADE_CW_IN_Pin|STOP_Pin;
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b72:	2301      	movs	r3, #1
 8001b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	484b      	ldr	r0, [pc, #300]	@ (8001cac <MX_GPIO_Init+0x2b0>)
 8001b7e:	f001 fc5b 	bl	8003438 <HAL_GPIO_Init>

  /*Configure GPIO pins : TFT_CS_Pin TFT_DC_Pin TFT_LED_Pin TFT_RST_Pin
                           LOAD_EN_Pin */
  GPIO_InitStruct.Pin = TFT_CS_Pin|TFT_DC_Pin|TFT_LED_Pin|TFT_RST_Pin
 8001b82:	f241 030f 	movw	r3, #4111	@ 0x100f
 8001b86:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LOAD_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b90:	2300      	movs	r3, #0
 8001b92:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b98:	4619      	mov	r1, r3
 8001b9a:	4843      	ldr	r0, [pc, #268]	@ (8001ca8 <MX_GPIO_Init+0x2ac>)
 8001b9c:	f001 fc4c 	bl	8003438 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_CW_IN_Pin MOTOR_ACW_IN_Pin */
  GPIO_InitStruct.Pin = MOTOR_CW_IN_Pin|MOTOR_ACW_IN_Pin;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4843      	ldr	r0, [pc, #268]	@ (8001cc0 <MX_GPIO_Init+0x2c4>)
 8001bb4:	f001 fc40 	bl	8003438 <HAL_GPIO_Init>

  /*Configure GPIO pins : WINCH_WIND_OUT_Pin WINCH_UNWIND_OUT_Pin BOOM_UP_OUT_Pin */
  GPIO_InitStruct.Pin = WINCH_WIND_OUT_Pin|WINCH_UNWIND_OUT_Pin|BOOM_UP_OUT_Pin;
 8001bb8:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001bbc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001bca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bce:	4619      	mov	r1, r3
 8001bd0:	4836      	ldr	r0, [pc, #216]	@ (8001cac <MX_GPIO_Init+0x2b0>)
 8001bd2:	f001 fc31 	bl	8003438 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOM_DOWN_OUT_Pin */
  GPIO_InitStruct.Pin = BOOM_DOWN_OUT_Pin;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bde:	2300      	movs	r3, #0
 8001be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be2:	2300      	movs	r3, #0
 8001be4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BOOM_DOWN_OUT_GPIO_Port, &GPIO_InitStruct);
 8001be6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bea:	4619      	mov	r1, r3
 8001bec:	4830      	ldr	r0, [pc, #192]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001bee:	f001 fc23 	bl	8003438 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOSFET1_ALERT_Pin GRIPPER_LEFT_CLOSE_IN_Pin GRIPPER_RIGHT_CLOSE_IN_Pin WINCH_UNWIND_IN_Pin
                           BOOM_RETRACT_IN_Pin BOOM_DOWN_IN_Pin BOOM_UP_IN_Pin */
  GPIO_InitStruct.Pin = MOSFET1_ALERT_Pin|GRIPPER_LEFT_CLOSE_IN_Pin|GRIPPER_RIGHT_CLOSE_IN_Pin|WINCH_UNWIND_IN_Pin
 8001bf2:	f647 6302 	movw	r3, #32258	@ 0x7e02
 8001bf6:	627b      	str	r3, [r7, #36]	@ 0x24
                          |BOOM_RETRACT_IN_Pin|BOOM_DOWN_IN_Pin|BOOM_UP_IN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c04:	4619      	mov	r1, r3
 8001c06:	482a      	ldr	r0, [pc, #168]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001c08:	f001 fc16 	bl	8003438 <HAL_GPIO_Init>

  /*Configure GPIO pins : BL_BW_LED_Pin BL_FW_LED_Pin BU_CL_LED_Pin BU_OP_LED_Pin */
  GPIO_InitStruct.Pin = BL_BW_LED_Pin|BL_FW_LED_Pin|BU_CL_LED_Pin|BU_OP_LED_Pin;
 8001c0c:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8001c10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c12:	2301      	movs	r3, #1
 8001c14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c16:	2300      	movs	r3, #0
 8001c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c22:	4619      	mov	r1, r3
 8001c24:	4823      	ldr	r0, [pc, #140]	@ (8001cb4 <MX_GPIO_Init+0x2b8>)
 8001c26:	f001 fc07 	bl	8003438 <HAL_GPIO_Init>

  /*Configure GPIO pins : BOOM_RETRACT_OUT_Pin BOOM_EXTEND_OUT_Pin GRIPPER_RIGHT_CLOSE_OUT_Pin GRIPPER_RIGHT_OPEN_OUT_Pin */
  GPIO_InitStruct.Pin = BOOM_RETRACT_OUT_Pin|BOOM_EXTEND_OUT_Pin|GRIPPER_RIGHT_CLOSE_OUT_Pin|GRIPPER_RIGHT_OPEN_OUT_Pin;
 8001c2a:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001c2e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c30:	2301      	movs	r3, #1
 8001c32:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c34:	2300      	movs	r3, #0
 8001c36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c40:	4619      	mov	r1, r3
 8001c42:	481d      	ldr	r0, [pc, #116]	@ (8001cb8 <MX_GPIO_Init+0x2bc>)
 8001c44:	f001 fbf8 	bl	8003438 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOSFET2_ALERT_Pin MOSFET3_ALERT_Pin GRIPPER_RIGHT_OPEN_IN_Pin GRIPPER_LEFT_OPEN_IN_Pin */
  GPIO_InitStruct.Pin = MOSFET2_ALERT_Pin|MOSFET3_ALERT_Pin|GRIPPER_RIGHT_OPEN_IN_Pin|GRIPPER_LEFT_OPEN_IN_Pin;
 8001c48:	f244 23c0 	movw	r3, #17088	@ 0x42c0
 8001c4c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c52:	2301      	movs	r3, #1
 8001c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	4817      	ldr	r0, [pc, #92]	@ (8001cbc <MX_GPIO_Init+0x2c0>)
 8001c5e:	f001 fbeb 	bl	8003438 <HAL_GPIO_Init>

  /*Configure GPIO pins : GRIPPER_LEFT_OPEN_OUT_Pin GRIPPER_LEFT_CLOSE_OUT_Pin TIPPER_OPEN_OUT_Pin TIPPER_CLOSE_OUT_Pin
                           COM_EN_Pin */
  GPIO_InitStruct.Pin = GRIPPER_LEFT_OPEN_OUT_Pin|GRIPPER_LEFT_CLOSE_OUT_Pin|TIPPER_OPEN_OUT_Pin|TIPPER_CLOSE_OUT_Pin
 8001c62:	f643 4302 	movw	r3, #15362	@ 0x3c02
 8001c66:	627b      	str	r3, [r7, #36]	@ 0x24
                          |COM_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c70:	2300      	movs	r3, #0
 8001c72:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4810      	ldr	r0, [pc, #64]	@ (8001cbc <MX_GPIO_Init+0x2c0>)
 8001c7c:	f001 fbdc 	bl	8003438 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOM_EXTEND_IN_Pin */
  GPIO_InitStruct.Pin = BOOM_EXTEND_IN_Pin;
 8001c80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c84:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c86:	2300      	movs	r3, #0
 8001c88:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOM_EXTEND_IN_GPIO_Port, &GPIO_InitStruct);
 8001c8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c92:	4619      	mov	r1, r3
 8001c94:	4808      	ldr	r0, [pc, #32]	@ (8001cb8 <MX_GPIO_Init+0x2bc>)
 8001c96:	f001 fbcf 	bl	8003438 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
    
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c9a:	bf00      	nop
 8001c9c:	3738      	adds	r7, #56	@ 0x38
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40023800 	.word	0x40023800
 8001ca8:	40020800 	.word	0x40020800
 8001cac:	40021400 	.word	0x40021400
 8001cb0:	40021800 	.word	0x40021800
 8001cb4:	40021000 	.word	0x40021000
 8001cb8:	40020400 	.word	0x40020400
 8001cbc:	40020c00 	.word	0x40020c00
 8001cc0:	40020000 	.word	0x40020000

08001cc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cc8:	b672      	cpsid	i
}
 8001cca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8001ccc:	bf00      	nop
 8001cce:	e7fd      	b.n	8001ccc <Error_Handler+0x8>

08001cd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	607b      	str	r3, [r7, #4]
 8001cda:	4b17      	ldr	r3, [pc, #92]	@ (8001d38 <HAL_MspInit+0x68>)
 8001cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cde:	4a16      	ldr	r2, [pc, #88]	@ (8001d38 <HAL_MspInit+0x68>)
 8001ce0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ce4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ce6:	4b14      	ldr	r3, [pc, #80]	@ (8001d38 <HAL_MspInit+0x68>)
 8001ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cee:	607b      	str	r3, [r7, #4]
 8001cf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	603b      	str	r3, [r7, #0]
 8001cf6:	4b10      	ldr	r3, [pc, #64]	@ (8001d38 <HAL_MspInit+0x68>)
 8001cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cfa:	4a0f      	ldr	r2, [pc, #60]	@ (8001d38 <HAL_MspInit+0x68>)
 8001cfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d00:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d02:	4b0d      	ldr	r3, [pc, #52]	@ (8001d38 <HAL_MspInit+0x68>)
 8001d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d0a:	603b      	str	r3, [r7, #0]
 8001d0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001d0e:	2200      	movs	r2, #0
 8001d10:	2100      	movs	r1, #0
 8001d12:	2005      	movs	r0, #5
 8001d14:	f000 ffdd 	bl	8002cd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001d18:	2005      	movs	r0, #5
 8001d1a:	f000 fff6 	bl	8002d0a <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 0, 0);
 8001d1e:	2200      	movs	r2, #0
 8001d20:	2100      	movs	r1, #0
 8001d22:	2051      	movs	r0, #81	@ 0x51
 8001d24:	f000 ffd5 	bl	8002cd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8001d28:	2051      	movs	r0, #81	@ 0x51
 8001d2a:	f000 ffee 	bl	8002d0a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	3708      	adds	r7, #8
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	40023800 	.word	0x40023800

08001d3c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b08a      	sub	sp, #40	@ 0x28
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d44:	f107 0314 	add.w	r3, r7, #20
 8001d48:	2200      	movs	r2, #0
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	605a      	str	r2, [r3, #4]
 8001d4e:	609a      	str	r2, [r3, #8]
 8001d50:	60da      	str	r2, [r3, #12]
 8001d52:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a17      	ldr	r2, [pc, #92]	@ (8001db8 <HAL_ADC_MspInit+0x7c>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d127      	bne.n	8001dae <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	613b      	str	r3, [r7, #16]
 8001d62:	4b16      	ldr	r3, [pc, #88]	@ (8001dbc <HAL_ADC_MspInit+0x80>)
 8001d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d66:	4a15      	ldr	r2, [pc, #84]	@ (8001dbc <HAL_ADC_MspInit+0x80>)
 8001d68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d6e:	4b13      	ldr	r3, [pc, #76]	@ (8001dbc <HAL_ADC_MspInit+0x80>)
 8001d70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001dbc <HAL_ADC_MspInit+0x80>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d82:	4a0e      	ldr	r2, [pc, #56]	@ (8001dbc <HAL_ADC_MspInit+0x80>)
 8001d84:	f043 0301 	orr.w	r3, r3, #1
 8001d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d8a:	4b0c      	ldr	r3, [pc, #48]	@ (8001dbc <HAL_ADC_MspInit+0x80>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8e:	f003 0301 	and.w	r3, r3, #1
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001d96:	2308      	movs	r3, #8
 8001d98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da2:	f107 0314 	add.w	r3, r7, #20
 8001da6:	4619      	mov	r1, r3
 8001da8:	4805      	ldr	r0, [pc, #20]	@ (8001dc0 <HAL_ADC_MspInit+0x84>)
 8001daa:	f001 fb45 	bl	8003438 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001dae:	bf00      	nop
 8001db0:	3728      	adds	r7, #40	@ 0x28
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	40012000 	.word	0x40012000
 8001dbc:	40023800 	.word	0x40023800
 8001dc0:	40020000 	.word	0x40020000

08001dc4 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b08c      	sub	sp, #48	@ 0x30
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dcc:	f107 031c 	add.w	r3, r7, #28
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	601a      	str	r2, [r3, #0]
 8001dd4:	605a      	str	r2, [r3, #4]
 8001dd6:	609a      	str	r2, [r3, #8]
 8001dd8:	60da      	str	r2, [r3, #12]
 8001dda:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a4f      	ldr	r2, [pc, #316]	@ (8001f20 <HAL_QSPI_MspInit+0x15c>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	f040 8097 	bne.w	8001f16 <HAL_QSPI_MspInit+0x152>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001de8:	2300      	movs	r3, #0
 8001dea:	61bb      	str	r3, [r7, #24]
 8001dec:	4b4d      	ldr	r3, [pc, #308]	@ (8001f24 <HAL_QSPI_MspInit+0x160>)
 8001dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001df0:	4a4c      	ldr	r2, [pc, #304]	@ (8001f24 <HAL_QSPI_MspInit+0x160>)
 8001df2:	f043 0302 	orr.w	r3, r3, #2
 8001df6:	6393      	str	r3, [r2, #56]	@ 0x38
 8001df8:	4b4a      	ldr	r3, [pc, #296]	@ (8001f24 <HAL_QSPI_MspInit+0x160>)
 8001dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dfc:	f003 0302 	and.w	r3, r3, #2
 8001e00:	61bb      	str	r3, [r7, #24]
 8001e02:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e04:	2300      	movs	r3, #0
 8001e06:	617b      	str	r3, [r7, #20]
 8001e08:	4b46      	ldr	r3, [pc, #280]	@ (8001f24 <HAL_QSPI_MspInit+0x160>)
 8001e0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0c:	4a45      	ldr	r2, [pc, #276]	@ (8001f24 <HAL_QSPI_MspInit+0x160>)
 8001e0e:	f043 0310 	orr.w	r3, r3, #16
 8001e12:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e14:	4b43      	ldr	r3, [pc, #268]	@ (8001f24 <HAL_QSPI_MspInit+0x160>)
 8001e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e18:	f003 0310 	and.w	r3, r3, #16
 8001e1c:	617b      	str	r3, [r7, #20]
 8001e1e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e20:	2300      	movs	r3, #0
 8001e22:	613b      	str	r3, [r7, #16]
 8001e24:	4b3f      	ldr	r3, [pc, #252]	@ (8001f24 <HAL_QSPI_MspInit+0x160>)
 8001e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e28:	4a3e      	ldr	r2, [pc, #248]	@ (8001f24 <HAL_QSPI_MspInit+0x160>)
 8001e2a:	f043 0320 	orr.w	r3, r3, #32
 8001e2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e30:	4b3c      	ldr	r3, [pc, #240]	@ (8001f24 <HAL_QSPI_MspInit+0x160>)
 8001e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e34:	f003 0320 	and.w	r3, r3, #32
 8001e38:	613b      	str	r3, [r7, #16]
 8001e3a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	60fb      	str	r3, [r7, #12]
 8001e40:	4b38      	ldr	r3, [pc, #224]	@ (8001f24 <HAL_QSPI_MspInit+0x160>)
 8001e42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e44:	4a37      	ldr	r2, [pc, #220]	@ (8001f24 <HAL_QSPI_MspInit+0x160>)
 8001e46:	f043 0302 	orr.w	r3, r3, #2
 8001e4a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e4c:	4b35      	ldr	r3, [pc, #212]	@ (8001f24 <HAL_QSPI_MspInit+0x160>)
 8001e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e50:	f003 0302 	and.w	r3, r3, #2
 8001e54:	60fb      	str	r3, [r7, #12]
 8001e56:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001e58:	2300      	movs	r3, #0
 8001e5a:	60bb      	str	r3, [r7, #8]
 8001e5c:	4b31      	ldr	r3, [pc, #196]	@ (8001f24 <HAL_QSPI_MspInit+0x160>)
 8001e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e60:	4a30      	ldr	r2, [pc, #192]	@ (8001f24 <HAL_QSPI_MspInit+0x160>)
 8001e62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e66:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e68:	4b2e      	ldr	r3, [pc, #184]	@ (8001f24 <HAL_QSPI_MspInit+0x160>)
 8001e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e70:	60bb      	str	r3, [r7, #8]
 8001e72:	68bb      	ldr	r3, [r7, #8]
    PF8     ------> QUADSPI_BK1_IO0
    PF9     ------> QUADSPI_BK1_IO1
    PB1     ------> QUADSPI_CLK
    PG6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e74:	2304      	movs	r3, #4
 8001e76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e78:	2302      	movs	r3, #2
 8001e7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e80:	2303      	movs	r3, #3
 8001e82:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001e84:	2309      	movs	r3, #9
 8001e86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e88:	f107 031c 	add.w	r3, r7, #28
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	4826      	ldr	r0, [pc, #152]	@ (8001f28 <HAL_QSPI_MspInit+0x164>)
 8001e90:	f001 fad2 	bl	8003438 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e94:	2340      	movs	r3, #64	@ 0x40
 8001e96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e98:	2302      	movs	r3, #2
 8001e9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001ea4:	2309      	movs	r3, #9
 8001ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ea8:	f107 031c 	add.w	r3, r7, #28
 8001eac:	4619      	mov	r1, r3
 8001eae:	481f      	ldr	r0, [pc, #124]	@ (8001f2c <HAL_QSPI_MspInit+0x168>)
 8001eb0:	f001 fac2 	bl	8003438 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001eb4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001eb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eba:	2302      	movs	r3, #2
 8001ebc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001ec6:	230a      	movs	r3, #10
 8001ec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001eca:	f107 031c 	add.w	r3, r7, #28
 8001ece:	4619      	mov	r1, r3
 8001ed0:	4816      	ldr	r0, [pc, #88]	@ (8001f2c <HAL_QSPI_MspInit+0x168>)
 8001ed2:	f001 fab1 	bl	8003438 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eda:	2302      	movs	r3, #2
 8001edc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001ee6:	2309      	movs	r3, #9
 8001ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eea:	f107 031c 	add.w	r3, r7, #28
 8001eee:	4619      	mov	r1, r3
 8001ef0:	480f      	ldr	r0, [pc, #60]	@ (8001f30 <HAL_QSPI_MspInit+0x16c>)
 8001ef2:	f001 faa1 	bl	8003438 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ef6:	2340      	movs	r3, #64	@ 0x40
 8001ef8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efa:	2302      	movs	r3, #2
 8001efc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efe:	2300      	movs	r3, #0
 8001f00:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f02:	2303      	movs	r3, #3
 8001f04:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001f06:	230a      	movs	r3, #10
 8001f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f0a:	f107 031c 	add.w	r3, r7, #28
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4808      	ldr	r0, [pc, #32]	@ (8001f34 <HAL_QSPI_MspInit+0x170>)
 8001f12:	f001 fa91 	bl	8003438 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8001f16:	bf00      	nop
 8001f18:	3730      	adds	r7, #48	@ 0x30
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	a0001000 	.word	0xa0001000
 8001f24:	40023800 	.word	0x40023800
 8001f28:	40021000 	.word	0x40021000
 8001f2c:	40021400 	.word	0x40021400
 8001f30:	40020400 	.word	0x40020400
 8001f34:	40021800 	.word	0x40021800

08001f38 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b092      	sub	sp, #72	@ 0x48
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f40:	f107 030c 	add.w	r3, r7, #12
 8001f44:	223c      	movs	r2, #60	@ 0x3c
 8001f46:	2100      	movs	r1, #0
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f004 fcd7 	bl	80068fc <memset>
  if(hrtc->Instance==RTC)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a14      	ldr	r2, [pc, #80]	@ (8001fa4 <HAL_RTC_MspInit+0x6c>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d121      	bne.n	8001f9c <HAL_RTC_MspInit+0x64>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    // CRITICAL: Enable PWR clock for backup domain access
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f58:	2300      	movs	r3, #0
 8001f5a:	60bb      	str	r3, [r7, #8]
 8001f5c:	4b12      	ldr	r3, [pc, #72]	@ (8001fa8 <HAL_RTC_MspInit+0x70>)
 8001f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f60:	4a11      	ldr	r2, [pc, #68]	@ (8001fa8 <HAL_RTC_MspInit+0x70>)
 8001f62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f66:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f68:	4b0f      	ldr	r3, [pc, #60]	@ (8001fa8 <HAL_RTC_MspInit+0x70>)
 8001f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f70:	60bb      	str	r3, [r7, #8]
 8001f72:	68bb      	ldr	r3, [r7, #8]

    // CRITICAL: Enable access to backup domain (RTC, backup registers, etc.)
    HAL_PWR_EnableBkUpAccess();
 8001f74:	f001 fc26 	bl	80037c4 <HAL_PWR_EnableBkUpAccess>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001f78:	2308      	movs	r3, #8
 8001f7a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001f7c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f80:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f82:	f107 030c 	add.w	r3, r7, #12
 8001f86:	4618      	mov	r0, r3
 8001f88:	f001 fed2 	bl	8003d30 <HAL_RCCEx_PeriphCLKConfig>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <HAL_RTC_MspInit+0x5e>
    {
      Error_Handler();
 8001f92:	f7ff fe97 	bl	8001cc4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001f96:	4b05      	ldr	r3, [pc, #20]	@ (8001fac <HAL_RTC_MspInit+0x74>)
 8001f98:	2201      	movs	r2, #1
 8001f9a:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001f9c:	bf00      	nop
 8001f9e:	3748      	adds	r7, #72	@ 0x48
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	40002800 	.word	0x40002800
 8001fa8:	40023800 	.word	0x40023800
 8001fac:	42470e3c 	.word	0x42470e3c

08001fb0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b08a      	sub	sp, #40	@ 0x28
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb8:	f107 0314 	add.w	r3, r7, #20
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	605a      	str	r2, [r3, #4]
 8001fc2:	609a      	str	r2, [r3, #8]
 8001fc4:	60da      	str	r2, [r3, #12]
 8001fc6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a19      	ldr	r2, [pc, #100]	@ (8002034 <HAL_SPI_MspInit+0x84>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d12b      	bne.n	800202a <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	613b      	str	r3, [r7, #16]
 8001fd6:	4b18      	ldr	r3, [pc, #96]	@ (8002038 <HAL_SPI_MspInit+0x88>)
 8001fd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fda:	4a17      	ldr	r2, [pc, #92]	@ (8002038 <HAL_SPI_MspInit+0x88>)
 8001fdc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001fe0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fe2:	4b15      	ldr	r3, [pc, #84]	@ (8002038 <HAL_SPI_MspInit+0x88>)
 8001fe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fea:	613b      	str	r3, [r7, #16]
 8001fec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fee:	2300      	movs	r3, #0
 8001ff0:	60fb      	str	r3, [r7, #12]
 8001ff2:	4b11      	ldr	r3, [pc, #68]	@ (8002038 <HAL_SPI_MspInit+0x88>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff6:	4a10      	ldr	r2, [pc, #64]	@ (8002038 <HAL_SPI_MspInit+0x88>)
 8001ff8:	f043 0301 	orr.w	r3, r3, #1
 8001ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8002038 <HAL_SPI_MspInit+0x88>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002002:	f003 0301 	and.w	r3, r3, #1
 8002006:	60fb      	str	r3, [r7, #12]
 8002008:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = TFT_SCLK_Pin|TFT_DIN_Pin;
 800200a:	23a0      	movs	r3, #160	@ 0xa0
 800200c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800200e:	2302      	movs	r3, #2
 8002010:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002012:	2300      	movs	r3, #0
 8002014:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002016:	2303      	movs	r3, #3
 8002018:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800201a:	2305      	movs	r3, #5
 800201c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800201e:	f107 0314 	add.w	r3, r7, #20
 8002022:	4619      	mov	r1, r3
 8002024:	4805      	ldr	r0, [pc, #20]	@ (800203c <HAL_SPI_MspInit+0x8c>)
 8002026:	f001 fa07 	bl	8003438 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800202a:	bf00      	nop
 800202c:	3728      	adds	r7, #40	@ 0x28
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	40013000 	.word	0x40013000
 8002038:	40023800 	.word	0x40023800
 800203c:	40020000 	.word	0x40020000

08002040 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b086      	sub	sp, #24
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a38      	ldr	r2, [pc, #224]	@ (8002130 <HAL_TIM_Base_MspInit+0xf0>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d116      	bne.n	8002080 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002052:	2300      	movs	r3, #0
 8002054:	617b      	str	r3, [r7, #20]
 8002056:	4b37      	ldr	r3, [pc, #220]	@ (8002134 <HAL_TIM_Base_MspInit+0xf4>)
 8002058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205a:	4a36      	ldr	r2, [pc, #216]	@ (8002134 <HAL_TIM_Base_MspInit+0xf4>)
 800205c:	f043 0302 	orr.w	r3, r3, #2
 8002060:	6413      	str	r3, [r2, #64]	@ 0x40
 8002062:	4b34      	ldr	r3, [pc, #208]	@ (8002134 <HAL_TIM_Base_MspInit+0xf4>)
 8002064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002066:	f003 0302 	and.w	r3, r3, #2
 800206a:	617b      	str	r3, [r7, #20]
 800206c:	697b      	ldr	r3, [r7, #20]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 800206e:	2200      	movs	r2, #0
 8002070:	2101      	movs	r1, #1
 8002072:	201d      	movs	r0, #29
 8002074:	f000 fe2d 	bl	8002cd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002078:	201d      	movs	r0, #29
 800207a:	f000 fe46 	bl	8002d0a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 800207e:	e052      	b.n	8002126 <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM5)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a2c      	ldr	r2, [pc, #176]	@ (8002138 <HAL_TIM_Base_MspInit+0xf8>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d116      	bne.n	80020b8 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800208a:	2300      	movs	r3, #0
 800208c:	613b      	str	r3, [r7, #16]
 800208e:	4b29      	ldr	r3, [pc, #164]	@ (8002134 <HAL_TIM_Base_MspInit+0xf4>)
 8002090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002092:	4a28      	ldr	r2, [pc, #160]	@ (8002134 <HAL_TIM_Base_MspInit+0xf4>)
 8002094:	f043 0308 	orr.w	r3, r3, #8
 8002098:	6413      	str	r3, [r2, #64]	@ 0x40
 800209a:	4b26      	ldr	r3, [pc, #152]	@ (8002134 <HAL_TIM_Base_MspInit+0xf4>)
 800209c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209e:	f003 0308 	and.w	r3, r3, #8
 80020a2:	613b      	str	r3, [r7, #16]
 80020a4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80020a6:	2200      	movs	r2, #0
 80020a8:	2100      	movs	r1, #0
 80020aa:	2032      	movs	r0, #50	@ 0x32
 80020ac:	f000 fe11 	bl	8002cd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80020b0:	2032      	movs	r0, #50	@ 0x32
 80020b2:	f000 fe2a 	bl	8002d0a <HAL_NVIC_EnableIRQ>
}
 80020b6:	e036      	b.n	8002126 <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM7)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a1f      	ldr	r2, [pc, #124]	@ (800213c <HAL_TIM_Base_MspInit+0xfc>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d116      	bne.n	80020f0 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80020c2:	2300      	movs	r3, #0
 80020c4:	60fb      	str	r3, [r7, #12]
 80020c6:	4b1b      	ldr	r3, [pc, #108]	@ (8002134 <HAL_TIM_Base_MspInit+0xf4>)
 80020c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ca:	4a1a      	ldr	r2, [pc, #104]	@ (8002134 <HAL_TIM_Base_MspInit+0xf4>)
 80020cc:	f043 0320 	orr.w	r3, r3, #32
 80020d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80020d2:	4b18      	ldr	r3, [pc, #96]	@ (8002134 <HAL_TIM_Base_MspInit+0xf4>)
 80020d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d6:	f003 0320 	and.w	r3, r3, #32
 80020da:	60fb      	str	r3, [r7, #12]
 80020dc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80020de:	2200      	movs	r2, #0
 80020e0:	2100      	movs	r1, #0
 80020e2:	2037      	movs	r0, #55	@ 0x37
 80020e4:	f000 fdf5 	bl	8002cd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80020e8:	2037      	movs	r0, #55	@ 0x37
 80020ea:	f000 fe0e 	bl	8002d0a <HAL_NVIC_EnableIRQ>
}
 80020ee:	e01a      	b.n	8002126 <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM9)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a12      	ldr	r2, [pc, #72]	@ (8002140 <HAL_TIM_Base_MspInit+0x100>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d115      	bne.n	8002126 <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80020fa:	2300      	movs	r3, #0
 80020fc:	60bb      	str	r3, [r7, #8]
 80020fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002134 <HAL_TIM_Base_MspInit+0xf4>)
 8002100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002102:	4a0c      	ldr	r2, [pc, #48]	@ (8002134 <HAL_TIM_Base_MspInit+0xf4>)
 8002104:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002108:	6453      	str	r3, [r2, #68]	@ 0x44
 800210a:	4b0a      	ldr	r3, [pc, #40]	@ (8002134 <HAL_TIM_Base_MspInit+0xf4>)
 800210c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800210e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002112:	60bb      	str	r3, [r7, #8]
 8002114:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 2, 0);
 8002116:	2200      	movs	r2, #0
 8002118:	2102      	movs	r1, #2
 800211a:	2018      	movs	r0, #24
 800211c:	f000 fdd9 	bl	8002cd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002120:	2018      	movs	r0, #24
 8002122:	f000 fdf2 	bl	8002d0a <HAL_NVIC_EnableIRQ>
}
 8002126:	bf00      	nop
 8002128:	3718      	adds	r7, #24
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	40000400 	.word	0x40000400
 8002134:	40023800 	.word	0x40023800
 8002138:	40000c00 	.word	0x40000c00
 800213c:	40001400 	.word	0x40001400
 8002140:	40014000 	.word	0x40014000

08002144 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b08c      	sub	sp, #48	@ 0x30
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800214c:	f107 031c 	add.w	r3, r7, #28
 8002150:	2200      	movs	r2, #0
 8002152:	601a      	str	r2, [r3, #0]
 8002154:	605a      	str	r2, [r3, #4]
 8002156:	609a      	str	r2, [r3, #8]
 8002158:	60da      	str	r2, [r3, #12]
 800215a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a6e      	ldr	r2, [pc, #440]	@ (800231c <HAL_UART_MspInit+0x1d8>)
 8002162:	4293      	cmp	r3, r2
 8002164:	f040 80a5 	bne.w	80022b2 <HAL_UART_MspInit+0x16e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002168:	2300      	movs	r3, #0
 800216a:	61bb      	str	r3, [r7, #24]
 800216c:	4b6c      	ldr	r3, [pc, #432]	@ (8002320 <HAL_UART_MspInit+0x1dc>)
 800216e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002170:	4a6b      	ldr	r2, [pc, #428]	@ (8002320 <HAL_UART_MspInit+0x1dc>)
 8002172:	f043 0310 	orr.w	r3, r3, #16
 8002176:	6453      	str	r3, [r2, #68]	@ 0x44
 8002178:	4b69      	ldr	r3, [pc, #420]	@ (8002320 <HAL_UART_MspInit+0x1dc>)
 800217a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800217c:	f003 0310 	and.w	r3, r3, #16
 8002180:	61bb      	str	r3, [r7, #24]
 8002182:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002184:	2300      	movs	r3, #0
 8002186:	617b      	str	r3, [r7, #20]
 8002188:	4b65      	ldr	r3, [pc, #404]	@ (8002320 <HAL_UART_MspInit+0x1dc>)
 800218a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218c:	4a64      	ldr	r2, [pc, #400]	@ (8002320 <HAL_UART_MspInit+0x1dc>)
 800218e:	f043 0301 	orr.w	r3, r3, #1
 8002192:	6313      	str	r3, [r2, #48]	@ 0x30
 8002194:	4b62      	ldr	r3, [pc, #392]	@ (8002320 <HAL_UART_MspInit+0x1dc>)
 8002196:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002198:	f003 0301 	and.w	r3, r3, #1
 800219c:	617b      	str	r3, [r7, #20]
 800219e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80021a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a6:	2302      	movs	r3, #2
 80021a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021aa:	2300      	movs	r3, #0
 80021ac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021ae:	2302      	movs	r3, #2
 80021b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80021b2:	2307      	movs	r3, #7
 80021b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021b6:	f107 031c 	add.w	r3, r7, #28
 80021ba:	4619      	mov	r1, r3
 80021bc:	4859      	ldr	r0, [pc, #356]	@ (8002324 <HAL_UART_MspInit+0x1e0>)
 80021be:	f001 f93b 	bl	8003438 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c8:	2302      	movs	r3, #2
 80021ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021cc:	2300      	movs	r3, #0
 80021ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d0:	2303      	movs	r3, #3
 80021d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80021d4:	2307      	movs	r3, #7
 80021d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d8:	f107 031c 	add.w	r3, r7, #28
 80021dc:	4619      	mov	r1, r3
 80021de:	4851      	ldr	r0, [pc, #324]	@ (8002324 <HAL_UART_MspInit+0x1e0>)
 80021e0:	f001 f92a 	bl	8003438 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80021e4:	4b50      	ldr	r3, [pc, #320]	@ (8002328 <HAL_UART_MspInit+0x1e4>)
 80021e6:	4a51      	ldr	r2, [pc, #324]	@ (800232c <HAL_UART_MspInit+0x1e8>)
 80021e8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80021ea:	4b4f      	ldr	r3, [pc, #316]	@ (8002328 <HAL_UART_MspInit+0x1e4>)
 80021ec:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80021f0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021f2:	4b4d      	ldr	r3, [pc, #308]	@ (8002328 <HAL_UART_MspInit+0x1e4>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021f8:	4b4b      	ldr	r3, [pc, #300]	@ (8002328 <HAL_UART_MspInit+0x1e4>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80021fe:	4b4a      	ldr	r3, [pc, #296]	@ (8002328 <HAL_UART_MspInit+0x1e4>)
 8002200:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002204:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002206:	4b48      	ldr	r3, [pc, #288]	@ (8002328 <HAL_UART_MspInit+0x1e4>)
 8002208:	2200      	movs	r2, #0
 800220a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800220c:	4b46      	ldr	r3, [pc, #280]	@ (8002328 <HAL_UART_MspInit+0x1e4>)
 800220e:	2200      	movs	r2, #0
 8002210:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002212:	4b45      	ldr	r3, [pc, #276]	@ (8002328 <HAL_UART_MspInit+0x1e4>)
 8002214:	2200      	movs	r2, #0
 8002216:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002218:	4b43      	ldr	r3, [pc, #268]	@ (8002328 <HAL_UART_MspInit+0x1e4>)
 800221a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800221e:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002220:	4b41      	ldr	r3, [pc, #260]	@ (8002328 <HAL_UART_MspInit+0x1e4>)
 8002222:	2200      	movs	r2, #0
 8002224:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002226:	4840      	ldr	r0, [pc, #256]	@ (8002328 <HAL_UART_MspInit+0x1e4>)
 8002228:	f000 fd8a 	bl	8002d40 <HAL_DMA_Init>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 8002232:	f7ff fd47 	bl	8001cc4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a3b      	ldr	r2, [pc, #236]	@ (8002328 <HAL_UART_MspInit+0x1e4>)
 800223a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800223c:	4a3a      	ldr	r2, [pc, #232]	@ (8002328 <HAL_UART_MspInit+0x1e4>)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002242:	4b3b      	ldr	r3, [pc, #236]	@ (8002330 <HAL_UART_MspInit+0x1ec>)
 8002244:	4a3b      	ldr	r2, [pc, #236]	@ (8002334 <HAL_UART_MspInit+0x1f0>)
 8002246:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002248:	4b39      	ldr	r3, [pc, #228]	@ (8002330 <HAL_UART_MspInit+0x1ec>)
 800224a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800224e:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002250:	4b37      	ldr	r3, [pc, #220]	@ (8002330 <HAL_UART_MspInit+0x1ec>)
 8002252:	2240      	movs	r2, #64	@ 0x40
 8002254:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002256:	4b36      	ldr	r3, [pc, #216]	@ (8002330 <HAL_UART_MspInit+0x1ec>)
 8002258:	2200      	movs	r2, #0
 800225a:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800225c:	4b34      	ldr	r3, [pc, #208]	@ (8002330 <HAL_UART_MspInit+0x1ec>)
 800225e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002262:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002264:	4b32      	ldr	r3, [pc, #200]	@ (8002330 <HAL_UART_MspInit+0x1ec>)
 8002266:	2200      	movs	r2, #0
 8002268:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800226a:	4b31      	ldr	r3, [pc, #196]	@ (8002330 <HAL_UART_MspInit+0x1ec>)
 800226c:	2200      	movs	r2, #0
 800226e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002270:	4b2f      	ldr	r3, [pc, #188]	@ (8002330 <HAL_UART_MspInit+0x1ec>)
 8002272:	2200      	movs	r2, #0
 8002274:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002276:	4b2e      	ldr	r3, [pc, #184]	@ (8002330 <HAL_UART_MspInit+0x1ec>)
 8002278:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800227c:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800227e:	4b2c      	ldr	r3, [pc, #176]	@ (8002330 <HAL_UART_MspInit+0x1ec>)
 8002280:	2200      	movs	r2, #0
 8002282:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002284:	482a      	ldr	r0, [pc, #168]	@ (8002330 <HAL_UART_MspInit+0x1ec>)
 8002286:	f000 fd5b 	bl	8002d40 <HAL_DMA_Init>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <HAL_UART_MspInit+0x150>
    {
      Error_Handler();
 8002290:	f7ff fd18 	bl	8001cc4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	4a26      	ldr	r2, [pc, #152]	@ (8002330 <HAL_UART_MspInit+0x1ec>)
 8002298:	639a      	str	r2, [r3, #56]	@ 0x38
 800229a:	4a25      	ldr	r2, [pc, #148]	@ (8002330 <HAL_UART_MspInit+0x1ec>)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 80022a0:	2200      	movs	r2, #0
 80022a2:	2101      	movs	r1, #1
 80022a4:	2025      	movs	r0, #37	@ 0x25
 80022a6:	f000 fd14 	bl	8002cd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80022aa:	2025      	movs	r0, #37	@ 0x25
 80022ac:	f000 fd2d 	bl	8002d0a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 80022b0:	e030      	b.n	8002314 <HAL_UART_MspInit+0x1d0>
  else if(huart->Instance==USART6)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a20      	ldr	r2, [pc, #128]	@ (8002338 <HAL_UART_MspInit+0x1f4>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d12b      	bne.n	8002314 <HAL_UART_MspInit+0x1d0>
    __HAL_RCC_USART6_CLK_ENABLE();
 80022bc:	2300      	movs	r3, #0
 80022be:	613b      	str	r3, [r7, #16]
 80022c0:	4b17      	ldr	r3, [pc, #92]	@ (8002320 <HAL_UART_MspInit+0x1dc>)
 80022c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022c4:	4a16      	ldr	r2, [pc, #88]	@ (8002320 <HAL_UART_MspInit+0x1dc>)
 80022c6:	f043 0320 	orr.w	r3, r3, #32
 80022ca:	6453      	str	r3, [r2, #68]	@ 0x44
 80022cc:	4b14      	ldr	r3, [pc, #80]	@ (8002320 <HAL_UART_MspInit+0x1dc>)
 80022ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022d0:	f003 0320 	and.w	r3, r3, #32
 80022d4:	613b      	str	r3, [r7, #16]
 80022d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022d8:	2300      	movs	r3, #0
 80022da:	60fb      	str	r3, [r7, #12]
 80022dc:	4b10      	ldr	r3, [pc, #64]	@ (8002320 <HAL_UART_MspInit+0x1dc>)
 80022de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e0:	4a0f      	ldr	r2, [pc, #60]	@ (8002320 <HAL_UART_MspInit+0x1dc>)
 80022e2:	f043 0304 	orr.w	r3, r3, #4
 80022e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80022e8:	4b0d      	ldr	r3, [pc, #52]	@ (8002320 <HAL_UART_MspInit+0x1dc>)
 80022ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ec:	f003 0304 	and.w	r3, r3, #4
 80022f0:	60fb      	str	r3, [r7, #12]
 80022f2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80022f4:	23c0      	movs	r3, #192	@ 0xc0
 80022f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f8:	2302      	movs	r3, #2
 80022fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fc:	2300      	movs	r3, #0
 80022fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002300:	2303      	movs	r3, #3
 8002302:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002304:	2308      	movs	r3, #8
 8002306:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002308:	f107 031c 	add.w	r3, r7, #28
 800230c:	4619      	mov	r1, r3
 800230e:	480b      	ldr	r0, [pc, #44]	@ (800233c <HAL_UART_MspInit+0x1f8>)
 8002310:	f001 f892 	bl	8003438 <HAL_GPIO_Init>
}
 8002314:	bf00      	nop
 8002316:	3730      	adds	r7, #48	@ 0x30
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	40011000 	.word	0x40011000
 8002320:	40023800 	.word	0x40023800
 8002324:	40020000 	.word	0x40020000
 8002328:	20000334 	.word	0x20000334
 800232c:	40026440 	.word	0x40026440
 8002330:	20000394 	.word	0x20000394
 8002334:	400264b8 	.word	0x400264b8
 8002338:	40011400 	.word	0x40011400
 800233c:	40020800 	.word	0x40020800

08002340 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002344:	bf00      	nop
 8002346:	e7fd      	b.n	8002344 <NMI_Handler+0x4>

08002348 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800234c:	bf00      	nop
 800234e:	e7fd      	b.n	800234c <HardFault_Handler+0x4>

08002350 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002354:	bf00      	nop
 8002356:	e7fd      	b.n	8002354 <MemManage_Handler+0x4>

08002358 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800235c:	bf00      	nop
 800235e:	e7fd      	b.n	800235c <BusFault_Handler+0x4>

08002360 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002364:	bf00      	nop
 8002366:	e7fd      	b.n	8002364 <UsageFault_Handler+0x4>

08002368 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800236c:	bf00      	nop
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr

08002376 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002376:	b480      	push	{r7}
 8002378:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800237a:	bf00      	nop
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr

08002384 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002388:	bf00      	nop
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr

08002392 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002392:	b580      	push	{r7, lr}
 8002394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002396:	f000 f91b 	bl	80025d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800239a:	bf00      	nop
 800239c:	bd80      	pop	{r7, pc}

0800239e <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 800239e:	b480      	push	{r7}
 80023a0:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80023a2:	bf00      	nop
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 80023b0:	4802      	ldr	r0, [pc, #8]	@ (80023bc <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80023b2:	f002 fdc2 	bl	8004f3a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80023b6:	bf00      	nop
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	2000025c 	.word	0x2000025c

080023c0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80023c4:	4802      	ldr	r0, [pc, #8]	@ (80023d0 <TIM3_IRQHandler+0x10>)
 80023c6:	f002 fdb8 	bl	8004f3a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80023ca:	bf00      	nop
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	20000184 	.word	0x20000184

080023d4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80023d8:	4802      	ldr	r0, [pc, #8]	@ (80023e4 <USART1_IRQHandler+0x10>)
 80023da:	f003 fa39 	bl	8005850 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80023de:	bf00      	nop
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	200002a4 	.word	0x200002a4

080023e8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80023ec:	4802      	ldr	r0, [pc, #8]	@ (80023f8 <TIM5_IRQHandler+0x10>)
 80023ee:	f002 fda4 	bl	8004f3a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80023f2:	bf00      	nop
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	200001cc 	.word	0x200001cc

080023fc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002400:	4802      	ldr	r0, [pc, #8]	@ (800240c <TIM7_IRQHandler+0x10>)
 8002402:	f002 fd9a 	bl	8004f3a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002406:	bf00      	nop
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	20000214 	.word	0x20000214

08002410 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002414:	4802      	ldr	r0, [pc, #8]	@ (8002420 <DMA2_Stream2_IRQHandler+0x10>)
 8002416:	f000 fdd3 	bl	8002fc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800241a:	bf00      	nop
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	20000334 	.word	0x20000334

08002424 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002428:	4802      	ldr	r0, [pc, #8]	@ (8002434 <DMA2_Stream7_IRQHandler+0x10>)
 800242a:	f000 fdc9 	bl	8002fc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800242e:	bf00      	nop
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	20000394 	.word	0x20000394

08002438 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 800243c:	bf00      	nop
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr
	...

08002448 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b086      	sub	sp, #24
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002450:	4a14      	ldr	r2, [pc, #80]	@ (80024a4 <_sbrk+0x5c>)
 8002452:	4b15      	ldr	r3, [pc, #84]	@ (80024a8 <_sbrk+0x60>)
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800245c:	4b13      	ldr	r3, [pc, #76]	@ (80024ac <_sbrk+0x64>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d102      	bne.n	800246a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002464:	4b11      	ldr	r3, [pc, #68]	@ (80024ac <_sbrk+0x64>)
 8002466:	4a12      	ldr	r2, [pc, #72]	@ (80024b0 <_sbrk+0x68>)
 8002468:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800246a:	4b10      	ldr	r3, [pc, #64]	@ (80024ac <_sbrk+0x64>)
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	4413      	add	r3, r2
 8002472:	693a      	ldr	r2, [r7, #16]
 8002474:	429a      	cmp	r2, r3
 8002476:	d207      	bcs.n	8002488 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002478:	f004 fa58 	bl	800692c <__errno>
 800247c:	4603      	mov	r3, r0
 800247e:	220c      	movs	r2, #12
 8002480:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002482:	f04f 33ff 	mov.w	r3, #4294967295
 8002486:	e009      	b.n	800249c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002488:	4b08      	ldr	r3, [pc, #32]	@ (80024ac <_sbrk+0x64>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800248e:	4b07      	ldr	r3, [pc, #28]	@ (80024ac <_sbrk+0x64>)
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4413      	add	r3, r2
 8002496:	4a05      	ldr	r2, [pc, #20]	@ (80024ac <_sbrk+0x64>)
 8002498:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800249a:	68fb      	ldr	r3, [r7, #12]
}
 800249c:	4618      	mov	r0, r3
 800249e:	3718      	adds	r7, #24
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	20040000 	.word	0x20040000
 80024a8:	00000400 	.word	0x00000400
 80024ac:	20000404 	.word	0x20000404
 80024b0:	20000558 	.word	0x20000558

080024b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024b8:	4b06      	ldr	r3, [pc, #24]	@ (80024d4 <SystemInit+0x20>)
 80024ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024be:	4a05      	ldr	r2, [pc, #20]	@ (80024d4 <SystemInit+0x20>)
 80024c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024c8:	bf00      	nop
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	e000ed00 	.word	0xe000ed00

080024d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 80024d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002510 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80024dc:	f7ff ffea 	bl	80024b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024e0:	480c      	ldr	r0, [pc, #48]	@ (8002514 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80024e2:	490d      	ldr	r1, [pc, #52]	@ (8002518 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80024e4:	4a0d      	ldr	r2, [pc, #52]	@ (800251c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80024e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024e8:	e002      	b.n	80024f0 <LoopCopyDataInit>

080024ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024ee:	3304      	adds	r3, #4

080024f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024f4:	d3f9      	bcc.n	80024ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002520 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024f8:	4c0a      	ldr	r4, [pc, #40]	@ (8002524 <LoopFillZerobss+0x22>)
  movs r3, #0
 80024fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024fc:	e001      	b.n	8002502 <LoopFillZerobss>

080024fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002500:	3204      	adds	r2, #4

08002502 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002502:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002504:	d3fb      	bcc.n	80024fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002506:	f004 fa17 	bl	8006938 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800250a:	f7fe ff8d 	bl	8001428 <main>
  bx  lr    
 800250e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002510:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8002514:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002518:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800251c:	0800726c 	.word	0x0800726c
  ldr r2, =_sbss
 8002520:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002524:	20000554 	.word	0x20000554

08002528 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002528:	e7fe      	b.n	8002528 <ADC_IRQHandler>
	...

0800252c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002530:	4b0e      	ldr	r3, [pc, #56]	@ (800256c <HAL_Init+0x40>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a0d      	ldr	r2, [pc, #52]	@ (800256c <HAL_Init+0x40>)
 8002536:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800253a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800253c:	4b0b      	ldr	r3, [pc, #44]	@ (800256c <HAL_Init+0x40>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a0a      	ldr	r2, [pc, #40]	@ (800256c <HAL_Init+0x40>)
 8002542:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002546:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002548:	4b08      	ldr	r3, [pc, #32]	@ (800256c <HAL_Init+0x40>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a07      	ldr	r2, [pc, #28]	@ (800256c <HAL_Init+0x40>)
 800254e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002552:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002554:	2003      	movs	r0, #3
 8002556:	f000 fbb1 	bl	8002cbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800255a:	2000      	movs	r0, #0
 800255c:	f000 f808 	bl	8002570 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002560:	f7ff fbb6 	bl	8001cd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	40023c00 	.word	0x40023c00

08002570 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002578:	4b12      	ldr	r3, [pc, #72]	@ (80025c4 <HAL_InitTick+0x54>)
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	4b12      	ldr	r3, [pc, #72]	@ (80025c8 <HAL_InitTick+0x58>)
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	4619      	mov	r1, r3
 8002582:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002586:	fbb3 f3f1 	udiv	r3, r3, r1
 800258a:	fbb2 f3f3 	udiv	r3, r2, r3
 800258e:	4618      	mov	r0, r3
 8002590:	f000 fbc9 	bl	8002d26 <HAL_SYSTICK_Config>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d001      	beq.n	800259e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e00e      	b.n	80025bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2b0f      	cmp	r3, #15
 80025a2:	d80a      	bhi.n	80025ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025a4:	2200      	movs	r2, #0
 80025a6:	6879      	ldr	r1, [r7, #4]
 80025a8:	f04f 30ff 	mov.w	r0, #4294967295
 80025ac:	f000 fb91 	bl	8002cd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025b0:	4a06      	ldr	r2, [pc, #24]	@ (80025cc <HAL_InitTick+0x5c>)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025b6:	2300      	movs	r3, #0
 80025b8:	e000      	b.n	80025bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3708      	adds	r7, #8
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	20000000 	.word	0x20000000
 80025c8:	20000008 	.word	0x20000008
 80025cc:	20000004 	.word	0x20000004

080025d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025d4:	4b06      	ldr	r3, [pc, #24]	@ (80025f0 <HAL_IncTick+0x20>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	461a      	mov	r2, r3
 80025da:	4b06      	ldr	r3, [pc, #24]	@ (80025f4 <HAL_IncTick+0x24>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4413      	add	r3, r2
 80025e0:	4a04      	ldr	r2, [pc, #16]	@ (80025f4 <HAL_IncTick+0x24>)
 80025e2:	6013      	str	r3, [r2, #0]
}
 80025e4:	bf00      	nop
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	20000008 	.word	0x20000008
 80025f4:	20000408 	.word	0x20000408

080025f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  return uwTick;
 80025fc:	4b03      	ldr	r3, [pc, #12]	@ (800260c <HAL_GetTick+0x14>)
 80025fe:	681b      	ldr	r3, [r3, #0]
}
 8002600:	4618      	mov	r0, r3
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	20000408 	.word	0x20000408

08002610 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002618:	f7ff ffee 	bl	80025f8 <HAL_GetTick>
 800261c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002628:	d005      	beq.n	8002636 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800262a:	4b0a      	ldr	r3, [pc, #40]	@ (8002654 <HAL_Delay+0x44>)
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	461a      	mov	r2, r3
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	4413      	add	r3, r2
 8002634:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002636:	bf00      	nop
 8002638:	f7ff ffde 	bl	80025f8 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	68fa      	ldr	r2, [r7, #12]
 8002644:	429a      	cmp	r2, r3
 8002646:	d8f7      	bhi.n	8002638 <HAL_Delay+0x28>
  {
  }
}
 8002648:	bf00      	nop
 800264a:	bf00      	nop
 800264c:	3710      	adds	r7, #16
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	20000008 	.word	0x20000008

08002658 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002660:	2300      	movs	r3, #0
 8002662:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d101      	bne.n	800266e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e033      	b.n	80026d6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002672:	2b00      	cmp	r3, #0
 8002674:	d109      	bne.n	800268a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f7ff fb60 	bl	8001d3c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800268e:	f003 0310 	and.w	r3, r3, #16
 8002692:	2b00      	cmp	r3, #0
 8002694:	d118      	bne.n	80026c8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800269a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800269e:	f023 0302 	bic.w	r3, r3, #2
 80026a2:	f043 0202 	orr.w	r2, r3, #2
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f000 f93a 	bl	8002924 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ba:	f023 0303 	bic.w	r3, r3, #3
 80026be:	f043 0201 	orr.w	r2, r3, #1
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	641a      	str	r2, [r3, #64]	@ 0x40
 80026c6:	e001      	b.n	80026cc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2200      	movs	r2, #0
 80026d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80026d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3710      	adds	r7, #16
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
	...

080026e0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80026ea:	2300      	movs	r3, #0
 80026ec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d101      	bne.n	80026fc <HAL_ADC_ConfigChannel+0x1c>
 80026f8:	2302      	movs	r3, #2
 80026fa:	e105      	b.n	8002908 <HAL_ADC_ConfigChannel+0x228>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2201      	movs	r2, #1
 8002700:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2b09      	cmp	r3, #9
 800270a:	d925      	bls.n	8002758 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	68d9      	ldr	r1, [r3, #12]
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	b29b      	uxth	r3, r3
 8002718:	461a      	mov	r2, r3
 800271a:	4613      	mov	r3, r2
 800271c:	005b      	lsls	r3, r3, #1
 800271e:	4413      	add	r3, r2
 8002720:	3b1e      	subs	r3, #30
 8002722:	2207      	movs	r2, #7
 8002724:	fa02 f303 	lsl.w	r3, r2, r3
 8002728:	43da      	mvns	r2, r3
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	400a      	ands	r2, r1
 8002730:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	68d9      	ldr	r1, [r3, #12]
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	689a      	ldr	r2, [r3, #8]
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	b29b      	uxth	r3, r3
 8002742:	4618      	mov	r0, r3
 8002744:	4603      	mov	r3, r0
 8002746:	005b      	lsls	r3, r3, #1
 8002748:	4403      	add	r3, r0
 800274a:	3b1e      	subs	r3, #30
 800274c:	409a      	lsls	r2, r3
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	430a      	orrs	r2, r1
 8002754:	60da      	str	r2, [r3, #12]
 8002756:	e022      	b.n	800279e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	6919      	ldr	r1, [r3, #16]
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	b29b      	uxth	r3, r3
 8002764:	461a      	mov	r2, r3
 8002766:	4613      	mov	r3, r2
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	4413      	add	r3, r2
 800276c:	2207      	movs	r2, #7
 800276e:	fa02 f303 	lsl.w	r3, r2, r3
 8002772:	43da      	mvns	r2, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	400a      	ands	r2, r1
 800277a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	6919      	ldr	r1, [r3, #16]
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	689a      	ldr	r2, [r3, #8]
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	b29b      	uxth	r3, r3
 800278c:	4618      	mov	r0, r3
 800278e:	4603      	mov	r3, r0
 8002790:	005b      	lsls	r3, r3, #1
 8002792:	4403      	add	r3, r0
 8002794:	409a      	lsls	r2, r3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	430a      	orrs	r2, r1
 800279c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	2b06      	cmp	r3, #6
 80027a4:	d824      	bhi.n	80027f0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685a      	ldr	r2, [r3, #4]
 80027b0:	4613      	mov	r3, r2
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	4413      	add	r3, r2
 80027b6:	3b05      	subs	r3, #5
 80027b8:	221f      	movs	r2, #31
 80027ba:	fa02 f303 	lsl.w	r3, r2, r3
 80027be:	43da      	mvns	r2, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	400a      	ands	r2, r1
 80027c6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	b29b      	uxth	r3, r3
 80027d4:	4618      	mov	r0, r3
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	685a      	ldr	r2, [r3, #4]
 80027da:	4613      	mov	r3, r2
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	4413      	add	r3, r2
 80027e0:	3b05      	subs	r3, #5
 80027e2:	fa00 f203 	lsl.w	r2, r0, r3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	430a      	orrs	r2, r1
 80027ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80027ee:	e04c      	b.n	800288a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	2b0c      	cmp	r3, #12
 80027f6:	d824      	bhi.n	8002842 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	685a      	ldr	r2, [r3, #4]
 8002802:	4613      	mov	r3, r2
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	4413      	add	r3, r2
 8002808:	3b23      	subs	r3, #35	@ 0x23
 800280a:	221f      	movs	r2, #31
 800280c:	fa02 f303 	lsl.w	r3, r2, r3
 8002810:	43da      	mvns	r2, r3
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	400a      	ands	r2, r1
 8002818:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	b29b      	uxth	r3, r3
 8002826:	4618      	mov	r0, r3
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685a      	ldr	r2, [r3, #4]
 800282c:	4613      	mov	r3, r2
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	4413      	add	r3, r2
 8002832:	3b23      	subs	r3, #35	@ 0x23
 8002834:	fa00 f203 	lsl.w	r2, r0, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	430a      	orrs	r2, r1
 800283e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002840:	e023      	b.n	800288a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685a      	ldr	r2, [r3, #4]
 800284c:	4613      	mov	r3, r2
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	4413      	add	r3, r2
 8002852:	3b41      	subs	r3, #65	@ 0x41
 8002854:	221f      	movs	r2, #31
 8002856:	fa02 f303 	lsl.w	r3, r2, r3
 800285a:	43da      	mvns	r2, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	400a      	ands	r2, r1
 8002862:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	b29b      	uxth	r3, r3
 8002870:	4618      	mov	r0, r3
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685a      	ldr	r2, [r3, #4]
 8002876:	4613      	mov	r3, r2
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	4413      	add	r3, r2
 800287c:	3b41      	subs	r3, #65	@ 0x41
 800287e:	fa00 f203 	lsl.w	r2, r0, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	430a      	orrs	r2, r1
 8002888:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800288a:	4b22      	ldr	r3, [pc, #136]	@ (8002914 <HAL_ADC_ConfigChannel+0x234>)
 800288c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a21      	ldr	r2, [pc, #132]	@ (8002918 <HAL_ADC_ConfigChannel+0x238>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d109      	bne.n	80028ac <HAL_ADC_ConfigChannel+0x1cc>
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2b12      	cmp	r3, #18
 800289e:	d105      	bne.n	80028ac <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a19      	ldr	r2, [pc, #100]	@ (8002918 <HAL_ADC_ConfigChannel+0x238>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d123      	bne.n	80028fe <HAL_ADC_ConfigChannel+0x21e>
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	2b10      	cmp	r3, #16
 80028bc:	d003      	beq.n	80028c6 <HAL_ADC_ConfigChannel+0x1e6>
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	2b11      	cmp	r3, #17
 80028c4:	d11b      	bne.n	80028fe <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2b10      	cmp	r3, #16
 80028d8:	d111      	bne.n	80028fe <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028da:	4b10      	ldr	r3, [pc, #64]	@ (800291c <HAL_ADC_ConfigChannel+0x23c>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a10      	ldr	r2, [pc, #64]	@ (8002920 <HAL_ADC_ConfigChannel+0x240>)
 80028e0:	fba2 2303 	umull	r2, r3, r2, r3
 80028e4:	0c9a      	lsrs	r2, r3, #18
 80028e6:	4613      	mov	r3, r2
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	4413      	add	r3, r2
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80028f0:	e002      	b.n	80028f8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	3b01      	subs	r3, #1
 80028f6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d1f9      	bne.n	80028f2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002906:	2300      	movs	r3, #0
}
 8002908:	4618      	mov	r0, r3
 800290a:	3714      	adds	r7, #20
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr
 8002914:	40012300 	.word	0x40012300
 8002918:	40012000 	.word	0x40012000
 800291c:	20000000 	.word	0x20000000
 8002920:	431bde83 	.word	0x431bde83

08002924 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002924:	b480      	push	{r7}
 8002926:	b085      	sub	sp, #20
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800292c:	4b79      	ldr	r3, [pc, #484]	@ (8002b14 <ADC_Init+0x1f0>)
 800292e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	685a      	ldr	r2, [r3, #4]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	431a      	orrs	r2, r3
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	685a      	ldr	r2, [r3, #4]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002958:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	6859      	ldr	r1, [r3, #4]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	691b      	ldr	r3, [r3, #16]
 8002964:	021a      	lsls	r2, r3, #8
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	430a      	orrs	r2, r1
 800296c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	685a      	ldr	r2, [r3, #4]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800297c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	6859      	ldr	r1, [r3, #4]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	689a      	ldr	r2, [r3, #8]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	430a      	orrs	r2, r1
 800298e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	689a      	ldr	r2, [r3, #8]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800299e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	6899      	ldr	r1, [r3, #8]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	68da      	ldr	r2, [r3, #12]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	430a      	orrs	r2, r1
 80029b0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b6:	4a58      	ldr	r2, [pc, #352]	@ (8002b18 <ADC_Init+0x1f4>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d022      	beq.n	8002a02 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	689a      	ldr	r2, [r3, #8]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80029ca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	6899      	ldr	r1, [r3, #8]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	430a      	orrs	r2, r1
 80029dc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	689a      	ldr	r2, [r3, #8]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80029ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	6899      	ldr	r1, [r3, #8]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	430a      	orrs	r2, r1
 80029fe:	609a      	str	r2, [r3, #8]
 8002a00:	e00f      	b.n	8002a22 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	689a      	ldr	r2, [r3, #8]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002a10:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	689a      	ldr	r2, [r3, #8]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002a20:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	689a      	ldr	r2, [r3, #8]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f022 0202 	bic.w	r2, r2, #2
 8002a30:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	6899      	ldr	r1, [r3, #8]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	7e1b      	ldrb	r3, [r3, #24]
 8002a3c:	005a      	lsls	r2, r3, #1
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	430a      	orrs	r2, r1
 8002a44:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d01b      	beq.n	8002a88 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	685a      	ldr	r2, [r3, #4]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a5e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	685a      	ldr	r2, [r3, #4]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002a6e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	6859      	ldr	r1, [r3, #4]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a7a:	3b01      	subs	r3, #1
 8002a7c:	035a      	lsls	r2, r3, #13
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	430a      	orrs	r2, r1
 8002a84:	605a      	str	r2, [r3, #4]
 8002a86:	e007      	b.n	8002a98 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	685a      	ldr	r2, [r3, #4]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a96:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002aa6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	69db      	ldr	r3, [r3, #28]
 8002ab2:	3b01      	subs	r3, #1
 8002ab4:	051a      	lsls	r2, r3, #20
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	430a      	orrs	r2, r1
 8002abc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	689a      	ldr	r2, [r3, #8]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002acc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	6899      	ldr	r1, [r3, #8]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002ada:	025a      	lsls	r2, r3, #9
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	689a      	ldr	r2, [r3, #8]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002af2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	6899      	ldr	r1, [r3, #8]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	695b      	ldr	r3, [r3, #20]
 8002afe:	029a      	lsls	r2, r3, #10
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	430a      	orrs	r2, r1
 8002b06:	609a      	str	r2, [r3, #8]
}
 8002b08:	bf00      	nop
 8002b0a:	3714      	adds	r7, #20
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr
 8002b14:	40012300 	.word	0x40012300
 8002b18:	0f000001 	.word	0x0f000001

08002b1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b085      	sub	sp, #20
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f003 0307 	and.w	r3, r3, #7
 8002b2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002b60 <__NVIC_SetPriorityGrouping+0x44>)
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b32:	68ba      	ldr	r2, [r7, #8]
 8002b34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b38:	4013      	ands	r3, r2
 8002b3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b44:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b4e:	4a04      	ldr	r2, [pc, #16]	@ (8002b60 <__NVIC_SetPriorityGrouping+0x44>)
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	60d3      	str	r3, [r2, #12]
}
 8002b54:	bf00      	nop
 8002b56:	3714      	adds	r7, #20
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr
 8002b60:	e000ed00 	.word	0xe000ed00

08002b64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b68:	4b04      	ldr	r3, [pc, #16]	@ (8002b7c <__NVIC_GetPriorityGrouping+0x18>)
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	0a1b      	lsrs	r3, r3, #8
 8002b6e:	f003 0307 	and.w	r3, r3, #7
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr
 8002b7c:	e000ed00 	.word	0xe000ed00

08002b80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	4603      	mov	r3, r0
 8002b88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	db0b      	blt.n	8002baa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b92:	79fb      	ldrb	r3, [r7, #7]
 8002b94:	f003 021f 	and.w	r2, r3, #31
 8002b98:	4907      	ldr	r1, [pc, #28]	@ (8002bb8 <__NVIC_EnableIRQ+0x38>)
 8002b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b9e:	095b      	lsrs	r3, r3, #5
 8002ba0:	2001      	movs	r0, #1
 8002ba2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ba6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002baa:	bf00      	nop
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	e000e100 	.word	0xe000e100

08002bbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b083      	sub	sp, #12
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	6039      	str	r1, [r7, #0]
 8002bc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	db0a      	blt.n	8002be6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	b2da      	uxtb	r2, r3
 8002bd4:	490c      	ldr	r1, [pc, #48]	@ (8002c08 <__NVIC_SetPriority+0x4c>)
 8002bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bda:	0112      	lsls	r2, r2, #4
 8002bdc:	b2d2      	uxtb	r2, r2
 8002bde:	440b      	add	r3, r1
 8002be0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002be4:	e00a      	b.n	8002bfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	b2da      	uxtb	r2, r3
 8002bea:	4908      	ldr	r1, [pc, #32]	@ (8002c0c <__NVIC_SetPriority+0x50>)
 8002bec:	79fb      	ldrb	r3, [r7, #7]
 8002bee:	f003 030f 	and.w	r3, r3, #15
 8002bf2:	3b04      	subs	r3, #4
 8002bf4:	0112      	lsls	r2, r2, #4
 8002bf6:	b2d2      	uxtb	r2, r2
 8002bf8:	440b      	add	r3, r1
 8002bfa:	761a      	strb	r2, [r3, #24]
}
 8002bfc:	bf00      	nop
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr
 8002c08:	e000e100 	.word	0xe000e100
 8002c0c:	e000ed00 	.word	0xe000ed00

08002c10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b089      	sub	sp, #36	@ 0x24
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f003 0307 	and.w	r3, r3, #7
 8002c22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	f1c3 0307 	rsb	r3, r3, #7
 8002c2a:	2b04      	cmp	r3, #4
 8002c2c:	bf28      	it	cs
 8002c2e:	2304      	movcs	r3, #4
 8002c30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	3304      	adds	r3, #4
 8002c36:	2b06      	cmp	r3, #6
 8002c38:	d902      	bls.n	8002c40 <NVIC_EncodePriority+0x30>
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	3b03      	subs	r3, #3
 8002c3e:	e000      	b.n	8002c42 <NVIC_EncodePriority+0x32>
 8002c40:	2300      	movs	r3, #0
 8002c42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c44:	f04f 32ff 	mov.w	r2, #4294967295
 8002c48:	69bb      	ldr	r3, [r7, #24]
 8002c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4e:	43da      	mvns	r2, r3
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	401a      	ands	r2, r3
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c58:	f04f 31ff 	mov.w	r1, #4294967295
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c62:	43d9      	mvns	r1, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c68:	4313      	orrs	r3, r2
         );
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3724      	adds	r7, #36	@ 0x24
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
	...

08002c78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b082      	sub	sp, #8
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	3b01      	subs	r3, #1
 8002c84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c88:	d301      	bcc.n	8002c8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e00f      	b.n	8002cae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c8e:	4a0a      	ldr	r2, [pc, #40]	@ (8002cb8 <SysTick_Config+0x40>)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	3b01      	subs	r3, #1
 8002c94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c96:	210f      	movs	r1, #15
 8002c98:	f04f 30ff 	mov.w	r0, #4294967295
 8002c9c:	f7ff ff8e 	bl	8002bbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ca0:	4b05      	ldr	r3, [pc, #20]	@ (8002cb8 <SysTick_Config+0x40>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ca6:	4b04      	ldr	r3, [pc, #16]	@ (8002cb8 <SysTick_Config+0x40>)
 8002ca8:	2207      	movs	r2, #7
 8002caa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	e000e010 	.word	0xe000e010

08002cbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f7ff ff29 	bl	8002b1c <__NVIC_SetPriorityGrouping>
}
 8002cca:	bf00      	nop
 8002ccc:	3708      	adds	r7, #8
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b086      	sub	sp, #24
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	4603      	mov	r3, r0
 8002cda:	60b9      	str	r1, [r7, #8]
 8002cdc:	607a      	str	r2, [r7, #4]
 8002cde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ce4:	f7ff ff3e 	bl	8002b64 <__NVIC_GetPriorityGrouping>
 8002ce8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	68b9      	ldr	r1, [r7, #8]
 8002cee:	6978      	ldr	r0, [r7, #20]
 8002cf0:	f7ff ff8e 	bl	8002c10 <NVIC_EncodePriority>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cfa:	4611      	mov	r1, r2
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff ff5d 	bl	8002bbc <__NVIC_SetPriority>
}
 8002d02:	bf00      	nop
 8002d04:	3718      	adds	r7, #24
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b082      	sub	sp, #8
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	4603      	mov	r3, r0
 8002d12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7ff ff31 	bl	8002b80 <__NVIC_EnableIRQ>
}
 8002d1e:	bf00      	nop
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}

08002d26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d26:	b580      	push	{r7, lr}
 8002d28:	b082      	sub	sp, #8
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f7ff ffa2 	bl	8002c78 <SysTick_Config>
 8002d34:	4603      	mov	r3, r0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3708      	adds	r7, #8
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
	...

08002d40 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b086      	sub	sp, #24
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d4c:	f7ff fc54 	bl	80025f8 <HAL_GetTick>
 8002d50:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d101      	bne.n	8002d5c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e099      	b.n	8002e90 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2202      	movs	r2, #2
 8002d60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f022 0201 	bic.w	r2, r2, #1
 8002d7a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d7c:	e00f      	b.n	8002d9e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d7e:	f7ff fc3b 	bl	80025f8 <HAL_GetTick>
 8002d82:	4602      	mov	r2, r0
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	2b05      	cmp	r3, #5
 8002d8a:	d908      	bls.n	8002d9e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2220      	movs	r2, #32
 8002d90:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2203      	movs	r2, #3
 8002d96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e078      	b.n	8002e90 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 0301 	and.w	r3, r3, #1
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d1e8      	bne.n	8002d7e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002db4:	697a      	ldr	r2, [r7, #20]
 8002db6:	4b38      	ldr	r3, [pc, #224]	@ (8002e98 <HAL_DMA_Init+0x158>)
 8002db8:	4013      	ands	r3, r2
 8002dba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	685a      	ldr	r2, [r3, #4]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002dca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dd6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	699b      	ldr	r3, [r3, #24]
 8002ddc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002de2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6a1b      	ldr	r3, [r3, #32]
 8002de8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002dea:	697a      	ldr	r2, [r7, #20]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df4:	2b04      	cmp	r3, #4
 8002df6:	d107      	bne.n	8002e08 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e00:	4313      	orrs	r3, r2
 8002e02:	697a      	ldr	r2, [r7, #20]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	697a      	ldr	r2, [r7, #20]
 8002e0e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	695b      	ldr	r3, [r3, #20]
 8002e16:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	f023 0307 	bic.w	r3, r3, #7
 8002e1e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e24:	697a      	ldr	r2, [r7, #20]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e2e:	2b04      	cmp	r3, #4
 8002e30:	d117      	bne.n	8002e62 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e36:	697a      	ldr	r2, [r7, #20]
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d00e      	beq.n	8002e62 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e44:	6878      	ldr	r0, [r7, #4]
 8002e46:	f000 fa7b 	bl	8003340 <DMA_CheckFifoParam>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d008      	beq.n	8002e62 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2240      	movs	r2, #64	@ 0x40
 8002e54:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2201      	movs	r2, #1
 8002e5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e016      	b.n	8002e90 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	697a      	ldr	r2, [r7, #20]
 8002e68:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f000 fa32 	bl	80032d4 <DMA_CalcBaseAndBitshift>
 8002e70:	4603      	mov	r3, r0
 8002e72:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e78:	223f      	movs	r2, #63	@ 0x3f
 8002e7a:	409a      	lsls	r2, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2200      	movs	r2, #0
 8002e84:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2201      	movs	r2, #1
 8002e8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002e8e:	2300      	movs	r3, #0
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3718      	adds	r7, #24
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	f010803f 	.word	0xf010803f

08002e9c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ea8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002eaa:	f7ff fba5 	bl	80025f8 <HAL_GetTick>
 8002eae:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	2b02      	cmp	r3, #2
 8002eba:	d008      	beq.n	8002ece <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2280      	movs	r2, #128	@ 0x80
 8002ec0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e052      	b.n	8002f74 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f022 0216 	bic.w	r2, r2, #22
 8002edc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	695a      	ldr	r2, [r3, #20]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002eec:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d103      	bne.n	8002efe <HAL_DMA_Abort+0x62>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d007      	beq.n	8002f0e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f022 0208 	bic.w	r2, r2, #8
 8002f0c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f022 0201 	bic.w	r2, r2, #1
 8002f1c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f1e:	e013      	b.n	8002f48 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f20:	f7ff fb6a 	bl	80025f8 <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	2b05      	cmp	r3, #5
 8002f2c:	d90c      	bls.n	8002f48 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2220      	movs	r2, #32
 8002f32:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2203      	movs	r2, #3
 8002f38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002f44:	2303      	movs	r3, #3
 8002f46:	e015      	b.n	8002f74 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0301 	and.w	r3, r3, #1
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d1e4      	bne.n	8002f20 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f5a:	223f      	movs	r2, #63	@ 0x3f
 8002f5c:	409a      	lsls	r2, r3
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2201      	movs	r2, #1
 8002f66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002f72:	2300      	movs	r3, #0
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3710      	adds	r7, #16
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}

08002f7c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	d004      	beq.n	8002f9a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2280      	movs	r2, #128	@ 0x80
 8002f94:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e00c      	b.n	8002fb4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2205      	movs	r2, #5
 8002f9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f022 0201 	bic.w	r2, r2, #1
 8002fb0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002fb2:	2300      	movs	r3, #0
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	370c      	adds	r7, #12
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002fcc:	4b8e      	ldr	r3, [pc, #568]	@ (8003208 <HAL_DMA_IRQHandler+0x248>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a8e      	ldr	r2, [pc, #568]	@ (800320c <HAL_DMA_IRQHandler+0x24c>)
 8002fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd6:	0a9b      	lsrs	r3, r3, #10
 8002fd8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fde:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fea:	2208      	movs	r2, #8
 8002fec:	409a      	lsls	r2, r3
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d01a      	beq.n	800302c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0304 	and.w	r3, r3, #4
 8003000:	2b00      	cmp	r3, #0
 8003002:	d013      	beq.n	800302c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f022 0204 	bic.w	r2, r2, #4
 8003012:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003018:	2208      	movs	r2, #8
 800301a:	409a      	lsls	r2, r3
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003024:	f043 0201 	orr.w	r2, r3, #1
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003030:	2201      	movs	r2, #1
 8003032:	409a      	lsls	r2, r3
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	4013      	ands	r3, r2
 8003038:	2b00      	cmp	r3, #0
 800303a:	d012      	beq.n	8003062 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	695b      	ldr	r3, [r3, #20]
 8003042:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003046:	2b00      	cmp	r3, #0
 8003048:	d00b      	beq.n	8003062 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800304e:	2201      	movs	r2, #1
 8003050:	409a      	lsls	r2, r3
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800305a:	f043 0202 	orr.w	r2, r3, #2
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003066:	2204      	movs	r2, #4
 8003068:	409a      	lsls	r2, r3
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	4013      	ands	r3, r2
 800306e:	2b00      	cmp	r3, #0
 8003070:	d012      	beq.n	8003098 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0302 	and.w	r3, r3, #2
 800307c:	2b00      	cmp	r3, #0
 800307e:	d00b      	beq.n	8003098 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003084:	2204      	movs	r2, #4
 8003086:	409a      	lsls	r2, r3
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003090:	f043 0204 	orr.w	r2, r3, #4
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800309c:	2210      	movs	r2, #16
 800309e:	409a      	lsls	r2, r3
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	4013      	ands	r3, r2
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d043      	beq.n	8003130 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0308 	and.w	r3, r3, #8
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d03c      	beq.n	8003130 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ba:	2210      	movs	r2, #16
 80030bc:	409a      	lsls	r2, r3
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d018      	beq.n	8003102 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d108      	bne.n	80030f0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d024      	beq.n	8003130 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	4798      	blx	r3
 80030ee:	e01f      	b.n	8003130 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d01b      	beq.n	8003130 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030fc:	6878      	ldr	r0, [r7, #4]
 80030fe:	4798      	blx	r3
 8003100:	e016      	b.n	8003130 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800310c:	2b00      	cmp	r3, #0
 800310e:	d107      	bne.n	8003120 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f022 0208 	bic.w	r2, r2, #8
 800311e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003124:	2b00      	cmp	r3, #0
 8003126:	d003      	beq.n	8003130 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003134:	2220      	movs	r2, #32
 8003136:	409a      	lsls	r2, r3
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	4013      	ands	r3, r2
 800313c:	2b00      	cmp	r3, #0
 800313e:	f000 808f 	beq.w	8003260 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0310 	and.w	r3, r3, #16
 800314c:	2b00      	cmp	r3, #0
 800314e:	f000 8087 	beq.w	8003260 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003156:	2220      	movs	r2, #32
 8003158:	409a      	lsls	r2, r3
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003164:	b2db      	uxtb	r3, r3
 8003166:	2b05      	cmp	r3, #5
 8003168:	d136      	bne.n	80031d8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f022 0216 	bic.w	r2, r2, #22
 8003178:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	695a      	ldr	r2, [r3, #20]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003188:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318e:	2b00      	cmp	r3, #0
 8003190:	d103      	bne.n	800319a <HAL_DMA_IRQHandler+0x1da>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003196:	2b00      	cmp	r3, #0
 8003198:	d007      	beq.n	80031aa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f022 0208 	bic.w	r2, r2, #8
 80031a8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031ae:	223f      	movs	r2, #63	@ 0x3f
 80031b0:	409a      	lsls	r2, r3
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2201      	movs	r2, #1
 80031ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d07e      	beq.n	80032cc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	4798      	blx	r3
        }
        return;
 80031d6:	e079      	b.n	80032cc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d01d      	beq.n	8003222 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d10d      	bne.n	8003210 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d031      	beq.n	8003260 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	4798      	blx	r3
 8003204:	e02c      	b.n	8003260 <HAL_DMA_IRQHandler+0x2a0>
 8003206:	bf00      	nop
 8003208:	20000000 	.word	0x20000000
 800320c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003214:	2b00      	cmp	r3, #0
 8003216:	d023      	beq.n	8003260 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	4798      	blx	r3
 8003220:	e01e      	b.n	8003260 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800322c:	2b00      	cmp	r3, #0
 800322e:	d10f      	bne.n	8003250 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f022 0210 	bic.w	r2, r2, #16
 800323e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003254:	2b00      	cmp	r3, #0
 8003256:	d003      	beq.n	8003260 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800325c:	6878      	ldr	r0, [r7, #4]
 800325e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003264:	2b00      	cmp	r3, #0
 8003266:	d032      	beq.n	80032ce <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800326c:	f003 0301 	and.w	r3, r3, #1
 8003270:	2b00      	cmp	r3, #0
 8003272:	d022      	beq.n	80032ba <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2205      	movs	r2, #5
 8003278:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f022 0201 	bic.w	r2, r2, #1
 800328a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	3301      	adds	r3, #1
 8003290:	60bb      	str	r3, [r7, #8]
 8003292:	697a      	ldr	r2, [r7, #20]
 8003294:	429a      	cmp	r2, r3
 8003296:	d307      	bcc.n	80032a8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0301 	and.w	r3, r3, #1
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d1f2      	bne.n	800328c <HAL_DMA_IRQHandler+0x2cc>
 80032a6:	e000      	b.n	80032aa <HAL_DMA_IRQHandler+0x2ea>
          break;
 80032a8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2201      	movs	r2, #1
 80032ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d005      	beq.n	80032ce <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	4798      	blx	r3
 80032ca:	e000      	b.n	80032ce <HAL_DMA_IRQHandler+0x30e>
        return;
 80032cc:	bf00      	nop
    }
  }
}
 80032ce:	3718      	adds	r7, #24
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}

080032d4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b085      	sub	sp, #20
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	3b10      	subs	r3, #16
 80032e4:	4a14      	ldr	r2, [pc, #80]	@ (8003338 <DMA_CalcBaseAndBitshift+0x64>)
 80032e6:	fba2 2303 	umull	r2, r3, r2, r3
 80032ea:	091b      	lsrs	r3, r3, #4
 80032ec:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80032ee:	4a13      	ldr	r2, [pc, #76]	@ (800333c <DMA_CalcBaseAndBitshift+0x68>)
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	4413      	add	r3, r2
 80032f4:	781b      	ldrb	r3, [r3, #0]
 80032f6:	461a      	mov	r2, r3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2b03      	cmp	r3, #3
 8003300:	d909      	bls.n	8003316 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800330a:	f023 0303 	bic.w	r3, r3, #3
 800330e:	1d1a      	adds	r2, r3, #4
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	659a      	str	r2, [r3, #88]	@ 0x58
 8003314:	e007      	b.n	8003326 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800331e:	f023 0303 	bic.w	r3, r3, #3
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800332a:	4618      	mov	r0, r3
 800332c:	3714      	adds	r7, #20
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	aaaaaaab 	.word	0xaaaaaaab
 800333c:	08007220 	.word	0x08007220

08003340 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003340:	b480      	push	{r7}
 8003342:	b085      	sub	sp, #20
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003348:	2300      	movs	r3, #0
 800334a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003350:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	699b      	ldr	r3, [r3, #24]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d11f      	bne.n	800339a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	2b03      	cmp	r3, #3
 800335e:	d856      	bhi.n	800340e <DMA_CheckFifoParam+0xce>
 8003360:	a201      	add	r2, pc, #4	@ (adr r2, 8003368 <DMA_CheckFifoParam+0x28>)
 8003362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003366:	bf00      	nop
 8003368:	08003379 	.word	0x08003379
 800336c:	0800338b 	.word	0x0800338b
 8003370:	08003379 	.word	0x08003379
 8003374:	0800340f 	.word	0x0800340f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800337c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003380:	2b00      	cmp	r3, #0
 8003382:	d046      	beq.n	8003412 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003388:	e043      	b.n	8003412 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800338e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003392:	d140      	bne.n	8003416 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003398:	e03d      	b.n	8003416 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	699b      	ldr	r3, [r3, #24]
 800339e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033a2:	d121      	bne.n	80033e8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	2b03      	cmp	r3, #3
 80033a8:	d837      	bhi.n	800341a <DMA_CheckFifoParam+0xda>
 80033aa:	a201      	add	r2, pc, #4	@ (adr r2, 80033b0 <DMA_CheckFifoParam+0x70>)
 80033ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033b0:	080033c1 	.word	0x080033c1
 80033b4:	080033c7 	.word	0x080033c7
 80033b8:	080033c1 	.word	0x080033c1
 80033bc:	080033d9 	.word	0x080033d9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	73fb      	strb	r3, [r7, #15]
      break;
 80033c4:	e030      	b.n	8003428 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d025      	beq.n	800341e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033d6:	e022      	b.n	800341e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033dc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80033e0:	d11f      	bne.n	8003422 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80033e6:	e01c      	b.n	8003422 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	d903      	bls.n	80033f6 <DMA_CheckFifoParam+0xb6>
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	2b03      	cmp	r3, #3
 80033f2:	d003      	beq.n	80033fc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80033f4:	e018      	b.n	8003428 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	73fb      	strb	r3, [r7, #15]
      break;
 80033fa:	e015      	b.n	8003428 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003400:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d00e      	beq.n	8003426 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	73fb      	strb	r3, [r7, #15]
      break;
 800340c:	e00b      	b.n	8003426 <DMA_CheckFifoParam+0xe6>
      break;
 800340e:	bf00      	nop
 8003410:	e00a      	b.n	8003428 <DMA_CheckFifoParam+0xe8>
      break;
 8003412:	bf00      	nop
 8003414:	e008      	b.n	8003428 <DMA_CheckFifoParam+0xe8>
      break;
 8003416:	bf00      	nop
 8003418:	e006      	b.n	8003428 <DMA_CheckFifoParam+0xe8>
      break;
 800341a:	bf00      	nop
 800341c:	e004      	b.n	8003428 <DMA_CheckFifoParam+0xe8>
      break;
 800341e:	bf00      	nop
 8003420:	e002      	b.n	8003428 <DMA_CheckFifoParam+0xe8>
      break;   
 8003422:	bf00      	nop
 8003424:	e000      	b.n	8003428 <DMA_CheckFifoParam+0xe8>
      break;
 8003426:	bf00      	nop
    }
  } 
  
  return status; 
 8003428:	7bfb      	ldrb	r3, [r7, #15]
}
 800342a:	4618      	mov	r0, r3
 800342c:	3714      	adds	r7, #20
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr
 8003436:	bf00      	nop

08003438 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003438:	b480      	push	{r7}
 800343a:	b089      	sub	sp, #36	@ 0x24
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003442:	2300      	movs	r3, #0
 8003444:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003446:	2300      	movs	r3, #0
 8003448:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800344a:	2300      	movs	r3, #0
 800344c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800344e:	2300      	movs	r3, #0
 8003450:	61fb      	str	r3, [r7, #28]
 8003452:	e165      	b.n	8003720 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003454:	2201      	movs	r2, #1
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	fa02 f303 	lsl.w	r3, r2, r3
 800345c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	697a      	ldr	r2, [r7, #20]
 8003464:	4013      	ands	r3, r2
 8003466:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003468:	693a      	ldr	r2, [r7, #16]
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	429a      	cmp	r2, r3
 800346e:	f040 8154 	bne.w	800371a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	f003 0303 	and.w	r3, r3, #3
 800347a:	2b01      	cmp	r3, #1
 800347c:	d005      	beq.n	800348a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003486:	2b02      	cmp	r3, #2
 8003488:	d130      	bne.n	80034ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	005b      	lsls	r3, r3, #1
 8003494:	2203      	movs	r2, #3
 8003496:	fa02 f303 	lsl.w	r3, r2, r3
 800349a:	43db      	mvns	r3, r3
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	4013      	ands	r3, r2
 80034a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	68da      	ldr	r2, [r3, #12]
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	005b      	lsls	r3, r3, #1
 80034aa:	fa02 f303 	lsl.w	r3, r2, r3
 80034ae:	69ba      	ldr	r2, [r7, #24]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	69ba      	ldr	r2, [r7, #24]
 80034b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034c0:	2201      	movs	r2, #1
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	fa02 f303 	lsl.w	r3, r2, r3
 80034c8:	43db      	mvns	r3, r3
 80034ca:	69ba      	ldr	r2, [r7, #24]
 80034cc:	4013      	ands	r3, r2
 80034ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	091b      	lsrs	r3, r3, #4
 80034d6:	f003 0201 	and.w	r2, r3, #1
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	fa02 f303 	lsl.w	r3, r2, r3
 80034e0:	69ba      	ldr	r2, [r7, #24]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	69ba      	ldr	r2, [r7, #24]
 80034ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f003 0303 	and.w	r3, r3, #3
 80034f4:	2b03      	cmp	r3, #3
 80034f6:	d017      	beq.n	8003528 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	005b      	lsls	r3, r3, #1
 8003502:	2203      	movs	r2, #3
 8003504:	fa02 f303 	lsl.w	r3, r2, r3
 8003508:	43db      	mvns	r3, r3
 800350a:	69ba      	ldr	r2, [r7, #24]
 800350c:	4013      	ands	r3, r2
 800350e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	689a      	ldr	r2, [r3, #8]
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	005b      	lsls	r3, r3, #1
 8003518:	fa02 f303 	lsl.w	r3, r2, r3
 800351c:	69ba      	ldr	r2, [r7, #24]
 800351e:	4313      	orrs	r3, r2
 8003520:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f003 0303 	and.w	r3, r3, #3
 8003530:	2b02      	cmp	r3, #2
 8003532:	d123      	bne.n	800357c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	08da      	lsrs	r2, r3, #3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	3208      	adds	r2, #8
 800353c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003540:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	f003 0307 	and.w	r3, r3, #7
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	220f      	movs	r2, #15
 800354c:	fa02 f303 	lsl.w	r3, r2, r3
 8003550:	43db      	mvns	r3, r3
 8003552:	69ba      	ldr	r2, [r7, #24]
 8003554:	4013      	ands	r3, r2
 8003556:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	691a      	ldr	r2, [r3, #16]
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	f003 0307 	and.w	r3, r3, #7
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	fa02 f303 	lsl.w	r3, r2, r3
 8003568:	69ba      	ldr	r2, [r7, #24]
 800356a:	4313      	orrs	r3, r2
 800356c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	08da      	lsrs	r2, r3, #3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	3208      	adds	r2, #8
 8003576:	69b9      	ldr	r1, [r7, #24]
 8003578:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	005b      	lsls	r3, r3, #1
 8003586:	2203      	movs	r2, #3
 8003588:	fa02 f303 	lsl.w	r3, r2, r3
 800358c:	43db      	mvns	r3, r3
 800358e:	69ba      	ldr	r2, [r7, #24]
 8003590:	4013      	ands	r3, r2
 8003592:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f003 0203 	and.w	r2, r3, #3
 800359c:	69fb      	ldr	r3, [r7, #28]
 800359e:	005b      	lsls	r3, r3, #1
 80035a0:	fa02 f303 	lsl.w	r3, r2, r3
 80035a4:	69ba      	ldr	r2, [r7, #24]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	69ba      	ldr	r2, [r7, #24]
 80035ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	f000 80ae 	beq.w	800371a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035be:	2300      	movs	r3, #0
 80035c0:	60fb      	str	r3, [r7, #12]
 80035c2:	4b5d      	ldr	r3, [pc, #372]	@ (8003738 <HAL_GPIO_Init+0x300>)
 80035c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035c6:	4a5c      	ldr	r2, [pc, #368]	@ (8003738 <HAL_GPIO_Init+0x300>)
 80035c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80035ce:	4b5a      	ldr	r3, [pc, #360]	@ (8003738 <HAL_GPIO_Init+0x300>)
 80035d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035d6:	60fb      	str	r3, [r7, #12]
 80035d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80035da:	4a58      	ldr	r2, [pc, #352]	@ (800373c <HAL_GPIO_Init+0x304>)
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	089b      	lsrs	r3, r3, #2
 80035e0:	3302      	adds	r3, #2
 80035e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	f003 0303 	and.w	r3, r3, #3
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	220f      	movs	r2, #15
 80035f2:	fa02 f303 	lsl.w	r3, r2, r3
 80035f6:	43db      	mvns	r3, r3
 80035f8:	69ba      	ldr	r2, [r7, #24]
 80035fa:	4013      	ands	r3, r2
 80035fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a4f      	ldr	r2, [pc, #316]	@ (8003740 <HAL_GPIO_Init+0x308>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d025      	beq.n	8003652 <HAL_GPIO_Init+0x21a>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a4e      	ldr	r2, [pc, #312]	@ (8003744 <HAL_GPIO_Init+0x30c>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d01f      	beq.n	800364e <HAL_GPIO_Init+0x216>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a4d      	ldr	r2, [pc, #308]	@ (8003748 <HAL_GPIO_Init+0x310>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d019      	beq.n	800364a <HAL_GPIO_Init+0x212>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a4c      	ldr	r2, [pc, #304]	@ (800374c <HAL_GPIO_Init+0x314>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d013      	beq.n	8003646 <HAL_GPIO_Init+0x20e>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4a4b      	ldr	r2, [pc, #300]	@ (8003750 <HAL_GPIO_Init+0x318>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d00d      	beq.n	8003642 <HAL_GPIO_Init+0x20a>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	4a4a      	ldr	r2, [pc, #296]	@ (8003754 <HAL_GPIO_Init+0x31c>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d007      	beq.n	800363e <HAL_GPIO_Init+0x206>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	4a49      	ldr	r2, [pc, #292]	@ (8003758 <HAL_GPIO_Init+0x320>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d101      	bne.n	800363a <HAL_GPIO_Init+0x202>
 8003636:	2306      	movs	r3, #6
 8003638:	e00c      	b.n	8003654 <HAL_GPIO_Init+0x21c>
 800363a:	2307      	movs	r3, #7
 800363c:	e00a      	b.n	8003654 <HAL_GPIO_Init+0x21c>
 800363e:	2305      	movs	r3, #5
 8003640:	e008      	b.n	8003654 <HAL_GPIO_Init+0x21c>
 8003642:	2304      	movs	r3, #4
 8003644:	e006      	b.n	8003654 <HAL_GPIO_Init+0x21c>
 8003646:	2303      	movs	r3, #3
 8003648:	e004      	b.n	8003654 <HAL_GPIO_Init+0x21c>
 800364a:	2302      	movs	r3, #2
 800364c:	e002      	b.n	8003654 <HAL_GPIO_Init+0x21c>
 800364e:	2301      	movs	r3, #1
 8003650:	e000      	b.n	8003654 <HAL_GPIO_Init+0x21c>
 8003652:	2300      	movs	r3, #0
 8003654:	69fa      	ldr	r2, [r7, #28]
 8003656:	f002 0203 	and.w	r2, r2, #3
 800365a:	0092      	lsls	r2, r2, #2
 800365c:	4093      	lsls	r3, r2
 800365e:	69ba      	ldr	r2, [r7, #24]
 8003660:	4313      	orrs	r3, r2
 8003662:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003664:	4935      	ldr	r1, [pc, #212]	@ (800373c <HAL_GPIO_Init+0x304>)
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	089b      	lsrs	r3, r3, #2
 800366a:	3302      	adds	r3, #2
 800366c:	69ba      	ldr	r2, [r7, #24]
 800366e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003672:	4b3a      	ldr	r3, [pc, #232]	@ (800375c <HAL_GPIO_Init+0x324>)
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	43db      	mvns	r3, r3
 800367c:	69ba      	ldr	r2, [r7, #24]
 800367e:	4013      	ands	r3, r2
 8003680:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d003      	beq.n	8003696 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800368e:	69ba      	ldr	r2, [r7, #24]
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	4313      	orrs	r3, r2
 8003694:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003696:	4a31      	ldr	r2, [pc, #196]	@ (800375c <HAL_GPIO_Init+0x324>)
 8003698:	69bb      	ldr	r3, [r7, #24]
 800369a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800369c:	4b2f      	ldr	r3, [pc, #188]	@ (800375c <HAL_GPIO_Init+0x324>)
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	43db      	mvns	r3, r3
 80036a6:	69ba      	ldr	r2, [r7, #24]
 80036a8:	4013      	ands	r3, r2
 80036aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d003      	beq.n	80036c0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80036b8:	69ba      	ldr	r2, [r7, #24]
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	4313      	orrs	r3, r2
 80036be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036c0:	4a26      	ldr	r2, [pc, #152]	@ (800375c <HAL_GPIO_Init+0x324>)
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80036c6:	4b25      	ldr	r3, [pc, #148]	@ (800375c <HAL_GPIO_Init+0x324>)
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	43db      	mvns	r3, r3
 80036d0:	69ba      	ldr	r2, [r7, #24]
 80036d2:	4013      	ands	r3, r2
 80036d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d003      	beq.n	80036ea <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80036e2:	69ba      	ldr	r2, [r7, #24]
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	4313      	orrs	r3, r2
 80036e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036ea:	4a1c      	ldr	r2, [pc, #112]	@ (800375c <HAL_GPIO_Init+0x324>)
 80036ec:	69bb      	ldr	r3, [r7, #24]
 80036ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036f0:	4b1a      	ldr	r3, [pc, #104]	@ (800375c <HAL_GPIO_Init+0x324>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	43db      	mvns	r3, r3
 80036fa:	69ba      	ldr	r2, [r7, #24]
 80036fc:	4013      	ands	r3, r2
 80036fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003708:	2b00      	cmp	r3, #0
 800370a:	d003      	beq.n	8003714 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	4313      	orrs	r3, r2
 8003712:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003714:	4a11      	ldr	r2, [pc, #68]	@ (800375c <HAL_GPIO_Init+0x324>)
 8003716:	69bb      	ldr	r3, [r7, #24]
 8003718:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	3301      	adds	r3, #1
 800371e:	61fb      	str	r3, [r7, #28]
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	2b0f      	cmp	r3, #15
 8003724:	f67f ae96 	bls.w	8003454 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003728:	bf00      	nop
 800372a:	bf00      	nop
 800372c:	3724      	adds	r7, #36	@ 0x24
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	40023800 	.word	0x40023800
 800373c:	40013800 	.word	0x40013800
 8003740:	40020000 	.word	0x40020000
 8003744:	40020400 	.word	0x40020400
 8003748:	40020800 	.word	0x40020800
 800374c:	40020c00 	.word	0x40020c00
 8003750:	40021000 	.word	0x40021000
 8003754:	40021400 	.word	0x40021400
 8003758:	40021800 	.word	0x40021800
 800375c:	40013c00 	.word	0x40013c00

08003760 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003760:	b480      	push	{r7}
 8003762:	b085      	sub	sp, #20
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
 8003768:	460b      	mov	r3, r1
 800376a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	691a      	ldr	r2, [r3, #16]
 8003770:	887b      	ldrh	r3, [r7, #2]
 8003772:	4013      	ands	r3, r2
 8003774:	2b00      	cmp	r3, #0
 8003776:	d002      	beq.n	800377e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003778:	2301      	movs	r3, #1
 800377a:	73fb      	strb	r3, [r7, #15]
 800377c:	e001      	b.n	8003782 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800377e:	2300      	movs	r3, #0
 8003780:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003782:	7bfb      	ldrb	r3, [r7, #15]
}
 8003784:	4618      	mov	r0, r3
 8003786:	3714      	adds	r7, #20
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	460b      	mov	r3, r1
 800379a:	807b      	strh	r3, [r7, #2]
 800379c:	4613      	mov	r3, r2
 800379e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037a0:	787b      	ldrb	r3, [r7, #1]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d003      	beq.n	80037ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037a6:	887a      	ldrh	r2, [r7, #2]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037ac:	e003      	b.n	80037b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037ae:	887b      	ldrh	r3, [r7, #2]
 80037b0:	041a      	lsls	r2, r3, #16
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	619a      	str	r2, [r3, #24]
}
 80037b6:	bf00      	nop
 80037b8:	370c      	adds	r7, #12
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr
	...

080037c4 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80037ca:	4b06      	ldr	r3, [pc, #24]	@ (80037e4 <HAL_PWR_EnableBkUpAccess+0x20>)
 80037cc:	2201      	movs	r2, #1
 80037ce:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80037d0:	4b05      	ldr	r3, [pc, #20]	@ (80037e8 <HAL_PWR_EnableBkUpAccess+0x24>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80037d6:	687b      	ldr	r3, [r7, #4]
}
 80037d8:	bf00      	nop
 80037da:	370c      	adds	r7, #12
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr
 80037e4:	420e0020 	.word	0x420e0020
 80037e8:	40007000 	.word	0x40007000

080037ec <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b086      	sub	sp, #24
 80037f0:	af02      	add	r7, sp, #8
 80037f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80037f4:	f7fe ff00 	bl	80025f8 <HAL_GetTick>
 80037f8:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d101      	bne.n	8003804 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e069      	b.n	80038d8 <HAL_QSPI_Init+0xec>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800380a:	b2db      	uxtb	r3, r3
 800380c:	2b00      	cmp	r3, #0
 800380e:	d10b      	bne.n	8003828 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003818:	6878      	ldr	r0, [r7, #4]
 800381a:	f7fe fad3 	bl	8001dc4 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800381e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f000 f85e 	bl	80038e4 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	3b01      	subs	r3, #1
 8003838:	021a      	lsls	r2, r3, #8
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	430a      	orrs	r2, r1
 8003840:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003846:	9300      	str	r3, [sp, #0]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2200      	movs	r2, #0
 800384c:	2120      	movs	r1, #32
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f000 f856 	bl	8003900 <QSPI_WaitFlagStateUntilTimeout>
 8003854:	4603      	mov	r3, r0
 8003856:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003858:	7afb      	ldrb	r3, [r7, #11]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d137      	bne.n	80038ce <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003868:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	6852      	ldr	r2, [r2, #4]
 8003870:	0611      	lsls	r1, r2, #24
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	68d2      	ldr	r2, [r2, #12]
 8003876:	4311      	orrs	r1, r2
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	69d2      	ldr	r2, [r2, #28]
 800387c:	4311      	orrs	r1, r2
 800387e:	687a      	ldr	r2, [r7, #4]
 8003880:	6a12      	ldr	r2, [r2, #32]
 8003882:	4311      	orrs	r1, r2
 8003884:	687a      	ldr	r2, [r7, #4]
 8003886:	6812      	ldr	r2, [r2, #0]
 8003888:	430b      	orrs	r3, r1
 800388a:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	685a      	ldr	r2, [r3, #4]
 8003892:	4b13      	ldr	r3, [pc, #76]	@ (80038e0 <HAL_QSPI_Init+0xf4>)
 8003894:	4013      	ands	r3, r2
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	6912      	ldr	r2, [r2, #16]
 800389a:	0411      	lsls	r1, r2, #16
 800389c:	687a      	ldr	r2, [r7, #4]
 800389e:	6952      	ldr	r2, [r2, #20]
 80038a0:	4311      	orrs	r1, r2
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	6992      	ldr	r2, [r2, #24]
 80038a6:	4311      	orrs	r1, r2
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	6812      	ldr	r2, [r2, #0]
 80038ac:	430b      	orrs	r3, r1
 80038ae:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f042 0201 	orr.w	r2, r2, #1
 80038be:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2200      	movs	r2, #0
 80038c4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 80038d6:	7afb      	ldrb	r3, [r7, #11]
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3710      	adds	r7, #16
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	ffe0f8fe 	.word	0xffe0f8fe

080038e4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	683a      	ldr	r2, [r7, #0]
 80038f2:	649a      	str	r2, [r3, #72]	@ 0x48
}
 80038f4:	bf00      	nop
 80038f6:	370c      	adds	r7, #12
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	603b      	str	r3, [r7, #0]
 800390c:	4613      	mov	r3, r2
 800390e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003910:	e01a      	b.n	8003948 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003918:	d016      	beq.n	8003948 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800391a:	f7fe fe6d 	bl	80025f8 <HAL_GetTick>
 800391e:	4602      	mov	r2, r0
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	1ad3      	subs	r3, r2, r3
 8003924:	69ba      	ldr	r2, [r7, #24]
 8003926:	429a      	cmp	r2, r3
 8003928:	d302      	bcc.n	8003930 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d10b      	bne.n	8003948 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2204      	movs	r2, #4
 8003934:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800393c:	f043 0201 	orr.w	r2, r3, #1
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e00e      	b.n	8003966 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	689a      	ldr	r2, [r3, #8]
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	4013      	ands	r3, r2
 8003952:	2b00      	cmp	r3, #0
 8003954:	bf14      	ite	ne
 8003956:	2301      	movne	r3, #1
 8003958:	2300      	moveq	r3, #0
 800395a:	b2db      	uxtb	r3, r3
 800395c:	461a      	mov	r2, r3
 800395e:	79fb      	ldrb	r3, [r7, #7]
 8003960:	429a      	cmp	r2, r3
 8003962:	d1d6      	bne.n	8003912 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003964:	2300      	movs	r3, #0
}
 8003966:	4618      	mov	r0, r3
 8003968:	3710      	adds	r7, #16
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
	...

08003970 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b084      	sub	sp, #16
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d101      	bne.n	8003984 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e0cc      	b.n	8003b1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003984:	4b68      	ldr	r3, [pc, #416]	@ (8003b28 <HAL_RCC_ClockConfig+0x1b8>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 0307 	and.w	r3, r3, #7
 800398c:	683a      	ldr	r2, [r7, #0]
 800398e:	429a      	cmp	r2, r3
 8003990:	d90c      	bls.n	80039ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003992:	4b65      	ldr	r3, [pc, #404]	@ (8003b28 <HAL_RCC_ClockConfig+0x1b8>)
 8003994:	683a      	ldr	r2, [r7, #0]
 8003996:	b2d2      	uxtb	r2, r2
 8003998:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800399a:	4b63      	ldr	r3, [pc, #396]	@ (8003b28 <HAL_RCC_ClockConfig+0x1b8>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0307 	and.w	r3, r3, #7
 80039a2:	683a      	ldr	r2, [r7, #0]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d001      	beq.n	80039ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	e0b8      	b.n	8003b1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0302 	and.w	r3, r3, #2
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d020      	beq.n	80039fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0304 	and.w	r3, r3, #4
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d005      	beq.n	80039d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039c4:	4b59      	ldr	r3, [pc, #356]	@ (8003b2c <HAL_RCC_ClockConfig+0x1bc>)
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	4a58      	ldr	r2, [pc, #352]	@ (8003b2c <HAL_RCC_ClockConfig+0x1bc>)
 80039ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80039ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 0308 	and.w	r3, r3, #8
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d005      	beq.n	80039e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039dc:	4b53      	ldr	r3, [pc, #332]	@ (8003b2c <HAL_RCC_ClockConfig+0x1bc>)
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	4a52      	ldr	r2, [pc, #328]	@ (8003b2c <HAL_RCC_ClockConfig+0x1bc>)
 80039e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80039e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039e8:	4b50      	ldr	r3, [pc, #320]	@ (8003b2c <HAL_RCC_ClockConfig+0x1bc>)
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	494d      	ldr	r1, [pc, #308]	@ (8003b2c <HAL_RCC_ClockConfig+0x1bc>)
 80039f6:	4313      	orrs	r3, r2
 80039f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0301 	and.w	r3, r3, #1
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d044      	beq.n	8003a90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	2b01      	cmp	r3, #1
 8003a0c:	d107      	bne.n	8003a1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a0e:	4b47      	ldr	r3, [pc, #284]	@ (8003b2c <HAL_RCC_ClockConfig+0x1bc>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d119      	bne.n	8003a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e07f      	b.n	8003b1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	d003      	beq.n	8003a2e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a2a:	2b03      	cmp	r3, #3
 8003a2c:	d107      	bne.n	8003a3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a2e:	4b3f      	ldr	r3, [pc, #252]	@ (8003b2c <HAL_RCC_ClockConfig+0x1bc>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d109      	bne.n	8003a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e06f      	b.n	8003b1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a3e:	4b3b      	ldr	r3, [pc, #236]	@ (8003b2c <HAL_RCC_ClockConfig+0x1bc>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0302 	and.w	r3, r3, #2
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d101      	bne.n	8003a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e067      	b.n	8003b1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a4e:	4b37      	ldr	r3, [pc, #220]	@ (8003b2c <HAL_RCC_ClockConfig+0x1bc>)
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	f023 0203 	bic.w	r2, r3, #3
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	4934      	ldr	r1, [pc, #208]	@ (8003b2c <HAL_RCC_ClockConfig+0x1bc>)
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a60:	f7fe fdca 	bl	80025f8 <HAL_GetTick>
 8003a64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a66:	e00a      	b.n	8003a7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a68:	f7fe fdc6 	bl	80025f8 <HAL_GetTick>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d901      	bls.n	8003a7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e04f      	b.n	8003b1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a7e:	4b2b      	ldr	r3, [pc, #172]	@ (8003b2c <HAL_RCC_ClockConfig+0x1bc>)
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f003 020c 	and.w	r2, r3, #12
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d1eb      	bne.n	8003a68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a90:	4b25      	ldr	r3, [pc, #148]	@ (8003b28 <HAL_RCC_ClockConfig+0x1b8>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 0307 	and.w	r3, r3, #7
 8003a98:	683a      	ldr	r2, [r7, #0]
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	d20c      	bcs.n	8003ab8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a9e:	4b22      	ldr	r3, [pc, #136]	@ (8003b28 <HAL_RCC_ClockConfig+0x1b8>)
 8003aa0:	683a      	ldr	r2, [r7, #0]
 8003aa2:	b2d2      	uxtb	r2, r2
 8003aa4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aa6:	4b20      	ldr	r3, [pc, #128]	@ (8003b28 <HAL_RCC_ClockConfig+0x1b8>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0307 	and.w	r3, r3, #7
 8003aae:	683a      	ldr	r2, [r7, #0]
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d001      	beq.n	8003ab8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e032      	b.n	8003b1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0304 	and.w	r3, r3, #4
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d008      	beq.n	8003ad6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ac4:	4b19      	ldr	r3, [pc, #100]	@ (8003b2c <HAL_RCC_ClockConfig+0x1bc>)
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	4916      	ldr	r1, [pc, #88]	@ (8003b2c <HAL_RCC_ClockConfig+0x1bc>)
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0308 	and.w	r3, r3, #8
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d009      	beq.n	8003af6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ae2:	4b12      	ldr	r3, [pc, #72]	@ (8003b2c <HAL_RCC_ClockConfig+0x1bc>)
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	691b      	ldr	r3, [r3, #16]
 8003aee:	00db      	lsls	r3, r3, #3
 8003af0:	490e      	ldr	r1, [pc, #56]	@ (8003b2c <HAL_RCC_ClockConfig+0x1bc>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003af6:	f000 f821 	bl	8003b3c <HAL_RCC_GetSysClockFreq>
 8003afa:	4602      	mov	r2, r0
 8003afc:	4b0b      	ldr	r3, [pc, #44]	@ (8003b2c <HAL_RCC_ClockConfig+0x1bc>)
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	091b      	lsrs	r3, r3, #4
 8003b02:	f003 030f 	and.w	r3, r3, #15
 8003b06:	490a      	ldr	r1, [pc, #40]	@ (8003b30 <HAL_RCC_ClockConfig+0x1c0>)
 8003b08:	5ccb      	ldrb	r3, [r1, r3]
 8003b0a:	fa22 f303 	lsr.w	r3, r2, r3
 8003b0e:	4a09      	ldr	r2, [pc, #36]	@ (8003b34 <HAL_RCC_ClockConfig+0x1c4>)
 8003b10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003b12:	4b09      	ldr	r3, [pc, #36]	@ (8003b38 <HAL_RCC_ClockConfig+0x1c8>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4618      	mov	r0, r3
 8003b18:	f7fe fd2a 	bl	8002570 <HAL_InitTick>

  return HAL_OK;
 8003b1c:	2300      	movs	r3, #0
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3710      	adds	r7, #16
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	40023c00 	.word	0x40023c00
 8003b2c:	40023800 	.word	0x40023800
 8003b30:	08007208 	.word	0x08007208
 8003b34:	20000000 	.word	0x20000000
 8003b38:	20000004 	.word	0x20000004

08003b3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b40:	b090      	sub	sp, #64	@ 0x40
 8003b42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003b44:	2300      	movs	r3, #0
 8003b46:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003b50:	2300      	movs	r3, #0
 8003b52:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b54:	4b59      	ldr	r3, [pc, #356]	@ (8003cbc <HAL_RCC_GetSysClockFreq+0x180>)
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f003 030c 	and.w	r3, r3, #12
 8003b5c:	2b08      	cmp	r3, #8
 8003b5e:	d00d      	beq.n	8003b7c <HAL_RCC_GetSysClockFreq+0x40>
 8003b60:	2b08      	cmp	r3, #8
 8003b62:	f200 80a1 	bhi.w	8003ca8 <HAL_RCC_GetSysClockFreq+0x16c>
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d002      	beq.n	8003b70 <HAL_RCC_GetSysClockFreq+0x34>
 8003b6a:	2b04      	cmp	r3, #4
 8003b6c:	d003      	beq.n	8003b76 <HAL_RCC_GetSysClockFreq+0x3a>
 8003b6e:	e09b      	b.n	8003ca8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b70:	4b53      	ldr	r3, [pc, #332]	@ (8003cc0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003b72:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003b74:	e09b      	b.n	8003cae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b76:	4b53      	ldr	r3, [pc, #332]	@ (8003cc4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b78:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003b7a:	e098      	b.n	8003cae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b7c:	4b4f      	ldr	r3, [pc, #316]	@ (8003cbc <HAL_RCC_GetSysClockFreq+0x180>)
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b84:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b86:	4b4d      	ldr	r3, [pc, #308]	@ (8003cbc <HAL_RCC_GetSysClockFreq+0x180>)
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d028      	beq.n	8003be4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b92:	4b4a      	ldr	r3, [pc, #296]	@ (8003cbc <HAL_RCC_GetSysClockFreq+0x180>)
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	099b      	lsrs	r3, r3, #6
 8003b98:	2200      	movs	r2, #0
 8003b9a:	623b      	str	r3, [r7, #32]
 8003b9c:	627a      	str	r2, [r7, #36]	@ 0x24
 8003b9e:	6a3b      	ldr	r3, [r7, #32]
 8003ba0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003ba4:	2100      	movs	r1, #0
 8003ba6:	4b47      	ldr	r3, [pc, #284]	@ (8003cc4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ba8:	fb03 f201 	mul.w	r2, r3, r1
 8003bac:	2300      	movs	r3, #0
 8003bae:	fb00 f303 	mul.w	r3, r0, r3
 8003bb2:	4413      	add	r3, r2
 8003bb4:	4a43      	ldr	r2, [pc, #268]	@ (8003cc4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003bb6:	fba0 1202 	umull	r1, r2, r0, r2
 8003bba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003bbc:	460a      	mov	r2, r1
 8003bbe:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003bc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003bc2:	4413      	add	r3, r2
 8003bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bc8:	2200      	movs	r2, #0
 8003bca:	61bb      	str	r3, [r7, #24]
 8003bcc:	61fa      	str	r2, [r7, #28]
 8003bce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003bd2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003bd6:	f7fc fb73 	bl	80002c0 <__aeabi_uldivmod>
 8003bda:	4602      	mov	r2, r0
 8003bdc:	460b      	mov	r3, r1
 8003bde:	4613      	mov	r3, r2
 8003be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003be2:	e053      	b.n	8003c8c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003be4:	4b35      	ldr	r3, [pc, #212]	@ (8003cbc <HAL_RCC_GetSysClockFreq+0x180>)
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	099b      	lsrs	r3, r3, #6
 8003bea:	2200      	movs	r2, #0
 8003bec:	613b      	str	r3, [r7, #16]
 8003bee:	617a      	str	r2, [r7, #20]
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003bf6:	f04f 0b00 	mov.w	fp, #0
 8003bfa:	4652      	mov	r2, sl
 8003bfc:	465b      	mov	r3, fp
 8003bfe:	f04f 0000 	mov.w	r0, #0
 8003c02:	f04f 0100 	mov.w	r1, #0
 8003c06:	0159      	lsls	r1, r3, #5
 8003c08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c0c:	0150      	lsls	r0, r2, #5
 8003c0e:	4602      	mov	r2, r0
 8003c10:	460b      	mov	r3, r1
 8003c12:	ebb2 080a 	subs.w	r8, r2, sl
 8003c16:	eb63 090b 	sbc.w	r9, r3, fp
 8003c1a:	f04f 0200 	mov.w	r2, #0
 8003c1e:	f04f 0300 	mov.w	r3, #0
 8003c22:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003c26:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003c2a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003c2e:	ebb2 0408 	subs.w	r4, r2, r8
 8003c32:	eb63 0509 	sbc.w	r5, r3, r9
 8003c36:	f04f 0200 	mov.w	r2, #0
 8003c3a:	f04f 0300 	mov.w	r3, #0
 8003c3e:	00eb      	lsls	r3, r5, #3
 8003c40:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c44:	00e2      	lsls	r2, r4, #3
 8003c46:	4614      	mov	r4, r2
 8003c48:	461d      	mov	r5, r3
 8003c4a:	eb14 030a 	adds.w	r3, r4, sl
 8003c4e:	603b      	str	r3, [r7, #0]
 8003c50:	eb45 030b 	adc.w	r3, r5, fp
 8003c54:	607b      	str	r3, [r7, #4]
 8003c56:	f04f 0200 	mov.w	r2, #0
 8003c5a:	f04f 0300 	mov.w	r3, #0
 8003c5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c62:	4629      	mov	r1, r5
 8003c64:	028b      	lsls	r3, r1, #10
 8003c66:	4621      	mov	r1, r4
 8003c68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c6c:	4621      	mov	r1, r4
 8003c6e:	028a      	lsls	r2, r1, #10
 8003c70:	4610      	mov	r0, r2
 8003c72:	4619      	mov	r1, r3
 8003c74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c76:	2200      	movs	r2, #0
 8003c78:	60bb      	str	r3, [r7, #8]
 8003c7a:	60fa      	str	r2, [r7, #12]
 8003c7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c80:	f7fc fb1e 	bl	80002c0 <__aeabi_uldivmod>
 8003c84:	4602      	mov	r2, r0
 8003c86:	460b      	mov	r3, r1
 8003c88:	4613      	mov	r3, r2
 8003c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8003cbc <HAL_RCC_GetSysClockFreq+0x180>)
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	0c1b      	lsrs	r3, r3, #16
 8003c92:	f003 0303 	and.w	r3, r3, #3
 8003c96:	3301      	adds	r3, #1
 8003c98:	005b      	lsls	r3, r3, #1
 8003c9a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003c9c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ca0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ca6:	e002      	b.n	8003cae <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ca8:	4b05      	ldr	r3, [pc, #20]	@ (8003cc0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003caa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003cac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003cae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3740      	adds	r7, #64	@ 0x40
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003cba:	bf00      	nop
 8003cbc:	40023800 	.word	0x40023800
 8003cc0:	00f42400 	.word	0x00f42400
 8003cc4:	01312d00 	.word	0x01312d00

08003cc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ccc:	4b03      	ldr	r3, [pc, #12]	@ (8003cdc <HAL_RCC_GetHCLKFreq+0x14>)
 8003cce:	681b      	ldr	r3, [r3, #0]
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop
 8003cdc:	20000000 	.word	0x20000000

08003ce0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ce4:	f7ff fff0 	bl	8003cc8 <HAL_RCC_GetHCLKFreq>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	4b05      	ldr	r3, [pc, #20]	@ (8003d00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	0a9b      	lsrs	r3, r3, #10
 8003cf0:	f003 0307 	and.w	r3, r3, #7
 8003cf4:	4903      	ldr	r1, [pc, #12]	@ (8003d04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cf6:	5ccb      	ldrb	r3, [r1, r3]
 8003cf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	40023800 	.word	0x40023800
 8003d04:	08007218 	.word	0x08007218

08003d08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003d0c:	f7ff ffdc 	bl	8003cc8 <HAL_RCC_GetHCLKFreq>
 8003d10:	4602      	mov	r2, r0
 8003d12:	4b05      	ldr	r3, [pc, #20]	@ (8003d28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	0b5b      	lsrs	r3, r3, #13
 8003d18:	f003 0307 	and.w	r3, r3, #7
 8003d1c:	4903      	ldr	r1, [pc, #12]	@ (8003d2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d1e:	5ccb      	ldrb	r3, [r1, r3]
 8003d20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	40023800 	.word	0x40023800
 8003d2c:	08007218 	.word	0x08007218

08003d30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b086      	sub	sp, #24
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0U;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	60fb      	str	r3, [r7, #12]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 8003d40:	2300      	movs	r3, #0
 8003d42:	617b      	str	r3, [r7, #20]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 0301 	and.w	r3, r3, #1
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d010      	beq.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x42>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8003d50:	4b87      	ldr	r3, [pc, #540]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d56:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	695b      	ldr	r3, [r3, #20]
 8003d5e:	4984      	ldr	r1, [pc, #528]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d60:	4313      	orrs	r3, r2
 8003d62:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	695b      	ldr	r3, [r3, #20]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d101      	bne.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x42>
    {
      plli2sused = 1U;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0302 	and.w	r3, r3, #2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d010      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8003d7e:	4b7c      	ldr	r3, [pc, #496]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d84:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	699b      	ldr	r3, [r3, #24]
 8003d8c:	4978      	ldr	r1, [pc, #480]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	699b      	ldr	r3, [r3, #24]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d101      	bne.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x70>
    {
      plli2sused = 1U;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	617b      	str	r3, [r7, #20]
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0308 	and.w	r3, r3, #8
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	f000 8083 	beq.w	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003dae:	2300      	movs	r3, #0
 8003db0:	60bb      	str	r3, [r7, #8]
 8003db2:	4b6f      	ldr	r3, [pc, #444]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db6:	4a6e      	ldr	r2, [pc, #440]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003db8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003dbe:	4b6c      	ldr	r3, [pc, #432]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dc6:	60bb      	str	r3, [r7, #8]
 8003dc8:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003dca:	4b6a      	ldr	r3, [pc, #424]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a69      	ldr	r2, [pc, #420]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003dd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dd4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003dd6:	f7fe fc0f 	bl	80025f8 <HAL_GetTick>
 8003dda:	6138      	str	r0, [r7, #16]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003ddc:	e008      	b.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dde:	f7fe fc0b 	bl	80025f8 <HAL_GetTick>
 8003de2:	4602      	mov	r2, r0
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	1ad3      	subs	r3, r2, r3
 8003de8:	2b02      	cmp	r3, #2
 8003dea:	d901      	bls.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      {
        return HAL_TIMEOUT;
 8003dec:	2303      	movs	r3, #3
 8003dee:	e162      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x386>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003df0:	4b60      	ldr	r3, [pc, #384]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d0f0      	beq.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0xae>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003dfc:	4b5c      	ldr	r3, [pc, #368]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003dfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e00:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e04:	60fb      	str	r3, [r7, #12]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d02f      	beq.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	69db      	ldr	r3, [r3, #28]
 8003e10:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e14:	68fa      	ldr	r2, [r7, #12]
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d028      	beq.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e1a:	4b55      	ldr	r3, [pc, #340]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e22:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003e24:	4b54      	ldr	r3, [pc, #336]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003e26:	2201      	movs	r2, #1
 8003e28:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e2a:	4b53      	ldr	r3, [pc, #332]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003e30:	4a4f      	ldr	r2, [pc, #316]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003e36:	4b4e      	ldr	r3, [pc, #312]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e3a:	f003 0301 	and.w	r3, r3, #1
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d114      	bne.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003e42:	f7fe fbd9 	bl	80025f8 <HAL_GetTick>
 8003e46:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e48:	e00a      	b.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0x130>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e4a:	f7fe fbd5 	bl	80025f8 <HAL_GetTick>
 8003e4e:	4602      	mov	r2, r0
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	1ad3      	subs	r3, r2, r3
 8003e54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d901      	bls.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0x130>
          {
            return HAL_TIMEOUT;
 8003e5c:	2303      	movs	r3, #3
 8003e5e:	e12a      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x386>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e60:	4b43      	ldr	r3, [pc, #268]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e64:	f003 0302 	and.w	r3, r3, #2
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d0ee      	beq.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x11a>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	69db      	ldr	r3, [r3, #28]
 8003e70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e74:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e78:	d10d      	bne.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8003e7a:	4b3d      	ldr	r3, [pc, #244]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	69db      	ldr	r3, [r3, #28]
 8003e86:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003e8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e8e:	4938      	ldr	r1, [pc, #224]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	608b      	str	r3, [r1, #8]
 8003e94:	e005      	b.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x172>
 8003e96:	4b36      	ldr	r3, [pc, #216]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	4a35      	ldr	r2, [pc, #212]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e9c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003ea0:	6093      	str	r3, [r2, #8]
 8003ea2:	4b33      	ldr	r3, [pc, #204]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ea4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	69db      	ldr	r3, [r3, #28]
 8003eaa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003eae:	4930      	ldr	r1, [pc, #192]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 0304 	and.w	r3, r3, #4
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d004      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 8003ec6:	4b2d      	ldr	r3, [pc, #180]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8003ec8:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0310 	and.w	r3, r3, #16
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d00a      	beq.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8003ed6:	4b26      	ldr	r3, [pc, #152]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ed8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003edc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee4:	4922      	ldr	r1, [pc, #136]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 0320 	and.w	r3, r3, #32
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d011      	beq.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003ef8:	4b1d      	ldr	r3, [pc, #116]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003efa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003efe:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f06:	491a      	ldr	r1, [pc, #104]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f16:	d101      	bne.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      plli2sused = 1U;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d00a      	beq.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8003f28:	4b11      	ldr	r3, [pc, #68]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f2e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a1b      	ldr	r3, [r3, #32]
 8003f36:	490e      	ldr	r1, [pc, #56]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d004      	beq.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2b80      	cmp	r3, #128	@ 0x80
 8003f4a:	f040 8091 	bne.w	8004070 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003f4e:	4b0c      	ldr	r3, [pc, #48]	@ (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003f50:	2200      	movs	r2, #0
 8003f52:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003f54:	f7fe fb50 	bl	80025f8 <HAL_GetTick>
 8003f58:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003f5a:	e013      	b.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003f5c:	f7fe fb4c 	bl	80025f8 <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	2b02      	cmp	r3, #2
 8003f68:	d90c      	bls.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x254>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	e0a3      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x386>
 8003f6e:	bf00      	nop
 8003f70:	40023800 	.word	0x40023800
 8003f74:	40007000 	.word	0x40007000
 8003f78:	42470e40 	.word	0x42470e40
 8003f7c:	424711e0 	.word	0x424711e0
 8003f80:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003f84:	4b4e      	ldr	r3, [pc, #312]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d1e5      	bne.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 8003f90:	4a4c      	ldr	r2, [pc, #304]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x394>)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f96:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0301 	and.w	r3, r3, #1
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d003      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x27c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	695b      	ldr	r3, [r3, #20]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d023      	beq.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d003      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x290>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	699b      	ldr	r3, [r3, #24]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d019      	beq.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0320 	and.w	r3, r3, #32
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d004      	beq.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003fd4:	d00e      	beq.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d019      	beq.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6a1b      	ldr	r3, [r3, #32]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d115      	bne.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ff2:	d110      	bne.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685a      	ldr	r2, [r3, #4]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	019b      	lsls	r3, r3, #6
 8003ffe:	431a      	orrs	r2, r3
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	68db      	ldr	r3, [r3, #12]
 8004004:	061b      	lsls	r3, r3, #24
 8004006:	431a      	orrs	r2, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	691b      	ldr	r3, [r3, #16]
 800400c:	071b      	lsls	r3, r3, #28
 800400e:	492c      	ldr	r1, [pc, #176]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8004010:	4313      	orrs	r3, r2
 8004012:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800401e:	2b00      	cmp	r3, #0
 8004020:	d010      	beq.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x314>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	685a      	ldr	r2, [r3, #4]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	019b      	lsls	r3, r3, #6
 800402c:	431a      	orrs	r2, r3
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	061b      	lsls	r3, r3, #24
 8004034:	431a      	orrs	r2, r3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	691b      	ldr	r3, [r3, #16]
 800403a:	071b      	lsls	r3, r3, #28
 800403c:	4920      	ldr	r1, [pc, #128]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 800403e:	4313      	orrs	r3, r2
 8004040:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004044:	4b20      	ldr	r3, [pc, #128]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8004046:	2201      	movs	r2, #1
 8004048:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800404a:	f7fe fad5 	bl	80025f8 <HAL_GetTick>
 800404e:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004050:	e008      	b.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004052:	f7fe fad1 	bl	80025f8 <HAL_GetTick>
 8004056:	4602      	mov	r2, r0
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	1ad3      	subs	r3, r2, r3
 800405c:	2b02      	cmp	r3, #2
 800405e:	d901      	bls.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x334>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004060:	2303      	movs	r3, #3
 8004062:	e028      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x386>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004064:	4b16      	ldr	r3, [pc, #88]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800406c:	2b00      	cmp	r3, #0
 800406e:	d0f0      	beq.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x322>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004078:	2b00      	cmp	r3, #0
 800407a:	d00a      	beq.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800407c:	4b10      	ldr	r3, [pc, #64]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 800407e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004082:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800408a:	490d      	ldr	r1, [pc, #52]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 800408c:	4313      	orrs	r3, r2
 800408e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800409a:	2b00      	cmp	r3, #0
 800409c:	d00a      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800409e:	4b08      	ldr	r3, [pc, #32]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80040a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040a4:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ac:	4904      	ldr	r1, [pc, #16]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 80040b4:	2300      	movs	r3, #0
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3718      	adds	r7, #24
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop
 80040c0:	40023800 	.word	0x40023800
 80040c4:	424710d8 	.word	0x424710d8
 80040c8:	42470068 	.word	0x42470068

080040cc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b086      	sub	sp, #24
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d101      	bne.n	80040de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e273      	b.n	80045c6 <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 0301 	and.w	r3, r3, #1
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d075      	beq.n	80041d6 <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80040ea:	4b88      	ldr	r3, [pc, #544]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	f003 030c 	and.w	r3, r3, #12
 80040f2:	2b04      	cmp	r3, #4
 80040f4:	d00c      	beq.n	8004110 <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040f6:	4b85      	ldr	r3, [pc, #532]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	f003 030c 	and.w	r3, r3, #12
        || \
 80040fe:	2b08      	cmp	r3, #8
 8004100:	d112      	bne.n	8004128 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004102:	4b82      	ldr	r3, [pc, #520]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800410a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800410e:	d10b      	bne.n	8004128 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004110:	4b7e      	ldr	r3, [pc, #504]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004118:	2b00      	cmp	r3, #0
 800411a:	d05b      	beq.n	80041d4 <HAL_RCC_OscConfig+0x108>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d157      	bne.n	80041d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e24e      	b.n	80045c6 <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004130:	d106      	bne.n	8004140 <HAL_RCC_OscConfig+0x74>
 8004132:	4b76      	ldr	r3, [pc, #472]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a75      	ldr	r2, [pc, #468]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 8004138:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800413c:	6013      	str	r3, [r2, #0]
 800413e:	e01d      	b.n	800417c <HAL_RCC_OscConfig+0xb0>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004148:	d10c      	bne.n	8004164 <HAL_RCC_OscConfig+0x98>
 800414a:	4b70      	ldr	r3, [pc, #448]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a6f      	ldr	r2, [pc, #444]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 8004150:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004154:	6013      	str	r3, [r2, #0]
 8004156:	4b6d      	ldr	r3, [pc, #436]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a6c      	ldr	r2, [pc, #432]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 800415c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004160:	6013      	str	r3, [r2, #0]
 8004162:	e00b      	b.n	800417c <HAL_RCC_OscConfig+0xb0>
 8004164:	4b69      	ldr	r3, [pc, #420]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a68      	ldr	r2, [pc, #416]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 800416a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800416e:	6013      	str	r3, [r2, #0]
 8004170:	4b66      	ldr	r3, [pc, #408]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a65      	ldr	r2, [pc, #404]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 8004176:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800417a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d013      	beq.n	80041ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004184:	f7fe fa38 	bl	80025f8 <HAL_GetTick>
 8004188:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800418a:	e008      	b.n	800419e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800418c:	f7fe fa34 	bl	80025f8 <HAL_GetTick>
 8004190:	4602      	mov	r2, r0
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	1ad3      	subs	r3, r2, r3
 8004196:	2b64      	cmp	r3, #100	@ 0x64
 8004198:	d901      	bls.n	800419e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800419a:	2303      	movs	r3, #3
 800419c:	e213      	b.n	80045c6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800419e:	4b5b      	ldr	r3, [pc, #364]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d0f0      	beq.n	800418c <HAL_RCC_OscConfig+0xc0>
 80041aa:	e014      	b.n	80041d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ac:	f7fe fa24 	bl	80025f8 <HAL_GetTick>
 80041b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041b2:	e008      	b.n	80041c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041b4:	f7fe fa20 	bl	80025f8 <HAL_GetTick>
 80041b8:	4602      	mov	r2, r0
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	2b64      	cmp	r3, #100	@ 0x64
 80041c0:	d901      	bls.n	80041c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	e1ff      	b.n	80045c6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041c6:	4b51      	ldr	r3, [pc, #324]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d1f0      	bne.n	80041b4 <HAL_RCC_OscConfig+0xe8>
 80041d2:	e000      	b.n	80041d6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0302 	and.w	r3, r3, #2
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d063      	beq.n	80042aa <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80041e2:	4b4a      	ldr	r3, [pc, #296]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	f003 030c 	and.w	r3, r3, #12
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d00b      	beq.n	8004206 <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041ee:	4b47      	ldr	r3, [pc, #284]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	f003 030c 	and.w	r3, r3, #12
        || \
 80041f6:	2b08      	cmp	r3, #8
 80041f8:	d11c      	bne.n	8004234 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041fa:	4b44      	ldr	r3, [pc, #272]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004202:	2b00      	cmp	r3, #0
 8004204:	d116      	bne.n	8004234 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004206:	4b41      	ldr	r3, [pc, #260]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0302 	and.w	r3, r3, #2
 800420e:	2b00      	cmp	r3, #0
 8004210:	d005      	beq.n	800421e <HAL_RCC_OscConfig+0x152>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	2b01      	cmp	r3, #1
 8004218:	d001      	beq.n	800421e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e1d3      	b.n	80045c6 <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800421e:	4b3b      	ldr	r3, [pc, #236]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	691b      	ldr	r3, [r3, #16]
 800422a:	00db      	lsls	r3, r3, #3
 800422c:	4937      	ldr	r1, [pc, #220]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 800422e:	4313      	orrs	r3, r2
 8004230:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004232:	e03a      	b.n	80042aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d020      	beq.n	800427e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800423c:	4b34      	ldr	r3, [pc, #208]	@ (8004310 <HAL_RCC_OscConfig+0x244>)
 800423e:	2201      	movs	r2, #1
 8004240:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004242:	f7fe f9d9 	bl	80025f8 <HAL_GetTick>
 8004246:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004248:	e008      	b.n	800425c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800424a:	f7fe f9d5 	bl	80025f8 <HAL_GetTick>
 800424e:	4602      	mov	r2, r0
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	2b02      	cmp	r3, #2
 8004256:	d901      	bls.n	800425c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004258:	2303      	movs	r3, #3
 800425a:	e1b4      	b.n	80045c6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800425c:	4b2b      	ldr	r3, [pc, #172]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f003 0302 	and.w	r3, r3, #2
 8004264:	2b00      	cmp	r3, #0
 8004266:	d0f0      	beq.n	800424a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004268:	4b28      	ldr	r3, [pc, #160]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	691b      	ldr	r3, [r3, #16]
 8004274:	00db      	lsls	r3, r3, #3
 8004276:	4925      	ldr	r1, [pc, #148]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 8004278:	4313      	orrs	r3, r2
 800427a:	600b      	str	r3, [r1, #0]
 800427c:	e015      	b.n	80042aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800427e:	4b24      	ldr	r3, [pc, #144]	@ (8004310 <HAL_RCC_OscConfig+0x244>)
 8004280:	2200      	movs	r2, #0
 8004282:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004284:	f7fe f9b8 	bl	80025f8 <HAL_GetTick>
 8004288:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800428a:	e008      	b.n	800429e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800428c:	f7fe f9b4 	bl	80025f8 <HAL_GetTick>
 8004290:	4602      	mov	r2, r0
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	2b02      	cmp	r3, #2
 8004298:	d901      	bls.n	800429e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	e193      	b.n	80045c6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800429e:	4b1b      	ldr	r3, [pc, #108]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f003 0302 	and.w	r3, r3, #2
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d1f0      	bne.n	800428c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 0308 	and.w	r3, r3, #8
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d036      	beq.n	8004324 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	695b      	ldr	r3, [r3, #20]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d016      	beq.n	80042ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042be:	4b15      	ldr	r3, [pc, #84]	@ (8004314 <HAL_RCC_OscConfig+0x248>)
 80042c0:	2201      	movs	r2, #1
 80042c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042c4:	f7fe f998 	bl	80025f8 <HAL_GetTick>
 80042c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042ca:	e008      	b.n	80042de <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042cc:	f7fe f994 	bl	80025f8 <HAL_GetTick>
 80042d0:	4602      	mov	r2, r0
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	2b02      	cmp	r3, #2
 80042d8:	d901      	bls.n	80042de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e173      	b.n	80045c6 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042de:	4b0b      	ldr	r3, [pc, #44]	@ (800430c <HAL_RCC_OscConfig+0x240>)
 80042e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042e2:	f003 0302 	and.w	r3, r3, #2
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d0f0      	beq.n	80042cc <HAL_RCC_OscConfig+0x200>
 80042ea:	e01b      	b.n	8004324 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042ec:	4b09      	ldr	r3, [pc, #36]	@ (8004314 <HAL_RCC_OscConfig+0x248>)
 80042ee:	2200      	movs	r2, #0
 80042f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042f2:	f7fe f981 	bl	80025f8 <HAL_GetTick>
 80042f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042f8:	e00e      	b.n	8004318 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042fa:	f7fe f97d 	bl	80025f8 <HAL_GetTick>
 80042fe:	4602      	mov	r2, r0
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	1ad3      	subs	r3, r2, r3
 8004304:	2b02      	cmp	r3, #2
 8004306:	d907      	bls.n	8004318 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004308:	2303      	movs	r3, #3
 800430a:	e15c      	b.n	80045c6 <HAL_RCC_OscConfig+0x4fa>
 800430c:	40023800 	.word	0x40023800
 8004310:	42470000 	.word	0x42470000
 8004314:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004318:	4b8a      	ldr	r3, [pc, #552]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 800431a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800431c:	f003 0302 	and.w	r3, r3, #2
 8004320:	2b00      	cmp	r3, #0
 8004322:	d1ea      	bne.n	80042fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0304 	and.w	r3, r3, #4
 800432c:	2b00      	cmp	r3, #0
 800432e:	f000 8097 	beq.w	8004460 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004332:	2300      	movs	r3, #0
 8004334:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004336:	4b83      	ldr	r3, [pc, #524]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 8004338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800433a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800433e:	2b00      	cmp	r3, #0
 8004340:	d10f      	bne.n	8004362 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004342:	2300      	movs	r3, #0
 8004344:	60bb      	str	r3, [r7, #8]
 8004346:	4b7f      	ldr	r3, [pc, #508]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 8004348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800434a:	4a7e      	ldr	r2, [pc, #504]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 800434c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004350:	6413      	str	r3, [r2, #64]	@ 0x40
 8004352:	4b7c      	ldr	r3, [pc, #496]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 8004354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004356:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800435a:	60bb      	str	r3, [r7, #8]
 800435c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800435e:	2301      	movs	r3, #1
 8004360:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004362:	4b79      	ldr	r3, [pc, #484]	@ (8004548 <HAL_RCC_OscConfig+0x47c>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800436a:	2b00      	cmp	r3, #0
 800436c:	d118      	bne.n	80043a0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800436e:	4b76      	ldr	r3, [pc, #472]	@ (8004548 <HAL_RCC_OscConfig+0x47c>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a75      	ldr	r2, [pc, #468]	@ (8004548 <HAL_RCC_OscConfig+0x47c>)
 8004374:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004378:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800437a:	f7fe f93d 	bl	80025f8 <HAL_GetTick>
 800437e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004380:	e008      	b.n	8004394 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004382:	f7fe f939 	bl	80025f8 <HAL_GetTick>
 8004386:	4602      	mov	r2, r0
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	1ad3      	subs	r3, r2, r3
 800438c:	2b02      	cmp	r3, #2
 800438e:	d901      	bls.n	8004394 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004390:	2303      	movs	r3, #3
 8004392:	e118      	b.n	80045c6 <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004394:	4b6c      	ldr	r3, [pc, #432]	@ (8004548 <HAL_RCC_OscConfig+0x47c>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800439c:	2b00      	cmp	r3, #0
 800439e:	d0f0      	beq.n	8004382 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d106      	bne.n	80043b6 <HAL_RCC_OscConfig+0x2ea>
 80043a8:	4b66      	ldr	r3, [pc, #408]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 80043aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043ac:	4a65      	ldr	r2, [pc, #404]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 80043ae:	f043 0301 	orr.w	r3, r3, #1
 80043b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80043b4:	e01c      	b.n	80043f0 <HAL_RCC_OscConfig+0x324>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	2b05      	cmp	r3, #5
 80043bc:	d10c      	bne.n	80043d8 <HAL_RCC_OscConfig+0x30c>
 80043be:	4b61      	ldr	r3, [pc, #388]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 80043c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043c2:	4a60      	ldr	r2, [pc, #384]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 80043c4:	f043 0304 	orr.w	r3, r3, #4
 80043c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80043ca:	4b5e      	ldr	r3, [pc, #376]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 80043cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043ce:	4a5d      	ldr	r2, [pc, #372]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 80043d0:	f043 0301 	orr.w	r3, r3, #1
 80043d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80043d6:	e00b      	b.n	80043f0 <HAL_RCC_OscConfig+0x324>
 80043d8:	4b5a      	ldr	r3, [pc, #360]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 80043da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043dc:	4a59      	ldr	r2, [pc, #356]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 80043de:	f023 0301 	bic.w	r3, r3, #1
 80043e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80043e4:	4b57      	ldr	r3, [pc, #348]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 80043e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043e8:	4a56      	ldr	r2, [pc, #344]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 80043ea:	f023 0304 	bic.w	r3, r3, #4
 80043ee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d015      	beq.n	8004424 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043f8:	f7fe f8fe 	bl	80025f8 <HAL_GetTick>
 80043fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043fe:	e00a      	b.n	8004416 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004400:	f7fe f8fa 	bl	80025f8 <HAL_GetTick>
 8004404:	4602      	mov	r2, r0
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800440e:	4293      	cmp	r3, r2
 8004410:	d901      	bls.n	8004416 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004412:	2303      	movs	r3, #3
 8004414:	e0d7      	b.n	80045c6 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004416:	4b4b      	ldr	r3, [pc, #300]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 8004418:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800441a:	f003 0302 	and.w	r3, r3, #2
 800441e:	2b00      	cmp	r3, #0
 8004420:	d0ee      	beq.n	8004400 <HAL_RCC_OscConfig+0x334>
 8004422:	e014      	b.n	800444e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004424:	f7fe f8e8 	bl	80025f8 <HAL_GetTick>
 8004428:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800442a:	e00a      	b.n	8004442 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800442c:	f7fe f8e4 	bl	80025f8 <HAL_GetTick>
 8004430:	4602      	mov	r2, r0
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	f241 3288 	movw	r2, #5000	@ 0x1388
 800443a:	4293      	cmp	r3, r2
 800443c:	d901      	bls.n	8004442 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800443e:	2303      	movs	r3, #3
 8004440:	e0c1      	b.n	80045c6 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004442:	4b40      	ldr	r3, [pc, #256]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 8004444:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004446:	f003 0302 	and.w	r3, r3, #2
 800444a:	2b00      	cmp	r3, #0
 800444c:	d1ee      	bne.n	800442c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800444e:	7dfb      	ldrb	r3, [r7, #23]
 8004450:	2b01      	cmp	r3, #1
 8004452:	d105      	bne.n	8004460 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004454:	4b3b      	ldr	r3, [pc, #236]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 8004456:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004458:	4a3a      	ldr	r2, [pc, #232]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 800445a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800445e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	699b      	ldr	r3, [r3, #24]
 8004464:	2b00      	cmp	r3, #0
 8004466:	f000 80ad 	beq.w	80045c4 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800446a:	4b36      	ldr	r3, [pc, #216]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	f003 030c 	and.w	r3, r3, #12
 8004472:	2b08      	cmp	r3, #8
 8004474:	d060      	beq.n	8004538 <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	699b      	ldr	r3, [r3, #24]
 800447a:	2b02      	cmp	r3, #2
 800447c:	d145      	bne.n	800450a <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800447e:	4b33      	ldr	r3, [pc, #204]	@ (800454c <HAL_RCC_OscConfig+0x480>)
 8004480:	2200      	movs	r2, #0
 8004482:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004484:	f7fe f8b8 	bl	80025f8 <HAL_GetTick>
 8004488:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800448a:	e008      	b.n	800449e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800448c:	f7fe f8b4 	bl	80025f8 <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	2b02      	cmp	r3, #2
 8004498:	d901      	bls.n	800449e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800449a:	2303      	movs	r3, #3
 800449c:	e093      	b.n	80045c6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800449e:	4b29      	ldr	r3, [pc, #164]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d1f0      	bne.n	800448c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	69da      	ldr	r2, [r3, #28]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6a1b      	ldr	r3, [r3, #32]
 80044b2:	431a      	orrs	r2, r3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b8:	019b      	lsls	r3, r3, #6
 80044ba:	431a      	orrs	r2, r3
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044c0:	085b      	lsrs	r3, r3, #1
 80044c2:	3b01      	subs	r3, #1
 80044c4:	041b      	lsls	r3, r3, #16
 80044c6:	431a      	orrs	r2, r3
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044cc:	061b      	lsls	r3, r3, #24
 80044ce:	431a      	orrs	r2, r3
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044d4:	071b      	lsls	r3, r3, #28
 80044d6:	491b      	ldr	r1, [pc, #108]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 80044d8:	4313      	orrs	r3, r2
 80044da:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044dc:	4b1b      	ldr	r3, [pc, #108]	@ (800454c <HAL_RCC_OscConfig+0x480>)
 80044de:	2201      	movs	r2, #1
 80044e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044e2:	f7fe f889 	bl	80025f8 <HAL_GetTick>
 80044e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044e8:	e008      	b.n	80044fc <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044ea:	f7fe f885 	bl	80025f8 <HAL_GetTick>
 80044ee:	4602      	mov	r2, r0
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	1ad3      	subs	r3, r2, r3
 80044f4:	2b02      	cmp	r3, #2
 80044f6:	d901      	bls.n	80044fc <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 80044f8:	2303      	movs	r3, #3
 80044fa:	e064      	b.n	80045c6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044fc:	4b11      	ldr	r3, [pc, #68]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004504:	2b00      	cmp	r3, #0
 8004506:	d0f0      	beq.n	80044ea <HAL_RCC_OscConfig+0x41e>
 8004508:	e05c      	b.n	80045c4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800450a:	4b10      	ldr	r3, [pc, #64]	@ (800454c <HAL_RCC_OscConfig+0x480>)
 800450c:	2200      	movs	r2, #0
 800450e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004510:	f7fe f872 	bl	80025f8 <HAL_GetTick>
 8004514:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004516:	e008      	b.n	800452a <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004518:	f7fe f86e 	bl	80025f8 <HAL_GetTick>
 800451c:	4602      	mov	r2, r0
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	1ad3      	subs	r3, r2, r3
 8004522:	2b02      	cmp	r3, #2
 8004524:	d901      	bls.n	800452a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8004526:	2303      	movs	r3, #3
 8004528:	e04d      	b.n	80045c6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800452a:	4b06      	ldr	r3, [pc, #24]	@ (8004544 <HAL_RCC_OscConfig+0x478>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004532:	2b00      	cmp	r3, #0
 8004534:	d1f0      	bne.n	8004518 <HAL_RCC_OscConfig+0x44c>
 8004536:	e045      	b.n	80045c4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	699b      	ldr	r3, [r3, #24]
 800453c:	2b01      	cmp	r3, #1
 800453e:	d107      	bne.n	8004550 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	e040      	b.n	80045c6 <HAL_RCC_OscConfig+0x4fa>
 8004544:	40023800 	.word	0x40023800
 8004548:	40007000 	.word	0x40007000
 800454c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004550:	4b1f      	ldr	r3, [pc, #124]	@ (80045d0 <HAL_RCC_OscConfig+0x504>)
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	699b      	ldr	r3, [r3, #24]
 800455a:	2b01      	cmp	r3, #1
 800455c:	d030      	beq.n	80045c0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004568:	429a      	cmp	r2, r3
 800456a:	d129      	bne.n	80045c0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004576:	429a      	cmp	r2, r3
 8004578:	d122      	bne.n	80045c0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800457a:	68fa      	ldr	r2, [r7, #12]
 800457c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004580:	4013      	ands	r3, r2
 8004582:	687a      	ldr	r2, [r7, #4]
 8004584:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004586:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004588:	4293      	cmp	r3, r2
 800458a:	d119      	bne.n	80045c0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004596:	085b      	lsrs	r3, r3, #1
 8004598:	3b01      	subs	r3, #1
 800459a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800459c:	429a      	cmp	r2, r3
 800459e:	d10f      	bne.n	80045c0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d107      	bne.n	80045c0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ba:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80045bc:	429a      	cmp	r2, r3
 80045be:	d001      	beq.n	80045c4 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	e000      	b.n	80045c6 <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 80045c4:	2300      	movs	r3, #0
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3718      	adds	r7, #24
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	40023800 	.word	0x40023800

080045d4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b084      	sub	sp, #16
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d101      	bne.n	80045e6 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e073      	b.n	80046ce <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	7f5b      	ldrb	r3, [r3, #29]
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d105      	bne.n	80045fc <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2200      	movs	r2, #0
 80045f4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f7fd fc9e 	bl	8001f38 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2202      	movs	r2, #2
 8004600:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	68db      	ldr	r3, [r3, #12]
 8004608:	f003 0310 	and.w	r3, r3, #16
 800460c:	2b10      	cmp	r3, #16
 800460e:	d055      	beq.n	80046bc <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	22ca      	movs	r2, #202	@ 0xca
 8004616:	625a      	str	r2, [r3, #36]	@ 0x24
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	2253      	movs	r2, #83	@ 0x53
 800461e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f000 fa49 	bl	8004ab8 <RTC_EnterInitMode>
 8004626:	4603      	mov	r3, r0
 8004628:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800462a:	7bfb      	ldrb	r3, [r7, #15]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d12c      	bne.n	800468a <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	6812      	ldr	r2, [r2, #0]
 800463a:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800463e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004642:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	6899      	ldr	r1, [r3, #8]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	685a      	ldr	r2, [r3, #4]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	691b      	ldr	r3, [r3, #16]
 8004652:	431a      	orrs	r2, r3
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	695b      	ldr	r3, [r3, #20]
 8004658:	431a      	orrs	r2, r3
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	430a      	orrs	r2, r1
 8004660:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	68d2      	ldr	r2, [r2, #12]
 800466a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	6919      	ldr	r1, [r3, #16]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	041a      	lsls	r2, r3, #16
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	430a      	orrs	r2, r1
 800467e:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f000 fa50 	bl	8004b26 <RTC_ExitInitMode>
 8004686:	4603      	mov	r3, r0
 8004688:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800468a:	7bfb      	ldrb	r3, [r7, #15]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d110      	bne.n	80046b2 <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800469e:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	699a      	ldr	r2, [r3, #24]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	430a      	orrs	r2, r1
 80046b0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	22ff      	movs	r2, #255	@ 0xff
 80046b8:	625a      	str	r2, [r3, #36]	@ 0x24
 80046ba:	e001      	b.n	80046c0 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80046bc:	2300      	movs	r3, #0
 80046be:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80046c0:	7bfb      	ldrb	r3, [r7, #15]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d102      	bne.n	80046cc <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2201      	movs	r2, #1
 80046ca:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80046cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3710      	adds	r7, #16
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}

080046d6 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80046d6:	b590      	push	{r4, r7, lr}
 80046d8:	b087      	sub	sp, #28
 80046da:	af00      	add	r7, sp, #0
 80046dc:	60f8      	str	r0, [r7, #12]
 80046de:	60b9      	str	r1, [r7, #8]
 80046e0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80046e2:	2300      	movs	r3, #0
 80046e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	7f1b      	ldrb	r3, [r3, #28]
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	d101      	bne.n	80046f2 <HAL_RTC_SetTime+0x1c>
 80046ee:	2302      	movs	r3, #2
 80046f0:	e087      	b.n	8004802 <HAL_RTC_SetTime+0x12c>
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2201      	movs	r2, #1
 80046f6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2202      	movs	r2, #2
 80046fc:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d126      	bne.n	8004752 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800470e:	2b00      	cmp	r3, #0
 8004710:	d102      	bne.n	8004718 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	2200      	movs	r2, #0
 8004716:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	781b      	ldrb	r3, [r3, #0]
 800471c:	4618      	mov	r0, r3
 800471e:	f000 fa27 	bl	8004b70 <RTC_ByteToBcd2>
 8004722:	4603      	mov	r3, r0
 8004724:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	785b      	ldrb	r3, [r3, #1]
 800472a:	4618      	mov	r0, r3
 800472c:	f000 fa20 	bl	8004b70 <RTC_ByteToBcd2>
 8004730:	4603      	mov	r3, r0
 8004732:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004734:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	789b      	ldrb	r3, [r3, #2]
 800473a:	4618      	mov	r0, r3
 800473c:	f000 fa18 	bl	8004b70 <RTC_ByteToBcd2>
 8004740:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004742:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	78db      	ldrb	r3, [r3, #3]
 800474a:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800474c:	4313      	orrs	r3, r2
 800474e:	617b      	str	r3, [r7, #20]
 8004750:	e018      	b.n	8004784 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800475c:	2b00      	cmp	r3, #0
 800475e:	d102      	bne.n	8004766 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	2200      	movs	r2, #0
 8004764:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	781b      	ldrb	r3, [r3, #0]
 800476a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	785b      	ldrb	r3, [r3, #1]
 8004770:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004772:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8004774:	68ba      	ldr	r2, [r7, #8]
 8004776:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004778:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	78db      	ldrb	r3, [r3, #3]
 800477e:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004780:	4313      	orrs	r3, r2
 8004782:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	22ca      	movs	r2, #202	@ 0xca
 800478a:	625a      	str	r2, [r3, #36]	@ 0x24
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	2253      	movs	r2, #83	@ 0x53
 8004792:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004794:	68f8      	ldr	r0, [r7, #12]
 8004796:	f000 f98f 	bl	8004ab8 <RTC_EnterInitMode>
 800479a:	4603      	mov	r3, r0
 800479c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800479e:	7cfb      	ldrb	r3, [r7, #19]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d120      	bne.n	80047e6 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80047ae:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80047b2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	689a      	ldr	r2, [r3, #8]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80047c2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	6899      	ldr	r1, [r3, #8]
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	68da      	ldr	r2, [r3, #12]
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	691b      	ldr	r3, [r3, #16]
 80047d2:	431a      	orrs	r2, r3
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	430a      	orrs	r2, r1
 80047da:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80047dc:	68f8      	ldr	r0, [r7, #12]
 80047de:	f000 f9a2 	bl	8004b26 <RTC_ExitInitMode>
 80047e2:	4603      	mov	r3, r0
 80047e4:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80047e6:	7cfb      	ldrb	r3, [r7, #19]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d102      	bne.n	80047f2 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2201      	movs	r2, #1
 80047f0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	22ff      	movs	r2, #255	@ 0xff
 80047f8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2200      	movs	r2, #0
 80047fe:	771a      	strb	r2, [r3, #28]

  return status;
 8004800:	7cfb      	ldrb	r3, [r7, #19]
}
 8004802:	4618      	mov	r0, r3
 8004804:	371c      	adds	r7, #28
 8004806:	46bd      	mov	sp, r7
 8004808:	bd90      	pop	{r4, r7, pc}

0800480a <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800480a:	b580      	push	{r7, lr}
 800480c:	b086      	sub	sp, #24
 800480e:	af00      	add	r7, sp, #0
 8004810:	60f8      	str	r0, [r7, #12]
 8004812:	60b9      	str	r1, [r7, #8]
 8004814:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004816:	2300      	movs	r3, #0
 8004818:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	691b      	ldr	r3, [r3, #16]
 800482a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800483c:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004840:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	0c1b      	lsrs	r3, r3, #16
 8004846:	b2db      	uxtb	r3, r3
 8004848:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800484c:	b2da      	uxtb	r2, r3
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	0a1b      	lsrs	r3, r3, #8
 8004856:	b2db      	uxtb	r3, r3
 8004858:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800485c:	b2da      	uxtb	r2, r3
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	b2db      	uxtb	r3, r3
 8004866:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800486a:	b2da      	uxtb	r2, r3
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	0d9b      	lsrs	r3, r3, #22
 8004874:	b2db      	uxtb	r3, r3
 8004876:	f003 0301 	and.w	r3, r3, #1
 800487a:	b2da      	uxtb	r2, r3
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d11a      	bne.n	80048bc <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	781b      	ldrb	r3, [r3, #0]
 800488a:	4618      	mov	r0, r3
 800488c:	f000 f98e 	bl	8004bac <RTC_Bcd2ToByte>
 8004890:	4603      	mov	r3, r0
 8004892:	461a      	mov	r2, r3
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	785b      	ldrb	r3, [r3, #1]
 800489c:	4618      	mov	r0, r3
 800489e:	f000 f985 	bl	8004bac <RTC_Bcd2ToByte>
 80048a2:	4603      	mov	r3, r0
 80048a4:	461a      	mov	r2, r3
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	789b      	ldrb	r3, [r3, #2]
 80048ae:	4618      	mov	r0, r3
 80048b0:	f000 f97c 	bl	8004bac <RTC_Bcd2ToByte>
 80048b4:	4603      	mov	r3, r0
 80048b6:	461a      	mov	r2, r3
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80048bc:	2300      	movs	r3, #0
}
 80048be:	4618      	mov	r0, r3
 80048c0:	3718      	adds	r7, #24
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}

080048c6 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80048c6:	b590      	push	{r4, r7, lr}
 80048c8:	b087      	sub	sp, #28
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	60f8      	str	r0, [r7, #12]
 80048ce:	60b9      	str	r1, [r7, #8]
 80048d0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80048d2:	2300      	movs	r3, #0
 80048d4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	7f1b      	ldrb	r3, [r3, #28]
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d101      	bne.n	80048e2 <HAL_RTC_SetDate+0x1c>
 80048de:	2302      	movs	r3, #2
 80048e0:	e071      	b.n	80049c6 <HAL_RTC_SetDate+0x100>
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2201      	movs	r2, #1
 80048e6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2202      	movs	r2, #2
 80048ec:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d10e      	bne.n	8004912 <HAL_RTC_SetDate+0x4c>
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	785b      	ldrb	r3, [r3, #1]
 80048f8:	f003 0310 	and.w	r3, r3, #16
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d008      	beq.n	8004912 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	785b      	ldrb	r3, [r3, #1]
 8004904:	f023 0310 	bic.w	r3, r3, #16
 8004908:	b2db      	uxtb	r3, r3
 800490a:	330a      	adds	r3, #10
 800490c:	b2da      	uxtb	r2, r3
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d11c      	bne.n	8004952 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	78db      	ldrb	r3, [r3, #3]
 800491c:	4618      	mov	r0, r3
 800491e:	f000 f927 	bl	8004b70 <RTC_ByteToBcd2>
 8004922:	4603      	mov	r3, r0
 8004924:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	785b      	ldrb	r3, [r3, #1]
 800492a:	4618      	mov	r0, r3
 800492c:	f000 f920 	bl	8004b70 <RTC_ByteToBcd2>
 8004930:	4603      	mov	r3, r0
 8004932:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004934:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	789b      	ldrb	r3, [r3, #2]
 800493a:	4618      	mov	r0, r3
 800493c:	f000 f918 	bl	8004b70 <RTC_ByteToBcd2>
 8004940:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004942:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800494c:	4313      	orrs	r3, r2
 800494e:	617b      	str	r3, [r7, #20]
 8004950:	e00e      	b.n	8004970 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	78db      	ldrb	r3, [r3, #3]
 8004956:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	785b      	ldrb	r3, [r3, #1]
 800495c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800495e:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8004960:	68ba      	ldr	r2, [r7, #8]
 8004962:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004964:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	781b      	ldrb	r3, [r3, #0]
 800496a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800496c:	4313      	orrs	r3, r2
 800496e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	22ca      	movs	r2, #202	@ 0xca
 8004976:	625a      	str	r2, [r3, #36]	@ 0x24
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2253      	movs	r2, #83	@ 0x53
 800497e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004980:	68f8      	ldr	r0, [r7, #12]
 8004982:	f000 f899 	bl	8004ab8 <RTC_EnterInitMode>
 8004986:	4603      	mov	r3, r0
 8004988:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800498a:	7cfb      	ldrb	r3, [r7, #19]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d10c      	bne.n	80049aa <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800499a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800499e:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80049a0:	68f8      	ldr	r0, [r7, #12]
 80049a2:	f000 f8c0 	bl	8004b26 <RTC_ExitInitMode>
 80049a6:	4603      	mov	r3, r0
 80049a8:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80049aa:	7cfb      	ldrb	r3, [r7, #19]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d102      	bne.n	80049b6 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2201      	movs	r2, #1
 80049b4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	22ff      	movs	r2, #255	@ 0xff
 80049bc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	771a      	strb	r2, [r3, #28]

  return status;
 80049c4:	7cfb      	ldrb	r3, [r7, #19]
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	371c      	adds	r7, #28
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd90      	pop	{r4, r7, pc}

080049ce <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80049ce:	b580      	push	{r7, lr}
 80049d0:	b086      	sub	sp, #24
 80049d2:	af00      	add	r7, sp, #0
 80049d4:	60f8      	str	r0, [r7, #12]
 80049d6:	60b9      	str	r1, [r7, #8]
 80049d8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80049da:	2300      	movs	r3, #0
 80049dc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80049e8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80049ec:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	0c1b      	lsrs	r3, r3, #16
 80049f2:	b2da      	uxtb	r2, r3
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	0a1b      	lsrs	r3, r3, #8
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	f003 031f 	and.w	r3, r3, #31
 8004a02:	b2da      	uxtb	r2, r3
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a10:	b2da      	uxtb	r2, r3
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	0b5b      	lsrs	r3, r3, #13
 8004a1a:	b2db      	uxtb	r3, r3
 8004a1c:	f003 0307 	and.w	r3, r3, #7
 8004a20:	b2da      	uxtb	r2, r3
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d11a      	bne.n	8004a62 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	78db      	ldrb	r3, [r3, #3]
 8004a30:	4618      	mov	r0, r3
 8004a32:	f000 f8bb 	bl	8004bac <RTC_Bcd2ToByte>
 8004a36:	4603      	mov	r3, r0
 8004a38:	461a      	mov	r2, r3
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	785b      	ldrb	r3, [r3, #1]
 8004a42:	4618      	mov	r0, r3
 8004a44:	f000 f8b2 	bl	8004bac <RTC_Bcd2ToByte>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	789b      	ldrb	r3, [r3, #2]
 8004a54:	4618      	mov	r0, r3
 8004a56:	f000 f8a9 	bl	8004bac <RTC_Bcd2ToByte>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004a62:	2300      	movs	r3, #0
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	3718      	adds	r7, #24
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}

08004a6c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b084      	sub	sp, #16
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004a74:	2300      	movs	r3, #0
 8004a76:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a0d      	ldr	r2, [pc, #52]	@ (8004ab4 <HAL_RTC_WaitForSynchro+0x48>)
 8004a7e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a80:	f7fd fdba 	bl	80025f8 <HAL_GetTick>
 8004a84:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004a86:	e009      	b.n	8004a9c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004a88:	f7fd fdb6 	bl	80025f8 <HAL_GetTick>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004a96:	d901      	bls.n	8004a9c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004a98:	2303      	movs	r3, #3
 8004a9a:	e007      	b.n	8004aac <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	68db      	ldr	r3, [r3, #12]
 8004aa2:	f003 0320 	and.w	r3, r3, #32
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d0ee      	beq.n	8004a88 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8004aaa:	2300      	movs	r3, #0
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3710      	adds	r7, #16
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	00013f5f 	.word	0x00013f5f

08004ab8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b084      	sub	sp, #16
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	68db      	ldr	r3, [r3, #12]
 8004ace:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d122      	bne.n	8004b1c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	68da      	ldr	r2, [r3, #12]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004ae4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004ae6:	f7fd fd87 	bl	80025f8 <HAL_GetTick>
 8004aea:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004aec:	e00c      	b.n	8004b08 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004aee:	f7fd fd83 	bl	80025f8 <HAL_GetTick>
 8004af2:	4602      	mov	r2, r0
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	1ad3      	subs	r3, r2, r3
 8004af8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004afc:	d904      	bls.n	8004b08 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2204      	movs	r2, #4
 8004b02:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	68db      	ldr	r3, [r3, #12]
 8004b0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d102      	bne.n	8004b1c <RTC_EnterInitMode+0x64>
 8004b16:	7bfb      	ldrb	r3, [r7, #15]
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d1e8      	bne.n	8004aee <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3710      	adds	r7, #16
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}

08004b26 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004b26:	b580      	push	{r7, lr}
 8004b28:	b084      	sub	sp, #16
 8004b2a:	af00      	add	r7, sp, #0
 8004b2c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68da      	ldr	r2, [r3, #12]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004b40:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	f003 0320 	and.w	r3, r3, #32
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d10a      	bne.n	8004b66 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f7ff ff8b 	bl	8004a6c <HAL_RTC_WaitForSynchro>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d004      	beq.n	8004b66 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2204      	movs	r2, #4
 8004b60:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3710      	adds	r7, #16
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b085      	sub	sp, #20
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	4603      	mov	r3, r0
 8004b78:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8004b7e:	e005      	b.n	8004b8c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	3301      	adds	r3, #1
 8004b84:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8004b86:	79fb      	ldrb	r3, [r7, #7]
 8004b88:	3b0a      	subs	r3, #10
 8004b8a:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8004b8c:	79fb      	ldrb	r3, [r7, #7]
 8004b8e:	2b09      	cmp	r3, #9
 8004b90:	d8f6      	bhi.n	8004b80 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	011b      	lsls	r3, r3, #4
 8004b98:	b2da      	uxtb	r2, r3
 8004b9a:	79fb      	ldrb	r3, [r7, #7]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	b2db      	uxtb	r3, r3
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	3714      	adds	r7, #20
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr

08004bac <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b085      	sub	sp, #20
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8004bba:	79fb      	ldrb	r3, [r7, #7]
 8004bbc:	091b      	lsrs	r3, r3, #4
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	461a      	mov	r2, r3
 8004bc2:	4613      	mov	r3, r2
 8004bc4:	009b      	lsls	r3, r3, #2
 8004bc6:	4413      	add	r3, r2
 8004bc8:	005b      	lsls	r3, r3, #1
 8004bca:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	b2da      	uxtb	r2, r3
 8004bd0:	79fb      	ldrb	r3, [r7, #7]
 8004bd2:	f003 030f 	and.w	r3, r3, #15
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	4413      	add	r3, r2
 8004bda:	b2db      	uxtb	r3, r3
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3714      	adds	r7, #20
 8004be0:	46bd      	mov	sp, r7
 8004be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be6:	4770      	bx	lr

08004be8 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b087      	sub	sp, #28
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	60b9      	str	r1, [r7, #8]
 8004bf2:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	3350      	adds	r3, #80	@ 0x50
 8004bfe:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	697a      	ldr	r2, [r7, #20]
 8004c06:	4413      	add	r3, r2
 8004c08:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	601a      	str	r2, [r3, #0]
}
 8004c10:	bf00      	nop
 8004c12:	371c      	adds	r7, #28
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr

08004c1c <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 19)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b085      	sub	sp, #20
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8004c26:	2300      	movs	r3, #0
 8004c28:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	3350      	adds	r3, #80	@ 0x50
 8004c30:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	009b      	lsls	r3, r3, #2
 8004c36:	68fa      	ldr	r2, [r7, #12]
 8004c38:	4413      	add	r3, r2
 8004c3a:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3714      	adds	r7, #20
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr

08004c4c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b082      	sub	sp, #8
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d101      	bne.n	8004c5e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e07b      	b.n	8004d56 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d108      	bne.n	8004c78 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c6e:	d009      	beq.n	8004c84 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	61da      	str	r2, [r3, #28]
 8004c76:	e005      	b.n	8004c84 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2200      	movs	r2, #0
 8004c82:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2200      	movs	r2, #0
 8004c88:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d106      	bne.n	8004ca4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f7fd f986 	bl	8001fb0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2202      	movs	r2, #2
 8004ca8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004ccc:	431a      	orrs	r2, r3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	68db      	ldr	r3, [r3, #12]
 8004cd2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cd6:	431a      	orrs	r2, r3
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	691b      	ldr	r3, [r3, #16]
 8004cdc:	f003 0302 	and.w	r3, r3, #2
 8004ce0:	431a      	orrs	r2, r3
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	695b      	ldr	r3, [r3, #20]
 8004ce6:	f003 0301 	and.w	r3, r3, #1
 8004cea:	431a      	orrs	r2, r3
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	699b      	ldr	r3, [r3, #24]
 8004cf0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004cf4:	431a      	orrs	r2, r3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	69db      	ldr	r3, [r3, #28]
 8004cfa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004cfe:	431a      	orrs	r2, r3
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6a1b      	ldr	r3, [r3, #32]
 8004d04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d08:	ea42 0103 	orr.w	r1, r2, r3
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d10:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	430a      	orrs	r2, r1
 8004d1a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	699b      	ldr	r3, [r3, #24]
 8004d20:	0c1b      	lsrs	r3, r3, #16
 8004d22:	f003 0104 	and.w	r1, r3, #4
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d2a:	f003 0210 	and.w	r2, r3, #16
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	430a      	orrs	r2, r1
 8004d34:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	69da      	ldr	r2, [r3, #28]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d44:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004d54:	2300      	movs	r3, #0
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3708      	adds	r7, #8
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}

08004d5e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d5e:	b580      	push	{r7, lr}
 8004d60:	b082      	sub	sp, #8
 8004d62:	af00      	add	r7, sp, #0
 8004d64:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d101      	bne.n	8004d70 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	e041      	b.n	8004df4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d106      	bne.n	8004d8a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f7fd f95b 	bl	8002040 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2202      	movs	r2, #2
 8004d8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	3304      	adds	r3, #4
 8004d9a:	4619      	mov	r1, r3
 8004d9c:	4610      	mov	r0, r2
 8004d9e:	f000 faab 	bl	80052f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2201      	movs	r2, #1
 8004da6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2201      	movs	r2, #1
 8004dae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2201      	movs	r2, #1
 8004db6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2201      	movs	r2, #1
 8004dc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2201      	movs	r2, #1
 8004dce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2201      	movs	r2, #1
 8004dde:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2201      	movs	r2, #1
 8004de6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2201      	movs	r2, #1
 8004dee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004df2:	2300      	movs	r3, #0
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	3708      	adds	r7, #8
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}

08004dfc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b085      	sub	sp, #20
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e0a:	b2db      	uxtb	r3, r3
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	d001      	beq.n	8004e14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e04e      	b.n	8004eb2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2202      	movs	r2, #2
 8004e18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	68da      	ldr	r2, [r3, #12]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f042 0201 	orr.w	r2, r2, #1
 8004e2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a23      	ldr	r2, [pc, #140]	@ (8004ec0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d022      	beq.n	8004e7c <HAL_TIM_Base_Start_IT+0x80>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e3e:	d01d      	beq.n	8004e7c <HAL_TIM_Base_Start_IT+0x80>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a1f      	ldr	r2, [pc, #124]	@ (8004ec4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d018      	beq.n	8004e7c <HAL_TIM_Base_Start_IT+0x80>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a1e      	ldr	r2, [pc, #120]	@ (8004ec8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d013      	beq.n	8004e7c <HAL_TIM_Base_Start_IT+0x80>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a1c      	ldr	r2, [pc, #112]	@ (8004ecc <HAL_TIM_Base_Start_IT+0xd0>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d00e      	beq.n	8004e7c <HAL_TIM_Base_Start_IT+0x80>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a1b      	ldr	r2, [pc, #108]	@ (8004ed0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d009      	beq.n	8004e7c <HAL_TIM_Base_Start_IT+0x80>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a19      	ldr	r2, [pc, #100]	@ (8004ed4 <HAL_TIM_Base_Start_IT+0xd8>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d004      	beq.n	8004e7c <HAL_TIM_Base_Start_IT+0x80>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a18      	ldr	r2, [pc, #96]	@ (8004ed8 <HAL_TIM_Base_Start_IT+0xdc>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d111      	bne.n	8004ea0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	f003 0307 	and.w	r3, r3, #7
 8004e86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2b06      	cmp	r3, #6
 8004e8c:	d010      	beq.n	8004eb0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f042 0201 	orr.w	r2, r2, #1
 8004e9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e9e:	e007      	b.n	8004eb0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f042 0201 	orr.w	r2, r2, #1
 8004eae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3714      	adds	r7, #20
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr
 8004ebe:	bf00      	nop
 8004ec0:	40010000 	.word	0x40010000
 8004ec4:	40000400 	.word	0x40000400
 8004ec8:	40000800 	.word	0x40000800
 8004ecc:	40000c00 	.word	0x40000c00
 8004ed0:	40010400 	.word	0x40010400
 8004ed4:	40014000 	.word	0x40014000
 8004ed8:	40001800 	.word	0x40001800

08004edc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b083      	sub	sp, #12
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	68da      	ldr	r2, [r3, #12]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f022 0201 	bic.w	r2, r2, #1
 8004ef2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	6a1a      	ldr	r2, [r3, #32]
 8004efa:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004efe:	4013      	ands	r3, r2
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d10f      	bne.n	8004f24 <HAL_TIM_Base_Stop_IT+0x48>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	6a1a      	ldr	r2, [r3, #32]
 8004f0a:	f240 4344 	movw	r3, #1092	@ 0x444
 8004f0e:	4013      	ands	r3, r2
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d107      	bne.n	8004f24 <HAL_TIM_Base_Stop_IT+0x48>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f022 0201 	bic.w	r2, r2, #1
 8004f22:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004f2c:	2300      	movs	r3, #0
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	370c      	adds	r7, #12
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr

08004f3a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f3a:	b580      	push	{r7, lr}
 8004f3c:	b084      	sub	sp, #16
 8004f3e:	af00      	add	r7, sp, #0
 8004f40:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	691b      	ldr	r3, [r3, #16]
 8004f50:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	f003 0302 	and.w	r3, r3, #2
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d020      	beq.n	8004f9e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f003 0302 	and.w	r3, r3, #2
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d01b      	beq.n	8004f9e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f06f 0202 	mvn.w	r2, #2
 8004f6e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2201      	movs	r2, #1
 8004f74:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	699b      	ldr	r3, [r3, #24]
 8004f7c:	f003 0303 	and.w	r3, r3, #3
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d003      	beq.n	8004f8c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	f000 f999 	bl	80052bc <HAL_TIM_IC_CaptureCallback>
 8004f8a:	e005      	b.n	8004f98 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f8c:	6878      	ldr	r0, [r7, #4]
 8004f8e:	f000 f98b 	bl	80052a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f92:	6878      	ldr	r0, [r7, #4]
 8004f94:	f000 f99c 	bl	80052d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	f003 0304 	and.w	r3, r3, #4
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d020      	beq.n	8004fea <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f003 0304 	and.w	r3, r3, #4
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d01b      	beq.n	8004fea <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f06f 0204 	mvn.w	r2, #4
 8004fba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2202      	movs	r2, #2
 8004fc0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d003      	beq.n	8004fd8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fd0:	6878      	ldr	r0, [r7, #4]
 8004fd2:	f000 f973 	bl	80052bc <HAL_TIM_IC_CaptureCallback>
 8004fd6:	e005      	b.n	8004fe4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f000 f965 	bl	80052a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 f976 	bl	80052d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	f003 0308 	and.w	r3, r3, #8
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d020      	beq.n	8005036 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f003 0308 	and.w	r3, r3, #8
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d01b      	beq.n	8005036 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f06f 0208 	mvn.w	r2, #8
 8005006:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2204      	movs	r2, #4
 800500c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	69db      	ldr	r3, [r3, #28]
 8005014:	f003 0303 	and.w	r3, r3, #3
 8005018:	2b00      	cmp	r3, #0
 800501a:	d003      	beq.n	8005024 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f000 f94d 	bl	80052bc <HAL_TIM_IC_CaptureCallback>
 8005022:	e005      	b.n	8005030 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f000 f93f 	bl	80052a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 f950 	bl	80052d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	f003 0310 	and.w	r3, r3, #16
 800503c:	2b00      	cmp	r3, #0
 800503e:	d020      	beq.n	8005082 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f003 0310 	and.w	r3, r3, #16
 8005046:	2b00      	cmp	r3, #0
 8005048:	d01b      	beq.n	8005082 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f06f 0210 	mvn.w	r2, #16
 8005052:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2208      	movs	r2, #8
 8005058:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	69db      	ldr	r3, [r3, #28]
 8005060:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005064:	2b00      	cmp	r3, #0
 8005066:	d003      	beq.n	8005070 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f000 f927 	bl	80052bc <HAL_TIM_IC_CaptureCallback>
 800506e:	e005      	b.n	800507c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	f000 f919 	bl	80052a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f000 f92a 	bl	80052d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	f003 0301 	and.w	r3, r3, #1
 8005088:	2b00      	cmp	r3, #0
 800508a:	d00c      	beq.n	80050a6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f003 0301 	and.w	r3, r3, #1
 8005092:	2b00      	cmp	r3, #0
 8005094:	d007      	beq.n	80050a6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f06f 0201 	mvn.w	r2, #1
 800509e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	f7fc f98f 	bl	80013c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d00c      	beq.n	80050ca <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d007      	beq.n	80050ca <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80050c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f000 fadd 	bl	8005684 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d00c      	beq.n	80050ee <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d007      	beq.n	80050ee <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80050e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f000 f8fb 	bl	80052e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	f003 0320 	and.w	r3, r3, #32
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d00c      	beq.n	8005112 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	f003 0320 	and.w	r3, r3, #32
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d007      	beq.n	8005112 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f06f 0220 	mvn.w	r2, #32
 800510a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f000 faaf 	bl	8005670 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005112:	bf00      	nop
 8005114:	3710      	adds	r7, #16
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}

0800511a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800511a:	b580      	push	{r7, lr}
 800511c:	b084      	sub	sp, #16
 800511e:	af00      	add	r7, sp, #0
 8005120:	6078      	str	r0, [r7, #4]
 8005122:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005124:	2300      	movs	r3, #0
 8005126:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800512e:	2b01      	cmp	r3, #1
 8005130:	d101      	bne.n	8005136 <HAL_TIM_ConfigClockSource+0x1c>
 8005132:	2302      	movs	r3, #2
 8005134:	e0b4      	b.n	80052a0 <HAL_TIM_ConfigClockSource+0x186>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2201      	movs	r2, #1
 800513a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2202      	movs	r2, #2
 8005142:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005154:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800515c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	68ba      	ldr	r2, [r7, #8]
 8005164:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800516e:	d03e      	beq.n	80051ee <HAL_TIM_ConfigClockSource+0xd4>
 8005170:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005174:	f200 8087 	bhi.w	8005286 <HAL_TIM_ConfigClockSource+0x16c>
 8005178:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800517c:	f000 8086 	beq.w	800528c <HAL_TIM_ConfigClockSource+0x172>
 8005180:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005184:	d87f      	bhi.n	8005286 <HAL_TIM_ConfigClockSource+0x16c>
 8005186:	2b70      	cmp	r3, #112	@ 0x70
 8005188:	d01a      	beq.n	80051c0 <HAL_TIM_ConfigClockSource+0xa6>
 800518a:	2b70      	cmp	r3, #112	@ 0x70
 800518c:	d87b      	bhi.n	8005286 <HAL_TIM_ConfigClockSource+0x16c>
 800518e:	2b60      	cmp	r3, #96	@ 0x60
 8005190:	d050      	beq.n	8005234 <HAL_TIM_ConfigClockSource+0x11a>
 8005192:	2b60      	cmp	r3, #96	@ 0x60
 8005194:	d877      	bhi.n	8005286 <HAL_TIM_ConfigClockSource+0x16c>
 8005196:	2b50      	cmp	r3, #80	@ 0x50
 8005198:	d03c      	beq.n	8005214 <HAL_TIM_ConfigClockSource+0xfa>
 800519a:	2b50      	cmp	r3, #80	@ 0x50
 800519c:	d873      	bhi.n	8005286 <HAL_TIM_ConfigClockSource+0x16c>
 800519e:	2b40      	cmp	r3, #64	@ 0x40
 80051a0:	d058      	beq.n	8005254 <HAL_TIM_ConfigClockSource+0x13a>
 80051a2:	2b40      	cmp	r3, #64	@ 0x40
 80051a4:	d86f      	bhi.n	8005286 <HAL_TIM_ConfigClockSource+0x16c>
 80051a6:	2b30      	cmp	r3, #48	@ 0x30
 80051a8:	d064      	beq.n	8005274 <HAL_TIM_ConfigClockSource+0x15a>
 80051aa:	2b30      	cmp	r3, #48	@ 0x30
 80051ac:	d86b      	bhi.n	8005286 <HAL_TIM_ConfigClockSource+0x16c>
 80051ae:	2b20      	cmp	r3, #32
 80051b0:	d060      	beq.n	8005274 <HAL_TIM_ConfigClockSource+0x15a>
 80051b2:	2b20      	cmp	r3, #32
 80051b4:	d867      	bhi.n	8005286 <HAL_TIM_ConfigClockSource+0x16c>
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d05c      	beq.n	8005274 <HAL_TIM_ConfigClockSource+0x15a>
 80051ba:	2b10      	cmp	r3, #16
 80051bc:	d05a      	beq.n	8005274 <HAL_TIM_ConfigClockSource+0x15a>
 80051be:	e062      	b.n	8005286 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80051d0:	f000 f9b2 	bl	8005538 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80051e2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	68ba      	ldr	r2, [r7, #8]
 80051ea:	609a      	str	r2, [r3, #8]
      break;
 80051ec:	e04f      	b.n	800528e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80051fe:	f000 f99b 	bl	8005538 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	689a      	ldr	r2, [r3, #8]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005210:	609a      	str	r2, [r3, #8]
      break;
 8005212:	e03c      	b.n	800528e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005220:	461a      	mov	r2, r3
 8005222:	f000 f90f 	bl	8005444 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	2150      	movs	r1, #80	@ 0x50
 800522c:	4618      	mov	r0, r3
 800522e:	f000 f968 	bl	8005502 <TIM_ITRx_SetConfig>
      break;
 8005232:	e02c      	b.n	800528e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005240:	461a      	mov	r2, r3
 8005242:	f000 f92e 	bl	80054a2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	2160      	movs	r1, #96	@ 0x60
 800524c:	4618      	mov	r0, r3
 800524e:	f000 f958 	bl	8005502 <TIM_ITRx_SetConfig>
      break;
 8005252:	e01c      	b.n	800528e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005260:	461a      	mov	r2, r3
 8005262:	f000 f8ef 	bl	8005444 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2140      	movs	r1, #64	@ 0x40
 800526c:	4618      	mov	r0, r3
 800526e:	f000 f948 	bl	8005502 <TIM_ITRx_SetConfig>
      break;
 8005272:	e00c      	b.n	800528e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4619      	mov	r1, r3
 800527e:	4610      	mov	r0, r2
 8005280:	f000 f93f 	bl	8005502 <TIM_ITRx_SetConfig>
      break;
 8005284:	e003      	b.n	800528e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	73fb      	strb	r3, [r7, #15]
      break;
 800528a:	e000      	b.n	800528e <HAL_TIM_ConfigClockSource+0x174>
      break;
 800528c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2201      	movs	r2, #1
 8005292:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800529e:	7bfb      	ldrb	r3, [r7, #15]
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3710      	adds	r7, #16
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}

080052a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b083      	sub	sp, #12
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80052b0:	bf00      	nop
 80052b2:	370c      	adds	r7, #12
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr

080052bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80052bc:	b480      	push	{r7}
 80052be:	b083      	sub	sp, #12
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80052c4:	bf00      	nop
 80052c6:	370c      	adds	r7, #12
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr

080052d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b083      	sub	sp, #12
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80052d8:	bf00      	nop
 80052da:	370c      	adds	r7, #12
 80052dc:	46bd      	mov	sp, r7
 80052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e2:	4770      	bx	lr

080052e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b083      	sub	sp, #12
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80052ec:	bf00      	nop
 80052ee:	370c      	adds	r7, #12
 80052f0:	46bd      	mov	sp, r7
 80052f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f6:	4770      	bx	lr

080052f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b085      	sub	sp, #20
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
 8005300:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	4a43      	ldr	r2, [pc, #268]	@ (8005418 <TIM_Base_SetConfig+0x120>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d013      	beq.n	8005338 <TIM_Base_SetConfig+0x40>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005316:	d00f      	beq.n	8005338 <TIM_Base_SetConfig+0x40>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4a40      	ldr	r2, [pc, #256]	@ (800541c <TIM_Base_SetConfig+0x124>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d00b      	beq.n	8005338 <TIM_Base_SetConfig+0x40>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	4a3f      	ldr	r2, [pc, #252]	@ (8005420 <TIM_Base_SetConfig+0x128>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d007      	beq.n	8005338 <TIM_Base_SetConfig+0x40>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	4a3e      	ldr	r2, [pc, #248]	@ (8005424 <TIM_Base_SetConfig+0x12c>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d003      	beq.n	8005338 <TIM_Base_SetConfig+0x40>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4a3d      	ldr	r2, [pc, #244]	@ (8005428 <TIM_Base_SetConfig+0x130>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d108      	bne.n	800534a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800533e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	68fa      	ldr	r2, [r7, #12]
 8005346:	4313      	orrs	r3, r2
 8005348:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	4a32      	ldr	r2, [pc, #200]	@ (8005418 <TIM_Base_SetConfig+0x120>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d02b      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005358:	d027      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	4a2f      	ldr	r2, [pc, #188]	@ (800541c <TIM_Base_SetConfig+0x124>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d023      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4a2e      	ldr	r2, [pc, #184]	@ (8005420 <TIM_Base_SetConfig+0x128>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d01f      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4a2d      	ldr	r2, [pc, #180]	@ (8005424 <TIM_Base_SetConfig+0x12c>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d01b      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a2c      	ldr	r2, [pc, #176]	@ (8005428 <TIM_Base_SetConfig+0x130>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d017      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4a2b      	ldr	r2, [pc, #172]	@ (800542c <TIM_Base_SetConfig+0x134>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d013      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a2a      	ldr	r2, [pc, #168]	@ (8005430 <TIM_Base_SetConfig+0x138>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d00f      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a29      	ldr	r2, [pc, #164]	@ (8005434 <TIM_Base_SetConfig+0x13c>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d00b      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a28      	ldr	r2, [pc, #160]	@ (8005438 <TIM_Base_SetConfig+0x140>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d007      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4a27      	ldr	r2, [pc, #156]	@ (800543c <TIM_Base_SetConfig+0x144>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d003      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4a26      	ldr	r2, [pc, #152]	@ (8005440 <TIM_Base_SetConfig+0x148>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d108      	bne.n	80053bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	68db      	ldr	r3, [r3, #12]
 80053b6:	68fa      	ldr	r2, [r7, #12]
 80053b8:	4313      	orrs	r3, r2
 80053ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	695b      	ldr	r3, [r3, #20]
 80053c6:	4313      	orrs	r3, r2
 80053c8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	689a      	ldr	r2, [r3, #8]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a0e      	ldr	r2, [pc, #56]	@ (8005418 <TIM_Base_SetConfig+0x120>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d003      	beq.n	80053ea <TIM_Base_SetConfig+0xf2>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a10      	ldr	r2, [pc, #64]	@ (8005428 <TIM_Base_SetConfig+0x130>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d103      	bne.n	80053f2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	691a      	ldr	r2, [r3, #16]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f043 0204 	orr.w	r2, r3, #4
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2201      	movs	r2, #1
 8005402:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	68fa      	ldr	r2, [r7, #12]
 8005408:	601a      	str	r2, [r3, #0]
}
 800540a:	bf00      	nop
 800540c:	3714      	adds	r7, #20
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr
 8005416:	bf00      	nop
 8005418:	40010000 	.word	0x40010000
 800541c:	40000400 	.word	0x40000400
 8005420:	40000800 	.word	0x40000800
 8005424:	40000c00 	.word	0x40000c00
 8005428:	40010400 	.word	0x40010400
 800542c:	40014000 	.word	0x40014000
 8005430:	40014400 	.word	0x40014400
 8005434:	40014800 	.word	0x40014800
 8005438:	40001800 	.word	0x40001800
 800543c:	40001c00 	.word	0x40001c00
 8005440:	40002000 	.word	0x40002000

08005444 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005444:	b480      	push	{r7}
 8005446:	b087      	sub	sp, #28
 8005448:	af00      	add	r7, sp, #0
 800544a:	60f8      	str	r0, [r7, #12]
 800544c:	60b9      	str	r1, [r7, #8]
 800544e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	6a1b      	ldr	r3, [r3, #32]
 8005454:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	6a1b      	ldr	r3, [r3, #32]
 800545a:	f023 0201 	bic.w	r2, r3, #1
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	699b      	ldr	r3, [r3, #24]
 8005466:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800546e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	011b      	lsls	r3, r3, #4
 8005474:	693a      	ldr	r2, [r7, #16]
 8005476:	4313      	orrs	r3, r2
 8005478:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	f023 030a 	bic.w	r3, r3, #10
 8005480:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005482:	697a      	ldr	r2, [r7, #20]
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	4313      	orrs	r3, r2
 8005488:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	693a      	ldr	r2, [r7, #16]
 800548e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	697a      	ldr	r2, [r7, #20]
 8005494:	621a      	str	r2, [r3, #32]
}
 8005496:	bf00      	nop
 8005498:	371c      	adds	r7, #28
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr

080054a2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054a2:	b480      	push	{r7}
 80054a4:	b087      	sub	sp, #28
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	60f8      	str	r0, [r7, #12]
 80054aa:	60b9      	str	r1, [r7, #8]
 80054ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6a1b      	ldr	r3, [r3, #32]
 80054b2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6a1b      	ldr	r3, [r3, #32]
 80054b8:	f023 0210 	bic.w	r2, r3, #16
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	699b      	ldr	r3, [r3, #24]
 80054c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80054cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	031b      	lsls	r3, r3, #12
 80054d2:	693a      	ldr	r2, [r7, #16]
 80054d4:	4313      	orrs	r3, r2
 80054d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80054de:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	011b      	lsls	r3, r3, #4
 80054e4:	697a      	ldr	r2, [r7, #20]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	693a      	ldr	r2, [r7, #16]
 80054ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	697a      	ldr	r2, [r7, #20]
 80054f4:	621a      	str	r2, [r3, #32]
}
 80054f6:	bf00      	nop
 80054f8:	371c      	adds	r7, #28
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr

08005502 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005502:	b480      	push	{r7}
 8005504:	b085      	sub	sp, #20
 8005506:	af00      	add	r7, sp, #0
 8005508:	6078      	str	r0, [r7, #4]
 800550a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005518:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800551a:	683a      	ldr	r2, [r7, #0]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	4313      	orrs	r3, r2
 8005520:	f043 0307 	orr.w	r3, r3, #7
 8005524:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	68fa      	ldr	r2, [r7, #12]
 800552a:	609a      	str	r2, [r3, #8]
}
 800552c:	bf00      	nop
 800552e:	3714      	adds	r7, #20
 8005530:	46bd      	mov	sp, r7
 8005532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005536:	4770      	bx	lr

08005538 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005538:	b480      	push	{r7}
 800553a:	b087      	sub	sp, #28
 800553c:	af00      	add	r7, sp, #0
 800553e:	60f8      	str	r0, [r7, #12]
 8005540:	60b9      	str	r1, [r7, #8]
 8005542:	607a      	str	r2, [r7, #4]
 8005544:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005552:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	021a      	lsls	r2, r3, #8
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	431a      	orrs	r2, r3
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	4313      	orrs	r3, r2
 8005560:	697a      	ldr	r2, [r7, #20]
 8005562:	4313      	orrs	r3, r2
 8005564:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	697a      	ldr	r2, [r7, #20]
 800556a:	609a      	str	r2, [r3, #8]
}
 800556c:	bf00      	nop
 800556e:	371c      	adds	r7, #28
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005578:	b480      	push	{r7}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005588:	2b01      	cmp	r3, #1
 800558a:	d101      	bne.n	8005590 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800558c:	2302      	movs	r3, #2
 800558e:	e05a      	b.n	8005646 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2202      	movs	r2, #2
 800559c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	4313      	orrs	r3, r2
 80055c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	68fa      	ldr	r2, [r7, #12]
 80055c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a21      	ldr	r2, [pc, #132]	@ (8005654 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d022      	beq.n	800561a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055dc:	d01d      	beq.n	800561a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a1d      	ldr	r2, [pc, #116]	@ (8005658 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d018      	beq.n	800561a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a1b      	ldr	r2, [pc, #108]	@ (800565c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d013      	beq.n	800561a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a1a      	ldr	r2, [pc, #104]	@ (8005660 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d00e      	beq.n	800561a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a18      	ldr	r2, [pc, #96]	@ (8005664 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d009      	beq.n	800561a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a17      	ldr	r2, [pc, #92]	@ (8005668 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d004      	beq.n	800561a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a15      	ldr	r2, [pc, #84]	@ (800566c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d10c      	bne.n	8005634 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005620:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	68ba      	ldr	r2, [r7, #8]
 8005628:	4313      	orrs	r3, r2
 800562a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	68ba      	ldr	r2, [r7, #8]
 8005632:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2201      	movs	r2, #1
 8005638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005644:	2300      	movs	r3, #0
}
 8005646:	4618      	mov	r0, r3
 8005648:	3714      	adds	r7, #20
 800564a:	46bd      	mov	sp, r7
 800564c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005650:	4770      	bx	lr
 8005652:	bf00      	nop
 8005654:	40010000 	.word	0x40010000
 8005658:	40000400 	.word	0x40000400
 800565c:	40000800 	.word	0x40000800
 8005660:	40000c00 	.word	0x40000c00
 8005664:	40010400 	.word	0x40010400
 8005668:	40014000 	.word	0x40014000
 800566c:	40001800 	.word	0x40001800

08005670 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005670:	b480      	push	{r7}
 8005672:	b083      	sub	sp, #12
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005678:	bf00      	nop
 800567a:	370c      	adds	r7, #12
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr

08005684 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005684:	b480      	push	{r7}
 8005686:	b083      	sub	sp, #12
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800568c:	bf00      	nop
 800568e:	370c      	adds	r7, #12
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr

08005698 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b082      	sub	sp, #8
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d101      	bne.n	80056aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	e042      	b.n	8005730 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056b0:	b2db      	uxtb	r3, r3
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d106      	bne.n	80056c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f7fc fd40 	bl	8002144 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2224      	movs	r2, #36	@ 0x24
 80056c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	68da      	ldr	r2, [r3, #12]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80056da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f000 fd7f 	bl	80061e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	691a      	ldr	r2, [r3, #16]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80056f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	695a      	ldr	r2, [r3, #20]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005700:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	68da      	ldr	r2, [r3, #12]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005710:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2220      	movs	r2, #32
 800571c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2220      	movs	r2, #32
 8005724:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800572e:	2300      	movs	r3, #0
}
 8005730:	4618      	mov	r0, r3
 8005732:	3708      	adds	r7, #8
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}

08005738 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b08a      	sub	sp, #40	@ 0x28
 800573c:	af02      	add	r7, sp, #8
 800573e:	60f8      	str	r0, [r7, #12]
 8005740:	60b9      	str	r1, [r7, #8]
 8005742:	603b      	str	r3, [r7, #0]
 8005744:	4613      	mov	r3, r2
 8005746:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005748:	2300      	movs	r3, #0
 800574a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005752:	b2db      	uxtb	r3, r3
 8005754:	2b20      	cmp	r3, #32
 8005756:	d175      	bne.n	8005844 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d002      	beq.n	8005764 <HAL_UART_Transmit+0x2c>
 800575e:	88fb      	ldrh	r3, [r7, #6]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d101      	bne.n	8005768 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	e06e      	b.n	8005846 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2200      	movs	r2, #0
 800576c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2221      	movs	r2, #33	@ 0x21
 8005772:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005776:	f7fc ff3f 	bl	80025f8 <HAL_GetTick>
 800577a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	88fa      	ldrh	r2, [r7, #6]
 8005780:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	88fa      	ldrh	r2, [r7, #6]
 8005786:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005790:	d108      	bne.n	80057a4 <HAL_UART_Transmit+0x6c>
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	691b      	ldr	r3, [r3, #16]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d104      	bne.n	80057a4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800579a:	2300      	movs	r3, #0
 800579c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	61bb      	str	r3, [r7, #24]
 80057a2:	e003      	b.n	80057ac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80057a8:	2300      	movs	r3, #0
 80057aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80057ac:	e02e      	b.n	800580c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	9300      	str	r3, [sp, #0]
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	2200      	movs	r2, #0
 80057b6:	2180      	movs	r1, #128	@ 0x80
 80057b8:	68f8      	ldr	r0, [r7, #12]
 80057ba:	f000 fb1d 	bl	8005df8 <UART_WaitOnFlagUntilTimeout>
 80057be:	4603      	mov	r3, r0
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d005      	beq.n	80057d0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2220      	movs	r2, #32
 80057c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80057cc:	2303      	movs	r3, #3
 80057ce:	e03a      	b.n	8005846 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d10b      	bne.n	80057ee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80057d6:	69bb      	ldr	r3, [r7, #24]
 80057d8:	881b      	ldrh	r3, [r3, #0]
 80057da:	461a      	mov	r2, r3
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057e4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80057e6:	69bb      	ldr	r3, [r7, #24]
 80057e8:	3302      	adds	r3, #2
 80057ea:	61bb      	str	r3, [r7, #24]
 80057ec:	e007      	b.n	80057fe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80057ee:	69fb      	ldr	r3, [r7, #28]
 80057f0:	781a      	ldrb	r2, [r3, #0]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	3301      	adds	r3, #1
 80057fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005802:	b29b      	uxth	r3, r3
 8005804:	3b01      	subs	r3, #1
 8005806:	b29a      	uxth	r2, r3
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005810:	b29b      	uxth	r3, r3
 8005812:	2b00      	cmp	r3, #0
 8005814:	d1cb      	bne.n	80057ae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	9300      	str	r3, [sp, #0]
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	2200      	movs	r2, #0
 800581e:	2140      	movs	r1, #64	@ 0x40
 8005820:	68f8      	ldr	r0, [r7, #12]
 8005822:	f000 fae9 	bl	8005df8 <UART_WaitOnFlagUntilTimeout>
 8005826:	4603      	mov	r3, r0
 8005828:	2b00      	cmp	r3, #0
 800582a:	d005      	beq.n	8005838 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2220      	movs	r2, #32
 8005830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005834:	2303      	movs	r3, #3
 8005836:	e006      	b.n	8005846 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2220      	movs	r2, #32
 800583c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005840:	2300      	movs	r3, #0
 8005842:	e000      	b.n	8005846 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005844:	2302      	movs	r3, #2
  }
}
 8005846:	4618      	mov	r0, r3
 8005848:	3720      	adds	r7, #32
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}
	...

08005850 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b0ba      	sub	sp, #232	@ 0xe8
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	695b      	ldr	r3, [r3, #20]
 8005872:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005876:	2300      	movs	r3, #0
 8005878:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800587c:	2300      	movs	r3, #0
 800587e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005886:	f003 030f 	and.w	r3, r3, #15
 800588a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800588e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005892:	2b00      	cmp	r3, #0
 8005894:	d10f      	bne.n	80058b6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005896:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800589a:	f003 0320 	and.w	r3, r3, #32
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d009      	beq.n	80058b6 <HAL_UART_IRQHandler+0x66>
 80058a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058a6:	f003 0320 	and.w	r3, r3, #32
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d003      	beq.n	80058b6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f000 fbd7 	bl	8006062 <UART_Receive_IT>
      return;
 80058b4:	e273      	b.n	8005d9e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80058b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	f000 80de 	beq.w	8005a7c <HAL_UART_IRQHandler+0x22c>
 80058c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058c4:	f003 0301 	and.w	r3, r3, #1
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d106      	bne.n	80058da <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80058cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058d0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	f000 80d1 	beq.w	8005a7c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80058da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058de:	f003 0301 	and.w	r3, r3, #1
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d00b      	beq.n	80058fe <HAL_UART_IRQHandler+0xae>
 80058e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d005      	beq.n	80058fe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058f6:	f043 0201 	orr.w	r2, r3, #1
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80058fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005902:	f003 0304 	and.w	r3, r3, #4
 8005906:	2b00      	cmp	r3, #0
 8005908:	d00b      	beq.n	8005922 <HAL_UART_IRQHandler+0xd2>
 800590a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800590e:	f003 0301 	and.w	r3, r3, #1
 8005912:	2b00      	cmp	r3, #0
 8005914:	d005      	beq.n	8005922 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800591a:	f043 0202 	orr.w	r2, r3, #2
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005926:	f003 0302 	and.w	r3, r3, #2
 800592a:	2b00      	cmp	r3, #0
 800592c:	d00b      	beq.n	8005946 <HAL_UART_IRQHandler+0xf6>
 800592e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005932:	f003 0301 	and.w	r3, r3, #1
 8005936:	2b00      	cmp	r3, #0
 8005938:	d005      	beq.n	8005946 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800593e:	f043 0204 	orr.w	r2, r3, #4
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005946:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800594a:	f003 0308 	and.w	r3, r3, #8
 800594e:	2b00      	cmp	r3, #0
 8005950:	d011      	beq.n	8005976 <HAL_UART_IRQHandler+0x126>
 8005952:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005956:	f003 0320 	and.w	r3, r3, #32
 800595a:	2b00      	cmp	r3, #0
 800595c:	d105      	bne.n	800596a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800595e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005962:	f003 0301 	and.w	r3, r3, #1
 8005966:	2b00      	cmp	r3, #0
 8005968:	d005      	beq.n	8005976 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800596e:	f043 0208 	orr.w	r2, r3, #8
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800597a:	2b00      	cmp	r3, #0
 800597c:	f000 820a 	beq.w	8005d94 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005980:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005984:	f003 0320 	and.w	r3, r3, #32
 8005988:	2b00      	cmp	r3, #0
 800598a:	d008      	beq.n	800599e <HAL_UART_IRQHandler+0x14e>
 800598c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005990:	f003 0320 	and.w	r3, r3, #32
 8005994:	2b00      	cmp	r3, #0
 8005996:	d002      	beq.n	800599e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f000 fb62 	bl	8006062 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	695b      	ldr	r3, [r3, #20]
 80059a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059a8:	2b40      	cmp	r3, #64	@ 0x40
 80059aa:	bf0c      	ite	eq
 80059ac:	2301      	moveq	r3, #1
 80059ae:	2300      	movne	r3, #0
 80059b0:	b2db      	uxtb	r3, r3
 80059b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059ba:	f003 0308 	and.w	r3, r3, #8
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d103      	bne.n	80059ca <HAL_UART_IRQHandler+0x17a>
 80059c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d04f      	beq.n	8005a6a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f000 fa6d 	bl	8005eaa <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	695b      	ldr	r3, [r3, #20]
 80059d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059da:	2b40      	cmp	r3, #64	@ 0x40
 80059dc:	d141      	bne.n	8005a62 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	3314      	adds	r3, #20
 80059e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80059ec:	e853 3f00 	ldrex	r3, [r3]
 80059f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80059f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80059f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	3314      	adds	r3, #20
 8005a06:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005a0a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005a0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a12:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005a16:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005a1a:	e841 2300 	strex	r3, r2, [r1]
 8005a1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005a22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d1d9      	bne.n	80059de <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d013      	beq.n	8005a5a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a36:	4a8a      	ldr	r2, [pc, #552]	@ (8005c60 <HAL_UART_IRQHandler+0x410>)
 8005a38:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f7fd fa9c 	bl	8002f7c <HAL_DMA_Abort_IT>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d016      	beq.n	8005a78 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a50:	687a      	ldr	r2, [r7, #4]
 8005a52:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005a54:	4610      	mov	r0, r2
 8005a56:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a58:	e00e      	b.n	8005a78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005a5a:	6878      	ldr	r0, [r7, #4]
 8005a5c:	f000 f9b6 	bl	8005dcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a60:	e00a      	b.n	8005a78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f000 f9b2 	bl	8005dcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a68:	e006      	b.n	8005a78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f000 f9ae 	bl	8005dcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2200      	movs	r2, #0
 8005a74:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005a76:	e18d      	b.n	8005d94 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a78:	bf00      	nop
    return;
 8005a7a:	e18b      	b.n	8005d94 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	f040 8167 	bne.w	8005d54 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005a86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a8a:	f003 0310 	and.w	r3, r3, #16
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	f000 8160 	beq.w	8005d54 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005a94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a98:	f003 0310 	and.w	r3, r3, #16
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	f000 8159 	beq.w	8005d54 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	60bb      	str	r3, [r7, #8]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	60bb      	str	r3, [r7, #8]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	60bb      	str	r3, [r7, #8]
 8005ab6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	695b      	ldr	r3, [r3, #20]
 8005abe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ac2:	2b40      	cmp	r3, #64	@ 0x40
 8005ac4:	f040 80ce 	bne.w	8005c64 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005ad4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	f000 80a9 	beq.w	8005c30 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005ae2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	f080 80a2 	bcs.w	8005c30 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005af2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005af8:	69db      	ldr	r3, [r3, #28]
 8005afa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005afe:	f000 8088 	beq.w	8005c12 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	330c      	adds	r3, #12
 8005b08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005b10:	e853 3f00 	ldrex	r3, [r3]
 8005b14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005b18:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005b1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b20:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	330c      	adds	r3, #12
 8005b2a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005b2e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005b32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b36:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005b3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005b3e:	e841 2300 	strex	r3, r2, [r1]
 8005b42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005b46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d1d9      	bne.n	8005b02 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	3314      	adds	r3, #20
 8005b54:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b58:	e853 3f00 	ldrex	r3, [r3]
 8005b5c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005b5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005b60:	f023 0301 	bic.w	r3, r3, #1
 8005b64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	3314      	adds	r3, #20
 8005b6e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005b72:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005b76:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b78:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005b7a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005b7e:	e841 2300 	strex	r3, r2, [r1]
 8005b82:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005b84:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d1e1      	bne.n	8005b4e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	3314      	adds	r3, #20
 8005b90:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005b94:	e853 3f00 	ldrex	r3, [r3]
 8005b98:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005b9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ba0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	3314      	adds	r3, #20
 8005baa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005bae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005bb0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bb2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005bb4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005bb6:	e841 2300 	strex	r3, r2, [r1]
 8005bba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005bbc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d1e3      	bne.n	8005b8a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2220      	movs	r2, #32
 8005bc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	330c      	adds	r3, #12
 8005bd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bda:	e853 3f00 	ldrex	r3, [r3]
 8005bde:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005be0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005be2:	f023 0310 	bic.w	r3, r3, #16
 8005be6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	330c      	adds	r3, #12
 8005bf0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005bf4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005bf6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bf8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005bfa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005bfc:	e841 2300 	strex	r3, r2, [r1]
 8005c00:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005c02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d1e3      	bne.n	8005bd0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f7fd f945 	bl	8002e9c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2202      	movs	r2, #2
 8005c16:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c20:	b29b      	uxth	r3, r3
 8005c22:	1ad3      	subs	r3, r2, r3
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	4619      	mov	r1, r3
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f000 f8d9 	bl	8005de0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005c2e:	e0b3      	b.n	8005d98 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c34:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	f040 80ad 	bne.w	8005d98 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c42:	69db      	ldr	r3, [r3, #28]
 8005c44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c48:	f040 80a6 	bne.w	8005d98 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2202      	movs	r2, #2
 8005c50:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c56:	4619      	mov	r1, r3
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f000 f8c1 	bl	8005de0 <HAL_UARTEx_RxEventCallback>
      return;
 8005c5e:	e09b      	b.n	8005d98 <HAL_UART_IRQHandler+0x548>
 8005c60:	08005f71 	.word	0x08005f71
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	1ad3      	subs	r3, r2, r3
 8005c70:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	f000 808e 	beq.w	8005d9c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005c80:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	f000 8089 	beq.w	8005d9c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	330c      	adds	r3, #12
 8005c90:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c94:	e853 3f00 	ldrex	r3, [r3]
 8005c98:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005c9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ca0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	330c      	adds	r3, #12
 8005caa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005cae:	647a      	str	r2, [r7, #68]	@ 0x44
 8005cb0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cb2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005cb4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005cb6:	e841 2300 	strex	r3, r2, [r1]
 8005cba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005cbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d1e3      	bne.n	8005c8a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	3314      	adds	r3, #20
 8005cc8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ccc:	e853 3f00 	ldrex	r3, [r3]
 8005cd0:	623b      	str	r3, [r7, #32]
   return(result);
 8005cd2:	6a3b      	ldr	r3, [r7, #32]
 8005cd4:	f023 0301 	bic.w	r3, r3, #1
 8005cd8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	3314      	adds	r3, #20
 8005ce2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005ce6:	633a      	str	r2, [r7, #48]	@ 0x30
 8005ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005cec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cee:	e841 2300 	strex	r3, r2, [r1]
 8005cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d1e3      	bne.n	8005cc2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2220      	movs	r2, #32
 8005cfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	330c      	adds	r3, #12
 8005d0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	e853 3f00 	ldrex	r3, [r3]
 8005d16:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f023 0310 	bic.w	r3, r3, #16
 8005d1e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	330c      	adds	r3, #12
 8005d28:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005d2c:	61fa      	str	r2, [r7, #28]
 8005d2e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d30:	69b9      	ldr	r1, [r7, #24]
 8005d32:	69fa      	ldr	r2, [r7, #28]
 8005d34:	e841 2300 	strex	r3, r2, [r1]
 8005d38:	617b      	str	r3, [r7, #20]
   return(result);
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d1e3      	bne.n	8005d08 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2202      	movs	r2, #2
 8005d44:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005d46:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005d4a:	4619      	mov	r1, r3
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	f000 f847 	bl	8005de0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005d52:	e023      	b.n	8005d9c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005d54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d009      	beq.n	8005d74 <HAL_UART_IRQHandler+0x524>
 8005d60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d003      	beq.n	8005d74 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f000 f910 	bl	8005f92 <UART_Transmit_IT>
    return;
 8005d72:	e014      	b.n	8005d9e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005d74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d00e      	beq.n	8005d9e <HAL_UART_IRQHandler+0x54e>
 8005d80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d008      	beq.n	8005d9e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f000 f950 	bl	8006032 <UART_EndTransmit_IT>
    return;
 8005d92:	e004      	b.n	8005d9e <HAL_UART_IRQHandler+0x54e>
    return;
 8005d94:	bf00      	nop
 8005d96:	e002      	b.n	8005d9e <HAL_UART_IRQHandler+0x54e>
      return;
 8005d98:	bf00      	nop
 8005d9a:	e000      	b.n	8005d9e <HAL_UART_IRQHandler+0x54e>
      return;
 8005d9c:	bf00      	nop
  }
}
 8005d9e:	37e8      	adds	r7, #232	@ 0xe8
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}

08005da4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b083      	sub	sp, #12
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005dac:	bf00      	nop
 8005dae:	370c      	adds	r7, #12
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr

08005db8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005dc0:	bf00      	nop
 8005dc2:	370c      	adds	r7, #12
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr

08005dcc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b083      	sub	sp, #12
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005dd4:	bf00      	nop
 8005dd6:	370c      	adds	r7, #12
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr

08005de0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b083      	sub	sp, #12
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	460b      	mov	r3, r1
 8005dea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005dec:	bf00      	nop
 8005dee:	370c      	adds	r7, #12
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr

08005df8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b086      	sub	sp, #24
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	60f8      	str	r0, [r7, #12]
 8005e00:	60b9      	str	r1, [r7, #8]
 8005e02:	603b      	str	r3, [r7, #0]
 8005e04:	4613      	mov	r3, r2
 8005e06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e08:	e03b      	b.n	8005e82 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e0a:	6a3b      	ldr	r3, [r7, #32]
 8005e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e10:	d037      	beq.n	8005e82 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e12:	f7fc fbf1 	bl	80025f8 <HAL_GetTick>
 8005e16:	4602      	mov	r2, r0
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	1ad3      	subs	r3, r2, r3
 8005e1c:	6a3a      	ldr	r2, [r7, #32]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d302      	bcc.n	8005e28 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e22:	6a3b      	ldr	r3, [r7, #32]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d101      	bne.n	8005e2c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e28:	2303      	movs	r3, #3
 8005e2a:	e03a      	b.n	8005ea2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	f003 0304 	and.w	r3, r3, #4
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d023      	beq.n	8005e82 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	2b80      	cmp	r3, #128	@ 0x80
 8005e3e:	d020      	beq.n	8005e82 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	2b40      	cmp	r3, #64	@ 0x40
 8005e44:	d01d      	beq.n	8005e82 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f003 0308 	and.w	r3, r3, #8
 8005e50:	2b08      	cmp	r3, #8
 8005e52:	d116      	bne.n	8005e82 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005e54:	2300      	movs	r3, #0
 8005e56:	617b      	str	r3, [r7, #20]
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	617b      	str	r3, [r7, #20]
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	617b      	str	r3, [r7, #20]
 8005e68:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e6a:	68f8      	ldr	r0, [r7, #12]
 8005e6c:	f000 f81d 	bl	8005eaa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2208      	movs	r2, #8
 8005e74:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e00f      	b.n	8005ea2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	4013      	ands	r3, r2
 8005e8c:	68ba      	ldr	r2, [r7, #8]
 8005e8e:	429a      	cmp	r2, r3
 8005e90:	bf0c      	ite	eq
 8005e92:	2301      	moveq	r3, #1
 8005e94:	2300      	movne	r3, #0
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	461a      	mov	r2, r3
 8005e9a:	79fb      	ldrb	r3, [r7, #7]
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d0b4      	beq.n	8005e0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ea0:	2300      	movs	r3, #0
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3718      	adds	r7, #24
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}

08005eaa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005eaa:	b480      	push	{r7}
 8005eac:	b095      	sub	sp, #84	@ 0x54
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	330c      	adds	r3, #12
 8005eb8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ebc:	e853 3f00 	ldrex	r3, [r3]
 8005ec0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ec4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ec8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	330c      	adds	r3, #12
 8005ed0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005ed2:	643a      	str	r2, [r7, #64]	@ 0x40
 8005ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ed6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ed8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005eda:	e841 2300 	strex	r3, r2, [r1]
 8005ede:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d1e5      	bne.n	8005eb2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	3314      	adds	r3, #20
 8005eec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eee:	6a3b      	ldr	r3, [r7, #32]
 8005ef0:	e853 3f00 	ldrex	r3, [r3]
 8005ef4:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ef6:	69fb      	ldr	r3, [r7, #28]
 8005ef8:	f023 0301 	bic.w	r3, r3, #1
 8005efc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	3314      	adds	r3, #20
 8005f04:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f08:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f0e:	e841 2300 	strex	r3, r2, [r1]
 8005f12:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d1e5      	bne.n	8005ee6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f1e:	2b01      	cmp	r3, #1
 8005f20:	d119      	bne.n	8005f56 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	330c      	adds	r3, #12
 8005f28:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	e853 3f00 	ldrex	r3, [r3]
 8005f30:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	f023 0310 	bic.w	r3, r3, #16
 8005f38:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	330c      	adds	r3, #12
 8005f40:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f42:	61ba      	str	r2, [r7, #24]
 8005f44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f46:	6979      	ldr	r1, [r7, #20]
 8005f48:	69ba      	ldr	r2, [r7, #24]
 8005f4a:	e841 2300 	strex	r3, r2, [r1]
 8005f4e:	613b      	str	r3, [r7, #16]
   return(result);
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d1e5      	bne.n	8005f22 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2220      	movs	r2, #32
 8005f5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2200      	movs	r2, #0
 8005f62:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005f64:	bf00      	nop
 8005f66:	3754      	adds	r7, #84	@ 0x54
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6e:	4770      	bx	lr

08005f70 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b084      	sub	sp, #16
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f7c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2200      	movs	r2, #0
 8005f82:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005f84:	68f8      	ldr	r0, [r7, #12]
 8005f86:	f7ff ff21 	bl	8005dcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f8a:	bf00      	nop
 8005f8c:	3710      	adds	r7, #16
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}

08005f92 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005f92:	b480      	push	{r7}
 8005f94:	b085      	sub	sp, #20
 8005f96:	af00      	add	r7, sp, #0
 8005f98:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fa0:	b2db      	uxtb	r3, r3
 8005fa2:	2b21      	cmp	r3, #33	@ 0x21
 8005fa4:	d13e      	bne.n	8006024 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fae:	d114      	bne.n	8005fda <UART_Transmit_IT+0x48>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	691b      	ldr	r3, [r3, #16]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d110      	bne.n	8005fda <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6a1b      	ldr	r3, [r3, #32]
 8005fbc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	881b      	ldrh	r3, [r3, #0]
 8005fc2:	461a      	mov	r2, r3
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fcc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6a1b      	ldr	r3, [r3, #32]
 8005fd2:	1c9a      	adds	r2, r3, #2
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	621a      	str	r2, [r3, #32]
 8005fd8:	e008      	b.n	8005fec <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6a1b      	ldr	r3, [r3, #32]
 8005fde:	1c59      	adds	r1, r3, #1
 8005fe0:	687a      	ldr	r2, [r7, #4]
 8005fe2:	6211      	str	r1, [r2, #32]
 8005fe4:	781a      	ldrb	r2, [r3, #0]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005ff0:	b29b      	uxth	r3, r3
 8005ff2:	3b01      	subs	r3, #1
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	4619      	mov	r1, r3
 8005ffa:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d10f      	bne.n	8006020 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	68da      	ldr	r2, [r3, #12]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800600e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	68da      	ldr	r2, [r3, #12]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800601e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006020:	2300      	movs	r3, #0
 8006022:	e000      	b.n	8006026 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006024:	2302      	movs	r3, #2
  }
}
 8006026:	4618      	mov	r0, r3
 8006028:	3714      	adds	r7, #20
 800602a:	46bd      	mov	sp, r7
 800602c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006030:	4770      	bx	lr

08006032 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006032:	b580      	push	{r7, lr}
 8006034:	b082      	sub	sp, #8
 8006036:	af00      	add	r7, sp, #0
 8006038:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	68da      	ldr	r2, [r3, #12]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006048:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2220      	movs	r2, #32
 800604e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f7ff fea6 	bl	8005da4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	3708      	adds	r7, #8
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}

08006062 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006062:	b580      	push	{r7, lr}
 8006064:	b08c      	sub	sp, #48	@ 0x30
 8006066:	af00      	add	r7, sp, #0
 8006068:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800606a:	2300      	movs	r3, #0
 800606c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800606e:	2300      	movs	r3, #0
 8006070:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006078:	b2db      	uxtb	r3, r3
 800607a:	2b22      	cmp	r3, #34	@ 0x22
 800607c:	f040 80aa 	bne.w	80061d4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006088:	d115      	bne.n	80060b6 <UART_Receive_IT+0x54>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	691b      	ldr	r3, [r3, #16]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d111      	bne.n	80060b6 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006096:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	b29b      	uxth	r3, r3
 80060a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060a4:	b29a      	uxth	r2, r3
 80060a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060a8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ae:	1c9a      	adds	r2, r3, #2
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	629a      	str	r2, [r3, #40]	@ 0x28
 80060b4:	e024      	b.n	8006100 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060c4:	d007      	beq.n	80060d6 <UART_Receive_IT+0x74>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d10a      	bne.n	80060e4 <UART_Receive_IT+0x82>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	691b      	ldr	r3, [r3, #16]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d106      	bne.n	80060e4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	b2da      	uxtb	r2, r3
 80060de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060e0:	701a      	strb	r2, [r3, #0]
 80060e2:	e008      	b.n	80060f6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	b2db      	uxtb	r3, r3
 80060ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060f0:	b2da      	uxtb	r2, r3
 80060f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060f4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060fa:	1c5a      	adds	r2, r3, #1
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006104:	b29b      	uxth	r3, r3
 8006106:	3b01      	subs	r3, #1
 8006108:	b29b      	uxth	r3, r3
 800610a:	687a      	ldr	r2, [r7, #4]
 800610c:	4619      	mov	r1, r3
 800610e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006110:	2b00      	cmp	r3, #0
 8006112:	d15d      	bne.n	80061d0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	68da      	ldr	r2, [r3, #12]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f022 0220 	bic.w	r2, r2, #32
 8006122:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	68da      	ldr	r2, [r3, #12]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006132:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	695a      	ldr	r2, [r3, #20]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f022 0201 	bic.w	r2, r2, #1
 8006142:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2220      	movs	r2, #32
 8006148:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2200      	movs	r2, #0
 8006150:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006156:	2b01      	cmp	r3, #1
 8006158:	d135      	bne.n	80061c6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	330c      	adds	r3, #12
 8006166:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	e853 3f00 	ldrex	r3, [r3]
 800616e:	613b      	str	r3, [r7, #16]
   return(result);
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	f023 0310 	bic.w	r3, r3, #16
 8006176:	627b      	str	r3, [r7, #36]	@ 0x24
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	330c      	adds	r3, #12
 800617e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006180:	623a      	str	r2, [r7, #32]
 8006182:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006184:	69f9      	ldr	r1, [r7, #28]
 8006186:	6a3a      	ldr	r2, [r7, #32]
 8006188:	e841 2300 	strex	r3, r2, [r1]
 800618c:	61bb      	str	r3, [r7, #24]
   return(result);
 800618e:	69bb      	ldr	r3, [r7, #24]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d1e5      	bne.n	8006160 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f003 0310 	and.w	r3, r3, #16
 800619e:	2b10      	cmp	r3, #16
 80061a0:	d10a      	bne.n	80061b8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80061a2:	2300      	movs	r3, #0
 80061a4:	60fb      	str	r3, [r7, #12]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	60fb      	str	r3, [r7, #12]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	60fb      	str	r3, [r7, #12]
 80061b6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80061bc:	4619      	mov	r1, r3
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f7ff fe0e 	bl	8005de0 <HAL_UARTEx_RxEventCallback>
 80061c4:	e002      	b.n	80061cc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f7ff fdf6 	bl	8005db8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80061cc:	2300      	movs	r3, #0
 80061ce:	e002      	b.n	80061d6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80061d0:	2300      	movs	r3, #0
 80061d2:	e000      	b.n	80061d6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80061d4:	2302      	movs	r3, #2
  }
}
 80061d6:	4618      	mov	r0, r3
 80061d8:	3730      	adds	r7, #48	@ 0x30
 80061da:	46bd      	mov	sp, r7
 80061dc:	bd80      	pop	{r7, pc}
	...

080061e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061e4:	b0c0      	sub	sp, #256	@ 0x100
 80061e6:	af00      	add	r7, sp, #0
 80061e8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	691b      	ldr	r3, [r3, #16]
 80061f4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80061f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061fc:	68d9      	ldr	r1, [r3, #12]
 80061fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006202:	681a      	ldr	r2, [r3, #0]
 8006204:	ea40 0301 	orr.w	r3, r0, r1
 8006208:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800620a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800620e:	689a      	ldr	r2, [r3, #8]
 8006210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	431a      	orrs	r2, r3
 8006218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800621c:	695b      	ldr	r3, [r3, #20]
 800621e:	431a      	orrs	r2, r3
 8006220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006224:	69db      	ldr	r3, [r3, #28]
 8006226:	4313      	orrs	r3, r2
 8006228:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800622c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	68db      	ldr	r3, [r3, #12]
 8006234:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006238:	f021 010c 	bic.w	r1, r1, #12
 800623c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006240:	681a      	ldr	r2, [r3, #0]
 8006242:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006246:	430b      	orrs	r3, r1
 8006248:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800624a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	695b      	ldr	r3, [r3, #20]
 8006252:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006256:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800625a:	6999      	ldr	r1, [r3, #24]
 800625c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	ea40 0301 	orr.w	r3, r0, r1
 8006266:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800626c:	681a      	ldr	r2, [r3, #0]
 800626e:	4b8f      	ldr	r3, [pc, #572]	@ (80064ac <UART_SetConfig+0x2cc>)
 8006270:	429a      	cmp	r2, r3
 8006272:	d005      	beq.n	8006280 <UART_SetConfig+0xa0>
 8006274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	4b8d      	ldr	r3, [pc, #564]	@ (80064b0 <UART_SetConfig+0x2d0>)
 800627c:	429a      	cmp	r2, r3
 800627e:	d104      	bne.n	800628a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006280:	f7fd fd42 	bl	8003d08 <HAL_RCC_GetPCLK2Freq>
 8006284:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006288:	e003      	b.n	8006292 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800628a:	f7fd fd29 	bl	8003ce0 <HAL_RCC_GetPCLK1Freq>
 800628e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006296:	69db      	ldr	r3, [r3, #28]
 8006298:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800629c:	f040 810c 	bne.w	80064b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80062a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062a4:	2200      	movs	r2, #0
 80062a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80062aa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80062ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80062b2:	4622      	mov	r2, r4
 80062b4:	462b      	mov	r3, r5
 80062b6:	1891      	adds	r1, r2, r2
 80062b8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80062ba:	415b      	adcs	r3, r3
 80062bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80062be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80062c2:	4621      	mov	r1, r4
 80062c4:	eb12 0801 	adds.w	r8, r2, r1
 80062c8:	4629      	mov	r1, r5
 80062ca:	eb43 0901 	adc.w	r9, r3, r1
 80062ce:	f04f 0200 	mov.w	r2, #0
 80062d2:	f04f 0300 	mov.w	r3, #0
 80062d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80062da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80062de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80062e2:	4690      	mov	r8, r2
 80062e4:	4699      	mov	r9, r3
 80062e6:	4623      	mov	r3, r4
 80062e8:	eb18 0303 	adds.w	r3, r8, r3
 80062ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80062f0:	462b      	mov	r3, r5
 80062f2:	eb49 0303 	adc.w	r3, r9, r3
 80062f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80062fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062fe:	685b      	ldr	r3, [r3, #4]
 8006300:	2200      	movs	r2, #0
 8006302:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006306:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800630a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800630e:	460b      	mov	r3, r1
 8006310:	18db      	adds	r3, r3, r3
 8006312:	653b      	str	r3, [r7, #80]	@ 0x50
 8006314:	4613      	mov	r3, r2
 8006316:	eb42 0303 	adc.w	r3, r2, r3
 800631a:	657b      	str	r3, [r7, #84]	@ 0x54
 800631c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006320:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006324:	f7f9 ffcc 	bl	80002c0 <__aeabi_uldivmod>
 8006328:	4602      	mov	r2, r0
 800632a:	460b      	mov	r3, r1
 800632c:	4b61      	ldr	r3, [pc, #388]	@ (80064b4 <UART_SetConfig+0x2d4>)
 800632e:	fba3 2302 	umull	r2, r3, r3, r2
 8006332:	095b      	lsrs	r3, r3, #5
 8006334:	011c      	lsls	r4, r3, #4
 8006336:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800633a:	2200      	movs	r2, #0
 800633c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006340:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006344:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006348:	4642      	mov	r2, r8
 800634a:	464b      	mov	r3, r9
 800634c:	1891      	adds	r1, r2, r2
 800634e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006350:	415b      	adcs	r3, r3
 8006352:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006354:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006358:	4641      	mov	r1, r8
 800635a:	eb12 0a01 	adds.w	sl, r2, r1
 800635e:	4649      	mov	r1, r9
 8006360:	eb43 0b01 	adc.w	fp, r3, r1
 8006364:	f04f 0200 	mov.w	r2, #0
 8006368:	f04f 0300 	mov.w	r3, #0
 800636c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006370:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006374:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006378:	4692      	mov	sl, r2
 800637a:	469b      	mov	fp, r3
 800637c:	4643      	mov	r3, r8
 800637e:	eb1a 0303 	adds.w	r3, sl, r3
 8006382:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006386:	464b      	mov	r3, r9
 8006388:	eb4b 0303 	adc.w	r3, fp, r3
 800638c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	2200      	movs	r2, #0
 8006398:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800639c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80063a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80063a4:	460b      	mov	r3, r1
 80063a6:	18db      	adds	r3, r3, r3
 80063a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80063aa:	4613      	mov	r3, r2
 80063ac:	eb42 0303 	adc.w	r3, r2, r3
 80063b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80063b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80063b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80063ba:	f7f9 ff81 	bl	80002c0 <__aeabi_uldivmod>
 80063be:	4602      	mov	r2, r0
 80063c0:	460b      	mov	r3, r1
 80063c2:	4611      	mov	r1, r2
 80063c4:	4b3b      	ldr	r3, [pc, #236]	@ (80064b4 <UART_SetConfig+0x2d4>)
 80063c6:	fba3 2301 	umull	r2, r3, r3, r1
 80063ca:	095b      	lsrs	r3, r3, #5
 80063cc:	2264      	movs	r2, #100	@ 0x64
 80063ce:	fb02 f303 	mul.w	r3, r2, r3
 80063d2:	1acb      	subs	r3, r1, r3
 80063d4:	00db      	lsls	r3, r3, #3
 80063d6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80063da:	4b36      	ldr	r3, [pc, #216]	@ (80064b4 <UART_SetConfig+0x2d4>)
 80063dc:	fba3 2302 	umull	r2, r3, r3, r2
 80063e0:	095b      	lsrs	r3, r3, #5
 80063e2:	005b      	lsls	r3, r3, #1
 80063e4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80063e8:	441c      	add	r4, r3
 80063ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063ee:	2200      	movs	r2, #0
 80063f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80063f4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80063f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80063fc:	4642      	mov	r2, r8
 80063fe:	464b      	mov	r3, r9
 8006400:	1891      	adds	r1, r2, r2
 8006402:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006404:	415b      	adcs	r3, r3
 8006406:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006408:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800640c:	4641      	mov	r1, r8
 800640e:	1851      	adds	r1, r2, r1
 8006410:	6339      	str	r1, [r7, #48]	@ 0x30
 8006412:	4649      	mov	r1, r9
 8006414:	414b      	adcs	r3, r1
 8006416:	637b      	str	r3, [r7, #52]	@ 0x34
 8006418:	f04f 0200 	mov.w	r2, #0
 800641c:	f04f 0300 	mov.w	r3, #0
 8006420:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006424:	4659      	mov	r1, fp
 8006426:	00cb      	lsls	r3, r1, #3
 8006428:	4651      	mov	r1, sl
 800642a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800642e:	4651      	mov	r1, sl
 8006430:	00ca      	lsls	r2, r1, #3
 8006432:	4610      	mov	r0, r2
 8006434:	4619      	mov	r1, r3
 8006436:	4603      	mov	r3, r0
 8006438:	4642      	mov	r2, r8
 800643a:	189b      	adds	r3, r3, r2
 800643c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006440:	464b      	mov	r3, r9
 8006442:	460a      	mov	r2, r1
 8006444:	eb42 0303 	adc.w	r3, r2, r3
 8006448:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800644c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	2200      	movs	r2, #0
 8006454:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006458:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800645c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006460:	460b      	mov	r3, r1
 8006462:	18db      	adds	r3, r3, r3
 8006464:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006466:	4613      	mov	r3, r2
 8006468:	eb42 0303 	adc.w	r3, r2, r3
 800646c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800646e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006472:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006476:	f7f9 ff23 	bl	80002c0 <__aeabi_uldivmod>
 800647a:	4602      	mov	r2, r0
 800647c:	460b      	mov	r3, r1
 800647e:	4b0d      	ldr	r3, [pc, #52]	@ (80064b4 <UART_SetConfig+0x2d4>)
 8006480:	fba3 1302 	umull	r1, r3, r3, r2
 8006484:	095b      	lsrs	r3, r3, #5
 8006486:	2164      	movs	r1, #100	@ 0x64
 8006488:	fb01 f303 	mul.w	r3, r1, r3
 800648c:	1ad3      	subs	r3, r2, r3
 800648e:	00db      	lsls	r3, r3, #3
 8006490:	3332      	adds	r3, #50	@ 0x32
 8006492:	4a08      	ldr	r2, [pc, #32]	@ (80064b4 <UART_SetConfig+0x2d4>)
 8006494:	fba2 2303 	umull	r2, r3, r2, r3
 8006498:	095b      	lsrs	r3, r3, #5
 800649a:	f003 0207 	and.w	r2, r3, #7
 800649e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4422      	add	r2, r4
 80064a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80064a8:	e106      	b.n	80066b8 <UART_SetConfig+0x4d8>
 80064aa:	bf00      	nop
 80064ac:	40011000 	.word	0x40011000
 80064b0:	40011400 	.word	0x40011400
 80064b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80064b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064bc:	2200      	movs	r2, #0
 80064be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80064c2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80064c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80064ca:	4642      	mov	r2, r8
 80064cc:	464b      	mov	r3, r9
 80064ce:	1891      	adds	r1, r2, r2
 80064d0:	6239      	str	r1, [r7, #32]
 80064d2:	415b      	adcs	r3, r3
 80064d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80064d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80064da:	4641      	mov	r1, r8
 80064dc:	1854      	adds	r4, r2, r1
 80064de:	4649      	mov	r1, r9
 80064e0:	eb43 0501 	adc.w	r5, r3, r1
 80064e4:	f04f 0200 	mov.w	r2, #0
 80064e8:	f04f 0300 	mov.w	r3, #0
 80064ec:	00eb      	lsls	r3, r5, #3
 80064ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80064f2:	00e2      	lsls	r2, r4, #3
 80064f4:	4614      	mov	r4, r2
 80064f6:	461d      	mov	r5, r3
 80064f8:	4643      	mov	r3, r8
 80064fa:	18e3      	adds	r3, r4, r3
 80064fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006500:	464b      	mov	r3, r9
 8006502:	eb45 0303 	adc.w	r3, r5, r3
 8006506:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800650a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	2200      	movs	r2, #0
 8006512:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006516:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800651a:	f04f 0200 	mov.w	r2, #0
 800651e:	f04f 0300 	mov.w	r3, #0
 8006522:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006526:	4629      	mov	r1, r5
 8006528:	008b      	lsls	r3, r1, #2
 800652a:	4621      	mov	r1, r4
 800652c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006530:	4621      	mov	r1, r4
 8006532:	008a      	lsls	r2, r1, #2
 8006534:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006538:	f7f9 fec2 	bl	80002c0 <__aeabi_uldivmod>
 800653c:	4602      	mov	r2, r0
 800653e:	460b      	mov	r3, r1
 8006540:	4b60      	ldr	r3, [pc, #384]	@ (80066c4 <UART_SetConfig+0x4e4>)
 8006542:	fba3 2302 	umull	r2, r3, r3, r2
 8006546:	095b      	lsrs	r3, r3, #5
 8006548:	011c      	lsls	r4, r3, #4
 800654a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800654e:	2200      	movs	r2, #0
 8006550:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006554:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006558:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800655c:	4642      	mov	r2, r8
 800655e:	464b      	mov	r3, r9
 8006560:	1891      	adds	r1, r2, r2
 8006562:	61b9      	str	r1, [r7, #24]
 8006564:	415b      	adcs	r3, r3
 8006566:	61fb      	str	r3, [r7, #28]
 8006568:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800656c:	4641      	mov	r1, r8
 800656e:	1851      	adds	r1, r2, r1
 8006570:	6139      	str	r1, [r7, #16]
 8006572:	4649      	mov	r1, r9
 8006574:	414b      	adcs	r3, r1
 8006576:	617b      	str	r3, [r7, #20]
 8006578:	f04f 0200 	mov.w	r2, #0
 800657c:	f04f 0300 	mov.w	r3, #0
 8006580:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006584:	4659      	mov	r1, fp
 8006586:	00cb      	lsls	r3, r1, #3
 8006588:	4651      	mov	r1, sl
 800658a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800658e:	4651      	mov	r1, sl
 8006590:	00ca      	lsls	r2, r1, #3
 8006592:	4610      	mov	r0, r2
 8006594:	4619      	mov	r1, r3
 8006596:	4603      	mov	r3, r0
 8006598:	4642      	mov	r2, r8
 800659a:	189b      	adds	r3, r3, r2
 800659c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80065a0:	464b      	mov	r3, r9
 80065a2:	460a      	mov	r2, r1
 80065a4:	eb42 0303 	adc.w	r3, r2, r3
 80065a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80065ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	2200      	movs	r2, #0
 80065b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80065b6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80065b8:	f04f 0200 	mov.w	r2, #0
 80065bc:	f04f 0300 	mov.w	r3, #0
 80065c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80065c4:	4649      	mov	r1, r9
 80065c6:	008b      	lsls	r3, r1, #2
 80065c8:	4641      	mov	r1, r8
 80065ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065ce:	4641      	mov	r1, r8
 80065d0:	008a      	lsls	r2, r1, #2
 80065d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80065d6:	f7f9 fe73 	bl	80002c0 <__aeabi_uldivmod>
 80065da:	4602      	mov	r2, r0
 80065dc:	460b      	mov	r3, r1
 80065de:	4611      	mov	r1, r2
 80065e0:	4b38      	ldr	r3, [pc, #224]	@ (80066c4 <UART_SetConfig+0x4e4>)
 80065e2:	fba3 2301 	umull	r2, r3, r3, r1
 80065e6:	095b      	lsrs	r3, r3, #5
 80065e8:	2264      	movs	r2, #100	@ 0x64
 80065ea:	fb02 f303 	mul.w	r3, r2, r3
 80065ee:	1acb      	subs	r3, r1, r3
 80065f0:	011b      	lsls	r3, r3, #4
 80065f2:	3332      	adds	r3, #50	@ 0x32
 80065f4:	4a33      	ldr	r2, [pc, #204]	@ (80066c4 <UART_SetConfig+0x4e4>)
 80065f6:	fba2 2303 	umull	r2, r3, r2, r3
 80065fa:	095b      	lsrs	r3, r3, #5
 80065fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006600:	441c      	add	r4, r3
 8006602:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006606:	2200      	movs	r2, #0
 8006608:	673b      	str	r3, [r7, #112]	@ 0x70
 800660a:	677a      	str	r2, [r7, #116]	@ 0x74
 800660c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006610:	4642      	mov	r2, r8
 8006612:	464b      	mov	r3, r9
 8006614:	1891      	adds	r1, r2, r2
 8006616:	60b9      	str	r1, [r7, #8]
 8006618:	415b      	adcs	r3, r3
 800661a:	60fb      	str	r3, [r7, #12]
 800661c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006620:	4641      	mov	r1, r8
 8006622:	1851      	adds	r1, r2, r1
 8006624:	6039      	str	r1, [r7, #0]
 8006626:	4649      	mov	r1, r9
 8006628:	414b      	adcs	r3, r1
 800662a:	607b      	str	r3, [r7, #4]
 800662c:	f04f 0200 	mov.w	r2, #0
 8006630:	f04f 0300 	mov.w	r3, #0
 8006634:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006638:	4659      	mov	r1, fp
 800663a:	00cb      	lsls	r3, r1, #3
 800663c:	4651      	mov	r1, sl
 800663e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006642:	4651      	mov	r1, sl
 8006644:	00ca      	lsls	r2, r1, #3
 8006646:	4610      	mov	r0, r2
 8006648:	4619      	mov	r1, r3
 800664a:	4603      	mov	r3, r0
 800664c:	4642      	mov	r2, r8
 800664e:	189b      	adds	r3, r3, r2
 8006650:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006652:	464b      	mov	r3, r9
 8006654:	460a      	mov	r2, r1
 8006656:	eb42 0303 	adc.w	r3, r2, r3
 800665a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800665c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	2200      	movs	r2, #0
 8006664:	663b      	str	r3, [r7, #96]	@ 0x60
 8006666:	667a      	str	r2, [r7, #100]	@ 0x64
 8006668:	f04f 0200 	mov.w	r2, #0
 800666c:	f04f 0300 	mov.w	r3, #0
 8006670:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006674:	4649      	mov	r1, r9
 8006676:	008b      	lsls	r3, r1, #2
 8006678:	4641      	mov	r1, r8
 800667a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800667e:	4641      	mov	r1, r8
 8006680:	008a      	lsls	r2, r1, #2
 8006682:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006686:	f7f9 fe1b 	bl	80002c0 <__aeabi_uldivmod>
 800668a:	4602      	mov	r2, r0
 800668c:	460b      	mov	r3, r1
 800668e:	4b0d      	ldr	r3, [pc, #52]	@ (80066c4 <UART_SetConfig+0x4e4>)
 8006690:	fba3 1302 	umull	r1, r3, r3, r2
 8006694:	095b      	lsrs	r3, r3, #5
 8006696:	2164      	movs	r1, #100	@ 0x64
 8006698:	fb01 f303 	mul.w	r3, r1, r3
 800669c:	1ad3      	subs	r3, r2, r3
 800669e:	011b      	lsls	r3, r3, #4
 80066a0:	3332      	adds	r3, #50	@ 0x32
 80066a2:	4a08      	ldr	r2, [pc, #32]	@ (80066c4 <UART_SetConfig+0x4e4>)
 80066a4:	fba2 2303 	umull	r2, r3, r2, r3
 80066a8:	095b      	lsrs	r3, r3, #5
 80066aa:	f003 020f 	and.w	r2, r3, #15
 80066ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4422      	add	r2, r4
 80066b6:	609a      	str	r2, [r3, #8]
}
 80066b8:	bf00      	nop
 80066ba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80066be:	46bd      	mov	sp, r7
 80066c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80066c4:	51eb851f 	.word	0x51eb851f

080066c8 <calloc>:
 80066c8:	4b02      	ldr	r3, [pc, #8]	@ (80066d4 <calloc+0xc>)
 80066ca:	460a      	mov	r2, r1
 80066cc:	4601      	mov	r1, r0
 80066ce:	6818      	ldr	r0, [r3, #0]
 80066d0:	f000 b802 	b.w	80066d8 <_calloc_r>
 80066d4:	2000000c 	.word	0x2000000c

080066d8 <_calloc_r>:
 80066d8:	b570      	push	{r4, r5, r6, lr}
 80066da:	fba1 5402 	umull	r5, r4, r1, r2
 80066de:	b934      	cbnz	r4, 80066ee <_calloc_r+0x16>
 80066e0:	4629      	mov	r1, r5
 80066e2:	f000 f82f 	bl	8006744 <_malloc_r>
 80066e6:	4606      	mov	r6, r0
 80066e8:	b928      	cbnz	r0, 80066f6 <_calloc_r+0x1e>
 80066ea:	4630      	mov	r0, r6
 80066ec:	bd70      	pop	{r4, r5, r6, pc}
 80066ee:	220c      	movs	r2, #12
 80066f0:	6002      	str	r2, [r0, #0]
 80066f2:	2600      	movs	r6, #0
 80066f4:	e7f9      	b.n	80066ea <_calloc_r+0x12>
 80066f6:	462a      	mov	r2, r5
 80066f8:	4621      	mov	r1, r4
 80066fa:	f000 f8ff 	bl	80068fc <memset>
 80066fe:	e7f4      	b.n	80066ea <_calloc_r+0x12>

08006700 <sbrk_aligned>:
 8006700:	b570      	push	{r4, r5, r6, lr}
 8006702:	4e0f      	ldr	r6, [pc, #60]	@ (8006740 <sbrk_aligned+0x40>)
 8006704:	460c      	mov	r4, r1
 8006706:	6831      	ldr	r1, [r6, #0]
 8006708:	4605      	mov	r5, r0
 800670a:	b911      	cbnz	r1, 8006712 <sbrk_aligned+0x12>
 800670c:	f000 f8fe 	bl	800690c <_sbrk_r>
 8006710:	6030      	str	r0, [r6, #0]
 8006712:	4621      	mov	r1, r4
 8006714:	4628      	mov	r0, r5
 8006716:	f000 f8f9 	bl	800690c <_sbrk_r>
 800671a:	1c43      	adds	r3, r0, #1
 800671c:	d103      	bne.n	8006726 <sbrk_aligned+0x26>
 800671e:	f04f 34ff 	mov.w	r4, #4294967295
 8006722:	4620      	mov	r0, r4
 8006724:	bd70      	pop	{r4, r5, r6, pc}
 8006726:	1cc4      	adds	r4, r0, #3
 8006728:	f024 0403 	bic.w	r4, r4, #3
 800672c:	42a0      	cmp	r0, r4
 800672e:	d0f8      	beq.n	8006722 <sbrk_aligned+0x22>
 8006730:	1a21      	subs	r1, r4, r0
 8006732:	4628      	mov	r0, r5
 8006734:	f000 f8ea 	bl	800690c <_sbrk_r>
 8006738:	3001      	adds	r0, #1
 800673a:	d1f2      	bne.n	8006722 <sbrk_aligned+0x22>
 800673c:	e7ef      	b.n	800671e <sbrk_aligned+0x1e>
 800673e:	bf00      	nop
 8006740:	2000040c 	.word	0x2000040c

08006744 <_malloc_r>:
 8006744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006748:	1ccd      	adds	r5, r1, #3
 800674a:	f025 0503 	bic.w	r5, r5, #3
 800674e:	3508      	adds	r5, #8
 8006750:	2d0c      	cmp	r5, #12
 8006752:	bf38      	it	cc
 8006754:	250c      	movcc	r5, #12
 8006756:	2d00      	cmp	r5, #0
 8006758:	4606      	mov	r6, r0
 800675a:	db01      	blt.n	8006760 <_malloc_r+0x1c>
 800675c:	42a9      	cmp	r1, r5
 800675e:	d904      	bls.n	800676a <_malloc_r+0x26>
 8006760:	230c      	movs	r3, #12
 8006762:	6033      	str	r3, [r6, #0]
 8006764:	2000      	movs	r0, #0
 8006766:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800676a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006840 <_malloc_r+0xfc>
 800676e:	f000 f869 	bl	8006844 <__malloc_lock>
 8006772:	f8d8 3000 	ldr.w	r3, [r8]
 8006776:	461c      	mov	r4, r3
 8006778:	bb44      	cbnz	r4, 80067cc <_malloc_r+0x88>
 800677a:	4629      	mov	r1, r5
 800677c:	4630      	mov	r0, r6
 800677e:	f7ff ffbf 	bl	8006700 <sbrk_aligned>
 8006782:	1c43      	adds	r3, r0, #1
 8006784:	4604      	mov	r4, r0
 8006786:	d158      	bne.n	800683a <_malloc_r+0xf6>
 8006788:	f8d8 4000 	ldr.w	r4, [r8]
 800678c:	4627      	mov	r7, r4
 800678e:	2f00      	cmp	r7, #0
 8006790:	d143      	bne.n	800681a <_malloc_r+0xd6>
 8006792:	2c00      	cmp	r4, #0
 8006794:	d04b      	beq.n	800682e <_malloc_r+0xea>
 8006796:	6823      	ldr	r3, [r4, #0]
 8006798:	4639      	mov	r1, r7
 800679a:	4630      	mov	r0, r6
 800679c:	eb04 0903 	add.w	r9, r4, r3
 80067a0:	f000 f8b4 	bl	800690c <_sbrk_r>
 80067a4:	4581      	cmp	r9, r0
 80067a6:	d142      	bne.n	800682e <_malloc_r+0xea>
 80067a8:	6821      	ldr	r1, [r4, #0]
 80067aa:	1a6d      	subs	r5, r5, r1
 80067ac:	4629      	mov	r1, r5
 80067ae:	4630      	mov	r0, r6
 80067b0:	f7ff ffa6 	bl	8006700 <sbrk_aligned>
 80067b4:	3001      	adds	r0, #1
 80067b6:	d03a      	beq.n	800682e <_malloc_r+0xea>
 80067b8:	6823      	ldr	r3, [r4, #0]
 80067ba:	442b      	add	r3, r5
 80067bc:	6023      	str	r3, [r4, #0]
 80067be:	f8d8 3000 	ldr.w	r3, [r8]
 80067c2:	685a      	ldr	r2, [r3, #4]
 80067c4:	bb62      	cbnz	r2, 8006820 <_malloc_r+0xdc>
 80067c6:	f8c8 7000 	str.w	r7, [r8]
 80067ca:	e00f      	b.n	80067ec <_malloc_r+0xa8>
 80067cc:	6822      	ldr	r2, [r4, #0]
 80067ce:	1b52      	subs	r2, r2, r5
 80067d0:	d420      	bmi.n	8006814 <_malloc_r+0xd0>
 80067d2:	2a0b      	cmp	r2, #11
 80067d4:	d917      	bls.n	8006806 <_malloc_r+0xc2>
 80067d6:	1961      	adds	r1, r4, r5
 80067d8:	42a3      	cmp	r3, r4
 80067da:	6025      	str	r5, [r4, #0]
 80067dc:	bf18      	it	ne
 80067de:	6059      	strne	r1, [r3, #4]
 80067e0:	6863      	ldr	r3, [r4, #4]
 80067e2:	bf08      	it	eq
 80067e4:	f8c8 1000 	streq.w	r1, [r8]
 80067e8:	5162      	str	r2, [r4, r5]
 80067ea:	604b      	str	r3, [r1, #4]
 80067ec:	4630      	mov	r0, r6
 80067ee:	f000 f82f 	bl	8006850 <__malloc_unlock>
 80067f2:	f104 000b 	add.w	r0, r4, #11
 80067f6:	1d23      	adds	r3, r4, #4
 80067f8:	f020 0007 	bic.w	r0, r0, #7
 80067fc:	1ac2      	subs	r2, r0, r3
 80067fe:	bf1c      	itt	ne
 8006800:	1a1b      	subne	r3, r3, r0
 8006802:	50a3      	strne	r3, [r4, r2]
 8006804:	e7af      	b.n	8006766 <_malloc_r+0x22>
 8006806:	6862      	ldr	r2, [r4, #4]
 8006808:	42a3      	cmp	r3, r4
 800680a:	bf0c      	ite	eq
 800680c:	f8c8 2000 	streq.w	r2, [r8]
 8006810:	605a      	strne	r2, [r3, #4]
 8006812:	e7eb      	b.n	80067ec <_malloc_r+0xa8>
 8006814:	4623      	mov	r3, r4
 8006816:	6864      	ldr	r4, [r4, #4]
 8006818:	e7ae      	b.n	8006778 <_malloc_r+0x34>
 800681a:	463c      	mov	r4, r7
 800681c:	687f      	ldr	r7, [r7, #4]
 800681e:	e7b6      	b.n	800678e <_malloc_r+0x4a>
 8006820:	461a      	mov	r2, r3
 8006822:	685b      	ldr	r3, [r3, #4]
 8006824:	42a3      	cmp	r3, r4
 8006826:	d1fb      	bne.n	8006820 <_malloc_r+0xdc>
 8006828:	2300      	movs	r3, #0
 800682a:	6053      	str	r3, [r2, #4]
 800682c:	e7de      	b.n	80067ec <_malloc_r+0xa8>
 800682e:	230c      	movs	r3, #12
 8006830:	6033      	str	r3, [r6, #0]
 8006832:	4630      	mov	r0, r6
 8006834:	f000 f80c 	bl	8006850 <__malloc_unlock>
 8006838:	e794      	b.n	8006764 <_malloc_r+0x20>
 800683a:	6005      	str	r5, [r0, #0]
 800683c:	e7d6      	b.n	80067ec <_malloc_r+0xa8>
 800683e:	bf00      	nop
 8006840:	20000410 	.word	0x20000410

08006844 <__malloc_lock>:
 8006844:	4801      	ldr	r0, [pc, #4]	@ (800684c <__malloc_lock+0x8>)
 8006846:	f000 b89b 	b.w	8006980 <__retarget_lock_acquire_recursive>
 800684a:	bf00      	nop
 800684c:	20000550 	.word	0x20000550

08006850 <__malloc_unlock>:
 8006850:	4801      	ldr	r0, [pc, #4]	@ (8006858 <__malloc_unlock+0x8>)
 8006852:	f000 b896 	b.w	8006982 <__retarget_lock_release_recursive>
 8006856:	bf00      	nop
 8006858:	20000550 	.word	0x20000550

0800685c <sniprintf>:
 800685c:	b40c      	push	{r2, r3}
 800685e:	b530      	push	{r4, r5, lr}
 8006860:	4b18      	ldr	r3, [pc, #96]	@ (80068c4 <sniprintf+0x68>)
 8006862:	1e0c      	subs	r4, r1, #0
 8006864:	681d      	ldr	r5, [r3, #0]
 8006866:	b09d      	sub	sp, #116	@ 0x74
 8006868:	da08      	bge.n	800687c <sniprintf+0x20>
 800686a:	238b      	movs	r3, #139	@ 0x8b
 800686c:	602b      	str	r3, [r5, #0]
 800686e:	f04f 30ff 	mov.w	r0, #4294967295
 8006872:	b01d      	add	sp, #116	@ 0x74
 8006874:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006878:	b002      	add	sp, #8
 800687a:	4770      	bx	lr
 800687c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006880:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006884:	f04f 0300 	mov.w	r3, #0
 8006888:	931b      	str	r3, [sp, #108]	@ 0x6c
 800688a:	bf14      	ite	ne
 800688c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006890:	4623      	moveq	r3, r4
 8006892:	9304      	str	r3, [sp, #16]
 8006894:	9307      	str	r3, [sp, #28]
 8006896:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800689a:	9002      	str	r0, [sp, #8]
 800689c:	9006      	str	r0, [sp, #24]
 800689e:	f8ad 3016 	strh.w	r3, [sp, #22]
 80068a2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80068a4:	ab21      	add	r3, sp, #132	@ 0x84
 80068a6:	a902      	add	r1, sp, #8
 80068a8:	4628      	mov	r0, r5
 80068aa:	9301      	str	r3, [sp, #4]
 80068ac:	f000 f910 	bl	8006ad0 <_svfiprintf_r>
 80068b0:	1c43      	adds	r3, r0, #1
 80068b2:	bfbc      	itt	lt
 80068b4:	238b      	movlt	r3, #139	@ 0x8b
 80068b6:	602b      	strlt	r3, [r5, #0]
 80068b8:	2c00      	cmp	r4, #0
 80068ba:	d0da      	beq.n	8006872 <sniprintf+0x16>
 80068bc:	9b02      	ldr	r3, [sp, #8]
 80068be:	2200      	movs	r2, #0
 80068c0:	701a      	strb	r2, [r3, #0]
 80068c2:	e7d6      	b.n	8006872 <sniprintf+0x16>
 80068c4:	2000000c 	.word	0x2000000c

080068c8 <memmove>:
 80068c8:	4288      	cmp	r0, r1
 80068ca:	b510      	push	{r4, lr}
 80068cc:	eb01 0402 	add.w	r4, r1, r2
 80068d0:	d902      	bls.n	80068d8 <memmove+0x10>
 80068d2:	4284      	cmp	r4, r0
 80068d4:	4623      	mov	r3, r4
 80068d6:	d807      	bhi.n	80068e8 <memmove+0x20>
 80068d8:	1e43      	subs	r3, r0, #1
 80068da:	42a1      	cmp	r1, r4
 80068dc:	d008      	beq.n	80068f0 <memmove+0x28>
 80068de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80068e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80068e6:	e7f8      	b.n	80068da <memmove+0x12>
 80068e8:	4402      	add	r2, r0
 80068ea:	4601      	mov	r1, r0
 80068ec:	428a      	cmp	r2, r1
 80068ee:	d100      	bne.n	80068f2 <memmove+0x2a>
 80068f0:	bd10      	pop	{r4, pc}
 80068f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80068f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80068fa:	e7f7      	b.n	80068ec <memmove+0x24>

080068fc <memset>:
 80068fc:	4402      	add	r2, r0
 80068fe:	4603      	mov	r3, r0
 8006900:	4293      	cmp	r3, r2
 8006902:	d100      	bne.n	8006906 <memset+0xa>
 8006904:	4770      	bx	lr
 8006906:	f803 1b01 	strb.w	r1, [r3], #1
 800690a:	e7f9      	b.n	8006900 <memset+0x4>

0800690c <_sbrk_r>:
 800690c:	b538      	push	{r3, r4, r5, lr}
 800690e:	4d06      	ldr	r5, [pc, #24]	@ (8006928 <_sbrk_r+0x1c>)
 8006910:	2300      	movs	r3, #0
 8006912:	4604      	mov	r4, r0
 8006914:	4608      	mov	r0, r1
 8006916:	602b      	str	r3, [r5, #0]
 8006918:	f7fb fd96 	bl	8002448 <_sbrk>
 800691c:	1c43      	adds	r3, r0, #1
 800691e:	d102      	bne.n	8006926 <_sbrk_r+0x1a>
 8006920:	682b      	ldr	r3, [r5, #0]
 8006922:	b103      	cbz	r3, 8006926 <_sbrk_r+0x1a>
 8006924:	6023      	str	r3, [r4, #0]
 8006926:	bd38      	pop	{r3, r4, r5, pc}
 8006928:	2000054c 	.word	0x2000054c

0800692c <__errno>:
 800692c:	4b01      	ldr	r3, [pc, #4]	@ (8006934 <__errno+0x8>)
 800692e:	6818      	ldr	r0, [r3, #0]
 8006930:	4770      	bx	lr
 8006932:	bf00      	nop
 8006934:	2000000c 	.word	0x2000000c

08006938 <__libc_init_array>:
 8006938:	b570      	push	{r4, r5, r6, lr}
 800693a:	4d0d      	ldr	r5, [pc, #52]	@ (8006970 <__libc_init_array+0x38>)
 800693c:	4c0d      	ldr	r4, [pc, #52]	@ (8006974 <__libc_init_array+0x3c>)
 800693e:	1b64      	subs	r4, r4, r5
 8006940:	10a4      	asrs	r4, r4, #2
 8006942:	2600      	movs	r6, #0
 8006944:	42a6      	cmp	r6, r4
 8006946:	d109      	bne.n	800695c <__libc_init_array+0x24>
 8006948:	4d0b      	ldr	r5, [pc, #44]	@ (8006978 <__libc_init_array+0x40>)
 800694a:	4c0c      	ldr	r4, [pc, #48]	@ (800697c <__libc_init_array+0x44>)
 800694c:	f000 fb8c 	bl	8007068 <_init>
 8006950:	1b64      	subs	r4, r4, r5
 8006952:	10a4      	asrs	r4, r4, #2
 8006954:	2600      	movs	r6, #0
 8006956:	42a6      	cmp	r6, r4
 8006958:	d105      	bne.n	8006966 <__libc_init_array+0x2e>
 800695a:	bd70      	pop	{r4, r5, r6, pc}
 800695c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006960:	4798      	blx	r3
 8006962:	3601      	adds	r6, #1
 8006964:	e7ee      	b.n	8006944 <__libc_init_array+0xc>
 8006966:	f855 3b04 	ldr.w	r3, [r5], #4
 800696a:	4798      	blx	r3
 800696c:	3601      	adds	r6, #1
 800696e:	e7f2      	b.n	8006956 <__libc_init_array+0x1e>
 8006970:	08007264 	.word	0x08007264
 8006974:	08007264 	.word	0x08007264
 8006978:	08007264 	.word	0x08007264
 800697c:	08007268 	.word	0x08007268

08006980 <__retarget_lock_acquire_recursive>:
 8006980:	4770      	bx	lr

08006982 <__retarget_lock_release_recursive>:
 8006982:	4770      	bx	lr

08006984 <_free_r>:
 8006984:	b538      	push	{r3, r4, r5, lr}
 8006986:	4605      	mov	r5, r0
 8006988:	2900      	cmp	r1, #0
 800698a:	d041      	beq.n	8006a10 <_free_r+0x8c>
 800698c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006990:	1f0c      	subs	r4, r1, #4
 8006992:	2b00      	cmp	r3, #0
 8006994:	bfb8      	it	lt
 8006996:	18e4      	addlt	r4, r4, r3
 8006998:	f7ff ff54 	bl	8006844 <__malloc_lock>
 800699c:	4a1d      	ldr	r2, [pc, #116]	@ (8006a14 <_free_r+0x90>)
 800699e:	6813      	ldr	r3, [r2, #0]
 80069a0:	b933      	cbnz	r3, 80069b0 <_free_r+0x2c>
 80069a2:	6063      	str	r3, [r4, #4]
 80069a4:	6014      	str	r4, [r2, #0]
 80069a6:	4628      	mov	r0, r5
 80069a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069ac:	f7ff bf50 	b.w	8006850 <__malloc_unlock>
 80069b0:	42a3      	cmp	r3, r4
 80069b2:	d908      	bls.n	80069c6 <_free_r+0x42>
 80069b4:	6820      	ldr	r0, [r4, #0]
 80069b6:	1821      	adds	r1, r4, r0
 80069b8:	428b      	cmp	r3, r1
 80069ba:	bf01      	itttt	eq
 80069bc:	6819      	ldreq	r1, [r3, #0]
 80069be:	685b      	ldreq	r3, [r3, #4]
 80069c0:	1809      	addeq	r1, r1, r0
 80069c2:	6021      	streq	r1, [r4, #0]
 80069c4:	e7ed      	b.n	80069a2 <_free_r+0x1e>
 80069c6:	461a      	mov	r2, r3
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	b10b      	cbz	r3, 80069d0 <_free_r+0x4c>
 80069cc:	42a3      	cmp	r3, r4
 80069ce:	d9fa      	bls.n	80069c6 <_free_r+0x42>
 80069d0:	6811      	ldr	r1, [r2, #0]
 80069d2:	1850      	adds	r0, r2, r1
 80069d4:	42a0      	cmp	r0, r4
 80069d6:	d10b      	bne.n	80069f0 <_free_r+0x6c>
 80069d8:	6820      	ldr	r0, [r4, #0]
 80069da:	4401      	add	r1, r0
 80069dc:	1850      	adds	r0, r2, r1
 80069de:	4283      	cmp	r3, r0
 80069e0:	6011      	str	r1, [r2, #0]
 80069e2:	d1e0      	bne.n	80069a6 <_free_r+0x22>
 80069e4:	6818      	ldr	r0, [r3, #0]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	6053      	str	r3, [r2, #4]
 80069ea:	4408      	add	r0, r1
 80069ec:	6010      	str	r0, [r2, #0]
 80069ee:	e7da      	b.n	80069a6 <_free_r+0x22>
 80069f0:	d902      	bls.n	80069f8 <_free_r+0x74>
 80069f2:	230c      	movs	r3, #12
 80069f4:	602b      	str	r3, [r5, #0]
 80069f6:	e7d6      	b.n	80069a6 <_free_r+0x22>
 80069f8:	6820      	ldr	r0, [r4, #0]
 80069fa:	1821      	adds	r1, r4, r0
 80069fc:	428b      	cmp	r3, r1
 80069fe:	bf04      	itt	eq
 8006a00:	6819      	ldreq	r1, [r3, #0]
 8006a02:	685b      	ldreq	r3, [r3, #4]
 8006a04:	6063      	str	r3, [r4, #4]
 8006a06:	bf04      	itt	eq
 8006a08:	1809      	addeq	r1, r1, r0
 8006a0a:	6021      	streq	r1, [r4, #0]
 8006a0c:	6054      	str	r4, [r2, #4]
 8006a0e:	e7ca      	b.n	80069a6 <_free_r+0x22>
 8006a10:	bd38      	pop	{r3, r4, r5, pc}
 8006a12:	bf00      	nop
 8006a14:	20000410 	.word	0x20000410

08006a18 <__ssputs_r>:
 8006a18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a1c:	688e      	ldr	r6, [r1, #8]
 8006a1e:	461f      	mov	r7, r3
 8006a20:	42be      	cmp	r6, r7
 8006a22:	680b      	ldr	r3, [r1, #0]
 8006a24:	4682      	mov	sl, r0
 8006a26:	460c      	mov	r4, r1
 8006a28:	4690      	mov	r8, r2
 8006a2a:	d82d      	bhi.n	8006a88 <__ssputs_r+0x70>
 8006a2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a30:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006a34:	d026      	beq.n	8006a84 <__ssputs_r+0x6c>
 8006a36:	6965      	ldr	r5, [r4, #20]
 8006a38:	6909      	ldr	r1, [r1, #16]
 8006a3a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006a3e:	eba3 0901 	sub.w	r9, r3, r1
 8006a42:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006a46:	1c7b      	adds	r3, r7, #1
 8006a48:	444b      	add	r3, r9
 8006a4a:	106d      	asrs	r5, r5, #1
 8006a4c:	429d      	cmp	r5, r3
 8006a4e:	bf38      	it	cc
 8006a50:	461d      	movcc	r5, r3
 8006a52:	0553      	lsls	r3, r2, #21
 8006a54:	d527      	bpl.n	8006aa6 <__ssputs_r+0x8e>
 8006a56:	4629      	mov	r1, r5
 8006a58:	f7ff fe74 	bl	8006744 <_malloc_r>
 8006a5c:	4606      	mov	r6, r0
 8006a5e:	b360      	cbz	r0, 8006aba <__ssputs_r+0xa2>
 8006a60:	6921      	ldr	r1, [r4, #16]
 8006a62:	464a      	mov	r2, r9
 8006a64:	f000 fabc 	bl	8006fe0 <memcpy>
 8006a68:	89a3      	ldrh	r3, [r4, #12]
 8006a6a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006a6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a72:	81a3      	strh	r3, [r4, #12]
 8006a74:	6126      	str	r6, [r4, #16]
 8006a76:	6165      	str	r5, [r4, #20]
 8006a78:	444e      	add	r6, r9
 8006a7a:	eba5 0509 	sub.w	r5, r5, r9
 8006a7e:	6026      	str	r6, [r4, #0]
 8006a80:	60a5      	str	r5, [r4, #8]
 8006a82:	463e      	mov	r6, r7
 8006a84:	42be      	cmp	r6, r7
 8006a86:	d900      	bls.n	8006a8a <__ssputs_r+0x72>
 8006a88:	463e      	mov	r6, r7
 8006a8a:	6820      	ldr	r0, [r4, #0]
 8006a8c:	4632      	mov	r2, r6
 8006a8e:	4641      	mov	r1, r8
 8006a90:	f7ff ff1a 	bl	80068c8 <memmove>
 8006a94:	68a3      	ldr	r3, [r4, #8]
 8006a96:	1b9b      	subs	r3, r3, r6
 8006a98:	60a3      	str	r3, [r4, #8]
 8006a9a:	6823      	ldr	r3, [r4, #0]
 8006a9c:	4433      	add	r3, r6
 8006a9e:	6023      	str	r3, [r4, #0]
 8006aa0:	2000      	movs	r0, #0
 8006aa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006aa6:	462a      	mov	r2, r5
 8006aa8:	f000 faa8 	bl	8006ffc <_realloc_r>
 8006aac:	4606      	mov	r6, r0
 8006aae:	2800      	cmp	r0, #0
 8006ab0:	d1e0      	bne.n	8006a74 <__ssputs_r+0x5c>
 8006ab2:	6921      	ldr	r1, [r4, #16]
 8006ab4:	4650      	mov	r0, sl
 8006ab6:	f7ff ff65 	bl	8006984 <_free_r>
 8006aba:	230c      	movs	r3, #12
 8006abc:	f8ca 3000 	str.w	r3, [sl]
 8006ac0:	89a3      	ldrh	r3, [r4, #12]
 8006ac2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ac6:	81a3      	strh	r3, [r4, #12]
 8006ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8006acc:	e7e9      	b.n	8006aa2 <__ssputs_r+0x8a>
	...

08006ad0 <_svfiprintf_r>:
 8006ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ad4:	4698      	mov	r8, r3
 8006ad6:	898b      	ldrh	r3, [r1, #12]
 8006ad8:	061b      	lsls	r3, r3, #24
 8006ada:	b09d      	sub	sp, #116	@ 0x74
 8006adc:	4607      	mov	r7, r0
 8006ade:	460d      	mov	r5, r1
 8006ae0:	4614      	mov	r4, r2
 8006ae2:	d510      	bpl.n	8006b06 <_svfiprintf_r+0x36>
 8006ae4:	690b      	ldr	r3, [r1, #16]
 8006ae6:	b973      	cbnz	r3, 8006b06 <_svfiprintf_r+0x36>
 8006ae8:	2140      	movs	r1, #64	@ 0x40
 8006aea:	f7ff fe2b 	bl	8006744 <_malloc_r>
 8006aee:	6028      	str	r0, [r5, #0]
 8006af0:	6128      	str	r0, [r5, #16]
 8006af2:	b930      	cbnz	r0, 8006b02 <_svfiprintf_r+0x32>
 8006af4:	230c      	movs	r3, #12
 8006af6:	603b      	str	r3, [r7, #0]
 8006af8:	f04f 30ff 	mov.w	r0, #4294967295
 8006afc:	b01d      	add	sp, #116	@ 0x74
 8006afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b02:	2340      	movs	r3, #64	@ 0x40
 8006b04:	616b      	str	r3, [r5, #20]
 8006b06:	2300      	movs	r3, #0
 8006b08:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b0a:	2320      	movs	r3, #32
 8006b0c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006b10:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b14:	2330      	movs	r3, #48	@ 0x30
 8006b16:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006cb4 <_svfiprintf_r+0x1e4>
 8006b1a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006b1e:	f04f 0901 	mov.w	r9, #1
 8006b22:	4623      	mov	r3, r4
 8006b24:	469a      	mov	sl, r3
 8006b26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b2a:	b10a      	cbz	r2, 8006b30 <_svfiprintf_r+0x60>
 8006b2c:	2a25      	cmp	r2, #37	@ 0x25
 8006b2e:	d1f9      	bne.n	8006b24 <_svfiprintf_r+0x54>
 8006b30:	ebba 0b04 	subs.w	fp, sl, r4
 8006b34:	d00b      	beq.n	8006b4e <_svfiprintf_r+0x7e>
 8006b36:	465b      	mov	r3, fp
 8006b38:	4622      	mov	r2, r4
 8006b3a:	4629      	mov	r1, r5
 8006b3c:	4638      	mov	r0, r7
 8006b3e:	f7ff ff6b 	bl	8006a18 <__ssputs_r>
 8006b42:	3001      	adds	r0, #1
 8006b44:	f000 80a7 	beq.w	8006c96 <_svfiprintf_r+0x1c6>
 8006b48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b4a:	445a      	add	r2, fp
 8006b4c:	9209      	str	r2, [sp, #36]	@ 0x24
 8006b4e:	f89a 3000 	ldrb.w	r3, [sl]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	f000 809f 	beq.w	8006c96 <_svfiprintf_r+0x1c6>
 8006b58:	2300      	movs	r3, #0
 8006b5a:	f04f 32ff 	mov.w	r2, #4294967295
 8006b5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b62:	f10a 0a01 	add.w	sl, sl, #1
 8006b66:	9304      	str	r3, [sp, #16]
 8006b68:	9307      	str	r3, [sp, #28]
 8006b6a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006b6e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006b70:	4654      	mov	r4, sl
 8006b72:	2205      	movs	r2, #5
 8006b74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b78:	484e      	ldr	r0, [pc, #312]	@ (8006cb4 <_svfiprintf_r+0x1e4>)
 8006b7a:	f7f9 fb51 	bl	8000220 <memchr>
 8006b7e:	9a04      	ldr	r2, [sp, #16]
 8006b80:	b9d8      	cbnz	r0, 8006bba <_svfiprintf_r+0xea>
 8006b82:	06d0      	lsls	r0, r2, #27
 8006b84:	bf44      	itt	mi
 8006b86:	2320      	movmi	r3, #32
 8006b88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b8c:	0711      	lsls	r1, r2, #28
 8006b8e:	bf44      	itt	mi
 8006b90:	232b      	movmi	r3, #43	@ 0x2b
 8006b92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b96:	f89a 3000 	ldrb.w	r3, [sl]
 8006b9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b9c:	d015      	beq.n	8006bca <_svfiprintf_r+0xfa>
 8006b9e:	9a07      	ldr	r2, [sp, #28]
 8006ba0:	4654      	mov	r4, sl
 8006ba2:	2000      	movs	r0, #0
 8006ba4:	f04f 0c0a 	mov.w	ip, #10
 8006ba8:	4621      	mov	r1, r4
 8006baa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006bae:	3b30      	subs	r3, #48	@ 0x30
 8006bb0:	2b09      	cmp	r3, #9
 8006bb2:	d94b      	bls.n	8006c4c <_svfiprintf_r+0x17c>
 8006bb4:	b1b0      	cbz	r0, 8006be4 <_svfiprintf_r+0x114>
 8006bb6:	9207      	str	r2, [sp, #28]
 8006bb8:	e014      	b.n	8006be4 <_svfiprintf_r+0x114>
 8006bba:	eba0 0308 	sub.w	r3, r0, r8
 8006bbe:	fa09 f303 	lsl.w	r3, r9, r3
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	9304      	str	r3, [sp, #16]
 8006bc6:	46a2      	mov	sl, r4
 8006bc8:	e7d2      	b.n	8006b70 <_svfiprintf_r+0xa0>
 8006bca:	9b03      	ldr	r3, [sp, #12]
 8006bcc:	1d19      	adds	r1, r3, #4
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	9103      	str	r1, [sp, #12]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	bfbb      	ittet	lt
 8006bd6:	425b      	neglt	r3, r3
 8006bd8:	f042 0202 	orrlt.w	r2, r2, #2
 8006bdc:	9307      	strge	r3, [sp, #28]
 8006bde:	9307      	strlt	r3, [sp, #28]
 8006be0:	bfb8      	it	lt
 8006be2:	9204      	strlt	r2, [sp, #16]
 8006be4:	7823      	ldrb	r3, [r4, #0]
 8006be6:	2b2e      	cmp	r3, #46	@ 0x2e
 8006be8:	d10a      	bne.n	8006c00 <_svfiprintf_r+0x130>
 8006bea:	7863      	ldrb	r3, [r4, #1]
 8006bec:	2b2a      	cmp	r3, #42	@ 0x2a
 8006bee:	d132      	bne.n	8006c56 <_svfiprintf_r+0x186>
 8006bf0:	9b03      	ldr	r3, [sp, #12]
 8006bf2:	1d1a      	adds	r2, r3, #4
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	9203      	str	r2, [sp, #12]
 8006bf8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006bfc:	3402      	adds	r4, #2
 8006bfe:	9305      	str	r3, [sp, #20]
 8006c00:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006cc4 <_svfiprintf_r+0x1f4>
 8006c04:	7821      	ldrb	r1, [r4, #0]
 8006c06:	2203      	movs	r2, #3
 8006c08:	4650      	mov	r0, sl
 8006c0a:	f7f9 fb09 	bl	8000220 <memchr>
 8006c0e:	b138      	cbz	r0, 8006c20 <_svfiprintf_r+0x150>
 8006c10:	9b04      	ldr	r3, [sp, #16]
 8006c12:	eba0 000a 	sub.w	r0, r0, sl
 8006c16:	2240      	movs	r2, #64	@ 0x40
 8006c18:	4082      	lsls	r2, r0
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	3401      	adds	r4, #1
 8006c1e:	9304      	str	r3, [sp, #16]
 8006c20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c24:	4824      	ldr	r0, [pc, #144]	@ (8006cb8 <_svfiprintf_r+0x1e8>)
 8006c26:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006c2a:	2206      	movs	r2, #6
 8006c2c:	f7f9 faf8 	bl	8000220 <memchr>
 8006c30:	2800      	cmp	r0, #0
 8006c32:	d036      	beq.n	8006ca2 <_svfiprintf_r+0x1d2>
 8006c34:	4b21      	ldr	r3, [pc, #132]	@ (8006cbc <_svfiprintf_r+0x1ec>)
 8006c36:	bb1b      	cbnz	r3, 8006c80 <_svfiprintf_r+0x1b0>
 8006c38:	9b03      	ldr	r3, [sp, #12]
 8006c3a:	3307      	adds	r3, #7
 8006c3c:	f023 0307 	bic.w	r3, r3, #7
 8006c40:	3308      	adds	r3, #8
 8006c42:	9303      	str	r3, [sp, #12]
 8006c44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c46:	4433      	add	r3, r6
 8006c48:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c4a:	e76a      	b.n	8006b22 <_svfiprintf_r+0x52>
 8006c4c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c50:	460c      	mov	r4, r1
 8006c52:	2001      	movs	r0, #1
 8006c54:	e7a8      	b.n	8006ba8 <_svfiprintf_r+0xd8>
 8006c56:	2300      	movs	r3, #0
 8006c58:	3401      	adds	r4, #1
 8006c5a:	9305      	str	r3, [sp, #20]
 8006c5c:	4619      	mov	r1, r3
 8006c5e:	f04f 0c0a 	mov.w	ip, #10
 8006c62:	4620      	mov	r0, r4
 8006c64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c68:	3a30      	subs	r2, #48	@ 0x30
 8006c6a:	2a09      	cmp	r2, #9
 8006c6c:	d903      	bls.n	8006c76 <_svfiprintf_r+0x1a6>
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d0c6      	beq.n	8006c00 <_svfiprintf_r+0x130>
 8006c72:	9105      	str	r1, [sp, #20]
 8006c74:	e7c4      	b.n	8006c00 <_svfiprintf_r+0x130>
 8006c76:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c7a:	4604      	mov	r4, r0
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	e7f0      	b.n	8006c62 <_svfiprintf_r+0x192>
 8006c80:	ab03      	add	r3, sp, #12
 8006c82:	9300      	str	r3, [sp, #0]
 8006c84:	462a      	mov	r2, r5
 8006c86:	4b0e      	ldr	r3, [pc, #56]	@ (8006cc0 <_svfiprintf_r+0x1f0>)
 8006c88:	a904      	add	r1, sp, #16
 8006c8a:	4638      	mov	r0, r7
 8006c8c:	f3af 8000 	nop.w
 8006c90:	1c42      	adds	r2, r0, #1
 8006c92:	4606      	mov	r6, r0
 8006c94:	d1d6      	bne.n	8006c44 <_svfiprintf_r+0x174>
 8006c96:	89ab      	ldrh	r3, [r5, #12]
 8006c98:	065b      	lsls	r3, r3, #25
 8006c9a:	f53f af2d 	bmi.w	8006af8 <_svfiprintf_r+0x28>
 8006c9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ca0:	e72c      	b.n	8006afc <_svfiprintf_r+0x2c>
 8006ca2:	ab03      	add	r3, sp, #12
 8006ca4:	9300      	str	r3, [sp, #0]
 8006ca6:	462a      	mov	r2, r5
 8006ca8:	4b05      	ldr	r3, [pc, #20]	@ (8006cc0 <_svfiprintf_r+0x1f0>)
 8006caa:	a904      	add	r1, sp, #16
 8006cac:	4638      	mov	r0, r7
 8006cae:	f000 f879 	bl	8006da4 <_printf_i>
 8006cb2:	e7ed      	b.n	8006c90 <_svfiprintf_r+0x1c0>
 8006cb4:	08007228 	.word	0x08007228
 8006cb8:	08007232 	.word	0x08007232
 8006cbc:	00000000 	.word	0x00000000
 8006cc0:	08006a19 	.word	0x08006a19
 8006cc4:	0800722e 	.word	0x0800722e

08006cc8 <_printf_common>:
 8006cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ccc:	4616      	mov	r6, r2
 8006cce:	4698      	mov	r8, r3
 8006cd0:	688a      	ldr	r2, [r1, #8]
 8006cd2:	690b      	ldr	r3, [r1, #16]
 8006cd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	bfb8      	it	lt
 8006cdc:	4613      	movlt	r3, r2
 8006cde:	6033      	str	r3, [r6, #0]
 8006ce0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006ce4:	4607      	mov	r7, r0
 8006ce6:	460c      	mov	r4, r1
 8006ce8:	b10a      	cbz	r2, 8006cee <_printf_common+0x26>
 8006cea:	3301      	adds	r3, #1
 8006cec:	6033      	str	r3, [r6, #0]
 8006cee:	6823      	ldr	r3, [r4, #0]
 8006cf0:	0699      	lsls	r1, r3, #26
 8006cf2:	bf42      	ittt	mi
 8006cf4:	6833      	ldrmi	r3, [r6, #0]
 8006cf6:	3302      	addmi	r3, #2
 8006cf8:	6033      	strmi	r3, [r6, #0]
 8006cfa:	6825      	ldr	r5, [r4, #0]
 8006cfc:	f015 0506 	ands.w	r5, r5, #6
 8006d00:	d106      	bne.n	8006d10 <_printf_common+0x48>
 8006d02:	f104 0a19 	add.w	sl, r4, #25
 8006d06:	68e3      	ldr	r3, [r4, #12]
 8006d08:	6832      	ldr	r2, [r6, #0]
 8006d0a:	1a9b      	subs	r3, r3, r2
 8006d0c:	42ab      	cmp	r3, r5
 8006d0e:	dc26      	bgt.n	8006d5e <_printf_common+0x96>
 8006d10:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006d14:	6822      	ldr	r2, [r4, #0]
 8006d16:	3b00      	subs	r3, #0
 8006d18:	bf18      	it	ne
 8006d1a:	2301      	movne	r3, #1
 8006d1c:	0692      	lsls	r2, r2, #26
 8006d1e:	d42b      	bmi.n	8006d78 <_printf_common+0xb0>
 8006d20:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006d24:	4641      	mov	r1, r8
 8006d26:	4638      	mov	r0, r7
 8006d28:	47c8      	blx	r9
 8006d2a:	3001      	adds	r0, #1
 8006d2c:	d01e      	beq.n	8006d6c <_printf_common+0xa4>
 8006d2e:	6823      	ldr	r3, [r4, #0]
 8006d30:	6922      	ldr	r2, [r4, #16]
 8006d32:	f003 0306 	and.w	r3, r3, #6
 8006d36:	2b04      	cmp	r3, #4
 8006d38:	bf02      	ittt	eq
 8006d3a:	68e5      	ldreq	r5, [r4, #12]
 8006d3c:	6833      	ldreq	r3, [r6, #0]
 8006d3e:	1aed      	subeq	r5, r5, r3
 8006d40:	68a3      	ldr	r3, [r4, #8]
 8006d42:	bf0c      	ite	eq
 8006d44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d48:	2500      	movne	r5, #0
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	bfc4      	itt	gt
 8006d4e:	1a9b      	subgt	r3, r3, r2
 8006d50:	18ed      	addgt	r5, r5, r3
 8006d52:	2600      	movs	r6, #0
 8006d54:	341a      	adds	r4, #26
 8006d56:	42b5      	cmp	r5, r6
 8006d58:	d11a      	bne.n	8006d90 <_printf_common+0xc8>
 8006d5a:	2000      	movs	r0, #0
 8006d5c:	e008      	b.n	8006d70 <_printf_common+0xa8>
 8006d5e:	2301      	movs	r3, #1
 8006d60:	4652      	mov	r2, sl
 8006d62:	4641      	mov	r1, r8
 8006d64:	4638      	mov	r0, r7
 8006d66:	47c8      	blx	r9
 8006d68:	3001      	adds	r0, #1
 8006d6a:	d103      	bne.n	8006d74 <_printf_common+0xac>
 8006d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d74:	3501      	adds	r5, #1
 8006d76:	e7c6      	b.n	8006d06 <_printf_common+0x3e>
 8006d78:	18e1      	adds	r1, r4, r3
 8006d7a:	1c5a      	adds	r2, r3, #1
 8006d7c:	2030      	movs	r0, #48	@ 0x30
 8006d7e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006d82:	4422      	add	r2, r4
 8006d84:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006d88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006d8c:	3302      	adds	r3, #2
 8006d8e:	e7c7      	b.n	8006d20 <_printf_common+0x58>
 8006d90:	2301      	movs	r3, #1
 8006d92:	4622      	mov	r2, r4
 8006d94:	4641      	mov	r1, r8
 8006d96:	4638      	mov	r0, r7
 8006d98:	47c8      	blx	r9
 8006d9a:	3001      	adds	r0, #1
 8006d9c:	d0e6      	beq.n	8006d6c <_printf_common+0xa4>
 8006d9e:	3601      	adds	r6, #1
 8006da0:	e7d9      	b.n	8006d56 <_printf_common+0x8e>
	...

08006da4 <_printf_i>:
 8006da4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006da8:	7e0f      	ldrb	r7, [r1, #24]
 8006daa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006dac:	2f78      	cmp	r7, #120	@ 0x78
 8006dae:	4691      	mov	r9, r2
 8006db0:	4680      	mov	r8, r0
 8006db2:	460c      	mov	r4, r1
 8006db4:	469a      	mov	sl, r3
 8006db6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006dba:	d807      	bhi.n	8006dcc <_printf_i+0x28>
 8006dbc:	2f62      	cmp	r7, #98	@ 0x62
 8006dbe:	d80a      	bhi.n	8006dd6 <_printf_i+0x32>
 8006dc0:	2f00      	cmp	r7, #0
 8006dc2:	f000 80d1 	beq.w	8006f68 <_printf_i+0x1c4>
 8006dc6:	2f58      	cmp	r7, #88	@ 0x58
 8006dc8:	f000 80b8 	beq.w	8006f3c <_printf_i+0x198>
 8006dcc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006dd0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006dd4:	e03a      	b.n	8006e4c <_printf_i+0xa8>
 8006dd6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006dda:	2b15      	cmp	r3, #21
 8006ddc:	d8f6      	bhi.n	8006dcc <_printf_i+0x28>
 8006dde:	a101      	add	r1, pc, #4	@ (adr r1, 8006de4 <_printf_i+0x40>)
 8006de0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006de4:	08006e3d 	.word	0x08006e3d
 8006de8:	08006e51 	.word	0x08006e51
 8006dec:	08006dcd 	.word	0x08006dcd
 8006df0:	08006dcd 	.word	0x08006dcd
 8006df4:	08006dcd 	.word	0x08006dcd
 8006df8:	08006dcd 	.word	0x08006dcd
 8006dfc:	08006e51 	.word	0x08006e51
 8006e00:	08006dcd 	.word	0x08006dcd
 8006e04:	08006dcd 	.word	0x08006dcd
 8006e08:	08006dcd 	.word	0x08006dcd
 8006e0c:	08006dcd 	.word	0x08006dcd
 8006e10:	08006f4f 	.word	0x08006f4f
 8006e14:	08006e7b 	.word	0x08006e7b
 8006e18:	08006f09 	.word	0x08006f09
 8006e1c:	08006dcd 	.word	0x08006dcd
 8006e20:	08006dcd 	.word	0x08006dcd
 8006e24:	08006f71 	.word	0x08006f71
 8006e28:	08006dcd 	.word	0x08006dcd
 8006e2c:	08006e7b 	.word	0x08006e7b
 8006e30:	08006dcd 	.word	0x08006dcd
 8006e34:	08006dcd 	.word	0x08006dcd
 8006e38:	08006f11 	.word	0x08006f11
 8006e3c:	6833      	ldr	r3, [r6, #0]
 8006e3e:	1d1a      	adds	r2, r3, #4
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	6032      	str	r2, [r6, #0]
 8006e44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e48:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	e09c      	b.n	8006f8a <_printf_i+0x1e6>
 8006e50:	6833      	ldr	r3, [r6, #0]
 8006e52:	6820      	ldr	r0, [r4, #0]
 8006e54:	1d19      	adds	r1, r3, #4
 8006e56:	6031      	str	r1, [r6, #0]
 8006e58:	0606      	lsls	r6, r0, #24
 8006e5a:	d501      	bpl.n	8006e60 <_printf_i+0xbc>
 8006e5c:	681d      	ldr	r5, [r3, #0]
 8006e5e:	e003      	b.n	8006e68 <_printf_i+0xc4>
 8006e60:	0645      	lsls	r5, r0, #25
 8006e62:	d5fb      	bpl.n	8006e5c <_printf_i+0xb8>
 8006e64:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006e68:	2d00      	cmp	r5, #0
 8006e6a:	da03      	bge.n	8006e74 <_printf_i+0xd0>
 8006e6c:	232d      	movs	r3, #45	@ 0x2d
 8006e6e:	426d      	negs	r5, r5
 8006e70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e74:	4858      	ldr	r0, [pc, #352]	@ (8006fd8 <_printf_i+0x234>)
 8006e76:	230a      	movs	r3, #10
 8006e78:	e011      	b.n	8006e9e <_printf_i+0xfa>
 8006e7a:	6821      	ldr	r1, [r4, #0]
 8006e7c:	6833      	ldr	r3, [r6, #0]
 8006e7e:	0608      	lsls	r0, r1, #24
 8006e80:	f853 5b04 	ldr.w	r5, [r3], #4
 8006e84:	d402      	bmi.n	8006e8c <_printf_i+0xe8>
 8006e86:	0649      	lsls	r1, r1, #25
 8006e88:	bf48      	it	mi
 8006e8a:	b2ad      	uxthmi	r5, r5
 8006e8c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006e8e:	4852      	ldr	r0, [pc, #328]	@ (8006fd8 <_printf_i+0x234>)
 8006e90:	6033      	str	r3, [r6, #0]
 8006e92:	bf14      	ite	ne
 8006e94:	230a      	movne	r3, #10
 8006e96:	2308      	moveq	r3, #8
 8006e98:	2100      	movs	r1, #0
 8006e9a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006e9e:	6866      	ldr	r6, [r4, #4]
 8006ea0:	60a6      	str	r6, [r4, #8]
 8006ea2:	2e00      	cmp	r6, #0
 8006ea4:	db05      	blt.n	8006eb2 <_printf_i+0x10e>
 8006ea6:	6821      	ldr	r1, [r4, #0]
 8006ea8:	432e      	orrs	r6, r5
 8006eaa:	f021 0104 	bic.w	r1, r1, #4
 8006eae:	6021      	str	r1, [r4, #0]
 8006eb0:	d04b      	beq.n	8006f4a <_printf_i+0x1a6>
 8006eb2:	4616      	mov	r6, r2
 8006eb4:	fbb5 f1f3 	udiv	r1, r5, r3
 8006eb8:	fb03 5711 	mls	r7, r3, r1, r5
 8006ebc:	5dc7      	ldrb	r7, [r0, r7]
 8006ebe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006ec2:	462f      	mov	r7, r5
 8006ec4:	42bb      	cmp	r3, r7
 8006ec6:	460d      	mov	r5, r1
 8006ec8:	d9f4      	bls.n	8006eb4 <_printf_i+0x110>
 8006eca:	2b08      	cmp	r3, #8
 8006ecc:	d10b      	bne.n	8006ee6 <_printf_i+0x142>
 8006ece:	6823      	ldr	r3, [r4, #0]
 8006ed0:	07df      	lsls	r7, r3, #31
 8006ed2:	d508      	bpl.n	8006ee6 <_printf_i+0x142>
 8006ed4:	6923      	ldr	r3, [r4, #16]
 8006ed6:	6861      	ldr	r1, [r4, #4]
 8006ed8:	4299      	cmp	r1, r3
 8006eda:	bfde      	ittt	le
 8006edc:	2330      	movle	r3, #48	@ 0x30
 8006ede:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006ee2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006ee6:	1b92      	subs	r2, r2, r6
 8006ee8:	6122      	str	r2, [r4, #16]
 8006eea:	f8cd a000 	str.w	sl, [sp]
 8006eee:	464b      	mov	r3, r9
 8006ef0:	aa03      	add	r2, sp, #12
 8006ef2:	4621      	mov	r1, r4
 8006ef4:	4640      	mov	r0, r8
 8006ef6:	f7ff fee7 	bl	8006cc8 <_printf_common>
 8006efa:	3001      	adds	r0, #1
 8006efc:	d14a      	bne.n	8006f94 <_printf_i+0x1f0>
 8006efe:	f04f 30ff 	mov.w	r0, #4294967295
 8006f02:	b004      	add	sp, #16
 8006f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f08:	6823      	ldr	r3, [r4, #0]
 8006f0a:	f043 0320 	orr.w	r3, r3, #32
 8006f0e:	6023      	str	r3, [r4, #0]
 8006f10:	4832      	ldr	r0, [pc, #200]	@ (8006fdc <_printf_i+0x238>)
 8006f12:	2778      	movs	r7, #120	@ 0x78
 8006f14:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006f18:	6823      	ldr	r3, [r4, #0]
 8006f1a:	6831      	ldr	r1, [r6, #0]
 8006f1c:	061f      	lsls	r7, r3, #24
 8006f1e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006f22:	d402      	bmi.n	8006f2a <_printf_i+0x186>
 8006f24:	065f      	lsls	r7, r3, #25
 8006f26:	bf48      	it	mi
 8006f28:	b2ad      	uxthmi	r5, r5
 8006f2a:	6031      	str	r1, [r6, #0]
 8006f2c:	07d9      	lsls	r1, r3, #31
 8006f2e:	bf44      	itt	mi
 8006f30:	f043 0320 	orrmi.w	r3, r3, #32
 8006f34:	6023      	strmi	r3, [r4, #0]
 8006f36:	b11d      	cbz	r5, 8006f40 <_printf_i+0x19c>
 8006f38:	2310      	movs	r3, #16
 8006f3a:	e7ad      	b.n	8006e98 <_printf_i+0xf4>
 8006f3c:	4826      	ldr	r0, [pc, #152]	@ (8006fd8 <_printf_i+0x234>)
 8006f3e:	e7e9      	b.n	8006f14 <_printf_i+0x170>
 8006f40:	6823      	ldr	r3, [r4, #0]
 8006f42:	f023 0320 	bic.w	r3, r3, #32
 8006f46:	6023      	str	r3, [r4, #0]
 8006f48:	e7f6      	b.n	8006f38 <_printf_i+0x194>
 8006f4a:	4616      	mov	r6, r2
 8006f4c:	e7bd      	b.n	8006eca <_printf_i+0x126>
 8006f4e:	6833      	ldr	r3, [r6, #0]
 8006f50:	6825      	ldr	r5, [r4, #0]
 8006f52:	6961      	ldr	r1, [r4, #20]
 8006f54:	1d18      	adds	r0, r3, #4
 8006f56:	6030      	str	r0, [r6, #0]
 8006f58:	062e      	lsls	r6, r5, #24
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	d501      	bpl.n	8006f62 <_printf_i+0x1be>
 8006f5e:	6019      	str	r1, [r3, #0]
 8006f60:	e002      	b.n	8006f68 <_printf_i+0x1c4>
 8006f62:	0668      	lsls	r0, r5, #25
 8006f64:	d5fb      	bpl.n	8006f5e <_printf_i+0x1ba>
 8006f66:	8019      	strh	r1, [r3, #0]
 8006f68:	2300      	movs	r3, #0
 8006f6a:	6123      	str	r3, [r4, #16]
 8006f6c:	4616      	mov	r6, r2
 8006f6e:	e7bc      	b.n	8006eea <_printf_i+0x146>
 8006f70:	6833      	ldr	r3, [r6, #0]
 8006f72:	1d1a      	adds	r2, r3, #4
 8006f74:	6032      	str	r2, [r6, #0]
 8006f76:	681e      	ldr	r6, [r3, #0]
 8006f78:	6862      	ldr	r2, [r4, #4]
 8006f7a:	2100      	movs	r1, #0
 8006f7c:	4630      	mov	r0, r6
 8006f7e:	f7f9 f94f 	bl	8000220 <memchr>
 8006f82:	b108      	cbz	r0, 8006f88 <_printf_i+0x1e4>
 8006f84:	1b80      	subs	r0, r0, r6
 8006f86:	6060      	str	r0, [r4, #4]
 8006f88:	6863      	ldr	r3, [r4, #4]
 8006f8a:	6123      	str	r3, [r4, #16]
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f92:	e7aa      	b.n	8006eea <_printf_i+0x146>
 8006f94:	6923      	ldr	r3, [r4, #16]
 8006f96:	4632      	mov	r2, r6
 8006f98:	4649      	mov	r1, r9
 8006f9a:	4640      	mov	r0, r8
 8006f9c:	47d0      	blx	sl
 8006f9e:	3001      	adds	r0, #1
 8006fa0:	d0ad      	beq.n	8006efe <_printf_i+0x15a>
 8006fa2:	6823      	ldr	r3, [r4, #0]
 8006fa4:	079b      	lsls	r3, r3, #30
 8006fa6:	d413      	bmi.n	8006fd0 <_printf_i+0x22c>
 8006fa8:	68e0      	ldr	r0, [r4, #12]
 8006faa:	9b03      	ldr	r3, [sp, #12]
 8006fac:	4298      	cmp	r0, r3
 8006fae:	bfb8      	it	lt
 8006fb0:	4618      	movlt	r0, r3
 8006fb2:	e7a6      	b.n	8006f02 <_printf_i+0x15e>
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	4632      	mov	r2, r6
 8006fb8:	4649      	mov	r1, r9
 8006fba:	4640      	mov	r0, r8
 8006fbc:	47d0      	blx	sl
 8006fbe:	3001      	adds	r0, #1
 8006fc0:	d09d      	beq.n	8006efe <_printf_i+0x15a>
 8006fc2:	3501      	adds	r5, #1
 8006fc4:	68e3      	ldr	r3, [r4, #12]
 8006fc6:	9903      	ldr	r1, [sp, #12]
 8006fc8:	1a5b      	subs	r3, r3, r1
 8006fca:	42ab      	cmp	r3, r5
 8006fcc:	dcf2      	bgt.n	8006fb4 <_printf_i+0x210>
 8006fce:	e7eb      	b.n	8006fa8 <_printf_i+0x204>
 8006fd0:	2500      	movs	r5, #0
 8006fd2:	f104 0619 	add.w	r6, r4, #25
 8006fd6:	e7f5      	b.n	8006fc4 <_printf_i+0x220>
 8006fd8:	08007239 	.word	0x08007239
 8006fdc:	0800724a 	.word	0x0800724a

08006fe0 <memcpy>:
 8006fe0:	440a      	add	r2, r1
 8006fe2:	4291      	cmp	r1, r2
 8006fe4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006fe8:	d100      	bne.n	8006fec <memcpy+0xc>
 8006fea:	4770      	bx	lr
 8006fec:	b510      	push	{r4, lr}
 8006fee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ff2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ff6:	4291      	cmp	r1, r2
 8006ff8:	d1f9      	bne.n	8006fee <memcpy+0xe>
 8006ffa:	bd10      	pop	{r4, pc}

08006ffc <_realloc_r>:
 8006ffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007000:	4607      	mov	r7, r0
 8007002:	4614      	mov	r4, r2
 8007004:	460d      	mov	r5, r1
 8007006:	b921      	cbnz	r1, 8007012 <_realloc_r+0x16>
 8007008:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800700c:	4611      	mov	r1, r2
 800700e:	f7ff bb99 	b.w	8006744 <_malloc_r>
 8007012:	b92a      	cbnz	r2, 8007020 <_realloc_r+0x24>
 8007014:	f7ff fcb6 	bl	8006984 <_free_r>
 8007018:	4625      	mov	r5, r4
 800701a:	4628      	mov	r0, r5
 800701c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007020:	f000 f81a 	bl	8007058 <_malloc_usable_size_r>
 8007024:	4284      	cmp	r4, r0
 8007026:	4606      	mov	r6, r0
 8007028:	d802      	bhi.n	8007030 <_realloc_r+0x34>
 800702a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800702e:	d8f4      	bhi.n	800701a <_realloc_r+0x1e>
 8007030:	4621      	mov	r1, r4
 8007032:	4638      	mov	r0, r7
 8007034:	f7ff fb86 	bl	8006744 <_malloc_r>
 8007038:	4680      	mov	r8, r0
 800703a:	b908      	cbnz	r0, 8007040 <_realloc_r+0x44>
 800703c:	4645      	mov	r5, r8
 800703e:	e7ec      	b.n	800701a <_realloc_r+0x1e>
 8007040:	42b4      	cmp	r4, r6
 8007042:	4622      	mov	r2, r4
 8007044:	4629      	mov	r1, r5
 8007046:	bf28      	it	cs
 8007048:	4632      	movcs	r2, r6
 800704a:	f7ff ffc9 	bl	8006fe0 <memcpy>
 800704e:	4629      	mov	r1, r5
 8007050:	4638      	mov	r0, r7
 8007052:	f7ff fc97 	bl	8006984 <_free_r>
 8007056:	e7f1      	b.n	800703c <_realloc_r+0x40>

08007058 <_malloc_usable_size_r>:
 8007058:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800705c:	1f18      	subs	r0, r3, #4
 800705e:	2b00      	cmp	r3, #0
 8007060:	bfbc      	itt	lt
 8007062:	580b      	ldrlt	r3, [r1, r0]
 8007064:	18c0      	addlt	r0, r0, r3
 8007066:	4770      	bx	lr

08007068 <_init>:
 8007068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800706a:	bf00      	nop
 800706c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800706e:	bc08      	pop	{r3}
 8007070:	469e      	mov	lr, r3
 8007072:	4770      	bx	lr

08007074 <_fini>:
 8007074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007076:	bf00      	nop
 8007078:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800707a:	bc08      	pop	{r3}
 800707c:	469e      	mov	lr, r3
 800707e:	4770      	bx	lr
