// Seed: 138591038
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  wor id_3;
  assign id_3 = id_2;
  uwire id_4;
  assign id_4 = 1;
  wire id_5;
  wire id_6;
  assign id_3 = (1);
  wire id_7;
  always assert (id_4);
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  genvar id_3;
  always id_1 <= 1'b0;
  tri  id_5;
  wire id_6;
  assign id_5 = 0;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  wire id_7;
endmodule
