library verilog;
use verilog.vl_types.all;
entity ternary_add is
    generic(
        WIDTH           : integer := 8;
        SIGN_EXT        : integer := 0
    );
    port(
        a               : in     vl_logic_vector;
        b               : in     vl_logic_vector;
        c               : in     vl_logic_vector;
        o               : out    vl_logic_vector
    );
end ternary_add;
