$date
	Sat Jul 26 21:06:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fifo_tb $end
$var wire 1 ! full $end
$var wire 4 " fifo_count [3:0] $end
$var wire 1 # empty $end
$var wire 8 $ data_out [7:0] $end
$var wire 1 % almost_full $end
$var wire 1 & almost_empty $end
$var parameter 32 ' ADDR_WIDTH $end
$var parameter 32 ( CLK_PERIOD $end
$var parameter 32 ) DATA_WIDTH $end
$var parameter 32 * FIFO_DEPTH $end
$var reg 1 + clk $end
$var reg 8 , data_in [7:0] $end
$var reg 1 - rd_en $end
$var reg 1 . rst_n $end
$var reg 1 / wr_en $end
$scope module dut $end
$var wire 1 + clk $end
$var wire 8 0 data_in [7:0] $end
$var wire 1 - rd_en $end
$var wire 1 . rst_n $end
$var wire 1 / wr_en $end
$var wire 1 ! full $end
$var wire 1 # empty $end
$var wire 1 % almost_full $end
$var wire 1 & almost_empty $end
$var parameter 32 1 ADDR_WIDTH $end
$var parameter 32 2 ALMOST_EMPTY_THRESHOLD $end
$var parameter 33 3 ALMOST_FULL_THRESHOLD $end
$var parameter 32 4 DATA_WIDTH $end
$var parameter 32 5 FIFO_DEPTH $end
$var reg 8 6 data_out [7:0] $end
$var reg 4 7 fifo_count [3:0] $end
$var reg 4 8 rd_ptr [3:0] $end
$var reg 4 9 wr_ptr [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 5
b1000 4
b111 3
b1 2
b11 1
b1000 *
b1000 )
b1010 (
b11 '
$end
#0
$dumpvars
b0 9
b0 8
b0 7
b0 6
b0 0
0/
0.
0-
b0 ,
0+
1&
0%
b0 $
1#
b0 "
0!
$end
#5
1+
#10
0+
#15
1+
#20
0+
1.
#25
1+
#30
0+
#35
b1 9
0#
b1 "
b1 7
b1 ,
b1 0
1/
1+
#40
0+
#45
0&
b10 "
b10 7
b10 9
b10 ,
b10 0
1+
#50
0+
#55
b11 9
b11 "
b11 7
b11 ,
b11 0
1+
#60
0+
#65
b100 "
b100 7
b100 9
b100 ,
b100 0
1+
#70
0+
#75
b101 9
b101 "
b101 7
b101 ,
b101 0
1+
#80
0+
#85
b110 "
b110 7
b110 9
b110 ,
b110 0
1+
#90
0+
#95
b111 9
1%
b111 "
b111 7
b111 ,
b111 0
1+
#100
0+
#105
0/
1+
#110
0+
#115
b1000 9
1!
b1000 "
b1000 7
b1000 ,
b1000 0
1/
1+
#120
0+
#125
b11111111 ,
b11111111 0
1+
#130
0+
#135
0/
1+
#140
0+
#145
0!
b111 "
b111 7
b1 8
b1 $
b1 6
1-
1+
#150
0+
#155
0-
1+
#160
0+
#165
0%
b110 "
b110 7
b10 8
b10 $
b10 6
1-
1+
#170
0+
#175
0-
1+
#180
0+
#185
b101 "
b101 7
b11 8
b11 $
b11 6
1-
1+
#190
0+
#195
0-
1+
#200
0+
#205
b100 "
b100 7
b100 8
b100 $
b100 6
1-
1+
#210
0+
#215
0-
1+
#220
0+
#225
b11 "
b11 7
b101 8
b101 $
b101 6
1-
1+
#230
0+
#235
0-
1+
#240
0+
#245
b10 "
b10 7
b110 8
b110 $
b110 6
1-
1+
#250
0+
#255
0-
1+
#260
0+
#265
1&
b1 "
b1 7
b111 8
b111 $
b111 6
1-
1+
#270
0+
#275
0-
1+
#280
0+
#285
1#
b0 "
b0 7
b1000 8
b1000 $
b1000 6
1-
1+
#290
0+
#295
0-
1+
#300
0+
#305
b0 $
b0 6
1-
1+
#310
0+
#315
1+
#320
0+
#325
0-
1+
#330
0+
#335
b1001 9
0#
b1 "
b1 7
b10000 ,
b10000 0
1/
1+
#340
0+
#345
0/
1+
#350
0+
#355
b1010 9
b1001 8
b10000 $
b10000 6
b10001 ,
b10001 0
1-
1/
1+
#360
0+
#365
0-
0/
1+
#370
0+
#375
b1011 9
b1010 8
b10001 $
b10001 6
b10010 ,
b10010 0
1-
1/
1+
#380
0+
#385
0-
0/
1+
#390
0+
#395
b1100 9
b1011 8
b10010 $
b10010 6
b10011 ,
b10011 0
1-
1/
1+
#400
0+
#405
0-
0/
1+
#410
0+
#415
1+
#420
0+
#425
1+
