Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec  7 21:28:06 2021
| Host         : DESKTOP-LEJH40V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Print_timing_summary_routed.rpt -pb Print_timing_summary_routed.pb -rpx Print_timing_summary_routed.rpx -warn_on_violation
| Design       : Print
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.102        0.000                      0                 1304        0.083        0.000                      0                 1304        3.000        0.000                       0                   521  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)       Period(ns)      Frequency(MHz)
-----             ------------       ----------      --------------
c1/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clk_out1_clk50  {0.000 10.000}     20.000          50.000          
  clkfbout_clk50  {0.000 5.000}      10.000          100.000         
sys_clk_pin       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c1/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk50       13.842        0.000                      0                   59        0.174        0.000                      0                   59        9.500        0.000                       0                    28  
  clkfbout_clk50                                                                                                                                                    7.845        0.000                       0                     3  
sys_clk_pin             1.463        0.000                      0                 1093        0.083        0.000                      0                 1093        4.500        0.000                       0                   489  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk50  sys_clk_pin           0.102        0.000                      0                  152        0.703        0.000                      0                  152  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c1/inst/clk_in1
  To Clock:  c1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk50
  To Clock:  clk_out1_clk50

Setup :            0  Failing Endpoints,  Worst Slack       13.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.842ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.021ns (18.395%)  route 4.530ns (81.605%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 21.674 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.801     1.803    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.478     2.281 r  v2/v_cnt_reg[4]/Q
                         net (fo=13, routed)          1.506     3.788    v2/v_addr[4]
    SLICE_X60Y43         LUT2 (Prop_lut2_I1_O)        0.295     4.083 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.168     5.251    v2/v_cnt[6]_i_2_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.375 r  v2/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.805     6.180    v2/v_cnt[10]_i_6_n_0
    SLICE_X61Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.304 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          1.050     7.354    v2/v_cnt[10]_i_1_n_0
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.683    21.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.671    21.674    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[10]/C
                         clock pessimism              0.129    21.803    
                         clock uncertainty           -0.084    21.720    
    SLICE_X58Y43         FDRE (Setup_fdre_C_R)       -0.524    21.196    v2/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         21.196    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 13.842    

Slack (MET) :             13.842ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.021ns (18.395%)  route 4.530ns (81.605%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 21.674 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.801     1.803    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.478     2.281 r  v2/v_cnt_reg[4]/Q
                         net (fo=13, routed)          1.506     3.788    v2/v_addr[4]
    SLICE_X60Y43         LUT2 (Prop_lut2_I1_O)        0.295     4.083 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.168     5.251    v2/v_cnt[6]_i_2_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.375 r  v2/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.805     6.180    v2/v_cnt[10]_i_6_n_0
    SLICE_X61Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.304 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          1.050     7.354    v2/v_cnt[10]_i_1_n_0
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.683    21.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.671    21.674    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[3]/C
                         clock pessimism              0.129    21.803    
                         clock uncertainty           -0.084    21.720    
    SLICE_X58Y43         FDRE (Setup_fdre_C_R)       -0.524    21.196    v2/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.196    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 13.842    

Slack (MET) :             13.842ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.021ns (18.395%)  route 4.530ns (81.605%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 21.674 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.801     1.803    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.478     2.281 r  v2/v_cnt_reg[4]/Q
                         net (fo=13, routed)          1.506     3.788    v2/v_addr[4]
    SLICE_X60Y43         LUT2 (Prop_lut2_I1_O)        0.295     4.083 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.168     5.251    v2/v_cnt[6]_i_2_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.375 r  v2/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.805     6.180    v2/v_cnt[10]_i_6_n_0
    SLICE_X61Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.304 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          1.050     7.354    v2/v_cnt[10]_i_1_n_0
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.683    21.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.671    21.674    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/C
                         clock pessimism              0.129    21.803    
                         clock uncertainty           -0.084    21.720    
    SLICE_X58Y43         FDRE (Setup_fdre_C_R)       -0.524    21.196    v2/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.196    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 13.842    

Slack (MET) :             13.842ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.021ns (18.395%)  route 4.530ns (81.605%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 21.674 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.801     1.803    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.478     2.281 r  v2/v_cnt_reg[4]/Q
                         net (fo=13, routed)          1.506     3.788    v2/v_addr[4]
    SLICE_X60Y43         LUT2 (Prop_lut2_I1_O)        0.295     4.083 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.168     5.251    v2/v_cnt[6]_i_2_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.375 r  v2/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.805     6.180    v2/v_cnt[10]_i_6_n_0
    SLICE_X61Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.304 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          1.050     7.354    v2/v_cnt[10]_i_1_n_0
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.683    21.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.671    21.674    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[6]/C
                         clock pessimism              0.129    21.803    
                         clock uncertainty           -0.084    21.720    
    SLICE_X58Y43         FDRE (Setup_fdre_C_R)       -0.524    21.196    v2/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.196    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 13.842    

Slack (MET) :             13.915ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.021ns (18.395%)  route 4.530ns (81.605%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 21.674 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.801     1.803    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.478     2.281 r  v2/v_cnt_reg[4]/Q
                         net (fo=13, routed)          1.506     3.788    v2/v_addr[4]
    SLICE_X60Y43         LUT2 (Prop_lut2_I1_O)        0.295     4.083 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.168     5.251    v2/v_cnt[6]_i_2_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.375 r  v2/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.805     6.180    v2/v_cnt[10]_i_6_n_0
    SLICE_X61Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.304 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          1.050     7.354    v2/v_cnt[10]_i_1_n_0
    SLICE_X59Y43         FDRE                                         r  v2/v_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.683    21.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.671    21.674    v2/CLK
    SLICE_X59Y43         FDRE                                         r  v2/v_cnt_reg[0]/C
                         clock pessimism              0.107    21.781    
                         clock uncertainty           -0.084    21.698    
    SLICE_X59Y43         FDRE (Setup_fdre_C_R)       -0.429    21.269    v2/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.269    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 13.915    

Slack (MET) :             13.978ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.021ns (19.020%)  route 4.347ns (80.980%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 21.670 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.801     1.803    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.478     2.281 r  v2/v_cnt_reg[4]/Q
                         net (fo=13, routed)          1.506     3.788    v2/v_addr[4]
    SLICE_X60Y43         LUT2 (Prop_lut2_I1_O)        0.295     4.083 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.168     5.251    v2/v_cnt[6]_i_2_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.375 r  v2/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.805     6.180    v2/v_cnt[10]_i_6_n_0
    SLICE_X61Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.304 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.868     7.171    v2/v_cnt[10]_i_1_n_0
    SLICE_X56Y44         FDRE                                         r  v2/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.683    21.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.667    21.670    v2/CLK
    SLICE_X56Y44         FDRE                                         r  v2/v_cnt_reg[1]/C
                         clock pessimism              0.087    21.757    
                         clock uncertainty           -0.084    21.674    
    SLICE_X56Y44         FDRE (Setup_fdre_C_R)       -0.524    21.150    v2/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.150    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                 13.978    

Slack (MET) :             13.978ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.021ns (19.020%)  route 4.347ns (80.980%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 21.670 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.801     1.803    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.478     2.281 r  v2/v_cnt_reg[4]/Q
                         net (fo=13, routed)          1.506     3.788    v2/v_addr[4]
    SLICE_X60Y43         LUT2 (Prop_lut2_I1_O)        0.295     4.083 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.168     5.251    v2/v_cnt[6]_i_2_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.375 r  v2/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.805     6.180    v2/v_cnt[10]_i_6_n_0
    SLICE_X61Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.304 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.868     7.171    v2/v_cnt[10]_i_1_n_0
    SLICE_X56Y44         FDRE                                         r  v2/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.683    21.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.667    21.670    v2/CLK
    SLICE_X56Y44         FDRE                                         r  v2/v_cnt_reg[2]/C
                         clock pessimism              0.087    21.757    
                         clock uncertainty           -0.084    21.674    
    SLICE_X56Y44         FDRE (Setup_fdre_C_R)       -0.524    21.150    v2/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.150    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                 13.978    

Slack (MET) :             13.978ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.021ns (19.020%)  route 4.347ns (80.980%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 21.670 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.801     1.803    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.478     2.281 r  v2/v_cnt_reg[4]/Q
                         net (fo=13, routed)          1.506     3.788    v2/v_addr[4]
    SLICE_X60Y43         LUT2 (Prop_lut2_I1_O)        0.295     4.083 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.168     5.251    v2/v_cnt[6]_i_2_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.375 r  v2/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.805     6.180    v2/v_cnt[10]_i_6_n_0
    SLICE_X61Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.304 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.868     7.171    v2/v_cnt[10]_i_1_n_0
    SLICE_X56Y44         FDRE                                         r  v2/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.683    21.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.667    21.670    v2/CLK
    SLICE_X56Y44         FDRE                                         r  v2/v_cnt_reg[5]/C
                         clock pessimism              0.087    21.757    
                         clock uncertainty           -0.084    21.674    
    SLICE_X56Y44         FDRE (Setup_fdre_C_R)       -0.524    21.150    v2/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.150    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                 13.978    

Slack (MET) :             14.273ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 1.021ns (20.041%)  route 4.073ns (79.959%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 21.674 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.801     1.803    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.478     2.281 r  v2/v_cnt_reg[4]/Q
                         net (fo=13, routed)          1.506     3.788    v2/v_addr[4]
    SLICE_X60Y43         LUT2 (Prop_lut2_I1_O)        0.295     4.083 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.168     5.251    v2/v_cnt[6]_i_2_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.375 r  v2/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.805     6.180    v2/v_cnt[10]_i_6_n_0
    SLICE_X61Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.304 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.594     6.898    v2/v_cnt[10]_i_1_n_0
    SLICE_X60Y43         FDRE                                         r  v2/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.683    21.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.671    21.674    v2/CLK
    SLICE_X60Y43         FDRE                                         r  v2/v_cnt_reg[7]/C
                         clock pessimism              0.104    21.778    
                         clock uncertainty           -0.084    21.695    
    SLICE_X60Y43         FDRE (Setup_fdre_C_R)       -0.524    21.171    v2/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.171    
                         arrival time                          -6.898    
  -------------------------------------------------------------------
                         slack                                 14.273    

Slack (MET) :             14.273ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 1.021ns (20.041%)  route 4.073ns (79.959%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 21.674 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.801     1.803    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.478     2.281 r  v2/v_cnt_reg[4]/Q
                         net (fo=13, routed)          1.506     3.788    v2/v_addr[4]
    SLICE_X60Y43         LUT2 (Prop_lut2_I1_O)        0.295     4.083 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.168     5.251    v2/v_cnt[6]_i_2_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.375 r  v2/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.805     6.180    v2/v_cnt[10]_i_6_n_0
    SLICE_X61Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.304 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.594     6.898    v2/v_cnt[10]_i_1_n_0
    SLICE_X60Y43         FDRE                                         r  v2/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.683    21.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.671    21.674    v2/CLK
    SLICE_X60Y43         FDRE                                         r  v2/v_cnt_reg[8]/C
                         clock pessimism              0.104    21.778    
                         clock uncertainty           -0.084    21.695    
    SLICE_X60Y43         FDRE (Setup_fdre_C_R)       -0.524    21.171    v2/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.171    
                         arrival time                          -6.898    
  -------------------------------------------------------------------
                         slack                                 14.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.189ns (59.477%)  route 0.129ns (40.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.630     0.632    v2/CLK
    SLICE_X61Y46         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.129     0.902    v2/h_addr[2]
    SLICE_X60Y46         LUT5 (Prop_lut5_I4_O)        0.048     0.950 r  v2/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.950    v2/p_0_in__0[4]
    SLICE_X60Y46         FDRE                                         r  v2/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.905     0.907    v2/CLK
    SLICE_X60Y46         FDRE                                         r  v2/h_cnt_reg[4]/C
                         clock pessimism             -0.261     0.645    
    SLICE_X60Y46         FDRE (Hold_fdre_C_D)         0.131     0.776    v2/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.090%)  route 0.129ns (40.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.630     0.632    v2/CLK
    SLICE_X61Y46         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.129     0.902    v2/h_addr[2]
    SLICE_X60Y46         LUT4 (Prop_lut4_I0_O)        0.045     0.947 r  v2/h_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.947    v2/p_0_in__0[3]
    SLICE_X60Y46         FDRE                                         r  v2/h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.905     0.907    v2/CLK
    SLICE_X60Y46         FDRE                                         r  v2/h_cnt_reg[3]/C
                         clock pessimism             -0.261     0.645    
    SLICE_X60Y46         FDRE (Hold_fdre_C_D)         0.121     0.766    v2/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.791%)  route 0.105ns (33.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.630     0.632    v2/CLK
    SLICE_X60Y46         FDRE                                         r  v2/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.164     0.796 r  v2/h_cnt_reg[0]/Q
                         net (fo=9, routed)           0.105     0.902    v2/h_addr[0]
    SLICE_X61Y46         LUT3 (Prop_lut3_I2_O)        0.048     0.950 r  v2/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.950    v2/p_0_in__0[2]
    SLICE_X61Y46         FDRE                                         r  v2/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.905     0.907    v2/CLK
    SLICE_X61Y46         FDRE                                         r  v2/h_cnt_reg[2]/C
                         clock pessimism             -0.261     0.645    
    SLICE_X61Y46         FDRE (Hold_fdre_C_D)         0.105     0.750    v2/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/vs_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.244%)  route 0.107ns (33.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.629     0.631    v2/CLK
    SLICE_X56Y44         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.164     0.795 r  v2/v_cnt_reg[1]/Q
                         net (fo=16, routed)          0.107     0.902    v2/v_addr[1]
    SLICE_X57Y44         LUT6 (Prop_lut6_I4_O)        0.045     0.947 r  v2/vs_i_1/O
                         net (fo=1, routed)           0.000     0.947    v2/vs_i_1_n_0
    SLICE_X57Y44         FDSE                                         r  v2/vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.903     0.905    v2/CLK
    SLICE_X57Y44         FDSE                                         r  v2/vs_reg/C
                         clock pessimism             -0.260     0.644    
    SLICE_X57Y44         FDSE (Hold_fdse_C_D)         0.091     0.735    v2/vs_reg
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.213ns (64.246%)  route 0.119ns (35.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.632     0.634    v2/CLK
    SLICE_X62Y45         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.164     0.798 r  v2/h_cnt_reg[6]/Q
                         net (fo=14, routed)          0.119     0.917    v2/h_addr[6]
    SLICE_X63Y45         LUT5 (Prop_lut5_I3_O)        0.049     0.966 r  v2/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.966    v2/p_0_in__0[9]
    SLICE_X63Y45         FDRE                                         r  v2/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.907     0.909    v2/CLK
    SLICE_X63Y45         FDRE                                         r  v2/h_cnt_reg[9]/C
                         clock pessimism             -0.261     0.647    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.107     0.754    v2/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_de_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.064%)  route 0.165ns (46.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.632     0.634    v2/CLK
    SLICE_X63Y45         FDRE                                         r  v2/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     0.775 f  v2/h_cnt_reg[10]/Q
                         net (fo=11, routed)          0.165     0.940    v2/h_addr[10]
    SLICE_X62Y44         LUT6 (Prop_lut6_I4_O)        0.045     0.985 r  v2/h_de_i_1/O
                         net (fo=1, routed)           0.000     0.985    v2/h_de_i_1_n_0
    SLICE_X62Y44         FDRE                                         r  v2/h_de_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.907     0.909    v2/CLK
    SLICE_X62Y44         FDRE                                         r  v2/h_de_reg/C
                         clock pessimism             -0.258     0.650    
    SLICE_X62Y44         FDRE (Hold_fdre_C_D)         0.120     0.770    v2/h_de_reg
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.809%)  route 0.119ns (36.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.632     0.634    v2/CLK
    SLICE_X62Y45         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.164     0.798 r  v2/h_cnt_reg[6]/Q
                         net (fo=14, routed)          0.119     0.917    v2/h_addr[6]
    SLICE_X63Y45         LUT4 (Prop_lut4_I0_O)        0.045     0.962 r  v2/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.962    v2/p_0_in__0[8]
    SLICE_X63Y45         FDRE                                         r  v2/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.907     0.909    v2/CLK
    SLICE_X63Y45         FDRE                                         r  v2/h_cnt_reg[8]/C
                         clock pessimism             -0.261     0.647    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.092     0.739    v2/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.632     0.634    v2/CLK
    SLICE_X63Y45         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     0.775 r  v2/h_cnt_reg[5]/Q
                         net (fo=17, routed)          0.180     0.956    v2/h_addr[5]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.001 r  v2/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.001    v2/p_0_in__0[5]
    SLICE_X63Y45         FDRE                                         r  v2/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.907     0.909    v2/CLK
    SLICE_X63Y45         FDRE                                         r  v2/h_cnt_reg[5]/C
                         clock pessimism             -0.274     0.634    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.091     0.725    v2/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.226ns (59.989%)  route 0.151ns (40.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.632     0.634    v2/CLK
    SLICE_X63Y45         FDRE                                         r  v2/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.128     0.762 r  v2/h_cnt_reg[9]/Q
                         net (fo=12, routed)          0.151     0.913    v2/h_addr[9]
    SLICE_X63Y45         LUT6 (Prop_lut6_I4_O)        0.098     1.011 r  v2/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000     1.011    v2/p_0_in__0[10]
    SLICE_X63Y45         FDRE                                         r  v2/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.907     0.909    v2/CLK
    SLICE_X63Y45         FDRE                                         r  v2/h_cnt_reg[10]/C
                         clock pessimism             -0.274     0.634    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.092     0.726    v2/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.087%)  route 0.200ns (48.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.629     0.631    v2/CLK
    SLICE_X56Y44         FDRE                                         r  v2/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.164     0.795 r  v2/v_cnt_reg[5]/Q
                         net (fo=16, routed)          0.200     0.995    v2/v_addr[5]
    SLICE_X56Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.040 r  v2/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.040    v2/p_0_in__1[5]
    SLICE_X56Y44         FDRE                                         r  v2/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.903     0.905    v2/CLK
    SLICE_X56Y44         FDRE                                         r  v2/v_cnt_reg[5]/C
                         clock pessimism             -0.273     0.631    
    SLICE_X56Y44         FDRE (Hold_fdre_C_D)         0.121     0.752    v2/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { c1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    c1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y46     v2/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y45     v2/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y46     v2/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X61Y46     v2/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y46     v2/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y46     v2/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y45     v2/h_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y45     v2/h_cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y46     v2/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y45     v2/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y45     v2/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y46     v2/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y46     v2/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y46     v2/h_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y46     v2/h_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y45     v2/h_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y45     v2/h_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45     v2/h_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y46     v2/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y46     v2/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y46     v2/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y46     v2/h_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y46     v2/h_cnt_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X61Y45     v2/hs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y43     v2/v_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y43     v2/v_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y44     v2/v_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y44     v2/v_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk50
  To Clock:  clkfbout_clk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk50
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    c1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 p5/x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 2.798ns (34.547%)  route 5.301ns (65.453%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.799     5.402    p5/clk
    SLICE_X56Y45         FDSE                                         r  p5/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDSE (Prop_fdse_C_Q)         0.518     5.920 r  p5/x_reg[1]/Q
                         net (fo=22, routed)          1.322     7.242    p5/x_reg[7]_0[1]
    SLICE_X63Y46         LUT3 (Prop_lut3_I0_O)        0.149     7.391 r  p5/waddr0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.645     8.036    p5/waddr0__0_carry__0_i_4_n_0
    SLICE_X63Y47         LUT4 (Prop_lut4_I0_O)        0.332     8.368 r  p5/waddr0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.368    p5/waddr0__0_carry__0_i_8_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.915 r  p5/waddr0__0_carry__0/O[2]
                         net (fo=1, routed)           0.620     9.535    p5/waddr0[12]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.945    10.480 f  p5/r1_i_1/O[3]
                         net (fo=23, routed)          1.974    12.455    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[14]
    SLICE_X72Y22         LUT3 (Prop_lut3_I1_O)        0.307    12.762 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.739    13.501    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0
    RAMB36_X2Y3          RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.752    15.175    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.442    
                         clock uncertainty           -0.035    15.407    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.964    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -13.501    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 p5/x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 2.491ns (35.209%)  route 4.584ns (64.791%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.799     5.402    p5/clk
    SLICE_X56Y45         FDSE                                         r  p5/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDSE (Prop_fdse_C_Q)         0.518     5.920 r  p5/x_reg[1]/Q
                         net (fo=22, routed)          1.322     7.242    p5/x_reg[7]_0[1]
    SLICE_X63Y46         LUT3 (Prop_lut3_I0_O)        0.149     7.391 r  p5/waddr0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.645     8.036    p5/waddr0__0_carry__0_i_4_n_0
    SLICE_X63Y47         LUT4 (Prop_lut4_I0_O)        0.332     8.368 r  p5/waddr0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.368    p5/waddr0__0_carry__0_i_8_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.915 r  p5/waddr0__0_carry__0/O[2]
                         net (fo=1, routed)           0.620     9.535    p5/waddr0[12]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.945    10.480 r  p5/r1_i_1/O[3]
                         net (fo=23, routed)          1.996    12.477    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[14]
    RAMB36_X1Y14         RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.531    14.953    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    14.356    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                         -12.477    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 p5/x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 2.727ns (35.721%)  route 4.907ns (64.279%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.799     5.402    p5/clk
    SLICE_X56Y45         FDSE                                         r  p5/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDSE (Prop_fdse_C_Q)         0.518     5.920 r  p5/x_reg[1]/Q
                         net (fo=22, routed)          1.322     7.242    p5/x_reg[7]_0[1]
    SLICE_X63Y46         LUT3 (Prop_lut3_I0_O)        0.149     7.391 r  p5/waddr0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.645     8.036    p5/waddr0__0_carry__0_i_4_n_0
    SLICE_X63Y47         LUT4 (Prop_lut4_I0_O)        0.332     8.368 r  p5/waddr0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.368    p5/waddr0__0_carry__0_i_8_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.915 r  p5/waddr0__0_carry__0/O[2]
                         net (fo=1, routed)           0.620     9.535    p5/waddr0[12]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.880    10.415 r  p5/r1_i_1/O[2]
                         net (fo=23, routed)          1.836    12.251    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X72Y22         LUT3 (Prop_lut3_I0_O)        0.301    12.552 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           0.484    13.036    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0
    RAMB36_X2Y4          RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.746    15.169    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.436    
                         clock uncertainty           -0.035    15.401    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.958    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -13.036    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             2.086ns  (required time - arrival time)
  Source:                 p5/x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.476ns  (logic 2.727ns (36.478%)  route 4.749ns (63.522%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.799     5.402    p5/clk
    SLICE_X56Y45         FDSE                                         r  p5/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDSE (Prop_fdse_C_Q)         0.518     5.920 r  p5/x_reg[1]/Q
                         net (fo=22, routed)          1.322     7.242    p5/x_reg[7]_0[1]
    SLICE_X63Y46         LUT3 (Prop_lut3_I0_O)        0.149     7.391 r  p5/waddr0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.645     8.036    p5/waddr0__0_carry__0_i_4_n_0
    SLICE_X63Y47         LUT4 (Prop_lut4_I0_O)        0.332     8.368 r  p5/waddr0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.368    p5/waddr0__0_carry__0_i_8_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.915 r  p5/waddr0__0_carry__0/O[2]
                         net (fo=1, routed)           0.620     9.535    p5/waddr0[12]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.880    10.415 f  p5/r1_i_1/O[2]
                         net (fo=23, routed)          1.610    12.026    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.301    12.327 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.551    12.877    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0
    RAMB36_X2Y5          RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.752    15.175    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.442    
                         clock uncertainty           -0.035    15.407    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.964    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -12.877    
  -------------------------------------------------------------------
                         slack                                  2.086    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 p5/x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.930ns  (logic 2.491ns (35.945%)  route 4.439ns (64.055%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.799     5.402    p5/clk
    SLICE_X56Y45         FDSE                                         r  p5/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDSE (Prop_fdse_C_Q)         0.518     5.920 r  p5/x_reg[1]/Q
                         net (fo=22, routed)          1.322     7.242    p5/x_reg[7]_0[1]
    SLICE_X63Y46         LUT3 (Prop_lut3_I0_O)        0.149     7.391 r  p5/waddr0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.645     8.036    p5/waddr0__0_carry__0_i_4_n_0
    SLICE_X63Y47         LUT4 (Prop_lut4_I0_O)        0.332     8.368 r  p5/waddr0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.368    p5/waddr0__0_carry__0_i_8_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.915 r  p5/waddr0__0_carry__0/O[2]
                         net (fo=1, routed)           0.620     9.535    p5/waddr0[12]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.945    10.480 r  p5/r1_i_1/O[3]
                         net (fo=23, routed)          1.851    12.332    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[14]
    RAMB36_X2Y13         RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.621    15.043    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.230    
                         clock uncertainty           -0.035    15.195    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    14.446    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 p5/x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 2.727ns (36.874%)  route 4.669ns (63.126%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.799     5.402    p5/clk
    SLICE_X56Y45         FDSE                                         r  p5/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDSE (Prop_fdse_C_Q)         0.518     5.920 r  p5/x_reg[1]/Q
                         net (fo=22, routed)          1.322     7.242    p5/x_reg[7]_0[1]
    SLICE_X63Y46         LUT3 (Prop_lut3_I0_O)        0.149     7.391 r  p5/waddr0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.645     8.036    p5/waddr0__0_carry__0_i_4_n_0
    SLICE_X63Y47         LUT4 (Prop_lut4_I0_O)        0.332     8.368 r  p5/waddr0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.368    p5/waddr0__0_carry__0_i_8_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.915 r  p5/waddr0__0_carry__0/O[2]
                         net (fo=1, routed)           0.620     9.535    p5/waddr0[12]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.880    10.415 r  p5/r1_i_1/O[2]
                         net (fo=23, routed)          1.748    12.164    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X72Y32         LUT4 (Prop_lut4_I1_O)        0.301    12.465 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.332    12.797    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ena_array[0]
    RAMB18_X2Y12         RAMB18E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.757    15.180    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X2Y12         RAMB18E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.267    15.447    
                         clock uncertainty           -0.035    15.412    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.969    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -12.797    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 p5/x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 2.798ns (38.361%)  route 4.496ns (61.639%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 15.118 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.799     5.402    p5/clk
    SLICE_X56Y45         FDSE                                         r  p5/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDSE (Prop_fdse_C_Q)         0.518     5.920 r  p5/x_reg[1]/Q
                         net (fo=22, routed)          1.322     7.242    p5/x_reg[7]_0[1]
    SLICE_X63Y46         LUT3 (Prop_lut3_I0_O)        0.149     7.391 r  p5/waddr0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.645     8.036    p5/waddr0__0_carry__0_i_4_n_0
    SLICE_X63Y47         LUT4 (Prop_lut4_I0_O)        0.332     8.368 r  p5/waddr0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.368    p5/waddr0__0_carry__0_i_8_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.915 r  p5/waddr0__0_carry__0/O[2]
                         net (fo=1, routed)           0.620     9.535    p5/waddr0[12]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.945    10.480 r  p5/r1_i_1/O[3]
                         net (fo=23, routed)          1.567    12.047    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[14]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.307    12.354 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.341    12.696    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0
    RAMB36_X1Y4          RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.695    15.118    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.385    
                         clock uncertainty           -0.035    15.350    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.907    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                         -12.696    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 p5/x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 2.491ns (36.976%)  route 4.246ns (63.024%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.799     5.402    p5/clk
    SLICE_X56Y45         FDSE                                         r  p5/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDSE (Prop_fdse_C_Q)         0.518     5.920 r  p5/x_reg[1]/Q
                         net (fo=22, routed)          1.322     7.242    p5/x_reg[7]_0[1]
    SLICE_X63Y46         LUT3 (Prop_lut3_I0_O)        0.149     7.391 r  p5/waddr0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.645     8.036    p5/waddr0__0_carry__0_i_4_n_0
    SLICE_X63Y47         LUT4 (Prop_lut4_I0_O)        0.332     8.368 r  p5/waddr0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.368    p5/waddr0__0_carry__0_i_8_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.915 r  p5/waddr0__0_carry__0/O[2]
                         net (fo=1, routed)           0.620     9.535    p5/waddr0[12]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.945    10.480 r  p5/r1_i_1/O[3]
                         net (fo=23, routed)          1.658    12.139    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[14]
    RAMB36_X1Y13         RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.537    14.959    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    14.362    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -12.139    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 p5/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.121ns  (logic 2.939ns (41.273%)  route 4.182ns (58.727%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.804     5.407    p5/clk
    SLICE_X58Y48         FDSE                                         r  p5/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDSE (Prop_fdse_C_Q)         0.518     5.925 r  p5/x_reg[0]/Q
                         net (fo=23, routed)          1.276     7.201    p5/x_reg[7]_0[0]
    SLICE_X63Y46         LUT3 (Prop_lut3_I0_O)        0.153     7.354 r  p5/waddr0__0_carry_i_1/O
                         net (fo=2, routed)           0.422     7.776    p5/waddr0__0_carry_i_1_n_0
    SLICE_X63Y46         LUT4 (Prop_lut4_I3_O)        0.327     8.103 r  p5/waddr0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.103    p5/waddr0__0_carry_i_4_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.504 r  p5/waddr0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.504    p5/waddr0__0_carry_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.726 r  p5/waddr0__0_carry__0/O[0]
                         net (fo=1, routed)           0.490     9.216    p5/waddr0[10]
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     9.891 r  p5/r1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.891    p5/r1_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.228 r  p5/r1_i_1/O[1]
                         net (fo=23, routed)          1.653    11.880    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    SLICE_X72Y57         LUT4 (Prop_lut4_I0_O)        0.306    12.186 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.341    12.528    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X2Y11         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.637    15.059    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.246    
                         clock uncertainty           -0.035    15.211    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.768    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -12.528    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 p5/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 2.528ns (36.194%)  route 4.457ns (63.806%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.804     5.407    p5/clk
    SLICE_X58Y48         FDSE                                         r  p5/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDSE (Prop_fdse_C_Q)         0.518     5.925 r  p5/x_reg[0]/Q
                         net (fo=23, routed)          1.276     7.201    p5/x_reg[7]_0[0]
    SLICE_X63Y46         LUT3 (Prop_lut3_I0_O)        0.153     7.354 r  p5/waddr0__0_carry_i_1/O
                         net (fo=2, routed)           0.422     7.776    p5/waddr0__0_carry_i_1_n_0
    SLICE_X63Y46         LUT4 (Prop_lut4_I3_O)        0.327     8.103 r  p5/waddr0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.103    p5/waddr0__0_carry_i_4_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.504 r  p5/waddr0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.504    p5/waddr0__0_carry_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.726 r  p5/waddr0__0_carry__0/O[0]
                         net (fo=1, routed)           0.490     9.216    p5/waddr0[10]
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     9.891 r  p5/r1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.891    p5/r1_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.123 r  p5/r1_i_1/O[0]
                         net (fo=23, routed)          2.268    12.391    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y3          RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.752    15.175    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.442    
                         clock uncertainty           -0.035    15.407    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.737    14.670    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -12.391    
  -------------------------------------------------------------------
                         slack                                  2.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 nolabel_line62/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2/a0/dd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.506%)  route 0.280ns (66.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.562     1.481    nolabel_line62/clk
    SLICE_X49Y63         FDRE                                         r  nolabel_line62/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  nolabel_line62/out_reg/Q
                         net (fo=1, routed)           0.280     1.902    p2/a0/dd_reg_1
    SLICE_X57Y55         FDRE                                         r  p2/a0/dd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.835     2.000    p2/a0/clk
    SLICE_X57Y55         FDRE                                         r  p2/a0/dd_reg/C
                         clock pessimism             -0.250     1.749    
    SLICE_X57Y55         FDRE (Hold_fdre_C_D)         0.070     1.819    p2/a0/dd_reg
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 p3/a1/dd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p3/a2/dd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.164ns (29.153%)  route 0.399ns (70.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.565     1.484    p3/a1/clk
    SLICE_X56Y55         FDRE                                         r  p3/a1/dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  p3/a1/dd_reg/Q
                         net (fo=3, routed)           0.399     2.047    p3/a2/s
    SLICE_X56Y47         FDRE                                         r  p3/a2/dd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.906     2.071    p3/a2/clk
    SLICE_X56Y47         FDRE                                         r  p3/a2/dd_reg/C
                         clock pessimism             -0.250     1.820    
    SLICE_X56Y47         FDRE (Hold_fdre_C_D)         0.063     1.883    p3/a2/dd_reg
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 p4/a1/dd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p4/a2/dd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.164ns (28.500%)  route 0.411ns (71.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.565     1.484    p4/a1/clk
    SLICE_X56Y55         FDRE                                         r  p4/a1/dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  p4/a1/dd_reg/Q
                         net (fo=2, routed)           0.411     2.060    p4/a2/s
    SLICE_X56Y47         FDRE                                         r  p4/a2/dd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.906     2.071    p4/a2/clk
    SLICE_X56Y47         FDRE                                         r  p4/a2/dd_reg/C
                         clock pessimism             -0.250     1.820    
    SLICE_X56Y47         FDRE (Hold_fdre_C_D)         0.063     1.883    p4/a2/dd_reg
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 p2/a1/dd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2/a2/dd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.141ns (23.661%)  route 0.455ns (76.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.565     1.484    p2/a1/clk
    SLICE_X57Y55         FDRE                                         r  p2/a1/dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  p2/a1/dd_reg/Q
                         net (fo=3, routed)           0.455     2.080    p2/a2/s
    SLICE_X56Y47         FDRE                                         r  p2/a2/dd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.906     2.071    p2/a2/clk
    SLICE_X56Y47         FDRE                                         r  p2/a2/dd_reg/C
                         clock pessimism             -0.250     1.820    
    SLICE_X56Y47         FDRE (Hold_fdre_C_D)         0.052     1.872    p2/a2/dd_reg
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 nolabel_line64/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p4/a0/dd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.626%)  route 0.409ns (74.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.566     1.485    nolabel_line64/clk
    SLICE_X37Y63         FDRE                                         r  nolabel_line64/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  nolabel_line64/out_reg/Q
                         net (fo=1, routed)           0.409     2.036    p4/a0/dd_reg_1
    SLICE_X56Y55         FDRE                                         r  p4/a0/dd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.835     2.000    p4/a0/clk
    SLICE_X56Y55         FDRE                                         r  p4/a0/dd_reg/C
                         clock pessimism             -0.250     1.749    
    SLICE_X56Y55         FDRE (Hold_fdre_C_D)         0.063     1.812    p4/a0/dd_reg
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 p5/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.164ns (20.403%)  route 0.640ns (79.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.566     1.485    p5/clk
    SLICE_X58Y54         FDRE                                         r  p5/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  p5/y_reg[0]/Q
                         net (fo=33, routed)          0.640     2.289    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y14         RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.949     2.114    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.250     1.864    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.047    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 p5/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.139%)  route 0.346ns (67.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.566     1.485    p5/clk
    SLICE_X58Y54         FDRE                                         r  p5/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  p5/y_reg[0]/Q
                         net (fo=33, routed)          0.346     1.996    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y10         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.881     2.046    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.567    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.750    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 p2/a1/dd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p5/y_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.212%)  route 0.391ns (67.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.565     1.484    p2/a1/clk
    SLICE_X57Y55         FDRE                                         r  p2/a1/dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  p2/a1/dd_reg/Q
                         net (fo=3, routed)           0.248     1.874    p2/a1/s
    SLICE_X56Y47         LUT5 (Prop_lut5_I1_O)        0.045     1.919 r  p2/a1/y[7]_i_1/O
                         net (fo=9, routed)           0.143     2.062    p5/E[0]
    SLICE_X54Y48         FDSE                                         r  p5/y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.905     2.070    p5/clk
    SLICE_X54Y48         FDSE                                         r  p5/y_reg[5]/C
                         clock pessimism             -0.250     1.819    
    SLICE_X54Y48         FDSE (Hold_fdse_C_CE)       -0.016     1.803    p5/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 p2/a1/dd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p5/y_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.212%)  route 0.391ns (67.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.565     1.484    p2/a1/clk
    SLICE_X57Y55         FDRE                                         r  p2/a1/dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  p2/a1/dd_reg/Q
                         net (fo=3, routed)           0.248     1.874    p2/a1/s
    SLICE_X56Y47         LUT5 (Prop_lut5_I1_O)        0.045     1.919 r  p2/a1/y[7]_i_1/O
                         net (fo=9, routed)           0.143     2.062    p5/E[0]
    SLICE_X54Y48         FDSE                                         r  p5/y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.905     2.070    p5/clk
    SLICE_X54Y48         FDSE                                         r  p5/y_reg[6]/C
                         clock pessimism             -0.250     1.819    
    SLICE_X54Y48         FDSE (Hold_fdse_C_CE)       -0.016     1.803    p5/y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 p2/a1/dd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p5/y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.212%)  route 0.391ns (67.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.565     1.484    p2/a1/clk
    SLICE_X57Y55         FDRE                                         r  p2/a1/dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  p2/a1/dd_reg/Q
                         net (fo=3, routed)           0.248     1.874    p2/a1/s
    SLICE_X56Y47         LUT5 (Prop_lut5_I1_O)        0.045     1.919 r  p2/a1/y[7]_i_1/O
                         net (fo=9, routed)           0.143     2.062    p5/E[0]
    SLICE_X54Y48         FDRE                                         r  p5/y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.905     2.070    p5/clk
    SLICE_X54Y48         FDRE                                         r  p5/y_reg[7]/C
                         clock pessimism             -0.250     1.819    
    SLICE_X54Y48         FDRE (Hold_fdre_C_CE)       -0.016     1.803    p5/y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4   r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4   r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y69  d1/cnt1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y69  d1/cnt1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y69  d1/cnt1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y69  d1/cnt1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y70  d1/cnt1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y70  d1/cnt1_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X36Y70  d1/cnt1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y70  d1/cnt1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y69  d1/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y69  d1/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y65  nolabel_line63/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y67  nolabel_line63/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y67  nolabel_line63/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y48  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y48  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y48  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y67  nolabel_line63/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y67  nolabel_line63/cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y65  nolabel_line63/out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y68  nolabel_line64/cnt_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk50
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.703ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.323ns  (logic 4.862ns (39.456%)  route 7.461ns (60.544%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.801     1.803    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.478     2.281 r  v2/v_cnt_reg[4]/Q
                         net (fo=13, routed)          1.381     3.662    v2/v_addr[4]
    SLICE_X59Y43         LUT5 (Prop_lut5_I3_O)        0.295     3.957 r  v2/raddr_i_22/O
                         net (fo=6, routed)           0.934     4.891    v2/raddr_i_22_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.015 r  v2/raddr_i_21/O
                         net (fo=25, routed)          0.661     5.676    v2/h_cnt_reg[8]_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.800 r  v2/raddr_i_7/O
                         net (fo=4, routed)           1.500     7.300    s1/v[2]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[2]_P[10])
                                                      3.841    11.141 r  s1/raddr/P[10]
                         net (fo=11, routed)          2.985    14.126    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[10]
    RAMB36_X1Y11         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.554    14.976    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.976    
                         clock uncertainty           -0.182    14.794    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    14.228    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.477ns  (logic 4.862ns (38.967%)  route 7.615ns (61.033%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.801     1.803    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.478     2.281 r  v2/v_cnt_reg[4]/Q
                         net (fo=13, routed)          1.381     3.662    v2/v_addr[4]
    SLICE_X59Y43         LUT5 (Prop_lut5_I3_O)        0.295     3.957 r  v2/raddr_i_22/O
                         net (fo=6, routed)           0.934     4.891    v2/raddr_i_22_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.015 r  v2/raddr_i_21/O
                         net (fo=25, routed)          0.661     5.676    v2/h_cnt_reg[8]_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.800 r  v2/raddr_i_7/O
                         net (fo=4, routed)           1.500     7.300    s1/v[2]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[2]_P[9])
                                                      3.841    11.141 r  s1/raddr/P[9]
                         net (fo=11, routed)          3.140    14.281    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y9          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.718    15.141    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.141    
                         clock uncertainty           -0.182    14.958    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    14.392    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -14.281    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.305ns  (logic 4.862ns (39.513%)  route 7.443ns (60.487%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.801     1.803    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.478     2.281 r  v2/v_cnt_reg[4]/Q
                         net (fo=13, routed)          1.381     3.662    v2/v_addr[4]
    SLICE_X59Y43         LUT5 (Prop_lut5_I3_O)        0.295     3.957 r  v2/raddr_i_22/O
                         net (fo=6, routed)           0.934     4.891    v2/raddr_i_22_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.015 r  v2/raddr_i_21/O
                         net (fo=25, routed)          0.661     5.676    v2/h_cnt_reg[8]_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.800 r  v2/raddr_i_7/O
                         net (fo=4, routed)           1.500     7.300    s1/v[2]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[2]_P[10])
                                                      3.841    11.141 r  s1/raddr/P[10]
                         net (fo=11, routed)          2.967    14.108    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addrb[10]
    RAMB36_X1Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.551    14.973    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X1Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.973    
                         clock uncertainty           -0.182    14.791    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    14.225    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -14.108    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 4.862ns (38.896%)  route 7.638ns (61.104%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.801     1.803    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.478     2.281 r  v2/v_cnt_reg[4]/Q
                         net (fo=13, routed)          1.381     3.662    v2/v_addr[4]
    SLICE_X59Y43         LUT5 (Prop_lut5_I3_O)        0.295     3.957 r  v2/raddr_i_22/O
                         net (fo=6, routed)           0.934     4.891    v2/raddr_i_22_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.015 r  v2/raddr_i_21/O
                         net (fo=25, routed)          0.661     5.676    v2/h_cnt_reg[8]_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.800 r  v2/raddr_i_7/O
                         net (fo=4, routed)           1.500     7.300    s1/v[2]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841    11.141 r  s1/raddr/P[5]
                         net (fo=11, routed)          3.162    14.303    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y9          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.769    15.192    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.192    
                         clock uncertainty           -0.182    15.009    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    14.443    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                         -14.303    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.356ns  (logic 4.862ns (39.349%)  route 7.494ns (60.651%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 15.057 - 10.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.801     1.803    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.478     2.281 r  v2/v_cnt_reg[4]/Q
                         net (fo=13, routed)          1.381     3.662    v2/v_addr[4]
    SLICE_X59Y43         LUT5 (Prop_lut5_I3_O)        0.295     3.957 r  v2/raddr_i_22/O
                         net (fo=6, routed)           0.934     4.891    v2/raddr_i_22_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.015 r  v2/raddr_i_21/O
                         net (fo=25, routed)          0.661     5.676    v2/h_cnt_reg[8]_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.800 r  v2/raddr_i_7/O
                         net (fo=4, routed)           1.500     7.300    s1/v[2]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[2]_P[9])
                                                      3.841    11.141 r  s1/raddr/P[9]
                         net (fo=11, routed)          3.018    14.160    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[9]
    RAMB36_X2Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.635    15.057    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.057    
                         clock uncertainty           -0.182    14.875    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    14.309    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -14.160    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.485ns  (logic 4.862ns (38.943%)  route 7.623ns (61.057%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.191 - 10.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.801     1.803    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.478     2.281 r  v2/v_cnt_reg[4]/Q
                         net (fo=13, routed)          1.381     3.662    v2/v_addr[4]
    SLICE_X59Y43         LUT5 (Prop_lut5_I3_O)        0.295     3.957 r  v2/raddr_i_22/O
                         net (fo=6, routed)           0.934     4.891    v2/raddr_i_22_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.015 r  v2/raddr_i_21/O
                         net (fo=25, routed)          0.661     5.676    v2/h_cnt_reg[8]_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.800 r  v2/raddr_i_7/O
                         net (fo=4, routed)           1.500     7.300    s1/v[2]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    11.141 r  s1/raddr/P[3]
                         net (fo=11, routed)          3.147    14.288    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB36_X2Y8          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.768    15.191    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.191    
                         clock uncertainty           -0.182    15.008    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    14.442    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -14.288    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.416ns  (logic 4.862ns (39.159%)  route 7.554ns (60.841%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.801     1.803    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.478     2.281 r  v2/v_cnt_reg[4]/Q
                         net (fo=13, routed)          1.381     3.662    v2/v_addr[4]
    SLICE_X59Y43         LUT5 (Prop_lut5_I3_O)        0.295     3.957 r  v2/raddr_i_22/O
                         net (fo=6, routed)           0.934     4.891    v2/raddr_i_22_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.015 r  v2/raddr_i_21/O
                         net (fo=25, routed)          0.661     5.676    v2/h_cnt_reg[8]_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.800 r  v2/raddr_i_7/O
                         net (fo=4, routed)           1.500     7.300    s1/v[2]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      3.841    11.141 r  s1/raddr/P[6]
                         net (fo=11, routed)          3.078    14.220    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[6]
    RAMB18_X1Y14         RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.713    15.136    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB18_X1Y14         RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    15.136    
                         clock uncertainty           -0.182    14.953    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    14.387    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.470ns  (logic 4.862ns (38.988%)  route 7.608ns (61.012%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.191 - 10.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.801     1.803    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.478     2.281 r  v2/v_cnt_reg[4]/Q
                         net (fo=13, routed)          1.381     3.662    v2/v_addr[4]
    SLICE_X59Y43         LUT5 (Prop_lut5_I3_O)        0.295     3.957 r  v2/raddr_i_22/O
                         net (fo=6, routed)           0.934     4.891    v2/raddr_i_22_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.015 r  v2/raddr_i_21/O
                         net (fo=25, routed)          0.661     5.676    v2/h_cnt_reg[8]_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.800 r  v2/raddr_i_7/O
                         net (fo=4, routed)           1.500     7.300    s1/v[2]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[2]_P[9])
                                                      3.841    11.141 r  s1/raddr/P[9]
                         net (fo=11, routed)          3.133    14.274    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB36_X2Y8          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.768    15.191    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.191    
                         clock uncertainty           -0.182    15.008    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    14.442    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -14.274    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.252ns  (logic 4.862ns (39.683%)  route 7.390ns (60.317%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.801     1.803    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.478     2.281 r  v2/v_cnt_reg[4]/Q
                         net (fo=13, routed)          1.381     3.662    v2/v_addr[4]
    SLICE_X59Y43         LUT5 (Prop_lut5_I3_O)        0.295     3.957 r  v2/raddr_i_22/O
                         net (fo=6, routed)           0.934     4.891    v2/raddr_i_22_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.015 r  v2/raddr_i_21/O
                         net (fo=25, routed)          0.661     5.676    v2/h_cnt_reg[8]_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.800 r  v2/raddr_i_7/O
                         net (fo=4, routed)           1.500     7.300    s1/v[2]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[2]_P[9])
                                                      3.841    11.141 r  s1/raddr/P[9]
                         net (fo=11, routed)          2.914    14.055    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y10         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.555    14.977    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.977    
                         clock uncertainty           -0.182    14.795    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    14.229    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.229    
                         arrival time                         -14.055    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.334ns  (logic 4.862ns (39.419%)  route 7.472ns (60.581%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.801     1.803    v2/CLK
    SLICE_X58Y43         FDRE                                         r  v2/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.478     2.281 r  v2/v_cnt_reg[4]/Q
                         net (fo=13, routed)          1.381     3.662    v2/v_addr[4]
    SLICE_X59Y43         LUT5 (Prop_lut5_I3_O)        0.295     3.957 r  v2/raddr_i_22/O
                         net (fo=6, routed)           0.934     4.891    v2/raddr_i_22_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.015 r  v2/raddr_i_21/O
                         net (fo=25, routed)          0.661     5.676    v2/h_cnt_reg[8]_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.800 r  v2/raddr_i_7/O
                         net (fo=4, routed)           1.500     7.300    s1/v[2]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      3.841    11.141 r  s1/raddr/P[4]
                         net (fo=11, routed)          2.997    14.138    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[4]
    RAMB36_X2Y11         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.638    15.060    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.060    
                         clock uncertainty           -0.182    14.878    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    14.312    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -14.138    
  -------------------------------------------------------------------
                         slack                                  0.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 1.174ns (23.811%)  route 3.757ns (76.189%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.361ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.673     1.676    v2/CLK
    SLICE_X63Y45         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.367     2.043 r  v2/h_cnt_reg[8]/Q
                         net (fo=15, routed)          1.051     3.094    v2/h_addr[8]
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.100     3.194 r  v2/raddr_i_12/O
                         net (fo=1, routed)           0.745     3.940    s1/C[6]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[8])
                                                      0.707     4.647 r  s1/raddr/P[8]
                         net (fo=11, routed)          1.960     6.607    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[8]
    RAMB36_X2Y10         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.759     5.361    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.361    
                         clock uncertainty            0.182     5.543    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.360     5.903    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.903    
                         arrival time                           6.607    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.174ns (23.750%)  route 3.769ns (76.250%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.361ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.673     1.676    v2/CLK
    SLICE_X63Y45         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.367     2.043 r  v2/h_cnt_reg[8]/Q
                         net (fo=15, routed)          1.051     3.094    v2/h_addr[8]
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.100     3.194 r  v2/raddr_i_12/O
                         net (fo=1, routed)           0.745     3.940    s1/C[6]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[6])
                                                      0.707     4.647 r  s1/raddr/P[6]
                         net (fo=11, routed)          1.972     6.619    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[6]
    RAMB36_X2Y10         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.759     5.361    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.361    
                         clock uncertainty            0.182     5.543    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.360     5.903    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.903    
                         arrival time                           6.619    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.174ns (23.767%)  route 3.766ns (76.233%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.357ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.673     1.676    v2/CLK
    SLICE_X63Y45         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.367     2.043 r  v2/h_cnt_reg[8]/Q
                         net (fo=15, routed)          1.051     3.094    v2/h_addr[8]
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.100     3.194 r  v2/raddr_i_12/O
                         net (fo=1, routed)           0.745     3.940    s1/C[6]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[6])
                                                      0.707     4.647 r  s1/raddr/P[6]
                         net (fo=11, routed)          1.969     6.616    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[6]
    RAMB36_X2Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.755     5.357    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.357    
                         clock uncertainty            0.182     5.539    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.360     5.899    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.899    
                         arrival time                           6.616    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 1.174ns (23.477%)  route 3.827ns (76.523%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.361ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.673     1.676    v2/CLK
    SLICE_X63Y45         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.367     2.043 r  v2/h_cnt_reg[8]/Q
                         net (fo=15, routed)          1.051     3.094    v2/h_addr[8]
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.100     3.194 r  v2/raddr_i_12/O
                         net (fo=1, routed)           0.745     3.940    s1/C[6]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[2])
                                                      0.707     4.647 r  s1/raddr/P[2]
                         net (fo=11, routed)          2.030     6.677    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[2]
    RAMB36_X2Y10         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.759     5.361    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.361    
                         clock uncertainty            0.182     5.543    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.360     5.903    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.903    
                         arrival time                           6.677    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.494ns (18.696%)  route 2.148ns (81.304%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.632     0.634    v2/CLK
    SLICE_X63Y45         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     0.775 r  v2/h_cnt_reg[8]/Q
                         net (fo=15, routed)          0.582     1.358    v2/h_addr[8]
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.403 r  v2/raddr_i_12/O
                         net (fo=1, routed)           0.410     1.813    s1/C[6]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[9])
                                                      0.308     2.121 r  s1/raddr/P[9]
                         net (fo=11, routed)          1.156     3.276    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y8          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.950     2.115    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     2.115    
                         clock uncertainty            0.182     2.298    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.481    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           3.276    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 1.174ns (23.698%)  route 3.780ns (76.302%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.274ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.673     1.676    v2/CLK
    SLICE_X63Y45         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.367     2.043 r  v2/h_cnt_reg[8]/Q
                         net (fo=15, routed)          1.051     3.094    v2/h_addr[8]
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.100     3.194 r  v2/raddr_i_12/O
                         net (fo=1, routed)           0.745     3.940    s1/C[6]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[3])
                                                      0.707     4.647 r  s1/raddr/P[3]
                         net (fo=11, routed)          1.983     6.630    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addrb[3]
    RAMB36_X1Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.672     5.274    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X1Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.274    
                         clock uncertainty            0.182     5.456    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.360     5.816    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.816    
                         arrival time                           6.630    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.494ns (18.983%)  route 2.108ns (81.017%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.632     0.634    v2/CLK
    SLICE_X63Y45         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     0.775 r  v2/h_cnt_reg[8]/Q
                         net (fo=15, routed)          0.582     1.358    v2/h_addr[8]
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.403 r  v2/raddr_i_12/O
                         net (fo=1, routed)           0.410     1.813    s1/C[6]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[0])
                                                      0.308     2.121 r  s1/raddr/P[0]
                         net (fo=11, routed)          1.116     3.236    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y11         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.881     2.046    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     2.046    
                         clock uncertainty            0.182     2.229    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     2.412    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.494ns (18.977%)  route 2.109ns (81.023%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.632     0.634    v2/CLK
    SLICE_X63Y45         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     0.775 r  v2/h_cnt_reg[8]/Q
                         net (fo=15, routed)          0.582     1.358    v2/h_addr[8]
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.403 r  v2/raddr_i_12/O
                         net (fo=1, routed)           0.410     1.813    s1/C[6]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[7])
                                                      0.308     2.121 r  s1/raddr/P[7]
                         net (fo=11, routed)          1.116     3.237    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.879     2.044    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X1Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     2.044    
                         clock uncertainty            0.182     2.227    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.410    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           3.237    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 1.174ns (23.826%)  route 3.753ns (76.174%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.410ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.673     1.676    v2/CLK
    SLICE_X63Y45         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.367     2.043 r  v2/h_cnt_reg[8]/Q
                         net (fo=15, routed)          1.051     3.094    v2/h_addr[8]
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.100     3.194 r  v2/raddr_i_12/O
                         net (fo=1, routed)           0.745     3.940    s1/C[6]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[13])
                                                      0.707     4.647 r  s1/raddr/P[13]
                         net (fo=12, routed)          1.957     6.603    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[2]
    SLICE_X67Y48         FDRE                                         r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.807     5.410    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y48         FDRE                                         r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.000     5.410    
                         clock uncertainty            0.182     5.592    
    SLICE_X67Y48         FDRE (Hold_fdre_C_D)         0.180     5.772    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.772    
                         arrival time                           6.603    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.494ns (18.257%)  route 2.212ns (81.743%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.632     0.634    v2/CLK
    SLICE_X63Y45         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     0.775 r  v2/h_cnt_reg[8]/Q
                         net (fo=15, routed)          0.582     1.358    v2/h_addr[8]
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.403 r  v2/raddr_i_12/O
                         net (fo=1, routed)           0.410     1.813    s1/C[6]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[7])
                                                      0.308     2.121 r  s1/raddr/P[7]
                         net (fo=11, routed)          1.219     3.340    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X2Y8          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.971     2.136    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     2.136    
                         clock uncertainty            0.182     2.319    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.502    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.502    
                         arrival time                           3.340    
  -------------------------------------------------------------------
                         slack                                  0.838    





