// Seed: 1736784127
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_4,
    id_5
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    output wand id_6,
    output wor id_7
);
  wand id_9;
  always @(id_9 or posedge 1) id_3 += 1;
  tri0 id_10 = 1;
  assign id_7  = 1'b0 - id_0;
  assign id_10 = id_1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire id_11;
endmodule
