

================================================================
== Vitis HLS Report for 'overlay_fea_Pipeline_Loop_mean'
================================================================
* Date:           Tue Mar 26 17:24:08 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        sqi_ap
* Solution:       solution_SQIs (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    10004|    10004|  0.100 ms|  0.100 ms|  10004|  10004|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_mean  |    10002|    10002|         8|          5|          1|  2000|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     57|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    103|    -|
|Register         |        -|    -|     136|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     136|    160|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_93_p2   |         +|   0|  0|  38|          31|           1|
    |icmp_ln12_fu_87_p2  |      icmp|   0|  0|  17|          31|          31|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  57|          63|          34|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|   31|         62|
    |ap_sig_allocacmp_sum_load    |   9|          2|   32|         64|
    |i_fu_40                      |   9|          2|   31|         62|
    |sum_fu_36                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 103|         22|  131|        266|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |buff_load_reg_145            |  32|   0|   32|          0|
    |i_fu_40                      |  31|   0|   31|          0|
    |icmp_ln12_reg_136            |   1|   0|    1|          0|
    |sum_1_reg_155                |  32|   0|   32|          0|
    |sum_fu_36                    |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 136|   0|  136|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  overlay_fea_Pipeline_Loop_mean|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  overlay_fea_Pipeline_Loop_mean|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  overlay_fea_Pipeline_Loop_mean|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  overlay_fea_Pipeline_Loop_mean|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  overlay_fea_Pipeline_Loop_mean|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  overlay_fea_Pipeline_Loop_mean|  return value|
|grp_fu_282_p_din0    |  out|   32|  ap_ctrl_hs|  overlay_fea_Pipeline_Loop_mean|  return value|
|grp_fu_282_p_din1    |  out|   32|  ap_ctrl_hs|  overlay_fea_Pipeline_Loop_mean|  return value|
|grp_fu_282_p_opcode  |  out|    1|  ap_ctrl_hs|  overlay_fea_Pipeline_Loop_mean|  return value|
|grp_fu_282_p_dout0   |   in|   32|  ap_ctrl_hs|  overlay_fea_Pipeline_Loop_mean|  return value|
|grp_fu_282_p_ce      |  out|    1|  ap_ctrl_hs|  overlay_fea_Pipeline_Loop_mean|  return value|
|trunc_ln1            |   in|   31|     ap_none|                       trunc_ln1|        scalar|
|buff_address0        |  out|   11|   ap_memory|                            buff|         array|
|buff_ce0             |  out|    1|   ap_memory|                            buff|         array|
|buff_q0              |   in|   32|   ap_memory|                            buff|         array|
|sum_out              |  out|   32|      ap_vld|                         sum_out|       pointer|
|sum_out_ap_vld       |  out|    1|      ap_vld|                         sum_out|       pointer|
+---------------------+-----+-----+------------+--------------------------------+--------------+

