library ieee;
use ieee.std_logic_1164.all;

entity soma is
port
	(
		A, B : in std_logic_vector(3 downto 0);
		Yleds    : out std_logic_vector(6 downto 0);
		Co   : out std_logic
	);
end soma;

architecture archSub of soma is

component Subtrator is
port
	(
		Cisub, Asub, Bsub : in std_logic;
		Cosub, Ssub    : out std_logic
	);
end component;


signal  sub  : std_logic_vector(3 downto 0);
signal Ysub : std_logic_Vector(3 downto 0);
signal Cosubt : std_logic;
signal auxSb : std_logic_vector(3 downto 0);
signal auxrSb : std_logic;

begin
	sub0 : subtrator port map('0', A(0), B(0), carry(0), sub(0));
	sub1 : subtrator port map(carry(0), A(1), B(1), carry(1), sub(1));
	sub2 : subtrator port map(carry(1), A(2), B(2), carry(2), sub(2));
	sub3 : subtrator port map(carry(2), A(3), B(3), carry(3), sub(3));
	Cosubt <= carry(3);

	AuxSub : Menor port map(A, B, auxrSb);
	 
	auxSb(0) <= not(auxrSb);
	auxSb(1) <= not(auxrSb);
	auxSb(2) <= not(auxrSb);
	auxSb(3) <= not(auxrSb);
	
	Ysub <= sub and auxSb;
end archSub;
	