

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_3'
================================================================
* Date:           Sat Dec 28 21:59:01 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        3.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  135345|  135345|  135345|  135345|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  135344|  135344|      8459|          -|          -|    16|    no    |
        | + Loop 1.1          |    8456|    8456|       604|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1      |     602|     602|        43|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1  |      40|      40|         5|          -|          -|     8|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    242|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     65|    -|
|Memory           |        0|      -|      14|      4|    -|
|Multiplexer      |        -|      -|       -|    116|    -|
|Register         |        -|      -|     296|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     310|    427|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------------+---------+-------+---+----+-----+
    |            Instance            |           Module          | BRAM_18K| DSP48E| FF| LUT| URAM|
    +--------------------------------+---------------------------+---------+-------+---+----+-----+
    |network_mux_1287_16_2_1_x_U102  |network_mux_1287_16_2_1_x  |        0|      0|  0|  65|    0|
    +--------------------------------+---------------------------+---------+-------+---+----+-----+
    |Total                           |                           |        0|      0|  0|  65|    0|
    +--------------------------------+---------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +-------------------------------------+--------------------------------+-----------+
    |               Instance              |             Module             | Expression|
    +-------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_16s_32_1_1_U103  |network_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    +-------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_3_b_s_U  |pointwise_conv2d_fix_3_SeparableConv2D_3_b_s  |        0|  14|   4|    0|    16|   14|     1|          224|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        0|  14|   4|    0|    16|   14|     1|          224|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln18_fu_441_p2     |     +    |      0|  0|  12|          12|           8|
    |add_ln27_1_fu_568_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln27_3_fu_577_p2   |     +    |      0|  0|  15|           7|           7|
    |add_ln27_4_fu_562_p2   |     +    |      0|  0|  13|          11|           8|
    |add_ln27_fu_537_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln32_fu_617_p2     |     +    |      0|  0|  17|          13|          13|
    |buffer_fu_910_p2       |     +    |      0|  0|  29|          22|          22|
    |in_d_fu_556_p2         |     +    |      0|  0|  13|           4|           1|
    |out_d_fu_453_p2        |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_485_p2        |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_527_p2        |     +    |      0|  0|  13|           4|           1|
    |sub_ln27_fu_515_p2     |     -    |      0|  0|  15|           9|           9|
    |and_ln32_fu_608_p2     |    and   |      0|  0|  16|          16|          16|
    |icmp_ln18_fu_447_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln19_fu_479_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_fu_521_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln22_fu_550_p2    |   icmp   |      0|  0|  11|           4|           5|
    |select_ln31_fu_600_p3  |  select  |      0|  0|   2|           1|           2|
    |xor_ln31_fu_594_p2     |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 242|         147|         129|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  53|         12|    1|         12|
    |buffer_0_reg_405  |   9|          2|   22|         44|
    |in_d_0_reg_415    |   9|          2|    4|          8|
    |out_d_0_reg_361   |   9|          2|    5|         10|
    |out_h_0_reg_383   |   9|          2|    4|          8|
    |out_w_0_reg_394   |   9|          2|    4|          8|
    |phi_mul1_reg_372  |   9|          2|   12|         24|
    |phi_mul_reg_426   |   9|          2|   11|         22|
    +------------------+----+-----------+-----+-----------+
    |Total             | 116|         26|   63|        136|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln18_reg_935     |  12|   0|   12|          0|
    |add_ln27_1_reg_1012  |  12|   0|   12|          0|
    |add_ln27_3_reg_1017  |   7|   0|    7|          0|
    |add_ln27_4_reg_1007  |  11|   0|   11|          0|
    |add_ln27_reg_989     |   9|   0|    9|          0|
    |add_ln32_reg_1027    |  13|   0|   13|          0|
    |and_ln32_reg_1022    |  16|   0|   16|          0|
    |ap_CS_fsm            |  11|   0|   11|          0|
    |buffer_0_reg_405     |  22|   0|   22|          0|
    |in_d_0_reg_415       |   4|   0|    4|          0|
    |in_d_reg_1002        |   4|   0|    4|          0|
    |input_load_reg_1037  |  16|   0|   16|          0|
    |mul_ln27_reg_1047    |  32|   0|   32|          0|
    |out_d_0_reg_361      |   5|   0|    5|          0|
    |out_d_reg_943        |   5|   0|    5|          0|
    |out_h_0_reg_383      |   4|   0|    4|          0|
    |out_h_reg_971        |   4|   0|    4|          0|
    |out_w_0_reg_394      |   4|   0|    4|          0|
    |out_w_reg_984        |   4|   0|    4|          0|
    |phi_mul1_reg_372     |  12|   0|   12|          0|
    |phi_mul_reg_426      |  11|   0|   11|          0|
    |sext_ln27_5_reg_994  |  12|   0|   12|          0|
    |sext_ln27_reg_958    |  22|   0|   22|          0|
    |shl_ln_reg_963       |   4|   0|    7|          3|
    |sub_ln27_reg_976     |   8|   0|    9|          1|
    |tmp_reg_1042         |  16|   0|   16|          0|
    |trunc_ln27_reg_953   |   4|   0|    4|          0|
    |zext_ln18_reg_930    |  12|   0|   13|          1|
    +---------------------+----+----+-----+-----------+
    |Total                | 296|   0|  301|          5|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 4 
6 --> 7 11 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 13 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i12 [ 0, %0 ], [ %add_ln18, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 14 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i12 %phi_mul1 to i13" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 15 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.54ns)   --->   "%add_ln18 = add i12 %phi_mul1, 196" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 16 'add' 'add_ln18' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.36ns)   --->   "%icmp_ln18 = icmp eq i5 %out_d_0, -16" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 17 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 19 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %5, label %.preheader4.preheader" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i5 %out_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 21 'zext' 'zext_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_b_1 = getelementptr [16 x i14]* @SeparableConv2D_3_b_s, i64 0, i64 %zext_ln21" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 22 'getelementptr' 'SeparableConv2D_3_b_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%SeparableConv2D_3_b_2 = load i14* %SeparableConv2D_3_b_1, align 2" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 23 'load' 'SeparableConv2D_3_b_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i5 %out_d_0 to i4" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 24 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 25 'ret' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 26 [1/2] (3.25ns)   --->   "%SeparableConv2D_3_b_2 = load i14* %SeparableConv2D_3_b_1, align 2" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 26 'load' 'SeparableConv2D_3_b_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i14 %SeparableConv2D_3_b_2 to i22" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 27 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln27, i3 0)" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader4" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ 0, %.preheader4.preheader ], [ %out_h, %.preheader4.loopexit ]"   --->   Operation 30 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.30ns)   --->   "%icmp_ln19 = icmp eq i4 %out_h_0, -2" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 31 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 32 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.73ns)   --->   "%out_h = add i4 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 33 'add' 'out_h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.loopexit.loopexit, label %.preheader.preheader" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln27_5 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h_0, i4 0)" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 35 'bitconcatenate' 'shl_ln27_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i8 %shl_ln27_5 to i9" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 36 'zext' 'zext_ln27' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln27_6 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 37 'bitconcatenate' 'shl_ln27_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i5 %shl_ln27_6 to i9" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 38 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.91ns)   --->   "%sub_ln27 = sub i9 %zext_ln27, %zext_ln27_3" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 39 'sub' 'sub_ln27' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 40 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 41 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ %out_w, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 42 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.30ns)   --->   "%icmp_ln20 = icmp eq i4 %out_w_0, -2" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 43 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 44 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.73ns)   --->   "%out_w = add i4 %out_w_0, 1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 45 'add' 'out_w' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.preheader4.loopexit, label %1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %out_w_0 to i9" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 47 'zext' 'zext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.82ns)   --->   "%add_ln27 = add i9 %sub_ln27, %zext_ln22" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 48 'add' 'add_ln27' <Predicate = (!icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln27_5 = sext i9 %add_ln27 to i12" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 49 'sext' 'sext_ln27_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.76ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 50 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 51 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.87>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%buffer_0 = phi i22 [ %sext_ln27, %1 ], [ %buffer, %3 ]"   --->   Operation 52 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%in_d_0 = phi i4 [ 0, %1 ], [ %in_d, %3 ]"   --->   Operation 53 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %1 ], [ %add_ln27_4, %3 ]" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 54 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i11 %phi_mul to i12" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 55 'zext' 'zext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (1.30ns)   --->   "%icmp_ln22 = icmp eq i4 %in_d_0, -8" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 56 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 57 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.73ns)   --->   "%in_d = add i4 %in_d_0, 1" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 58 'add' 'in_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %4, label %3" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.63ns)   --->   "%add_ln27_4 = add i11 %phi_mul, 196" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 60 'add' 'add_ln27_4' <Predicate = (!icmp_ln22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (1.63ns)   --->   "%add_ln27_1 = add i12 %sext_ln27_5, %zext_ln22_2" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 61 'add' 'add_ln27_1' <Predicate = (!icmp_ln22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i4 %in_d_0 to i7" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 62 'zext' 'zext_ln27_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.87ns)   --->   "%add_ln27_3 = add i7 %zext_ln27_5, %shl_ln" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 63 'add' 'add_ln27_3' <Predicate = (!icmp_ln22)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %buffer_0, i32 21)" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 64 'bitselect' 'tmp_2' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%trunc_ln31 = trunc i22 %buffer_0 to i16" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 65 'trunc' 'trunc_ln31' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln31 = xor i1 %tmp_2, true" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 66 'xor' 'xor_ln31' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%select_ln31 = select i1 %xor_ln31, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 67 'select' 'select_ln31' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln32 = and i16 %select_ln31, %trunc_ln31" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 68 'and' 'and_ln32' <Predicate = (icmp_ln22)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i9 %add_ln27 to i13" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 69 'sext' 'sext_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.54ns)   --->   "%add_ln32 = add i13 %zext_ln18, %sext_ln32" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 70 'add' 'add_ln32' <Predicate = (icmp_ln22)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln27_6 = sext i12 %add_ln27_1 to i32" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 71 'sext' 'sext_ln27_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i32 %sext_ln27_6 to i64" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 72 'zext' 'zext_ln27_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_4" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 73 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 74 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_7 : Operation 75 [2/2] (2.32ns)   --->   "%tmp = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 -2651, i16 2073, i16 1156, i16 3349, i16 604, i16 -8156, i16 -5028, i16 6387, i16 -10026, i16 5920, i16 1322, i16 -7540, i16 3993, i16 8863, i16 10066, i16 6497, i16 -5839, i16 4141, i16 -5493, i16 7347, i16 -1488, i16 -2148, i16 -8023, i16 6361, i16 2258, i16 -967, i16 -946, i16 -7367, i16 6947, i16 -7301, i16 1582, i16 -5886, i16 3762, i16 -5238, i16 4505, i16 -7039, i16 -1746, i16 953, i16 5991, i16 -7318, i16 -4192, i16 7946, i16 -6801, i16 -6934, i16 6251, i16 -7325, i16 -4293, i16 -7732, i16 6991, i16 -2587, i16 1501, i16 -4347, i16 -6826, i16 535, i16 7485, i16 -99, i16 -4407, i16 6362, i16 -4718, i16 -4734, i16 2770, i16 -1312, i16 2669, i16 -2859, i16 -4441, i16 -5484, i16 6676, i16 -4288, i16 -7260, i16 669, i16 -6517, i16 -2572, i16 -6350, i16 2136, i16 4793, i16 7198, i16 -6744, i16 8508, i16 -5838, i16 6660, i16 8779, i16 7883, i16 -1167, i16 -1243, i16 3744, i16 2181, i16 4585, i16 -2179, i16 738, i16 -7926, i16 4738, i16 2494, i16 2931, i16 -7453, i16 7364, i16 -767, i16 -4640, i16 -6124, i16 -4374, i16 -1684, i16 9249, i16 9727, i16 -67, i16 1304, i16 -6983, i16 788, i16 5068, i16 -2722, i16 -5044, i16 -8187, i16 -1037, i16 7848, i16 -2065, i16 -7293, i16 2987, i16 -5070, i16 -260, i16 -7630, i16 -228, i16 -2840, i16 -2855, i16 -8214, i16 -2709, i16 -5582, i16 -4899, i16 4232, i16 5145, i16 1740, i7 %add_ln27_3)" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 75 'mux' 'tmp' <Predicate = true> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 76 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 76 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_8 : Operation 77 [1/2] (2.32ns)   --->   "%tmp = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 -2651, i16 2073, i16 1156, i16 3349, i16 604, i16 -8156, i16 -5028, i16 6387, i16 -10026, i16 5920, i16 1322, i16 -7540, i16 3993, i16 8863, i16 10066, i16 6497, i16 -5839, i16 4141, i16 -5493, i16 7347, i16 -1488, i16 -2148, i16 -8023, i16 6361, i16 2258, i16 -967, i16 -946, i16 -7367, i16 6947, i16 -7301, i16 1582, i16 -5886, i16 3762, i16 -5238, i16 4505, i16 -7039, i16 -1746, i16 953, i16 5991, i16 -7318, i16 -4192, i16 7946, i16 -6801, i16 -6934, i16 6251, i16 -7325, i16 -4293, i16 -7732, i16 6991, i16 -2587, i16 1501, i16 -4347, i16 -6826, i16 535, i16 7485, i16 -99, i16 -4407, i16 6362, i16 -4718, i16 -4734, i16 2770, i16 -1312, i16 2669, i16 -2859, i16 -4441, i16 -5484, i16 6676, i16 -4288, i16 -7260, i16 669, i16 -6517, i16 -2572, i16 -6350, i16 2136, i16 4793, i16 7198, i16 -6744, i16 8508, i16 -5838, i16 6660, i16 8779, i16 7883, i16 -1167, i16 -1243, i16 3744, i16 2181, i16 4585, i16 -2179, i16 738, i16 -7926, i16 4738, i16 2494, i16 2931, i16 -7453, i16 7364, i16 -767, i16 -4640, i16 -6124, i16 -4374, i16 -1684, i16 9249, i16 9727, i16 -67, i16 1304, i16 -6983, i16 788, i16 5068, i16 -2722, i16 -5044, i16 -8187, i16 -1037, i16 7848, i16 -2065, i16 -7293, i16 2987, i16 -5070, i16 -260, i16 -7630, i16 -228, i16 -2840, i16 -2855, i16 -8214, i16 -2709, i16 -5582, i16 -4899, i16 4232, i16 5145, i16 1740, i7 %add_ln27_3)" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 77 'mux' 'tmp' <Predicate = true> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln27_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 78 'sext' 'sext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln27_3 = sext i16 %tmp to i32" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 79 'sext' 'sext_ln27_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln27 = mul nsw i32 %sext_ln27_3, %sext_ln27_1" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 80 'mul' 'mul_ln27' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.25>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln27, i32 14, i32 31)" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 81 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln27_7 = sext i18 %trunc_ln2 to i22" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 82 'sext' 'sext_ln27_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (2.25ns)   --->   "%buffer = add i22 %sext_ln27_7, %buffer_0" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 83 'add' 'buffer' <Predicate = true> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 3.25>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i13 %add_ln32 to i32" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 85 'sext' 'sext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i32 %sext_ln32_1 to i64" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 86 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 87 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (3.25ns)   --->   "store i16 %and_ln32, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 88 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln18               (br               ) [ 011111111111]
out_d_0               (phi              ) [ 001000000000]
phi_mul1              (phi              ) [ 001000000000]
zext_ln18             (zext             ) [ 000111111111]
add_ln18              (add              ) [ 011111111111]
icmp_ln18             (icmp             ) [ 001111111111]
empty                 (speclooptripcount) [ 000000000000]
out_d                 (add              ) [ 011111111111]
br_ln18               (br               ) [ 000000000000]
zext_ln21             (zext             ) [ 000000000000]
SeparableConv2D_3_b_1 (getelementptr    ) [ 000100000000]
trunc_ln27            (trunc            ) [ 000100000000]
ret_ln0               (ret              ) [ 000000000000]
SeparableConv2D_3_b_2 (load             ) [ 000000000000]
sext_ln27             (sext             ) [ 000011111111]
shl_ln                (bitconcatenate   ) [ 000011111111]
br_ln19               (br               ) [ 001111111111]
out_h_0               (phi              ) [ 000010000000]
icmp_ln19             (icmp             ) [ 001111111111]
empty_22              (speclooptripcount) [ 000000000000]
out_h                 (add              ) [ 001111111111]
br_ln19               (br               ) [ 000000000000]
shl_ln27_5            (bitconcatenate   ) [ 000000000000]
zext_ln27             (zext             ) [ 000000000000]
shl_ln27_6            (bitconcatenate   ) [ 000000000000]
zext_ln27_3           (zext             ) [ 000000000000]
sub_ln27              (sub              ) [ 000001111111]
br_ln20               (br               ) [ 001111111111]
br_ln0                (br               ) [ 011111111111]
out_w_0               (phi              ) [ 000001000000]
icmp_ln20             (icmp             ) [ 001111111111]
empty_23              (speclooptripcount) [ 000000000000]
out_w                 (add              ) [ 001111111111]
br_ln20               (br               ) [ 000000000000]
zext_ln22             (zext             ) [ 000000000000]
add_ln27              (add              ) [ 000000111110]
sext_ln27_5           (sext             ) [ 000000111110]
br_ln22               (br               ) [ 001111111111]
br_ln0                (br               ) [ 001111111111]
buffer_0              (phi              ) [ 000000111110]
in_d_0                (phi              ) [ 000000100000]
phi_mul               (phi              ) [ 000000100000]
zext_ln22_2           (zext             ) [ 000000000000]
icmp_ln22             (icmp             ) [ 001111111111]
empty_24              (speclooptripcount) [ 000000000000]
in_d                  (add              ) [ 001111111111]
br_ln22               (br               ) [ 000000000000]
add_ln27_4            (add              ) [ 001111111111]
add_ln27_1            (add              ) [ 000000010000]
zext_ln27_5           (zext             ) [ 000000000000]
add_ln27_3            (add              ) [ 000000011000]
tmp_2                 (bitselect        ) [ 000000000000]
trunc_ln31            (trunc            ) [ 000000000000]
xor_ln31              (xor              ) [ 000000000000]
select_ln31           (select           ) [ 000000000000]
and_ln32              (and              ) [ 000000000001]
sext_ln32             (sext             ) [ 000000000000]
add_ln32              (add              ) [ 000000000001]
sext_ln27_6           (sext             ) [ 000000000000]
zext_ln27_4           (zext             ) [ 000000000000]
input_addr            (getelementptr    ) [ 000000001000]
input_load            (load             ) [ 000000000100]
tmp                   (mux              ) [ 000000000100]
sext_ln27_1           (sext             ) [ 000000000000]
sext_ln27_3           (sext             ) [ 000000000000]
mul_ln27              (mul              ) [ 000000000010]
trunc_ln2             (partselect       ) [ 000000000000]
sext_ln27_7           (sext             ) [ 000000000000]
buffer                (add              ) [ 001111111111]
br_ln22               (br               ) [ 001111111111]
sext_ln32_1           (sext             ) [ 000000000000]
zext_ln32             (zext             ) [ 000000000000]
output_addr           (getelementptr    ) [ 000000000000]
store_ln32            (store            ) [ 000000000000]
br_ln20               (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_3_b_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.128i16.i7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="322" class="1004" name="SeparableConv2D_3_b_1_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="14" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="5" slack="0"/>
<pin id="326" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_3_b_1/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_b_2/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="input_addr_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="32" slack="0"/>
<pin id="339" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="14" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 "/>
</bind>
</comp>

<comp id="348" class="1004" name="output_addr_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="32" slack="0"/>
<pin id="352" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/11 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln32_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="14" slack="0"/>
<pin id="357" dir="0" index="1" bw="16" slack="1"/>
<pin id="358" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/11 "/>
</bind>
</comp>

<comp id="361" class="1005" name="out_d_0_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="1"/>
<pin id="363" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="out_d_0_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="5" slack="0"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="372" class="1005" name="phi_mul1_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="12" slack="1"/>
<pin id="374" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="phi_mul1_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="12" slack="0"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="383" class="1005" name="out_h_0_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="1"/>
<pin id="385" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="out_h_0_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="4" slack="0"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/4 "/>
</bind>
</comp>

<comp id="394" class="1005" name="out_w_0_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="1"/>
<pin id="396" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="out_w_0_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="1" slack="1"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/5 "/>
</bind>
</comp>

<comp id="405" class="1005" name="buffer_0_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="22" slack="4"/>
<pin id="407" dir="1" index="1" bw="22" slack="4"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="buffer_0_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="14" slack="3"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="22" slack="1"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/6 "/>
</bind>
</comp>

<comp id="415" class="1005" name="in_d_0_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="1"/>
<pin id="417" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="419" class="1004" name="in_d_0_phi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="4" slack="0"/>
<pin id="423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/6 "/>
</bind>
</comp>

<comp id="426" class="1005" name="phi_mul_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="11" slack="1"/>
<pin id="428" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="430" class="1004" name="phi_mul_phi_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="2" bw="11" slack="0"/>
<pin id="434" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln18_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="12" slack="0"/>
<pin id="439" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln18_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="12" slack="0"/>
<pin id="443" dir="0" index="1" bw="9" slack="0"/>
<pin id="444" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln18_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="0"/>
<pin id="449" dir="0" index="1" bw="5" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="out_d_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln21_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="0"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="trunc_ln27_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sext_ln27_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="14" slack="0"/>
<pin id="470" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="shl_ln_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="7" slack="0"/>
<pin id="474" dir="0" index="1" bw="4" slack="1"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln19_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="0" index="1" bw="4" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="out_h_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="shl_ln27_5_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="4" slack="0"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln27_5/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln27_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="shl_ln27_6_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="0"/>
<pin id="505" dir="0" index="1" bw="4" slack="0"/>
<pin id="506" dir="0" index="2" bw="1" slack="0"/>
<pin id="507" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln27_6/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln27_3_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_3/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sub_ln27_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="5" slack="0"/>
<pin id="518" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln27/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln20_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="4" slack="0"/>
<pin id="523" dir="0" index="1" bw="4" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="out_w_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="4" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln22_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="0"/>
<pin id="535" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln27_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="9" slack="1"/>
<pin id="539" dir="0" index="1" bw="4" slack="0"/>
<pin id="540" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sext_ln27_5_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="9" slack="0"/>
<pin id="544" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_5/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln22_2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="11" slack="0"/>
<pin id="548" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_2/6 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln22_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="0"/>
<pin id="552" dir="0" index="1" bw="4" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="in_d_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln27_4_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="11" slack="0"/>
<pin id="564" dir="0" index="1" bw="9" slack="0"/>
<pin id="565" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_4/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln27_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="9" slack="1"/>
<pin id="570" dir="0" index="1" bw="11" slack="0"/>
<pin id="571" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/6 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln27_5_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="4" slack="0"/>
<pin id="575" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_5/6 "/>
</bind>
</comp>

<comp id="577" class="1004" name="add_ln27_3_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="4" slack="0"/>
<pin id="579" dir="0" index="1" bw="7" slack="3"/>
<pin id="580" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_3/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="22" slack="0"/>
<pin id="585" dir="0" index="2" bw="6" slack="0"/>
<pin id="586" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="trunc_ln31_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="22" slack="0"/>
<pin id="592" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="xor_ln31_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln31/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="select_ln31_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="16" slack="0"/>
<pin id="603" dir="0" index="2" bw="16" slack="0"/>
<pin id="604" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/6 "/>
</bind>
</comp>

<comp id="608" class="1004" name="and_ln32_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="16" slack="0"/>
<pin id="610" dir="0" index="1" bw="16" slack="0"/>
<pin id="611" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/6 "/>
</bind>
</comp>

<comp id="614" class="1004" name="sext_ln32_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="9" slack="1"/>
<pin id="616" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/6 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln32_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="12" slack="4"/>
<pin id="619" dir="0" index="1" bw="9" slack="0"/>
<pin id="620" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/6 "/>
</bind>
</comp>

<comp id="622" class="1004" name="sext_ln27_6_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="12" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_6/7 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln27_4_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="12" slack="0"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_4/7 "/>
</bind>
</comp>

<comp id="630" class="1004" name="grp_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="0"/>
<pin id="632" dir="0" index="1" bw="13" slack="0"/>
<pin id="633" dir="0" index="2" bw="13" slack="0"/>
<pin id="634" dir="0" index="3" bw="12" slack="0"/>
<pin id="635" dir="0" index="4" bw="13" slack="0"/>
<pin id="636" dir="0" index="5" bw="11" slack="0"/>
<pin id="637" dir="0" index="6" bw="14" slack="0"/>
<pin id="638" dir="0" index="7" bw="14" slack="0"/>
<pin id="639" dir="0" index="8" bw="14" slack="0"/>
<pin id="640" dir="0" index="9" bw="15" slack="0"/>
<pin id="641" dir="0" index="10" bw="14" slack="0"/>
<pin id="642" dir="0" index="11" bw="12" slack="0"/>
<pin id="643" dir="0" index="12" bw="14" slack="0"/>
<pin id="644" dir="0" index="13" bw="13" slack="0"/>
<pin id="645" dir="0" index="14" bw="15" slack="0"/>
<pin id="646" dir="0" index="15" bw="15" slack="0"/>
<pin id="647" dir="0" index="16" bw="14" slack="0"/>
<pin id="648" dir="0" index="17" bw="14" slack="0"/>
<pin id="649" dir="0" index="18" bw="14" slack="0"/>
<pin id="650" dir="0" index="19" bw="14" slack="0"/>
<pin id="651" dir="0" index="20" bw="14" slack="0"/>
<pin id="652" dir="0" index="21" bw="12" slack="0"/>
<pin id="653" dir="0" index="22" bw="13" slack="0"/>
<pin id="654" dir="0" index="23" bw="14" slack="0"/>
<pin id="655" dir="0" index="24" bw="14" slack="0"/>
<pin id="656" dir="0" index="25" bw="13" slack="0"/>
<pin id="657" dir="0" index="26" bw="11" slack="0"/>
<pin id="658" dir="0" index="27" bw="11" slack="0"/>
<pin id="659" dir="0" index="28" bw="14" slack="0"/>
<pin id="660" dir="0" index="29" bw="14" slack="0"/>
<pin id="661" dir="0" index="30" bw="14" slack="0"/>
<pin id="662" dir="0" index="31" bw="12" slack="0"/>
<pin id="663" dir="0" index="32" bw="14" slack="0"/>
<pin id="664" dir="0" index="33" bw="13" slack="0"/>
<pin id="665" dir="0" index="34" bw="14" slack="0"/>
<pin id="666" dir="0" index="35" bw="14" slack="0"/>
<pin id="667" dir="0" index="36" bw="14" slack="0"/>
<pin id="668" dir="0" index="37" bw="12" slack="0"/>
<pin id="669" dir="0" index="38" bw="11" slack="0"/>
<pin id="670" dir="0" index="39" bw="14" slack="0"/>
<pin id="671" dir="0" index="40" bw="14" slack="0"/>
<pin id="672" dir="0" index="41" bw="14" slack="0"/>
<pin id="673" dir="0" index="42" bw="14" slack="0"/>
<pin id="674" dir="0" index="43" bw="14" slack="0"/>
<pin id="675" dir="0" index="44" bw="14" slack="0"/>
<pin id="676" dir="0" index="45" bw="14" slack="0"/>
<pin id="677" dir="0" index="46" bw="14" slack="0"/>
<pin id="678" dir="0" index="47" bw="14" slack="0"/>
<pin id="679" dir="0" index="48" bw="14" slack="0"/>
<pin id="680" dir="0" index="49" bw="14" slack="0"/>
<pin id="681" dir="0" index="50" bw="13" slack="0"/>
<pin id="682" dir="0" index="51" bw="12" slack="0"/>
<pin id="683" dir="0" index="52" bw="14" slack="0"/>
<pin id="684" dir="0" index="53" bw="14" slack="0"/>
<pin id="685" dir="0" index="54" bw="11" slack="0"/>
<pin id="686" dir="0" index="55" bw="14" slack="0"/>
<pin id="687" dir="0" index="56" bw="8" slack="0"/>
<pin id="688" dir="0" index="57" bw="14" slack="0"/>
<pin id="689" dir="0" index="58" bw="14" slack="0"/>
<pin id="690" dir="0" index="59" bw="14" slack="0"/>
<pin id="691" dir="0" index="60" bw="14" slack="0"/>
<pin id="692" dir="0" index="61" bw="13" slack="0"/>
<pin id="693" dir="0" index="62" bw="12" slack="0"/>
<pin id="694" dir="0" index="63" bw="13" slack="0"/>
<pin id="695" dir="0" index="64" bw="13" slack="0"/>
<pin id="696" dir="0" index="65" bw="14" slack="0"/>
<pin id="697" dir="0" index="66" bw="14" slack="0"/>
<pin id="698" dir="0" index="67" bw="14" slack="0"/>
<pin id="699" dir="0" index="68" bw="14" slack="0"/>
<pin id="700" dir="0" index="69" bw="14" slack="0"/>
<pin id="701" dir="0" index="70" bw="11" slack="0"/>
<pin id="702" dir="0" index="71" bw="14" slack="0"/>
<pin id="703" dir="0" index="72" bw="13" slack="0"/>
<pin id="704" dir="0" index="73" bw="14" slack="0"/>
<pin id="705" dir="0" index="74" bw="13" slack="0"/>
<pin id="706" dir="0" index="75" bw="14" slack="0"/>
<pin id="707" dir="0" index="76" bw="14" slack="0"/>
<pin id="708" dir="0" index="77" bw="14" slack="0"/>
<pin id="709" dir="0" index="78" bw="15" slack="0"/>
<pin id="710" dir="0" index="79" bw="14" slack="0"/>
<pin id="711" dir="0" index="80" bw="14" slack="0"/>
<pin id="712" dir="0" index="81" bw="15" slack="0"/>
<pin id="713" dir="0" index="82" bw="14" slack="0"/>
<pin id="714" dir="0" index="83" bw="12" slack="0"/>
<pin id="715" dir="0" index="84" bw="12" slack="0"/>
<pin id="716" dir="0" index="85" bw="13" slack="0"/>
<pin id="717" dir="0" index="86" bw="13" slack="0"/>
<pin id="718" dir="0" index="87" bw="14" slack="0"/>
<pin id="719" dir="0" index="88" bw="13" slack="0"/>
<pin id="720" dir="0" index="89" bw="11" slack="0"/>
<pin id="721" dir="0" index="90" bw="14" slack="0"/>
<pin id="722" dir="0" index="91" bw="14" slack="0"/>
<pin id="723" dir="0" index="92" bw="13" slack="0"/>
<pin id="724" dir="0" index="93" bw="13" slack="0"/>
<pin id="725" dir="0" index="94" bw="14" slack="0"/>
<pin id="726" dir="0" index="95" bw="14" slack="0"/>
<pin id="727" dir="0" index="96" bw="11" slack="0"/>
<pin id="728" dir="0" index="97" bw="14" slack="0"/>
<pin id="729" dir="0" index="98" bw="14" slack="0"/>
<pin id="730" dir="0" index="99" bw="14" slack="0"/>
<pin id="731" dir="0" index="100" bw="12" slack="0"/>
<pin id="732" dir="0" index="101" bw="15" slack="0"/>
<pin id="733" dir="0" index="102" bw="15" slack="0"/>
<pin id="734" dir="0" index="103" bw="8" slack="0"/>
<pin id="735" dir="0" index="104" bw="12" slack="0"/>
<pin id="736" dir="0" index="105" bw="14" slack="0"/>
<pin id="737" dir="0" index="106" bw="11" slack="0"/>
<pin id="738" dir="0" index="107" bw="14" slack="0"/>
<pin id="739" dir="0" index="108" bw="13" slack="0"/>
<pin id="740" dir="0" index="109" bw="14" slack="0"/>
<pin id="741" dir="0" index="110" bw="14" slack="0"/>
<pin id="742" dir="0" index="111" bw="12" slack="0"/>
<pin id="743" dir="0" index="112" bw="14" slack="0"/>
<pin id="744" dir="0" index="113" bw="13" slack="0"/>
<pin id="745" dir="0" index="114" bw="14" slack="0"/>
<pin id="746" dir="0" index="115" bw="13" slack="0"/>
<pin id="747" dir="0" index="116" bw="14" slack="0"/>
<pin id="748" dir="0" index="117" bw="10" slack="0"/>
<pin id="749" dir="0" index="118" bw="14" slack="0"/>
<pin id="750" dir="0" index="119" bw="9" slack="0"/>
<pin id="751" dir="0" index="120" bw="13" slack="0"/>
<pin id="752" dir="0" index="121" bw="13" slack="0"/>
<pin id="753" dir="0" index="122" bw="15" slack="0"/>
<pin id="754" dir="0" index="123" bw="13" slack="0"/>
<pin id="755" dir="0" index="124" bw="14" slack="0"/>
<pin id="756" dir="0" index="125" bw="14" slack="0"/>
<pin id="757" dir="0" index="126" bw="14" slack="0"/>
<pin id="758" dir="0" index="127" bw="14" slack="0"/>
<pin id="759" dir="0" index="128" bw="12" slack="0"/>
<pin id="760" dir="0" index="129" bw="7" slack="1"/>
<pin id="761" dir="1" index="130" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="891" class="1004" name="sext_ln27_1_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="16" slack="1"/>
<pin id="893" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_1/9 "/>
</bind>
</comp>

<comp id="894" class="1004" name="sext_ln27_3_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="1"/>
<pin id="896" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_3/9 "/>
</bind>
</comp>

<comp id="897" class="1004" name="trunc_ln2_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="18" slack="0"/>
<pin id="899" dir="0" index="1" bw="32" slack="1"/>
<pin id="900" dir="0" index="2" bw="5" slack="0"/>
<pin id="901" dir="0" index="3" bw="6" slack="0"/>
<pin id="902" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/10 "/>
</bind>
</comp>

<comp id="906" class="1004" name="sext_ln27_7_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="18" slack="0"/>
<pin id="908" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_7/10 "/>
</bind>
</comp>

<comp id="910" class="1004" name="buffer_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="18" slack="0"/>
<pin id="912" dir="0" index="1" bw="22" slack="4"/>
<pin id="913" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/10 "/>
</bind>
</comp>

<comp id="916" class="1004" name="sext_ln32_1_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="13" slack="1"/>
<pin id="918" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_1/11 "/>
</bind>
</comp>

<comp id="919" class="1004" name="zext_ln32_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="13" slack="0"/>
<pin id="921" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/11 "/>
</bind>
</comp>

<comp id="924" class="1007" name="mul_ln27_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="16" slack="0"/>
<pin id="926" dir="0" index="1" bw="16" slack="0"/>
<pin id="927" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27/9 "/>
</bind>
</comp>

<comp id="930" class="1005" name="zext_ln18_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="13" slack="4"/>
<pin id="932" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="935" class="1005" name="add_ln18_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="12" slack="0"/>
<pin id="937" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="943" class="1005" name="out_d_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="5" slack="0"/>
<pin id="945" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="948" class="1005" name="SeparableConv2D_3_b_1_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="4" slack="1"/>
<pin id="950" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_b_1 "/>
</bind>
</comp>

<comp id="953" class="1005" name="trunc_ln27_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="4" slack="1"/>
<pin id="955" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="958" class="1005" name="sext_ln27_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="22" slack="3"/>
<pin id="960" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln27 "/>
</bind>
</comp>

<comp id="963" class="1005" name="shl_ln_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="7" slack="3"/>
<pin id="965" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="971" class="1005" name="out_h_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="4" slack="0"/>
<pin id="973" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="976" class="1005" name="sub_ln27_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="9" slack="1"/>
<pin id="978" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln27 "/>
</bind>
</comp>

<comp id="984" class="1005" name="out_w_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="4" slack="0"/>
<pin id="986" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="989" class="1005" name="add_ln27_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="9" slack="1"/>
<pin id="991" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="994" class="1005" name="sext_ln27_5_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="12" slack="1"/>
<pin id="996" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln27_5 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="in_d_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="4" slack="0"/>
<pin id="1004" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="1007" class="1005" name="add_ln27_4_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="11" slack="0"/>
<pin id="1009" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln27_4 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="add_ln27_1_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="12" slack="1"/>
<pin id="1014" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_1 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="add_ln27_3_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="7" slack="1"/>
<pin id="1019" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_3 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="and_ln32_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="16" slack="1"/>
<pin id="1024" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="and_ln32 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="add_ln32_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="13" slack="1"/>
<pin id="1029" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="input_addr_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="14" slack="1"/>
<pin id="1034" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1037" class="1005" name="input_load_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="16" slack="1"/>
<pin id="1039" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="1042" class="1005" name="tmp_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="16" slack="1"/>
<pin id="1044" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1047" class="1005" name="mul_ln27_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="1"/>
<pin id="1049" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="buffer_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="22" slack="1"/>
<pin id="1054" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="327"><net_src comp="4" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="20" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="322" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="0" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="20" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="335" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="2" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="20" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="348" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="6" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="8" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="26" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="26" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="414"><net_src comp="408" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="418"><net_src comp="26" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="40" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="376" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="376" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="10" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="365" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="12" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="365" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="18" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="365" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="467"><net_src comp="365" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="329" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="22" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="24" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="387" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="28" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="387" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="32" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="34" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="387" pin="4"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="26" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="502"><net_src comp="491" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="36" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="387" pin="4"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="38" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="503" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="499" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="511" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="398" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="28" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="398" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="32" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="398" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="537" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="430" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="419" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="42" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="419" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="32" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="430" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="46" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="546" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="419" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="573" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="587"><net_src comp="48" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="408" pin="4"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="50" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="593"><net_src comp="408" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="582" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="52" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="54" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="56" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="612"><net_src comp="600" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="590" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="621"><net_src comp="614" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="762"><net_src comp="58" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="763"><net_src comp="60" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="764"><net_src comp="62" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="765"><net_src comp="64" pin="0"/><net_sink comp="630" pin=3"/></net>

<net id="766"><net_src comp="66" pin="0"/><net_sink comp="630" pin=4"/></net>

<net id="767"><net_src comp="68" pin="0"/><net_sink comp="630" pin=5"/></net>

<net id="768"><net_src comp="70" pin="0"/><net_sink comp="630" pin=6"/></net>

<net id="769"><net_src comp="72" pin="0"/><net_sink comp="630" pin=7"/></net>

<net id="770"><net_src comp="74" pin="0"/><net_sink comp="630" pin=8"/></net>

<net id="771"><net_src comp="76" pin="0"/><net_sink comp="630" pin=9"/></net>

<net id="772"><net_src comp="78" pin="0"/><net_sink comp="630" pin=10"/></net>

<net id="773"><net_src comp="80" pin="0"/><net_sink comp="630" pin=11"/></net>

<net id="774"><net_src comp="82" pin="0"/><net_sink comp="630" pin=12"/></net>

<net id="775"><net_src comp="84" pin="0"/><net_sink comp="630" pin=13"/></net>

<net id="776"><net_src comp="86" pin="0"/><net_sink comp="630" pin=14"/></net>

<net id="777"><net_src comp="88" pin="0"/><net_sink comp="630" pin=15"/></net>

<net id="778"><net_src comp="90" pin="0"/><net_sink comp="630" pin=16"/></net>

<net id="779"><net_src comp="92" pin="0"/><net_sink comp="630" pin=17"/></net>

<net id="780"><net_src comp="94" pin="0"/><net_sink comp="630" pin=18"/></net>

<net id="781"><net_src comp="96" pin="0"/><net_sink comp="630" pin=19"/></net>

<net id="782"><net_src comp="98" pin="0"/><net_sink comp="630" pin=20"/></net>

<net id="783"><net_src comp="100" pin="0"/><net_sink comp="630" pin=21"/></net>

<net id="784"><net_src comp="102" pin="0"/><net_sink comp="630" pin=22"/></net>

<net id="785"><net_src comp="104" pin="0"/><net_sink comp="630" pin=23"/></net>

<net id="786"><net_src comp="106" pin="0"/><net_sink comp="630" pin=24"/></net>

<net id="787"><net_src comp="108" pin="0"/><net_sink comp="630" pin=25"/></net>

<net id="788"><net_src comp="110" pin="0"/><net_sink comp="630" pin=26"/></net>

<net id="789"><net_src comp="112" pin="0"/><net_sink comp="630" pin=27"/></net>

<net id="790"><net_src comp="114" pin="0"/><net_sink comp="630" pin=28"/></net>

<net id="791"><net_src comp="116" pin="0"/><net_sink comp="630" pin=29"/></net>

<net id="792"><net_src comp="118" pin="0"/><net_sink comp="630" pin=30"/></net>

<net id="793"><net_src comp="120" pin="0"/><net_sink comp="630" pin=31"/></net>

<net id="794"><net_src comp="122" pin="0"/><net_sink comp="630" pin=32"/></net>

<net id="795"><net_src comp="124" pin="0"/><net_sink comp="630" pin=33"/></net>

<net id="796"><net_src comp="126" pin="0"/><net_sink comp="630" pin=34"/></net>

<net id="797"><net_src comp="128" pin="0"/><net_sink comp="630" pin=35"/></net>

<net id="798"><net_src comp="130" pin="0"/><net_sink comp="630" pin=36"/></net>

<net id="799"><net_src comp="132" pin="0"/><net_sink comp="630" pin=37"/></net>

<net id="800"><net_src comp="134" pin="0"/><net_sink comp="630" pin=38"/></net>

<net id="801"><net_src comp="136" pin="0"/><net_sink comp="630" pin=39"/></net>

<net id="802"><net_src comp="138" pin="0"/><net_sink comp="630" pin=40"/></net>

<net id="803"><net_src comp="140" pin="0"/><net_sink comp="630" pin=41"/></net>

<net id="804"><net_src comp="142" pin="0"/><net_sink comp="630" pin=42"/></net>

<net id="805"><net_src comp="144" pin="0"/><net_sink comp="630" pin=43"/></net>

<net id="806"><net_src comp="146" pin="0"/><net_sink comp="630" pin=44"/></net>

<net id="807"><net_src comp="148" pin="0"/><net_sink comp="630" pin=45"/></net>

<net id="808"><net_src comp="150" pin="0"/><net_sink comp="630" pin=46"/></net>

<net id="809"><net_src comp="152" pin="0"/><net_sink comp="630" pin=47"/></net>

<net id="810"><net_src comp="154" pin="0"/><net_sink comp="630" pin=48"/></net>

<net id="811"><net_src comp="156" pin="0"/><net_sink comp="630" pin=49"/></net>

<net id="812"><net_src comp="158" pin="0"/><net_sink comp="630" pin=50"/></net>

<net id="813"><net_src comp="160" pin="0"/><net_sink comp="630" pin=51"/></net>

<net id="814"><net_src comp="162" pin="0"/><net_sink comp="630" pin=52"/></net>

<net id="815"><net_src comp="164" pin="0"/><net_sink comp="630" pin=53"/></net>

<net id="816"><net_src comp="166" pin="0"/><net_sink comp="630" pin=54"/></net>

<net id="817"><net_src comp="168" pin="0"/><net_sink comp="630" pin=55"/></net>

<net id="818"><net_src comp="170" pin="0"/><net_sink comp="630" pin=56"/></net>

<net id="819"><net_src comp="172" pin="0"/><net_sink comp="630" pin=57"/></net>

<net id="820"><net_src comp="174" pin="0"/><net_sink comp="630" pin=58"/></net>

<net id="821"><net_src comp="176" pin="0"/><net_sink comp="630" pin=59"/></net>

<net id="822"><net_src comp="178" pin="0"/><net_sink comp="630" pin=60"/></net>

<net id="823"><net_src comp="180" pin="0"/><net_sink comp="630" pin=61"/></net>

<net id="824"><net_src comp="182" pin="0"/><net_sink comp="630" pin=62"/></net>

<net id="825"><net_src comp="184" pin="0"/><net_sink comp="630" pin=63"/></net>

<net id="826"><net_src comp="186" pin="0"/><net_sink comp="630" pin=64"/></net>

<net id="827"><net_src comp="188" pin="0"/><net_sink comp="630" pin=65"/></net>

<net id="828"><net_src comp="190" pin="0"/><net_sink comp="630" pin=66"/></net>

<net id="829"><net_src comp="192" pin="0"/><net_sink comp="630" pin=67"/></net>

<net id="830"><net_src comp="194" pin="0"/><net_sink comp="630" pin=68"/></net>

<net id="831"><net_src comp="196" pin="0"/><net_sink comp="630" pin=69"/></net>

<net id="832"><net_src comp="198" pin="0"/><net_sink comp="630" pin=70"/></net>

<net id="833"><net_src comp="200" pin="0"/><net_sink comp="630" pin=71"/></net>

<net id="834"><net_src comp="202" pin="0"/><net_sink comp="630" pin=72"/></net>

<net id="835"><net_src comp="204" pin="0"/><net_sink comp="630" pin=73"/></net>

<net id="836"><net_src comp="206" pin="0"/><net_sink comp="630" pin=74"/></net>

<net id="837"><net_src comp="208" pin="0"/><net_sink comp="630" pin=75"/></net>

<net id="838"><net_src comp="210" pin="0"/><net_sink comp="630" pin=76"/></net>

<net id="839"><net_src comp="212" pin="0"/><net_sink comp="630" pin=77"/></net>

<net id="840"><net_src comp="214" pin="0"/><net_sink comp="630" pin=78"/></net>

<net id="841"><net_src comp="216" pin="0"/><net_sink comp="630" pin=79"/></net>

<net id="842"><net_src comp="218" pin="0"/><net_sink comp="630" pin=80"/></net>

<net id="843"><net_src comp="220" pin="0"/><net_sink comp="630" pin=81"/></net>

<net id="844"><net_src comp="222" pin="0"/><net_sink comp="630" pin=82"/></net>

<net id="845"><net_src comp="224" pin="0"/><net_sink comp="630" pin=83"/></net>

<net id="846"><net_src comp="226" pin="0"/><net_sink comp="630" pin=84"/></net>

<net id="847"><net_src comp="228" pin="0"/><net_sink comp="630" pin=85"/></net>

<net id="848"><net_src comp="230" pin="0"/><net_sink comp="630" pin=86"/></net>

<net id="849"><net_src comp="232" pin="0"/><net_sink comp="630" pin=87"/></net>

<net id="850"><net_src comp="234" pin="0"/><net_sink comp="630" pin=88"/></net>

<net id="851"><net_src comp="236" pin="0"/><net_sink comp="630" pin=89"/></net>

<net id="852"><net_src comp="238" pin="0"/><net_sink comp="630" pin=90"/></net>

<net id="853"><net_src comp="240" pin="0"/><net_sink comp="630" pin=91"/></net>

<net id="854"><net_src comp="242" pin="0"/><net_sink comp="630" pin=92"/></net>

<net id="855"><net_src comp="244" pin="0"/><net_sink comp="630" pin=93"/></net>

<net id="856"><net_src comp="246" pin="0"/><net_sink comp="630" pin=94"/></net>

<net id="857"><net_src comp="248" pin="0"/><net_sink comp="630" pin=95"/></net>

<net id="858"><net_src comp="250" pin="0"/><net_sink comp="630" pin=96"/></net>

<net id="859"><net_src comp="252" pin="0"/><net_sink comp="630" pin=97"/></net>

<net id="860"><net_src comp="254" pin="0"/><net_sink comp="630" pin=98"/></net>

<net id="861"><net_src comp="256" pin="0"/><net_sink comp="630" pin=99"/></net>

<net id="862"><net_src comp="258" pin="0"/><net_sink comp="630" pin=100"/></net>

<net id="863"><net_src comp="260" pin="0"/><net_sink comp="630" pin=101"/></net>

<net id="864"><net_src comp="262" pin="0"/><net_sink comp="630" pin=102"/></net>

<net id="865"><net_src comp="264" pin="0"/><net_sink comp="630" pin=103"/></net>

<net id="866"><net_src comp="266" pin="0"/><net_sink comp="630" pin=104"/></net>

<net id="867"><net_src comp="268" pin="0"/><net_sink comp="630" pin=105"/></net>

<net id="868"><net_src comp="270" pin="0"/><net_sink comp="630" pin=106"/></net>

<net id="869"><net_src comp="272" pin="0"/><net_sink comp="630" pin=107"/></net>

<net id="870"><net_src comp="274" pin="0"/><net_sink comp="630" pin=108"/></net>

<net id="871"><net_src comp="276" pin="0"/><net_sink comp="630" pin=109"/></net>

<net id="872"><net_src comp="278" pin="0"/><net_sink comp="630" pin=110"/></net>

<net id="873"><net_src comp="280" pin="0"/><net_sink comp="630" pin=111"/></net>

<net id="874"><net_src comp="282" pin="0"/><net_sink comp="630" pin=112"/></net>

<net id="875"><net_src comp="284" pin="0"/><net_sink comp="630" pin=113"/></net>

<net id="876"><net_src comp="286" pin="0"/><net_sink comp="630" pin=114"/></net>

<net id="877"><net_src comp="288" pin="0"/><net_sink comp="630" pin=115"/></net>

<net id="878"><net_src comp="290" pin="0"/><net_sink comp="630" pin=116"/></net>

<net id="879"><net_src comp="292" pin="0"/><net_sink comp="630" pin=117"/></net>

<net id="880"><net_src comp="294" pin="0"/><net_sink comp="630" pin=118"/></net>

<net id="881"><net_src comp="296" pin="0"/><net_sink comp="630" pin=119"/></net>

<net id="882"><net_src comp="298" pin="0"/><net_sink comp="630" pin=120"/></net>

<net id="883"><net_src comp="300" pin="0"/><net_sink comp="630" pin=121"/></net>

<net id="884"><net_src comp="302" pin="0"/><net_sink comp="630" pin=122"/></net>

<net id="885"><net_src comp="304" pin="0"/><net_sink comp="630" pin=123"/></net>

<net id="886"><net_src comp="306" pin="0"/><net_sink comp="630" pin=124"/></net>

<net id="887"><net_src comp="308" pin="0"/><net_sink comp="630" pin=125"/></net>

<net id="888"><net_src comp="310" pin="0"/><net_sink comp="630" pin=126"/></net>

<net id="889"><net_src comp="312" pin="0"/><net_sink comp="630" pin=127"/></net>

<net id="890"><net_src comp="314" pin="0"/><net_sink comp="630" pin=128"/></net>

<net id="903"><net_src comp="316" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="318" pin="0"/><net_sink comp="897" pin=2"/></net>

<net id="905"><net_src comp="320" pin="0"/><net_sink comp="897" pin=3"/></net>

<net id="909"><net_src comp="897" pin="4"/><net_sink comp="906" pin=0"/></net>

<net id="914"><net_src comp="906" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="405" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="922"><net_src comp="916" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="928"><net_src comp="894" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="891" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="933"><net_src comp="437" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="938"><net_src comp="441" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="946"><net_src comp="453" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="951"><net_src comp="322" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="956"><net_src comp="464" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="961"><net_src comp="468" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="966"><net_src comp="472" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="974"><net_src comp="485" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="979"><net_src comp="515" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="987"><net_src comp="527" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="992"><net_src comp="537" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="997"><net_src comp="542" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1005"><net_src comp="556" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="1010"><net_src comp="562" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="1015"><net_src comp="568" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1020"><net_src comp="577" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="630" pin=129"/></net>

<net id="1025"><net_src comp="608" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="1030"><net_src comp="617" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1035"><net_src comp="335" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1040"><net_src comp="342" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1045"><net_src comp="630" pin="130"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1050"><net_src comp="924" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="1055"><net_src comp="910" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="408" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 }
	Port: SeparableConv2D_3_b_s | {}
 - Input state : 
	Port: pointwise_conv2d_fix.3 : input_r | {7 8 }
	Port: pointwise_conv2d_fix.3 : SeparableConv2D_3_b_s | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln18 : 1
		add_ln18 : 1
		icmp_ln18 : 1
		out_d : 1
		br_ln18 : 2
		zext_ln21 : 1
		SeparableConv2D_3_b_1 : 2
		SeparableConv2D_3_b_2 : 3
		trunc_ln27 : 1
	State 3
		sext_ln27 : 1
	State 4
		icmp_ln19 : 1
		out_h : 1
		br_ln19 : 2
		shl_ln27_5 : 1
		zext_ln27 : 2
		shl_ln27_6 : 1
		zext_ln27_3 : 2
		sub_ln27 : 3
	State 5
		icmp_ln20 : 1
		out_w : 1
		br_ln20 : 2
		zext_ln22 : 1
		add_ln27 : 2
		sext_ln27_5 : 3
	State 6
		zext_ln22_2 : 1
		icmp_ln22 : 1
		in_d : 1
		br_ln22 : 2
		add_ln27_4 : 1
		add_ln27_1 : 2
		zext_ln27_5 : 1
		add_ln27_3 : 2
		tmp_2 : 1
		trunc_ln31 : 1
		xor_ln31 : 2
		select_ln31 : 2
		and_ln32 : 3
		add_ln32 : 1
	State 7
		zext_ln27_4 : 1
		input_addr : 2
		input_load : 3
	State 8
	State 9
		mul_ln27 : 1
	State 10
		sext_ln27_7 : 1
		buffer : 2
	State 11
		zext_ln32 : 1
		output_addr : 2
		store_ln32 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln18_fu_441  |    0    |    0    |    12   |
|          |    out_d_fu_453    |    0    |    0    |    15   |
|          |    out_h_fu_485    |    0    |    0    |    13   |
|          |    out_w_fu_527    |    0    |    0    |    13   |
|          |   add_ln27_fu_537  |    0    |    0    |    15   |
|    add   |     in_d_fu_556    |    0    |    0    |    13   |
|          |  add_ln27_4_fu_562 |    0    |    0    |    13   |
|          |  add_ln27_1_fu_568 |    0    |    0    |    13   |
|          |  add_ln27_3_fu_577 |    0    |    0    |    15   |
|          |   add_ln32_fu_617  |    0    |    0    |    12   |
|          |    buffer_fu_910   |    0    |    0    |    29   |
|----------|--------------------|---------|---------|---------|
|    mux   |     grp_fu_630     |    0    |    0    |    65   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln18_fu_447  |    0    |    0    |    11   |
|   icmp   |  icmp_ln19_fu_479  |    0    |    0    |    9    |
|          |  icmp_ln20_fu_521  |    0    |    0    |    9    |
|          |  icmp_ln22_fu_550  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|  select  | select_ln31_fu_600 |    0    |    0    |    16   |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln32_fu_608  |    0    |    0    |    16   |
|----------|--------------------|---------|---------|---------|
|    sub   |   sub_ln27_fu_515  |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|    xor   |   xor_ln31_fu_594  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    mul   |   mul_ln27_fu_924  |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln18_fu_437  |    0    |    0    |    0    |
|          |  zext_ln21_fu_459  |    0    |    0    |    0    |
|          |  zext_ln27_fu_499  |    0    |    0    |    0    |
|          | zext_ln27_3_fu_511 |    0    |    0    |    0    |
|   zext   |  zext_ln22_fu_533  |    0    |    0    |    0    |
|          | zext_ln22_2_fu_546 |    0    |    0    |    0    |
|          | zext_ln27_5_fu_573 |    0    |    0    |    0    |
|          | zext_ln27_4_fu_625 |    0    |    0    |    0    |
|          |  zext_ln32_fu_919  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln27_fu_464 |    0    |    0    |    0    |
|          |  trunc_ln31_fu_590 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln27_fu_468  |    0    |    0    |    0    |
|          | sext_ln27_5_fu_542 |    0    |    0    |    0    |
|          |  sext_ln32_fu_614  |    0    |    0    |    0    |
|   sext   | sext_ln27_6_fu_622 |    0    |    0    |    0    |
|          | sext_ln27_1_fu_891 |    0    |    0    |    0    |
|          | sext_ln27_3_fu_894 |    0    |    0    |    0    |
|          | sext_ln27_7_fu_906 |    0    |    0    |    0    |
|          | sext_ln32_1_fu_916 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    shl_ln_fu_472   |    0    |    0    |    0    |
|bitconcatenate|  shl_ln27_5_fu_491 |    0    |    0    |    0    |
|          |  shl_ln27_6_fu_503 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
| bitselect|    tmp_2_fu_582    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|  trunc_ln2_fu_897  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   315   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_3_b_1_reg_948|    4   |
|       add_ln18_reg_935      |   12   |
|     add_ln27_1_reg_1012     |   12   |
|     add_ln27_3_reg_1017     |    7   |
|     add_ln27_4_reg_1007     |   11   |
|       add_ln27_reg_989      |    9   |
|      add_ln32_reg_1027      |   13   |
|      and_ln32_reg_1022      |   16   |
|       buffer_0_reg_405      |   22   |
|       buffer_reg_1052       |   22   |
|        in_d_0_reg_415       |    4   |
|        in_d_reg_1002        |    4   |
|     input_addr_reg_1032     |   14   |
|     input_load_reg_1037     |   16   |
|      mul_ln27_reg_1047      |   32   |
|       out_d_0_reg_361       |    5   |
|        out_d_reg_943        |    5   |
|       out_h_0_reg_383       |    4   |
|        out_h_reg_971        |    4   |
|       out_w_0_reg_394       |    4   |
|        out_w_reg_984        |    4   |
|       phi_mul1_reg_372      |   12   |
|       phi_mul_reg_426       |   11   |
|     sext_ln27_5_reg_994     |   12   |
|      sext_ln27_reg_958      |   22   |
|        shl_ln_reg_963       |    7   |
|       sub_ln27_reg_976      |    9   |
|         tmp_reg_1042        |   16   |
|      trunc_ln27_reg_953     |    4   |
|      zext_ln18_reg_930      |   13   |
+-----------------------------+--------+
|            Total            |   330  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_329 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_342 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   36   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   315  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   330  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   330  |   333  |
+-----------+--------+--------+--------+--------+
