

================================================================
== Vitis HLS Report for 'sinGen'
================================================================
* Date:           Sat Feb  6 16:57:08 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        RLCADCungrounded_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.700 ns|     0.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31|  0.310 us|  0.310 us|   11|   11|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 11, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.21>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i_sources_phase_0_load = load i32 %i_sources_phase_0" [HLSfiles/main_core.cpp:34]   --->   Operation 33 'load' 'i_sources_phase_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.97ns)   --->   "%x_assign = fpext i32 %i_sources_phase_0_load" [HLSfiles/main_core.cpp:34]   --->   Operation 34 'fpext' 'x_assign' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 35 [4/4] (8.21ns)   --->   "%add3 = fadd i32 %i_sources_phase_0_load, i32 0" [HLSfiles/main_core.cpp:40]   --->   Operation 35 'fadd' 'add3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.21>
ST_2 : Operation 36 [1/2] (2.97ns)   --->   "%x_assign = fpext i32 %i_sources_phase_0_load" [HLSfiles/main_core.cpp:34]   --->   Operation 36 'fpext' 'x_assign' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 37 [13/13] (4.84ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 37 'call' 'tmp' <Predicate = true> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 38 [3/4] (8.21ns)   --->   "%add3 = fadd i32 %i_sources_phase_0_load, i32 0" [HLSfiles/main_core.cpp:40]   --->   Operation 38 'fadd' 'add3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.70>
ST_3 : Operation 39 [12/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 39 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 40 [13/13] (4.84ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 40 'call' 'tmp_1' <Predicate = true> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 41 [2/4] (8.21ns)   --->   "%add3 = fadd i32 %i_sources_phase_0_load, i32 0" [HLSfiles/main_core.cpp:40]   --->   Operation 41 'fadd' 'add3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.70>
ST_4 : Operation 42 [11/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 42 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 43 [12/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 43 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 44 [1/4] (8.21ns)   --->   "%add3 = fadd i32 %i_sources_phase_0_load, i32 0" [HLSfiles/main_core.cpp:40]   --->   Operation 44 'fadd' 'add3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 9.70>
ST_5 : Operation 45 [10/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 45 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 46 [11/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 46 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 47 [2/2] (2.97ns)   --->   "%conv5 = fpext i32 %add3" [HLSfiles/main_core.cpp:40]   --->   Operation 47 'fpext' 'conv5' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 9.70>
ST_6 : Operation 48 [9/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 48 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 49 [10/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 49 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 50 [1/2] (2.97ns)   --->   "%conv5 = fpext i32 %add3" [HLSfiles/main_core.cpp:40]   --->   Operation 50 'fpext' 'conv5' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln40 = bitcast i64 %conv5" [HLSfiles/main_core.cpp:40]   --->   Operation 51 'bitcast' 'bitcast_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln40, i32 52, i32 62" [HLSfiles/main_core.cpp:40]   --->   Operation 52 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i64 %bitcast_ln40" [HLSfiles/main_core.cpp:40]   --->   Operation 53 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (1.23ns)   --->   "%icmp_ln40 = icmp_ne  i11 %tmp_2, i11 2047" [HLSfiles/main_core.cpp:40]   --->   Operation 54 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (1.73ns)   --->   "%icmp_ln40_1 = icmp_eq  i52 %trunc_ln40, i52 0" [HLSfiles/main_core.cpp:40]   --->   Operation 55 'icmp' 'icmp_ln40_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [2/2] (3.70ns)   --->   "%tmp_3 = fcmp_olt  i64 %conv5, i64 6.28319" [HLSfiles/main_core.cpp:40]   --->   Operation 56 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.70> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [5/5] (6.30ns)   --->   "%sub1 = dadd i64 %conv5, i64 -6.28319" [HLSfiles/main_core.cpp:44]   --->   Operation 57 'dadd' 'sub1' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 9.70>
ST_7 : Operation 58 [8/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 58 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 59 [9/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 59 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 60 [1/2] (3.70ns)   --->   "%tmp_3 = fcmp_olt  i64 %conv5, i64 6.28319" [HLSfiles/main_core.cpp:40]   --->   Operation 60 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.70> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [4/5] (6.30ns)   --->   "%sub1 = dadd i64 %conv5, i64 -6.28319" [HLSfiles/main_core.cpp:44]   --->   Operation 61 'dadd' 'sub1' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 9.70>
ST_8 : Operation 62 [7/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 62 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 63 [8/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 63 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 64 [3/5] (6.30ns)   --->   "%sub1 = dadd i64 %conv5, i64 -6.28319" [HLSfiles/main_core.cpp:44]   --->   Operation 64 'dadd' 'sub1' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 9.70>
ST_9 : Operation 65 [6/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 65 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 66 [7/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 66 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 67 [2/5] (6.30ns)   --->   "%sub1 = dadd i64 %conv5, i64 -6.28319" [HLSfiles/main_core.cpp:44]   --->   Operation 67 'dadd' 'sub1' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 9.70>
ST_10 : Operation 68 [5/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 68 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 69 [6/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 69 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 70 [1/5] (6.30ns)   --->   "%sub1 = dadd i64 %conv5, i64 -6.28319" [HLSfiles/main_core.cpp:44]   --->   Operation 70 'dadd' 'sub1' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 9.70>
ST_11 : Operation 71 [4/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 71 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 72 [5/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 72 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 73 [2/2] (3.72ns)   --->   "%conv6 = fptrunc i64 %sub1" [HLSfiles/main_core.cpp:44]   --->   Operation 73 'fptrunc' 'conv6' <Predicate = true> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 9.70>
ST_12 : Operation 74 [3/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 74 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 75 [4/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 75 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln40)   --->   "%or_ln40 = or i1 %icmp_ln40_1, i1 %icmp_ln40" [HLSfiles/main_core.cpp:40]   --->   Operation 76 'or' 'or_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln40)   --->   "%and_ln40 = and i1 %or_ln40, i1 %tmp_3" [HLSfiles/main_core.cpp:40]   --->   Operation 77 'and' 'and_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/2] (3.72ns)   --->   "%conv6 = fptrunc i64 %sub1" [HLSfiles/main_core.cpp:44]   --->   Operation 78 'fptrunc' 'conv6' <Predicate = true> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln40 = select i1 %and_ln40, i32 %add3, i32 %conv6" [HLSfiles/main_core.cpp:40]   --->   Operation 79 'select' 'select_ln40' <Predicate = true> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln41 = store i32 %select_ln40, i32 %i_sources_phase_0" [HLSfiles/main_core.cpp:41]   --->   Operation 80 'store' 'store_ln41' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 9.70>
ST_13 : Operation 81 [2/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 81 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 82 [3/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 82 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 9.70>
ST_14 : Operation 83 [1/13] (7.83ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 83 'call' 'tmp' <Predicate = true> <Delay = 7.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 84 [2/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 84 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 8.41>
ST_15 : Operation 85 [5/5] (8.41ns)   --->   "%mul = dmul i64 %tmp, i64 0" [HLSfiles/main_core.cpp:34]   --->   Operation 85 'dmul' 'mul' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 86 [1/13] (7.83ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 86 'call' 'tmp_1' <Predicate = true> <Delay = 7.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 8.41>
ST_16 : Operation 87 [4/5] (8.41ns)   --->   "%mul = dmul i64 %tmp, i64 0" [HLSfiles/main_core.cpp:34]   --->   Operation 87 'dmul' 'mul' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 88 [5/5] (8.41ns)   --->   "%mul1 = dmul i64 %tmp_1, i64 0" [HLSfiles/main_core.cpp:37]   --->   Operation 88 'dmul' 'mul1' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.41>
ST_17 : Operation 89 [3/5] (8.41ns)   --->   "%mul = dmul i64 %tmp, i64 0" [HLSfiles/main_core.cpp:34]   --->   Operation 89 'dmul' 'mul' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 90 [4/5] (8.41ns)   --->   "%mul1 = dmul i64 %tmp_1, i64 0" [HLSfiles/main_core.cpp:37]   --->   Operation 90 'dmul' 'mul1' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.41>
ST_18 : Operation 91 [2/5] (8.41ns)   --->   "%mul = dmul i64 %tmp, i64 0" [HLSfiles/main_core.cpp:34]   --->   Operation 91 'dmul' 'mul' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 92 [3/5] (8.41ns)   --->   "%mul1 = dmul i64 %tmp_1, i64 0" [HLSfiles/main_core.cpp:37]   --->   Operation 92 'dmul' 'mul1' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.41>
ST_19 : Operation 93 [1/5] (8.41ns)   --->   "%mul = dmul i64 %tmp, i64 0" [HLSfiles/main_core.cpp:34]   --->   Operation 93 'dmul' 'mul' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 94 [2/5] (8.41ns)   --->   "%mul1 = dmul i64 %tmp_1, i64 0" [HLSfiles/main_core.cpp:37]   --->   Operation 94 'dmul' 'mul1' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.41>
ST_20 : Operation 95 [5/5] (6.30ns)   --->   "%add = dadd i64 %mul, i64 1" [HLSfiles/main_core.cpp:34]   --->   Operation 95 'dadd' 'add' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "%G_vec_I_0_load = load i32 %G_vec_I_0" [HLSfiles/main_core.cpp:34]   --->   Operation 96 'load' 'G_vec_I_0_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 97 [2/2] (2.97ns)   --->   "%conv = fpext i32 %G_vec_I_0_load" [HLSfiles/main_core.cpp:34]   --->   Operation 97 'fpext' 'conv' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 98 [1/5] (8.41ns)   --->   "%mul1 = dmul i64 %tmp_1, i64 0" [HLSfiles/main_core.cpp:37]   --->   Operation 98 'dmul' 'mul1' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.30>
ST_21 : Operation 99 [4/5] (6.30ns)   --->   "%add = dadd i64 %mul, i64 1" [HLSfiles/main_core.cpp:34]   --->   Operation 99 'dadd' 'add' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 100 [1/2] (2.97ns)   --->   "%conv = fpext i32 %G_vec_I_0_load" [HLSfiles/main_core.cpp:34]   --->   Operation 100 'fpext' 'conv' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 101 [5/5] (6.30ns)   --->   "%add1 = dadd i64 %mul1, i64 1" [HLSfiles/main_core.cpp:37]   --->   Operation 101 'dadd' 'add1' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 102 [1/1] (0.00ns)   --->   "%G_vec_I_2_load = load i32 %G_vec_I_2" [HLSfiles/main_core.cpp:37]   --->   Operation 102 'load' 'G_vec_I_2_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 103 [2/2] (2.97ns)   --->   "%conv3 = fpext i32 %G_vec_I_2_load" [HLSfiles/main_core.cpp:37]   --->   Operation 103 'fpext' 'conv3' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.30>
ST_22 : Operation 104 [3/5] (6.30ns)   --->   "%add = dadd i64 %mul, i64 1" [HLSfiles/main_core.cpp:34]   --->   Operation 104 'dadd' 'add' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 105 [4/5] (6.30ns)   --->   "%add1 = dadd i64 %mul1, i64 1" [HLSfiles/main_core.cpp:37]   --->   Operation 105 'dadd' 'add1' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 106 [1/2] (2.97ns)   --->   "%conv3 = fpext i32 %G_vec_I_2_load" [HLSfiles/main_core.cpp:37]   --->   Operation 106 'fpext' 'conv3' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.30>
ST_23 : Operation 107 [2/5] (6.30ns)   --->   "%add = dadd i64 %mul, i64 1" [HLSfiles/main_core.cpp:34]   --->   Operation 107 'dadd' 'add' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 108 [3/5] (6.30ns)   --->   "%add1 = dadd i64 %mul1, i64 1" [HLSfiles/main_core.cpp:37]   --->   Operation 108 'dadd' 'add1' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.30>
ST_24 : Operation 109 [1/5] (6.30ns)   --->   "%add = dadd i64 %mul, i64 1" [HLSfiles/main_core.cpp:34]   --->   Operation 109 'dadd' 'add' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 110 [2/5] (6.30ns)   --->   "%add1 = dadd i64 %mul1, i64 1" [HLSfiles/main_core.cpp:37]   --->   Operation 110 'dadd' 'add1' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.30>
ST_25 : Operation 111 [5/5] (6.30ns)   --->   "%sub = dsub i64 %conv, i64 %add" [HLSfiles/main_core.cpp:34]   --->   Operation 111 'dsub' 'sub' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 112 [1/5] (6.30ns)   --->   "%add1 = dadd i64 %mul1, i64 1" [HLSfiles/main_core.cpp:37]   --->   Operation 112 'dadd' 'add1' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.30>
ST_26 : Operation 113 [4/5] (6.30ns)   --->   "%sub = dsub i64 %conv, i64 %add" [HLSfiles/main_core.cpp:34]   --->   Operation 113 'dsub' 'sub' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 114 [5/5] (6.30ns)   --->   "%add2 = dadd i64 %conv3, i64 %add1" [HLSfiles/main_core.cpp:37]   --->   Operation 114 'dadd' 'add2' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.30>
ST_27 : Operation 115 [3/5] (6.30ns)   --->   "%sub = dsub i64 %conv, i64 %add" [HLSfiles/main_core.cpp:34]   --->   Operation 115 'dsub' 'sub' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 116 [4/5] (6.30ns)   --->   "%add2 = dadd i64 %conv3, i64 %add1" [HLSfiles/main_core.cpp:37]   --->   Operation 116 'dadd' 'add2' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.30>
ST_28 : Operation 117 [2/5] (6.30ns)   --->   "%sub = dsub i64 %conv, i64 %add" [HLSfiles/main_core.cpp:34]   --->   Operation 117 'dsub' 'sub' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 118 [3/5] (6.30ns)   --->   "%add2 = dadd i64 %conv3, i64 %add1" [HLSfiles/main_core.cpp:37]   --->   Operation 118 'dadd' 'add2' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.30>
ST_29 : Operation 119 [1/5] (6.30ns)   --->   "%sub = dsub i64 %conv, i64 %add" [HLSfiles/main_core.cpp:34]   --->   Operation 119 'dsub' 'sub' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 120 [2/5] (6.30ns)   --->   "%add2 = dadd i64 %conv3, i64 %add1" [HLSfiles/main_core.cpp:37]   --->   Operation 120 'dadd' 'add2' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.30>
ST_30 : Operation 121 [2/2] (3.72ns)   --->   "%conv1 = fptrunc i64 %sub" [HLSfiles/main_core.cpp:34]   --->   Operation 121 'fptrunc' 'conv1' <Predicate = true> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 122 [1/5] (6.30ns)   --->   "%add2 = dadd i64 %conv3, i64 %add1" [HLSfiles/main_core.cpp:37]   --->   Operation 122 'dadd' 'add2' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.72>
ST_31 : Operation 123 [1/2] (3.72ns)   --->   "%conv1 = fptrunc i64 %sub" [HLSfiles/main_core.cpp:34]   --->   Operation 123 'fptrunc' 'conv1' <Predicate = true> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %conv1, i32 %G_vec_I_0" [HLSfiles/main_core.cpp:34]   --->   Operation 124 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 125 [2/2] (3.72ns)   --->   "%conv4 = fptrunc i64 %add2" [HLSfiles/main_core.cpp:37]   --->   Operation 125 'fptrunc' 'conv4' <Predicate = true> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.72>
ST_32 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLSfiles/main_core.cpp:29]   --->   Operation 126 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 127 [1/2] (3.72ns)   --->   "%conv4 = fptrunc i64 %add2" [HLSfiles/main_core.cpp:37]   --->   Operation 127 'fptrunc' 'conv4' <Predicate = true> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln37 = store i32 %conv4, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:37]   --->   Operation 128 'store' 'store_ln37' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [HLSfiles/main_core.cpp:47]   --->   Operation 129 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.2ns.

 <State 1>: 8.22ns
The critical path consists of the following:
	'load' operation ('i_sources_phase_0_load', HLSfiles/main_core.cpp:34) on static variable 'i_sources_phase_0' [18]  (0 ns)
	'fadd' operation ('add3', HLSfiles/main_core.cpp:40) [36]  (8.22 ns)

 <State 2>: 8.22ns
The critical path consists of the following:
	'fadd' operation ('add3', HLSfiles/main_core.cpp:40) [36]  (8.22 ns)

 <State 3>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [20]  (9.7 ns)

 <State 4>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [20]  (9.7 ns)

 <State 5>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [20]  (9.7 ns)

 <State 6>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [20]  (9.7 ns)

 <State 7>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [20]  (9.7 ns)

 <State 8>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [20]  (9.7 ns)

 <State 9>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [20]  (9.7 ns)

 <State 10>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [20]  (9.7 ns)

 <State 11>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [20]  (9.7 ns)

 <State 12>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [20]  (9.7 ns)

 <State 13>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [20]  (9.7 ns)

 <State 14>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp_1', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [28]  (9.7 ns)

 <State 15>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('mul', HLSfiles/main_core.cpp:34) [21]  (8.42 ns)

 <State 16>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('mul', HLSfiles/main_core.cpp:34) [21]  (8.42 ns)

 <State 17>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('mul', HLSfiles/main_core.cpp:34) [21]  (8.42 ns)

 <State 18>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('mul', HLSfiles/main_core.cpp:34) [21]  (8.42 ns)

 <State 19>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('mul', HLSfiles/main_core.cpp:34) [21]  (8.42 ns)

 <State 20>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('mul1', HLSfiles/main_core.cpp:37) [29]  (8.42 ns)

 <State 21>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('add', HLSfiles/main_core.cpp:34) [22]  (6.31 ns)

 <State 22>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('add', HLSfiles/main_core.cpp:34) [22]  (6.31 ns)

 <State 23>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('add', HLSfiles/main_core.cpp:34) [22]  (6.31 ns)

 <State 24>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('add', HLSfiles/main_core.cpp:34) [22]  (6.31 ns)

 <State 25>: 6.31ns
The critical path consists of the following:
	'dsub' operation ('sub', HLSfiles/main_core.cpp:34) [25]  (6.31 ns)

 <State 26>: 6.31ns
The critical path consists of the following:
	'dsub' operation ('sub', HLSfiles/main_core.cpp:34) [25]  (6.31 ns)

 <State 27>: 6.31ns
The critical path consists of the following:
	'dsub' operation ('sub', HLSfiles/main_core.cpp:34) [25]  (6.31 ns)

 <State 28>: 6.31ns
The critical path consists of the following:
	'dsub' operation ('sub', HLSfiles/main_core.cpp:34) [25]  (6.31 ns)

 <State 29>: 6.31ns
The critical path consists of the following:
	'dsub' operation ('sub', HLSfiles/main_core.cpp:34) [25]  (6.31 ns)

 <State 30>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('add2', HLSfiles/main_core.cpp:37) [33]  (6.31 ns)

 <State 31>: 3.73ns
The critical path consists of the following:
	'fptrunc' operation ('conv1', HLSfiles/main_core.cpp:34) [26]  (3.73 ns)

 <State 32>: 3.73ns
The critical path consists of the following:
	'fptrunc' operation ('conv4', HLSfiles/main_core.cpp:37) [34]  (3.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
