

================================================================
== Vitis HLS Report for 'conv2d_1'
================================================================
* Date:           Mon Feb 27 10:37:15 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnnlite_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15945|    15945|  0.159 ms|  0.159 ms|  15945|  15945|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                  |                                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_179  |conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3  |     3982|     3982|  39.820 us|  39.820 us|  3982|  3982|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_2793_1  |    15944|    15944|      3986|          -|          -|     4|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    318|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    2421|   1932|    -|
|Memory           |       10|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     76|    -|
|Register         |        -|    -|     349|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|    0|    2770|   2326|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    0|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_179  |conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3  |        0|   0|  2421|  1932|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                             |                                                       |        0|   0|  2421|  1932|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |weight0_0_U  |conv2d_1_weight0_0_ROM_AUTO_1R  |       10|  0|   0|    0|    36|   32|     1|         1152|
    +-------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                |       10|  0|   0|    0|    36|   32|     1|         1152|
    +-------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln2793_fu_221_p2      |         +|   0|  0|  11|           3|           1|
    |add_ln2817_1_fu_388_p2    |         +|   0|  0|  14|           6|           2|
    |add_ln2817_2_fu_344_p2    |         +|   0|  0|  14|           6|           1|
    |add_ln2817_3_fu_378_p2    |         +|   0|  0|  14|           6|           2|
    |add_ln2817_4_fu_368_p2    |         +|   0|  0|  14|           6|           1|
    |add_ln2817_5_fu_358_p2    |         +|   0|  0|  14|           6|           2|
    |add_ln2817_fu_398_p2      |         +|   0|  0|  14|           6|           1|
    |empty_77_fu_275_p2        |         +|   0|  0|  13|           5|           1|
    |empty_80_fu_303_p2        |         +|   0|  0|  13|           5|           2|
    |empty_72_fu_422_p2        |         -|   0|  0|  15|           8|           8|
    |empty_74_fu_247_p2        |         -|   0|  0|  13|           5|           5|
    |empty_76_fu_269_p2        |         -|   0|  0|  14|           6|           6|
    |empty_79_fu_297_p2        |         -|   0|  0|  14|           6|           6|
    |empty_82_fu_325_p2        |         -|   0|  0|  14|           6|           6|
    |icmp_ln2793_fu_215_p2     |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln9_1_fu_442_p2      |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln9_2_fu_447_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln9_fu_429_p2        |      icmp|   0|  0|   8|           2|           1|
    |empty_73_fu_460_p2        |        or|   0|  0|   2|           1|           1|
    |merge_i_fu_466_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln9_1_i_fu_452_p3  |    select|   0|  0|  30|           1|          30|
    |select_ln9_fu_434_p3      |    select|   0|  0|  30|           1|          30|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 318|          93|         146|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  31|          6|    1|          6|
    |grp_fu_619_ce  |   9|          2|    1|          2|
    |grp_fu_623_ce  |   9|          2|    1|          2|
    |grp_fu_627_ce  |   9|          2|    1|          2|
    |grp_fu_631_ce  |   9|          2|    1|          2|
    |och_fu_66      |   9|          2|    3|          6|
    +---------------+----+-----------+-----+-----------+
    |Total          |  76|         16|    8|         20|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                      |   5|   0|    5|          0|
    |empty_71_reg_485                                                               |   2|   0|    2|          0|
    |empty_72_reg_564                                                               |   6|   0|    8|          2|
    |empty_76_reg_498                                                               |   6|   0|    6|          0|
    |empty_79_reg_505                                                               |   6|   0|    6|          0|
    |empty_82_reg_512                                                               |   6|   0|    6|          0|
    |grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_179_ap_start_reg  |   1|   0|    1|          0|
    |merge_i_reg_569                                                                |  24|   0|   32|          8|
    |och_fu_66                                                                      |   3|   0|    3|          0|
    |p_shl3_reg_493                                                                 |   2|   0|    4|          2|
    |weight0_0_load_1_reg_609                                                       |  32|   0|   32|          0|
    |weight0_0_load_2_reg_604                                                       |  32|   0|   32|          0|
    |weight0_0_load_3_reg_599                                                       |  32|   0|   32|          0|
    |weight0_0_load_4_reg_574                                                       |  32|   0|   32|          0|
    |weight0_0_load_5_reg_594                                                       |  32|   0|   32|          0|
    |weight0_0_load_6_reg_589                                                       |  32|   0|   32|          0|
    |weight0_0_load_7_reg_584                                                       |  32|   0|   32|          0|
    |weight0_0_load_8_reg_579                                                       |  32|   0|   32|          0|
    |weight0_0_load_reg_614                                                         |  32|   0|   32|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 349|   0|  361|         12|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_837_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_837_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_837_p_opcode  |  out|    2|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_837_p_dout0   |   in|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_837_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_841_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_841_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_841_p_opcode  |  out|    2|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_841_p_dout0   |   in|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_841_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_845_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_845_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_845_p_dout0   |   in|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_845_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_849_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_849_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_849_p_dout0   |   in|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_849_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|x_address0           |  out|   10|   ap_memory|             x|         array|
|x_ce0                |  out|    1|   ap_memory|             x|         array|
|x_q0                 |   in|   32|   ap_memory|             x|         array|
|x_address1           |  out|   10|   ap_memory|             x|         array|
|x_ce1                |  out|    1|   ap_memory|             x|         array|
|x_q1                 |   in|   32|   ap_memory|             x|         array|
|y_address0           |  out|   12|   ap_memory|             y|         array|
|y_ce0                |  out|    1|   ap_memory|             y|         array|
|y_we0                |  out|    1|   ap_memory|             y|         array|
|y_d0                 |  out|   32|   ap_memory|             y|         array|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%och = alloca i32 1"   --->   Operation 6 'alloca' 'och' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_4, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln2793 = store i3 0, i3 %och" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 8 'store' 'store_ln2793' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln2793 = br void %VITIS_LOOP_2795_2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 9 'br' 'br_ln2793' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.34>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%och_1 = load i3 %och"   --->   Operation 10 'load' 'och_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.13ns)   --->   "%icmp_ln2793 = icmp_eq  i3 %och_1, i3 4" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 11 'icmp' 'icmp_ln2793' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.65ns)   --->   "%add_ln2793 = add i3 %och_1, i3 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 13 'add' 'add_ln2793' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln2793 = br i1 %icmp_ln2793, void %VITIS_LOOP_2795_2.split, void %for.end72" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 14 'br' 'br_ln2793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln2793 = zext i3 %och_1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 15 'zext' 'zext_ln2793' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty_71 = trunc i3 %och_1"   --->   Operation 16 'trunc' 'empty_71' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_71, i2 0"   --->   Operation 17 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl3_cast2 = zext i4 %p_shl3"   --->   Operation 18 'zext' 'p_shl3_cast2' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%empty_74 = sub i5 %p_shl3_cast2, i5 %zext_ln2793" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 19 'sub' 'empty_74' <Predicate = (!icmp_ln2793)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast = sext i5 %empty_74" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 20 'sext' 'p_cast' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_75 = trunc i5 %empty_74" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 21 'trunc' 'empty_75' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_75, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 22 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%empty_76 = sub i6 %p_shl9, i6 %p_cast" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 23 'sub' 'empty_76' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.78ns)   --->   "%empty_77 = add i5 %empty_74, i5 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 24 'add' 'empty_77' <Predicate = (!icmp_ln2793)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_cast4 = sext i5 %empty_77" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 25 'sext' 'p_cast4' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_78 = trunc i5 %empty_77" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 26 'trunc' 'empty_78' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl9_0_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_78, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 27 'bitconcatenate' 'p_shl9_0_1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.82ns)   --->   "%empty_79 = sub i6 %p_shl9_0_1, i6 %p_cast4" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 28 'sub' 'empty_79' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.78ns)   --->   "%empty_80 = add i5 %empty_74, i5 2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 29 'add' 'empty_80' <Predicate = (!icmp_ln2793)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_cast5 = sext i5 %empty_80" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 30 'sext' 'p_cast5' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_81 = trunc i5 %empty_80" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 31 'trunc' 'empty_81' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl9_0_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_81, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 32 'bitconcatenate' 'p_shl9_0_2' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.82ns)   --->   "%empty_82 = sub i6 %p_shl9_0_2, i6 %p_cast5" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 33 'sub' 'empty_82' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln2793 = store i3 %add_ln2793, i3 %och" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 34 'store' 'store_ln2793' <Predicate = (!icmp_ln2793)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln2831 = ret" [cnnlite_ip/src/cnn.c:2831]   --->   Operation 35 'ret' 'ret_ln2831' <Predicate = (icmp_ln2793)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_cast21 = zext i6 %empty_76" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 36 'zext' 'p_cast21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%weight0_0_addr = getelementptr i32 %weight0_0, i64 0, i64 %p_cast21" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 37 'getelementptr' 'weight0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln2817 = zext i6 %empty_79" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 38 'zext' 'zext_ln2817' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%weight0_0_addr_3 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2817" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 39 'getelementptr' 'weight0_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.82ns)   --->   "%add_ln2817_2 = add i6 %empty_79, i6 1" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 40 'add' 'add_ln2817_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln2819 = zext i6 %add_ln2817_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 41 'zext' 'zext_ln2819' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%weight0_0_addr_4 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 42 'getelementptr' 'weight0_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%weight0_0_load_4 = load i6 %weight0_0_addr_4" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 43 'load' 'weight0_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln2817_1 = zext i6 %empty_82" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 44 'zext' 'zext_ln2817_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%weight0_0_addr_6 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2817_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 45 'getelementptr' 'weight0_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.82ns)   --->   "%add_ln2817_5 = add i6 %empty_82, i6 2" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 46 'add' 'add_ln2817_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln2819_1 = zext i6 %add_ln2817_5" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 47 'zext' 'zext_ln2819_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%weight0_0_addr_8 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 48 'getelementptr' 'weight0_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%weight0_0_load_8 = load i6 %weight0_0_addr_8" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 49 'load' 'weight0_0_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 50 [1/1] (1.82ns)   --->   "%add_ln2817_4 = add i6 %empty_82, i6 1" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 50 'add' 'add_ln2817_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln2819_2 = zext i6 %add_ln2817_4" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 51 'zext' 'zext_ln2819_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%weight0_0_addr_7 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 52 'getelementptr' 'weight0_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (3.25ns)   --->   "%weight0_0_load_7 = load i6 %weight0_0_addr_7" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 53 'load' 'weight0_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 54 [2/2] (3.25ns)   --->   "%weight0_0_load_6 = load i6 %weight0_0_addr_6" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 54 'load' 'weight0_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 55 [1/1] (1.82ns)   --->   "%add_ln2817_3 = add i6 %empty_79, i6 2" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 55 'add' 'add_ln2817_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln2819_3 = zext i6 %add_ln2817_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 56 'zext' 'zext_ln2819_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weight0_0_addr_5 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 57 'getelementptr' 'weight0_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (3.25ns)   --->   "%weight0_0_load_5 = load i6 %weight0_0_addr_5" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 58 'load' 'weight0_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%weight0_0_load_3 = load i6 %weight0_0_addr_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 59 'load' 'weight0_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 60 [1/1] (1.82ns)   --->   "%add_ln2817_1 = add i6 %empty_76, i6 2" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 60 'add' 'add_ln2817_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln2819_4 = zext i6 %add_ln2817_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 61 'zext' 'zext_ln2819_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%weight0_0_addr_2 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819_4" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 62 'getelementptr' 'weight0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (3.25ns)   --->   "%weight0_0_load_2 = load i6 %weight0_0_addr_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 63 'load' 'weight0_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 64 [1/1] (1.82ns)   --->   "%add_ln2817 = add i6 %empty_76, i6 1" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 64 'add' 'add_ln2817' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln2819_5 = zext i6 %add_ln2817" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 65 'zext' 'zext_ln2819_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%weight0_0_addr_1 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819_5" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 66 'getelementptr' 'weight0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (3.25ns)   --->   "%weight0_0_load_1 = load i6 %weight0_0_addr_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 67 'load' 'weight0_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 68 [2/2] (3.25ns)   --->   "%weight0_0_load = load i6 %weight0_0_addr" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 68 'load' 'weight0_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %empty_71, i5 0"   --->   Operation 69 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %p_shl"   --->   Operation 70 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i4 %p_shl3"   --->   Operation 71 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.87ns)   --->   "%empty_72 = sub i8 %p_shl_cast, i8 %p_shl3_cast"   --->   Operation 72 'sub' 'empty_72' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.95ns)   --->   "%icmp_ln9 = icmp_eq  i2 %empty_71, i2 0" [aesl_mux_load.4floatP0A.i2:9]   --->   Operation 73 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%select_ln9 = select i1 %icmp_ln9, i32 0.1222, i32 0.0463" [aesl_mux_load.4floatP0A.i2:9]   --->   Operation 74 'select' 'select_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.95ns)   --->   "%icmp_ln9_1 = icmp_eq  i2 %empty_71, i2 1" [aesl_mux_load.4floatP0A.i2:9]   --->   Operation 75 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.95ns)   --->   "%icmp_ln9_2 = icmp_eq  i2 %empty_71, i2 2" [aesl_mux_load.4floatP0A.i2:9]   --->   Operation 76 'icmp' 'icmp_ln9_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%select_ln9_1_i = select i1 %icmp_ln9_2, i32 0.21, i32 0.0261" [aesl_mux_load.4floatP0A.i2:9]   --->   Operation 77 'select' 'select_ln9_1_i' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%empty_73 = or i1 %icmp_ln9_2, i1 %icmp_ln9_1" [aesl_mux_load.4floatP0A.i2:9]   --->   Operation 78 'or' 'empty_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%merge_i = select i1 %empty_73, i32 %select_ln9_1_i, i32 %select_ln9" [aesl_mux_load.4floatP0A.i2:9]   --->   Operation 79 'select' 'merge_i' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/2] (3.25ns)   --->   "%weight0_0_load_4 = load i6 %weight0_0_addr_4" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 80 'load' 'weight0_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 81 [1/2] (3.25ns)   --->   "%weight0_0_load_8 = load i6 %weight0_0_addr_8" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 81 'load' 'weight0_0_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 82 [1/2] (3.25ns)   --->   "%weight0_0_load_7 = load i6 %weight0_0_addr_7" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 82 'load' 'weight0_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 83 [1/2] (3.25ns)   --->   "%weight0_0_load_6 = load i6 %weight0_0_addr_6" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 83 'load' 'weight0_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 84 [1/2] (3.25ns)   --->   "%weight0_0_load_5 = load i6 %weight0_0_addr_5" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 84 'load' 'weight0_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 85 [1/2] (3.25ns)   --->   "%weight0_0_load_3 = load i6 %weight0_0_addr_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 85 'load' 'weight0_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 86 [1/2] (3.25ns)   --->   "%weight0_0_load_2 = load i6 %weight0_0_addr_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 86 'load' 'weight0_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 87 [1/2] (3.25ns)   --->   "%weight0_0_load_1 = load i6 %weight0_0_addr_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 87 'load' 'weight0_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 88 [1/2] (3.25ns)   --->   "%weight0_0_load = load i6 %weight0_0_addr" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 88 'load' 'weight0_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln2819 = call void @conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3, i8 %empty_72, i32 %x, i32 %weight0_0_load, i32 %weight0_0_load_1, i32 %weight0_0_load_2, i32 %weight0_0_load_3, i32 %weight0_0_load_4, i32 %weight0_0_load_5, i32 %weight0_0_load_6, i32 %weight0_0_load_7, i32 %weight0_0_load_8, i32 %merge_i, i32 %y" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 89 'call' 'call_ln2819' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln2793 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 90 'specloopname' 'specloopname_ln2793' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln2819 = call void @conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3, i8 %empty_72, i32 %x, i32 %weight0_0_load, i32 %weight0_0_load_1, i32 %weight0_0_load_2, i32 %weight0_0_load_3, i32 %weight0_0_load_4, i32 %weight0_0_load_5, i32 %weight0_0_load_6, i32 %weight0_0_load_7, i32 %weight0_0_load_8, i32 %merge_i, i32 %y" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 91 'call' 'call_ln2819' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln2793 = br void %VITIS_LOOP_2795_2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 92 'br' 'br_ln2793' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[111111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
och                 (alloca           ) [ 011111]
specinterface_ln0   (specinterface    ) [ 000000]
store_ln2793        (store            ) [ 000000]
br_ln2793           (br               ) [ 000000]
och_1               (load             ) [ 000000]
icmp_ln2793         (icmp             ) [ 001111]
empty               (speclooptripcount) [ 000000]
add_ln2793          (add              ) [ 000000]
br_ln2793           (br               ) [ 000000]
zext_ln2793         (zext             ) [ 000000]
empty_71            (trunc            ) [ 000110]
p_shl3              (bitconcatenate   ) [ 000110]
p_shl3_cast2        (zext             ) [ 000000]
empty_74            (sub              ) [ 000000]
p_cast              (sext             ) [ 000000]
empty_75            (trunc            ) [ 000000]
p_shl9              (bitconcatenate   ) [ 000000]
empty_76            (sub              ) [ 000100]
empty_77            (add              ) [ 000000]
p_cast4             (sext             ) [ 000000]
empty_78            (trunc            ) [ 000000]
p_shl9_0_1          (bitconcatenate   ) [ 000000]
empty_79            (sub              ) [ 000100]
empty_80            (add              ) [ 000000]
p_cast5             (sext             ) [ 000000]
empty_81            (trunc            ) [ 000000]
p_shl9_0_2          (bitconcatenate   ) [ 000000]
empty_82            (sub              ) [ 000100]
store_ln2793        (store            ) [ 000000]
ret_ln2831          (ret              ) [ 000000]
p_cast21            (zext             ) [ 000000]
weight0_0_addr      (getelementptr    ) [ 000010]
zext_ln2817         (zext             ) [ 000000]
weight0_0_addr_3    (getelementptr    ) [ 000010]
add_ln2817_2        (add              ) [ 000000]
zext_ln2819         (zext             ) [ 000000]
weight0_0_addr_4    (getelementptr    ) [ 000010]
zext_ln2817_1       (zext             ) [ 000000]
weight0_0_addr_6    (getelementptr    ) [ 000010]
add_ln2817_5        (add              ) [ 000000]
zext_ln2819_1       (zext             ) [ 000000]
weight0_0_addr_8    (getelementptr    ) [ 000010]
add_ln2817_4        (add              ) [ 000000]
zext_ln2819_2       (zext             ) [ 000000]
weight0_0_addr_7    (getelementptr    ) [ 000010]
add_ln2817_3        (add              ) [ 000000]
zext_ln2819_3       (zext             ) [ 000000]
weight0_0_addr_5    (getelementptr    ) [ 000010]
add_ln2817_1        (add              ) [ 000000]
zext_ln2819_4       (zext             ) [ 000000]
weight0_0_addr_2    (getelementptr    ) [ 000010]
add_ln2817          (add              ) [ 000000]
zext_ln2819_5       (zext             ) [ 000000]
weight0_0_addr_1    (getelementptr    ) [ 000010]
p_shl               (bitconcatenate   ) [ 000000]
p_shl_cast          (zext             ) [ 000000]
p_shl3_cast         (zext             ) [ 000000]
empty_72            (sub              ) [ 000001]
icmp_ln9            (icmp             ) [ 000000]
select_ln9          (select           ) [ 000000]
icmp_ln9_1          (icmp             ) [ 000000]
icmp_ln9_2          (icmp             ) [ 000000]
select_ln9_1_i      (select           ) [ 000000]
empty_73            (or               ) [ 000000]
merge_i             (select           ) [ 000001]
weight0_0_load_4    (load             ) [ 000001]
weight0_0_load_8    (load             ) [ 000001]
weight0_0_load_7    (load             ) [ 000001]
weight0_0_load_6    (load             ) [ 000001]
weight0_0_load_5    (load             ) [ 000001]
weight0_0_load_3    (load             ) [ 000001]
weight0_0_load_2    (load             ) [ 000001]
weight0_0_load_1    (load             ) [ 000001]
weight0_0_load      (load             ) [ 000001]
specloopname_ln2793 (specloopname     ) [ 000000]
call_ln2819         (call             ) [ 000000]
br_ln2793           (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight0_0"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="och_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="och/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="weight0_0_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="6" slack="0"/>
<pin id="74" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight0_0_addr/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="weight0_0_addr_3_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="6" slack="0"/>
<pin id="81" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight0_0_addr_3/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="weight0_0_addr_4_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="6" slack="0"/>
<pin id="88" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight0_0_addr_4/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="0"/>
<pin id="96" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="97" dir="0" index="5" bw="32" slack="0"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="8" bw="6" slack="0"/>
<pin id="101" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="10" bw="0" slack="0"/>
<pin id="104" dir="0" index="12" bw="6" slack="2147483647"/>
<pin id="105" dir="0" index="13" bw="32" slack="0"/>
<pin id="106" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="16" bw="6" slack="0"/>
<pin id="109" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="18" bw="0" slack="0"/>
<pin id="112" dir="0" index="20" bw="6" slack="2147483647"/>
<pin id="113" dir="0" index="21" bw="32" slack="0"/>
<pin id="114" dir="0" index="22" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="24" bw="6" slack="2147483647"/>
<pin id="117" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="26" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="28" bw="6" slack="2147483647"/>
<pin id="121" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="30" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="32" bw="6" slack="2147483647"/>
<pin id="125" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="34" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="0"/>
<pin id="99" dir="1" index="7" bw="32" slack="0"/>
<pin id="103" dir="1" index="11" bw="32" slack="0"/>
<pin id="107" dir="1" index="15" bw="32" slack="0"/>
<pin id="111" dir="1" index="19" bw="32" slack="0"/>
<pin id="115" dir="1" index="23" bw="32" slack="0"/>
<pin id="119" dir="1" index="27" bw="32" slack="0"/>
<pin id="123" dir="1" index="31" bw="32" slack="0"/>
<pin id="127" dir="1" index="35" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight0_0_load_4/3 weight0_0_load_8/3 weight0_0_load_7/3 weight0_0_load_6/3 weight0_0_load_5/3 weight0_0_load_3/3 weight0_0_load_2/3 weight0_0_load_1/3 weight0_0_load/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="weight0_0_addr_6_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="6" slack="0"/>
<pin id="133" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight0_0_addr_6/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="weight0_0_addr_8_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight0_0_addr_8/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="weight0_0_addr_7_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight0_0_addr_7/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="weight0_0_addr_5_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="6" slack="0"/>
<pin id="157" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight0_0_addr_5/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="weight0_0_addr_2_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight0_0_addr_2/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="weight0_0_addr_1_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="6" slack="0"/>
<pin id="174" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight0_0_addr_1/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="0" index="2" bw="32" slack="0"/>
<pin id="183" dir="0" index="3" bw="32" slack="0"/>
<pin id="184" dir="0" index="4" bw="32" slack="0"/>
<pin id="185" dir="0" index="5" bw="32" slack="0"/>
<pin id="186" dir="0" index="6" bw="32" slack="0"/>
<pin id="187" dir="0" index="7" bw="32" slack="0"/>
<pin id="188" dir="0" index="8" bw="32" slack="0"/>
<pin id="189" dir="0" index="9" bw="32" slack="0"/>
<pin id="190" dir="0" index="10" bw="32" slack="0"/>
<pin id="191" dir="0" index="11" bw="32" slack="0"/>
<pin id="192" dir="0" index="12" bw="32" slack="0"/>
<pin id="193" dir="0" index="13" bw="32" slack="0"/>
<pin id="194" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln2819/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln2793_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2793/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="och_1_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="1"/>
<pin id="214" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="och_1/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln2793_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="0" index="1" bw="3" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2793/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln2793_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2793/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln2793_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2793/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="empty_71_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_71/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_shl3_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="2" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_shl3_cast2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast2/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="empty_74_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="3" slack="0"/>
<pin id="250" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_74/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="empty_75_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_75/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_shl9_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="empty_76_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="0" index="1" bw="5" slack="0"/>
<pin id="272" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_76/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="empty_77_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_77/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_cast4_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast4/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="empty_78_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_78/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_shl9_0_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="0" index="1" bw="4" slack="0"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_0_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="empty_79_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="0" index="1" bw="5" slack="0"/>
<pin id="300" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_79/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="empty_80_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="0" index="1" bw="3" slack="0"/>
<pin id="306" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_80/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_cast5_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast5/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="empty_81_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_81/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_shl9_0_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_0_2/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="empty_82_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="0" index="1" bw="5" slack="0"/>
<pin id="328" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_82/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln2793_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="0" index="1" bw="3" slack="1"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2793/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_cast21_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast21/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln2817_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="1"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2817/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln2817_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="1"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2817_2/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln2819_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2819/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln2817_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="1"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2817_1/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln2817_5_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="1"/>
<pin id="360" dir="0" index="1" bw="3" slack="0"/>
<pin id="361" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2817_5/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln2819_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2819_1/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln2817_4_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="1"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2817_4/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln2819_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2819_2/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln2817_3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="1"/>
<pin id="380" dir="0" index="1" bw="3" slack="0"/>
<pin id="381" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2817_3/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln2819_3_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2819_3/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln2817_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="1"/>
<pin id="390" dir="0" index="1" bw="3" slack="0"/>
<pin id="391" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2817_1/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln2819_4_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2819_4/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln2817_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="1"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2817/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln2819_5_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2819_5/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_shl_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="0" index="1" bw="2" slack="2"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_shl_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="p_shl3_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="2"/>
<pin id="421" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="empty_72_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="0"/>
<pin id="424" dir="0" index="1" bw="4" slack="0"/>
<pin id="425" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_72/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln9_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="2" slack="2"/>
<pin id="431" dir="0" index="1" bw="2" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="select_ln9_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="0" index="2" bw="32" slack="0"/>
<pin id="438" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln9_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="2"/>
<pin id="444" dir="0" index="1" bw="2" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln9_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="2" slack="2"/>
<pin id="449" dir="0" index="1" bw="2" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_2/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="select_ln9_1_i_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="0" index="2" bw="32" slack="0"/>
<pin id="456" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9_1_i/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="empty_73_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_73/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="merge_i_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="0" index="2" bw="32" slack="0"/>
<pin id="470" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="merge_i/4 "/>
</bind>
</comp>

<comp id="475" class="1005" name="och_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="3" slack="0"/>
<pin id="477" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="och "/>
</bind>
</comp>

<comp id="485" class="1005" name="empty_71_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="2" slack="2"/>
<pin id="487" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="empty_71 "/>
</bind>
</comp>

<comp id="493" class="1005" name="p_shl3_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="2"/>
<pin id="495" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="p_shl3 "/>
</bind>
</comp>

<comp id="498" class="1005" name="empty_76_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="6" slack="1"/>
<pin id="500" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_76 "/>
</bind>
</comp>

<comp id="505" class="1005" name="empty_79_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="1"/>
<pin id="507" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_79 "/>
</bind>
</comp>

<comp id="512" class="1005" name="empty_82_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="1"/>
<pin id="514" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_82 "/>
</bind>
</comp>

<comp id="519" class="1005" name="weight0_0_addr_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="1"/>
<pin id="521" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_addr "/>
</bind>
</comp>

<comp id="524" class="1005" name="weight0_0_addr_3_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="1"/>
<pin id="526" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_addr_3 "/>
</bind>
</comp>

<comp id="529" class="1005" name="weight0_0_addr_4_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="6" slack="1"/>
<pin id="531" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_addr_4 "/>
</bind>
</comp>

<comp id="534" class="1005" name="weight0_0_addr_6_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="1"/>
<pin id="536" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_addr_6 "/>
</bind>
</comp>

<comp id="539" class="1005" name="weight0_0_addr_8_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="6" slack="1"/>
<pin id="541" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_addr_8 "/>
</bind>
</comp>

<comp id="544" class="1005" name="weight0_0_addr_7_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="6" slack="1"/>
<pin id="546" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_addr_7 "/>
</bind>
</comp>

<comp id="549" class="1005" name="weight0_0_addr_5_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="1"/>
<pin id="551" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_addr_5 "/>
</bind>
</comp>

<comp id="554" class="1005" name="weight0_0_addr_2_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="1"/>
<pin id="556" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_addr_2 "/>
</bind>
</comp>

<comp id="559" class="1005" name="weight0_0_addr_1_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="6" slack="1"/>
<pin id="561" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_addr_1 "/>
</bind>
</comp>

<comp id="564" class="1005" name="empty_72_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="1"/>
<pin id="566" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_72 "/>
</bind>
</comp>

<comp id="569" class="1005" name="merge_i_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="merge_i "/>
</bind>
</comp>

<comp id="574" class="1005" name="weight0_0_load_4_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_load_4 "/>
</bind>
</comp>

<comp id="579" class="1005" name="weight0_0_load_8_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_load_8 "/>
</bind>
</comp>

<comp id="584" class="1005" name="weight0_0_load_7_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_load_7 "/>
</bind>
</comp>

<comp id="589" class="1005" name="weight0_0_load_6_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_load_6 "/>
</bind>
</comp>

<comp id="594" class="1005" name="weight0_0_load_5_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_load_5 "/>
</bind>
</comp>

<comp id="599" class="1005" name="weight0_0_load_3_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_load_3 "/>
</bind>
</comp>

<comp id="604" class="1005" name="weight0_0_load_2_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_load_2 "/>
</bind>
</comp>

<comp id="609" class="1005" name="weight0_0_load_1_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_load_1 "/>
</bind>
</comp>

<comp id="614" class="1005" name="weight0_0_load_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_load "/>
</bind>
</comp>

<comp id="619" class="1004" name="grp_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="621" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="622" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5/8 sum_5_0_0_1/14 sum_5_0_0_2/20 sum_5_0_1/26 sum_5_0_1_1/32 "/>
</bind>
</comp>

<comp id="623" class="1004" name="grp_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="625" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="626" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5_0_1_2/37 sum_5_0_2/43 sum_5_0_2_1/49 sum_5_0_2_2/55 sum/61 "/>
</bind>
</comp>

<comp id="627" class="1004" name="grp_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="629" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="630" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 mul_0_0_2/5 mul_0_1_1/6 mul_0_2/7 mul_0_2_2/8 "/>
</bind>
</comp>

<comp id="631" class="1004" name="grp_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="633" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="634" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_0_0_1/4 mul_0_1/5 mul_0_1_2/6 mul_0_2_1/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="38" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="38" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="38" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="128"><net_src comp="84" pin="3"/><net_sink comp="91" pin=21"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="91" pin=18"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="91" pin=16"/></net>

<net id="152"><net_src comp="129" pin="3"/><net_sink comp="91" pin=13"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="91" pin=10"/></net>

<net id="161"><net_src comp="77" pin="3"/><net_sink comp="91" pin=8"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="162" pin="3"/><net_sink comp="91" pin=5"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="178"><net_src comp="70" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="195"><net_src comp="60" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="196"><net_src comp="0" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="197"><net_src comp="91" pin="3"/><net_sink comp="179" pin=3"/></net>

<net id="198"><net_src comp="91" pin="7"/><net_sink comp="179" pin=4"/></net>

<net id="199"><net_src comp="91" pin="11"/><net_sink comp="179" pin=5"/></net>

<net id="200"><net_src comp="91" pin="15"/><net_sink comp="179" pin=6"/></net>

<net id="201"><net_src comp="91" pin="35"/><net_sink comp="179" pin=7"/></net>

<net id="202"><net_src comp="91" pin="19"/><net_sink comp="179" pin=8"/></net>

<net id="203"><net_src comp="91" pin="23"/><net_sink comp="179" pin=9"/></net>

<net id="204"><net_src comp="91" pin="27"/><net_sink comp="179" pin=10"/></net>

<net id="205"><net_src comp="91" pin="31"/><net_sink comp="179" pin=11"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="179" pin=13"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="219"><net_src comp="212" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="212" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="212" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="212" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="227" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="247" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="273"><net_src comp="261" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="253" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="247" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="34" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="275" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="32" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="30" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="289" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="281" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="247" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="36" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="303" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="32" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="30" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="329"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="309" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="221" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="336" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="343"><net_src comp="340" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="344" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="357"><net_src comp="354" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="362"><net_src comp="42" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="358" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="372"><net_src comp="40" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="368" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="382"><net_src comp="42" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="392"><net_src comp="42" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="388" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="402"><net_src comp="40" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="398" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="413"><net_src comp="44" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="46" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="418"><net_src comp="408" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="426"><net_src comp="415" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="428"><net_src comp="422" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="433"><net_src comp="30" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="48" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="50" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="446"><net_src comp="52" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="54" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="447" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="56" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="58" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="447" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="442" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="452" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="434" pin="3"/><net_sink comp="466" pin=2"/></net>

<net id="474"><net_src comp="466" pin="3"/><net_sink comp="179" pin=12"/></net>

<net id="478"><net_src comp="66" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="481"><net_src comp="475" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="488"><net_src comp="231" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="491"><net_src comp="485" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="492"><net_src comp="485" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="496"><net_src comp="235" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="501"><net_src comp="269" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="504"><net_src comp="498" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="508"><net_src comp="297" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="515"><net_src comp="325" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="522"><net_src comp="70" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="527"><net_src comp="77" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="91" pin=8"/></net>

<net id="532"><net_src comp="84" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="91" pin=21"/></net>

<net id="537"><net_src comp="129" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="91" pin=13"/></net>

<net id="542"><net_src comp="136" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="91" pin=18"/></net>

<net id="547"><net_src comp="144" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="91" pin=16"/></net>

<net id="552"><net_src comp="153" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="91" pin=10"/></net>

<net id="557"><net_src comp="162" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="91" pin=5"/></net>

<net id="562"><net_src comp="170" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="567"><net_src comp="422" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="572"><net_src comp="466" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="179" pin=12"/></net>

<net id="577"><net_src comp="91" pin="35"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="179" pin=7"/></net>

<net id="582"><net_src comp="91" pin="31"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="179" pin=11"/></net>

<net id="587"><net_src comp="91" pin="27"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="179" pin=10"/></net>

<net id="592"><net_src comp="91" pin="23"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="179" pin=9"/></net>

<net id="597"><net_src comp="91" pin="19"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="179" pin=8"/></net>

<net id="602"><net_src comp="91" pin="15"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="179" pin=6"/></net>

<net id="607"><net_src comp="91" pin="11"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="179" pin=5"/></net>

<net id="612"><net_src comp="91" pin="7"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="179" pin=4"/></net>

<net id="617"><net_src comp="91" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="179" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
	Port: y | {4 5 }
	Port: weight0_0 | {}
 - Input state : 
	Port: conv2d.1 : x | {4 5 }
	Port: conv2d.1 : weight0_0 | {3 4 }
  - Chain level:
	State 1
		store_ln2793 : 1
	State 2
		icmp_ln2793 : 1
		add_ln2793 : 1
		br_ln2793 : 2
		zext_ln2793 : 1
		empty_71 : 1
		p_shl3 : 2
		p_shl3_cast2 : 3
		empty_74 : 4
		p_cast : 5
		empty_75 : 5
		p_shl9 : 6
		empty_76 : 7
		empty_77 : 5
		p_cast4 : 6
		empty_78 : 6
		p_shl9_0_1 : 7
		empty_79 : 8
		empty_80 : 5
		p_cast5 : 6
		empty_81 : 6
		p_shl9_0_2 : 7
		empty_82 : 8
		store_ln2793 : 2
	State 3
		weight0_0_addr : 1
		weight0_0_addr_3 : 1
		zext_ln2819 : 1
		weight0_0_addr_4 : 2
		weight0_0_load_4 : 3
		weight0_0_addr_6 : 1
		zext_ln2819_1 : 1
		weight0_0_addr_8 : 2
		weight0_0_load_8 : 3
		zext_ln2819_2 : 1
		weight0_0_addr_7 : 2
		weight0_0_load_7 : 3
		weight0_0_load_6 : 2
		zext_ln2819_3 : 1
		weight0_0_addr_5 : 2
		weight0_0_load_5 : 3
		weight0_0_load_3 : 2
		zext_ln2819_4 : 1
		weight0_0_addr_2 : 2
		weight0_0_load_2 : 3
		zext_ln2819_5 : 1
		weight0_0_addr_1 : 2
		weight0_0_load_1 : 3
		weight0_0_load : 2
	State 4
		p_shl_cast : 1
		empty_72 : 2
		select_ln9 : 1
		select_ln9_1_i : 1
		empty_73 : 1
		merge_i : 1
		call_ln2819 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_179 |    10   | 24.4245 |   2293  |   2491  |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                            grp_fu_619                            |    2    |    0    |   205   |   390   |
|          |                            grp_fu_623                            |    2    |    0    |   205   |   390   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                            grp_fu_627                            |    3    |    0    |   143   |   321   |
|          |                            grp_fu_631                            |    3    |    0    |   143   |   321   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         add_ln2793_fu_221                        |    0    |    0    |    0    |    11   |
|          |                          empty_77_fu_275                         |    0    |    0    |    0    |    13   |
|          |                          empty_80_fu_303                         |    0    |    0    |    0    |    13   |
|          |                        add_ln2817_2_fu_344                       |    0    |    0    |    0    |    14   |
|    add   |                        add_ln2817_5_fu_358                       |    0    |    0    |    0    |    14   |
|          |                        add_ln2817_4_fu_368                       |    0    |    0    |    0    |    14   |
|          |                        add_ln2817_3_fu_378                       |    0    |    0    |    0    |    14   |
|          |                        add_ln2817_1_fu_388                       |    0    |    0    |    0    |    14   |
|          |                         add_ln2817_fu_398                        |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         select_ln9_fu_434                        |    0    |    0    |    0    |    32   |
|  select  |                       select_ln9_1_i_fu_452                      |    0    |    0    |    0    |    32   |
|          |                          merge_i_fu_466                          |    0    |    0    |    0    |    32   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          empty_74_fu_247                         |    0    |    0    |    0    |    13   |
|          |                          empty_76_fu_269                         |    0    |    0    |    0    |    14   |
|    sub   |                          empty_79_fu_297                         |    0    |    0    |    0    |    14   |
|          |                          empty_82_fu_325                         |    0    |    0    |    0    |    14   |
|          |                          empty_72_fu_422                         |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        icmp_ln2793_fu_215                        |    0    |    0    |    0    |    8    |
|   icmp   |                          icmp_ln9_fu_429                         |    0    |    0    |    0    |    8    |
|          |                         icmp_ln9_1_fu_442                        |    0    |    0    |    0    |    8    |
|          |                         icmp_ln9_2_fu_447                        |    0    |    0    |    0    |    8    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                          empty_73_fu_460                         |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        zext_ln2793_fu_227                        |    0    |    0    |    0    |    0    |
|          |                        p_shl3_cast2_fu_243                       |    0    |    0    |    0    |    0    |
|          |                          p_cast21_fu_336                         |    0    |    0    |    0    |    0    |
|          |                        zext_ln2817_fu_340                        |    0    |    0    |    0    |    0    |
|          |                        zext_ln2819_fu_349                        |    0    |    0    |    0    |    0    |
|          |                       zext_ln2817_1_fu_354                       |    0    |    0    |    0    |    0    |
|   zext   |                       zext_ln2819_1_fu_363                       |    0    |    0    |    0    |    0    |
|          |                       zext_ln2819_2_fu_373                       |    0    |    0    |    0    |    0    |
|          |                       zext_ln2819_3_fu_383                       |    0    |    0    |    0    |    0    |
|          |                       zext_ln2819_4_fu_393                       |    0    |    0    |    0    |    0    |
|          |                       zext_ln2819_5_fu_403                       |    0    |    0    |    0    |    0    |
|          |                         p_shl_cast_fu_415                        |    0    |    0    |    0    |    0    |
|          |                        p_shl3_cast_fu_419                        |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          empty_71_fu_231                         |    0    |    0    |    0    |    0    |
|   trunc  |                          empty_75_fu_257                         |    0    |    0    |    0    |    0    |
|          |                          empty_78_fu_285                         |    0    |    0    |    0    |    0    |
|          |                          empty_81_fu_313                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           p_shl3_fu_235                          |    0    |    0    |    0    |    0    |
|          |                           p_shl9_fu_261                          |    0    |    0    |    0    |    0    |
|bitconcatenate|                         p_shl9_0_1_fu_289                        |    0    |    0    |    0    |    0    |
|          |                         p_shl9_0_2_fu_317                        |    0    |    0    |    0    |    0    |
|          |                           p_shl_fu_408                           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           p_cast_fu_253                          |    0    |    0    |    0    |    0    |
|   sext   |                          p_cast4_fu_281                          |    0    |    0    |    0    |    0    |
|          |                          p_cast5_fu_309                          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                  |    20   | 24.4245 |   2989  |   4233  |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    empty_71_reg_485    |    2   |
|    empty_72_reg_564    |    8   |
|    empty_76_reg_498    |    6   |
|    empty_79_reg_505    |    6   |
|    empty_82_reg_512    |    6   |
|     merge_i_reg_569    |   32   |
|       och_reg_475      |    3   |
|     p_shl3_reg_493     |    4   |
|weight0_0_addr_1_reg_559|    6   |
|weight0_0_addr_2_reg_554|    6   |
|weight0_0_addr_3_reg_524|    6   |
|weight0_0_addr_4_reg_529|    6   |
|weight0_0_addr_5_reg_549|    6   |
|weight0_0_addr_6_reg_534|    6   |
|weight0_0_addr_7_reg_544|    6   |
|weight0_0_addr_8_reg_539|    6   |
| weight0_0_addr_reg_519 |    6   |
|weight0_0_load_1_reg_609|   32   |
|weight0_0_load_2_reg_604|   32   |
|weight0_0_load_3_reg_599|   32   |
|weight0_0_load_4_reg_574|   32   |
|weight0_0_load_5_reg_594|   32   |
|weight0_0_load_6_reg_589|   32   |
|weight0_0_load_7_reg_584|   32   |
|weight0_0_load_8_reg_579|   32   |
| weight0_0_load_reg_614 |   32   |
+------------------------+--------+
|          Total         |   409  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Comp                               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                         grp_access_fu_91                         |  p0  |   2  |   6  |   12   ||    9    |
|                         grp_access_fu_91                         |  p2  |   2  |   0  |    0   ||    9    |
|                         grp_access_fu_91                         |  p5  |   2  |  32  |   64   ||    9    |
|                         grp_access_fu_91                         |  p8  |   2  |   6  |   12   ||    9    |
|                         grp_access_fu_91                         |  p10 |   2  |   0  |    0   ||    9    |
|                         grp_access_fu_91                         |  p13 |   2  |  32  |   64   ||    9    |
|                         grp_access_fu_91                         |  p16 |   2  |   6  |   12   ||    9    |
|                         grp_access_fu_91                         |  p18 |   2  |   0  |    0   ||    9    |
|                         grp_access_fu_91                         |  p21 |   2  |  32  |   64   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_179 |  p1  |   2  |   8  |   16   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_179 |  p3  |   2  |  32  |   64   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_179 |  p4  |   2  |  32  |   64   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_179 |  p5  |   2  |  32  |   64   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_179 |  p6  |   2  |  32  |   64   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_179 |  p7  |   2  |  32  |   64   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_179 |  p8  |   2  |  32  |   64   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_179 |  p9  |   2  |  32  |   64   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_179 |  p10 |   2  |  32  |   64   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_179 |  p11 |   2  |  32  |   64   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_179 |  p12 |   2  |  32  |   64   ||    9    |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Total                              |      |      |      |   884  ||  31.76  ||   180   |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |   24   |  2989  |  4233  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   31   |    -   |   180  |
|  Register |    -   |    -   |   409  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |   56   |  3398  |  4413  |
+-----------+--------+--------+--------+--------+
