

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Tue Oct  3 20:33:55 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       Filter_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  952537|  952537|  952537|  952537|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                   |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop         |  952536|  952536|     36636|          -|          -|    26|    no    |
        | + Col_Loop        |   36634|   36634|      1409|          -|          -|    26|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 195
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 9 5 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 10 
10 --> 15 11 
11 --> 12 10 
12 --> 13 
13 --> 14 
14 --> 11 
15 --> 16 
16 --> 21 17 
17 --> 18 16 
18 --> 19 
19 --> 20 
20 --> 17 
21 --> 22 
22 --> 27 23 
23 --> 24 22 
24 --> 25 
25 --> 26 
26 --> 23 
27 --> 28 
28 --> 33 29 
29 --> 30 28 
30 --> 31 
31 --> 32 
32 --> 29 
33 --> 34 
34 --> 39 35 
35 --> 36 34 
36 --> 37 
37 --> 38 
38 --> 35 
39 --> 40 
40 --> 45 41 
41 --> 42 40 
42 --> 43 
43 --> 44 
44 --> 41 
45 --> 46 
46 --> 51 47 
47 --> 48 46 
48 --> 49 
49 --> 50 
50 --> 47 
51 --> 52 
52 --> 57 53 
53 --> 54 52 
54 --> 55 
55 --> 56 
56 --> 53 
57 --> 58 
58 --> 63 59 
59 --> 60 58 
60 --> 61 
61 --> 62 
62 --> 59 
63 --> 64 
64 --> 69 65 
65 --> 66 64 
66 --> 67 
67 --> 68 
68 --> 65 
69 --> 70 
70 --> 75 71 
71 --> 72 70 
72 --> 73 
73 --> 74 
74 --> 71 
75 --> 76 
76 --> 81 77 
77 --> 78 76 
78 --> 79 
79 --> 80 
80 --> 77 
81 --> 82 
82 --> 87 83 
83 --> 84 82 
84 --> 85 
85 --> 86 
86 --> 83 
87 --> 88 
88 --> 93 89 
89 --> 90 88 
90 --> 91 
91 --> 92 
92 --> 89 
93 --> 94 
94 --> 99 95 
95 --> 96 94 
96 --> 97 
97 --> 98 
98 --> 95 
99 --> 100 
100 --> 105 101 
101 --> 102 100 
102 --> 103 
103 --> 104 
104 --> 101 
105 --> 106 
106 --> 111 107 
107 --> 108 106 
108 --> 109 
109 --> 110 
110 --> 107 
111 --> 112 
112 --> 117 113 
113 --> 114 112 
114 --> 115 
115 --> 116 
116 --> 113 
117 --> 118 
118 --> 123 119 
119 --> 120 118 
120 --> 121 
121 --> 122 
122 --> 119 
123 --> 124 
124 --> 129 125 
125 --> 126 124 
126 --> 127 
127 --> 128 
128 --> 125 
129 --> 130 
130 --> 135 131 
131 --> 132 130 
132 --> 133 
133 --> 134 
134 --> 131 
135 --> 136 
136 --> 141 137 
137 --> 138 136 
138 --> 139 
139 --> 140 
140 --> 137 
141 --> 142 
142 --> 147 143 
143 --> 144 142 
144 --> 145 
145 --> 146 
146 --> 143 
147 --> 148 
148 --> 153 149 
149 --> 150 148 
150 --> 151 
151 --> 152 
152 --> 149 
153 --> 154 
154 --> 159 155 
155 --> 156 154 
156 --> 157 
157 --> 158 
158 --> 155 
159 --> 160 
160 --> 165 161 
161 --> 162 160 
162 --> 163 
163 --> 164 
164 --> 161 
165 --> 166 
166 --> 171 167 
167 --> 168 166 
168 --> 169 
169 --> 170 
170 --> 167 
171 --> 172 
172 --> 177 173 
173 --> 174 172 
174 --> 175 
175 --> 176 
176 --> 173 
177 --> 178 
178 --> 183 179 
179 --> 180 178 
180 --> 181 
181 --> 182 
182 --> 179 
183 --> 184 
184 --> 189 185 
185 --> 186 184 
186 --> 187 
187 --> 188 
188 --> 185 
189 --> 190 
190 --> 195 191 
191 --> 192 190 
192 --> 193 
193 --> 194 
194 --> 191 
195 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %conv_input) nounwind, !map !7"   --->   Operation 196 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 197 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 198 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (1.76ns)   --->   "br label %1" [conv/conv_1.cpp:8]   --->   Operation 199 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 200 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [conv/conv_1.cpp:8]   --->   Operation 201 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (1.73ns)   --->   "%add_ln8 = add i10 %phi_mul, 26" [conv/conv_1.cpp:8]   --->   Operation 202 'add' 'add_ln8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp eq i5 %r_0, -6" [conv/conv_1.cpp:8]   --->   Operation 203 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 204 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv/conv_1.cpp:8]   --->   Operation 205 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %99, label %Row_Loop_begin" [conv/conv_1.cpp:8]   --->   Operation 206 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 207 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 208 'specregionbegin' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (1.76ns)   --->   "br label %2" [conv/conv_1.cpp:11]   --->   Operation 209 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "ret void" [conv/conv_1.cpp:42]   --->   Operation 210 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %Filter1_Loop_end ]"   --->   Operation 211 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -6" [conv/conv_1.cpp:11]   --->   Operation 212 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 213 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [conv/conv_1.cpp:11]   --->   Operation 214 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Filter1_Loop_begin" [conv/conv_1.cpp:11]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 216 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %c_0 to i10" [conv/conv_1.cpp:35]   --->   Operation 217 'zext' 'zext_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (1.73ns)   --->   "%add_ln35 = add i10 %phi_mul, %zext_ln35" [conv/conv_1.cpp:35]   --->   Operation 218 'add' 'add_ln35' <Predicate = (!icmp_ln11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_129 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 219 'bitconcatenate' 'tmp_129' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i15 %tmp_129 to i64" [conv/conv_1.cpp:35]   --->   Operation 220 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_1" [conv/conv_1.cpp:35]   --->   Operation 221 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%or_ln35_31 = or i15 %tmp_129, 1" [conv/conv_1.cpp:35]   --->   Operation 222 'or' 'or_ln35_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%or_ln = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_31)" [conv/conv_1.cpp:35]   --->   Operation 223 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i16 %or_ln to i64" [conv/conv_1.cpp:35]   --->   Operation 224 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_2" [conv/conv_1.cpp:35]   --->   Operation 225 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%or_ln35 = or i15 %tmp_129, 2" [conv/conv_1.cpp:35]   --->   Operation 226 'or' 'or_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%or_ln35_1 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35)" [conv/conv_1.cpp:35]   --->   Operation 227 'bitconcatenate' 'or_ln35_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i16 %or_ln35_1 to i64" [conv/conv_1.cpp:35]   --->   Operation 228 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%conv_out_addr_2 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_3" [conv/conv_1.cpp:35]   --->   Operation 229 'getelementptr' 'conv_out_addr_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%or_ln35_32 = or i15 %tmp_129, 3" [conv/conv_1.cpp:35]   --->   Operation 230 'or' 'or_ln35_32' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%or_ln35_2 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_32)" [conv/conv_1.cpp:35]   --->   Operation 231 'bitconcatenate' 'or_ln35_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i16 %or_ln35_2 to i64" [conv/conv_1.cpp:35]   --->   Operation 232 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%conv_out_addr_3 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_4" [conv/conv_1.cpp:35]   --->   Operation 233 'getelementptr' 'conv_out_addr_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%or_ln35_33 = or i15 %tmp_129, 4" [conv/conv_1.cpp:35]   --->   Operation 234 'or' 'or_ln35_33' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%or_ln35_3 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_33)" [conv/conv_1.cpp:35]   --->   Operation 235 'bitconcatenate' 'or_ln35_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i16 %or_ln35_3 to i64" [conv/conv_1.cpp:35]   --->   Operation 236 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%conv_out_addr_4 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_5" [conv/conv_1.cpp:35]   --->   Operation 237 'getelementptr' 'conv_out_addr_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%or_ln35_34 = or i15 %tmp_129, 5" [conv/conv_1.cpp:35]   --->   Operation 238 'or' 'or_ln35_34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%or_ln35_4 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_34)" [conv/conv_1.cpp:35]   --->   Operation 239 'bitconcatenate' 'or_ln35_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i16 %or_ln35_4 to i64" [conv/conv_1.cpp:35]   --->   Operation 240 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%conv_out_addr_5 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_6" [conv/conv_1.cpp:35]   --->   Operation 241 'getelementptr' 'conv_out_addr_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%or_ln35_35 = or i15 %tmp_129, 6" [conv/conv_1.cpp:35]   --->   Operation 242 'or' 'or_ln35_35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%or_ln35_5 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_35)" [conv/conv_1.cpp:35]   --->   Operation 243 'bitconcatenate' 'or_ln35_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i16 %or_ln35_5 to i64" [conv/conv_1.cpp:35]   --->   Operation 244 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%conv_out_addr_6 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_7" [conv/conv_1.cpp:35]   --->   Operation 245 'getelementptr' 'conv_out_addr_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%or_ln35_36 = or i15 %tmp_129, 7" [conv/conv_1.cpp:35]   --->   Operation 246 'or' 'or_ln35_36' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%or_ln35_6 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_36)" [conv/conv_1.cpp:35]   --->   Operation 247 'bitconcatenate' 'or_ln35_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i16 %or_ln35_6 to i64" [conv/conv_1.cpp:35]   --->   Operation 248 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%conv_out_addr_7 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_8" [conv/conv_1.cpp:35]   --->   Operation 249 'getelementptr' 'conv_out_addr_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%or_ln35_37 = or i15 %tmp_129, 8" [conv/conv_1.cpp:35]   --->   Operation 250 'or' 'or_ln35_37' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln35_7 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_37)" [conv/conv_1.cpp:35]   --->   Operation 251 'bitconcatenate' 'or_ln35_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i16 %or_ln35_7 to i64" [conv/conv_1.cpp:35]   --->   Operation 252 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%conv_out_addr_8 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_9" [conv/conv_1.cpp:35]   --->   Operation 253 'getelementptr' 'conv_out_addr_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%or_ln35_38 = or i15 %tmp_129, 9" [conv/conv_1.cpp:35]   --->   Operation 254 'or' 'or_ln35_38' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%or_ln35_8 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_38)" [conv/conv_1.cpp:35]   --->   Operation 255 'bitconcatenate' 'or_ln35_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i16 %or_ln35_8 to i64" [conv/conv_1.cpp:35]   --->   Operation 256 'zext' 'zext_ln35_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%conv_out_addr_9 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_10" [conv/conv_1.cpp:35]   --->   Operation 257 'getelementptr' 'conv_out_addr_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%or_ln35_39 = or i15 %tmp_129, 10" [conv/conv_1.cpp:35]   --->   Operation 258 'or' 'or_ln35_39' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%or_ln35_9 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_39)" [conv/conv_1.cpp:35]   --->   Operation 259 'bitconcatenate' 'or_ln35_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i16 %or_ln35_9 to i64" [conv/conv_1.cpp:35]   --->   Operation 260 'zext' 'zext_ln35_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%conv_out_addr_10 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_11" [conv/conv_1.cpp:35]   --->   Operation 261 'getelementptr' 'conv_out_addr_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%or_ln35_40 = or i15 %tmp_129, 11" [conv/conv_1.cpp:35]   --->   Operation 262 'or' 'or_ln35_40' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%or_ln35_s = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_40)" [conv/conv_1.cpp:35]   --->   Operation 263 'bitconcatenate' 'or_ln35_s' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln35_12 = zext i16 %or_ln35_s to i64" [conv/conv_1.cpp:35]   --->   Operation 264 'zext' 'zext_ln35_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%conv_out_addr_11 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_12" [conv/conv_1.cpp:35]   --->   Operation 265 'getelementptr' 'conv_out_addr_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%or_ln35_41 = or i15 %tmp_129, 12" [conv/conv_1.cpp:35]   --->   Operation 266 'or' 'or_ln35_41' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%or_ln35_10 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_41)" [conv/conv_1.cpp:35]   --->   Operation 267 'bitconcatenate' 'or_ln35_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln35_13 = zext i16 %or_ln35_10 to i64" [conv/conv_1.cpp:35]   --->   Operation 268 'zext' 'zext_ln35_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%conv_out_addr_12 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_13" [conv/conv_1.cpp:35]   --->   Operation 269 'getelementptr' 'conv_out_addr_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%or_ln35_42 = or i15 %tmp_129, 13" [conv/conv_1.cpp:35]   --->   Operation 270 'or' 'or_ln35_42' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%or_ln35_11 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_42)" [conv/conv_1.cpp:35]   --->   Operation 271 'bitconcatenate' 'or_ln35_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln35_14 = zext i16 %or_ln35_11 to i64" [conv/conv_1.cpp:35]   --->   Operation 272 'zext' 'zext_ln35_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%conv_out_addr_13 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_14" [conv/conv_1.cpp:35]   --->   Operation 273 'getelementptr' 'conv_out_addr_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%or_ln35_43 = or i15 %tmp_129, 14" [conv/conv_1.cpp:35]   --->   Operation 274 'or' 'or_ln35_43' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%or_ln35_12 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_43)" [conv/conv_1.cpp:35]   --->   Operation 275 'bitconcatenate' 'or_ln35_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln35_15 = zext i16 %or_ln35_12 to i64" [conv/conv_1.cpp:35]   --->   Operation 276 'zext' 'zext_ln35_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%conv_out_addr_14 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_15" [conv/conv_1.cpp:35]   --->   Operation 277 'getelementptr' 'conv_out_addr_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%or_ln35_44 = or i15 %tmp_129, 15" [conv/conv_1.cpp:35]   --->   Operation 278 'or' 'or_ln35_44' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%or_ln35_13 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_44)" [conv/conv_1.cpp:35]   --->   Operation 279 'bitconcatenate' 'or_ln35_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln35_16 = zext i16 %or_ln35_13 to i64" [conv/conv_1.cpp:35]   --->   Operation 280 'zext' 'zext_ln35_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%conv_out_addr_15 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_16" [conv/conv_1.cpp:35]   --->   Operation 281 'getelementptr' 'conv_out_addr_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%or_ln35_45 = or i15 %tmp_129, 16" [conv/conv_1.cpp:35]   --->   Operation 282 'or' 'or_ln35_45' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%or_ln35_14 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_45)" [conv/conv_1.cpp:35]   --->   Operation 283 'bitconcatenate' 'or_ln35_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln35_17 = zext i16 %or_ln35_14 to i64" [conv/conv_1.cpp:35]   --->   Operation 284 'zext' 'zext_ln35_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%conv_out_addr_16 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_17" [conv/conv_1.cpp:35]   --->   Operation 285 'getelementptr' 'conv_out_addr_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%or_ln35_46 = or i15 %tmp_129, 17" [conv/conv_1.cpp:35]   --->   Operation 286 'or' 'or_ln35_46' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%or_ln35_15 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_46)" [conv/conv_1.cpp:35]   --->   Operation 287 'bitconcatenate' 'or_ln35_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln35_18 = zext i16 %or_ln35_15 to i64" [conv/conv_1.cpp:35]   --->   Operation 288 'zext' 'zext_ln35_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%conv_out_addr_17 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_18" [conv/conv_1.cpp:35]   --->   Operation 289 'getelementptr' 'conv_out_addr_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%or_ln35_47 = or i15 %tmp_129, 18" [conv/conv_1.cpp:35]   --->   Operation 290 'or' 'or_ln35_47' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%or_ln35_16 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_47)" [conv/conv_1.cpp:35]   --->   Operation 291 'bitconcatenate' 'or_ln35_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln35_19 = zext i16 %or_ln35_16 to i64" [conv/conv_1.cpp:35]   --->   Operation 292 'zext' 'zext_ln35_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%conv_out_addr_18 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_19" [conv/conv_1.cpp:35]   --->   Operation 293 'getelementptr' 'conv_out_addr_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%or_ln35_48 = or i15 %tmp_129, 19" [conv/conv_1.cpp:35]   --->   Operation 294 'or' 'or_ln35_48' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%or_ln35_17 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_48)" [conv/conv_1.cpp:35]   --->   Operation 295 'bitconcatenate' 'or_ln35_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln35_20 = zext i16 %or_ln35_17 to i64" [conv/conv_1.cpp:35]   --->   Operation 296 'zext' 'zext_ln35_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%conv_out_addr_19 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_20" [conv/conv_1.cpp:35]   --->   Operation 297 'getelementptr' 'conv_out_addr_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%or_ln35_49 = or i15 %tmp_129, 20" [conv/conv_1.cpp:35]   --->   Operation 298 'or' 'or_ln35_49' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%or_ln35_18 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_49)" [conv/conv_1.cpp:35]   --->   Operation 299 'bitconcatenate' 'or_ln35_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln35_21 = zext i16 %or_ln35_18 to i64" [conv/conv_1.cpp:35]   --->   Operation 300 'zext' 'zext_ln35_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%conv_out_addr_20 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_21" [conv/conv_1.cpp:35]   --->   Operation 301 'getelementptr' 'conv_out_addr_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%or_ln35_50 = or i15 %tmp_129, 21" [conv/conv_1.cpp:35]   --->   Operation 302 'or' 'or_ln35_50' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%or_ln35_19 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_50)" [conv/conv_1.cpp:35]   --->   Operation 303 'bitconcatenate' 'or_ln35_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln35_22 = zext i16 %or_ln35_19 to i64" [conv/conv_1.cpp:35]   --->   Operation 304 'zext' 'zext_ln35_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%conv_out_addr_21 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_22" [conv/conv_1.cpp:35]   --->   Operation 305 'getelementptr' 'conv_out_addr_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%or_ln35_51 = or i15 %tmp_129, 22" [conv/conv_1.cpp:35]   --->   Operation 306 'or' 'or_ln35_51' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%or_ln35_20 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_51)" [conv/conv_1.cpp:35]   --->   Operation 307 'bitconcatenate' 'or_ln35_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln35_23 = zext i16 %or_ln35_20 to i64" [conv/conv_1.cpp:35]   --->   Operation 308 'zext' 'zext_ln35_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%conv_out_addr_22 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_23" [conv/conv_1.cpp:35]   --->   Operation 309 'getelementptr' 'conv_out_addr_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%or_ln35_52 = or i15 %tmp_129, 23" [conv/conv_1.cpp:35]   --->   Operation 310 'or' 'or_ln35_52' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%or_ln35_21 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_52)" [conv/conv_1.cpp:35]   --->   Operation 311 'bitconcatenate' 'or_ln35_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln35_24 = zext i16 %or_ln35_21 to i64" [conv/conv_1.cpp:35]   --->   Operation 312 'zext' 'zext_ln35_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%conv_out_addr_23 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_24" [conv/conv_1.cpp:35]   --->   Operation 313 'getelementptr' 'conv_out_addr_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%or_ln35_53 = or i15 %tmp_129, 24" [conv/conv_1.cpp:35]   --->   Operation 314 'or' 'or_ln35_53' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%or_ln35_22 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_53)" [conv/conv_1.cpp:35]   --->   Operation 315 'bitconcatenate' 'or_ln35_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln35_25 = zext i16 %or_ln35_22 to i64" [conv/conv_1.cpp:35]   --->   Operation 316 'zext' 'zext_ln35_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%conv_out_addr_24 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_25" [conv/conv_1.cpp:35]   --->   Operation 317 'getelementptr' 'conv_out_addr_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%or_ln35_54 = or i15 %tmp_129, 25" [conv/conv_1.cpp:35]   --->   Operation 318 'or' 'or_ln35_54' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%or_ln35_23 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_54)" [conv/conv_1.cpp:35]   --->   Operation 319 'bitconcatenate' 'or_ln35_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln35_26 = zext i16 %or_ln35_23 to i64" [conv/conv_1.cpp:35]   --->   Operation 320 'zext' 'zext_ln35_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%conv_out_addr_25 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_26" [conv/conv_1.cpp:35]   --->   Operation 321 'getelementptr' 'conv_out_addr_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%or_ln35_55 = or i15 %tmp_129, 26" [conv/conv_1.cpp:35]   --->   Operation 322 'or' 'or_ln35_55' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%or_ln35_24 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_55)" [conv/conv_1.cpp:35]   --->   Operation 323 'bitconcatenate' 'or_ln35_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln35_27 = zext i16 %or_ln35_24 to i64" [conv/conv_1.cpp:35]   --->   Operation 324 'zext' 'zext_ln35_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%conv_out_addr_26 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_27" [conv/conv_1.cpp:35]   --->   Operation 325 'getelementptr' 'conv_out_addr_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%or_ln35_56 = or i15 %tmp_129, 27" [conv/conv_1.cpp:35]   --->   Operation 326 'or' 'or_ln35_56' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%or_ln35_25 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_56)" [conv/conv_1.cpp:35]   --->   Operation 327 'bitconcatenate' 'or_ln35_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln35_28 = zext i16 %or_ln35_25 to i64" [conv/conv_1.cpp:35]   --->   Operation 328 'zext' 'zext_ln35_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%conv_out_addr_27 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_28" [conv/conv_1.cpp:35]   --->   Operation 329 'getelementptr' 'conv_out_addr_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%or_ln35_57 = or i15 %tmp_129, 28" [conv/conv_1.cpp:35]   --->   Operation 330 'or' 'or_ln35_57' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%or_ln35_26 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_57)" [conv/conv_1.cpp:35]   --->   Operation 331 'bitconcatenate' 'or_ln35_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln35_29 = zext i16 %or_ln35_26 to i64" [conv/conv_1.cpp:35]   --->   Operation 332 'zext' 'zext_ln35_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%conv_out_addr_28 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_29" [conv/conv_1.cpp:35]   --->   Operation 333 'getelementptr' 'conv_out_addr_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%or_ln35_58 = or i15 %tmp_129, 29" [conv/conv_1.cpp:35]   --->   Operation 334 'or' 'or_ln35_58' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%or_ln35_27 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_58)" [conv/conv_1.cpp:35]   --->   Operation 335 'bitconcatenate' 'or_ln35_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln35_30 = zext i16 %or_ln35_27 to i64" [conv/conv_1.cpp:35]   --->   Operation 336 'zext' 'zext_ln35_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%conv_out_addr_29 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_30" [conv/conv_1.cpp:35]   --->   Operation 337 'getelementptr' 'conv_out_addr_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%or_ln35_59 = or i15 %tmp_129, 30" [conv/conv_1.cpp:35]   --->   Operation 338 'or' 'or_ln35_59' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%or_ln35_28 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_59)" [conv/conv_1.cpp:35]   --->   Operation 339 'bitconcatenate' 'or_ln35_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln35_31 = zext i16 %or_ln35_28 to i64" [conv/conv_1.cpp:35]   --->   Operation 340 'zext' 'zext_ln35_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%conv_out_addr_30 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_31" [conv/conv_1.cpp:35]   --->   Operation 341 'getelementptr' 'conv_out_addr_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%or_ln35_60 = or i15 %tmp_129, 31" [conv/conv_1.cpp:35]   --->   Operation 342 'or' 'or_ln35_60' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%or_ln35_29 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_60)" [conv/conv_1.cpp:35]   --->   Operation 343 'bitconcatenate' 'or_ln35_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln35_32 = zext i16 %or_ln35_29 to i64" [conv/conv_1.cpp:35]   --->   Operation 344 'zext' 'zext_ln35_32' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%conv_out_addr_31 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_32" [conv/conv_1.cpp:35]   --->   Operation 345 'getelementptr' 'conv_out_addr_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 346 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (1.76ns)   --->   "br label %3" [conv/conv_1.cpp:18]   --->   Operation 347 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp) nounwind" [conv/conv_1.cpp:41]   --->   Operation 348 'specregionend' 'empty_133' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "br label %1" [conv/conv_1.cpp:8]   --->   Operation 349 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 22.5>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%wr_0_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %add_ln18, %W_Row_Loop_end ]" [conv/conv_1.cpp:18]   --->   Operation 350 'phi' 'wr_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%w_sum_0_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_1_0, %W_Row_Loop_end ]" [conv/conv_1.cpp:26]   --->   Operation 351 'phi' 'w_sum_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0_0 to i5" [conv/conv_1.cpp:18]   --->   Operation 352 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0_0, -1" [conv/conv_1.cpp:18]   --->   Operation 353 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 354 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (1.56ns)   --->   "%add_ln18 = add i2 %wr_0_0, 1" [conv/conv_1.cpp:18]   --->   Operation 355 'add' 'add_ln18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop, label %W_Row_Loop_begin" [conv/conv_1.cpp:18]   --->   Operation 356 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 357 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 358 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_130 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_0, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 359 'bitconcatenate' 'tmp_130' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i4 %tmp_130 to i5" [conv/conv_1.cpp:26]   --->   Operation 360 'zext' 'zext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26, %zext_ln18" [conv/conv_1.cpp:26]   --->   Operation 361 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 362 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %zext_ln18, %r_0" [conv/conv_1.cpp:26]   --->   Operation 362 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_131 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 363 'bitconcatenate' 'tmp_131' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i10 %tmp_131 to i11" [conv/conv_1.cpp:26]   --->   Operation 364 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_132 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 365 'bitconcatenate' 'tmp_132' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i7 %tmp_132 to i11" [conv/conv_1.cpp:26]   --->   Operation 366 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 367 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_1, %zext_ln26_2" [conv/conv_1.cpp:26]   --->   Operation 367 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 368 [1/1] (1.76ns)   --->   "br label %4" [conv/conv_1.cpp:21]   --->   Operation 368 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_4 : Operation 369 [2/2] (22.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, 0xBFA606D500000000" [conv/conv_1.cpp:31]   --->   Operation 369 'fadd' 'w_sum_s' <Predicate = (icmp_ln18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 370 'specregionbegin' 'tmp_s' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%w_sum_1_0 = phi float [ %w_sum_0_0, %W_Row_Loop_begin ], [ %w_sum_32, %5 ]" [conv/conv_1.cpp:26]   --->   Operation 371 'phi' 'w_sum_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%wc_0_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %add_ln21, %5 ]" [conv/conv_1.cpp:21]   --->   Operation 372 'phi' 'wc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 373 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0_0, -1" [conv/conv_1.cpp:21]   --->   Operation 374 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 375 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 376 [1/1] (1.56ns)   --->   "%add_ln21 = add i2 %wc_0_0, 1" [conv/conv_1.cpp:21]   --->   Operation 376 'add' 'add_ln21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %5" [conv/conv_1.cpp:21]   --->   Operation 377 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (1.78ns)   --->   "%add_ln26_64 = add i5 %sub_ln26, %zext_ln21" [conv/conv_1.cpp:26]   --->   Operation 378 'add' 'add_ln26_64' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %add_ln26_64 to i64" [conv/conv_1.cpp:26]   --->   Operation 379 'sext' 'sext_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "%conv_1_weights_0_0_a = getelementptr [9 x float]* @conv_1_weights_0_0, i64 0, i64 %sext_ln26" [conv/conv_1.cpp:26]   --->   Operation 380 'getelementptr' 'conv_1_weights_0_0_a' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 381 [1/1] (1.78ns)   --->   "%add_ln26_32 = add i5 %zext_ln21, %c_0" [conv/conv_1.cpp:26]   --->   Operation 381 'add' 'add_ln26_32' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i5 %add_ln26_32 to i11" [conv/conv_1.cpp:26]   --->   Operation 382 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 383 [1/1] (1.63ns)   --->   "%add_ln26_65 = add i11 %sub_ln26_1, %zext_ln26_6" [conv/conv_1.cpp:26]   --->   Operation 383 'add' 'add_ln26_65' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i11 %add_ln26_65 to i64" [conv/conv_1.cpp:26]   --->   Operation 384 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_1" [conv/conv_1.cpp:26]   --->   Operation 385 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 386 [2/2] (3.25ns)   --->   "%conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 16" [conv/conv_1.cpp:26]   --->   Operation 386 'load' 'conv_1_weights_0_0_l' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_5 : Operation 387 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 387 'load' 'conv_input_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_4) nounwind" [conv/conv_1.cpp:30]   --->   Operation 388 'specregionend' 'empty_7' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "br label %3" [conv/conv_1.cpp:18]   --->   Operation 389 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 15.6>
ST_6 : Operation 390 [1/2] (3.25ns)   --->   "%conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 16" [conv/conv_1.cpp:26]   --->   Operation 390 'load' 'conv_1_weights_0_0_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_6 : Operation 391 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 391 'load' 'conv_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 392 [2/2] (12.3ns)   --->   "%tmp_9 = fmul float %conv_1_weights_0_0_l, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 392 'fmul' 'tmp_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 34.9>
ST_7 : Operation 393 [1/2] (12.3ns)   --->   "%tmp_9 = fmul float %conv_1_weights_0_0_l, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 393 'fmul' 'tmp_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 394 [2/2] (22.5ns)   --->   "%w_sum_32 = fadd float %w_sum_1_0, %tmp_9" [conv/conv_1.cpp:26]   --->   Operation 394 'fadd' 'w_sum_32' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 22.5>
ST_8 : Operation 395 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 395 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 396 [1/2] (22.5ns)   --->   "%w_sum_32 = fadd float %w_sum_1_0, %tmp_9" [conv/conv_1.cpp:26]   --->   Operation 396 'fadd' 'w_sum_32' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 397 [1/1] (0.00ns)   --->   "br label %4" [conv/conv_1.cpp:21]   --->   Operation 397 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 33.5>
ST_9 : Operation 398 [1/2] (22.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, 0xBFA606D500000000" [conv/conv_1.cpp:31]   --->   Operation 398 'fadd' 'w_sum_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 399 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum_s to i32" [conv/conv_1.cpp:34]   --->   Operation 399 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 400 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv_1.cpp:34]   --->   Operation 401 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 402 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp_2, -1" [conv/conv_1.cpp:34]   --->   Operation 402 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 403 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv_1.cpp:34]   --->   Operation 403 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv_1.cpp:34]   --->   Operation 404 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 405 [1/1] (6.78ns)   --->   "%tmp_3 = fcmp ogt float %w_sum_s, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 405 'fcmp' 'tmp_3' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_3" [conv/conv_1.cpp:34]   --->   Operation 406 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 407 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34 = select i1 %and_ln34, float %w_sum_s, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 407 'select' 'select_ln34' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 408 [1/1] (3.25ns)   --->   "store float %select_ln34, float* %conv_out_addr, align 4" [conv/conv_1.cpp:35]   --->   Operation 408 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_9 : Operation 409 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_1) nounwind" [conv/conv_1.cpp:39]   --->   Operation 409 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 410 [1/1] (1.76ns)   --->   "br label %6" [conv/conv_1.cpp:18]   --->   Operation 410 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 5> <Delay = 22.5>
ST_10 : Operation 411 [1/1] (0.00ns)   --->   "%wr_0_1 = phi i2 [ 0, %Filter1_Loop ], [ %add_ln18_1, %W_Row_Loop_end1 ]" [conv/conv_1.cpp:18]   --->   Operation 411 'phi' 'wr_0_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 412 [1/1] (0.00ns)   --->   "%w_sum_0_1 = phi float [ 0.000000e+00, %Filter1_Loop ], [ %w_sum_1_1, %W_Row_Loop_end1 ]" [conv/conv_1.cpp:26]   --->   Operation 412 'phi' 'w_sum_0_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i2 %wr_0_1 to i5" [conv/conv_1.cpp:18]   --->   Operation 413 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 414 [1/1] (0.95ns)   --->   "%icmp_ln18_1 = icmp eq i2 %wr_0_1, -1" [conv/conv_1.cpp:18]   --->   Operation 414 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 415 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 415 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 416 [1/1] (1.56ns)   --->   "%add_ln18_1 = add i2 %wr_0_1, 1" [conv/conv_1.cpp:18]   --->   Operation 416 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 417 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_1, label %Filter1_Loop1, label %W_Row_Loop_begin1" [conv/conv_1.cpp:18]   --->   Operation 417 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 418 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 418 'specloopname' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_10 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 419 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_10 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_133 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_1, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 420 'bitconcatenate' 'tmp_133' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_10 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i4 %tmp_133 to i5" [conv/conv_1.cpp:26]   --->   Operation 421 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_10 : Operation 422 [1/1] (1.73ns)   --->   "%sub_ln26_2 = sub i5 %zext_ln26_3, %zext_ln18_1" [conv/conv_1.cpp:26]   --->   Operation 422 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln18_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 423 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %zext_ln18_1, %r_0" [conv/conv_1.cpp:26]   --->   Operation 423 'add' 'add_ln26_1' <Predicate = (!icmp_ln18_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_134 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_1, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 424 'bitconcatenate' 'tmp_134' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_10 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i10 %tmp_134 to i11" [conv/conv_1.cpp:26]   --->   Operation 425 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_10 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_135 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_1, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 426 'bitconcatenate' 'tmp_135' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_10 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i7 %tmp_135 to i11" [conv/conv_1.cpp:26]   --->   Operation 427 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_10 : Operation 428 [1/1] (1.73ns)   --->   "%sub_ln26_3 = sub i11 %zext_ln26_4, %zext_ln26_5" [conv/conv_1.cpp:26]   --->   Operation 428 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln18_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 429 [1/1] (1.76ns)   --->   "br label %7" [conv/conv_1.cpp:21]   --->   Operation 429 'br' <Predicate = (!icmp_ln18_1)> <Delay = 1.76>
ST_10 : Operation 430 [2/2] (22.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, 0xBFA0957EE0000000" [conv/conv_1.cpp:31]   --->   Operation 430 'fadd' 'w_sum_1' <Predicate = (icmp_ln18_1)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 431 'specregionbegin' 'tmp_7' <Predicate = (icmp_ln18_1)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 6.67>
ST_11 : Operation 432 [1/1] (0.00ns)   --->   "%w_sum_1_1 = phi float [ %w_sum_0_1, %W_Row_Loop_begin1 ], [ %w_sum_3_1, %8 ]" [conv/conv_1.cpp:26]   --->   Operation 432 'phi' 'w_sum_1_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 433 [1/1] (0.00ns)   --->   "%wc_0_1 = phi i2 [ 0, %W_Row_Loop_begin1 ], [ %add_ln21_1, %8 ]" [conv/conv_1.cpp:21]   --->   Operation 433 'phi' 'wc_0_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %wc_0_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 434 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 435 [1/1] (0.95ns)   --->   "%icmp_ln21_1 = icmp eq i2 %wc_0_1, -1" [conv/conv_1.cpp:21]   --->   Operation 435 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 436 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 436 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 437 [1/1] (1.56ns)   --->   "%add_ln21_1 = add i2 %wc_0_1, 1" [conv/conv_1.cpp:21]   --->   Operation 437 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 438 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_1, label %W_Row_Loop_end1, label %8" [conv/conv_1.cpp:21]   --->   Operation 438 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 439 [1/1] (1.78ns)   --->   "%add_ln26_66 = add i5 %sub_ln26_2, %zext_ln21_1" [conv/conv_1.cpp:26]   --->   Operation 439 'add' 'add_ln26_66' <Predicate = (!icmp_ln21_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i5 %add_ln26_66 to i64" [conv/conv_1.cpp:26]   --->   Operation 440 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_11 : Operation 441 [1/1] (0.00ns)   --->   "%conv_1_weights_0_1_a = getelementptr [9 x float]* @conv_1_weights_0_1, i64 0, i64 %sext_ln26_2" [conv/conv_1.cpp:26]   --->   Operation 441 'getelementptr' 'conv_1_weights_0_1_a' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_11 : Operation 442 [1/1] (1.78ns)   --->   "%add_ln26_33 = add i5 %zext_ln21_1, %c_0" [conv/conv_1.cpp:26]   --->   Operation 442 'add' 'add_ln26_33' <Predicate = (!icmp_ln21_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i5 %add_ln26_33 to i11" [conv/conv_1.cpp:26]   --->   Operation 443 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_11 : Operation 444 [1/1] (1.63ns)   --->   "%add_ln26_67 = add i11 %sub_ln26_3, %zext_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 444 'add' 'add_ln26_67' <Predicate = (!icmp_ln21_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i11 %add_ln26_67 to i64" [conv/conv_1.cpp:26]   --->   Operation 445 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_11 : Operation 446 [1/1] (0.00ns)   --->   "%conv_input_addr_1 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_3" [conv/conv_1.cpp:26]   --->   Operation 446 'getelementptr' 'conv_input_addr_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_11 : Operation 447 [2/2] (3.25ns)   --->   "%conv_1_weights_0_1_l = load float* %conv_1_weights_0_1_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 447 'load' 'conv_1_weights_0_1_l' <Predicate = (!icmp_ln21_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_11 : Operation 448 [2/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 448 'load' 'conv_input_load_1' <Predicate = (!icmp_ln21_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 449 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_8) nounwind" [conv/conv_1.cpp:30]   --->   Operation 449 'specregionend' 'empty_11' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_11 : Operation 450 [1/1] (0.00ns)   --->   "br label %6" [conv/conv_1.cpp:18]   --->   Operation 450 'br' <Predicate = (icmp_ln21_1)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 15.6>
ST_12 : Operation 451 [1/2] (3.25ns)   --->   "%conv_1_weights_0_1_l = load float* %conv_1_weights_0_1_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 451 'load' 'conv_1_weights_0_1_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_12 : Operation 452 [1/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 452 'load' 'conv_input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 453 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_0_1_l, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 453 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 34.9>
ST_13 : Operation 454 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_0_1_l, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 454 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 455 [2/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_1_1, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 455 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 22.5>
ST_14 : Operation 456 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 456 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 457 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_1_1, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 457 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 458 [1/1] (0.00ns)   --->   "br label %7" [conv/conv_1.cpp:21]   --->   Operation 458 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 6> <Delay = 33.5>
ST_15 : Operation 459 [1/2] (22.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, 0xBFA0957EE0000000" [conv/conv_1.cpp:31]   --->   Operation 459 'fadd' 'w_sum_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 460 [1/1] (0.00ns)   --->   "%bitcast_ln34_1 = bitcast float %w_sum_1 to i32" [conv/conv_1.cpp:34]   --->   Operation 460 'bitcast' 'bitcast_ln34_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_1, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 461 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i32 %bitcast_ln34_1 to i23" [conv/conv_1.cpp:34]   --->   Operation 462 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 463 [1/1] (1.55ns)   --->   "%icmp_ln34_2 = icmp ne i8 %tmp_5, -1" [conv/conv_1.cpp:34]   --->   Operation 463 'icmp' 'icmp_ln34_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 464 [1/1] (2.44ns)   --->   "%icmp_ln34_3 = icmp eq i23 %trunc_ln34_1, 0" [conv/conv_1.cpp:34]   --->   Operation 464 'icmp' 'icmp_ln34_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%or_ln34_1 = or i1 %icmp_ln34_3, %icmp_ln34_2" [conv/conv_1.cpp:34]   --->   Operation 465 'or' 'or_ln34_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 466 [1/1] (6.78ns)   --->   "%tmp_6 = fcmp ogt float %w_sum_1, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 466 'fcmp' 'tmp_6' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%and_ln34_1 = and i1 %or_ln34_1, %tmp_6" [conv/conv_1.cpp:34]   --->   Operation 467 'and' 'and_ln34_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 468 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_1 = select i1 %and_ln34_1, float %w_sum_1, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 468 'select' 'select_ln34_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 469 [1/1] (3.25ns)   --->   "store float %select_ln34_1, float* %conv_out_addr_1, align 4" [conv/conv_1.cpp:35]   --->   Operation 469 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_15 : Operation 470 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_s) nounwind" [conv/conv_1.cpp:39]   --->   Operation 470 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 471 [1/1] (1.76ns)   --->   "br label %9" [conv/conv_1.cpp:18]   --->   Operation 471 'br' <Predicate = true> <Delay = 1.76>

State 16 <SV = 7> <Delay = 22.5>
ST_16 : Operation 472 [1/1] (0.00ns)   --->   "%wr_0_2 = phi i2 [ 0, %Filter1_Loop1 ], [ %add_ln18_2, %W_Row_Loop_end2 ]" [conv/conv_1.cpp:18]   --->   Operation 472 'phi' 'wr_0_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 473 [1/1] (0.00ns)   --->   "%w_sum_0_2 = phi float [ 0.000000e+00, %Filter1_Loop1 ], [ %w_sum_1_2, %W_Row_Loop_end2 ]" [conv/conv_1.cpp:26]   --->   Operation 473 'phi' 'w_sum_0_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i2 %wr_0_2 to i5" [conv/conv_1.cpp:18]   --->   Operation 474 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 475 [1/1] (0.95ns)   --->   "%icmp_ln18_2 = icmp eq i2 %wr_0_2, -1" [conv/conv_1.cpp:18]   --->   Operation 475 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 476 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 476 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 477 [1/1] (1.56ns)   --->   "%add_ln18_2 = add i2 %wr_0_2, 1" [conv/conv_1.cpp:18]   --->   Operation 477 'add' 'add_ln18_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 478 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_2, label %Filter1_Loop2, label %W_Row_Loop_begin2" [conv/conv_1.cpp:18]   --->   Operation 478 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 479 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 479 'specloopname' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_16 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 480 'specregionbegin' 'tmp_13' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_16 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_136 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_2, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 481 'bitconcatenate' 'tmp_136' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_16 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i4 %tmp_136 to i5" [conv/conv_1.cpp:26]   --->   Operation 482 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_16 : Operation 483 [1/1] (1.73ns)   --->   "%sub_ln26_4 = sub i5 %zext_ln26_7, %zext_ln18_2" [conv/conv_1.cpp:26]   --->   Operation 483 'sub' 'sub_ln26_4' <Predicate = (!icmp_ln18_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 484 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %zext_ln18_2, %r_0" [conv/conv_1.cpp:26]   --->   Operation 484 'add' 'add_ln26_2' <Predicate = (!icmp_ln18_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_137 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_2, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 485 'bitconcatenate' 'tmp_137' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_16 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i10 %tmp_137 to i11" [conv/conv_1.cpp:26]   --->   Operation 486 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_16 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_138 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_2, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 487 'bitconcatenate' 'tmp_138' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_16 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i7 %tmp_138 to i11" [conv/conv_1.cpp:26]   --->   Operation 488 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_16 : Operation 489 [1/1] (1.73ns)   --->   "%sub_ln26_5 = sub i11 %zext_ln26_8, %zext_ln26_9" [conv/conv_1.cpp:26]   --->   Operation 489 'sub' 'sub_ln26_5' <Predicate = (!icmp_ln18_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 490 [1/1] (1.76ns)   --->   "br label %10" [conv/conv_1.cpp:21]   --->   Operation 490 'br' <Predicate = (!icmp_ln18_2)> <Delay = 1.76>
ST_16 : Operation 491 [2/2] (22.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, 0xBFC7A9DEA0000000" [conv/conv_1.cpp:31]   --->   Operation 491 'fadd' 'w_sum_2' <Predicate = (icmp_ln18_2)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 492 'specregionbegin' 'tmp_12' <Predicate = (icmp_ln18_2)> <Delay = 0.00>

State 17 <SV = 8> <Delay = 6.67>
ST_17 : Operation 493 [1/1] (0.00ns)   --->   "%w_sum_1_2 = phi float [ %w_sum_0_2, %W_Row_Loop_begin2 ], [ %w_sum_3_2, %11 ]" [conv/conv_1.cpp:26]   --->   Operation 493 'phi' 'w_sum_1_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 494 [1/1] (0.00ns)   --->   "%wc_0_2 = phi i2 [ 0, %W_Row_Loop_begin2 ], [ %add_ln21_2, %11 ]" [conv/conv_1.cpp:21]   --->   Operation 494 'phi' 'wc_0_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %wc_0_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 495 'zext' 'zext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 496 [1/1] (0.95ns)   --->   "%icmp_ln21_2 = icmp eq i2 %wc_0_2, -1" [conv/conv_1.cpp:21]   --->   Operation 496 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 497 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 497 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 498 [1/1] (1.56ns)   --->   "%add_ln21_2 = add i2 %wc_0_2, 1" [conv/conv_1.cpp:21]   --->   Operation 498 'add' 'add_ln21_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 499 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_2, label %W_Row_Loop_end2, label %11" [conv/conv_1.cpp:21]   --->   Operation 499 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 500 [1/1] (1.78ns)   --->   "%add_ln26_68 = add i5 %sub_ln26_4, %zext_ln21_2" [conv/conv_1.cpp:26]   --->   Operation 500 'add' 'add_ln26_68' <Predicate = (!icmp_ln21_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i5 %add_ln26_68 to i64" [conv/conv_1.cpp:26]   --->   Operation 501 'sext' 'sext_ln26_4' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_17 : Operation 502 [1/1] (0.00ns)   --->   "%conv_1_weights_0_2_a = getelementptr [9 x float]* @conv_1_weights_0_2, i64 0, i64 %sext_ln26_4" [conv/conv_1.cpp:26]   --->   Operation 502 'getelementptr' 'conv_1_weights_0_2_a' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_17 : Operation 503 [1/1] (1.78ns)   --->   "%add_ln26_34 = add i5 %zext_ln21_2, %c_0" [conv/conv_1.cpp:26]   --->   Operation 503 'add' 'add_ln26_34' <Predicate = (!icmp_ln21_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i5 %add_ln26_34 to i11" [conv/conv_1.cpp:26]   --->   Operation 504 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_17 : Operation 505 [1/1] (1.63ns)   --->   "%add_ln26_69 = add i11 %sub_ln26_5, %zext_ln26_14" [conv/conv_1.cpp:26]   --->   Operation 505 'add' 'add_ln26_69' <Predicate = (!icmp_ln21_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i11 %add_ln26_69 to i64" [conv/conv_1.cpp:26]   --->   Operation 506 'sext' 'sext_ln26_5' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_17 : Operation 507 [1/1] (0.00ns)   --->   "%conv_input_addr_2 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_5" [conv/conv_1.cpp:26]   --->   Operation 507 'getelementptr' 'conv_input_addr_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_17 : Operation 508 [2/2] (3.25ns)   --->   "%conv_1_weights_0_2_l = load float* %conv_1_weights_0_2_a, align 8" [conv/conv_1.cpp:26]   --->   Operation 508 'load' 'conv_1_weights_0_2_l' <Predicate = (!icmp_ln21_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_17 : Operation 509 [2/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 509 'load' 'conv_input_load_2' <Predicate = (!icmp_ln21_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_17 : Operation 510 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_13) nounwind" [conv/conv_1.cpp:30]   --->   Operation 510 'specregionend' 'empty_15' <Predicate = (icmp_ln21_2)> <Delay = 0.00>
ST_17 : Operation 511 [1/1] (0.00ns)   --->   "br label %9" [conv/conv_1.cpp:18]   --->   Operation 511 'br' <Predicate = (icmp_ln21_2)> <Delay = 0.00>

State 18 <SV = 9> <Delay = 15.6>
ST_18 : Operation 512 [1/2] (3.25ns)   --->   "%conv_1_weights_0_2_l = load float* %conv_1_weights_0_2_a, align 8" [conv/conv_1.cpp:26]   --->   Operation 512 'load' 'conv_1_weights_0_2_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_18 : Operation 513 [1/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 513 'load' 'conv_input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_18 : Operation 514 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_0_2_l, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 514 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 34.9>
ST_19 : Operation 515 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_0_2_l, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 515 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 516 [2/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_1_2, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 516 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 22.5>
ST_20 : Operation 517 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 517 'specloopname' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 518 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_1_2, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 518 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 519 [1/1] (0.00ns)   --->   "br label %10" [conv/conv_1.cpp:21]   --->   Operation 519 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 8> <Delay = 33.5>
ST_21 : Operation 520 [1/2] (22.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, 0xBFC7A9DEA0000000" [conv/conv_1.cpp:31]   --->   Operation 520 'fadd' 'w_sum_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 521 [1/1] (0.00ns)   --->   "%bitcast_ln34_2 = bitcast float %w_sum_2 to i32" [conv/conv_1.cpp:34]   --->   Operation 521 'bitcast' 'bitcast_ln34_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_2, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 522 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i32 %bitcast_ln34_2 to i23" [conv/conv_1.cpp:34]   --->   Operation 523 'trunc' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 524 [1/1] (1.55ns)   --->   "%icmp_ln34_4 = icmp ne i8 %tmp_10, -1" [conv/conv_1.cpp:34]   --->   Operation 524 'icmp' 'icmp_ln34_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 525 [1/1] (2.44ns)   --->   "%icmp_ln34_5 = icmp eq i23 %trunc_ln34_2, 0" [conv/conv_1.cpp:34]   --->   Operation 525 'icmp' 'icmp_ln34_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%or_ln34_2 = or i1 %icmp_ln34_5, %icmp_ln34_4" [conv/conv_1.cpp:34]   --->   Operation 526 'or' 'or_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 527 [1/1] (6.78ns)   --->   "%tmp_11 = fcmp ogt float %w_sum_2, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 527 'fcmp' 'tmp_11' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%and_ln34_2 = and i1 %or_ln34_2, %tmp_11" [conv/conv_1.cpp:34]   --->   Operation 528 'and' 'and_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 529 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_2 = select i1 %and_ln34_2, float %w_sum_2, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 529 'select' 'select_ln34_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 530 [1/1] (3.25ns)   --->   "store float %select_ln34_2, float* %conv_out_addr_2, align 4" [conv/conv_1.cpp:35]   --->   Operation 530 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_21 : Operation 531 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_7) nounwind" [conv/conv_1.cpp:39]   --->   Operation 531 'specregionend' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 532 [1/1] (1.76ns)   --->   "br label %12" [conv/conv_1.cpp:18]   --->   Operation 532 'br' <Predicate = true> <Delay = 1.76>

State 22 <SV = 9> <Delay = 22.5>
ST_22 : Operation 533 [1/1] (0.00ns)   --->   "%wr_0_3 = phi i2 [ 0, %Filter1_Loop2 ], [ %add_ln18_3, %W_Row_Loop_end3 ]" [conv/conv_1.cpp:18]   --->   Operation 533 'phi' 'wr_0_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 534 [1/1] (0.00ns)   --->   "%w_sum_0_3 = phi float [ 0.000000e+00, %Filter1_Loop2 ], [ %w_sum_1_3, %W_Row_Loop_end3 ]" [conv/conv_1.cpp:26]   --->   Operation 534 'phi' 'w_sum_0_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i2 %wr_0_3 to i5" [conv/conv_1.cpp:18]   --->   Operation 535 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 536 [1/1] (0.95ns)   --->   "%icmp_ln18_3 = icmp eq i2 %wr_0_3, -1" [conv/conv_1.cpp:18]   --->   Operation 536 'icmp' 'icmp_ln18_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 537 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 537 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 538 [1/1] (1.56ns)   --->   "%add_ln18_3 = add i2 %wr_0_3, 1" [conv/conv_1.cpp:18]   --->   Operation 538 'add' 'add_ln18_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 539 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_3, label %Filter1_Loop3, label %W_Row_Loop_begin3" [conv/conv_1.cpp:18]   --->   Operation 539 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 540 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 540 'specloopname' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_22 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 541 'specregionbegin' 'tmp_17' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_22 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_139 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_3, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 542 'bitconcatenate' 'tmp_139' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_22 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i4 %tmp_139 to i5" [conv/conv_1.cpp:26]   --->   Operation 543 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_22 : Operation 544 [1/1] (1.73ns)   --->   "%sub_ln26_6 = sub i5 %zext_ln26_11, %zext_ln18_3" [conv/conv_1.cpp:26]   --->   Operation 544 'sub' 'sub_ln26_6' <Predicate = (!icmp_ln18_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 545 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 %zext_ln18_3, %r_0" [conv/conv_1.cpp:26]   --->   Operation 545 'add' 'add_ln26_3' <Predicate = (!icmp_ln18_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_140 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_3, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 546 'bitconcatenate' 'tmp_140' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_22 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i10 %tmp_140 to i11" [conv/conv_1.cpp:26]   --->   Operation 547 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_22 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_141 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_3, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 548 'bitconcatenate' 'tmp_141' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_22 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i7 %tmp_141 to i11" [conv/conv_1.cpp:26]   --->   Operation 549 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_22 : Operation 550 [1/1] (1.73ns)   --->   "%sub_ln26_7 = sub i11 %zext_ln26_12, %zext_ln26_13" [conv/conv_1.cpp:26]   --->   Operation 550 'sub' 'sub_ln26_7' <Predicate = (!icmp_ln18_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 551 [1/1] (1.76ns)   --->   "br label %13" [conv/conv_1.cpp:21]   --->   Operation 551 'br' <Predicate = (!icmp_ln18_3)> <Delay = 1.76>
ST_22 : Operation 552 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_0_3, 0x3FB1930280000000" [conv/conv_1.cpp:31]   --->   Operation 552 'fadd' 'w_sum_3' <Predicate = (icmp_ln18_3)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 553 'specregionbegin' 'tmp_16' <Predicate = (icmp_ln18_3)> <Delay = 0.00>

State 23 <SV = 10> <Delay = 6.67>
ST_23 : Operation 554 [1/1] (0.00ns)   --->   "%w_sum_1_3 = phi float [ %w_sum_0_3, %W_Row_Loop_begin3 ], [ %w_sum_3_3, %14 ]" [conv/conv_1.cpp:26]   --->   Operation 554 'phi' 'w_sum_1_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 555 [1/1] (0.00ns)   --->   "%wc_0_3 = phi i2 [ 0, %W_Row_Loop_begin3 ], [ %add_ln21_3, %14 ]" [conv/conv_1.cpp:21]   --->   Operation 555 'phi' 'wc_0_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i2 %wc_0_3 to i5" [conv/conv_1.cpp:21]   --->   Operation 556 'zext' 'zext_ln21_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 557 [1/1] (0.95ns)   --->   "%icmp_ln21_3 = icmp eq i2 %wc_0_3, -1" [conv/conv_1.cpp:21]   --->   Operation 557 'icmp' 'icmp_ln21_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 558 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 558 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 559 [1/1] (1.56ns)   --->   "%add_ln21_3 = add i2 %wc_0_3, 1" [conv/conv_1.cpp:21]   --->   Operation 559 'add' 'add_ln21_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 560 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_3, label %W_Row_Loop_end3, label %14" [conv/conv_1.cpp:21]   --->   Operation 560 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 561 [1/1] (1.78ns)   --->   "%add_ln26_70 = add i5 %sub_ln26_6, %zext_ln21_3" [conv/conv_1.cpp:26]   --->   Operation 561 'add' 'add_ln26_70' <Predicate = (!icmp_ln21_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln26_6 = sext i5 %add_ln26_70 to i64" [conv/conv_1.cpp:26]   --->   Operation 562 'sext' 'sext_ln26_6' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_23 : Operation 563 [1/1] (0.00ns)   --->   "%conv_1_weights_0_3_a = getelementptr [9 x float]* @conv_1_weights_0_3, i64 0, i64 %sext_ln26_6" [conv/conv_1.cpp:26]   --->   Operation 563 'getelementptr' 'conv_1_weights_0_3_a' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_23 : Operation 564 [1/1] (1.78ns)   --->   "%add_ln26_35 = add i5 %zext_ln21_3, %c_0" [conv/conv_1.cpp:26]   --->   Operation 564 'add' 'add_ln26_35' <Predicate = (!icmp_ln21_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i5 %add_ln26_35 to i11" [conv/conv_1.cpp:26]   --->   Operation 565 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_23 : Operation 566 [1/1] (1.63ns)   --->   "%add_ln26_71 = add i11 %sub_ln26_7, %zext_ln26_18" [conv/conv_1.cpp:26]   --->   Operation 566 'add' 'add_ln26_71' <Predicate = (!icmp_ln21_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln26_7 = sext i11 %add_ln26_71 to i64" [conv/conv_1.cpp:26]   --->   Operation 567 'sext' 'sext_ln26_7' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_23 : Operation 568 [1/1] (0.00ns)   --->   "%conv_input_addr_3 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_7" [conv/conv_1.cpp:26]   --->   Operation 568 'getelementptr' 'conv_input_addr_3' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_23 : Operation 569 [2/2] (3.25ns)   --->   "%conv_1_weights_0_3_l = load float* %conv_1_weights_0_3_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 569 'load' 'conv_1_weights_0_3_l' <Predicate = (!icmp_ln21_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_23 : Operation 570 [2/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 570 'load' 'conv_input_load_3' <Predicate = (!icmp_ln21_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_23 : Operation 571 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_17) nounwind" [conv/conv_1.cpp:30]   --->   Operation 571 'specregionend' 'empty_19' <Predicate = (icmp_ln21_3)> <Delay = 0.00>
ST_23 : Operation 572 [1/1] (0.00ns)   --->   "br label %12" [conv/conv_1.cpp:18]   --->   Operation 572 'br' <Predicate = (icmp_ln21_3)> <Delay = 0.00>

State 24 <SV = 11> <Delay = 15.6>
ST_24 : Operation 573 [1/2] (3.25ns)   --->   "%conv_1_weights_0_3_l = load float* %conv_1_weights_0_3_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 573 'load' 'conv_1_weights_0_3_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_24 : Operation 574 [1/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 574 'load' 'conv_input_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_24 : Operation 575 [2/2] (12.3ns)   --->   "%tmp_1_3 = fmul float %conv_1_weights_0_3_l, %conv_input_load_3" [conv/conv_1.cpp:26]   --->   Operation 575 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 34.9>
ST_25 : Operation 576 [1/2] (12.3ns)   --->   "%tmp_1_3 = fmul float %conv_1_weights_0_3_l, %conv_input_load_3" [conv/conv_1.cpp:26]   --->   Operation 576 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 577 [2/2] (22.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_1_3, %tmp_1_3" [conv/conv_1.cpp:26]   --->   Operation 577 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 13> <Delay = 22.5>
ST_26 : Operation 578 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 578 'specloopname' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 579 [1/2] (22.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_1_3, %tmp_1_3" [conv/conv_1.cpp:26]   --->   Operation 579 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 580 [1/1] (0.00ns)   --->   "br label %13" [conv/conv_1.cpp:21]   --->   Operation 580 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 10> <Delay = 33.5>
ST_27 : Operation 581 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_0_3, 0x3FB1930280000000" [conv/conv_1.cpp:31]   --->   Operation 581 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 582 [1/1] (0.00ns)   --->   "%bitcast_ln34_3 = bitcast float %w_sum_3 to i32" [conv/conv_1.cpp:34]   --->   Operation 582 'bitcast' 'bitcast_ln34_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_3, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 583 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = trunc i32 %bitcast_ln34_3 to i23" [conv/conv_1.cpp:34]   --->   Operation 584 'trunc' 'trunc_ln34_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 585 [1/1] (1.55ns)   --->   "%icmp_ln34_6 = icmp ne i8 %tmp_14, -1" [conv/conv_1.cpp:34]   --->   Operation 585 'icmp' 'icmp_ln34_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 586 [1/1] (2.44ns)   --->   "%icmp_ln34_7 = icmp eq i23 %trunc_ln34_3, 0" [conv/conv_1.cpp:34]   --->   Operation 586 'icmp' 'icmp_ln34_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%or_ln34_3 = or i1 %icmp_ln34_7, %icmp_ln34_6" [conv/conv_1.cpp:34]   --->   Operation 587 'or' 'or_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 588 [1/1] (6.78ns)   --->   "%tmp_15 = fcmp ogt float %w_sum_3, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 588 'fcmp' 'tmp_15' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%and_ln34_3 = and i1 %or_ln34_3, %tmp_15" [conv/conv_1.cpp:34]   --->   Operation 589 'and' 'and_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 590 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_3 = select i1 %and_ln34_3, float %w_sum_3, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 590 'select' 'select_ln34_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 591 [1/1] (3.25ns)   --->   "store float %select_ln34_3, float* %conv_out_addr_3, align 4" [conv/conv_1.cpp:35]   --->   Operation 591 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_27 : Operation 592 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_12) nounwind" [conv/conv_1.cpp:39]   --->   Operation 592 'specregionend' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 593 [1/1] (1.76ns)   --->   "br label %15" [conv/conv_1.cpp:18]   --->   Operation 593 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 11> <Delay = 22.5>
ST_28 : Operation 594 [1/1] (0.00ns)   --->   "%wr_0_4 = phi i2 [ 0, %Filter1_Loop3 ], [ %add_ln18_4, %W_Row_Loop_end4 ]" [conv/conv_1.cpp:18]   --->   Operation 594 'phi' 'wr_0_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 595 [1/1] (0.00ns)   --->   "%w_sum_0_4 = phi float [ 0.000000e+00, %Filter1_Loop3 ], [ %w_sum_1_4, %W_Row_Loop_end4 ]" [conv/conv_1.cpp:26]   --->   Operation 595 'phi' 'w_sum_0_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i2 %wr_0_4 to i5" [conv/conv_1.cpp:18]   --->   Operation 596 'zext' 'zext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 597 [1/1] (0.95ns)   --->   "%icmp_ln18_4 = icmp eq i2 %wr_0_4, -1" [conv/conv_1.cpp:18]   --->   Operation 597 'icmp' 'icmp_ln18_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 598 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 598 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 599 [1/1] (1.56ns)   --->   "%add_ln18_4 = add i2 %wr_0_4, 1" [conv/conv_1.cpp:18]   --->   Operation 599 'add' 'add_ln18_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 600 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_4, label %Filter1_Loop4, label %W_Row_Loop_begin4" [conv/conv_1.cpp:18]   --->   Operation 600 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 601 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 601 'specloopname' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_28 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 602 'specregionbegin' 'tmp_21' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_28 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_142 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_4, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 603 'bitconcatenate' 'tmp_142' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_28 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i4 %tmp_142 to i5" [conv/conv_1.cpp:26]   --->   Operation 604 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_28 : Operation 605 [1/1] (1.73ns)   --->   "%sub_ln26_8 = sub i5 %zext_ln26_15, %zext_ln18_4" [conv/conv_1.cpp:26]   --->   Operation 605 'sub' 'sub_ln26_8' <Predicate = (!icmp_ln18_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 606 [1/1] (1.78ns)   --->   "%add_ln26_4 = add i5 %zext_ln18_4, %r_0" [conv/conv_1.cpp:26]   --->   Operation 606 'add' 'add_ln26_4' <Predicate = (!icmp_ln18_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_143 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_4, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 607 'bitconcatenate' 'tmp_143' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_28 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i10 %tmp_143 to i11" [conv/conv_1.cpp:26]   --->   Operation 608 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_28 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_144 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_4, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 609 'bitconcatenate' 'tmp_144' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_28 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i7 %tmp_144 to i11" [conv/conv_1.cpp:26]   --->   Operation 610 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_28 : Operation 611 [1/1] (1.73ns)   --->   "%sub_ln26_9 = sub i11 %zext_ln26_16, %zext_ln26_17" [conv/conv_1.cpp:26]   --->   Operation 611 'sub' 'sub_ln26_9' <Predicate = (!icmp_ln18_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 612 [1/1] (1.76ns)   --->   "br label %16" [conv/conv_1.cpp:21]   --->   Operation 612 'br' <Predicate = (!icmp_ln18_4)> <Delay = 1.76>
ST_28 : Operation 613 [2/2] (22.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, 0xBFB3203580000000" [conv/conv_1.cpp:31]   --->   Operation 613 'fadd' 'w_sum_4' <Predicate = (icmp_ln18_4)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 614 'specregionbegin' 'tmp_20' <Predicate = (icmp_ln18_4)> <Delay = 0.00>

State 29 <SV = 12> <Delay = 6.67>
ST_29 : Operation 615 [1/1] (0.00ns)   --->   "%w_sum_1_4 = phi float [ %w_sum_0_4, %W_Row_Loop_begin4 ], [ %w_sum_3_4, %17 ]" [conv/conv_1.cpp:26]   --->   Operation 615 'phi' 'w_sum_1_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 616 [1/1] (0.00ns)   --->   "%wc_0_4 = phi i2 [ 0, %W_Row_Loop_begin4 ], [ %add_ln21_4, %17 ]" [conv/conv_1.cpp:21]   --->   Operation 616 'phi' 'wc_0_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i2 %wc_0_4 to i5" [conv/conv_1.cpp:21]   --->   Operation 617 'zext' 'zext_ln21_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 618 [1/1] (0.95ns)   --->   "%icmp_ln21_4 = icmp eq i2 %wc_0_4, -1" [conv/conv_1.cpp:21]   --->   Operation 618 'icmp' 'icmp_ln21_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 619 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 619 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 620 [1/1] (1.56ns)   --->   "%add_ln21_4 = add i2 %wc_0_4, 1" [conv/conv_1.cpp:21]   --->   Operation 620 'add' 'add_ln21_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 621 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_4, label %W_Row_Loop_end4, label %17" [conv/conv_1.cpp:21]   --->   Operation 621 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 622 [1/1] (1.78ns)   --->   "%add_ln26_72 = add i5 %sub_ln26_8, %zext_ln21_4" [conv/conv_1.cpp:26]   --->   Operation 622 'add' 'add_ln26_72' <Predicate = (!icmp_ln21_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln26_8 = sext i5 %add_ln26_72 to i64" [conv/conv_1.cpp:26]   --->   Operation 623 'sext' 'sext_ln26_8' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_29 : Operation 624 [1/1] (0.00ns)   --->   "%conv_1_weights_0_4_a = getelementptr [9 x float]* @conv_1_weights_0_4, i64 0, i64 %sext_ln26_8" [conv/conv_1.cpp:26]   --->   Operation 624 'getelementptr' 'conv_1_weights_0_4_a' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_29 : Operation 625 [1/1] (1.78ns)   --->   "%add_ln26_36 = add i5 %zext_ln21_4, %c_0" [conv/conv_1.cpp:26]   --->   Operation 625 'add' 'add_ln26_36' <Predicate = (!icmp_ln21_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln26_22 = zext i5 %add_ln26_36 to i11" [conv/conv_1.cpp:26]   --->   Operation 626 'zext' 'zext_ln26_22' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_29 : Operation 627 [1/1] (1.63ns)   --->   "%add_ln26_73 = add i11 %sub_ln26_9, %zext_ln26_22" [conv/conv_1.cpp:26]   --->   Operation 627 'add' 'add_ln26_73' <Predicate = (!icmp_ln21_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln26_9 = sext i11 %add_ln26_73 to i64" [conv/conv_1.cpp:26]   --->   Operation 628 'sext' 'sext_ln26_9' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_29 : Operation 629 [1/1] (0.00ns)   --->   "%conv_input_addr_4 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_9" [conv/conv_1.cpp:26]   --->   Operation 629 'getelementptr' 'conv_input_addr_4' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_29 : Operation 630 [2/2] (3.25ns)   --->   "%conv_1_weights_0_4_l = load float* %conv_1_weights_0_4_a, align 16" [conv/conv_1.cpp:26]   --->   Operation 630 'load' 'conv_1_weights_0_4_l' <Predicate = (!icmp_ln21_4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_29 : Operation 631 [2/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 631 'load' 'conv_input_load_4' <Predicate = (!icmp_ln21_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_29 : Operation 632 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_21) nounwind" [conv/conv_1.cpp:30]   --->   Operation 632 'specregionend' 'empty_23' <Predicate = (icmp_ln21_4)> <Delay = 0.00>
ST_29 : Operation 633 [1/1] (0.00ns)   --->   "br label %15" [conv/conv_1.cpp:18]   --->   Operation 633 'br' <Predicate = (icmp_ln21_4)> <Delay = 0.00>

State 30 <SV = 13> <Delay = 15.6>
ST_30 : Operation 634 [1/2] (3.25ns)   --->   "%conv_1_weights_0_4_l = load float* %conv_1_weights_0_4_a, align 16" [conv/conv_1.cpp:26]   --->   Operation 634 'load' 'conv_1_weights_0_4_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_30 : Operation 635 [1/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 635 'load' 'conv_input_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_30 : Operation 636 [2/2] (12.3ns)   --->   "%tmp_1_4 = fmul float %conv_1_weights_0_4_l, %conv_input_load_4" [conv/conv_1.cpp:26]   --->   Operation 636 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 14> <Delay = 34.9>
ST_31 : Operation 637 [1/2] (12.3ns)   --->   "%tmp_1_4 = fmul float %conv_1_weights_0_4_l, %conv_input_load_4" [conv/conv_1.cpp:26]   --->   Operation 637 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 638 [2/2] (22.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_1_4, %tmp_1_4" [conv/conv_1.cpp:26]   --->   Operation 638 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 15> <Delay = 22.5>
ST_32 : Operation 639 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 639 'specloopname' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 640 [1/2] (22.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_1_4, %tmp_1_4" [conv/conv_1.cpp:26]   --->   Operation 640 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 641 [1/1] (0.00ns)   --->   "br label %16" [conv/conv_1.cpp:21]   --->   Operation 641 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 12> <Delay = 33.5>
ST_33 : Operation 642 [1/2] (22.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, 0xBFB3203580000000" [conv/conv_1.cpp:31]   --->   Operation 642 'fadd' 'w_sum_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 643 [1/1] (0.00ns)   --->   "%bitcast_ln34_4 = bitcast float %w_sum_4 to i32" [conv/conv_1.cpp:34]   --->   Operation 643 'bitcast' 'bitcast_ln34_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_4, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 644 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln34_4 = trunc i32 %bitcast_ln34_4 to i23" [conv/conv_1.cpp:34]   --->   Operation 645 'trunc' 'trunc_ln34_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 646 [1/1] (1.55ns)   --->   "%icmp_ln34_8 = icmp ne i8 %tmp_18, -1" [conv/conv_1.cpp:34]   --->   Operation 646 'icmp' 'icmp_ln34_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 647 [1/1] (2.44ns)   --->   "%icmp_ln34_9 = icmp eq i23 %trunc_ln34_4, 0" [conv/conv_1.cpp:34]   --->   Operation 647 'icmp' 'icmp_ln34_9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_4)   --->   "%or_ln34_4 = or i1 %icmp_ln34_9, %icmp_ln34_8" [conv/conv_1.cpp:34]   --->   Operation 648 'or' 'or_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 649 [1/1] (6.78ns)   --->   "%tmp_19 = fcmp ogt float %w_sum_4, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 649 'fcmp' 'tmp_19' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_4)   --->   "%and_ln34_4 = and i1 %or_ln34_4, %tmp_19" [conv/conv_1.cpp:34]   --->   Operation 650 'and' 'and_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 651 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_4 = select i1 %and_ln34_4, float %w_sum_4, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 651 'select' 'select_ln34_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 652 [1/1] (3.25ns)   --->   "store float %select_ln34_4, float* %conv_out_addr_4, align 4" [conv/conv_1.cpp:35]   --->   Operation 652 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_33 : Operation 653 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_16) nounwind" [conv/conv_1.cpp:39]   --->   Operation 653 'specregionend' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 654 [1/1] (1.76ns)   --->   "br label %18" [conv/conv_1.cpp:18]   --->   Operation 654 'br' <Predicate = true> <Delay = 1.76>

State 34 <SV = 13> <Delay = 22.5>
ST_34 : Operation 655 [1/1] (0.00ns)   --->   "%wr_0_5 = phi i2 [ 0, %Filter1_Loop4 ], [ %add_ln18_5, %W_Row_Loop_end5 ]" [conv/conv_1.cpp:18]   --->   Operation 655 'phi' 'wr_0_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 656 [1/1] (0.00ns)   --->   "%w_sum_0_5 = phi float [ 0.000000e+00, %Filter1_Loop4 ], [ %w_sum_1_5, %W_Row_Loop_end5 ]" [conv/conv_1.cpp:26]   --->   Operation 656 'phi' 'w_sum_0_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i2 %wr_0_5 to i5" [conv/conv_1.cpp:18]   --->   Operation 657 'zext' 'zext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 658 [1/1] (0.95ns)   --->   "%icmp_ln18_5 = icmp eq i2 %wr_0_5, -1" [conv/conv_1.cpp:18]   --->   Operation 658 'icmp' 'icmp_ln18_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 659 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 659 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 660 [1/1] (1.56ns)   --->   "%add_ln18_5 = add i2 %wr_0_5, 1" [conv/conv_1.cpp:18]   --->   Operation 660 'add' 'add_ln18_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 661 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_5, label %Filter1_Loop5, label %W_Row_Loop_begin5" [conv/conv_1.cpp:18]   --->   Operation 661 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 662 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 662 'specloopname' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_34 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 663 'specregionbegin' 'tmp_25' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_34 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_145 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_5, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 664 'bitconcatenate' 'tmp_145' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_34 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i4 %tmp_145 to i5" [conv/conv_1.cpp:26]   --->   Operation 665 'zext' 'zext_ln26_19' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_34 : Operation 666 [1/1] (1.73ns)   --->   "%sub_ln26_10 = sub i5 %zext_ln26_19, %zext_ln18_5" [conv/conv_1.cpp:26]   --->   Operation 666 'sub' 'sub_ln26_10' <Predicate = (!icmp_ln18_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 667 [1/1] (1.78ns)   --->   "%add_ln26_5 = add i5 %zext_ln18_5, %r_0" [conv/conv_1.cpp:26]   --->   Operation 667 'add' 'add_ln26_5' <Predicate = (!icmp_ln18_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_146 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_5, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 668 'bitconcatenate' 'tmp_146' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_34 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i10 %tmp_146 to i11" [conv/conv_1.cpp:26]   --->   Operation 669 'zext' 'zext_ln26_20' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_34 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_147 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_5, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 670 'bitconcatenate' 'tmp_147' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_34 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln26_21 = zext i7 %tmp_147 to i11" [conv/conv_1.cpp:26]   --->   Operation 671 'zext' 'zext_ln26_21' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_34 : Operation 672 [1/1] (1.73ns)   --->   "%sub_ln26_11 = sub i11 %zext_ln26_20, %zext_ln26_21" [conv/conv_1.cpp:26]   --->   Operation 672 'sub' 'sub_ln26_11' <Predicate = (!icmp_ln18_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 673 [1/1] (1.76ns)   --->   "br label %19" [conv/conv_1.cpp:21]   --->   Operation 673 'br' <Predicate = (!icmp_ln18_5)> <Delay = 1.76>
ST_34 : Operation 674 [2/2] (22.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, 0x3FC043B6E0000000" [conv/conv_1.cpp:31]   --->   Operation 674 'fadd' 'w_sum_5' <Predicate = (icmp_ln18_5)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 675 'specregionbegin' 'tmp_24' <Predicate = (icmp_ln18_5)> <Delay = 0.00>

State 35 <SV = 14> <Delay = 6.67>
ST_35 : Operation 676 [1/1] (0.00ns)   --->   "%w_sum_1_5 = phi float [ %w_sum_0_5, %W_Row_Loop_begin5 ], [ %w_sum_3_5, %20 ]" [conv/conv_1.cpp:26]   --->   Operation 676 'phi' 'w_sum_1_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 677 [1/1] (0.00ns)   --->   "%wc_0_5 = phi i2 [ 0, %W_Row_Loop_begin5 ], [ %add_ln21_5, %20 ]" [conv/conv_1.cpp:21]   --->   Operation 677 'phi' 'wc_0_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i2 %wc_0_5 to i5" [conv/conv_1.cpp:21]   --->   Operation 678 'zext' 'zext_ln21_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 679 [1/1] (0.95ns)   --->   "%icmp_ln21_5 = icmp eq i2 %wc_0_5, -1" [conv/conv_1.cpp:21]   --->   Operation 679 'icmp' 'icmp_ln21_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 680 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 680 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 681 [1/1] (1.56ns)   --->   "%add_ln21_5 = add i2 %wc_0_5, 1" [conv/conv_1.cpp:21]   --->   Operation 681 'add' 'add_ln21_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 682 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_5, label %W_Row_Loop_end5, label %20" [conv/conv_1.cpp:21]   --->   Operation 682 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 683 [1/1] (1.78ns)   --->   "%add_ln26_74 = add i5 %sub_ln26_10, %zext_ln21_5" [conv/conv_1.cpp:26]   --->   Operation 683 'add' 'add_ln26_74' <Predicate = (!icmp_ln21_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln26_10 = sext i5 %add_ln26_74 to i64" [conv/conv_1.cpp:26]   --->   Operation 684 'sext' 'sext_ln26_10' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_35 : Operation 685 [1/1] (0.00ns)   --->   "%conv_1_weights_0_5_a = getelementptr [9 x float]* @conv_1_weights_0_5, i64 0, i64 %sext_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 685 'getelementptr' 'conv_1_weights_0_5_a' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_35 : Operation 686 [1/1] (1.78ns)   --->   "%add_ln26_37 = add i5 %zext_ln21_5, %c_0" [conv/conv_1.cpp:26]   --->   Operation 686 'add' 'add_ln26_37' <Predicate = (!icmp_ln21_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln26_26 = zext i5 %add_ln26_37 to i11" [conv/conv_1.cpp:26]   --->   Operation 687 'zext' 'zext_ln26_26' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_35 : Operation 688 [1/1] (1.63ns)   --->   "%add_ln26_75 = add i11 %sub_ln26_11, %zext_ln26_26" [conv/conv_1.cpp:26]   --->   Operation 688 'add' 'add_ln26_75' <Predicate = (!icmp_ln21_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln26_11 = sext i11 %add_ln26_75 to i64" [conv/conv_1.cpp:26]   --->   Operation 689 'sext' 'sext_ln26_11' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_35 : Operation 690 [1/1] (0.00ns)   --->   "%conv_input_addr_5 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 690 'getelementptr' 'conv_input_addr_5' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_35 : Operation 691 [2/2] (3.25ns)   --->   "%conv_1_weights_0_5_l = load float* %conv_1_weights_0_5_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 691 'load' 'conv_1_weights_0_5_l' <Predicate = (!icmp_ln21_5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_35 : Operation 692 [2/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 692 'load' 'conv_input_load_5' <Predicate = (!icmp_ln21_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_35 : Operation 693 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_25) nounwind" [conv/conv_1.cpp:30]   --->   Operation 693 'specregionend' 'empty_27' <Predicate = (icmp_ln21_5)> <Delay = 0.00>
ST_35 : Operation 694 [1/1] (0.00ns)   --->   "br label %18" [conv/conv_1.cpp:18]   --->   Operation 694 'br' <Predicate = (icmp_ln21_5)> <Delay = 0.00>

State 36 <SV = 15> <Delay = 15.6>
ST_36 : Operation 695 [1/2] (3.25ns)   --->   "%conv_1_weights_0_5_l = load float* %conv_1_weights_0_5_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 695 'load' 'conv_1_weights_0_5_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_36 : Operation 696 [1/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 696 'load' 'conv_input_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_36 : Operation 697 [2/2] (12.3ns)   --->   "%tmp_1_5 = fmul float %conv_1_weights_0_5_l, %conv_input_load_5" [conv/conv_1.cpp:26]   --->   Operation 697 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 16> <Delay = 34.9>
ST_37 : Operation 698 [1/2] (12.3ns)   --->   "%tmp_1_5 = fmul float %conv_1_weights_0_5_l, %conv_input_load_5" [conv/conv_1.cpp:26]   --->   Operation 698 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 699 [2/2] (22.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_1_5, %tmp_1_5" [conv/conv_1.cpp:26]   --->   Operation 699 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 17> <Delay = 22.5>
ST_38 : Operation 700 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 700 'specloopname' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 701 [1/2] (22.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_1_5, %tmp_1_5" [conv/conv_1.cpp:26]   --->   Operation 701 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 702 [1/1] (0.00ns)   --->   "br label %19" [conv/conv_1.cpp:21]   --->   Operation 702 'br' <Predicate = true> <Delay = 0.00>

State 39 <SV = 14> <Delay = 33.5>
ST_39 : Operation 703 [1/2] (22.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, 0x3FC043B6E0000000" [conv/conv_1.cpp:31]   --->   Operation 703 'fadd' 'w_sum_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 704 [1/1] (0.00ns)   --->   "%bitcast_ln34_5 = bitcast float %w_sum_5 to i32" [conv/conv_1.cpp:34]   --->   Operation 704 'bitcast' 'bitcast_ln34_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_5, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 705 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 706 [1/1] (0.00ns)   --->   "%trunc_ln34_5 = trunc i32 %bitcast_ln34_5 to i23" [conv/conv_1.cpp:34]   --->   Operation 706 'trunc' 'trunc_ln34_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 707 [1/1] (1.55ns)   --->   "%icmp_ln34_10 = icmp ne i8 %tmp_22, -1" [conv/conv_1.cpp:34]   --->   Operation 707 'icmp' 'icmp_ln34_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 708 [1/1] (2.44ns)   --->   "%icmp_ln34_11 = icmp eq i23 %trunc_ln34_5, 0" [conv/conv_1.cpp:34]   --->   Operation 708 'icmp' 'icmp_ln34_11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_5)   --->   "%or_ln34_5 = or i1 %icmp_ln34_11, %icmp_ln34_10" [conv/conv_1.cpp:34]   --->   Operation 709 'or' 'or_ln34_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 710 [1/1] (6.78ns)   --->   "%tmp_23 = fcmp ogt float %w_sum_5, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 710 'fcmp' 'tmp_23' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_5)   --->   "%and_ln34_5 = and i1 %or_ln34_5, %tmp_23" [conv/conv_1.cpp:34]   --->   Operation 711 'and' 'and_ln34_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 712 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_5 = select i1 %and_ln34_5, float %w_sum_5, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 712 'select' 'select_ln34_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 713 [1/1] (3.25ns)   --->   "store float %select_ln34_5, float* %conv_out_addr_5, align 4" [conv/conv_1.cpp:35]   --->   Operation 713 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_39 : Operation 714 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_20) nounwind" [conv/conv_1.cpp:39]   --->   Operation 714 'specregionend' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 715 [1/1] (1.76ns)   --->   "br label %21" [conv/conv_1.cpp:18]   --->   Operation 715 'br' <Predicate = true> <Delay = 1.76>

State 40 <SV = 15> <Delay = 22.5>
ST_40 : Operation 716 [1/1] (0.00ns)   --->   "%wr_0_6 = phi i2 [ 0, %Filter1_Loop5 ], [ %add_ln18_6, %W_Row_Loop_end6 ]" [conv/conv_1.cpp:18]   --->   Operation 716 'phi' 'wr_0_6' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 717 [1/1] (0.00ns)   --->   "%w_sum_0_6 = phi float [ 0.000000e+00, %Filter1_Loop5 ], [ %w_sum_1_6, %W_Row_Loop_end6 ]" [conv/conv_1.cpp:26]   --->   Operation 717 'phi' 'w_sum_0_6' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i2 %wr_0_6 to i5" [conv/conv_1.cpp:18]   --->   Operation 718 'zext' 'zext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 719 [1/1] (0.95ns)   --->   "%icmp_ln18_6 = icmp eq i2 %wr_0_6, -1" [conv/conv_1.cpp:18]   --->   Operation 719 'icmp' 'icmp_ln18_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 720 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 720 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 721 [1/1] (1.56ns)   --->   "%add_ln18_6 = add i2 %wr_0_6, 1" [conv/conv_1.cpp:18]   --->   Operation 721 'add' 'add_ln18_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 722 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_6, label %Filter1_Loop6, label %W_Row_Loop_begin6" [conv/conv_1.cpp:18]   --->   Operation 722 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 723 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 723 'specloopname' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_40 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 724 'specregionbegin' 'tmp_29' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_40 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_148 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_6, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 725 'bitconcatenate' 'tmp_148' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_40 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln26_23 = zext i4 %tmp_148 to i5" [conv/conv_1.cpp:26]   --->   Operation 726 'zext' 'zext_ln26_23' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_40 : Operation 727 [1/1] (1.73ns)   --->   "%sub_ln26_12 = sub i5 %zext_ln26_23, %zext_ln18_6" [conv/conv_1.cpp:26]   --->   Operation 727 'sub' 'sub_ln26_12' <Predicate = (!icmp_ln18_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 728 [1/1] (1.78ns)   --->   "%add_ln26_6 = add i5 %zext_ln18_6, %r_0" [conv/conv_1.cpp:26]   --->   Operation 728 'add' 'add_ln26_6' <Predicate = (!icmp_ln18_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_149 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_6, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 729 'bitconcatenate' 'tmp_149' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_40 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln26_24 = zext i10 %tmp_149 to i11" [conv/conv_1.cpp:26]   --->   Operation 730 'zext' 'zext_ln26_24' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_40 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_150 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_6, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 731 'bitconcatenate' 'tmp_150' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_40 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln26_25 = zext i7 %tmp_150 to i11" [conv/conv_1.cpp:26]   --->   Operation 732 'zext' 'zext_ln26_25' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_40 : Operation 733 [1/1] (1.73ns)   --->   "%sub_ln26_13 = sub i11 %zext_ln26_24, %zext_ln26_25" [conv/conv_1.cpp:26]   --->   Operation 733 'sub' 'sub_ln26_13' <Predicate = (!icmp_ln18_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 734 [1/1] (1.76ns)   --->   "br label %22" [conv/conv_1.cpp:21]   --->   Operation 734 'br' <Predicate = (!icmp_ln18_6)> <Delay = 1.76>
ST_40 : Operation 735 [2/2] (22.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, 0xBF93D40860000000" [conv/conv_1.cpp:31]   --->   Operation 735 'fadd' 'w_sum_6' <Predicate = (icmp_ln18_6)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 736 'specregionbegin' 'tmp_28' <Predicate = (icmp_ln18_6)> <Delay = 0.00>

State 41 <SV = 16> <Delay = 6.67>
ST_41 : Operation 737 [1/1] (0.00ns)   --->   "%w_sum_1_6 = phi float [ %w_sum_0_6, %W_Row_Loop_begin6 ], [ %w_sum_3_6, %23 ]" [conv/conv_1.cpp:26]   --->   Operation 737 'phi' 'w_sum_1_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 738 [1/1] (0.00ns)   --->   "%wc_0_6 = phi i2 [ 0, %W_Row_Loop_begin6 ], [ %add_ln21_6, %23 ]" [conv/conv_1.cpp:21]   --->   Operation 738 'phi' 'wc_0_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i2 %wc_0_6 to i5" [conv/conv_1.cpp:21]   --->   Operation 739 'zext' 'zext_ln21_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 740 [1/1] (0.95ns)   --->   "%icmp_ln21_6 = icmp eq i2 %wc_0_6, -1" [conv/conv_1.cpp:21]   --->   Operation 740 'icmp' 'icmp_ln21_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 741 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 741 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 742 [1/1] (1.56ns)   --->   "%add_ln21_6 = add i2 %wc_0_6, 1" [conv/conv_1.cpp:21]   --->   Operation 742 'add' 'add_ln21_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 743 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_6, label %W_Row_Loop_end6, label %23" [conv/conv_1.cpp:21]   --->   Operation 743 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 744 [1/1] (1.78ns)   --->   "%add_ln26_76 = add i5 %sub_ln26_12, %zext_ln21_6" [conv/conv_1.cpp:26]   --->   Operation 744 'add' 'add_ln26_76' <Predicate = (!icmp_ln21_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln26_12 = sext i5 %add_ln26_76 to i64" [conv/conv_1.cpp:26]   --->   Operation 745 'sext' 'sext_ln26_12' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_41 : Operation 746 [1/1] (0.00ns)   --->   "%conv_1_weights_0_6_a = getelementptr [9 x float]* @conv_1_weights_0_6, i64 0, i64 %sext_ln26_12" [conv/conv_1.cpp:26]   --->   Operation 746 'getelementptr' 'conv_1_weights_0_6_a' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_41 : Operation 747 [1/1] (1.78ns)   --->   "%add_ln26_38 = add i5 %zext_ln21_6, %c_0" [conv/conv_1.cpp:26]   --->   Operation 747 'add' 'add_ln26_38' <Predicate = (!icmp_ln21_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln26_30 = zext i5 %add_ln26_38 to i11" [conv/conv_1.cpp:26]   --->   Operation 748 'zext' 'zext_ln26_30' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_41 : Operation 749 [1/1] (1.63ns)   --->   "%add_ln26_77 = add i11 %sub_ln26_13, %zext_ln26_30" [conv/conv_1.cpp:26]   --->   Operation 749 'add' 'add_ln26_77' <Predicate = (!icmp_ln21_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln26_13 = sext i11 %add_ln26_77 to i64" [conv/conv_1.cpp:26]   --->   Operation 750 'sext' 'sext_ln26_13' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_41 : Operation 751 [1/1] (0.00ns)   --->   "%conv_input_addr_6 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_13" [conv/conv_1.cpp:26]   --->   Operation 751 'getelementptr' 'conv_input_addr_6' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_41 : Operation 752 [2/2] (3.25ns)   --->   "%conv_1_weights_0_6_l = load float* %conv_1_weights_0_6_a, align 8" [conv/conv_1.cpp:26]   --->   Operation 752 'load' 'conv_1_weights_0_6_l' <Predicate = (!icmp_ln21_6)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_41 : Operation 753 [2/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 753 'load' 'conv_input_load_6' <Predicate = (!icmp_ln21_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_41 : Operation 754 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_29) nounwind" [conv/conv_1.cpp:30]   --->   Operation 754 'specregionend' 'empty_31' <Predicate = (icmp_ln21_6)> <Delay = 0.00>
ST_41 : Operation 755 [1/1] (0.00ns)   --->   "br label %21" [conv/conv_1.cpp:18]   --->   Operation 755 'br' <Predicate = (icmp_ln21_6)> <Delay = 0.00>

State 42 <SV = 17> <Delay = 15.6>
ST_42 : Operation 756 [1/2] (3.25ns)   --->   "%conv_1_weights_0_6_l = load float* %conv_1_weights_0_6_a, align 8" [conv/conv_1.cpp:26]   --->   Operation 756 'load' 'conv_1_weights_0_6_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_42 : Operation 757 [1/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 757 'load' 'conv_input_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_42 : Operation 758 [2/2] (12.3ns)   --->   "%tmp_1_6 = fmul float %conv_1_weights_0_6_l, %conv_input_load_6" [conv/conv_1.cpp:26]   --->   Operation 758 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 18> <Delay = 34.9>
ST_43 : Operation 759 [1/2] (12.3ns)   --->   "%tmp_1_6 = fmul float %conv_1_weights_0_6_l, %conv_input_load_6" [conv/conv_1.cpp:26]   --->   Operation 759 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 760 [2/2] (22.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_1_6, %tmp_1_6" [conv/conv_1.cpp:26]   --->   Operation 760 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 19> <Delay = 22.5>
ST_44 : Operation 761 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 761 'specloopname' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 762 [1/2] (22.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_1_6, %tmp_1_6" [conv/conv_1.cpp:26]   --->   Operation 762 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 763 [1/1] (0.00ns)   --->   "br label %22" [conv/conv_1.cpp:21]   --->   Operation 763 'br' <Predicate = true> <Delay = 0.00>

State 45 <SV = 16> <Delay = 33.5>
ST_45 : Operation 764 [1/2] (22.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, 0xBF93D40860000000" [conv/conv_1.cpp:31]   --->   Operation 764 'fadd' 'w_sum_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 765 [1/1] (0.00ns)   --->   "%bitcast_ln34_6 = bitcast float %w_sum_6 to i32" [conv/conv_1.cpp:34]   --->   Operation 765 'bitcast' 'bitcast_ln34_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_6, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 766 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 767 [1/1] (0.00ns)   --->   "%trunc_ln34_6 = trunc i32 %bitcast_ln34_6 to i23" [conv/conv_1.cpp:34]   --->   Operation 767 'trunc' 'trunc_ln34_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 768 [1/1] (1.55ns)   --->   "%icmp_ln34_12 = icmp ne i8 %tmp_26, -1" [conv/conv_1.cpp:34]   --->   Operation 768 'icmp' 'icmp_ln34_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 769 [1/1] (2.44ns)   --->   "%icmp_ln34_13 = icmp eq i23 %trunc_ln34_6, 0" [conv/conv_1.cpp:34]   --->   Operation 769 'icmp' 'icmp_ln34_13' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%or_ln34_6 = or i1 %icmp_ln34_13, %icmp_ln34_12" [conv/conv_1.cpp:34]   --->   Operation 770 'or' 'or_ln34_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 771 [1/1] (6.78ns)   --->   "%tmp_27 = fcmp ogt float %w_sum_6, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 771 'fcmp' 'tmp_27' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%and_ln34_6 = and i1 %or_ln34_6, %tmp_27" [conv/conv_1.cpp:34]   --->   Operation 772 'and' 'and_ln34_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 773 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_6 = select i1 %and_ln34_6, float %w_sum_6, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 773 'select' 'select_ln34_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 774 [1/1] (3.25ns)   --->   "store float %select_ln34_6, float* %conv_out_addr_6, align 4" [conv/conv_1.cpp:35]   --->   Operation 774 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_45 : Operation 775 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_24) nounwind" [conv/conv_1.cpp:39]   --->   Operation 775 'specregionend' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 776 [1/1] (1.76ns)   --->   "br label %24" [conv/conv_1.cpp:18]   --->   Operation 776 'br' <Predicate = true> <Delay = 1.76>

State 46 <SV = 17> <Delay = 22.5>
ST_46 : Operation 777 [1/1] (0.00ns)   --->   "%wr_0_7 = phi i2 [ 0, %Filter1_Loop6 ], [ %add_ln18_7, %W_Row_Loop_end7 ]" [conv/conv_1.cpp:18]   --->   Operation 777 'phi' 'wr_0_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 778 [1/1] (0.00ns)   --->   "%w_sum_0_7 = phi float [ 0.000000e+00, %Filter1_Loop6 ], [ %w_sum_1_7, %W_Row_Loop_end7 ]" [conv/conv_1.cpp:26]   --->   Operation 778 'phi' 'w_sum_0_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i2 %wr_0_7 to i5" [conv/conv_1.cpp:18]   --->   Operation 779 'zext' 'zext_ln18_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 780 [1/1] (0.95ns)   --->   "%icmp_ln18_7 = icmp eq i2 %wr_0_7, -1" [conv/conv_1.cpp:18]   --->   Operation 780 'icmp' 'icmp_ln18_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 781 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 781 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 782 [1/1] (1.56ns)   --->   "%add_ln18_7 = add i2 %wr_0_7, 1" [conv/conv_1.cpp:18]   --->   Operation 782 'add' 'add_ln18_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 783 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_7, label %Filter1_Loop7, label %W_Row_Loop_begin7" [conv/conv_1.cpp:18]   --->   Operation 783 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 784 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 784 'specloopname' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_46 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 785 'specregionbegin' 'tmp_33' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_46 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_151 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_7, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 786 'bitconcatenate' 'tmp_151' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_46 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln26_27 = zext i4 %tmp_151 to i5" [conv/conv_1.cpp:26]   --->   Operation 787 'zext' 'zext_ln26_27' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_46 : Operation 788 [1/1] (1.73ns)   --->   "%sub_ln26_14 = sub i5 %zext_ln26_27, %zext_ln18_7" [conv/conv_1.cpp:26]   --->   Operation 788 'sub' 'sub_ln26_14' <Predicate = (!icmp_ln18_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 789 [1/1] (1.78ns)   --->   "%add_ln26_7 = add i5 %zext_ln18_7, %r_0" [conv/conv_1.cpp:26]   --->   Operation 789 'add' 'add_ln26_7' <Predicate = (!icmp_ln18_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_152 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_7, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 790 'bitconcatenate' 'tmp_152' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_46 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln26_28 = zext i10 %tmp_152 to i11" [conv/conv_1.cpp:26]   --->   Operation 791 'zext' 'zext_ln26_28' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_46 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_153 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_7, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 792 'bitconcatenate' 'tmp_153' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_46 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln26_29 = zext i7 %tmp_153 to i11" [conv/conv_1.cpp:26]   --->   Operation 793 'zext' 'zext_ln26_29' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_46 : Operation 794 [1/1] (1.73ns)   --->   "%sub_ln26_15 = sub i11 %zext_ln26_28, %zext_ln26_29" [conv/conv_1.cpp:26]   --->   Operation 794 'sub' 'sub_ln26_15' <Predicate = (!icmp_ln18_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 795 [1/1] (1.76ns)   --->   "br label %25" [conv/conv_1.cpp:21]   --->   Operation 795 'br' <Predicate = (!icmp_ln18_7)> <Delay = 1.76>
ST_46 : Operation 796 [2/2] (22.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, 0xBFA6EEE320000000" [conv/conv_1.cpp:31]   --->   Operation 796 'fadd' 'w_sum_7' <Predicate = (icmp_ln18_7)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 797 'specregionbegin' 'tmp_32' <Predicate = (icmp_ln18_7)> <Delay = 0.00>

State 47 <SV = 18> <Delay = 6.67>
ST_47 : Operation 798 [1/1] (0.00ns)   --->   "%w_sum_1_7 = phi float [ %w_sum_0_7, %W_Row_Loop_begin7 ], [ %w_sum_3_7, %26 ]" [conv/conv_1.cpp:26]   --->   Operation 798 'phi' 'w_sum_1_7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 799 [1/1] (0.00ns)   --->   "%wc_0_7 = phi i2 [ 0, %W_Row_Loop_begin7 ], [ %add_ln21_7, %26 ]" [conv/conv_1.cpp:21]   --->   Operation 799 'phi' 'wc_0_7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i2 %wc_0_7 to i5" [conv/conv_1.cpp:21]   --->   Operation 800 'zext' 'zext_ln21_7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 801 [1/1] (0.95ns)   --->   "%icmp_ln21_7 = icmp eq i2 %wc_0_7, -1" [conv/conv_1.cpp:21]   --->   Operation 801 'icmp' 'icmp_ln21_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 802 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 802 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 803 [1/1] (1.56ns)   --->   "%add_ln21_7 = add i2 %wc_0_7, 1" [conv/conv_1.cpp:21]   --->   Operation 803 'add' 'add_ln21_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 804 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_7, label %W_Row_Loop_end7, label %26" [conv/conv_1.cpp:21]   --->   Operation 804 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 805 [1/1] (1.78ns)   --->   "%add_ln26_78 = add i5 %sub_ln26_14, %zext_ln21_7" [conv/conv_1.cpp:26]   --->   Operation 805 'add' 'add_ln26_78' <Predicate = (!icmp_ln21_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln26_14 = sext i5 %add_ln26_78 to i64" [conv/conv_1.cpp:26]   --->   Operation 806 'sext' 'sext_ln26_14' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_47 : Operation 807 [1/1] (0.00ns)   --->   "%conv_1_weights_0_7_a = getelementptr [9 x float]* @conv_1_weights_0_7, i64 0, i64 %sext_ln26_14" [conv/conv_1.cpp:26]   --->   Operation 807 'getelementptr' 'conv_1_weights_0_7_a' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_47 : Operation 808 [1/1] (1.78ns)   --->   "%add_ln26_39 = add i5 %zext_ln21_7, %c_0" [conv/conv_1.cpp:26]   --->   Operation 808 'add' 'add_ln26_39' <Predicate = (!icmp_ln21_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln26_34 = zext i5 %add_ln26_39 to i11" [conv/conv_1.cpp:26]   --->   Operation 809 'zext' 'zext_ln26_34' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_47 : Operation 810 [1/1] (1.63ns)   --->   "%add_ln26_79 = add i11 %sub_ln26_15, %zext_ln26_34" [conv/conv_1.cpp:26]   --->   Operation 810 'add' 'add_ln26_79' <Predicate = (!icmp_ln21_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln26_15 = sext i11 %add_ln26_79 to i64" [conv/conv_1.cpp:26]   --->   Operation 811 'sext' 'sext_ln26_15' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_47 : Operation 812 [1/1] (0.00ns)   --->   "%conv_input_addr_7 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_15" [conv/conv_1.cpp:26]   --->   Operation 812 'getelementptr' 'conv_input_addr_7' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_47 : Operation 813 [2/2] (3.25ns)   --->   "%conv_1_weights_0_7_l = load float* %conv_1_weights_0_7_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 813 'load' 'conv_1_weights_0_7_l' <Predicate = (!icmp_ln21_7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_47 : Operation 814 [2/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 814 'load' 'conv_input_load_7' <Predicate = (!icmp_ln21_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_47 : Operation 815 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_33) nounwind" [conv/conv_1.cpp:30]   --->   Operation 815 'specregionend' 'empty_35' <Predicate = (icmp_ln21_7)> <Delay = 0.00>
ST_47 : Operation 816 [1/1] (0.00ns)   --->   "br label %24" [conv/conv_1.cpp:18]   --->   Operation 816 'br' <Predicate = (icmp_ln21_7)> <Delay = 0.00>

State 48 <SV = 19> <Delay = 15.6>
ST_48 : Operation 817 [1/2] (3.25ns)   --->   "%conv_1_weights_0_7_l = load float* %conv_1_weights_0_7_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 817 'load' 'conv_1_weights_0_7_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_48 : Operation 818 [1/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 818 'load' 'conv_input_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_48 : Operation 819 [2/2] (12.3ns)   --->   "%tmp_1_7 = fmul float %conv_1_weights_0_7_l, %conv_input_load_7" [conv/conv_1.cpp:26]   --->   Operation 819 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 20> <Delay = 34.9>
ST_49 : Operation 820 [1/2] (12.3ns)   --->   "%tmp_1_7 = fmul float %conv_1_weights_0_7_l, %conv_input_load_7" [conv/conv_1.cpp:26]   --->   Operation 820 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 821 [2/2] (22.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_1_7, %tmp_1_7" [conv/conv_1.cpp:26]   --->   Operation 821 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 21> <Delay = 22.5>
ST_50 : Operation 822 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 822 'specloopname' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 823 [1/2] (22.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_1_7, %tmp_1_7" [conv/conv_1.cpp:26]   --->   Operation 823 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 824 [1/1] (0.00ns)   --->   "br label %25" [conv/conv_1.cpp:21]   --->   Operation 824 'br' <Predicate = true> <Delay = 0.00>

State 51 <SV = 18> <Delay = 33.5>
ST_51 : Operation 825 [1/2] (22.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, 0xBFA6EEE320000000" [conv/conv_1.cpp:31]   --->   Operation 825 'fadd' 'w_sum_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 826 [1/1] (0.00ns)   --->   "%bitcast_ln34_7 = bitcast float %w_sum_7 to i32" [conv/conv_1.cpp:34]   --->   Operation 826 'bitcast' 'bitcast_ln34_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_7, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 827 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln34_7 = trunc i32 %bitcast_ln34_7 to i23" [conv/conv_1.cpp:34]   --->   Operation 828 'trunc' 'trunc_ln34_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 829 [1/1] (1.55ns)   --->   "%icmp_ln34_14 = icmp ne i8 %tmp_30, -1" [conv/conv_1.cpp:34]   --->   Operation 829 'icmp' 'icmp_ln34_14' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 830 [1/1] (2.44ns)   --->   "%icmp_ln34_15 = icmp eq i23 %trunc_ln34_7, 0" [conv/conv_1.cpp:34]   --->   Operation 830 'icmp' 'icmp_ln34_15' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_7)   --->   "%or_ln34_7 = or i1 %icmp_ln34_15, %icmp_ln34_14" [conv/conv_1.cpp:34]   --->   Operation 831 'or' 'or_ln34_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 832 [1/1] (6.78ns)   --->   "%tmp_31 = fcmp ogt float %w_sum_7, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 832 'fcmp' 'tmp_31' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_7)   --->   "%and_ln34_7 = and i1 %or_ln34_7, %tmp_31" [conv/conv_1.cpp:34]   --->   Operation 833 'and' 'and_ln34_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 834 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_7 = select i1 %and_ln34_7, float %w_sum_7, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 834 'select' 'select_ln34_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 835 [1/1] (3.25ns)   --->   "store float %select_ln34_7, float* %conv_out_addr_7, align 4" [conv/conv_1.cpp:35]   --->   Operation 835 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_51 : Operation 836 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_28) nounwind" [conv/conv_1.cpp:39]   --->   Operation 836 'specregionend' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 837 [1/1] (1.76ns)   --->   "br label %27" [conv/conv_1.cpp:18]   --->   Operation 837 'br' <Predicate = true> <Delay = 1.76>

State 52 <SV = 19> <Delay = 22.5>
ST_52 : Operation 838 [1/1] (0.00ns)   --->   "%wr_0_8 = phi i2 [ 0, %Filter1_Loop7 ], [ %add_ln18_8, %W_Row_Loop_end8 ]" [conv/conv_1.cpp:18]   --->   Operation 838 'phi' 'wr_0_8' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 839 [1/1] (0.00ns)   --->   "%w_sum_0_8 = phi float [ 0.000000e+00, %Filter1_Loop7 ], [ %w_sum_1_8, %W_Row_Loop_end8 ]" [conv/conv_1.cpp:26]   --->   Operation 839 'phi' 'w_sum_0_8' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i2 %wr_0_8 to i5" [conv/conv_1.cpp:18]   --->   Operation 840 'zext' 'zext_ln18_8' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 841 [1/1] (0.95ns)   --->   "%icmp_ln18_8 = icmp eq i2 %wr_0_8, -1" [conv/conv_1.cpp:18]   --->   Operation 841 'icmp' 'icmp_ln18_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 842 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 842 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 843 [1/1] (1.56ns)   --->   "%add_ln18_8 = add i2 %wr_0_8, 1" [conv/conv_1.cpp:18]   --->   Operation 843 'add' 'add_ln18_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 844 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_8, label %Filter1_Loop8, label %W_Row_Loop_begin8" [conv/conv_1.cpp:18]   --->   Operation 844 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 845 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 845 'specloopname' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_52 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 846 'specregionbegin' 'tmp_37' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_52 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_154 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_8, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 847 'bitconcatenate' 'tmp_154' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_52 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln26_31 = zext i4 %tmp_154 to i5" [conv/conv_1.cpp:26]   --->   Operation 848 'zext' 'zext_ln26_31' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_52 : Operation 849 [1/1] (1.73ns)   --->   "%sub_ln26_16 = sub i5 %zext_ln26_31, %zext_ln18_8" [conv/conv_1.cpp:26]   --->   Operation 849 'sub' 'sub_ln26_16' <Predicate = (!icmp_ln18_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 850 [1/1] (1.78ns)   --->   "%add_ln26_8 = add i5 %zext_ln18_8, %r_0" [conv/conv_1.cpp:26]   --->   Operation 850 'add' 'add_ln26_8' <Predicate = (!icmp_ln18_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_155 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_8, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 851 'bitconcatenate' 'tmp_155' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_52 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln26_32 = zext i10 %tmp_155 to i11" [conv/conv_1.cpp:26]   --->   Operation 852 'zext' 'zext_ln26_32' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_52 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_156 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_8, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 853 'bitconcatenate' 'tmp_156' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_52 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln26_33 = zext i7 %tmp_156 to i11" [conv/conv_1.cpp:26]   --->   Operation 854 'zext' 'zext_ln26_33' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_52 : Operation 855 [1/1] (1.73ns)   --->   "%sub_ln26_17 = sub i11 %zext_ln26_32, %zext_ln26_33" [conv/conv_1.cpp:26]   --->   Operation 855 'sub' 'sub_ln26_17' <Predicate = (!icmp_ln18_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 856 [1/1] (1.76ns)   --->   "br label %28" [conv/conv_1.cpp:21]   --->   Operation 856 'br' <Predicate = (!icmp_ln18_8)> <Delay = 1.76>
ST_52 : Operation 857 [2/2] (22.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, 0xBF98F2B2E0000000" [conv/conv_1.cpp:31]   --->   Operation 857 'fadd' 'w_sum_8' <Predicate = (icmp_ln18_8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 858 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 858 'specregionbegin' 'tmp_36' <Predicate = (icmp_ln18_8)> <Delay = 0.00>

State 53 <SV = 20> <Delay = 6.67>
ST_53 : Operation 859 [1/1] (0.00ns)   --->   "%w_sum_1_8 = phi float [ %w_sum_0_8, %W_Row_Loop_begin8 ], [ %w_sum_3_8, %29 ]" [conv/conv_1.cpp:26]   --->   Operation 859 'phi' 'w_sum_1_8' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 860 [1/1] (0.00ns)   --->   "%wc_0_8 = phi i2 [ 0, %W_Row_Loop_begin8 ], [ %add_ln21_8, %29 ]" [conv/conv_1.cpp:21]   --->   Operation 860 'phi' 'wc_0_8' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln21_8 = zext i2 %wc_0_8 to i5" [conv/conv_1.cpp:21]   --->   Operation 861 'zext' 'zext_ln21_8' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 862 [1/1] (0.95ns)   --->   "%icmp_ln21_8 = icmp eq i2 %wc_0_8, -1" [conv/conv_1.cpp:21]   --->   Operation 862 'icmp' 'icmp_ln21_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 863 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 863 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 864 [1/1] (1.56ns)   --->   "%add_ln21_8 = add i2 %wc_0_8, 1" [conv/conv_1.cpp:21]   --->   Operation 864 'add' 'add_ln21_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 865 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_8, label %W_Row_Loop_end8, label %29" [conv/conv_1.cpp:21]   --->   Operation 865 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 866 [1/1] (1.78ns)   --->   "%add_ln26_80 = add i5 %sub_ln26_16, %zext_ln21_8" [conv/conv_1.cpp:26]   --->   Operation 866 'add' 'add_ln26_80' <Predicate = (!icmp_ln21_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln26_16 = sext i5 %add_ln26_80 to i64" [conv/conv_1.cpp:26]   --->   Operation 867 'sext' 'sext_ln26_16' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_53 : Operation 868 [1/1] (0.00ns)   --->   "%conv_1_weights_0_8_a = getelementptr [9 x float]* @conv_1_weights_0_8, i64 0, i64 %sext_ln26_16" [conv/conv_1.cpp:26]   --->   Operation 868 'getelementptr' 'conv_1_weights_0_8_a' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_53 : Operation 869 [1/1] (1.78ns)   --->   "%add_ln26_40 = add i5 %zext_ln21_8, %c_0" [conv/conv_1.cpp:26]   --->   Operation 869 'add' 'add_ln26_40' <Predicate = (!icmp_ln21_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln26_38 = zext i5 %add_ln26_40 to i11" [conv/conv_1.cpp:26]   --->   Operation 870 'zext' 'zext_ln26_38' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_53 : Operation 871 [1/1] (1.63ns)   --->   "%add_ln26_81 = add i11 %sub_ln26_17, %zext_ln26_38" [conv/conv_1.cpp:26]   --->   Operation 871 'add' 'add_ln26_81' <Predicate = (!icmp_ln21_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln26_17 = sext i11 %add_ln26_81 to i64" [conv/conv_1.cpp:26]   --->   Operation 872 'sext' 'sext_ln26_17' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_53 : Operation 873 [1/1] (0.00ns)   --->   "%conv_input_addr_8 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_17" [conv/conv_1.cpp:26]   --->   Operation 873 'getelementptr' 'conv_input_addr_8' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_53 : Operation 874 [2/2] (3.25ns)   --->   "%conv_1_weights_0_8_l = load float* %conv_1_weights_0_8_a, align 16" [conv/conv_1.cpp:26]   --->   Operation 874 'load' 'conv_1_weights_0_8_l' <Predicate = (!icmp_ln21_8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_53 : Operation 875 [2/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 875 'load' 'conv_input_load_8' <Predicate = (!icmp_ln21_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_53 : Operation 876 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_37) nounwind" [conv/conv_1.cpp:30]   --->   Operation 876 'specregionend' 'empty_39' <Predicate = (icmp_ln21_8)> <Delay = 0.00>
ST_53 : Operation 877 [1/1] (0.00ns)   --->   "br label %27" [conv/conv_1.cpp:18]   --->   Operation 877 'br' <Predicate = (icmp_ln21_8)> <Delay = 0.00>

State 54 <SV = 21> <Delay = 15.6>
ST_54 : Operation 878 [1/2] (3.25ns)   --->   "%conv_1_weights_0_8_l = load float* %conv_1_weights_0_8_a, align 16" [conv/conv_1.cpp:26]   --->   Operation 878 'load' 'conv_1_weights_0_8_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_54 : Operation 879 [1/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 879 'load' 'conv_input_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_54 : Operation 880 [2/2] (12.3ns)   --->   "%tmp_1_8 = fmul float %conv_1_weights_0_8_l, %conv_input_load_8" [conv/conv_1.cpp:26]   --->   Operation 880 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 22> <Delay = 34.9>
ST_55 : Operation 881 [1/2] (12.3ns)   --->   "%tmp_1_8 = fmul float %conv_1_weights_0_8_l, %conv_input_load_8" [conv/conv_1.cpp:26]   --->   Operation 881 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 882 [2/2] (22.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_1_8, %tmp_1_8" [conv/conv_1.cpp:26]   --->   Operation 882 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 23> <Delay = 22.5>
ST_56 : Operation 883 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 883 'specloopname' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 884 [1/2] (22.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_1_8, %tmp_1_8" [conv/conv_1.cpp:26]   --->   Operation 884 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 885 [1/1] (0.00ns)   --->   "br label %28" [conv/conv_1.cpp:21]   --->   Operation 885 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 20> <Delay = 33.5>
ST_57 : Operation 886 [1/2] (22.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, 0xBF98F2B2E0000000" [conv/conv_1.cpp:31]   --->   Operation 886 'fadd' 'w_sum_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 887 [1/1] (0.00ns)   --->   "%bitcast_ln34_8 = bitcast float %w_sum_8 to i32" [conv/conv_1.cpp:34]   --->   Operation 887 'bitcast' 'bitcast_ln34_8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_8, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 888 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 889 [1/1] (0.00ns)   --->   "%trunc_ln34_8 = trunc i32 %bitcast_ln34_8 to i23" [conv/conv_1.cpp:34]   --->   Operation 889 'trunc' 'trunc_ln34_8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 890 [1/1] (1.55ns)   --->   "%icmp_ln34_16 = icmp ne i8 %tmp_34, -1" [conv/conv_1.cpp:34]   --->   Operation 890 'icmp' 'icmp_ln34_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 891 [1/1] (2.44ns)   --->   "%icmp_ln34_17 = icmp eq i23 %trunc_ln34_8, 0" [conv/conv_1.cpp:34]   --->   Operation 891 'icmp' 'icmp_ln34_17' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%or_ln34_8 = or i1 %icmp_ln34_17, %icmp_ln34_16" [conv/conv_1.cpp:34]   --->   Operation 892 'or' 'or_ln34_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 893 [1/1] (6.78ns)   --->   "%tmp_35 = fcmp ogt float %w_sum_8, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 893 'fcmp' 'tmp_35' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%and_ln34_8 = and i1 %or_ln34_8, %tmp_35" [conv/conv_1.cpp:34]   --->   Operation 894 'and' 'and_ln34_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 895 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_8 = select i1 %and_ln34_8, float %w_sum_8, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 895 'select' 'select_ln34_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 896 [1/1] (3.25ns)   --->   "store float %select_ln34_8, float* %conv_out_addr_8, align 4" [conv/conv_1.cpp:35]   --->   Operation 896 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_57 : Operation 897 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_32) nounwind" [conv/conv_1.cpp:39]   --->   Operation 897 'specregionend' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 898 [1/1] (1.76ns)   --->   "br label %30" [conv/conv_1.cpp:18]   --->   Operation 898 'br' <Predicate = true> <Delay = 1.76>

State 58 <SV = 21> <Delay = 22.5>
ST_58 : Operation 899 [1/1] (0.00ns)   --->   "%wr_0_9 = phi i2 [ 0, %Filter1_Loop8 ], [ %add_ln18_9, %W_Row_Loop_end9 ]" [conv/conv_1.cpp:18]   --->   Operation 899 'phi' 'wr_0_9' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 900 [1/1] (0.00ns)   --->   "%w_sum_0_9 = phi float [ 0.000000e+00, %Filter1_Loop8 ], [ %w_sum_1_9, %W_Row_Loop_end9 ]" [conv/conv_1.cpp:26]   --->   Operation 900 'phi' 'w_sum_0_9' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i2 %wr_0_9 to i5" [conv/conv_1.cpp:18]   --->   Operation 901 'zext' 'zext_ln18_9' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 902 [1/1] (0.95ns)   --->   "%icmp_ln18_9 = icmp eq i2 %wr_0_9, -1" [conv/conv_1.cpp:18]   --->   Operation 902 'icmp' 'icmp_ln18_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 903 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 903 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 904 [1/1] (1.56ns)   --->   "%add_ln18_9 = add i2 %wr_0_9, 1" [conv/conv_1.cpp:18]   --->   Operation 904 'add' 'add_ln18_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 905 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_9, label %Filter1_Loop9, label %W_Row_Loop_begin9" [conv/conv_1.cpp:18]   --->   Operation 905 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 906 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 906 'specloopname' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_58 : Operation 907 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 907 'specregionbegin' 'tmp_41' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_58 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_157 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_9, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 908 'bitconcatenate' 'tmp_157' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_58 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln26_35 = zext i4 %tmp_157 to i5" [conv/conv_1.cpp:26]   --->   Operation 909 'zext' 'zext_ln26_35' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_58 : Operation 910 [1/1] (1.73ns)   --->   "%sub_ln26_18 = sub i5 %zext_ln26_35, %zext_ln18_9" [conv/conv_1.cpp:26]   --->   Operation 910 'sub' 'sub_ln26_18' <Predicate = (!icmp_ln18_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 911 [1/1] (1.78ns)   --->   "%add_ln26_9 = add i5 %zext_ln18_9, %r_0" [conv/conv_1.cpp:26]   --->   Operation 911 'add' 'add_ln26_9' <Predicate = (!icmp_ln18_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_158 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_9, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 912 'bitconcatenate' 'tmp_158' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_58 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln26_36 = zext i10 %tmp_158 to i11" [conv/conv_1.cpp:26]   --->   Operation 913 'zext' 'zext_ln26_36' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_58 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_159 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_9, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 914 'bitconcatenate' 'tmp_159' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_58 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln26_37 = zext i7 %tmp_159 to i11" [conv/conv_1.cpp:26]   --->   Operation 915 'zext' 'zext_ln26_37' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_58 : Operation 916 [1/1] (1.73ns)   --->   "%sub_ln26_19 = sub i11 %zext_ln26_36, %zext_ln26_37" [conv/conv_1.cpp:26]   --->   Operation 916 'sub' 'sub_ln26_19' <Predicate = (!icmp_ln18_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 917 [1/1] (1.76ns)   --->   "br label %31" [conv/conv_1.cpp:21]   --->   Operation 917 'br' <Predicate = (!icmp_ln18_9)> <Delay = 1.76>
ST_58 : Operation 918 [2/2] (22.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, 0xBFA6A166C0000000" [conv/conv_1.cpp:31]   --->   Operation 918 'fadd' 'w_sum_9' <Predicate = (icmp_ln18_9)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 919 'specregionbegin' 'tmp_40' <Predicate = (icmp_ln18_9)> <Delay = 0.00>

State 59 <SV = 22> <Delay = 6.67>
ST_59 : Operation 920 [1/1] (0.00ns)   --->   "%w_sum_1_9 = phi float [ %w_sum_0_9, %W_Row_Loop_begin9 ], [ %w_sum_3_9, %32 ]" [conv/conv_1.cpp:26]   --->   Operation 920 'phi' 'w_sum_1_9' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 921 [1/1] (0.00ns)   --->   "%wc_0_9 = phi i2 [ 0, %W_Row_Loop_begin9 ], [ %add_ln21_9, %32 ]" [conv/conv_1.cpp:21]   --->   Operation 921 'phi' 'wc_0_9' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 922 [1/1] (0.00ns)   --->   "%zext_ln21_9 = zext i2 %wc_0_9 to i5" [conv/conv_1.cpp:21]   --->   Operation 922 'zext' 'zext_ln21_9' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 923 [1/1] (0.95ns)   --->   "%icmp_ln21_9 = icmp eq i2 %wc_0_9, -1" [conv/conv_1.cpp:21]   --->   Operation 923 'icmp' 'icmp_ln21_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 924 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 924 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 925 [1/1] (1.56ns)   --->   "%add_ln21_9 = add i2 %wc_0_9, 1" [conv/conv_1.cpp:21]   --->   Operation 925 'add' 'add_ln21_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 926 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_9, label %W_Row_Loop_end9, label %32" [conv/conv_1.cpp:21]   --->   Operation 926 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 927 [1/1] (1.78ns)   --->   "%add_ln26_82 = add i5 %sub_ln26_18, %zext_ln21_9" [conv/conv_1.cpp:26]   --->   Operation 927 'add' 'add_ln26_82' <Predicate = (!icmp_ln21_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln26_18 = sext i5 %add_ln26_82 to i64" [conv/conv_1.cpp:26]   --->   Operation 928 'sext' 'sext_ln26_18' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_59 : Operation 929 [1/1] (0.00ns)   --->   "%conv_1_weights_0_9_a = getelementptr [9 x float]* @conv_1_weights_0_9, i64 0, i64 %sext_ln26_18" [conv/conv_1.cpp:26]   --->   Operation 929 'getelementptr' 'conv_1_weights_0_9_a' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_59 : Operation 930 [1/1] (1.78ns)   --->   "%add_ln26_41 = add i5 %zext_ln21_9, %c_0" [conv/conv_1.cpp:26]   --->   Operation 930 'add' 'add_ln26_41' <Predicate = (!icmp_ln21_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln26_42 = zext i5 %add_ln26_41 to i11" [conv/conv_1.cpp:26]   --->   Operation 931 'zext' 'zext_ln26_42' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_59 : Operation 932 [1/1] (1.63ns)   --->   "%add_ln26_83 = add i11 %sub_ln26_19, %zext_ln26_42" [conv/conv_1.cpp:26]   --->   Operation 932 'add' 'add_ln26_83' <Predicate = (!icmp_ln21_9)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln26_19 = sext i11 %add_ln26_83 to i64" [conv/conv_1.cpp:26]   --->   Operation 933 'sext' 'sext_ln26_19' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_59 : Operation 934 [1/1] (0.00ns)   --->   "%conv_input_addr_9 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_19" [conv/conv_1.cpp:26]   --->   Operation 934 'getelementptr' 'conv_input_addr_9' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_59 : Operation 935 [2/2] (3.25ns)   --->   "%conv_1_weights_0_9_l = load float* %conv_1_weights_0_9_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 935 'load' 'conv_1_weights_0_9_l' <Predicate = (!icmp_ln21_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_59 : Operation 936 [2/2] (3.25ns)   --->   "%conv_input_load_9 = load float* %conv_input_addr_9, align 4" [conv/conv_1.cpp:26]   --->   Operation 936 'load' 'conv_input_load_9' <Predicate = (!icmp_ln21_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_59 : Operation 937 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_41) nounwind" [conv/conv_1.cpp:30]   --->   Operation 937 'specregionend' 'empty_43' <Predicate = (icmp_ln21_9)> <Delay = 0.00>
ST_59 : Operation 938 [1/1] (0.00ns)   --->   "br label %30" [conv/conv_1.cpp:18]   --->   Operation 938 'br' <Predicate = (icmp_ln21_9)> <Delay = 0.00>

State 60 <SV = 23> <Delay = 15.6>
ST_60 : Operation 939 [1/2] (3.25ns)   --->   "%conv_1_weights_0_9_l = load float* %conv_1_weights_0_9_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 939 'load' 'conv_1_weights_0_9_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_60 : Operation 940 [1/2] (3.25ns)   --->   "%conv_input_load_9 = load float* %conv_input_addr_9, align 4" [conv/conv_1.cpp:26]   --->   Operation 940 'load' 'conv_input_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_60 : Operation 941 [2/2] (12.3ns)   --->   "%tmp_1_9 = fmul float %conv_1_weights_0_9_l, %conv_input_load_9" [conv/conv_1.cpp:26]   --->   Operation 941 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 24> <Delay = 34.9>
ST_61 : Operation 942 [1/2] (12.3ns)   --->   "%tmp_1_9 = fmul float %conv_1_weights_0_9_l, %conv_input_load_9" [conv/conv_1.cpp:26]   --->   Operation 942 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 943 [2/2] (22.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_1_9, %tmp_1_9" [conv/conv_1.cpp:26]   --->   Operation 943 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 25> <Delay = 22.5>
ST_62 : Operation 944 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 944 'specloopname' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 945 [1/2] (22.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_1_9, %tmp_1_9" [conv/conv_1.cpp:26]   --->   Operation 945 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 946 [1/1] (0.00ns)   --->   "br label %31" [conv/conv_1.cpp:21]   --->   Operation 946 'br' <Predicate = true> <Delay = 0.00>

State 63 <SV = 22> <Delay = 33.5>
ST_63 : Operation 947 [1/2] (22.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, 0xBFA6A166C0000000" [conv/conv_1.cpp:31]   --->   Operation 947 'fadd' 'w_sum_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 948 [1/1] (0.00ns)   --->   "%bitcast_ln34_9 = bitcast float %w_sum_9 to i32" [conv/conv_1.cpp:34]   --->   Operation 948 'bitcast' 'bitcast_ln34_9' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_9, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 949 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 950 [1/1] (0.00ns)   --->   "%trunc_ln34_9 = trunc i32 %bitcast_ln34_9 to i23" [conv/conv_1.cpp:34]   --->   Operation 950 'trunc' 'trunc_ln34_9' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 951 [1/1] (1.55ns)   --->   "%icmp_ln34_18 = icmp ne i8 %tmp_38, -1" [conv/conv_1.cpp:34]   --->   Operation 951 'icmp' 'icmp_ln34_18' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 952 [1/1] (2.44ns)   --->   "%icmp_ln34_19 = icmp eq i23 %trunc_ln34_9, 0" [conv/conv_1.cpp:34]   --->   Operation 952 'icmp' 'icmp_ln34_19' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_9)   --->   "%or_ln34_9 = or i1 %icmp_ln34_19, %icmp_ln34_18" [conv/conv_1.cpp:34]   --->   Operation 953 'or' 'or_ln34_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 954 [1/1] (6.78ns)   --->   "%tmp_39 = fcmp ogt float %w_sum_9, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 954 'fcmp' 'tmp_39' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_9)   --->   "%and_ln34_9 = and i1 %or_ln34_9, %tmp_39" [conv/conv_1.cpp:34]   --->   Operation 955 'and' 'and_ln34_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 956 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_9 = select i1 %and_ln34_9, float %w_sum_9, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 956 'select' 'select_ln34_9' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 957 [1/1] (3.25ns)   --->   "store float %select_ln34_9, float* %conv_out_addr_9, align 4" [conv/conv_1.cpp:35]   --->   Operation 957 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_63 : Operation 958 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_36) nounwind" [conv/conv_1.cpp:39]   --->   Operation 958 'specregionend' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 959 [1/1] (1.76ns)   --->   "br label %33" [conv/conv_1.cpp:18]   --->   Operation 959 'br' <Predicate = true> <Delay = 1.76>

State 64 <SV = 23> <Delay = 22.5>
ST_64 : Operation 960 [1/1] (0.00ns)   --->   "%wr_0_10 = phi i2 [ 0, %Filter1_Loop9 ], [ %add_ln18_10, %W_Row_Loop_end10 ]" [conv/conv_1.cpp:18]   --->   Operation 960 'phi' 'wr_0_10' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 961 [1/1] (0.00ns)   --->   "%w_sum_0_10 = phi float [ 0.000000e+00, %Filter1_Loop9 ], [ %w_sum_1_10, %W_Row_Loop_end10 ]" [conv/conv_1.cpp:26]   --->   Operation 961 'phi' 'w_sum_0_10' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i2 %wr_0_10 to i5" [conv/conv_1.cpp:18]   --->   Operation 962 'zext' 'zext_ln18_10' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 963 [1/1] (0.95ns)   --->   "%icmp_ln18_10 = icmp eq i2 %wr_0_10, -1" [conv/conv_1.cpp:18]   --->   Operation 963 'icmp' 'icmp_ln18_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 964 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 964 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 965 [1/1] (1.56ns)   --->   "%add_ln18_10 = add i2 %wr_0_10, 1" [conv/conv_1.cpp:18]   --->   Operation 965 'add' 'add_ln18_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 966 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_10, label %Filter1_Loop10, label %W_Row_Loop_begin10" [conv/conv_1.cpp:18]   --->   Operation 966 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 967 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 967 'specloopname' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_64 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 968 'specregionbegin' 'tmp_45' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_64 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_160 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_10, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 969 'bitconcatenate' 'tmp_160' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_64 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln26_39 = zext i4 %tmp_160 to i5" [conv/conv_1.cpp:26]   --->   Operation 970 'zext' 'zext_ln26_39' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_64 : Operation 971 [1/1] (1.73ns)   --->   "%sub_ln26_20 = sub i5 %zext_ln26_39, %zext_ln18_10" [conv/conv_1.cpp:26]   --->   Operation 971 'sub' 'sub_ln26_20' <Predicate = (!icmp_ln18_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 972 [1/1] (1.78ns)   --->   "%add_ln26_10 = add i5 %zext_ln18_10, %r_0" [conv/conv_1.cpp:26]   --->   Operation 972 'add' 'add_ln26_10' <Predicate = (!icmp_ln18_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 973 [1/1] (0.00ns)   --->   "%tmp_161 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_10, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 973 'bitconcatenate' 'tmp_161' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_64 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln26_40 = zext i10 %tmp_161 to i11" [conv/conv_1.cpp:26]   --->   Operation 974 'zext' 'zext_ln26_40' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_64 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_162 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_10, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 975 'bitconcatenate' 'tmp_162' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_64 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln26_41 = zext i7 %tmp_162 to i11" [conv/conv_1.cpp:26]   --->   Operation 976 'zext' 'zext_ln26_41' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_64 : Operation 977 [1/1] (1.73ns)   --->   "%sub_ln26_21 = sub i11 %zext_ln26_40, %zext_ln26_41" [conv/conv_1.cpp:26]   --->   Operation 977 'sub' 'sub_ln26_21' <Predicate = (!icmp_ln18_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 978 [1/1] (1.76ns)   --->   "br label %34" [conv/conv_1.cpp:21]   --->   Operation 978 'br' <Predicate = (!icmp_ln18_10)> <Delay = 1.76>
ST_64 : Operation 979 [2/2] (22.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, 0xBF91C96320000000" [conv/conv_1.cpp:31]   --->   Operation 979 'fadd' 'w_sum_10' <Predicate = (icmp_ln18_10)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 980 'specregionbegin' 'tmp_44' <Predicate = (icmp_ln18_10)> <Delay = 0.00>

State 65 <SV = 24> <Delay = 6.67>
ST_65 : Operation 981 [1/1] (0.00ns)   --->   "%w_sum_1_10 = phi float [ %w_sum_0_10, %W_Row_Loop_begin10 ], [ %w_sum_3_s, %35 ]" [conv/conv_1.cpp:26]   --->   Operation 981 'phi' 'w_sum_1_10' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 982 [1/1] (0.00ns)   --->   "%wc_0_10 = phi i2 [ 0, %W_Row_Loop_begin10 ], [ %add_ln21_10, %35 ]" [conv/conv_1.cpp:21]   --->   Operation 982 'phi' 'wc_0_10' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln21_10 = zext i2 %wc_0_10 to i5" [conv/conv_1.cpp:21]   --->   Operation 983 'zext' 'zext_ln21_10' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 984 [1/1] (0.95ns)   --->   "%icmp_ln21_10 = icmp eq i2 %wc_0_10, -1" [conv/conv_1.cpp:21]   --->   Operation 984 'icmp' 'icmp_ln21_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 985 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 985 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 986 [1/1] (1.56ns)   --->   "%add_ln21_10 = add i2 %wc_0_10, 1" [conv/conv_1.cpp:21]   --->   Operation 986 'add' 'add_ln21_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 987 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_10, label %W_Row_Loop_end10, label %35" [conv/conv_1.cpp:21]   --->   Operation 987 'br' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 988 [1/1] (1.78ns)   --->   "%add_ln26_84 = add i5 %sub_ln26_20, %zext_ln21_10" [conv/conv_1.cpp:26]   --->   Operation 988 'add' 'add_ln26_84' <Predicate = (!icmp_ln21_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 989 [1/1] (0.00ns)   --->   "%sext_ln26_20 = sext i5 %add_ln26_84 to i64" [conv/conv_1.cpp:26]   --->   Operation 989 'sext' 'sext_ln26_20' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_65 : Operation 990 [1/1] (0.00ns)   --->   "%conv_1_weights_0_10_s = getelementptr [9 x float]* @conv_1_weights_0_10, i64 0, i64 %sext_ln26_20" [conv/conv_1.cpp:26]   --->   Operation 990 'getelementptr' 'conv_1_weights_0_10_s' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_65 : Operation 991 [1/1] (1.78ns)   --->   "%add_ln26_42 = add i5 %zext_ln21_10, %c_0" [conv/conv_1.cpp:26]   --->   Operation 991 'add' 'add_ln26_42' <Predicate = (!icmp_ln21_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 992 [1/1] (0.00ns)   --->   "%zext_ln26_46 = zext i5 %add_ln26_42 to i11" [conv/conv_1.cpp:26]   --->   Operation 992 'zext' 'zext_ln26_46' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_65 : Operation 993 [1/1] (1.63ns)   --->   "%add_ln26_85 = add i11 %sub_ln26_21, %zext_ln26_46" [conv/conv_1.cpp:26]   --->   Operation 993 'add' 'add_ln26_85' <Predicate = (!icmp_ln21_10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 994 [1/1] (0.00ns)   --->   "%sext_ln26_21 = sext i11 %add_ln26_85 to i64" [conv/conv_1.cpp:26]   --->   Operation 994 'sext' 'sext_ln26_21' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_65 : Operation 995 [1/1] (0.00ns)   --->   "%conv_input_addr_10 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_21" [conv/conv_1.cpp:26]   --->   Operation 995 'getelementptr' 'conv_input_addr_10' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_65 : Operation 996 [2/2] (3.25ns)   --->   "%conv_1_weights_0_10_1 = load float* %conv_1_weights_0_10_s, align 8" [conv/conv_1.cpp:26]   --->   Operation 996 'load' 'conv_1_weights_0_10_1' <Predicate = (!icmp_ln21_10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_65 : Operation 997 [2/2] (3.25ns)   --->   "%conv_input_load_10 = load float* %conv_input_addr_10, align 4" [conv/conv_1.cpp:26]   --->   Operation 997 'load' 'conv_input_load_10' <Predicate = (!icmp_ln21_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_65 : Operation 998 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_45) nounwind" [conv/conv_1.cpp:30]   --->   Operation 998 'specregionend' 'empty_47' <Predicate = (icmp_ln21_10)> <Delay = 0.00>
ST_65 : Operation 999 [1/1] (0.00ns)   --->   "br label %33" [conv/conv_1.cpp:18]   --->   Operation 999 'br' <Predicate = (icmp_ln21_10)> <Delay = 0.00>

State 66 <SV = 25> <Delay = 15.6>
ST_66 : Operation 1000 [1/2] (3.25ns)   --->   "%conv_1_weights_0_10_1 = load float* %conv_1_weights_0_10_s, align 8" [conv/conv_1.cpp:26]   --->   Operation 1000 'load' 'conv_1_weights_0_10_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_66 : Operation 1001 [1/2] (3.25ns)   --->   "%conv_input_load_10 = load float* %conv_input_addr_10, align 4" [conv/conv_1.cpp:26]   --->   Operation 1001 'load' 'conv_input_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_66 : Operation 1002 [2/2] (12.3ns)   --->   "%tmp_1_s = fmul float %conv_1_weights_0_10_1, %conv_input_load_10" [conv/conv_1.cpp:26]   --->   Operation 1002 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 26> <Delay = 34.9>
ST_67 : Operation 1003 [1/2] (12.3ns)   --->   "%tmp_1_s = fmul float %conv_1_weights_0_10_1, %conv_input_load_10" [conv/conv_1.cpp:26]   --->   Operation 1003 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1004 [2/2] (22.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_1_10, %tmp_1_s" [conv/conv_1.cpp:26]   --->   Operation 1004 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 27> <Delay = 22.5>
ST_68 : Operation 1005 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1005 'specloopname' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1006 [1/2] (22.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_1_10, %tmp_1_s" [conv/conv_1.cpp:26]   --->   Operation 1006 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1007 [1/1] (0.00ns)   --->   "br label %34" [conv/conv_1.cpp:21]   --->   Operation 1007 'br' <Predicate = true> <Delay = 0.00>

State 69 <SV = 24> <Delay = 33.5>
ST_69 : Operation 1008 [1/2] (22.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, 0xBF91C96320000000" [conv/conv_1.cpp:31]   --->   Operation 1008 'fadd' 'w_sum_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1009 [1/1] (0.00ns)   --->   "%bitcast_ln34_10 = bitcast float %w_sum_10 to i32" [conv/conv_1.cpp:34]   --->   Operation 1009 'bitcast' 'bitcast_ln34_10' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_10, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1010 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1011 [1/1] (0.00ns)   --->   "%trunc_ln34_10 = trunc i32 %bitcast_ln34_10 to i23" [conv/conv_1.cpp:34]   --->   Operation 1011 'trunc' 'trunc_ln34_10' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1012 [1/1] (1.55ns)   --->   "%icmp_ln34_20 = icmp ne i8 %tmp_42, -1" [conv/conv_1.cpp:34]   --->   Operation 1012 'icmp' 'icmp_ln34_20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1013 [1/1] (2.44ns)   --->   "%icmp_ln34_21 = icmp eq i23 %trunc_ln34_10, 0" [conv/conv_1.cpp:34]   --->   Operation 1013 'icmp' 'icmp_ln34_21' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_10)   --->   "%or_ln34_10 = or i1 %icmp_ln34_21, %icmp_ln34_20" [conv/conv_1.cpp:34]   --->   Operation 1014 'or' 'or_ln34_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1015 [1/1] (6.78ns)   --->   "%tmp_43 = fcmp ogt float %w_sum_10, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1015 'fcmp' 'tmp_43' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_10)   --->   "%and_ln34_10 = and i1 %or_ln34_10, %tmp_43" [conv/conv_1.cpp:34]   --->   Operation 1016 'and' 'and_ln34_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1017 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_10 = select i1 %and_ln34_10, float %w_sum_10, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1017 'select' 'select_ln34_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1018 [1/1] (3.25ns)   --->   "store float %select_ln34_10, float* %conv_out_addr_10, align 4" [conv/conv_1.cpp:35]   --->   Operation 1018 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_69 : Operation 1019 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_40) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1019 'specregionend' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1020 [1/1] (1.76ns)   --->   "br label %36" [conv/conv_1.cpp:18]   --->   Operation 1020 'br' <Predicate = true> <Delay = 1.76>

State 70 <SV = 25> <Delay = 22.5>
ST_70 : Operation 1021 [1/1] (0.00ns)   --->   "%wr_0_11 = phi i2 [ 0, %Filter1_Loop10 ], [ %add_ln18_11, %W_Row_Loop_end11 ]" [conv/conv_1.cpp:18]   --->   Operation 1021 'phi' 'wr_0_11' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1022 [1/1] (0.00ns)   --->   "%w_sum_0_11 = phi float [ 0.000000e+00, %Filter1_Loop10 ], [ %w_sum_1_11, %W_Row_Loop_end11 ]" [conv/conv_1.cpp:26]   --->   Operation 1022 'phi' 'w_sum_0_11' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1023 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i2 %wr_0_11 to i5" [conv/conv_1.cpp:18]   --->   Operation 1023 'zext' 'zext_ln18_11' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1024 [1/1] (0.95ns)   --->   "%icmp_ln18_11 = icmp eq i2 %wr_0_11, -1" [conv/conv_1.cpp:18]   --->   Operation 1024 'icmp' 'icmp_ln18_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1025 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1025 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1026 [1/1] (1.56ns)   --->   "%add_ln18_11 = add i2 %wr_0_11, 1" [conv/conv_1.cpp:18]   --->   Operation 1026 'add' 'add_ln18_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1027 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_11, label %Filter1_Loop11, label %W_Row_Loop_begin11" [conv/conv_1.cpp:18]   --->   Operation 1027 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1028 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1028 'specloopname' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_70 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1029 'specregionbegin' 'tmp_49' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_70 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp_163 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_11, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1030 'bitconcatenate' 'tmp_163' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_70 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln26_43 = zext i4 %tmp_163 to i5" [conv/conv_1.cpp:26]   --->   Operation 1031 'zext' 'zext_ln26_43' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_70 : Operation 1032 [1/1] (1.73ns)   --->   "%sub_ln26_22 = sub i5 %zext_ln26_43, %zext_ln18_11" [conv/conv_1.cpp:26]   --->   Operation 1032 'sub' 'sub_ln26_22' <Predicate = (!icmp_ln18_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1033 [1/1] (1.78ns)   --->   "%add_ln26_11 = add i5 %zext_ln18_11, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1033 'add' 'add_ln26_11' <Predicate = (!icmp_ln18_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1034 [1/1] (0.00ns)   --->   "%tmp_164 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_11, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1034 'bitconcatenate' 'tmp_164' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_70 : Operation 1035 [1/1] (0.00ns)   --->   "%zext_ln26_44 = zext i10 %tmp_164 to i11" [conv/conv_1.cpp:26]   --->   Operation 1035 'zext' 'zext_ln26_44' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_70 : Operation 1036 [1/1] (0.00ns)   --->   "%tmp_165 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_11, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1036 'bitconcatenate' 'tmp_165' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_70 : Operation 1037 [1/1] (0.00ns)   --->   "%zext_ln26_45 = zext i7 %tmp_165 to i11" [conv/conv_1.cpp:26]   --->   Operation 1037 'zext' 'zext_ln26_45' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_70 : Operation 1038 [1/1] (1.73ns)   --->   "%sub_ln26_23 = sub i11 %zext_ln26_44, %zext_ln26_45" [conv/conv_1.cpp:26]   --->   Operation 1038 'sub' 'sub_ln26_23' <Predicate = (!icmp_ln18_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1039 [1/1] (1.76ns)   --->   "br label %37" [conv/conv_1.cpp:21]   --->   Operation 1039 'br' <Predicate = (!icmp_ln18_11)> <Delay = 1.76>
ST_70 : Operation 1040 [2/2] (22.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_11, 0x3FC2724A40000000" [conv/conv_1.cpp:31]   --->   Operation 1040 'fadd' 'w_sum_11' <Predicate = (icmp_ln18_11)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1041 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1041 'specregionbegin' 'tmp_48' <Predicate = (icmp_ln18_11)> <Delay = 0.00>

State 71 <SV = 26> <Delay = 6.67>
ST_71 : Operation 1042 [1/1] (0.00ns)   --->   "%w_sum_1_11 = phi float [ %w_sum_0_11, %W_Row_Loop_begin11 ], [ %w_sum_3_10, %38 ]" [conv/conv_1.cpp:26]   --->   Operation 1042 'phi' 'w_sum_1_11' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1043 [1/1] (0.00ns)   --->   "%wc_0_11 = phi i2 [ 0, %W_Row_Loop_begin11 ], [ %add_ln21_11, %38 ]" [conv/conv_1.cpp:21]   --->   Operation 1043 'phi' 'wc_0_11' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln21_11 = zext i2 %wc_0_11 to i5" [conv/conv_1.cpp:21]   --->   Operation 1044 'zext' 'zext_ln21_11' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1045 [1/1] (0.95ns)   --->   "%icmp_ln21_11 = icmp eq i2 %wc_0_11, -1" [conv/conv_1.cpp:21]   --->   Operation 1045 'icmp' 'icmp_ln21_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1046 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1046 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1047 [1/1] (1.56ns)   --->   "%add_ln21_11 = add i2 %wc_0_11, 1" [conv/conv_1.cpp:21]   --->   Operation 1047 'add' 'add_ln21_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1048 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_11, label %W_Row_Loop_end11, label %38" [conv/conv_1.cpp:21]   --->   Operation 1048 'br' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1049 [1/1] (1.78ns)   --->   "%add_ln26_86 = add i5 %sub_ln26_22, %zext_ln21_11" [conv/conv_1.cpp:26]   --->   Operation 1049 'add' 'add_ln26_86' <Predicate = (!icmp_ln21_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1050 [1/1] (0.00ns)   --->   "%sext_ln26_22 = sext i5 %add_ln26_86 to i64" [conv/conv_1.cpp:26]   --->   Operation 1050 'sext' 'sext_ln26_22' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_71 : Operation 1051 [1/1] (0.00ns)   --->   "%conv_1_weights_0_11_s = getelementptr [9 x float]* @conv_1_weights_0_11, i64 0, i64 %sext_ln26_22" [conv/conv_1.cpp:26]   --->   Operation 1051 'getelementptr' 'conv_1_weights_0_11_s' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_71 : Operation 1052 [1/1] (1.78ns)   --->   "%add_ln26_43 = add i5 %zext_ln21_11, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1052 'add' 'add_ln26_43' <Predicate = (!icmp_ln21_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln26_50 = zext i5 %add_ln26_43 to i11" [conv/conv_1.cpp:26]   --->   Operation 1053 'zext' 'zext_ln26_50' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_71 : Operation 1054 [1/1] (1.63ns)   --->   "%add_ln26_87 = add i11 %sub_ln26_23, %zext_ln26_50" [conv/conv_1.cpp:26]   --->   Operation 1054 'add' 'add_ln26_87' <Predicate = (!icmp_ln21_11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1055 [1/1] (0.00ns)   --->   "%sext_ln26_23 = sext i11 %add_ln26_87 to i64" [conv/conv_1.cpp:26]   --->   Operation 1055 'sext' 'sext_ln26_23' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_71 : Operation 1056 [1/1] (0.00ns)   --->   "%conv_input_addr_11 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_23" [conv/conv_1.cpp:26]   --->   Operation 1056 'getelementptr' 'conv_input_addr_11' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_71 : Operation 1057 [2/2] (3.25ns)   --->   "%conv_1_weights_0_11_1 = load float* %conv_1_weights_0_11_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 1057 'load' 'conv_1_weights_0_11_1' <Predicate = (!icmp_ln21_11)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_71 : Operation 1058 [2/2] (3.25ns)   --->   "%conv_input_load_11 = load float* %conv_input_addr_11, align 4" [conv/conv_1.cpp:26]   --->   Operation 1058 'load' 'conv_input_load_11' <Predicate = (!icmp_ln21_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_71 : Operation 1059 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_49) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1059 'specregionend' 'empty_51' <Predicate = (icmp_ln21_11)> <Delay = 0.00>
ST_71 : Operation 1060 [1/1] (0.00ns)   --->   "br label %36" [conv/conv_1.cpp:18]   --->   Operation 1060 'br' <Predicate = (icmp_ln21_11)> <Delay = 0.00>

State 72 <SV = 27> <Delay = 15.6>
ST_72 : Operation 1061 [1/2] (3.25ns)   --->   "%conv_1_weights_0_11_1 = load float* %conv_1_weights_0_11_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 1061 'load' 'conv_1_weights_0_11_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_72 : Operation 1062 [1/2] (3.25ns)   --->   "%conv_input_load_11 = load float* %conv_input_addr_11, align 4" [conv/conv_1.cpp:26]   --->   Operation 1062 'load' 'conv_input_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_72 : Operation 1063 [2/2] (12.3ns)   --->   "%tmp_1_10 = fmul float %conv_1_weights_0_11_1, %conv_input_load_11" [conv/conv_1.cpp:26]   --->   Operation 1063 'fmul' 'tmp_1_10' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 28> <Delay = 34.9>
ST_73 : Operation 1064 [1/2] (12.3ns)   --->   "%tmp_1_10 = fmul float %conv_1_weights_0_11_1, %conv_input_load_11" [conv/conv_1.cpp:26]   --->   Operation 1064 'fmul' 'tmp_1_10' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1065 [2/2] (22.5ns)   --->   "%w_sum_3_10 = fadd float %w_sum_1_11, %tmp_1_10" [conv/conv_1.cpp:26]   --->   Operation 1065 'fadd' 'w_sum_3_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 29> <Delay = 22.5>
ST_74 : Operation 1066 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1066 'specloopname' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1067 [1/2] (22.5ns)   --->   "%w_sum_3_10 = fadd float %w_sum_1_11, %tmp_1_10" [conv/conv_1.cpp:26]   --->   Operation 1067 'fadd' 'w_sum_3_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1068 [1/1] (0.00ns)   --->   "br label %37" [conv/conv_1.cpp:21]   --->   Operation 1068 'br' <Predicate = true> <Delay = 0.00>

State 75 <SV = 26> <Delay = 33.5>
ST_75 : Operation 1069 [1/2] (22.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_11, 0x3FC2724A40000000" [conv/conv_1.cpp:31]   --->   Operation 1069 'fadd' 'w_sum_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1070 [1/1] (0.00ns)   --->   "%bitcast_ln34_11 = bitcast float %w_sum_11 to i32" [conv/conv_1.cpp:34]   --->   Operation 1070 'bitcast' 'bitcast_ln34_11' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_11, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1071 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1072 [1/1] (0.00ns)   --->   "%trunc_ln34_11 = trunc i32 %bitcast_ln34_11 to i23" [conv/conv_1.cpp:34]   --->   Operation 1072 'trunc' 'trunc_ln34_11' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1073 [1/1] (1.55ns)   --->   "%icmp_ln34_22 = icmp ne i8 %tmp_46, -1" [conv/conv_1.cpp:34]   --->   Operation 1073 'icmp' 'icmp_ln34_22' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1074 [1/1] (2.44ns)   --->   "%icmp_ln34_23 = icmp eq i23 %trunc_ln34_11, 0" [conv/conv_1.cpp:34]   --->   Operation 1074 'icmp' 'icmp_ln34_23' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_11)   --->   "%or_ln34_11 = or i1 %icmp_ln34_23, %icmp_ln34_22" [conv/conv_1.cpp:34]   --->   Operation 1075 'or' 'or_ln34_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1076 [1/1] (6.78ns)   --->   "%tmp_47 = fcmp ogt float %w_sum_11, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1076 'fcmp' 'tmp_47' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_11)   --->   "%and_ln34_11 = and i1 %or_ln34_11, %tmp_47" [conv/conv_1.cpp:34]   --->   Operation 1077 'and' 'and_ln34_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1078 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_11 = select i1 %and_ln34_11, float %w_sum_11, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1078 'select' 'select_ln34_11' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 1079 [1/1] (3.25ns)   --->   "store float %select_ln34_11, float* %conv_out_addr_11, align 4" [conv/conv_1.cpp:35]   --->   Operation 1079 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_75 : Operation 1080 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_44) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1080 'specregionend' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1081 [1/1] (1.76ns)   --->   "br label %39" [conv/conv_1.cpp:18]   --->   Operation 1081 'br' <Predicate = true> <Delay = 1.76>

State 76 <SV = 27> <Delay = 22.5>
ST_76 : Operation 1082 [1/1] (0.00ns)   --->   "%wr_0_12 = phi i2 [ 0, %Filter1_Loop11 ], [ %add_ln18_12, %W_Row_Loop_end12 ]" [conv/conv_1.cpp:18]   --->   Operation 1082 'phi' 'wr_0_12' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1083 [1/1] (0.00ns)   --->   "%w_sum_0_12 = phi float [ 0.000000e+00, %Filter1_Loop11 ], [ %w_sum_1_12, %W_Row_Loop_end12 ]" [conv/conv_1.cpp:26]   --->   Operation 1083 'phi' 'w_sum_0_12' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i2 %wr_0_12 to i5" [conv/conv_1.cpp:18]   --->   Operation 1084 'zext' 'zext_ln18_12' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1085 [1/1] (0.95ns)   --->   "%icmp_ln18_12 = icmp eq i2 %wr_0_12, -1" [conv/conv_1.cpp:18]   --->   Operation 1085 'icmp' 'icmp_ln18_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1086 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1086 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1087 [1/1] (1.56ns)   --->   "%add_ln18_12 = add i2 %wr_0_12, 1" [conv/conv_1.cpp:18]   --->   Operation 1087 'add' 'add_ln18_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1088 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_12, label %Filter1_Loop12, label %W_Row_Loop_begin12" [conv/conv_1.cpp:18]   --->   Operation 1088 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1089 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1089 'specloopname' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_76 : Operation 1090 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1090 'specregionbegin' 'tmp_53' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_76 : Operation 1091 [1/1] (0.00ns)   --->   "%tmp_166 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_12, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1091 'bitconcatenate' 'tmp_166' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_76 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln26_47 = zext i4 %tmp_166 to i5" [conv/conv_1.cpp:26]   --->   Operation 1092 'zext' 'zext_ln26_47' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_76 : Operation 1093 [1/1] (1.73ns)   --->   "%sub_ln26_24 = sub i5 %zext_ln26_47, %zext_ln18_12" [conv/conv_1.cpp:26]   --->   Operation 1093 'sub' 'sub_ln26_24' <Predicate = (!icmp_ln18_12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1094 [1/1] (1.78ns)   --->   "%add_ln26_12 = add i5 %zext_ln18_12, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1094 'add' 'add_ln26_12' <Predicate = (!icmp_ln18_12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1095 [1/1] (0.00ns)   --->   "%tmp_167 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_12, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1095 'bitconcatenate' 'tmp_167' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_76 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln26_48 = zext i10 %tmp_167 to i11" [conv/conv_1.cpp:26]   --->   Operation 1096 'zext' 'zext_ln26_48' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_76 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_168 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_12, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1097 'bitconcatenate' 'tmp_168' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_76 : Operation 1098 [1/1] (0.00ns)   --->   "%zext_ln26_49 = zext i7 %tmp_168 to i11" [conv/conv_1.cpp:26]   --->   Operation 1098 'zext' 'zext_ln26_49' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_76 : Operation 1099 [1/1] (1.73ns)   --->   "%sub_ln26_25 = sub i11 %zext_ln26_48, %zext_ln26_49" [conv/conv_1.cpp:26]   --->   Operation 1099 'sub' 'sub_ln26_25' <Predicate = (!icmp_ln18_12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1100 [1/1] (1.76ns)   --->   "br label %40" [conv/conv_1.cpp:21]   --->   Operation 1100 'br' <Predicate = (!icmp_ln18_12)> <Delay = 1.76>
ST_76 : Operation 1101 [2/2] (22.5ns)   --->   "%w_sum_12 = fadd float %w_sum_0_12, 0xBF8C32E340000000" [conv/conv_1.cpp:31]   --->   Operation 1101 'fadd' 'w_sum_12' <Predicate = (icmp_ln18_12)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1102 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1102 'specregionbegin' 'tmp_52' <Predicate = (icmp_ln18_12)> <Delay = 0.00>

State 77 <SV = 28> <Delay = 6.67>
ST_77 : Operation 1103 [1/1] (0.00ns)   --->   "%w_sum_1_12 = phi float [ %w_sum_0_12, %W_Row_Loop_begin12 ], [ %w_sum_3_11, %41 ]" [conv/conv_1.cpp:26]   --->   Operation 1103 'phi' 'w_sum_1_12' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1104 [1/1] (0.00ns)   --->   "%wc_0_12 = phi i2 [ 0, %W_Row_Loop_begin12 ], [ %add_ln21_12, %41 ]" [conv/conv_1.cpp:21]   --->   Operation 1104 'phi' 'wc_0_12' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1105 [1/1] (0.00ns)   --->   "%zext_ln21_12 = zext i2 %wc_0_12 to i5" [conv/conv_1.cpp:21]   --->   Operation 1105 'zext' 'zext_ln21_12' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1106 [1/1] (0.95ns)   --->   "%icmp_ln21_12 = icmp eq i2 %wc_0_12, -1" [conv/conv_1.cpp:21]   --->   Operation 1106 'icmp' 'icmp_ln21_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1107 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1107 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1108 [1/1] (1.56ns)   --->   "%add_ln21_12 = add i2 %wc_0_12, 1" [conv/conv_1.cpp:21]   --->   Operation 1108 'add' 'add_ln21_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_12, label %W_Row_Loop_end12, label %41" [conv/conv_1.cpp:21]   --->   Operation 1109 'br' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1110 [1/1] (1.78ns)   --->   "%add_ln26_88 = add i5 %sub_ln26_24, %zext_ln21_12" [conv/conv_1.cpp:26]   --->   Operation 1110 'add' 'add_ln26_88' <Predicate = (!icmp_ln21_12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1111 [1/1] (0.00ns)   --->   "%sext_ln26_24 = sext i5 %add_ln26_88 to i64" [conv/conv_1.cpp:26]   --->   Operation 1111 'sext' 'sext_ln26_24' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_77 : Operation 1112 [1/1] (0.00ns)   --->   "%conv_1_weights_0_12_s = getelementptr [9 x float]* @conv_1_weights_0_12, i64 0, i64 %sext_ln26_24" [conv/conv_1.cpp:26]   --->   Operation 1112 'getelementptr' 'conv_1_weights_0_12_s' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_77 : Operation 1113 [1/1] (1.78ns)   --->   "%add_ln26_44 = add i5 %zext_ln21_12, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1113 'add' 'add_ln26_44' <Predicate = (!icmp_ln21_12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1114 [1/1] (0.00ns)   --->   "%zext_ln26_54 = zext i5 %add_ln26_44 to i11" [conv/conv_1.cpp:26]   --->   Operation 1114 'zext' 'zext_ln26_54' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_77 : Operation 1115 [1/1] (1.63ns)   --->   "%add_ln26_89 = add i11 %sub_ln26_25, %zext_ln26_54" [conv/conv_1.cpp:26]   --->   Operation 1115 'add' 'add_ln26_89' <Predicate = (!icmp_ln21_12)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1116 [1/1] (0.00ns)   --->   "%sext_ln26_25 = sext i11 %add_ln26_89 to i64" [conv/conv_1.cpp:26]   --->   Operation 1116 'sext' 'sext_ln26_25' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_77 : Operation 1117 [1/1] (0.00ns)   --->   "%conv_input_addr_12 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_25" [conv/conv_1.cpp:26]   --->   Operation 1117 'getelementptr' 'conv_input_addr_12' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_77 : Operation 1118 [2/2] (3.25ns)   --->   "%conv_1_weights_0_12_1 = load float* %conv_1_weights_0_12_s, align 16" [conv/conv_1.cpp:26]   --->   Operation 1118 'load' 'conv_1_weights_0_12_1' <Predicate = (!icmp_ln21_12)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_77 : Operation 1119 [2/2] (3.25ns)   --->   "%conv_input_load_12 = load float* %conv_input_addr_12, align 4" [conv/conv_1.cpp:26]   --->   Operation 1119 'load' 'conv_input_load_12' <Predicate = (!icmp_ln21_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_77 : Operation 1120 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_53) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1120 'specregionend' 'empty_55' <Predicate = (icmp_ln21_12)> <Delay = 0.00>
ST_77 : Operation 1121 [1/1] (0.00ns)   --->   "br label %39" [conv/conv_1.cpp:18]   --->   Operation 1121 'br' <Predicate = (icmp_ln21_12)> <Delay = 0.00>

State 78 <SV = 29> <Delay = 15.6>
ST_78 : Operation 1122 [1/2] (3.25ns)   --->   "%conv_1_weights_0_12_1 = load float* %conv_1_weights_0_12_s, align 16" [conv/conv_1.cpp:26]   --->   Operation 1122 'load' 'conv_1_weights_0_12_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_78 : Operation 1123 [1/2] (3.25ns)   --->   "%conv_input_load_12 = load float* %conv_input_addr_12, align 4" [conv/conv_1.cpp:26]   --->   Operation 1123 'load' 'conv_input_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_78 : Operation 1124 [2/2] (12.3ns)   --->   "%tmp_1_11 = fmul float %conv_1_weights_0_12_1, %conv_input_load_12" [conv/conv_1.cpp:26]   --->   Operation 1124 'fmul' 'tmp_1_11' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 30> <Delay = 34.9>
ST_79 : Operation 1125 [1/2] (12.3ns)   --->   "%tmp_1_11 = fmul float %conv_1_weights_0_12_1, %conv_input_load_12" [conv/conv_1.cpp:26]   --->   Operation 1125 'fmul' 'tmp_1_11' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1126 [2/2] (22.5ns)   --->   "%w_sum_3_11 = fadd float %w_sum_1_12, %tmp_1_11" [conv/conv_1.cpp:26]   --->   Operation 1126 'fadd' 'w_sum_3_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 31> <Delay = 22.5>
ST_80 : Operation 1127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1127 'specloopname' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1128 [1/2] (22.5ns)   --->   "%w_sum_3_11 = fadd float %w_sum_1_12, %tmp_1_11" [conv/conv_1.cpp:26]   --->   Operation 1128 'fadd' 'w_sum_3_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1129 [1/1] (0.00ns)   --->   "br label %40" [conv/conv_1.cpp:21]   --->   Operation 1129 'br' <Predicate = true> <Delay = 0.00>

State 81 <SV = 28> <Delay = 33.5>
ST_81 : Operation 1130 [1/2] (22.5ns)   --->   "%w_sum_12 = fadd float %w_sum_0_12, 0xBF8C32E340000000" [conv/conv_1.cpp:31]   --->   Operation 1130 'fadd' 'w_sum_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1131 [1/1] (0.00ns)   --->   "%bitcast_ln34_12 = bitcast float %w_sum_12 to i32" [conv/conv_1.cpp:34]   --->   Operation 1131 'bitcast' 'bitcast_ln34_12' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_12, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1132 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1133 [1/1] (0.00ns)   --->   "%trunc_ln34_12 = trunc i32 %bitcast_ln34_12 to i23" [conv/conv_1.cpp:34]   --->   Operation 1133 'trunc' 'trunc_ln34_12' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1134 [1/1] (1.55ns)   --->   "%icmp_ln34_24 = icmp ne i8 %tmp_50, -1" [conv/conv_1.cpp:34]   --->   Operation 1134 'icmp' 'icmp_ln34_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1135 [1/1] (2.44ns)   --->   "%icmp_ln34_25 = icmp eq i23 %trunc_ln34_12, 0" [conv/conv_1.cpp:34]   --->   Operation 1135 'icmp' 'icmp_ln34_25' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_12)   --->   "%or_ln34_12 = or i1 %icmp_ln34_25, %icmp_ln34_24" [conv/conv_1.cpp:34]   --->   Operation 1136 'or' 'or_ln34_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1137 [1/1] (6.78ns)   --->   "%tmp_51 = fcmp ogt float %w_sum_12, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1137 'fcmp' 'tmp_51' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_12)   --->   "%and_ln34_12 = and i1 %or_ln34_12, %tmp_51" [conv/conv_1.cpp:34]   --->   Operation 1138 'and' 'and_ln34_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1139 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_12 = select i1 %and_ln34_12, float %w_sum_12, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1139 'select' 'select_ln34_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1140 [1/1] (3.25ns)   --->   "store float %select_ln34_12, float* %conv_out_addr_12, align 4" [conv/conv_1.cpp:35]   --->   Operation 1140 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_81 : Operation 1141 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_48) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1141 'specregionend' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1142 [1/1] (1.76ns)   --->   "br label %42" [conv/conv_1.cpp:18]   --->   Operation 1142 'br' <Predicate = true> <Delay = 1.76>

State 82 <SV = 29> <Delay = 22.5>
ST_82 : Operation 1143 [1/1] (0.00ns)   --->   "%wr_0_13 = phi i2 [ 0, %Filter1_Loop12 ], [ %add_ln18_13, %W_Row_Loop_end13 ]" [conv/conv_1.cpp:18]   --->   Operation 1143 'phi' 'wr_0_13' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1144 [1/1] (0.00ns)   --->   "%w_sum_0_13 = phi float [ 0.000000e+00, %Filter1_Loop12 ], [ %w_sum_1_13, %W_Row_Loop_end13 ]" [conv/conv_1.cpp:26]   --->   Operation 1144 'phi' 'w_sum_0_13' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i2 %wr_0_13 to i5" [conv/conv_1.cpp:18]   --->   Operation 1145 'zext' 'zext_ln18_13' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1146 [1/1] (0.95ns)   --->   "%icmp_ln18_13 = icmp eq i2 %wr_0_13, -1" [conv/conv_1.cpp:18]   --->   Operation 1146 'icmp' 'icmp_ln18_13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1147 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1147 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1148 [1/1] (1.56ns)   --->   "%add_ln18_13 = add i2 %wr_0_13, 1" [conv/conv_1.cpp:18]   --->   Operation 1148 'add' 'add_ln18_13' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_13, label %Filter1_Loop13, label %W_Row_Loop_begin13" [conv/conv_1.cpp:18]   --->   Operation 1149 'br' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1150 'specloopname' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_82 : Operation 1151 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1151 'specregionbegin' 'tmp_57' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_82 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp_169 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_13, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1152 'bitconcatenate' 'tmp_169' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_82 : Operation 1153 [1/1] (0.00ns)   --->   "%zext_ln26_51 = zext i4 %tmp_169 to i5" [conv/conv_1.cpp:26]   --->   Operation 1153 'zext' 'zext_ln26_51' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_82 : Operation 1154 [1/1] (1.73ns)   --->   "%sub_ln26_26 = sub i5 %zext_ln26_51, %zext_ln18_13" [conv/conv_1.cpp:26]   --->   Operation 1154 'sub' 'sub_ln26_26' <Predicate = (!icmp_ln18_13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1155 [1/1] (1.78ns)   --->   "%add_ln26_13 = add i5 %zext_ln18_13, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1155 'add' 'add_ln26_13' <Predicate = (!icmp_ln18_13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_170 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_13, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1156 'bitconcatenate' 'tmp_170' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_82 : Operation 1157 [1/1] (0.00ns)   --->   "%zext_ln26_52 = zext i10 %tmp_170 to i11" [conv/conv_1.cpp:26]   --->   Operation 1157 'zext' 'zext_ln26_52' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_82 : Operation 1158 [1/1] (0.00ns)   --->   "%tmp_171 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_13, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1158 'bitconcatenate' 'tmp_171' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_82 : Operation 1159 [1/1] (0.00ns)   --->   "%zext_ln26_53 = zext i7 %tmp_171 to i11" [conv/conv_1.cpp:26]   --->   Operation 1159 'zext' 'zext_ln26_53' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_82 : Operation 1160 [1/1] (1.73ns)   --->   "%sub_ln26_27 = sub i11 %zext_ln26_52, %zext_ln26_53" [conv/conv_1.cpp:26]   --->   Operation 1160 'sub' 'sub_ln26_27' <Predicate = (!icmp_ln18_13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1161 [1/1] (1.76ns)   --->   "br label %43" [conv/conv_1.cpp:21]   --->   Operation 1161 'br' <Predicate = (!icmp_ln18_13)> <Delay = 1.76>
ST_82 : Operation 1162 [2/2] (22.5ns)   --->   "%w_sum_13 = fadd float %w_sum_0_13, 0xBFAB69BD80000000" [conv/conv_1.cpp:31]   --->   Operation 1162 'fadd' 'w_sum_13' <Predicate = (icmp_ln18_13)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1163 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1163 'specregionbegin' 'tmp_56' <Predicate = (icmp_ln18_13)> <Delay = 0.00>

State 83 <SV = 30> <Delay = 6.67>
ST_83 : Operation 1164 [1/1] (0.00ns)   --->   "%w_sum_1_13 = phi float [ %w_sum_0_13, %W_Row_Loop_begin13 ], [ %w_sum_3_12, %44 ]" [conv/conv_1.cpp:26]   --->   Operation 1164 'phi' 'w_sum_1_13' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1165 [1/1] (0.00ns)   --->   "%wc_0_13 = phi i2 [ 0, %W_Row_Loop_begin13 ], [ %add_ln21_13, %44 ]" [conv/conv_1.cpp:21]   --->   Operation 1165 'phi' 'wc_0_13' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1166 [1/1] (0.00ns)   --->   "%zext_ln21_13 = zext i2 %wc_0_13 to i5" [conv/conv_1.cpp:21]   --->   Operation 1166 'zext' 'zext_ln21_13' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1167 [1/1] (0.95ns)   --->   "%icmp_ln21_13 = icmp eq i2 %wc_0_13, -1" [conv/conv_1.cpp:21]   --->   Operation 1167 'icmp' 'icmp_ln21_13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1168 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1168 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1169 [1/1] (1.56ns)   --->   "%add_ln21_13 = add i2 %wc_0_13, 1" [conv/conv_1.cpp:21]   --->   Operation 1169 'add' 'add_ln21_13' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1170 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_13, label %W_Row_Loop_end13, label %44" [conv/conv_1.cpp:21]   --->   Operation 1170 'br' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1171 [1/1] (1.78ns)   --->   "%add_ln26_90 = add i5 %sub_ln26_26, %zext_ln21_13" [conv/conv_1.cpp:26]   --->   Operation 1171 'add' 'add_ln26_90' <Predicate = (!icmp_ln21_13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1172 [1/1] (0.00ns)   --->   "%sext_ln26_26 = sext i5 %add_ln26_90 to i64" [conv/conv_1.cpp:26]   --->   Operation 1172 'sext' 'sext_ln26_26' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_83 : Operation 1173 [1/1] (0.00ns)   --->   "%conv_1_weights_0_13_s = getelementptr [9 x float]* @conv_1_weights_0_13, i64 0, i64 %sext_ln26_26" [conv/conv_1.cpp:26]   --->   Operation 1173 'getelementptr' 'conv_1_weights_0_13_s' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_83 : Operation 1174 [1/1] (1.78ns)   --->   "%add_ln26_45 = add i5 %zext_ln21_13, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1174 'add' 'add_ln26_45' <Predicate = (!icmp_ln21_13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1175 [1/1] (0.00ns)   --->   "%zext_ln26_58 = zext i5 %add_ln26_45 to i11" [conv/conv_1.cpp:26]   --->   Operation 1175 'zext' 'zext_ln26_58' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_83 : Operation 1176 [1/1] (1.63ns)   --->   "%add_ln26_91 = add i11 %sub_ln26_27, %zext_ln26_58" [conv/conv_1.cpp:26]   --->   Operation 1176 'add' 'add_ln26_91' <Predicate = (!icmp_ln21_13)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln26_27 = sext i11 %add_ln26_91 to i64" [conv/conv_1.cpp:26]   --->   Operation 1177 'sext' 'sext_ln26_27' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_83 : Operation 1178 [1/1] (0.00ns)   --->   "%conv_input_addr_13 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_27" [conv/conv_1.cpp:26]   --->   Operation 1178 'getelementptr' 'conv_input_addr_13' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_83 : Operation 1179 [2/2] (3.25ns)   --->   "%conv_1_weights_0_13_1 = load float* %conv_1_weights_0_13_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 1179 'load' 'conv_1_weights_0_13_1' <Predicate = (!icmp_ln21_13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_83 : Operation 1180 [2/2] (3.25ns)   --->   "%conv_input_load_13 = load float* %conv_input_addr_13, align 4" [conv/conv_1.cpp:26]   --->   Operation 1180 'load' 'conv_input_load_13' <Predicate = (!icmp_ln21_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_83 : Operation 1181 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_57) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1181 'specregionend' 'empty_59' <Predicate = (icmp_ln21_13)> <Delay = 0.00>
ST_83 : Operation 1182 [1/1] (0.00ns)   --->   "br label %42" [conv/conv_1.cpp:18]   --->   Operation 1182 'br' <Predicate = (icmp_ln21_13)> <Delay = 0.00>

State 84 <SV = 31> <Delay = 15.6>
ST_84 : Operation 1183 [1/2] (3.25ns)   --->   "%conv_1_weights_0_13_1 = load float* %conv_1_weights_0_13_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 1183 'load' 'conv_1_weights_0_13_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_84 : Operation 1184 [1/2] (3.25ns)   --->   "%conv_input_load_13 = load float* %conv_input_addr_13, align 4" [conv/conv_1.cpp:26]   --->   Operation 1184 'load' 'conv_input_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_84 : Operation 1185 [2/2] (12.3ns)   --->   "%tmp_1_12 = fmul float %conv_1_weights_0_13_1, %conv_input_load_13" [conv/conv_1.cpp:26]   --->   Operation 1185 'fmul' 'tmp_1_12' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 32> <Delay = 34.9>
ST_85 : Operation 1186 [1/2] (12.3ns)   --->   "%tmp_1_12 = fmul float %conv_1_weights_0_13_1, %conv_input_load_13" [conv/conv_1.cpp:26]   --->   Operation 1186 'fmul' 'tmp_1_12' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1187 [2/2] (22.5ns)   --->   "%w_sum_3_12 = fadd float %w_sum_1_13, %tmp_1_12" [conv/conv_1.cpp:26]   --->   Operation 1187 'fadd' 'w_sum_3_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 33> <Delay = 22.5>
ST_86 : Operation 1188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1188 'specloopname' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1189 [1/2] (22.5ns)   --->   "%w_sum_3_12 = fadd float %w_sum_1_13, %tmp_1_12" [conv/conv_1.cpp:26]   --->   Operation 1189 'fadd' 'w_sum_3_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1190 [1/1] (0.00ns)   --->   "br label %43" [conv/conv_1.cpp:21]   --->   Operation 1190 'br' <Predicate = true> <Delay = 0.00>

State 87 <SV = 30> <Delay = 33.5>
ST_87 : Operation 1191 [1/2] (22.5ns)   --->   "%w_sum_13 = fadd float %w_sum_0_13, 0xBFAB69BD80000000" [conv/conv_1.cpp:31]   --->   Operation 1191 'fadd' 'w_sum_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1192 [1/1] (0.00ns)   --->   "%bitcast_ln34_13 = bitcast float %w_sum_13 to i32" [conv/conv_1.cpp:34]   --->   Operation 1192 'bitcast' 'bitcast_ln34_13' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1193 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_13, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1193 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1194 [1/1] (0.00ns)   --->   "%trunc_ln34_13 = trunc i32 %bitcast_ln34_13 to i23" [conv/conv_1.cpp:34]   --->   Operation 1194 'trunc' 'trunc_ln34_13' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1195 [1/1] (1.55ns)   --->   "%icmp_ln34_26 = icmp ne i8 %tmp_54, -1" [conv/conv_1.cpp:34]   --->   Operation 1195 'icmp' 'icmp_ln34_26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1196 [1/1] (2.44ns)   --->   "%icmp_ln34_27 = icmp eq i23 %trunc_ln34_13, 0" [conv/conv_1.cpp:34]   --->   Operation 1196 'icmp' 'icmp_ln34_27' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_13)   --->   "%or_ln34_13 = or i1 %icmp_ln34_27, %icmp_ln34_26" [conv/conv_1.cpp:34]   --->   Operation 1197 'or' 'or_ln34_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1198 [1/1] (6.78ns)   --->   "%tmp_55 = fcmp ogt float %w_sum_13, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1198 'fcmp' 'tmp_55' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_13)   --->   "%and_ln34_13 = and i1 %or_ln34_13, %tmp_55" [conv/conv_1.cpp:34]   --->   Operation 1199 'and' 'and_ln34_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1200 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_13 = select i1 %and_ln34_13, float %w_sum_13, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1200 'select' 'select_ln34_13' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 1201 [1/1] (3.25ns)   --->   "store float %select_ln34_13, float* %conv_out_addr_13, align 4" [conv/conv_1.cpp:35]   --->   Operation 1201 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_87 : Operation 1202 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_52) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1202 'specregionend' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1203 [1/1] (1.76ns)   --->   "br label %45" [conv/conv_1.cpp:18]   --->   Operation 1203 'br' <Predicate = true> <Delay = 1.76>

State 88 <SV = 31> <Delay = 22.5>
ST_88 : Operation 1204 [1/1] (0.00ns)   --->   "%wr_0_14 = phi i2 [ 0, %Filter1_Loop13 ], [ %add_ln18_14, %W_Row_Loop_end14 ]" [conv/conv_1.cpp:18]   --->   Operation 1204 'phi' 'wr_0_14' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1205 [1/1] (0.00ns)   --->   "%w_sum_0_14 = phi float [ 0.000000e+00, %Filter1_Loop13 ], [ %w_sum_1_14, %W_Row_Loop_end14 ]" [conv/conv_1.cpp:26]   --->   Operation 1205 'phi' 'w_sum_0_14' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln18_14 = zext i2 %wr_0_14 to i5" [conv/conv_1.cpp:18]   --->   Operation 1206 'zext' 'zext_ln18_14' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1207 [1/1] (0.95ns)   --->   "%icmp_ln18_14 = icmp eq i2 %wr_0_14, -1" [conv/conv_1.cpp:18]   --->   Operation 1207 'icmp' 'icmp_ln18_14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1208 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1208 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1209 [1/1] (1.56ns)   --->   "%add_ln18_14 = add i2 %wr_0_14, 1" [conv/conv_1.cpp:18]   --->   Operation 1209 'add' 'add_ln18_14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1210 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_14, label %Filter1_Loop14, label %W_Row_Loop_begin14" [conv/conv_1.cpp:18]   --->   Operation 1210 'br' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1211 'specloopname' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_88 : Operation 1212 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1212 'specregionbegin' 'tmp_61' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_88 : Operation 1213 [1/1] (0.00ns)   --->   "%tmp_172 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_14, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1213 'bitconcatenate' 'tmp_172' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_88 : Operation 1214 [1/1] (0.00ns)   --->   "%zext_ln26_55 = zext i4 %tmp_172 to i5" [conv/conv_1.cpp:26]   --->   Operation 1214 'zext' 'zext_ln26_55' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_88 : Operation 1215 [1/1] (1.73ns)   --->   "%sub_ln26_28 = sub i5 %zext_ln26_55, %zext_ln18_14" [conv/conv_1.cpp:26]   --->   Operation 1215 'sub' 'sub_ln26_28' <Predicate = (!icmp_ln18_14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1216 [1/1] (1.78ns)   --->   "%add_ln26_14 = add i5 %zext_ln18_14, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1216 'add' 'add_ln26_14' <Predicate = (!icmp_ln18_14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_173 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_14, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1217 'bitconcatenate' 'tmp_173' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_88 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln26_56 = zext i10 %tmp_173 to i11" [conv/conv_1.cpp:26]   --->   Operation 1218 'zext' 'zext_ln26_56' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_88 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_174 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_14, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1219 'bitconcatenate' 'tmp_174' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_88 : Operation 1220 [1/1] (0.00ns)   --->   "%zext_ln26_57 = zext i7 %tmp_174 to i11" [conv/conv_1.cpp:26]   --->   Operation 1220 'zext' 'zext_ln26_57' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_88 : Operation 1221 [1/1] (1.73ns)   --->   "%sub_ln26_29 = sub i11 %zext_ln26_56, %zext_ln26_57" [conv/conv_1.cpp:26]   --->   Operation 1221 'sub' 'sub_ln26_29' <Predicate = (!icmp_ln18_14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1222 [1/1] (1.76ns)   --->   "br label %46" [conv/conv_1.cpp:21]   --->   Operation 1222 'br' <Predicate = (!icmp_ln18_14)> <Delay = 1.76>
ST_88 : Operation 1223 [2/2] (22.5ns)   --->   "%w_sum_14 = fadd float %w_sum_0_14, 0xBFB893B3C0000000" [conv/conv_1.cpp:31]   --->   Operation 1223 'fadd' 'w_sum_14' <Predicate = (icmp_ln18_14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1224 'specregionbegin' 'tmp_60' <Predicate = (icmp_ln18_14)> <Delay = 0.00>

State 89 <SV = 32> <Delay = 6.67>
ST_89 : Operation 1225 [1/1] (0.00ns)   --->   "%w_sum_1_14 = phi float [ %w_sum_0_14, %W_Row_Loop_begin14 ], [ %w_sum_3_13, %47 ]" [conv/conv_1.cpp:26]   --->   Operation 1225 'phi' 'w_sum_1_14' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1226 [1/1] (0.00ns)   --->   "%wc_0_14 = phi i2 [ 0, %W_Row_Loop_begin14 ], [ %add_ln21_14, %47 ]" [conv/conv_1.cpp:21]   --->   Operation 1226 'phi' 'wc_0_14' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1227 [1/1] (0.00ns)   --->   "%zext_ln21_14 = zext i2 %wc_0_14 to i5" [conv/conv_1.cpp:21]   --->   Operation 1227 'zext' 'zext_ln21_14' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1228 [1/1] (0.95ns)   --->   "%icmp_ln21_14 = icmp eq i2 %wc_0_14, -1" [conv/conv_1.cpp:21]   --->   Operation 1228 'icmp' 'icmp_ln21_14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1229 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1229 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1230 [1/1] (1.56ns)   --->   "%add_ln21_14 = add i2 %wc_0_14, 1" [conv/conv_1.cpp:21]   --->   Operation 1230 'add' 'add_ln21_14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1231 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_14, label %W_Row_Loop_end14, label %47" [conv/conv_1.cpp:21]   --->   Operation 1231 'br' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1232 [1/1] (1.78ns)   --->   "%add_ln26_92 = add i5 %sub_ln26_28, %zext_ln21_14" [conv/conv_1.cpp:26]   --->   Operation 1232 'add' 'add_ln26_92' <Predicate = (!icmp_ln21_14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1233 [1/1] (0.00ns)   --->   "%sext_ln26_28 = sext i5 %add_ln26_92 to i64" [conv/conv_1.cpp:26]   --->   Operation 1233 'sext' 'sext_ln26_28' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_89 : Operation 1234 [1/1] (0.00ns)   --->   "%conv_1_weights_0_14_s = getelementptr [9 x float]* @conv_1_weights_0_14, i64 0, i64 %sext_ln26_28" [conv/conv_1.cpp:26]   --->   Operation 1234 'getelementptr' 'conv_1_weights_0_14_s' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_89 : Operation 1235 [1/1] (1.78ns)   --->   "%add_ln26_46 = add i5 %zext_ln21_14, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1235 'add' 'add_ln26_46' <Predicate = (!icmp_ln21_14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1236 [1/1] (0.00ns)   --->   "%zext_ln26_62 = zext i5 %add_ln26_46 to i11" [conv/conv_1.cpp:26]   --->   Operation 1236 'zext' 'zext_ln26_62' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_89 : Operation 1237 [1/1] (1.63ns)   --->   "%add_ln26_93 = add i11 %sub_ln26_29, %zext_ln26_62" [conv/conv_1.cpp:26]   --->   Operation 1237 'add' 'add_ln26_93' <Predicate = (!icmp_ln21_14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1238 [1/1] (0.00ns)   --->   "%sext_ln26_29 = sext i11 %add_ln26_93 to i64" [conv/conv_1.cpp:26]   --->   Operation 1238 'sext' 'sext_ln26_29' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_89 : Operation 1239 [1/1] (0.00ns)   --->   "%conv_input_addr_14 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_29" [conv/conv_1.cpp:26]   --->   Operation 1239 'getelementptr' 'conv_input_addr_14' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_89 : Operation 1240 [2/2] (3.25ns)   --->   "%conv_1_weights_0_14_1 = load float* %conv_1_weights_0_14_s, align 8" [conv/conv_1.cpp:26]   --->   Operation 1240 'load' 'conv_1_weights_0_14_1' <Predicate = (!icmp_ln21_14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_89 : Operation 1241 [2/2] (3.25ns)   --->   "%conv_input_load_14 = load float* %conv_input_addr_14, align 4" [conv/conv_1.cpp:26]   --->   Operation 1241 'load' 'conv_input_load_14' <Predicate = (!icmp_ln21_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_89 : Operation 1242 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_61) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1242 'specregionend' 'empty_63' <Predicate = (icmp_ln21_14)> <Delay = 0.00>
ST_89 : Operation 1243 [1/1] (0.00ns)   --->   "br label %45" [conv/conv_1.cpp:18]   --->   Operation 1243 'br' <Predicate = (icmp_ln21_14)> <Delay = 0.00>

State 90 <SV = 33> <Delay = 15.6>
ST_90 : Operation 1244 [1/2] (3.25ns)   --->   "%conv_1_weights_0_14_1 = load float* %conv_1_weights_0_14_s, align 8" [conv/conv_1.cpp:26]   --->   Operation 1244 'load' 'conv_1_weights_0_14_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_90 : Operation 1245 [1/2] (3.25ns)   --->   "%conv_input_load_14 = load float* %conv_input_addr_14, align 4" [conv/conv_1.cpp:26]   --->   Operation 1245 'load' 'conv_input_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_90 : Operation 1246 [2/2] (12.3ns)   --->   "%tmp_1_13 = fmul float %conv_1_weights_0_14_1, %conv_input_load_14" [conv/conv_1.cpp:26]   --->   Operation 1246 'fmul' 'tmp_1_13' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 34> <Delay = 34.9>
ST_91 : Operation 1247 [1/2] (12.3ns)   --->   "%tmp_1_13 = fmul float %conv_1_weights_0_14_1, %conv_input_load_14" [conv/conv_1.cpp:26]   --->   Operation 1247 'fmul' 'tmp_1_13' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1248 [2/2] (22.5ns)   --->   "%w_sum_3_13 = fadd float %w_sum_1_14, %tmp_1_13" [conv/conv_1.cpp:26]   --->   Operation 1248 'fadd' 'w_sum_3_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 35> <Delay = 22.5>
ST_92 : Operation 1249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1249 'specloopname' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1250 [1/2] (22.5ns)   --->   "%w_sum_3_13 = fadd float %w_sum_1_14, %tmp_1_13" [conv/conv_1.cpp:26]   --->   Operation 1250 'fadd' 'w_sum_3_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1251 [1/1] (0.00ns)   --->   "br label %46" [conv/conv_1.cpp:21]   --->   Operation 1251 'br' <Predicate = true> <Delay = 0.00>

State 93 <SV = 32> <Delay = 33.5>
ST_93 : Operation 1252 [1/2] (22.5ns)   --->   "%w_sum_14 = fadd float %w_sum_0_14, 0xBFB893B3C0000000" [conv/conv_1.cpp:31]   --->   Operation 1252 'fadd' 'w_sum_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1253 [1/1] (0.00ns)   --->   "%bitcast_ln34_14 = bitcast float %w_sum_14 to i32" [conv/conv_1.cpp:34]   --->   Operation 1253 'bitcast' 'bitcast_ln34_14' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1254 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_14, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1254 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1255 [1/1] (0.00ns)   --->   "%trunc_ln34_14 = trunc i32 %bitcast_ln34_14 to i23" [conv/conv_1.cpp:34]   --->   Operation 1255 'trunc' 'trunc_ln34_14' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1256 [1/1] (1.55ns)   --->   "%icmp_ln34_28 = icmp ne i8 %tmp_58, -1" [conv/conv_1.cpp:34]   --->   Operation 1256 'icmp' 'icmp_ln34_28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1257 [1/1] (2.44ns)   --->   "%icmp_ln34_29 = icmp eq i23 %trunc_ln34_14, 0" [conv/conv_1.cpp:34]   --->   Operation 1257 'icmp' 'icmp_ln34_29' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_14)   --->   "%or_ln34_14 = or i1 %icmp_ln34_29, %icmp_ln34_28" [conv/conv_1.cpp:34]   --->   Operation 1258 'or' 'or_ln34_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1259 [1/1] (6.78ns)   --->   "%tmp_59 = fcmp ogt float %w_sum_14, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1259 'fcmp' 'tmp_59' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_14)   --->   "%and_ln34_14 = and i1 %or_ln34_14, %tmp_59" [conv/conv_1.cpp:34]   --->   Operation 1260 'and' 'and_ln34_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1261 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_14 = select i1 %and_ln34_14, float %w_sum_14, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1261 'select' 'select_ln34_14' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1262 [1/1] (3.25ns)   --->   "store float %select_ln34_14, float* %conv_out_addr_14, align 4" [conv/conv_1.cpp:35]   --->   Operation 1262 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_93 : Operation 1263 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_56) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1263 'specregionend' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1264 [1/1] (1.76ns)   --->   "br label %48" [conv/conv_1.cpp:18]   --->   Operation 1264 'br' <Predicate = true> <Delay = 1.76>

State 94 <SV = 33> <Delay = 22.5>
ST_94 : Operation 1265 [1/1] (0.00ns)   --->   "%wr_0_15 = phi i2 [ 0, %Filter1_Loop14 ], [ %add_ln18_15, %W_Row_Loop_end15 ]" [conv/conv_1.cpp:18]   --->   Operation 1265 'phi' 'wr_0_15' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1266 [1/1] (0.00ns)   --->   "%w_sum_0_15 = phi float [ 0.000000e+00, %Filter1_Loop14 ], [ %w_sum_1_15, %W_Row_Loop_end15 ]" [conv/conv_1.cpp:26]   --->   Operation 1266 'phi' 'w_sum_0_15' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1267 [1/1] (0.00ns)   --->   "%zext_ln18_15 = zext i2 %wr_0_15 to i5" [conv/conv_1.cpp:18]   --->   Operation 1267 'zext' 'zext_ln18_15' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1268 [1/1] (0.95ns)   --->   "%icmp_ln18_15 = icmp eq i2 %wr_0_15, -1" [conv/conv_1.cpp:18]   --->   Operation 1268 'icmp' 'icmp_ln18_15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1269 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1269 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1270 [1/1] (1.56ns)   --->   "%add_ln18_15 = add i2 %wr_0_15, 1" [conv/conv_1.cpp:18]   --->   Operation 1270 'add' 'add_ln18_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1271 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_15, label %Filter1_Loop15, label %W_Row_Loop_begin15" [conv/conv_1.cpp:18]   --->   Operation 1271 'br' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1272 'specloopname' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_94 : Operation 1273 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1273 'specregionbegin' 'tmp_63' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_94 : Operation 1274 [1/1] (0.00ns)   --->   "%tmp_175 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_15, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1274 'bitconcatenate' 'tmp_175' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_94 : Operation 1275 [1/1] (0.00ns)   --->   "%zext_ln26_59 = zext i4 %tmp_175 to i5" [conv/conv_1.cpp:26]   --->   Operation 1275 'zext' 'zext_ln26_59' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_94 : Operation 1276 [1/1] (1.73ns)   --->   "%sub_ln26_30 = sub i5 %zext_ln26_59, %zext_ln18_15" [conv/conv_1.cpp:26]   --->   Operation 1276 'sub' 'sub_ln26_30' <Predicate = (!icmp_ln18_15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1277 [1/1] (1.78ns)   --->   "%add_ln26_15 = add i5 %zext_ln18_15, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1277 'add' 'add_ln26_15' <Predicate = (!icmp_ln18_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1278 [1/1] (0.00ns)   --->   "%tmp_176 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_15, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1278 'bitconcatenate' 'tmp_176' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_94 : Operation 1279 [1/1] (0.00ns)   --->   "%zext_ln26_60 = zext i10 %tmp_176 to i11" [conv/conv_1.cpp:26]   --->   Operation 1279 'zext' 'zext_ln26_60' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_94 : Operation 1280 [1/1] (0.00ns)   --->   "%tmp_177 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_15, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1280 'bitconcatenate' 'tmp_177' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_94 : Operation 1281 [1/1] (0.00ns)   --->   "%zext_ln26_61 = zext i7 %tmp_177 to i11" [conv/conv_1.cpp:26]   --->   Operation 1281 'zext' 'zext_ln26_61' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_94 : Operation 1282 [1/1] (1.73ns)   --->   "%sub_ln26_31 = sub i11 %zext_ln26_60, %zext_ln26_61" [conv/conv_1.cpp:26]   --->   Operation 1282 'sub' 'sub_ln26_31' <Predicate = (!icmp_ln18_15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1283 [1/1] (1.76ns)   --->   "br label %49" [conv/conv_1.cpp:21]   --->   Operation 1283 'br' <Predicate = (!icmp_ln18_15)> <Delay = 1.76>
ST_94 : Operation 1284 [2/2] (22.5ns)   --->   "%w_sum_15 = fadd float %w_sum_0_15, 0xBF9B63F0E0000000" [conv/conv_1.cpp:31]   --->   Operation 1284 'fadd' 'w_sum_15' <Predicate = (icmp_ln18_15)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1285 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1285 'specregionbegin' 'tmp_62' <Predicate = (icmp_ln18_15)> <Delay = 0.00>

State 95 <SV = 34> <Delay = 6.67>
ST_95 : Operation 1286 [1/1] (0.00ns)   --->   "%w_sum_1_15 = phi float [ %w_sum_0_15, %W_Row_Loop_begin15 ], [ %w_sum_3_14, %50 ]" [conv/conv_1.cpp:26]   --->   Operation 1286 'phi' 'w_sum_1_15' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1287 [1/1] (0.00ns)   --->   "%wc_0_15 = phi i2 [ 0, %W_Row_Loop_begin15 ], [ %add_ln21_15, %50 ]" [conv/conv_1.cpp:21]   --->   Operation 1287 'phi' 'wc_0_15' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1288 [1/1] (0.00ns)   --->   "%zext_ln21_15 = zext i2 %wc_0_15 to i5" [conv/conv_1.cpp:21]   --->   Operation 1288 'zext' 'zext_ln21_15' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1289 [1/1] (0.95ns)   --->   "%icmp_ln21_15 = icmp eq i2 %wc_0_15, -1" [conv/conv_1.cpp:21]   --->   Operation 1289 'icmp' 'icmp_ln21_15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1290 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1290 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1291 [1/1] (1.56ns)   --->   "%add_ln21_15 = add i2 %wc_0_15, 1" [conv/conv_1.cpp:21]   --->   Operation 1291 'add' 'add_ln21_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1292 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_15, label %W_Row_Loop_end15, label %50" [conv/conv_1.cpp:21]   --->   Operation 1292 'br' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1293 [1/1] (1.78ns)   --->   "%add_ln26_94 = add i5 %sub_ln26_30, %zext_ln21_15" [conv/conv_1.cpp:26]   --->   Operation 1293 'add' 'add_ln26_94' <Predicate = (!icmp_ln21_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln26_30 = sext i5 %add_ln26_94 to i64" [conv/conv_1.cpp:26]   --->   Operation 1294 'sext' 'sext_ln26_30' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_95 : Operation 1295 [1/1] (0.00ns)   --->   "%conv_1_weights_0_15_s = getelementptr [9 x float]* @conv_1_weights_0_15, i64 0, i64 %sext_ln26_30" [conv/conv_1.cpp:26]   --->   Operation 1295 'getelementptr' 'conv_1_weights_0_15_s' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_95 : Operation 1296 [1/1] (1.78ns)   --->   "%add_ln26_47 = add i5 %zext_ln21_15, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1296 'add' 'add_ln26_47' <Predicate = (!icmp_ln21_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln26_66 = zext i5 %add_ln26_47 to i11" [conv/conv_1.cpp:26]   --->   Operation 1297 'zext' 'zext_ln26_66' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_95 : Operation 1298 [1/1] (1.63ns)   --->   "%add_ln26_95 = add i11 %sub_ln26_31, %zext_ln26_66" [conv/conv_1.cpp:26]   --->   Operation 1298 'add' 'add_ln26_95' <Predicate = (!icmp_ln21_15)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln26_31 = sext i11 %add_ln26_95 to i64" [conv/conv_1.cpp:26]   --->   Operation 1299 'sext' 'sext_ln26_31' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_95 : Operation 1300 [1/1] (0.00ns)   --->   "%conv_input_addr_15 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_31" [conv/conv_1.cpp:26]   --->   Operation 1300 'getelementptr' 'conv_input_addr_15' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_95 : Operation 1301 [2/2] (3.25ns)   --->   "%conv_1_weights_0_15_1 = load float* %conv_1_weights_0_15_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 1301 'load' 'conv_1_weights_0_15_1' <Predicate = (!icmp_ln21_15)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_95 : Operation 1302 [2/2] (3.25ns)   --->   "%conv_input_load_15 = load float* %conv_input_addr_15, align 4" [conv/conv_1.cpp:26]   --->   Operation 1302 'load' 'conv_input_load_15' <Predicate = (!icmp_ln21_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_95 : Operation 1303 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_63) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1303 'specregionend' 'empty_67' <Predicate = (icmp_ln21_15)> <Delay = 0.00>
ST_95 : Operation 1304 [1/1] (0.00ns)   --->   "br label %48" [conv/conv_1.cpp:18]   --->   Operation 1304 'br' <Predicate = (icmp_ln21_15)> <Delay = 0.00>

State 96 <SV = 35> <Delay = 15.6>
ST_96 : Operation 1305 [1/2] (3.25ns)   --->   "%conv_1_weights_0_15_1 = load float* %conv_1_weights_0_15_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 1305 'load' 'conv_1_weights_0_15_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_96 : Operation 1306 [1/2] (3.25ns)   --->   "%conv_input_load_15 = load float* %conv_input_addr_15, align 4" [conv/conv_1.cpp:26]   --->   Operation 1306 'load' 'conv_input_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_96 : Operation 1307 [2/2] (12.3ns)   --->   "%tmp_1_14 = fmul float %conv_1_weights_0_15_1, %conv_input_load_15" [conv/conv_1.cpp:26]   --->   Operation 1307 'fmul' 'tmp_1_14' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 36> <Delay = 34.9>
ST_97 : Operation 1308 [1/2] (12.3ns)   --->   "%tmp_1_14 = fmul float %conv_1_weights_0_15_1, %conv_input_load_15" [conv/conv_1.cpp:26]   --->   Operation 1308 'fmul' 'tmp_1_14' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1309 [2/2] (22.5ns)   --->   "%w_sum_3_14 = fadd float %w_sum_1_15, %tmp_1_14" [conv/conv_1.cpp:26]   --->   Operation 1309 'fadd' 'w_sum_3_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 37> <Delay = 22.5>
ST_98 : Operation 1310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1310 'specloopname' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1311 [1/2] (22.5ns)   --->   "%w_sum_3_14 = fadd float %w_sum_1_15, %tmp_1_14" [conv/conv_1.cpp:26]   --->   Operation 1311 'fadd' 'w_sum_3_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1312 [1/1] (0.00ns)   --->   "br label %49" [conv/conv_1.cpp:21]   --->   Operation 1312 'br' <Predicate = true> <Delay = 0.00>

State 99 <SV = 34> <Delay = 33.5>
ST_99 : Operation 1313 [1/2] (22.5ns)   --->   "%w_sum_15 = fadd float %w_sum_0_15, 0xBF9B63F0E0000000" [conv/conv_1.cpp:31]   --->   Operation 1313 'fadd' 'w_sum_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1314 [1/1] (0.00ns)   --->   "%bitcast_ln34_15 = bitcast float %w_sum_15 to i32" [conv/conv_1.cpp:34]   --->   Operation 1314 'bitcast' 'bitcast_ln34_15' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1315 [1/1] (0.00ns)   --->   "%tmp_95 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_15, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1315 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1316 [1/1] (0.00ns)   --->   "%trunc_ln34_15 = trunc i32 %bitcast_ln34_15 to i23" [conv/conv_1.cpp:34]   --->   Operation 1316 'trunc' 'trunc_ln34_15' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1317 [1/1] (1.55ns)   --->   "%icmp_ln34_30 = icmp ne i8 %tmp_95, -1" [conv/conv_1.cpp:34]   --->   Operation 1317 'icmp' 'icmp_ln34_30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1318 [1/1] (2.44ns)   --->   "%icmp_ln34_31 = icmp eq i23 %trunc_ln34_15, 0" [conv/conv_1.cpp:34]   --->   Operation 1318 'icmp' 'icmp_ln34_31' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_15)   --->   "%or_ln34_15 = or i1 %icmp_ln34_31, %icmp_ln34_30" [conv/conv_1.cpp:34]   --->   Operation 1319 'or' 'or_ln34_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1320 [1/1] (6.78ns)   --->   "%tmp_96 = fcmp ogt float %w_sum_15, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1320 'fcmp' 'tmp_96' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_15)   --->   "%and_ln34_15 = and i1 %or_ln34_15, %tmp_96" [conv/conv_1.cpp:34]   --->   Operation 1321 'and' 'and_ln34_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1322 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_15 = select i1 %and_ln34_15, float %w_sum_15, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1322 'select' 'select_ln34_15' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 1323 [1/1] (3.25ns)   --->   "store float %select_ln34_15, float* %conv_out_addr_15, align 4" [conv/conv_1.cpp:35]   --->   Operation 1323 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_99 : Operation 1324 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_60) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1324 'specregionend' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1325 [1/1] (1.76ns)   --->   "br label %51" [conv/conv_1.cpp:18]   --->   Operation 1325 'br' <Predicate = true> <Delay = 1.76>

State 100 <SV = 35> <Delay = 22.5>
ST_100 : Operation 1326 [1/1] (0.00ns)   --->   "%wr_0_16 = phi i2 [ 0, %Filter1_Loop15 ], [ %add_ln18_16, %W_Row_Loop_end16 ]" [conv/conv_1.cpp:18]   --->   Operation 1326 'phi' 'wr_0_16' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1327 [1/1] (0.00ns)   --->   "%w_sum_0_16 = phi float [ 0.000000e+00, %Filter1_Loop15 ], [ %w_sum_1_16, %W_Row_Loop_end16 ]" [conv/conv_1.cpp:26]   --->   Operation 1327 'phi' 'w_sum_0_16' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1328 [1/1] (0.00ns)   --->   "%zext_ln18_16 = zext i2 %wr_0_16 to i5" [conv/conv_1.cpp:18]   --->   Operation 1328 'zext' 'zext_ln18_16' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1329 [1/1] (0.95ns)   --->   "%icmp_ln18_16 = icmp eq i2 %wr_0_16, -1" [conv/conv_1.cpp:18]   --->   Operation 1329 'icmp' 'icmp_ln18_16' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1330 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1330 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1331 [1/1] (1.56ns)   --->   "%add_ln18_16 = add i2 %wr_0_16, 1" [conv/conv_1.cpp:18]   --->   Operation 1331 'add' 'add_ln18_16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1332 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_16, label %Filter1_Loop16, label %W_Row_Loop_begin16" [conv/conv_1.cpp:18]   --->   Operation 1332 'br' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1333 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1333 'specloopname' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_100 : Operation 1334 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1334 'specregionbegin' 'tmp_65' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_100 : Operation 1335 [1/1] (0.00ns)   --->   "%tmp_178 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_16, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1335 'bitconcatenate' 'tmp_178' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_100 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln26_63 = zext i4 %tmp_178 to i5" [conv/conv_1.cpp:26]   --->   Operation 1336 'zext' 'zext_ln26_63' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_100 : Operation 1337 [1/1] (1.73ns)   --->   "%sub_ln26_32 = sub i5 %zext_ln26_63, %zext_ln18_16" [conv/conv_1.cpp:26]   --->   Operation 1337 'sub' 'sub_ln26_32' <Predicate = (!icmp_ln18_16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1338 [1/1] (1.78ns)   --->   "%add_ln26_16 = add i5 %zext_ln18_16, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1338 'add' 'add_ln26_16' <Predicate = (!icmp_ln18_16)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1339 [1/1] (0.00ns)   --->   "%tmp_179 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_16, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1339 'bitconcatenate' 'tmp_179' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_100 : Operation 1340 [1/1] (0.00ns)   --->   "%zext_ln26_64 = zext i10 %tmp_179 to i11" [conv/conv_1.cpp:26]   --->   Operation 1340 'zext' 'zext_ln26_64' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_100 : Operation 1341 [1/1] (0.00ns)   --->   "%tmp_180 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_16, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1341 'bitconcatenate' 'tmp_180' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_100 : Operation 1342 [1/1] (0.00ns)   --->   "%zext_ln26_65 = zext i7 %tmp_180 to i11" [conv/conv_1.cpp:26]   --->   Operation 1342 'zext' 'zext_ln26_65' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_100 : Operation 1343 [1/1] (1.73ns)   --->   "%sub_ln26_33 = sub i11 %zext_ln26_64, %zext_ln26_65" [conv/conv_1.cpp:26]   --->   Operation 1343 'sub' 'sub_ln26_33' <Predicate = (!icmp_ln18_16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1344 [1/1] (1.76ns)   --->   "br label %52" [conv/conv_1.cpp:21]   --->   Operation 1344 'br' <Predicate = (!icmp_ln18_16)> <Delay = 1.76>
ST_100 : Operation 1345 [2/2] (22.5ns)   --->   "%w_sum_16 = fadd float %w_sum_0_16, 0xBFAB8DC3C0000000" [conv/conv_1.cpp:31]   --->   Operation 1345 'fadd' 'w_sum_16' <Predicate = (icmp_ln18_16)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1346 [1/1] (0.00ns)   --->   "%tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1346 'specregionbegin' 'tmp_64' <Predicate = (icmp_ln18_16)> <Delay = 0.00>

State 101 <SV = 36> <Delay = 6.67>
ST_101 : Operation 1347 [1/1] (0.00ns)   --->   "%w_sum_1_16 = phi float [ %w_sum_0_16, %W_Row_Loop_begin16 ], [ %w_sum_3_15, %53 ]" [conv/conv_1.cpp:26]   --->   Operation 1347 'phi' 'w_sum_1_16' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1348 [1/1] (0.00ns)   --->   "%wc_0_16 = phi i2 [ 0, %W_Row_Loop_begin16 ], [ %add_ln21_16, %53 ]" [conv/conv_1.cpp:21]   --->   Operation 1348 'phi' 'wc_0_16' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1349 [1/1] (0.00ns)   --->   "%zext_ln21_16 = zext i2 %wc_0_16 to i5" [conv/conv_1.cpp:21]   --->   Operation 1349 'zext' 'zext_ln21_16' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1350 [1/1] (0.95ns)   --->   "%icmp_ln21_16 = icmp eq i2 %wc_0_16, -1" [conv/conv_1.cpp:21]   --->   Operation 1350 'icmp' 'icmp_ln21_16' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1351 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1351 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1352 [1/1] (1.56ns)   --->   "%add_ln21_16 = add i2 %wc_0_16, 1" [conv/conv_1.cpp:21]   --->   Operation 1352 'add' 'add_ln21_16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1353 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_16, label %W_Row_Loop_end16, label %53" [conv/conv_1.cpp:21]   --->   Operation 1353 'br' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1354 [1/1] (1.78ns)   --->   "%add_ln26_96 = add i5 %sub_ln26_32, %zext_ln21_16" [conv/conv_1.cpp:26]   --->   Operation 1354 'add' 'add_ln26_96' <Predicate = (!icmp_ln21_16)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1355 [1/1] (0.00ns)   --->   "%sext_ln26_32 = sext i5 %add_ln26_96 to i64" [conv/conv_1.cpp:26]   --->   Operation 1355 'sext' 'sext_ln26_32' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_101 : Operation 1356 [1/1] (0.00ns)   --->   "%conv_1_weights_0_16_s = getelementptr [9 x float]* @conv_1_weights_0_16, i64 0, i64 %sext_ln26_32" [conv/conv_1.cpp:26]   --->   Operation 1356 'getelementptr' 'conv_1_weights_0_16_s' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_101 : Operation 1357 [1/1] (1.78ns)   --->   "%add_ln26_48 = add i5 %zext_ln21_16, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1357 'add' 'add_ln26_48' <Predicate = (!icmp_ln21_16)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1358 [1/1] (0.00ns)   --->   "%zext_ln26_70 = zext i5 %add_ln26_48 to i11" [conv/conv_1.cpp:26]   --->   Operation 1358 'zext' 'zext_ln26_70' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_101 : Operation 1359 [1/1] (1.63ns)   --->   "%add_ln26_97 = add i11 %sub_ln26_33, %zext_ln26_70" [conv/conv_1.cpp:26]   --->   Operation 1359 'add' 'add_ln26_97' <Predicate = (!icmp_ln21_16)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln26_33 = sext i11 %add_ln26_97 to i64" [conv/conv_1.cpp:26]   --->   Operation 1360 'sext' 'sext_ln26_33' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_101 : Operation 1361 [1/1] (0.00ns)   --->   "%conv_input_addr_16 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_33" [conv/conv_1.cpp:26]   --->   Operation 1361 'getelementptr' 'conv_input_addr_16' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_101 : Operation 1362 [2/2] (3.25ns)   --->   "%conv_1_weights_0_16_1 = load float* %conv_1_weights_0_16_s, align 16" [conv/conv_1.cpp:26]   --->   Operation 1362 'load' 'conv_1_weights_0_16_1' <Predicate = (!icmp_ln21_16)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_101 : Operation 1363 [2/2] (3.25ns)   --->   "%conv_input_load_16 = load float* %conv_input_addr_16, align 4" [conv/conv_1.cpp:26]   --->   Operation 1363 'load' 'conv_input_load_16' <Predicate = (!icmp_ln21_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_101 : Operation 1364 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_65) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1364 'specregionend' 'empty_71' <Predicate = (icmp_ln21_16)> <Delay = 0.00>
ST_101 : Operation 1365 [1/1] (0.00ns)   --->   "br label %51" [conv/conv_1.cpp:18]   --->   Operation 1365 'br' <Predicate = (icmp_ln21_16)> <Delay = 0.00>

State 102 <SV = 37> <Delay = 15.6>
ST_102 : Operation 1366 [1/2] (3.25ns)   --->   "%conv_1_weights_0_16_1 = load float* %conv_1_weights_0_16_s, align 16" [conv/conv_1.cpp:26]   --->   Operation 1366 'load' 'conv_1_weights_0_16_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_102 : Operation 1367 [1/2] (3.25ns)   --->   "%conv_input_load_16 = load float* %conv_input_addr_16, align 4" [conv/conv_1.cpp:26]   --->   Operation 1367 'load' 'conv_input_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_102 : Operation 1368 [2/2] (12.3ns)   --->   "%tmp_1_15 = fmul float %conv_1_weights_0_16_1, %conv_input_load_16" [conv/conv_1.cpp:26]   --->   Operation 1368 'fmul' 'tmp_1_15' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 38> <Delay = 34.9>
ST_103 : Operation 1369 [1/2] (12.3ns)   --->   "%tmp_1_15 = fmul float %conv_1_weights_0_16_1, %conv_input_load_16" [conv/conv_1.cpp:26]   --->   Operation 1369 'fmul' 'tmp_1_15' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1370 [2/2] (22.5ns)   --->   "%w_sum_3_15 = fadd float %w_sum_1_16, %tmp_1_15" [conv/conv_1.cpp:26]   --->   Operation 1370 'fadd' 'w_sum_3_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 39> <Delay = 22.5>
ST_104 : Operation 1371 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1371 'specloopname' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1372 [1/2] (22.5ns)   --->   "%w_sum_3_15 = fadd float %w_sum_1_16, %tmp_1_15" [conv/conv_1.cpp:26]   --->   Operation 1372 'fadd' 'w_sum_3_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1373 [1/1] (0.00ns)   --->   "br label %52" [conv/conv_1.cpp:21]   --->   Operation 1373 'br' <Predicate = true> <Delay = 0.00>

State 105 <SV = 36> <Delay = 33.5>
ST_105 : Operation 1374 [1/2] (22.5ns)   --->   "%w_sum_16 = fadd float %w_sum_0_16, 0xBFAB8DC3C0000000" [conv/conv_1.cpp:31]   --->   Operation 1374 'fadd' 'w_sum_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1375 [1/1] (0.00ns)   --->   "%bitcast_ln34_16 = bitcast float %w_sum_16 to i32" [conv/conv_1.cpp:34]   --->   Operation 1375 'bitcast' 'bitcast_ln34_16' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1376 [1/1] (0.00ns)   --->   "%tmp_97 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_16, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1376 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1377 [1/1] (0.00ns)   --->   "%trunc_ln34_16 = trunc i32 %bitcast_ln34_16 to i23" [conv/conv_1.cpp:34]   --->   Operation 1377 'trunc' 'trunc_ln34_16' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1378 [1/1] (1.55ns)   --->   "%icmp_ln34_32 = icmp ne i8 %tmp_97, -1" [conv/conv_1.cpp:34]   --->   Operation 1378 'icmp' 'icmp_ln34_32' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1379 [1/1] (2.44ns)   --->   "%icmp_ln34_33 = icmp eq i23 %trunc_ln34_16, 0" [conv/conv_1.cpp:34]   --->   Operation 1379 'icmp' 'icmp_ln34_33' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_16)   --->   "%or_ln34_16 = or i1 %icmp_ln34_33, %icmp_ln34_32" [conv/conv_1.cpp:34]   --->   Operation 1380 'or' 'or_ln34_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1381 [1/1] (6.78ns)   --->   "%tmp_98 = fcmp ogt float %w_sum_16, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1381 'fcmp' 'tmp_98' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_16)   --->   "%and_ln34_16 = and i1 %or_ln34_16, %tmp_98" [conv/conv_1.cpp:34]   --->   Operation 1382 'and' 'and_ln34_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1383 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_16 = select i1 %and_ln34_16, float %w_sum_16, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1383 'select' 'select_ln34_16' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 1384 [1/1] (3.25ns)   --->   "store float %select_ln34_16, float* %conv_out_addr_16, align 4" [conv/conv_1.cpp:35]   --->   Operation 1384 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_105 : Operation 1385 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_62) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1385 'specregionend' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1386 [1/1] (1.76ns)   --->   "br label %54" [conv/conv_1.cpp:18]   --->   Operation 1386 'br' <Predicate = true> <Delay = 1.76>

State 106 <SV = 37> <Delay = 22.5>
ST_106 : Operation 1387 [1/1] (0.00ns)   --->   "%wr_0_17 = phi i2 [ 0, %Filter1_Loop16 ], [ %add_ln18_17, %W_Row_Loop_end17 ]" [conv/conv_1.cpp:18]   --->   Operation 1387 'phi' 'wr_0_17' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1388 [1/1] (0.00ns)   --->   "%w_sum_0_17 = phi float [ 0.000000e+00, %Filter1_Loop16 ], [ %w_sum_1_17, %W_Row_Loop_end17 ]" [conv/conv_1.cpp:26]   --->   Operation 1388 'phi' 'w_sum_0_17' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1389 [1/1] (0.00ns)   --->   "%zext_ln18_17 = zext i2 %wr_0_17 to i5" [conv/conv_1.cpp:18]   --->   Operation 1389 'zext' 'zext_ln18_17' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1390 [1/1] (0.95ns)   --->   "%icmp_ln18_17 = icmp eq i2 %wr_0_17, -1" [conv/conv_1.cpp:18]   --->   Operation 1390 'icmp' 'icmp_ln18_17' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1391 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1391 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1392 [1/1] (1.56ns)   --->   "%add_ln18_17 = add i2 %wr_0_17, 1" [conv/conv_1.cpp:18]   --->   Operation 1392 'add' 'add_ln18_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1393 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_17, label %Filter1_Loop17, label %W_Row_Loop_begin17" [conv/conv_1.cpp:18]   --->   Operation 1393 'br' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1394 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1394 'specloopname' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_106 : Operation 1395 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1395 'specregionbegin' 'tmp_67' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_106 : Operation 1396 [1/1] (0.00ns)   --->   "%tmp_181 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_17, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1396 'bitconcatenate' 'tmp_181' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_106 : Operation 1397 [1/1] (0.00ns)   --->   "%zext_ln26_67 = zext i4 %tmp_181 to i5" [conv/conv_1.cpp:26]   --->   Operation 1397 'zext' 'zext_ln26_67' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_106 : Operation 1398 [1/1] (1.73ns)   --->   "%sub_ln26_34 = sub i5 %zext_ln26_67, %zext_ln18_17" [conv/conv_1.cpp:26]   --->   Operation 1398 'sub' 'sub_ln26_34' <Predicate = (!icmp_ln18_17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1399 [1/1] (1.78ns)   --->   "%add_ln26_17 = add i5 %zext_ln18_17, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1399 'add' 'add_ln26_17' <Predicate = (!icmp_ln18_17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_182 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_17, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1400 'bitconcatenate' 'tmp_182' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_106 : Operation 1401 [1/1] (0.00ns)   --->   "%zext_ln26_68 = zext i10 %tmp_182 to i11" [conv/conv_1.cpp:26]   --->   Operation 1401 'zext' 'zext_ln26_68' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_106 : Operation 1402 [1/1] (0.00ns)   --->   "%tmp_183 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_17, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1402 'bitconcatenate' 'tmp_183' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_106 : Operation 1403 [1/1] (0.00ns)   --->   "%zext_ln26_69 = zext i7 %tmp_183 to i11" [conv/conv_1.cpp:26]   --->   Operation 1403 'zext' 'zext_ln26_69' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_106 : Operation 1404 [1/1] (1.73ns)   --->   "%sub_ln26_35 = sub i11 %zext_ln26_68, %zext_ln26_69" [conv/conv_1.cpp:26]   --->   Operation 1404 'sub' 'sub_ln26_35' <Predicate = (!icmp_ln18_17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1405 [1/1] (1.76ns)   --->   "br label %55" [conv/conv_1.cpp:21]   --->   Operation 1405 'br' <Predicate = (!icmp_ln18_17)> <Delay = 1.76>
ST_106 : Operation 1406 [2/2] (22.5ns)   --->   "%w_sum_17 = fadd float %w_sum_0_17, 0xBF92624600000000" [conv/conv_1.cpp:31]   --->   Operation 1406 'fadd' 'w_sum_17' <Predicate = (icmp_ln18_17)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1407 [1/1] (0.00ns)   --->   "%tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1407 'specregionbegin' 'tmp_66' <Predicate = (icmp_ln18_17)> <Delay = 0.00>

State 107 <SV = 38> <Delay = 6.67>
ST_107 : Operation 1408 [1/1] (0.00ns)   --->   "%w_sum_1_17 = phi float [ %w_sum_0_17, %W_Row_Loop_begin17 ], [ %w_sum_3_16, %56 ]" [conv/conv_1.cpp:26]   --->   Operation 1408 'phi' 'w_sum_1_17' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1409 [1/1] (0.00ns)   --->   "%wc_0_17 = phi i2 [ 0, %W_Row_Loop_begin17 ], [ %add_ln21_17, %56 ]" [conv/conv_1.cpp:21]   --->   Operation 1409 'phi' 'wc_0_17' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1410 [1/1] (0.00ns)   --->   "%zext_ln21_17 = zext i2 %wc_0_17 to i5" [conv/conv_1.cpp:21]   --->   Operation 1410 'zext' 'zext_ln21_17' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1411 [1/1] (0.95ns)   --->   "%icmp_ln21_17 = icmp eq i2 %wc_0_17, -1" [conv/conv_1.cpp:21]   --->   Operation 1411 'icmp' 'icmp_ln21_17' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1412 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1412 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1413 [1/1] (1.56ns)   --->   "%add_ln21_17 = add i2 %wc_0_17, 1" [conv/conv_1.cpp:21]   --->   Operation 1413 'add' 'add_ln21_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1414 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_17, label %W_Row_Loop_end17, label %56" [conv/conv_1.cpp:21]   --->   Operation 1414 'br' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1415 [1/1] (1.78ns)   --->   "%add_ln26_98 = add i5 %sub_ln26_34, %zext_ln21_17" [conv/conv_1.cpp:26]   --->   Operation 1415 'add' 'add_ln26_98' <Predicate = (!icmp_ln21_17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1416 [1/1] (0.00ns)   --->   "%sext_ln26_34 = sext i5 %add_ln26_98 to i64" [conv/conv_1.cpp:26]   --->   Operation 1416 'sext' 'sext_ln26_34' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_107 : Operation 1417 [1/1] (0.00ns)   --->   "%conv_1_weights_0_17_s = getelementptr [9 x float]* @conv_1_weights_0_17, i64 0, i64 %sext_ln26_34" [conv/conv_1.cpp:26]   --->   Operation 1417 'getelementptr' 'conv_1_weights_0_17_s' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_107 : Operation 1418 [1/1] (1.78ns)   --->   "%add_ln26_49 = add i5 %zext_ln21_17, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1418 'add' 'add_ln26_49' <Predicate = (!icmp_ln21_17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1419 [1/1] (0.00ns)   --->   "%zext_ln26_74 = zext i5 %add_ln26_49 to i11" [conv/conv_1.cpp:26]   --->   Operation 1419 'zext' 'zext_ln26_74' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_107 : Operation 1420 [1/1] (1.63ns)   --->   "%add_ln26_99 = add i11 %sub_ln26_35, %zext_ln26_74" [conv/conv_1.cpp:26]   --->   Operation 1420 'add' 'add_ln26_99' <Predicate = (!icmp_ln21_17)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1421 [1/1] (0.00ns)   --->   "%sext_ln26_35 = sext i11 %add_ln26_99 to i64" [conv/conv_1.cpp:26]   --->   Operation 1421 'sext' 'sext_ln26_35' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_107 : Operation 1422 [1/1] (0.00ns)   --->   "%conv_input_addr_17 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_35" [conv/conv_1.cpp:26]   --->   Operation 1422 'getelementptr' 'conv_input_addr_17' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_107 : Operation 1423 [2/2] (3.25ns)   --->   "%conv_1_weights_0_17_1 = load float* %conv_1_weights_0_17_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 1423 'load' 'conv_1_weights_0_17_1' <Predicate = (!icmp_ln21_17)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_107 : Operation 1424 [2/2] (3.25ns)   --->   "%conv_input_load_17 = load float* %conv_input_addr_17, align 4" [conv/conv_1.cpp:26]   --->   Operation 1424 'load' 'conv_input_load_17' <Predicate = (!icmp_ln21_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_107 : Operation 1425 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_67) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1425 'specregionend' 'empty_75' <Predicate = (icmp_ln21_17)> <Delay = 0.00>
ST_107 : Operation 1426 [1/1] (0.00ns)   --->   "br label %54" [conv/conv_1.cpp:18]   --->   Operation 1426 'br' <Predicate = (icmp_ln21_17)> <Delay = 0.00>

State 108 <SV = 39> <Delay = 15.6>
ST_108 : Operation 1427 [1/2] (3.25ns)   --->   "%conv_1_weights_0_17_1 = load float* %conv_1_weights_0_17_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 1427 'load' 'conv_1_weights_0_17_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_108 : Operation 1428 [1/2] (3.25ns)   --->   "%conv_input_load_17 = load float* %conv_input_addr_17, align 4" [conv/conv_1.cpp:26]   --->   Operation 1428 'load' 'conv_input_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_108 : Operation 1429 [2/2] (12.3ns)   --->   "%tmp_1_16 = fmul float %conv_1_weights_0_17_1, %conv_input_load_17" [conv/conv_1.cpp:26]   --->   Operation 1429 'fmul' 'tmp_1_16' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 40> <Delay = 34.9>
ST_109 : Operation 1430 [1/2] (12.3ns)   --->   "%tmp_1_16 = fmul float %conv_1_weights_0_17_1, %conv_input_load_17" [conv/conv_1.cpp:26]   --->   Operation 1430 'fmul' 'tmp_1_16' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1431 [2/2] (22.5ns)   --->   "%w_sum_3_16 = fadd float %w_sum_1_17, %tmp_1_16" [conv/conv_1.cpp:26]   --->   Operation 1431 'fadd' 'w_sum_3_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 41> <Delay = 22.5>
ST_110 : Operation 1432 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1432 'specloopname' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1433 [1/2] (22.5ns)   --->   "%w_sum_3_16 = fadd float %w_sum_1_17, %tmp_1_16" [conv/conv_1.cpp:26]   --->   Operation 1433 'fadd' 'w_sum_3_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1434 [1/1] (0.00ns)   --->   "br label %55" [conv/conv_1.cpp:21]   --->   Operation 1434 'br' <Predicate = true> <Delay = 0.00>

State 111 <SV = 38> <Delay = 33.5>
ST_111 : Operation 1435 [1/2] (22.5ns)   --->   "%w_sum_17 = fadd float %w_sum_0_17, 0xBF92624600000000" [conv/conv_1.cpp:31]   --->   Operation 1435 'fadd' 'w_sum_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1436 [1/1] (0.00ns)   --->   "%bitcast_ln34_17 = bitcast float %w_sum_17 to i32" [conv/conv_1.cpp:34]   --->   Operation 1436 'bitcast' 'bitcast_ln34_17' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1437 [1/1] (0.00ns)   --->   "%tmp_99 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_17, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1437 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1438 [1/1] (0.00ns)   --->   "%trunc_ln34_17 = trunc i32 %bitcast_ln34_17 to i23" [conv/conv_1.cpp:34]   --->   Operation 1438 'trunc' 'trunc_ln34_17' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1439 [1/1] (1.55ns)   --->   "%icmp_ln34_34 = icmp ne i8 %tmp_99, -1" [conv/conv_1.cpp:34]   --->   Operation 1439 'icmp' 'icmp_ln34_34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1440 [1/1] (2.44ns)   --->   "%icmp_ln34_35 = icmp eq i23 %trunc_ln34_17, 0" [conv/conv_1.cpp:34]   --->   Operation 1440 'icmp' 'icmp_ln34_35' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_17)   --->   "%or_ln34_17 = or i1 %icmp_ln34_35, %icmp_ln34_34" [conv/conv_1.cpp:34]   --->   Operation 1441 'or' 'or_ln34_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1442 [1/1] (6.78ns)   --->   "%tmp_100 = fcmp ogt float %w_sum_17, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1442 'fcmp' 'tmp_100' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_17)   --->   "%and_ln34_17 = and i1 %or_ln34_17, %tmp_100" [conv/conv_1.cpp:34]   --->   Operation 1443 'and' 'and_ln34_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1444 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_17 = select i1 %and_ln34_17, float %w_sum_17, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1444 'select' 'select_ln34_17' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 1445 [1/1] (3.25ns)   --->   "store float %select_ln34_17, float* %conv_out_addr_17, align 4" [conv/conv_1.cpp:35]   --->   Operation 1445 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_111 : Operation 1446 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_64) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1446 'specregionend' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1447 [1/1] (1.76ns)   --->   "br label %57" [conv/conv_1.cpp:18]   --->   Operation 1447 'br' <Predicate = true> <Delay = 1.76>

State 112 <SV = 39> <Delay = 22.5>
ST_112 : Operation 1448 [1/1] (0.00ns)   --->   "%wr_0_18 = phi i2 [ 0, %Filter1_Loop17 ], [ %add_ln18_18, %W_Row_Loop_end18 ]" [conv/conv_1.cpp:18]   --->   Operation 1448 'phi' 'wr_0_18' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1449 [1/1] (0.00ns)   --->   "%w_sum_0_18 = phi float [ 0.000000e+00, %Filter1_Loop17 ], [ %w_sum_1_18, %W_Row_Loop_end18 ]" [conv/conv_1.cpp:26]   --->   Operation 1449 'phi' 'w_sum_0_18' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1450 [1/1] (0.00ns)   --->   "%zext_ln18_18 = zext i2 %wr_0_18 to i5" [conv/conv_1.cpp:18]   --->   Operation 1450 'zext' 'zext_ln18_18' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1451 [1/1] (0.95ns)   --->   "%icmp_ln18_18 = icmp eq i2 %wr_0_18, -1" [conv/conv_1.cpp:18]   --->   Operation 1451 'icmp' 'icmp_ln18_18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1452 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1452 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1453 [1/1] (1.56ns)   --->   "%add_ln18_18 = add i2 %wr_0_18, 1" [conv/conv_1.cpp:18]   --->   Operation 1453 'add' 'add_ln18_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1454 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_18, label %Filter1_Loop18, label %W_Row_Loop_begin18" [conv/conv_1.cpp:18]   --->   Operation 1454 'br' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1455 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1455 'specloopname' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_112 : Operation 1456 [1/1] (0.00ns)   --->   "%tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1456 'specregionbegin' 'tmp_69' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_112 : Operation 1457 [1/1] (0.00ns)   --->   "%tmp_184 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_18, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1457 'bitconcatenate' 'tmp_184' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_112 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln26_71 = zext i4 %tmp_184 to i5" [conv/conv_1.cpp:26]   --->   Operation 1458 'zext' 'zext_ln26_71' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_112 : Operation 1459 [1/1] (1.73ns)   --->   "%sub_ln26_36 = sub i5 %zext_ln26_71, %zext_ln18_18" [conv/conv_1.cpp:26]   --->   Operation 1459 'sub' 'sub_ln26_36' <Predicate = (!icmp_ln18_18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1460 [1/1] (1.78ns)   --->   "%add_ln26_18 = add i5 %zext_ln18_18, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1460 'add' 'add_ln26_18' <Predicate = (!icmp_ln18_18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1461 [1/1] (0.00ns)   --->   "%tmp_185 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_18, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1461 'bitconcatenate' 'tmp_185' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_112 : Operation 1462 [1/1] (0.00ns)   --->   "%zext_ln26_72 = zext i10 %tmp_185 to i11" [conv/conv_1.cpp:26]   --->   Operation 1462 'zext' 'zext_ln26_72' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_112 : Operation 1463 [1/1] (0.00ns)   --->   "%tmp_186 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_18, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1463 'bitconcatenate' 'tmp_186' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_112 : Operation 1464 [1/1] (0.00ns)   --->   "%zext_ln26_73 = zext i7 %tmp_186 to i11" [conv/conv_1.cpp:26]   --->   Operation 1464 'zext' 'zext_ln26_73' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_112 : Operation 1465 [1/1] (1.73ns)   --->   "%sub_ln26_37 = sub i11 %zext_ln26_72, %zext_ln26_73" [conv/conv_1.cpp:26]   --->   Operation 1465 'sub' 'sub_ln26_37' <Predicate = (!icmp_ln18_18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1466 [1/1] (1.76ns)   --->   "br label %58" [conv/conv_1.cpp:21]   --->   Operation 1466 'br' <Predicate = (!icmp_ln18_18)> <Delay = 1.76>
ST_112 : Operation 1467 [2/2] (22.5ns)   --->   "%w_sum_18 = fadd float %w_sum_0_18, 0xBFB4D96080000000" [conv/conv_1.cpp:31]   --->   Operation 1467 'fadd' 'w_sum_18' <Predicate = (icmp_ln18_18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1468 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1468 'specregionbegin' 'tmp_68' <Predicate = (icmp_ln18_18)> <Delay = 0.00>

State 113 <SV = 40> <Delay = 6.67>
ST_113 : Operation 1469 [1/1] (0.00ns)   --->   "%w_sum_1_18 = phi float [ %w_sum_0_18, %W_Row_Loop_begin18 ], [ %w_sum_3_17, %59 ]" [conv/conv_1.cpp:26]   --->   Operation 1469 'phi' 'w_sum_1_18' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1470 [1/1] (0.00ns)   --->   "%wc_0_18 = phi i2 [ 0, %W_Row_Loop_begin18 ], [ %add_ln21_18, %59 ]" [conv/conv_1.cpp:21]   --->   Operation 1470 'phi' 'wc_0_18' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1471 [1/1] (0.00ns)   --->   "%zext_ln21_18 = zext i2 %wc_0_18 to i5" [conv/conv_1.cpp:21]   --->   Operation 1471 'zext' 'zext_ln21_18' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1472 [1/1] (0.95ns)   --->   "%icmp_ln21_18 = icmp eq i2 %wc_0_18, -1" [conv/conv_1.cpp:21]   --->   Operation 1472 'icmp' 'icmp_ln21_18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1473 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1473 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1474 [1/1] (1.56ns)   --->   "%add_ln21_18 = add i2 %wc_0_18, 1" [conv/conv_1.cpp:21]   --->   Operation 1474 'add' 'add_ln21_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1475 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_18, label %W_Row_Loop_end18, label %59" [conv/conv_1.cpp:21]   --->   Operation 1475 'br' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1476 [1/1] (1.78ns)   --->   "%add_ln26_100 = add i5 %sub_ln26_36, %zext_ln21_18" [conv/conv_1.cpp:26]   --->   Operation 1476 'add' 'add_ln26_100' <Predicate = (!icmp_ln21_18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1477 [1/1] (0.00ns)   --->   "%sext_ln26_36 = sext i5 %add_ln26_100 to i64" [conv/conv_1.cpp:26]   --->   Operation 1477 'sext' 'sext_ln26_36' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_113 : Operation 1478 [1/1] (0.00ns)   --->   "%conv_1_weights_0_18_s = getelementptr [9 x float]* @conv_1_weights_0_18, i64 0, i64 %sext_ln26_36" [conv/conv_1.cpp:26]   --->   Operation 1478 'getelementptr' 'conv_1_weights_0_18_s' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_113 : Operation 1479 [1/1] (1.78ns)   --->   "%add_ln26_50 = add i5 %zext_ln21_18, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1479 'add' 'add_ln26_50' <Predicate = (!icmp_ln21_18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1480 [1/1] (0.00ns)   --->   "%zext_ln26_78 = zext i5 %add_ln26_50 to i11" [conv/conv_1.cpp:26]   --->   Operation 1480 'zext' 'zext_ln26_78' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_113 : Operation 1481 [1/1] (1.63ns)   --->   "%add_ln26_101 = add i11 %sub_ln26_37, %zext_ln26_78" [conv/conv_1.cpp:26]   --->   Operation 1481 'add' 'add_ln26_101' <Predicate = (!icmp_ln21_18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1482 [1/1] (0.00ns)   --->   "%sext_ln26_37 = sext i11 %add_ln26_101 to i64" [conv/conv_1.cpp:26]   --->   Operation 1482 'sext' 'sext_ln26_37' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_113 : Operation 1483 [1/1] (0.00ns)   --->   "%conv_input_addr_18 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_37" [conv/conv_1.cpp:26]   --->   Operation 1483 'getelementptr' 'conv_input_addr_18' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_113 : Operation 1484 [2/2] (3.25ns)   --->   "%conv_1_weights_0_18_1 = load float* %conv_1_weights_0_18_s, align 8" [conv/conv_1.cpp:26]   --->   Operation 1484 'load' 'conv_1_weights_0_18_1' <Predicate = (!icmp_ln21_18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_113 : Operation 1485 [2/2] (3.25ns)   --->   "%conv_input_load_18 = load float* %conv_input_addr_18, align 4" [conv/conv_1.cpp:26]   --->   Operation 1485 'load' 'conv_input_load_18' <Predicate = (!icmp_ln21_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_113 : Operation 1486 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_69) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1486 'specregionend' 'empty_79' <Predicate = (icmp_ln21_18)> <Delay = 0.00>
ST_113 : Operation 1487 [1/1] (0.00ns)   --->   "br label %57" [conv/conv_1.cpp:18]   --->   Operation 1487 'br' <Predicate = (icmp_ln21_18)> <Delay = 0.00>

State 114 <SV = 41> <Delay = 15.6>
ST_114 : Operation 1488 [1/2] (3.25ns)   --->   "%conv_1_weights_0_18_1 = load float* %conv_1_weights_0_18_s, align 8" [conv/conv_1.cpp:26]   --->   Operation 1488 'load' 'conv_1_weights_0_18_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_114 : Operation 1489 [1/2] (3.25ns)   --->   "%conv_input_load_18 = load float* %conv_input_addr_18, align 4" [conv/conv_1.cpp:26]   --->   Operation 1489 'load' 'conv_input_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_114 : Operation 1490 [2/2] (12.3ns)   --->   "%tmp_1_17 = fmul float %conv_1_weights_0_18_1, %conv_input_load_18" [conv/conv_1.cpp:26]   --->   Operation 1490 'fmul' 'tmp_1_17' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 42> <Delay = 34.9>
ST_115 : Operation 1491 [1/2] (12.3ns)   --->   "%tmp_1_17 = fmul float %conv_1_weights_0_18_1, %conv_input_load_18" [conv/conv_1.cpp:26]   --->   Operation 1491 'fmul' 'tmp_1_17' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1492 [2/2] (22.5ns)   --->   "%w_sum_3_17 = fadd float %w_sum_1_18, %tmp_1_17" [conv/conv_1.cpp:26]   --->   Operation 1492 'fadd' 'w_sum_3_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 43> <Delay = 22.5>
ST_116 : Operation 1493 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1493 'specloopname' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1494 [1/2] (22.5ns)   --->   "%w_sum_3_17 = fadd float %w_sum_1_18, %tmp_1_17" [conv/conv_1.cpp:26]   --->   Operation 1494 'fadd' 'w_sum_3_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1495 [1/1] (0.00ns)   --->   "br label %58" [conv/conv_1.cpp:21]   --->   Operation 1495 'br' <Predicate = true> <Delay = 0.00>

State 117 <SV = 40> <Delay = 33.5>
ST_117 : Operation 1496 [1/2] (22.5ns)   --->   "%w_sum_18 = fadd float %w_sum_0_18, 0xBFB4D96080000000" [conv/conv_1.cpp:31]   --->   Operation 1496 'fadd' 'w_sum_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1497 [1/1] (0.00ns)   --->   "%bitcast_ln34_18 = bitcast float %w_sum_18 to i32" [conv/conv_1.cpp:34]   --->   Operation 1497 'bitcast' 'bitcast_ln34_18' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1498 [1/1] (0.00ns)   --->   "%tmp_101 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_18, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1498 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1499 [1/1] (0.00ns)   --->   "%trunc_ln34_18 = trunc i32 %bitcast_ln34_18 to i23" [conv/conv_1.cpp:34]   --->   Operation 1499 'trunc' 'trunc_ln34_18' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1500 [1/1] (1.55ns)   --->   "%icmp_ln34_36 = icmp ne i8 %tmp_101, -1" [conv/conv_1.cpp:34]   --->   Operation 1500 'icmp' 'icmp_ln34_36' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1501 [1/1] (2.44ns)   --->   "%icmp_ln34_37 = icmp eq i23 %trunc_ln34_18, 0" [conv/conv_1.cpp:34]   --->   Operation 1501 'icmp' 'icmp_ln34_37' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_18)   --->   "%or_ln34_18 = or i1 %icmp_ln34_37, %icmp_ln34_36" [conv/conv_1.cpp:34]   --->   Operation 1502 'or' 'or_ln34_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1503 [1/1] (6.78ns)   --->   "%tmp_102 = fcmp ogt float %w_sum_18, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1503 'fcmp' 'tmp_102' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_18)   --->   "%and_ln34_18 = and i1 %or_ln34_18, %tmp_102" [conv/conv_1.cpp:34]   --->   Operation 1504 'and' 'and_ln34_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1505 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_18 = select i1 %and_ln34_18, float %w_sum_18, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1505 'select' 'select_ln34_18' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 1506 [1/1] (3.25ns)   --->   "store float %select_ln34_18, float* %conv_out_addr_18, align 4" [conv/conv_1.cpp:35]   --->   Operation 1506 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_117 : Operation 1507 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_66) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1507 'specregionend' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1508 [1/1] (1.76ns)   --->   "br label %60" [conv/conv_1.cpp:18]   --->   Operation 1508 'br' <Predicate = true> <Delay = 1.76>

State 118 <SV = 41> <Delay = 22.5>
ST_118 : Operation 1509 [1/1] (0.00ns)   --->   "%wr_0_19 = phi i2 [ 0, %Filter1_Loop18 ], [ %add_ln18_19, %W_Row_Loop_end19 ]" [conv/conv_1.cpp:18]   --->   Operation 1509 'phi' 'wr_0_19' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1510 [1/1] (0.00ns)   --->   "%w_sum_0_19 = phi float [ 0.000000e+00, %Filter1_Loop18 ], [ %w_sum_1_19, %W_Row_Loop_end19 ]" [conv/conv_1.cpp:26]   --->   Operation 1510 'phi' 'w_sum_0_19' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1511 [1/1] (0.00ns)   --->   "%zext_ln18_19 = zext i2 %wr_0_19 to i5" [conv/conv_1.cpp:18]   --->   Operation 1511 'zext' 'zext_ln18_19' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1512 [1/1] (0.95ns)   --->   "%icmp_ln18_19 = icmp eq i2 %wr_0_19, -1" [conv/conv_1.cpp:18]   --->   Operation 1512 'icmp' 'icmp_ln18_19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1513 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1513 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1514 [1/1] (1.56ns)   --->   "%add_ln18_19 = add i2 %wr_0_19, 1" [conv/conv_1.cpp:18]   --->   Operation 1514 'add' 'add_ln18_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1515 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_19, label %Filter1_Loop19, label %W_Row_Loop_begin19" [conv/conv_1.cpp:18]   --->   Operation 1515 'br' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1516 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1516 'specloopname' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_118 : Operation 1517 [1/1] (0.00ns)   --->   "%tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1517 'specregionbegin' 'tmp_71' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_118 : Operation 1518 [1/1] (0.00ns)   --->   "%tmp_187 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_19, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1518 'bitconcatenate' 'tmp_187' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_118 : Operation 1519 [1/1] (0.00ns)   --->   "%zext_ln26_75 = zext i4 %tmp_187 to i5" [conv/conv_1.cpp:26]   --->   Operation 1519 'zext' 'zext_ln26_75' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_118 : Operation 1520 [1/1] (1.73ns)   --->   "%sub_ln26_38 = sub i5 %zext_ln26_75, %zext_ln18_19" [conv/conv_1.cpp:26]   --->   Operation 1520 'sub' 'sub_ln26_38' <Predicate = (!icmp_ln18_19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1521 [1/1] (1.78ns)   --->   "%add_ln26_19 = add i5 %zext_ln18_19, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1521 'add' 'add_ln26_19' <Predicate = (!icmp_ln18_19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1522 [1/1] (0.00ns)   --->   "%tmp_188 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_19, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1522 'bitconcatenate' 'tmp_188' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_118 : Operation 1523 [1/1] (0.00ns)   --->   "%zext_ln26_76 = zext i10 %tmp_188 to i11" [conv/conv_1.cpp:26]   --->   Operation 1523 'zext' 'zext_ln26_76' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_118 : Operation 1524 [1/1] (0.00ns)   --->   "%tmp_189 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_19, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1524 'bitconcatenate' 'tmp_189' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_118 : Operation 1525 [1/1] (0.00ns)   --->   "%zext_ln26_77 = zext i7 %tmp_189 to i11" [conv/conv_1.cpp:26]   --->   Operation 1525 'zext' 'zext_ln26_77' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_118 : Operation 1526 [1/1] (1.73ns)   --->   "%sub_ln26_39 = sub i11 %zext_ln26_76, %zext_ln26_77" [conv/conv_1.cpp:26]   --->   Operation 1526 'sub' 'sub_ln26_39' <Predicate = (!icmp_ln18_19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1527 [1/1] (1.76ns)   --->   "br label %61" [conv/conv_1.cpp:21]   --->   Operation 1527 'br' <Predicate = (!icmp_ln18_19)> <Delay = 1.76>
ST_118 : Operation 1528 [2/2] (22.5ns)   --->   "%w_sum_19 = fadd float %w_sum_0_19, 0xBFC17A6680000000" [conv/conv_1.cpp:31]   --->   Operation 1528 'fadd' 'w_sum_19' <Predicate = (icmp_ln18_19)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1529 [1/1] (0.00ns)   --->   "%tmp_70 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1529 'specregionbegin' 'tmp_70' <Predicate = (icmp_ln18_19)> <Delay = 0.00>

State 119 <SV = 42> <Delay = 6.67>
ST_119 : Operation 1530 [1/1] (0.00ns)   --->   "%w_sum_1_19 = phi float [ %w_sum_0_19, %W_Row_Loop_begin19 ], [ %w_sum_3_18, %62 ]" [conv/conv_1.cpp:26]   --->   Operation 1530 'phi' 'w_sum_1_19' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1531 [1/1] (0.00ns)   --->   "%wc_0_19 = phi i2 [ 0, %W_Row_Loop_begin19 ], [ %add_ln21_19, %62 ]" [conv/conv_1.cpp:21]   --->   Operation 1531 'phi' 'wc_0_19' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1532 [1/1] (0.00ns)   --->   "%zext_ln21_19 = zext i2 %wc_0_19 to i5" [conv/conv_1.cpp:21]   --->   Operation 1532 'zext' 'zext_ln21_19' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1533 [1/1] (0.95ns)   --->   "%icmp_ln21_19 = icmp eq i2 %wc_0_19, -1" [conv/conv_1.cpp:21]   --->   Operation 1533 'icmp' 'icmp_ln21_19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1534 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1534 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1535 [1/1] (1.56ns)   --->   "%add_ln21_19 = add i2 %wc_0_19, 1" [conv/conv_1.cpp:21]   --->   Operation 1535 'add' 'add_ln21_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1536 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_19, label %W_Row_Loop_end19, label %62" [conv/conv_1.cpp:21]   --->   Operation 1536 'br' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1537 [1/1] (1.78ns)   --->   "%add_ln26_102 = add i5 %sub_ln26_38, %zext_ln21_19" [conv/conv_1.cpp:26]   --->   Operation 1537 'add' 'add_ln26_102' <Predicate = (!icmp_ln21_19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1538 [1/1] (0.00ns)   --->   "%sext_ln26_38 = sext i5 %add_ln26_102 to i64" [conv/conv_1.cpp:26]   --->   Operation 1538 'sext' 'sext_ln26_38' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_119 : Operation 1539 [1/1] (0.00ns)   --->   "%conv_1_weights_0_19_s = getelementptr [9 x float]* @conv_1_weights_0_19, i64 0, i64 %sext_ln26_38" [conv/conv_1.cpp:26]   --->   Operation 1539 'getelementptr' 'conv_1_weights_0_19_s' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_119 : Operation 1540 [1/1] (1.78ns)   --->   "%add_ln26_51 = add i5 %zext_ln21_19, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1540 'add' 'add_ln26_51' <Predicate = (!icmp_ln21_19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1541 [1/1] (0.00ns)   --->   "%zext_ln26_82 = zext i5 %add_ln26_51 to i11" [conv/conv_1.cpp:26]   --->   Operation 1541 'zext' 'zext_ln26_82' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_119 : Operation 1542 [1/1] (1.63ns)   --->   "%add_ln26_103 = add i11 %sub_ln26_39, %zext_ln26_82" [conv/conv_1.cpp:26]   --->   Operation 1542 'add' 'add_ln26_103' <Predicate = (!icmp_ln21_19)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1543 [1/1] (0.00ns)   --->   "%sext_ln26_39 = sext i11 %add_ln26_103 to i64" [conv/conv_1.cpp:26]   --->   Operation 1543 'sext' 'sext_ln26_39' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_119 : Operation 1544 [1/1] (0.00ns)   --->   "%conv_input_addr_19 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_39" [conv/conv_1.cpp:26]   --->   Operation 1544 'getelementptr' 'conv_input_addr_19' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_119 : Operation 1545 [2/2] (3.25ns)   --->   "%conv_1_weights_0_19_1 = load float* %conv_1_weights_0_19_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 1545 'load' 'conv_1_weights_0_19_1' <Predicate = (!icmp_ln21_19)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_119 : Operation 1546 [2/2] (3.25ns)   --->   "%conv_input_load_19 = load float* %conv_input_addr_19, align 4" [conv/conv_1.cpp:26]   --->   Operation 1546 'load' 'conv_input_load_19' <Predicate = (!icmp_ln21_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_119 : Operation 1547 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_71) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1547 'specregionend' 'empty_83' <Predicate = (icmp_ln21_19)> <Delay = 0.00>
ST_119 : Operation 1548 [1/1] (0.00ns)   --->   "br label %60" [conv/conv_1.cpp:18]   --->   Operation 1548 'br' <Predicate = (icmp_ln21_19)> <Delay = 0.00>

State 120 <SV = 43> <Delay = 15.6>
ST_120 : Operation 1549 [1/2] (3.25ns)   --->   "%conv_1_weights_0_19_1 = load float* %conv_1_weights_0_19_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 1549 'load' 'conv_1_weights_0_19_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_120 : Operation 1550 [1/2] (3.25ns)   --->   "%conv_input_load_19 = load float* %conv_input_addr_19, align 4" [conv/conv_1.cpp:26]   --->   Operation 1550 'load' 'conv_input_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_120 : Operation 1551 [2/2] (12.3ns)   --->   "%tmp_1_18 = fmul float %conv_1_weights_0_19_1, %conv_input_load_19" [conv/conv_1.cpp:26]   --->   Operation 1551 'fmul' 'tmp_1_18' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 44> <Delay = 34.9>
ST_121 : Operation 1552 [1/2] (12.3ns)   --->   "%tmp_1_18 = fmul float %conv_1_weights_0_19_1, %conv_input_load_19" [conv/conv_1.cpp:26]   --->   Operation 1552 'fmul' 'tmp_1_18' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1553 [2/2] (22.5ns)   --->   "%w_sum_3_18 = fadd float %w_sum_1_19, %tmp_1_18" [conv/conv_1.cpp:26]   --->   Operation 1553 'fadd' 'w_sum_3_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 45> <Delay = 22.5>
ST_122 : Operation 1554 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1554 'specloopname' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1555 [1/2] (22.5ns)   --->   "%w_sum_3_18 = fadd float %w_sum_1_19, %tmp_1_18" [conv/conv_1.cpp:26]   --->   Operation 1555 'fadd' 'w_sum_3_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1556 [1/1] (0.00ns)   --->   "br label %61" [conv/conv_1.cpp:21]   --->   Operation 1556 'br' <Predicate = true> <Delay = 0.00>

State 123 <SV = 42> <Delay = 33.5>
ST_123 : Operation 1557 [1/2] (22.5ns)   --->   "%w_sum_19 = fadd float %w_sum_0_19, 0xBFC17A6680000000" [conv/conv_1.cpp:31]   --->   Operation 1557 'fadd' 'w_sum_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1558 [1/1] (0.00ns)   --->   "%bitcast_ln34_19 = bitcast float %w_sum_19 to i32" [conv/conv_1.cpp:34]   --->   Operation 1558 'bitcast' 'bitcast_ln34_19' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1559 [1/1] (0.00ns)   --->   "%tmp_103 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_19, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1559 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1560 [1/1] (0.00ns)   --->   "%trunc_ln34_19 = trunc i32 %bitcast_ln34_19 to i23" [conv/conv_1.cpp:34]   --->   Operation 1560 'trunc' 'trunc_ln34_19' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1561 [1/1] (1.55ns)   --->   "%icmp_ln34_38 = icmp ne i8 %tmp_103, -1" [conv/conv_1.cpp:34]   --->   Operation 1561 'icmp' 'icmp_ln34_38' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1562 [1/1] (2.44ns)   --->   "%icmp_ln34_39 = icmp eq i23 %trunc_ln34_19, 0" [conv/conv_1.cpp:34]   --->   Operation 1562 'icmp' 'icmp_ln34_39' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_19)   --->   "%or_ln34_19 = or i1 %icmp_ln34_39, %icmp_ln34_38" [conv/conv_1.cpp:34]   --->   Operation 1563 'or' 'or_ln34_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1564 [1/1] (6.78ns)   --->   "%tmp_104 = fcmp ogt float %w_sum_19, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1564 'fcmp' 'tmp_104' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_19)   --->   "%and_ln34_19 = and i1 %or_ln34_19, %tmp_104" [conv/conv_1.cpp:34]   --->   Operation 1565 'and' 'and_ln34_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1566 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_19 = select i1 %and_ln34_19, float %w_sum_19, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1566 'select' 'select_ln34_19' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 1567 [1/1] (3.25ns)   --->   "store float %select_ln34_19, float* %conv_out_addr_19, align 4" [conv/conv_1.cpp:35]   --->   Operation 1567 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_123 : Operation 1568 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_68) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1568 'specregionend' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1569 [1/1] (1.76ns)   --->   "br label %63" [conv/conv_1.cpp:18]   --->   Operation 1569 'br' <Predicate = true> <Delay = 1.76>

State 124 <SV = 43> <Delay = 22.5>
ST_124 : Operation 1570 [1/1] (0.00ns)   --->   "%wr_0_20 = phi i2 [ 0, %Filter1_Loop19 ], [ %add_ln18_20, %W_Row_Loop_end20 ]" [conv/conv_1.cpp:18]   --->   Operation 1570 'phi' 'wr_0_20' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1571 [1/1] (0.00ns)   --->   "%w_sum_0_20 = phi float [ 0.000000e+00, %Filter1_Loop19 ], [ %w_sum_1_20, %W_Row_Loop_end20 ]" [conv/conv_1.cpp:26]   --->   Operation 1571 'phi' 'w_sum_0_20' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1572 [1/1] (0.00ns)   --->   "%zext_ln18_20 = zext i2 %wr_0_20 to i5" [conv/conv_1.cpp:18]   --->   Operation 1572 'zext' 'zext_ln18_20' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1573 [1/1] (0.95ns)   --->   "%icmp_ln18_20 = icmp eq i2 %wr_0_20, -1" [conv/conv_1.cpp:18]   --->   Operation 1573 'icmp' 'icmp_ln18_20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1574 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1574 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1575 [1/1] (1.56ns)   --->   "%add_ln18_20 = add i2 %wr_0_20, 1" [conv/conv_1.cpp:18]   --->   Operation 1575 'add' 'add_ln18_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1576 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_20, label %Filter1_Loop20, label %W_Row_Loop_begin20" [conv/conv_1.cpp:18]   --->   Operation 1576 'br' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1577 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1577 'specloopname' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_124 : Operation 1578 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1578 'specregionbegin' 'tmp_73' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_124 : Operation 1579 [1/1] (0.00ns)   --->   "%tmp_190 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_20, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1579 'bitconcatenate' 'tmp_190' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_124 : Operation 1580 [1/1] (0.00ns)   --->   "%zext_ln26_79 = zext i4 %tmp_190 to i5" [conv/conv_1.cpp:26]   --->   Operation 1580 'zext' 'zext_ln26_79' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_124 : Operation 1581 [1/1] (1.73ns)   --->   "%sub_ln26_40 = sub i5 %zext_ln26_79, %zext_ln18_20" [conv/conv_1.cpp:26]   --->   Operation 1581 'sub' 'sub_ln26_40' <Predicate = (!icmp_ln18_20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1582 [1/1] (1.78ns)   --->   "%add_ln26_20 = add i5 %zext_ln18_20, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1582 'add' 'add_ln26_20' <Predicate = (!icmp_ln18_20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1583 [1/1] (0.00ns)   --->   "%tmp_191 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_20, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1583 'bitconcatenate' 'tmp_191' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_124 : Operation 1584 [1/1] (0.00ns)   --->   "%zext_ln26_80 = zext i10 %tmp_191 to i11" [conv/conv_1.cpp:26]   --->   Operation 1584 'zext' 'zext_ln26_80' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_124 : Operation 1585 [1/1] (0.00ns)   --->   "%tmp_192 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_20, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1585 'bitconcatenate' 'tmp_192' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_124 : Operation 1586 [1/1] (0.00ns)   --->   "%zext_ln26_81 = zext i7 %tmp_192 to i11" [conv/conv_1.cpp:26]   --->   Operation 1586 'zext' 'zext_ln26_81' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_124 : Operation 1587 [1/1] (1.73ns)   --->   "%sub_ln26_41 = sub i11 %zext_ln26_80, %zext_ln26_81" [conv/conv_1.cpp:26]   --->   Operation 1587 'sub' 'sub_ln26_41' <Predicate = (!icmp_ln18_20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1588 [1/1] (1.76ns)   --->   "br label %64" [conv/conv_1.cpp:21]   --->   Operation 1588 'br' <Predicate = (!icmp_ln18_20)> <Delay = 1.76>
ST_124 : Operation 1589 [2/2] (22.5ns)   --->   "%w_sum_20 = fadd float %w_sum_0_20, 0xBF8893BD80000000" [conv/conv_1.cpp:31]   --->   Operation 1589 'fadd' 'w_sum_20' <Predicate = (icmp_ln18_20)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1590 [1/1] (0.00ns)   --->   "%tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1590 'specregionbegin' 'tmp_72' <Predicate = (icmp_ln18_20)> <Delay = 0.00>

State 125 <SV = 44> <Delay = 6.67>
ST_125 : Operation 1591 [1/1] (0.00ns)   --->   "%w_sum_1_20 = phi float [ %w_sum_0_20, %W_Row_Loop_begin20 ], [ %w_sum_3_19, %65 ]" [conv/conv_1.cpp:26]   --->   Operation 1591 'phi' 'w_sum_1_20' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1592 [1/1] (0.00ns)   --->   "%wc_0_20 = phi i2 [ 0, %W_Row_Loop_begin20 ], [ %add_ln21_20, %65 ]" [conv/conv_1.cpp:21]   --->   Operation 1592 'phi' 'wc_0_20' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1593 [1/1] (0.00ns)   --->   "%zext_ln21_20 = zext i2 %wc_0_20 to i5" [conv/conv_1.cpp:21]   --->   Operation 1593 'zext' 'zext_ln21_20' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1594 [1/1] (0.95ns)   --->   "%icmp_ln21_20 = icmp eq i2 %wc_0_20, -1" [conv/conv_1.cpp:21]   --->   Operation 1594 'icmp' 'icmp_ln21_20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1595 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1595 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1596 [1/1] (1.56ns)   --->   "%add_ln21_20 = add i2 %wc_0_20, 1" [conv/conv_1.cpp:21]   --->   Operation 1596 'add' 'add_ln21_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1597 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_20, label %W_Row_Loop_end20, label %65" [conv/conv_1.cpp:21]   --->   Operation 1597 'br' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1598 [1/1] (1.78ns)   --->   "%add_ln26_104 = add i5 %sub_ln26_40, %zext_ln21_20" [conv/conv_1.cpp:26]   --->   Operation 1598 'add' 'add_ln26_104' <Predicate = (!icmp_ln21_20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1599 [1/1] (0.00ns)   --->   "%sext_ln26_40 = sext i5 %add_ln26_104 to i64" [conv/conv_1.cpp:26]   --->   Operation 1599 'sext' 'sext_ln26_40' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_125 : Operation 1600 [1/1] (0.00ns)   --->   "%conv_1_weights_0_20_s = getelementptr [9 x float]* @conv_1_weights_0_20, i64 0, i64 %sext_ln26_40" [conv/conv_1.cpp:26]   --->   Operation 1600 'getelementptr' 'conv_1_weights_0_20_s' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_125 : Operation 1601 [1/1] (1.78ns)   --->   "%add_ln26_52 = add i5 %zext_ln21_20, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1601 'add' 'add_ln26_52' <Predicate = (!icmp_ln21_20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1602 [1/1] (0.00ns)   --->   "%zext_ln26_86 = zext i5 %add_ln26_52 to i11" [conv/conv_1.cpp:26]   --->   Operation 1602 'zext' 'zext_ln26_86' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_125 : Operation 1603 [1/1] (1.63ns)   --->   "%add_ln26_105 = add i11 %sub_ln26_41, %zext_ln26_86" [conv/conv_1.cpp:26]   --->   Operation 1603 'add' 'add_ln26_105' <Predicate = (!icmp_ln21_20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1604 [1/1] (0.00ns)   --->   "%sext_ln26_41 = sext i11 %add_ln26_105 to i64" [conv/conv_1.cpp:26]   --->   Operation 1604 'sext' 'sext_ln26_41' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_125 : Operation 1605 [1/1] (0.00ns)   --->   "%conv_input_addr_20 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_41" [conv/conv_1.cpp:26]   --->   Operation 1605 'getelementptr' 'conv_input_addr_20' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_125 : Operation 1606 [2/2] (3.25ns)   --->   "%conv_1_weights_0_20_1 = load float* %conv_1_weights_0_20_s, align 16" [conv/conv_1.cpp:26]   --->   Operation 1606 'load' 'conv_1_weights_0_20_1' <Predicate = (!icmp_ln21_20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_125 : Operation 1607 [2/2] (3.25ns)   --->   "%conv_input_load_20 = load float* %conv_input_addr_20, align 4" [conv/conv_1.cpp:26]   --->   Operation 1607 'load' 'conv_input_load_20' <Predicate = (!icmp_ln21_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_125 : Operation 1608 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_73) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1608 'specregionend' 'empty_87' <Predicate = (icmp_ln21_20)> <Delay = 0.00>
ST_125 : Operation 1609 [1/1] (0.00ns)   --->   "br label %63" [conv/conv_1.cpp:18]   --->   Operation 1609 'br' <Predicate = (icmp_ln21_20)> <Delay = 0.00>

State 126 <SV = 45> <Delay = 15.6>
ST_126 : Operation 1610 [1/2] (3.25ns)   --->   "%conv_1_weights_0_20_1 = load float* %conv_1_weights_0_20_s, align 16" [conv/conv_1.cpp:26]   --->   Operation 1610 'load' 'conv_1_weights_0_20_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_126 : Operation 1611 [1/2] (3.25ns)   --->   "%conv_input_load_20 = load float* %conv_input_addr_20, align 4" [conv/conv_1.cpp:26]   --->   Operation 1611 'load' 'conv_input_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_126 : Operation 1612 [2/2] (12.3ns)   --->   "%tmp_1_19 = fmul float %conv_1_weights_0_20_1, %conv_input_load_20" [conv/conv_1.cpp:26]   --->   Operation 1612 'fmul' 'tmp_1_19' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 46> <Delay = 34.9>
ST_127 : Operation 1613 [1/2] (12.3ns)   --->   "%tmp_1_19 = fmul float %conv_1_weights_0_20_1, %conv_input_load_20" [conv/conv_1.cpp:26]   --->   Operation 1613 'fmul' 'tmp_1_19' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1614 [2/2] (22.5ns)   --->   "%w_sum_3_19 = fadd float %w_sum_1_20, %tmp_1_19" [conv/conv_1.cpp:26]   --->   Operation 1614 'fadd' 'w_sum_3_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 47> <Delay = 22.5>
ST_128 : Operation 1615 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1615 'specloopname' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1616 [1/2] (22.5ns)   --->   "%w_sum_3_19 = fadd float %w_sum_1_20, %tmp_1_19" [conv/conv_1.cpp:26]   --->   Operation 1616 'fadd' 'w_sum_3_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1617 [1/1] (0.00ns)   --->   "br label %64" [conv/conv_1.cpp:21]   --->   Operation 1617 'br' <Predicate = true> <Delay = 0.00>

State 129 <SV = 44> <Delay = 33.5>
ST_129 : Operation 1618 [1/2] (22.5ns)   --->   "%w_sum_20 = fadd float %w_sum_0_20, 0xBF8893BD80000000" [conv/conv_1.cpp:31]   --->   Operation 1618 'fadd' 'w_sum_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1619 [1/1] (0.00ns)   --->   "%bitcast_ln34_20 = bitcast float %w_sum_20 to i32" [conv/conv_1.cpp:34]   --->   Operation 1619 'bitcast' 'bitcast_ln34_20' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1620 [1/1] (0.00ns)   --->   "%tmp_105 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_20, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1620 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1621 [1/1] (0.00ns)   --->   "%trunc_ln34_20 = trunc i32 %bitcast_ln34_20 to i23" [conv/conv_1.cpp:34]   --->   Operation 1621 'trunc' 'trunc_ln34_20' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1622 [1/1] (1.55ns)   --->   "%icmp_ln34_40 = icmp ne i8 %tmp_105, -1" [conv/conv_1.cpp:34]   --->   Operation 1622 'icmp' 'icmp_ln34_40' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1623 [1/1] (2.44ns)   --->   "%icmp_ln34_41 = icmp eq i23 %trunc_ln34_20, 0" [conv/conv_1.cpp:34]   --->   Operation 1623 'icmp' 'icmp_ln34_41' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_20)   --->   "%or_ln34_20 = or i1 %icmp_ln34_41, %icmp_ln34_40" [conv/conv_1.cpp:34]   --->   Operation 1624 'or' 'or_ln34_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1625 [1/1] (6.78ns)   --->   "%tmp_106 = fcmp ogt float %w_sum_20, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1625 'fcmp' 'tmp_106' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_20)   --->   "%and_ln34_20 = and i1 %or_ln34_20, %tmp_106" [conv/conv_1.cpp:34]   --->   Operation 1626 'and' 'and_ln34_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1627 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_20 = select i1 %and_ln34_20, float %w_sum_20, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1627 'select' 'select_ln34_20' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 1628 [1/1] (3.25ns)   --->   "store float %select_ln34_20, float* %conv_out_addr_20, align 4" [conv/conv_1.cpp:35]   --->   Operation 1628 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_129 : Operation 1629 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_70) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1629 'specregionend' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1630 [1/1] (1.76ns)   --->   "br label %66" [conv/conv_1.cpp:18]   --->   Operation 1630 'br' <Predicate = true> <Delay = 1.76>

State 130 <SV = 45> <Delay = 22.5>
ST_130 : Operation 1631 [1/1] (0.00ns)   --->   "%wr_0_21 = phi i2 [ 0, %Filter1_Loop20 ], [ %add_ln18_21, %W_Row_Loop_end21 ]" [conv/conv_1.cpp:18]   --->   Operation 1631 'phi' 'wr_0_21' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1632 [1/1] (0.00ns)   --->   "%w_sum_0_21 = phi float [ 0.000000e+00, %Filter1_Loop20 ], [ %w_sum_1_21, %W_Row_Loop_end21 ]" [conv/conv_1.cpp:26]   --->   Operation 1632 'phi' 'w_sum_0_21' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1633 [1/1] (0.00ns)   --->   "%zext_ln18_21 = zext i2 %wr_0_21 to i5" [conv/conv_1.cpp:18]   --->   Operation 1633 'zext' 'zext_ln18_21' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1634 [1/1] (0.95ns)   --->   "%icmp_ln18_21 = icmp eq i2 %wr_0_21, -1" [conv/conv_1.cpp:18]   --->   Operation 1634 'icmp' 'icmp_ln18_21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1635 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1635 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1636 [1/1] (1.56ns)   --->   "%add_ln18_21 = add i2 %wr_0_21, 1" [conv/conv_1.cpp:18]   --->   Operation 1636 'add' 'add_ln18_21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1637 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_21, label %Filter1_Loop21, label %W_Row_Loop_begin21" [conv/conv_1.cpp:18]   --->   Operation 1637 'br' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1638 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1638 'specloopname' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_130 : Operation 1639 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1639 'specregionbegin' 'tmp_75' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_130 : Operation 1640 [1/1] (0.00ns)   --->   "%tmp_193 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_21, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1640 'bitconcatenate' 'tmp_193' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_130 : Operation 1641 [1/1] (0.00ns)   --->   "%zext_ln26_83 = zext i4 %tmp_193 to i5" [conv/conv_1.cpp:26]   --->   Operation 1641 'zext' 'zext_ln26_83' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_130 : Operation 1642 [1/1] (1.73ns)   --->   "%sub_ln26_42 = sub i5 %zext_ln26_83, %zext_ln18_21" [conv/conv_1.cpp:26]   --->   Operation 1642 'sub' 'sub_ln26_42' <Predicate = (!icmp_ln18_21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1643 [1/1] (1.78ns)   --->   "%add_ln26_21 = add i5 %zext_ln18_21, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1643 'add' 'add_ln26_21' <Predicate = (!icmp_ln18_21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1644 [1/1] (0.00ns)   --->   "%tmp_194 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_21, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1644 'bitconcatenate' 'tmp_194' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_130 : Operation 1645 [1/1] (0.00ns)   --->   "%zext_ln26_84 = zext i10 %tmp_194 to i11" [conv/conv_1.cpp:26]   --->   Operation 1645 'zext' 'zext_ln26_84' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_130 : Operation 1646 [1/1] (0.00ns)   --->   "%tmp_195 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_21, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1646 'bitconcatenate' 'tmp_195' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_130 : Operation 1647 [1/1] (0.00ns)   --->   "%zext_ln26_85 = zext i7 %tmp_195 to i11" [conv/conv_1.cpp:26]   --->   Operation 1647 'zext' 'zext_ln26_85' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_130 : Operation 1648 [1/1] (1.73ns)   --->   "%sub_ln26_43 = sub i11 %zext_ln26_84, %zext_ln26_85" [conv/conv_1.cpp:26]   --->   Operation 1648 'sub' 'sub_ln26_43' <Predicate = (!icmp_ln18_21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1649 [1/1] (1.76ns)   --->   "br label %67" [conv/conv_1.cpp:21]   --->   Operation 1649 'br' <Predicate = (!icmp_ln18_21)> <Delay = 1.76>
ST_130 : Operation 1650 [2/2] (22.5ns)   --->   "%w_sum_21 = fadd float %w_sum_0_21, 0xBF964018E0000000" [conv/conv_1.cpp:31]   --->   Operation 1650 'fadd' 'w_sum_21' <Predicate = (icmp_ln18_21)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1651 [1/1] (0.00ns)   --->   "%tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1651 'specregionbegin' 'tmp_74' <Predicate = (icmp_ln18_21)> <Delay = 0.00>

State 131 <SV = 46> <Delay = 6.67>
ST_131 : Operation 1652 [1/1] (0.00ns)   --->   "%w_sum_1_21 = phi float [ %w_sum_0_21, %W_Row_Loop_begin21 ], [ %w_sum_3_20, %68 ]" [conv/conv_1.cpp:26]   --->   Operation 1652 'phi' 'w_sum_1_21' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1653 [1/1] (0.00ns)   --->   "%wc_0_21 = phi i2 [ 0, %W_Row_Loop_begin21 ], [ %add_ln21_21, %68 ]" [conv/conv_1.cpp:21]   --->   Operation 1653 'phi' 'wc_0_21' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1654 [1/1] (0.00ns)   --->   "%zext_ln21_21 = zext i2 %wc_0_21 to i5" [conv/conv_1.cpp:21]   --->   Operation 1654 'zext' 'zext_ln21_21' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1655 [1/1] (0.95ns)   --->   "%icmp_ln21_21 = icmp eq i2 %wc_0_21, -1" [conv/conv_1.cpp:21]   --->   Operation 1655 'icmp' 'icmp_ln21_21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1656 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1656 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1657 [1/1] (1.56ns)   --->   "%add_ln21_21 = add i2 %wc_0_21, 1" [conv/conv_1.cpp:21]   --->   Operation 1657 'add' 'add_ln21_21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1658 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_21, label %W_Row_Loop_end21, label %68" [conv/conv_1.cpp:21]   --->   Operation 1658 'br' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1659 [1/1] (1.78ns)   --->   "%add_ln26_106 = add i5 %sub_ln26_42, %zext_ln21_21" [conv/conv_1.cpp:26]   --->   Operation 1659 'add' 'add_ln26_106' <Predicate = (!icmp_ln21_21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1660 [1/1] (0.00ns)   --->   "%sext_ln26_42 = sext i5 %add_ln26_106 to i64" [conv/conv_1.cpp:26]   --->   Operation 1660 'sext' 'sext_ln26_42' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_131 : Operation 1661 [1/1] (0.00ns)   --->   "%conv_1_weights_0_21_s = getelementptr [9 x float]* @conv_1_weights_0_21, i64 0, i64 %sext_ln26_42" [conv/conv_1.cpp:26]   --->   Operation 1661 'getelementptr' 'conv_1_weights_0_21_s' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_131 : Operation 1662 [1/1] (1.78ns)   --->   "%add_ln26_53 = add i5 %zext_ln21_21, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1662 'add' 'add_ln26_53' <Predicate = (!icmp_ln21_21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1663 [1/1] (0.00ns)   --->   "%zext_ln26_90 = zext i5 %add_ln26_53 to i11" [conv/conv_1.cpp:26]   --->   Operation 1663 'zext' 'zext_ln26_90' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_131 : Operation 1664 [1/1] (1.63ns)   --->   "%add_ln26_107 = add i11 %sub_ln26_43, %zext_ln26_90" [conv/conv_1.cpp:26]   --->   Operation 1664 'add' 'add_ln26_107' <Predicate = (!icmp_ln21_21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1665 [1/1] (0.00ns)   --->   "%sext_ln26_43 = sext i11 %add_ln26_107 to i64" [conv/conv_1.cpp:26]   --->   Operation 1665 'sext' 'sext_ln26_43' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_131 : Operation 1666 [1/1] (0.00ns)   --->   "%conv_input_addr_21 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_43" [conv/conv_1.cpp:26]   --->   Operation 1666 'getelementptr' 'conv_input_addr_21' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_131 : Operation 1667 [2/2] (3.25ns)   --->   "%conv_1_weights_0_21_1 = load float* %conv_1_weights_0_21_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 1667 'load' 'conv_1_weights_0_21_1' <Predicate = (!icmp_ln21_21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_131 : Operation 1668 [2/2] (3.25ns)   --->   "%conv_input_load_21 = load float* %conv_input_addr_21, align 4" [conv/conv_1.cpp:26]   --->   Operation 1668 'load' 'conv_input_load_21' <Predicate = (!icmp_ln21_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_131 : Operation 1669 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_75) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1669 'specregionend' 'empty_91' <Predicate = (icmp_ln21_21)> <Delay = 0.00>
ST_131 : Operation 1670 [1/1] (0.00ns)   --->   "br label %66" [conv/conv_1.cpp:18]   --->   Operation 1670 'br' <Predicate = (icmp_ln21_21)> <Delay = 0.00>

State 132 <SV = 47> <Delay = 15.6>
ST_132 : Operation 1671 [1/2] (3.25ns)   --->   "%conv_1_weights_0_21_1 = load float* %conv_1_weights_0_21_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 1671 'load' 'conv_1_weights_0_21_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_132 : Operation 1672 [1/2] (3.25ns)   --->   "%conv_input_load_21 = load float* %conv_input_addr_21, align 4" [conv/conv_1.cpp:26]   --->   Operation 1672 'load' 'conv_input_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_132 : Operation 1673 [2/2] (12.3ns)   --->   "%tmp_1_20 = fmul float %conv_1_weights_0_21_1, %conv_input_load_21" [conv/conv_1.cpp:26]   --->   Operation 1673 'fmul' 'tmp_1_20' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 48> <Delay = 34.9>
ST_133 : Operation 1674 [1/2] (12.3ns)   --->   "%tmp_1_20 = fmul float %conv_1_weights_0_21_1, %conv_input_load_21" [conv/conv_1.cpp:26]   --->   Operation 1674 'fmul' 'tmp_1_20' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1675 [2/2] (22.5ns)   --->   "%w_sum_3_20 = fadd float %w_sum_1_21, %tmp_1_20" [conv/conv_1.cpp:26]   --->   Operation 1675 'fadd' 'w_sum_3_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 49> <Delay = 22.5>
ST_134 : Operation 1676 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1676 'specloopname' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1677 [1/2] (22.5ns)   --->   "%w_sum_3_20 = fadd float %w_sum_1_21, %tmp_1_20" [conv/conv_1.cpp:26]   --->   Operation 1677 'fadd' 'w_sum_3_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1678 [1/1] (0.00ns)   --->   "br label %67" [conv/conv_1.cpp:21]   --->   Operation 1678 'br' <Predicate = true> <Delay = 0.00>

State 135 <SV = 46> <Delay = 33.5>
ST_135 : Operation 1679 [1/2] (22.5ns)   --->   "%w_sum_21 = fadd float %w_sum_0_21, 0xBF964018E0000000" [conv/conv_1.cpp:31]   --->   Operation 1679 'fadd' 'w_sum_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1680 [1/1] (0.00ns)   --->   "%bitcast_ln34_21 = bitcast float %w_sum_21 to i32" [conv/conv_1.cpp:34]   --->   Operation 1680 'bitcast' 'bitcast_ln34_21' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1681 [1/1] (0.00ns)   --->   "%tmp_107 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_21, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1681 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1682 [1/1] (0.00ns)   --->   "%trunc_ln34_21 = trunc i32 %bitcast_ln34_21 to i23" [conv/conv_1.cpp:34]   --->   Operation 1682 'trunc' 'trunc_ln34_21' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1683 [1/1] (1.55ns)   --->   "%icmp_ln34_42 = icmp ne i8 %tmp_107, -1" [conv/conv_1.cpp:34]   --->   Operation 1683 'icmp' 'icmp_ln34_42' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1684 [1/1] (2.44ns)   --->   "%icmp_ln34_43 = icmp eq i23 %trunc_ln34_21, 0" [conv/conv_1.cpp:34]   --->   Operation 1684 'icmp' 'icmp_ln34_43' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_21)   --->   "%or_ln34_21 = or i1 %icmp_ln34_43, %icmp_ln34_42" [conv/conv_1.cpp:34]   --->   Operation 1685 'or' 'or_ln34_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1686 [1/1] (6.78ns)   --->   "%tmp_108 = fcmp ogt float %w_sum_21, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1686 'fcmp' 'tmp_108' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_21)   --->   "%and_ln34_21 = and i1 %or_ln34_21, %tmp_108" [conv/conv_1.cpp:34]   --->   Operation 1687 'and' 'and_ln34_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1688 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_21 = select i1 %and_ln34_21, float %w_sum_21, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1688 'select' 'select_ln34_21' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 1689 [1/1] (3.25ns)   --->   "store float %select_ln34_21, float* %conv_out_addr_21, align 4" [conv/conv_1.cpp:35]   --->   Operation 1689 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_135 : Operation 1690 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_72) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1690 'specregionend' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1691 [1/1] (1.76ns)   --->   "br label %69" [conv/conv_1.cpp:18]   --->   Operation 1691 'br' <Predicate = true> <Delay = 1.76>

State 136 <SV = 47> <Delay = 22.5>
ST_136 : Operation 1692 [1/1] (0.00ns)   --->   "%wr_0_22 = phi i2 [ 0, %Filter1_Loop21 ], [ %add_ln18_22, %W_Row_Loop_end22 ]" [conv/conv_1.cpp:18]   --->   Operation 1692 'phi' 'wr_0_22' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1693 [1/1] (0.00ns)   --->   "%w_sum_0_22 = phi float [ 0.000000e+00, %Filter1_Loop21 ], [ %w_sum_1_22, %W_Row_Loop_end22 ]" [conv/conv_1.cpp:26]   --->   Operation 1693 'phi' 'w_sum_0_22' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1694 [1/1] (0.00ns)   --->   "%zext_ln18_22 = zext i2 %wr_0_22 to i5" [conv/conv_1.cpp:18]   --->   Operation 1694 'zext' 'zext_ln18_22' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1695 [1/1] (0.95ns)   --->   "%icmp_ln18_22 = icmp eq i2 %wr_0_22, -1" [conv/conv_1.cpp:18]   --->   Operation 1695 'icmp' 'icmp_ln18_22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1696 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1696 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1697 [1/1] (1.56ns)   --->   "%add_ln18_22 = add i2 %wr_0_22, 1" [conv/conv_1.cpp:18]   --->   Operation 1697 'add' 'add_ln18_22' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1698 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_22, label %Filter1_Loop22, label %W_Row_Loop_begin22" [conv/conv_1.cpp:18]   --->   Operation 1698 'br' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1699 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1699 'specloopname' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_136 : Operation 1700 [1/1] (0.00ns)   --->   "%tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1700 'specregionbegin' 'tmp_77' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_136 : Operation 1701 [1/1] (0.00ns)   --->   "%tmp_196 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_22, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1701 'bitconcatenate' 'tmp_196' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_136 : Operation 1702 [1/1] (0.00ns)   --->   "%zext_ln26_87 = zext i4 %tmp_196 to i5" [conv/conv_1.cpp:26]   --->   Operation 1702 'zext' 'zext_ln26_87' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_136 : Operation 1703 [1/1] (1.73ns)   --->   "%sub_ln26_44 = sub i5 %zext_ln26_87, %zext_ln18_22" [conv/conv_1.cpp:26]   --->   Operation 1703 'sub' 'sub_ln26_44' <Predicate = (!icmp_ln18_22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1704 [1/1] (1.78ns)   --->   "%add_ln26_22 = add i5 %zext_ln18_22, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1704 'add' 'add_ln26_22' <Predicate = (!icmp_ln18_22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1705 [1/1] (0.00ns)   --->   "%tmp_197 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_22, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1705 'bitconcatenate' 'tmp_197' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_136 : Operation 1706 [1/1] (0.00ns)   --->   "%zext_ln26_88 = zext i10 %tmp_197 to i11" [conv/conv_1.cpp:26]   --->   Operation 1706 'zext' 'zext_ln26_88' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_136 : Operation 1707 [1/1] (0.00ns)   --->   "%tmp_198 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_22, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1707 'bitconcatenate' 'tmp_198' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_136 : Operation 1708 [1/1] (0.00ns)   --->   "%zext_ln26_89 = zext i7 %tmp_198 to i11" [conv/conv_1.cpp:26]   --->   Operation 1708 'zext' 'zext_ln26_89' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_136 : Operation 1709 [1/1] (1.73ns)   --->   "%sub_ln26_45 = sub i11 %zext_ln26_88, %zext_ln26_89" [conv/conv_1.cpp:26]   --->   Operation 1709 'sub' 'sub_ln26_45' <Predicate = (!icmp_ln18_22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1710 [1/1] (1.76ns)   --->   "br label %70" [conv/conv_1.cpp:21]   --->   Operation 1710 'br' <Predicate = (!icmp_ln18_22)> <Delay = 1.76>
ST_136 : Operation 1711 [2/2] (22.5ns)   --->   "%w_sum_22 = fadd float %w_sum_0_22, 0xBF698E4840000000" [conv/conv_1.cpp:31]   --->   Operation 1711 'fadd' 'w_sum_22' <Predicate = (icmp_ln18_22)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1712 [1/1] (0.00ns)   --->   "%tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1712 'specregionbegin' 'tmp_76' <Predicate = (icmp_ln18_22)> <Delay = 0.00>

State 137 <SV = 48> <Delay = 6.67>
ST_137 : Operation 1713 [1/1] (0.00ns)   --->   "%w_sum_1_22 = phi float [ %w_sum_0_22, %W_Row_Loop_begin22 ], [ %w_sum_3_21, %71 ]" [conv/conv_1.cpp:26]   --->   Operation 1713 'phi' 'w_sum_1_22' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1714 [1/1] (0.00ns)   --->   "%wc_0_22 = phi i2 [ 0, %W_Row_Loop_begin22 ], [ %add_ln21_22, %71 ]" [conv/conv_1.cpp:21]   --->   Operation 1714 'phi' 'wc_0_22' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1715 [1/1] (0.00ns)   --->   "%zext_ln21_22 = zext i2 %wc_0_22 to i5" [conv/conv_1.cpp:21]   --->   Operation 1715 'zext' 'zext_ln21_22' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1716 [1/1] (0.95ns)   --->   "%icmp_ln21_22 = icmp eq i2 %wc_0_22, -1" [conv/conv_1.cpp:21]   --->   Operation 1716 'icmp' 'icmp_ln21_22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1717 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1717 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1718 [1/1] (1.56ns)   --->   "%add_ln21_22 = add i2 %wc_0_22, 1" [conv/conv_1.cpp:21]   --->   Operation 1718 'add' 'add_ln21_22' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1719 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_22, label %W_Row_Loop_end22, label %71" [conv/conv_1.cpp:21]   --->   Operation 1719 'br' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1720 [1/1] (1.78ns)   --->   "%add_ln26_108 = add i5 %sub_ln26_44, %zext_ln21_22" [conv/conv_1.cpp:26]   --->   Operation 1720 'add' 'add_ln26_108' <Predicate = (!icmp_ln21_22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1721 [1/1] (0.00ns)   --->   "%sext_ln26_44 = sext i5 %add_ln26_108 to i64" [conv/conv_1.cpp:26]   --->   Operation 1721 'sext' 'sext_ln26_44' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_137 : Operation 1722 [1/1] (0.00ns)   --->   "%conv_1_weights_0_22_s = getelementptr [9 x float]* @conv_1_weights_0_22, i64 0, i64 %sext_ln26_44" [conv/conv_1.cpp:26]   --->   Operation 1722 'getelementptr' 'conv_1_weights_0_22_s' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_137 : Operation 1723 [1/1] (1.78ns)   --->   "%add_ln26_54 = add i5 %zext_ln21_22, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1723 'add' 'add_ln26_54' <Predicate = (!icmp_ln21_22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1724 [1/1] (0.00ns)   --->   "%zext_ln26_94 = zext i5 %add_ln26_54 to i11" [conv/conv_1.cpp:26]   --->   Operation 1724 'zext' 'zext_ln26_94' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_137 : Operation 1725 [1/1] (1.63ns)   --->   "%add_ln26_109 = add i11 %sub_ln26_45, %zext_ln26_94" [conv/conv_1.cpp:26]   --->   Operation 1725 'add' 'add_ln26_109' <Predicate = (!icmp_ln21_22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1726 [1/1] (0.00ns)   --->   "%sext_ln26_45 = sext i11 %add_ln26_109 to i64" [conv/conv_1.cpp:26]   --->   Operation 1726 'sext' 'sext_ln26_45' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_137 : Operation 1727 [1/1] (0.00ns)   --->   "%conv_input_addr_22 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_45" [conv/conv_1.cpp:26]   --->   Operation 1727 'getelementptr' 'conv_input_addr_22' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_137 : Operation 1728 [2/2] (3.25ns)   --->   "%conv_1_weights_0_22_1 = load float* %conv_1_weights_0_22_s, align 8" [conv/conv_1.cpp:26]   --->   Operation 1728 'load' 'conv_1_weights_0_22_1' <Predicate = (!icmp_ln21_22)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_137 : Operation 1729 [2/2] (3.25ns)   --->   "%conv_input_load_22 = load float* %conv_input_addr_22, align 4" [conv/conv_1.cpp:26]   --->   Operation 1729 'load' 'conv_input_load_22' <Predicate = (!icmp_ln21_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_137 : Operation 1730 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_77) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1730 'specregionend' 'empty_95' <Predicate = (icmp_ln21_22)> <Delay = 0.00>
ST_137 : Operation 1731 [1/1] (0.00ns)   --->   "br label %69" [conv/conv_1.cpp:18]   --->   Operation 1731 'br' <Predicate = (icmp_ln21_22)> <Delay = 0.00>

State 138 <SV = 49> <Delay = 15.6>
ST_138 : Operation 1732 [1/2] (3.25ns)   --->   "%conv_1_weights_0_22_1 = load float* %conv_1_weights_0_22_s, align 8" [conv/conv_1.cpp:26]   --->   Operation 1732 'load' 'conv_1_weights_0_22_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_138 : Operation 1733 [1/2] (3.25ns)   --->   "%conv_input_load_22 = load float* %conv_input_addr_22, align 4" [conv/conv_1.cpp:26]   --->   Operation 1733 'load' 'conv_input_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_138 : Operation 1734 [2/2] (12.3ns)   --->   "%tmp_1_21 = fmul float %conv_1_weights_0_22_1, %conv_input_load_22" [conv/conv_1.cpp:26]   --->   Operation 1734 'fmul' 'tmp_1_21' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 50> <Delay = 34.9>
ST_139 : Operation 1735 [1/2] (12.3ns)   --->   "%tmp_1_21 = fmul float %conv_1_weights_0_22_1, %conv_input_load_22" [conv/conv_1.cpp:26]   --->   Operation 1735 'fmul' 'tmp_1_21' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1736 [2/2] (22.5ns)   --->   "%w_sum_3_21 = fadd float %w_sum_1_22, %tmp_1_21" [conv/conv_1.cpp:26]   --->   Operation 1736 'fadd' 'w_sum_3_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 51> <Delay = 22.5>
ST_140 : Operation 1737 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1737 'specloopname' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1738 [1/2] (22.5ns)   --->   "%w_sum_3_21 = fadd float %w_sum_1_22, %tmp_1_21" [conv/conv_1.cpp:26]   --->   Operation 1738 'fadd' 'w_sum_3_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1739 [1/1] (0.00ns)   --->   "br label %70" [conv/conv_1.cpp:21]   --->   Operation 1739 'br' <Predicate = true> <Delay = 0.00>

State 141 <SV = 48> <Delay = 33.5>
ST_141 : Operation 1740 [1/2] (22.5ns)   --->   "%w_sum_22 = fadd float %w_sum_0_22, 0xBF698E4840000000" [conv/conv_1.cpp:31]   --->   Operation 1740 'fadd' 'w_sum_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1741 [1/1] (0.00ns)   --->   "%bitcast_ln34_22 = bitcast float %w_sum_22 to i32" [conv/conv_1.cpp:34]   --->   Operation 1741 'bitcast' 'bitcast_ln34_22' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1742 [1/1] (0.00ns)   --->   "%tmp_109 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_22, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1742 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1743 [1/1] (0.00ns)   --->   "%trunc_ln34_22 = trunc i32 %bitcast_ln34_22 to i23" [conv/conv_1.cpp:34]   --->   Operation 1743 'trunc' 'trunc_ln34_22' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1744 [1/1] (1.55ns)   --->   "%icmp_ln34_44 = icmp ne i8 %tmp_109, -1" [conv/conv_1.cpp:34]   --->   Operation 1744 'icmp' 'icmp_ln34_44' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1745 [1/1] (2.44ns)   --->   "%icmp_ln34_45 = icmp eq i23 %trunc_ln34_22, 0" [conv/conv_1.cpp:34]   --->   Operation 1745 'icmp' 'icmp_ln34_45' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_22)   --->   "%or_ln34_22 = or i1 %icmp_ln34_45, %icmp_ln34_44" [conv/conv_1.cpp:34]   --->   Operation 1746 'or' 'or_ln34_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1747 [1/1] (6.78ns)   --->   "%tmp_110 = fcmp ogt float %w_sum_22, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1747 'fcmp' 'tmp_110' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_22)   --->   "%and_ln34_22 = and i1 %or_ln34_22, %tmp_110" [conv/conv_1.cpp:34]   --->   Operation 1748 'and' 'and_ln34_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1749 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_22 = select i1 %and_ln34_22, float %w_sum_22, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1749 'select' 'select_ln34_22' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 1750 [1/1] (3.25ns)   --->   "store float %select_ln34_22, float* %conv_out_addr_22, align 4" [conv/conv_1.cpp:35]   --->   Operation 1750 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_141 : Operation 1751 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_74) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1751 'specregionend' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1752 [1/1] (1.76ns)   --->   "br label %72" [conv/conv_1.cpp:18]   --->   Operation 1752 'br' <Predicate = true> <Delay = 1.76>

State 142 <SV = 49> <Delay = 22.5>
ST_142 : Operation 1753 [1/1] (0.00ns)   --->   "%wr_0_23 = phi i2 [ 0, %Filter1_Loop22 ], [ %add_ln18_23, %W_Row_Loop_end23 ]" [conv/conv_1.cpp:18]   --->   Operation 1753 'phi' 'wr_0_23' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1754 [1/1] (0.00ns)   --->   "%w_sum_0_23 = phi float [ 0.000000e+00, %Filter1_Loop22 ], [ %w_sum_1_23, %W_Row_Loop_end23 ]" [conv/conv_1.cpp:26]   --->   Operation 1754 'phi' 'w_sum_0_23' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1755 [1/1] (0.00ns)   --->   "%zext_ln18_23 = zext i2 %wr_0_23 to i5" [conv/conv_1.cpp:18]   --->   Operation 1755 'zext' 'zext_ln18_23' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1756 [1/1] (0.95ns)   --->   "%icmp_ln18_23 = icmp eq i2 %wr_0_23, -1" [conv/conv_1.cpp:18]   --->   Operation 1756 'icmp' 'icmp_ln18_23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1757 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1757 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1758 [1/1] (1.56ns)   --->   "%add_ln18_23 = add i2 %wr_0_23, 1" [conv/conv_1.cpp:18]   --->   Operation 1758 'add' 'add_ln18_23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1759 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_23, label %Filter1_Loop23, label %W_Row_Loop_begin23" [conv/conv_1.cpp:18]   --->   Operation 1759 'br' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1760 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1760 'specloopname' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_142 : Operation 1761 [1/1] (0.00ns)   --->   "%tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1761 'specregionbegin' 'tmp_79' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_142 : Operation 1762 [1/1] (0.00ns)   --->   "%tmp_199 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_23, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1762 'bitconcatenate' 'tmp_199' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_142 : Operation 1763 [1/1] (0.00ns)   --->   "%zext_ln26_91 = zext i4 %tmp_199 to i5" [conv/conv_1.cpp:26]   --->   Operation 1763 'zext' 'zext_ln26_91' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_142 : Operation 1764 [1/1] (1.73ns)   --->   "%sub_ln26_46 = sub i5 %zext_ln26_91, %zext_ln18_23" [conv/conv_1.cpp:26]   --->   Operation 1764 'sub' 'sub_ln26_46' <Predicate = (!icmp_ln18_23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1765 [1/1] (1.78ns)   --->   "%add_ln26_23 = add i5 %zext_ln18_23, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1765 'add' 'add_ln26_23' <Predicate = (!icmp_ln18_23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1766 [1/1] (0.00ns)   --->   "%tmp_200 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_23, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1766 'bitconcatenate' 'tmp_200' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_142 : Operation 1767 [1/1] (0.00ns)   --->   "%zext_ln26_92 = zext i10 %tmp_200 to i11" [conv/conv_1.cpp:26]   --->   Operation 1767 'zext' 'zext_ln26_92' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_142 : Operation 1768 [1/1] (0.00ns)   --->   "%tmp_201 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_23, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1768 'bitconcatenate' 'tmp_201' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_142 : Operation 1769 [1/1] (0.00ns)   --->   "%zext_ln26_93 = zext i7 %tmp_201 to i11" [conv/conv_1.cpp:26]   --->   Operation 1769 'zext' 'zext_ln26_93' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_142 : Operation 1770 [1/1] (1.73ns)   --->   "%sub_ln26_47 = sub i11 %zext_ln26_92, %zext_ln26_93" [conv/conv_1.cpp:26]   --->   Operation 1770 'sub' 'sub_ln26_47' <Predicate = (!icmp_ln18_23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1771 [1/1] (1.76ns)   --->   "br label %73" [conv/conv_1.cpp:21]   --->   Operation 1771 'br' <Predicate = (!icmp_ln18_23)> <Delay = 1.76>
ST_142 : Operation 1772 [2/2] (22.5ns)   --->   "%w_sum_23 = fadd float %w_sum_0_23, 0xBFC60EC2C0000000" [conv/conv_1.cpp:31]   --->   Operation 1772 'fadd' 'w_sum_23' <Predicate = (icmp_ln18_23)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1773 [1/1] (0.00ns)   --->   "%tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1773 'specregionbegin' 'tmp_78' <Predicate = (icmp_ln18_23)> <Delay = 0.00>

State 143 <SV = 50> <Delay = 6.67>
ST_143 : Operation 1774 [1/1] (0.00ns)   --->   "%w_sum_1_23 = phi float [ %w_sum_0_23, %W_Row_Loop_begin23 ], [ %w_sum_3_22, %74 ]" [conv/conv_1.cpp:26]   --->   Operation 1774 'phi' 'w_sum_1_23' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1775 [1/1] (0.00ns)   --->   "%wc_0_23 = phi i2 [ 0, %W_Row_Loop_begin23 ], [ %add_ln21_23, %74 ]" [conv/conv_1.cpp:21]   --->   Operation 1775 'phi' 'wc_0_23' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1776 [1/1] (0.00ns)   --->   "%zext_ln21_23 = zext i2 %wc_0_23 to i5" [conv/conv_1.cpp:21]   --->   Operation 1776 'zext' 'zext_ln21_23' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1777 [1/1] (0.95ns)   --->   "%icmp_ln21_23 = icmp eq i2 %wc_0_23, -1" [conv/conv_1.cpp:21]   --->   Operation 1777 'icmp' 'icmp_ln21_23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1778 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1778 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1779 [1/1] (1.56ns)   --->   "%add_ln21_23 = add i2 %wc_0_23, 1" [conv/conv_1.cpp:21]   --->   Operation 1779 'add' 'add_ln21_23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1780 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_23, label %W_Row_Loop_end23, label %74" [conv/conv_1.cpp:21]   --->   Operation 1780 'br' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1781 [1/1] (1.78ns)   --->   "%add_ln26_110 = add i5 %sub_ln26_46, %zext_ln21_23" [conv/conv_1.cpp:26]   --->   Operation 1781 'add' 'add_ln26_110' <Predicate = (!icmp_ln21_23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1782 [1/1] (0.00ns)   --->   "%sext_ln26_46 = sext i5 %add_ln26_110 to i64" [conv/conv_1.cpp:26]   --->   Operation 1782 'sext' 'sext_ln26_46' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_143 : Operation 1783 [1/1] (0.00ns)   --->   "%conv_1_weights_0_23_s = getelementptr [9 x float]* @conv_1_weights_0_23, i64 0, i64 %sext_ln26_46" [conv/conv_1.cpp:26]   --->   Operation 1783 'getelementptr' 'conv_1_weights_0_23_s' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_143 : Operation 1784 [1/1] (1.78ns)   --->   "%add_ln26_55 = add i5 %zext_ln21_23, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1784 'add' 'add_ln26_55' <Predicate = (!icmp_ln21_23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1785 [1/1] (0.00ns)   --->   "%zext_ln26_98 = zext i5 %add_ln26_55 to i11" [conv/conv_1.cpp:26]   --->   Operation 1785 'zext' 'zext_ln26_98' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_143 : Operation 1786 [1/1] (1.63ns)   --->   "%add_ln26_111 = add i11 %sub_ln26_47, %zext_ln26_98" [conv/conv_1.cpp:26]   --->   Operation 1786 'add' 'add_ln26_111' <Predicate = (!icmp_ln21_23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1787 [1/1] (0.00ns)   --->   "%sext_ln26_47 = sext i11 %add_ln26_111 to i64" [conv/conv_1.cpp:26]   --->   Operation 1787 'sext' 'sext_ln26_47' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_143 : Operation 1788 [1/1] (0.00ns)   --->   "%conv_input_addr_23 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_47" [conv/conv_1.cpp:26]   --->   Operation 1788 'getelementptr' 'conv_input_addr_23' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_143 : Operation 1789 [2/2] (3.25ns)   --->   "%conv_1_weights_0_23_1 = load float* %conv_1_weights_0_23_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 1789 'load' 'conv_1_weights_0_23_1' <Predicate = (!icmp_ln21_23)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_143 : Operation 1790 [2/2] (3.25ns)   --->   "%conv_input_load_23 = load float* %conv_input_addr_23, align 4" [conv/conv_1.cpp:26]   --->   Operation 1790 'load' 'conv_input_load_23' <Predicate = (!icmp_ln21_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_143 : Operation 1791 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_79) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1791 'specregionend' 'empty_99' <Predicate = (icmp_ln21_23)> <Delay = 0.00>
ST_143 : Operation 1792 [1/1] (0.00ns)   --->   "br label %72" [conv/conv_1.cpp:18]   --->   Operation 1792 'br' <Predicate = (icmp_ln21_23)> <Delay = 0.00>

State 144 <SV = 51> <Delay = 15.6>
ST_144 : Operation 1793 [1/2] (3.25ns)   --->   "%conv_1_weights_0_23_1 = load float* %conv_1_weights_0_23_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 1793 'load' 'conv_1_weights_0_23_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_144 : Operation 1794 [1/2] (3.25ns)   --->   "%conv_input_load_23 = load float* %conv_input_addr_23, align 4" [conv/conv_1.cpp:26]   --->   Operation 1794 'load' 'conv_input_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_144 : Operation 1795 [2/2] (12.3ns)   --->   "%tmp_1_22 = fmul float %conv_1_weights_0_23_1, %conv_input_load_23" [conv/conv_1.cpp:26]   --->   Operation 1795 'fmul' 'tmp_1_22' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 52> <Delay = 34.9>
ST_145 : Operation 1796 [1/2] (12.3ns)   --->   "%tmp_1_22 = fmul float %conv_1_weights_0_23_1, %conv_input_load_23" [conv/conv_1.cpp:26]   --->   Operation 1796 'fmul' 'tmp_1_22' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1797 [2/2] (22.5ns)   --->   "%w_sum_3_22 = fadd float %w_sum_1_23, %tmp_1_22" [conv/conv_1.cpp:26]   --->   Operation 1797 'fadd' 'w_sum_3_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 53> <Delay = 22.5>
ST_146 : Operation 1798 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1798 'specloopname' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1799 [1/2] (22.5ns)   --->   "%w_sum_3_22 = fadd float %w_sum_1_23, %tmp_1_22" [conv/conv_1.cpp:26]   --->   Operation 1799 'fadd' 'w_sum_3_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1800 [1/1] (0.00ns)   --->   "br label %73" [conv/conv_1.cpp:21]   --->   Operation 1800 'br' <Predicate = true> <Delay = 0.00>

State 147 <SV = 50> <Delay = 33.5>
ST_147 : Operation 1801 [1/2] (22.5ns)   --->   "%w_sum_23 = fadd float %w_sum_0_23, 0xBFC60EC2C0000000" [conv/conv_1.cpp:31]   --->   Operation 1801 'fadd' 'w_sum_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1802 [1/1] (0.00ns)   --->   "%bitcast_ln34_23 = bitcast float %w_sum_23 to i32" [conv/conv_1.cpp:34]   --->   Operation 1802 'bitcast' 'bitcast_ln34_23' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1803 [1/1] (0.00ns)   --->   "%tmp_111 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_23, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1803 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1804 [1/1] (0.00ns)   --->   "%trunc_ln34_23 = trunc i32 %bitcast_ln34_23 to i23" [conv/conv_1.cpp:34]   --->   Operation 1804 'trunc' 'trunc_ln34_23' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1805 [1/1] (1.55ns)   --->   "%icmp_ln34_46 = icmp ne i8 %tmp_111, -1" [conv/conv_1.cpp:34]   --->   Operation 1805 'icmp' 'icmp_ln34_46' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1806 [1/1] (2.44ns)   --->   "%icmp_ln34_47 = icmp eq i23 %trunc_ln34_23, 0" [conv/conv_1.cpp:34]   --->   Operation 1806 'icmp' 'icmp_ln34_47' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_23)   --->   "%or_ln34_23 = or i1 %icmp_ln34_47, %icmp_ln34_46" [conv/conv_1.cpp:34]   --->   Operation 1807 'or' 'or_ln34_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1808 [1/1] (6.78ns)   --->   "%tmp_112 = fcmp ogt float %w_sum_23, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1808 'fcmp' 'tmp_112' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_23)   --->   "%and_ln34_23 = and i1 %or_ln34_23, %tmp_112" [conv/conv_1.cpp:34]   --->   Operation 1809 'and' 'and_ln34_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1810 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_23 = select i1 %and_ln34_23, float %w_sum_23, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1810 'select' 'select_ln34_23' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 1811 [1/1] (3.25ns)   --->   "store float %select_ln34_23, float* %conv_out_addr_23, align 4" [conv/conv_1.cpp:35]   --->   Operation 1811 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_147 : Operation 1812 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_76) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1812 'specregionend' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1813 [1/1] (1.76ns)   --->   "br label %75" [conv/conv_1.cpp:18]   --->   Operation 1813 'br' <Predicate = true> <Delay = 1.76>

State 148 <SV = 51> <Delay = 22.5>
ST_148 : Operation 1814 [1/1] (0.00ns)   --->   "%wr_0_24 = phi i2 [ 0, %Filter1_Loop23 ], [ %add_ln18_24, %W_Row_Loop_end24 ]" [conv/conv_1.cpp:18]   --->   Operation 1814 'phi' 'wr_0_24' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1815 [1/1] (0.00ns)   --->   "%w_sum_0_24 = phi float [ 0.000000e+00, %Filter1_Loop23 ], [ %w_sum_1_24, %W_Row_Loop_end24 ]" [conv/conv_1.cpp:26]   --->   Operation 1815 'phi' 'w_sum_0_24' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1816 [1/1] (0.00ns)   --->   "%zext_ln18_24 = zext i2 %wr_0_24 to i5" [conv/conv_1.cpp:18]   --->   Operation 1816 'zext' 'zext_ln18_24' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1817 [1/1] (0.95ns)   --->   "%icmp_ln18_24 = icmp eq i2 %wr_0_24, -1" [conv/conv_1.cpp:18]   --->   Operation 1817 'icmp' 'icmp_ln18_24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1818 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1818 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1819 [1/1] (1.56ns)   --->   "%add_ln18_24 = add i2 %wr_0_24, 1" [conv/conv_1.cpp:18]   --->   Operation 1819 'add' 'add_ln18_24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1820 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_24, label %Filter1_Loop24, label %W_Row_Loop_begin24" [conv/conv_1.cpp:18]   --->   Operation 1820 'br' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1821 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1821 'specloopname' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_148 : Operation 1822 [1/1] (0.00ns)   --->   "%tmp_81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1822 'specregionbegin' 'tmp_81' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_148 : Operation 1823 [1/1] (0.00ns)   --->   "%tmp_202 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_24, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1823 'bitconcatenate' 'tmp_202' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_148 : Operation 1824 [1/1] (0.00ns)   --->   "%zext_ln26_95 = zext i4 %tmp_202 to i5" [conv/conv_1.cpp:26]   --->   Operation 1824 'zext' 'zext_ln26_95' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_148 : Operation 1825 [1/1] (1.73ns)   --->   "%sub_ln26_48 = sub i5 %zext_ln26_95, %zext_ln18_24" [conv/conv_1.cpp:26]   --->   Operation 1825 'sub' 'sub_ln26_48' <Predicate = (!icmp_ln18_24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1826 [1/1] (1.78ns)   --->   "%add_ln26_24 = add i5 %zext_ln18_24, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1826 'add' 'add_ln26_24' <Predicate = (!icmp_ln18_24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1827 [1/1] (0.00ns)   --->   "%tmp_203 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_24, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1827 'bitconcatenate' 'tmp_203' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_148 : Operation 1828 [1/1] (0.00ns)   --->   "%zext_ln26_96 = zext i10 %tmp_203 to i11" [conv/conv_1.cpp:26]   --->   Operation 1828 'zext' 'zext_ln26_96' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_148 : Operation 1829 [1/1] (0.00ns)   --->   "%tmp_204 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_24, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1829 'bitconcatenate' 'tmp_204' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_148 : Operation 1830 [1/1] (0.00ns)   --->   "%zext_ln26_97 = zext i7 %tmp_204 to i11" [conv/conv_1.cpp:26]   --->   Operation 1830 'zext' 'zext_ln26_97' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_148 : Operation 1831 [1/1] (1.73ns)   --->   "%sub_ln26_49 = sub i11 %zext_ln26_96, %zext_ln26_97" [conv/conv_1.cpp:26]   --->   Operation 1831 'sub' 'sub_ln26_49' <Predicate = (!icmp_ln18_24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1832 [1/1] (1.76ns)   --->   "br label %76" [conv/conv_1.cpp:21]   --->   Operation 1832 'br' <Predicate = (!icmp_ln18_24)> <Delay = 1.76>
ST_148 : Operation 1833 [2/2] (22.5ns)   --->   "%w_sum_24 = fadd float %w_sum_0_24, 0xBF81E54260000000" [conv/conv_1.cpp:31]   --->   Operation 1833 'fadd' 'w_sum_24' <Predicate = (icmp_ln18_24)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1834 [1/1] (0.00ns)   --->   "%tmp_80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1834 'specregionbegin' 'tmp_80' <Predicate = (icmp_ln18_24)> <Delay = 0.00>

State 149 <SV = 52> <Delay = 6.67>
ST_149 : Operation 1835 [1/1] (0.00ns)   --->   "%w_sum_1_24 = phi float [ %w_sum_0_24, %W_Row_Loop_begin24 ], [ %w_sum_3_23, %77 ]" [conv/conv_1.cpp:26]   --->   Operation 1835 'phi' 'w_sum_1_24' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1836 [1/1] (0.00ns)   --->   "%wc_0_24 = phi i2 [ 0, %W_Row_Loop_begin24 ], [ %add_ln21_24, %77 ]" [conv/conv_1.cpp:21]   --->   Operation 1836 'phi' 'wc_0_24' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1837 [1/1] (0.00ns)   --->   "%zext_ln21_24 = zext i2 %wc_0_24 to i5" [conv/conv_1.cpp:21]   --->   Operation 1837 'zext' 'zext_ln21_24' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1838 [1/1] (0.95ns)   --->   "%icmp_ln21_24 = icmp eq i2 %wc_0_24, -1" [conv/conv_1.cpp:21]   --->   Operation 1838 'icmp' 'icmp_ln21_24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1839 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1839 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1840 [1/1] (1.56ns)   --->   "%add_ln21_24 = add i2 %wc_0_24, 1" [conv/conv_1.cpp:21]   --->   Operation 1840 'add' 'add_ln21_24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1841 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_24, label %W_Row_Loop_end24, label %77" [conv/conv_1.cpp:21]   --->   Operation 1841 'br' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1842 [1/1] (1.78ns)   --->   "%add_ln26_112 = add i5 %sub_ln26_48, %zext_ln21_24" [conv/conv_1.cpp:26]   --->   Operation 1842 'add' 'add_ln26_112' <Predicate = (!icmp_ln21_24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln26_48 = sext i5 %add_ln26_112 to i64" [conv/conv_1.cpp:26]   --->   Operation 1843 'sext' 'sext_ln26_48' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_149 : Operation 1844 [1/1] (0.00ns)   --->   "%conv_1_weights_0_24_s = getelementptr [9 x float]* @conv_1_weights_0_24, i64 0, i64 %sext_ln26_48" [conv/conv_1.cpp:26]   --->   Operation 1844 'getelementptr' 'conv_1_weights_0_24_s' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_149 : Operation 1845 [1/1] (1.78ns)   --->   "%add_ln26_56 = add i5 %zext_ln21_24, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1845 'add' 'add_ln26_56' <Predicate = (!icmp_ln21_24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1846 [1/1] (0.00ns)   --->   "%zext_ln26_102 = zext i5 %add_ln26_56 to i11" [conv/conv_1.cpp:26]   --->   Operation 1846 'zext' 'zext_ln26_102' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_149 : Operation 1847 [1/1] (1.63ns)   --->   "%add_ln26_113 = add i11 %sub_ln26_49, %zext_ln26_102" [conv/conv_1.cpp:26]   --->   Operation 1847 'add' 'add_ln26_113' <Predicate = (!icmp_ln21_24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1848 [1/1] (0.00ns)   --->   "%sext_ln26_49 = sext i11 %add_ln26_113 to i64" [conv/conv_1.cpp:26]   --->   Operation 1848 'sext' 'sext_ln26_49' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_149 : Operation 1849 [1/1] (0.00ns)   --->   "%conv_input_addr_24 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_49" [conv/conv_1.cpp:26]   --->   Operation 1849 'getelementptr' 'conv_input_addr_24' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_149 : Operation 1850 [2/2] (3.25ns)   --->   "%conv_1_weights_0_24_1 = load float* %conv_1_weights_0_24_s, align 16" [conv/conv_1.cpp:26]   --->   Operation 1850 'load' 'conv_1_weights_0_24_1' <Predicate = (!icmp_ln21_24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_149 : Operation 1851 [2/2] (3.25ns)   --->   "%conv_input_load_24 = load float* %conv_input_addr_24, align 4" [conv/conv_1.cpp:26]   --->   Operation 1851 'load' 'conv_input_load_24' <Predicate = (!icmp_ln21_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_149 : Operation 1852 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_81) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1852 'specregionend' 'empty_103' <Predicate = (icmp_ln21_24)> <Delay = 0.00>
ST_149 : Operation 1853 [1/1] (0.00ns)   --->   "br label %75" [conv/conv_1.cpp:18]   --->   Operation 1853 'br' <Predicate = (icmp_ln21_24)> <Delay = 0.00>

State 150 <SV = 53> <Delay = 15.6>
ST_150 : Operation 1854 [1/2] (3.25ns)   --->   "%conv_1_weights_0_24_1 = load float* %conv_1_weights_0_24_s, align 16" [conv/conv_1.cpp:26]   --->   Operation 1854 'load' 'conv_1_weights_0_24_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_150 : Operation 1855 [1/2] (3.25ns)   --->   "%conv_input_load_24 = load float* %conv_input_addr_24, align 4" [conv/conv_1.cpp:26]   --->   Operation 1855 'load' 'conv_input_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_150 : Operation 1856 [2/2] (12.3ns)   --->   "%tmp_1_23 = fmul float %conv_1_weights_0_24_1, %conv_input_load_24" [conv/conv_1.cpp:26]   --->   Operation 1856 'fmul' 'tmp_1_23' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 54> <Delay = 34.9>
ST_151 : Operation 1857 [1/2] (12.3ns)   --->   "%tmp_1_23 = fmul float %conv_1_weights_0_24_1, %conv_input_load_24" [conv/conv_1.cpp:26]   --->   Operation 1857 'fmul' 'tmp_1_23' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1858 [2/2] (22.5ns)   --->   "%w_sum_3_23 = fadd float %w_sum_1_24, %tmp_1_23" [conv/conv_1.cpp:26]   --->   Operation 1858 'fadd' 'w_sum_3_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 55> <Delay = 22.5>
ST_152 : Operation 1859 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1859 'specloopname' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1860 [1/2] (22.5ns)   --->   "%w_sum_3_23 = fadd float %w_sum_1_24, %tmp_1_23" [conv/conv_1.cpp:26]   --->   Operation 1860 'fadd' 'w_sum_3_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1861 [1/1] (0.00ns)   --->   "br label %76" [conv/conv_1.cpp:21]   --->   Operation 1861 'br' <Predicate = true> <Delay = 0.00>

State 153 <SV = 52> <Delay = 33.5>
ST_153 : Operation 1862 [1/2] (22.5ns)   --->   "%w_sum_24 = fadd float %w_sum_0_24, 0xBF81E54260000000" [conv/conv_1.cpp:31]   --->   Operation 1862 'fadd' 'w_sum_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1863 [1/1] (0.00ns)   --->   "%bitcast_ln34_24 = bitcast float %w_sum_24 to i32" [conv/conv_1.cpp:34]   --->   Operation 1863 'bitcast' 'bitcast_ln34_24' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1864 [1/1] (0.00ns)   --->   "%tmp_113 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_24, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1864 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1865 [1/1] (0.00ns)   --->   "%trunc_ln34_24 = trunc i32 %bitcast_ln34_24 to i23" [conv/conv_1.cpp:34]   --->   Operation 1865 'trunc' 'trunc_ln34_24' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1866 [1/1] (1.55ns)   --->   "%icmp_ln34_48 = icmp ne i8 %tmp_113, -1" [conv/conv_1.cpp:34]   --->   Operation 1866 'icmp' 'icmp_ln34_48' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1867 [1/1] (2.44ns)   --->   "%icmp_ln34_49 = icmp eq i23 %trunc_ln34_24, 0" [conv/conv_1.cpp:34]   --->   Operation 1867 'icmp' 'icmp_ln34_49' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_24)   --->   "%or_ln34_24 = or i1 %icmp_ln34_49, %icmp_ln34_48" [conv/conv_1.cpp:34]   --->   Operation 1868 'or' 'or_ln34_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1869 [1/1] (6.78ns)   --->   "%tmp_114 = fcmp ogt float %w_sum_24, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1869 'fcmp' 'tmp_114' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_24)   --->   "%and_ln34_24 = and i1 %or_ln34_24, %tmp_114" [conv/conv_1.cpp:34]   --->   Operation 1870 'and' 'and_ln34_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1871 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_24 = select i1 %and_ln34_24, float %w_sum_24, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1871 'select' 'select_ln34_24' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_153 : Operation 1872 [1/1] (3.25ns)   --->   "store float %select_ln34_24, float* %conv_out_addr_24, align 4" [conv/conv_1.cpp:35]   --->   Operation 1872 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_153 : Operation 1873 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_78) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1873 'specregionend' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1874 [1/1] (1.76ns)   --->   "br label %78" [conv/conv_1.cpp:18]   --->   Operation 1874 'br' <Predicate = true> <Delay = 1.76>

State 154 <SV = 53> <Delay = 22.5>
ST_154 : Operation 1875 [1/1] (0.00ns)   --->   "%wr_0_25 = phi i2 [ 0, %Filter1_Loop24 ], [ %add_ln18_25, %W_Row_Loop_end25 ]" [conv/conv_1.cpp:18]   --->   Operation 1875 'phi' 'wr_0_25' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1876 [1/1] (0.00ns)   --->   "%w_sum_0_25 = phi float [ 0.000000e+00, %Filter1_Loop24 ], [ %w_sum_1_25, %W_Row_Loop_end25 ]" [conv/conv_1.cpp:26]   --->   Operation 1876 'phi' 'w_sum_0_25' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1877 [1/1] (0.00ns)   --->   "%zext_ln18_25 = zext i2 %wr_0_25 to i5" [conv/conv_1.cpp:18]   --->   Operation 1877 'zext' 'zext_ln18_25' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1878 [1/1] (0.95ns)   --->   "%icmp_ln18_25 = icmp eq i2 %wr_0_25, -1" [conv/conv_1.cpp:18]   --->   Operation 1878 'icmp' 'icmp_ln18_25' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1879 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1879 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1880 [1/1] (1.56ns)   --->   "%add_ln18_25 = add i2 %wr_0_25, 1" [conv/conv_1.cpp:18]   --->   Operation 1880 'add' 'add_ln18_25' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1881 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_25, label %Filter1_Loop25, label %W_Row_Loop_begin25" [conv/conv_1.cpp:18]   --->   Operation 1881 'br' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1882 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1882 'specloopname' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_154 : Operation 1883 [1/1] (0.00ns)   --->   "%tmp_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1883 'specregionbegin' 'tmp_83' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_154 : Operation 1884 [1/1] (0.00ns)   --->   "%tmp_205 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_25, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1884 'bitconcatenate' 'tmp_205' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_154 : Operation 1885 [1/1] (0.00ns)   --->   "%zext_ln26_99 = zext i4 %tmp_205 to i5" [conv/conv_1.cpp:26]   --->   Operation 1885 'zext' 'zext_ln26_99' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_154 : Operation 1886 [1/1] (1.73ns)   --->   "%sub_ln26_50 = sub i5 %zext_ln26_99, %zext_ln18_25" [conv/conv_1.cpp:26]   --->   Operation 1886 'sub' 'sub_ln26_50' <Predicate = (!icmp_ln18_25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1887 [1/1] (1.78ns)   --->   "%add_ln26_25 = add i5 %zext_ln18_25, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1887 'add' 'add_ln26_25' <Predicate = (!icmp_ln18_25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1888 [1/1] (0.00ns)   --->   "%tmp_206 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_25, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1888 'bitconcatenate' 'tmp_206' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_154 : Operation 1889 [1/1] (0.00ns)   --->   "%zext_ln26_100 = zext i10 %tmp_206 to i11" [conv/conv_1.cpp:26]   --->   Operation 1889 'zext' 'zext_ln26_100' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_154 : Operation 1890 [1/1] (0.00ns)   --->   "%tmp_207 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_25, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1890 'bitconcatenate' 'tmp_207' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_154 : Operation 1891 [1/1] (0.00ns)   --->   "%zext_ln26_101 = zext i7 %tmp_207 to i11" [conv/conv_1.cpp:26]   --->   Operation 1891 'zext' 'zext_ln26_101' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_154 : Operation 1892 [1/1] (1.73ns)   --->   "%sub_ln26_51 = sub i11 %zext_ln26_100, %zext_ln26_101" [conv/conv_1.cpp:26]   --->   Operation 1892 'sub' 'sub_ln26_51' <Predicate = (!icmp_ln18_25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1893 [1/1] (1.76ns)   --->   "br label %79" [conv/conv_1.cpp:21]   --->   Operation 1893 'br' <Predicate = (!icmp_ln18_25)> <Delay = 1.76>
ST_154 : Operation 1894 [2/2] (22.5ns)   --->   "%w_sum_25 = fadd float %w_sum_0_25, 0xBFC900FFC0000000" [conv/conv_1.cpp:31]   --->   Operation 1894 'fadd' 'w_sum_25' <Predicate = (icmp_ln18_25)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1895 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1895 'specregionbegin' 'tmp_82' <Predicate = (icmp_ln18_25)> <Delay = 0.00>

State 155 <SV = 54> <Delay = 6.67>
ST_155 : Operation 1896 [1/1] (0.00ns)   --->   "%w_sum_1_25 = phi float [ %w_sum_0_25, %W_Row_Loop_begin25 ], [ %w_sum_3_24, %80 ]" [conv/conv_1.cpp:26]   --->   Operation 1896 'phi' 'w_sum_1_25' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1897 [1/1] (0.00ns)   --->   "%wc_0_25 = phi i2 [ 0, %W_Row_Loop_begin25 ], [ %add_ln21_25, %80 ]" [conv/conv_1.cpp:21]   --->   Operation 1897 'phi' 'wc_0_25' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1898 [1/1] (0.00ns)   --->   "%zext_ln21_25 = zext i2 %wc_0_25 to i5" [conv/conv_1.cpp:21]   --->   Operation 1898 'zext' 'zext_ln21_25' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1899 [1/1] (0.95ns)   --->   "%icmp_ln21_25 = icmp eq i2 %wc_0_25, -1" [conv/conv_1.cpp:21]   --->   Operation 1899 'icmp' 'icmp_ln21_25' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1900 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1900 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1901 [1/1] (1.56ns)   --->   "%add_ln21_25 = add i2 %wc_0_25, 1" [conv/conv_1.cpp:21]   --->   Operation 1901 'add' 'add_ln21_25' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1902 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_25, label %W_Row_Loop_end25, label %80" [conv/conv_1.cpp:21]   --->   Operation 1902 'br' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1903 [1/1] (1.78ns)   --->   "%add_ln26_114 = add i5 %sub_ln26_50, %zext_ln21_25" [conv/conv_1.cpp:26]   --->   Operation 1903 'add' 'add_ln26_114' <Predicate = (!icmp_ln21_25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1904 [1/1] (0.00ns)   --->   "%sext_ln26_50 = sext i5 %add_ln26_114 to i64" [conv/conv_1.cpp:26]   --->   Operation 1904 'sext' 'sext_ln26_50' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_155 : Operation 1905 [1/1] (0.00ns)   --->   "%conv_1_weights_0_25_s = getelementptr [9 x float]* @conv_1_weights_0_25, i64 0, i64 %sext_ln26_50" [conv/conv_1.cpp:26]   --->   Operation 1905 'getelementptr' 'conv_1_weights_0_25_s' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_155 : Operation 1906 [1/1] (1.78ns)   --->   "%add_ln26_57 = add i5 %zext_ln21_25, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1906 'add' 'add_ln26_57' <Predicate = (!icmp_ln21_25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1907 [1/1] (0.00ns)   --->   "%zext_ln26_106 = zext i5 %add_ln26_57 to i11" [conv/conv_1.cpp:26]   --->   Operation 1907 'zext' 'zext_ln26_106' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_155 : Operation 1908 [1/1] (1.63ns)   --->   "%add_ln26_115 = add i11 %sub_ln26_51, %zext_ln26_106" [conv/conv_1.cpp:26]   --->   Operation 1908 'add' 'add_ln26_115' <Predicate = (!icmp_ln21_25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1909 [1/1] (0.00ns)   --->   "%sext_ln26_51 = sext i11 %add_ln26_115 to i64" [conv/conv_1.cpp:26]   --->   Operation 1909 'sext' 'sext_ln26_51' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_155 : Operation 1910 [1/1] (0.00ns)   --->   "%conv_input_addr_25 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_51" [conv/conv_1.cpp:26]   --->   Operation 1910 'getelementptr' 'conv_input_addr_25' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_155 : Operation 1911 [2/2] (3.25ns)   --->   "%conv_1_weights_0_25_1 = load float* %conv_1_weights_0_25_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 1911 'load' 'conv_1_weights_0_25_1' <Predicate = (!icmp_ln21_25)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_155 : Operation 1912 [2/2] (3.25ns)   --->   "%conv_input_load_25 = load float* %conv_input_addr_25, align 4" [conv/conv_1.cpp:26]   --->   Operation 1912 'load' 'conv_input_load_25' <Predicate = (!icmp_ln21_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_155 : Operation 1913 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_83) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1913 'specregionend' 'empty_107' <Predicate = (icmp_ln21_25)> <Delay = 0.00>
ST_155 : Operation 1914 [1/1] (0.00ns)   --->   "br label %78" [conv/conv_1.cpp:18]   --->   Operation 1914 'br' <Predicate = (icmp_ln21_25)> <Delay = 0.00>

State 156 <SV = 55> <Delay = 15.6>
ST_156 : Operation 1915 [1/2] (3.25ns)   --->   "%conv_1_weights_0_25_1 = load float* %conv_1_weights_0_25_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 1915 'load' 'conv_1_weights_0_25_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_156 : Operation 1916 [1/2] (3.25ns)   --->   "%conv_input_load_25 = load float* %conv_input_addr_25, align 4" [conv/conv_1.cpp:26]   --->   Operation 1916 'load' 'conv_input_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_156 : Operation 1917 [2/2] (12.3ns)   --->   "%tmp_1_24 = fmul float %conv_1_weights_0_25_1, %conv_input_load_25" [conv/conv_1.cpp:26]   --->   Operation 1917 'fmul' 'tmp_1_24' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 56> <Delay = 34.9>
ST_157 : Operation 1918 [1/2] (12.3ns)   --->   "%tmp_1_24 = fmul float %conv_1_weights_0_25_1, %conv_input_load_25" [conv/conv_1.cpp:26]   --->   Operation 1918 'fmul' 'tmp_1_24' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1919 [2/2] (22.5ns)   --->   "%w_sum_3_24 = fadd float %w_sum_1_25, %tmp_1_24" [conv/conv_1.cpp:26]   --->   Operation 1919 'fadd' 'w_sum_3_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 57> <Delay = 22.5>
ST_158 : Operation 1920 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1920 'specloopname' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1921 [1/2] (22.5ns)   --->   "%w_sum_3_24 = fadd float %w_sum_1_25, %tmp_1_24" [conv/conv_1.cpp:26]   --->   Operation 1921 'fadd' 'w_sum_3_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1922 [1/1] (0.00ns)   --->   "br label %79" [conv/conv_1.cpp:21]   --->   Operation 1922 'br' <Predicate = true> <Delay = 0.00>

State 159 <SV = 54> <Delay = 33.5>
ST_159 : Operation 1923 [1/2] (22.5ns)   --->   "%w_sum_25 = fadd float %w_sum_0_25, 0xBFC900FFC0000000" [conv/conv_1.cpp:31]   --->   Operation 1923 'fadd' 'w_sum_25' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1924 [1/1] (0.00ns)   --->   "%bitcast_ln34_25 = bitcast float %w_sum_25 to i32" [conv/conv_1.cpp:34]   --->   Operation 1924 'bitcast' 'bitcast_ln34_25' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1925 [1/1] (0.00ns)   --->   "%tmp_115 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_25, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1925 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1926 [1/1] (0.00ns)   --->   "%trunc_ln34_25 = trunc i32 %bitcast_ln34_25 to i23" [conv/conv_1.cpp:34]   --->   Operation 1926 'trunc' 'trunc_ln34_25' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1927 [1/1] (1.55ns)   --->   "%icmp_ln34_50 = icmp ne i8 %tmp_115, -1" [conv/conv_1.cpp:34]   --->   Operation 1927 'icmp' 'icmp_ln34_50' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1928 [1/1] (2.44ns)   --->   "%icmp_ln34_51 = icmp eq i23 %trunc_ln34_25, 0" [conv/conv_1.cpp:34]   --->   Operation 1928 'icmp' 'icmp_ln34_51' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_25)   --->   "%or_ln34_25 = or i1 %icmp_ln34_51, %icmp_ln34_50" [conv/conv_1.cpp:34]   --->   Operation 1929 'or' 'or_ln34_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1930 [1/1] (6.78ns)   --->   "%tmp_116 = fcmp ogt float %w_sum_25, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1930 'fcmp' 'tmp_116' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_25)   --->   "%and_ln34_25 = and i1 %or_ln34_25, %tmp_116" [conv/conv_1.cpp:34]   --->   Operation 1931 'and' 'and_ln34_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1932 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_25 = select i1 %and_ln34_25, float %w_sum_25, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1932 'select' 'select_ln34_25' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_159 : Operation 1933 [1/1] (3.25ns)   --->   "store float %select_ln34_25, float* %conv_out_addr_25, align 4" [conv/conv_1.cpp:35]   --->   Operation 1933 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_159 : Operation 1934 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_80) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1934 'specregionend' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1935 [1/1] (1.76ns)   --->   "br label %81" [conv/conv_1.cpp:18]   --->   Operation 1935 'br' <Predicate = true> <Delay = 1.76>

State 160 <SV = 55> <Delay = 22.5>
ST_160 : Operation 1936 [1/1] (0.00ns)   --->   "%wr_0_26 = phi i2 [ 0, %Filter1_Loop25 ], [ %add_ln18_26, %W_Row_Loop_end26 ]" [conv/conv_1.cpp:18]   --->   Operation 1936 'phi' 'wr_0_26' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1937 [1/1] (0.00ns)   --->   "%w_sum_0_26 = phi float [ 0.000000e+00, %Filter1_Loop25 ], [ %w_sum_1_26, %W_Row_Loop_end26 ]" [conv/conv_1.cpp:26]   --->   Operation 1937 'phi' 'w_sum_0_26' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1938 [1/1] (0.00ns)   --->   "%zext_ln18_26 = zext i2 %wr_0_26 to i5" [conv/conv_1.cpp:18]   --->   Operation 1938 'zext' 'zext_ln18_26' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1939 [1/1] (0.95ns)   --->   "%icmp_ln18_26 = icmp eq i2 %wr_0_26, -1" [conv/conv_1.cpp:18]   --->   Operation 1939 'icmp' 'icmp_ln18_26' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1940 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1940 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1941 [1/1] (1.56ns)   --->   "%add_ln18_26 = add i2 %wr_0_26, 1" [conv/conv_1.cpp:18]   --->   Operation 1941 'add' 'add_ln18_26' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1942 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_26, label %Filter1_Loop26, label %W_Row_Loop_begin26" [conv/conv_1.cpp:18]   --->   Operation 1942 'br' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1943 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1943 'specloopname' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_160 : Operation 1944 [1/1] (0.00ns)   --->   "%tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1944 'specregionbegin' 'tmp_85' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_160 : Operation 1945 [1/1] (0.00ns)   --->   "%tmp_208 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_26, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1945 'bitconcatenate' 'tmp_208' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_160 : Operation 1946 [1/1] (0.00ns)   --->   "%zext_ln26_103 = zext i4 %tmp_208 to i5" [conv/conv_1.cpp:26]   --->   Operation 1946 'zext' 'zext_ln26_103' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_160 : Operation 1947 [1/1] (1.73ns)   --->   "%sub_ln26_52 = sub i5 %zext_ln26_103, %zext_ln18_26" [conv/conv_1.cpp:26]   --->   Operation 1947 'sub' 'sub_ln26_52' <Predicate = (!icmp_ln18_26)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1948 [1/1] (1.78ns)   --->   "%add_ln26_26 = add i5 %zext_ln18_26, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1948 'add' 'add_ln26_26' <Predicate = (!icmp_ln18_26)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1949 [1/1] (0.00ns)   --->   "%tmp_209 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_26, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1949 'bitconcatenate' 'tmp_209' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_160 : Operation 1950 [1/1] (0.00ns)   --->   "%zext_ln26_104 = zext i10 %tmp_209 to i11" [conv/conv_1.cpp:26]   --->   Operation 1950 'zext' 'zext_ln26_104' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_160 : Operation 1951 [1/1] (0.00ns)   --->   "%tmp_210 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_26, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1951 'bitconcatenate' 'tmp_210' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_160 : Operation 1952 [1/1] (0.00ns)   --->   "%zext_ln26_105 = zext i7 %tmp_210 to i11" [conv/conv_1.cpp:26]   --->   Operation 1952 'zext' 'zext_ln26_105' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_160 : Operation 1953 [1/1] (1.73ns)   --->   "%sub_ln26_53 = sub i11 %zext_ln26_104, %zext_ln26_105" [conv/conv_1.cpp:26]   --->   Operation 1953 'sub' 'sub_ln26_53' <Predicate = (!icmp_ln18_26)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1954 [1/1] (1.76ns)   --->   "br label %82" [conv/conv_1.cpp:21]   --->   Operation 1954 'br' <Predicate = (!icmp_ln18_26)> <Delay = 1.76>
ST_160 : Operation 1955 [2/2] (22.5ns)   --->   "%w_sum_26 = fadd float %w_sum_0_26, 0xBFA4AE7A40000000" [conv/conv_1.cpp:31]   --->   Operation 1955 'fadd' 'w_sum_26' <Predicate = (icmp_ln18_26)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1956 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1956 'specregionbegin' 'tmp_84' <Predicate = (icmp_ln18_26)> <Delay = 0.00>

State 161 <SV = 56> <Delay = 6.67>
ST_161 : Operation 1957 [1/1] (0.00ns)   --->   "%w_sum_1_26 = phi float [ %w_sum_0_26, %W_Row_Loop_begin26 ], [ %w_sum_3_25, %83 ]" [conv/conv_1.cpp:26]   --->   Operation 1957 'phi' 'w_sum_1_26' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1958 [1/1] (0.00ns)   --->   "%wc_0_26 = phi i2 [ 0, %W_Row_Loop_begin26 ], [ %add_ln21_26, %83 ]" [conv/conv_1.cpp:21]   --->   Operation 1958 'phi' 'wc_0_26' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1959 [1/1] (0.00ns)   --->   "%zext_ln21_26 = zext i2 %wc_0_26 to i5" [conv/conv_1.cpp:21]   --->   Operation 1959 'zext' 'zext_ln21_26' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1960 [1/1] (0.95ns)   --->   "%icmp_ln21_26 = icmp eq i2 %wc_0_26, -1" [conv/conv_1.cpp:21]   --->   Operation 1960 'icmp' 'icmp_ln21_26' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1961 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1961 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1962 [1/1] (1.56ns)   --->   "%add_ln21_26 = add i2 %wc_0_26, 1" [conv/conv_1.cpp:21]   --->   Operation 1962 'add' 'add_ln21_26' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1963 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_26, label %W_Row_Loop_end26, label %83" [conv/conv_1.cpp:21]   --->   Operation 1963 'br' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1964 [1/1] (1.78ns)   --->   "%add_ln26_116 = add i5 %sub_ln26_52, %zext_ln21_26" [conv/conv_1.cpp:26]   --->   Operation 1964 'add' 'add_ln26_116' <Predicate = (!icmp_ln21_26)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1965 [1/1] (0.00ns)   --->   "%sext_ln26_52 = sext i5 %add_ln26_116 to i64" [conv/conv_1.cpp:26]   --->   Operation 1965 'sext' 'sext_ln26_52' <Predicate = (!icmp_ln21_26)> <Delay = 0.00>
ST_161 : Operation 1966 [1/1] (0.00ns)   --->   "%conv_1_weights_0_26_s = getelementptr [9 x float]* @conv_1_weights_0_26, i64 0, i64 %sext_ln26_52" [conv/conv_1.cpp:26]   --->   Operation 1966 'getelementptr' 'conv_1_weights_0_26_s' <Predicate = (!icmp_ln21_26)> <Delay = 0.00>
ST_161 : Operation 1967 [1/1] (1.78ns)   --->   "%add_ln26_58 = add i5 %zext_ln21_26, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1967 'add' 'add_ln26_58' <Predicate = (!icmp_ln21_26)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1968 [1/1] (0.00ns)   --->   "%zext_ln26_110 = zext i5 %add_ln26_58 to i11" [conv/conv_1.cpp:26]   --->   Operation 1968 'zext' 'zext_ln26_110' <Predicate = (!icmp_ln21_26)> <Delay = 0.00>
ST_161 : Operation 1969 [1/1] (1.63ns)   --->   "%add_ln26_117 = add i11 %sub_ln26_53, %zext_ln26_110" [conv/conv_1.cpp:26]   --->   Operation 1969 'add' 'add_ln26_117' <Predicate = (!icmp_ln21_26)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1970 [1/1] (0.00ns)   --->   "%sext_ln26_53 = sext i11 %add_ln26_117 to i64" [conv/conv_1.cpp:26]   --->   Operation 1970 'sext' 'sext_ln26_53' <Predicate = (!icmp_ln21_26)> <Delay = 0.00>
ST_161 : Operation 1971 [1/1] (0.00ns)   --->   "%conv_input_addr_26 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_53" [conv/conv_1.cpp:26]   --->   Operation 1971 'getelementptr' 'conv_input_addr_26' <Predicate = (!icmp_ln21_26)> <Delay = 0.00>
ST_161 : Operation 1972 [2/2] (3.25ns)   --->   "%conv_1_weights_0_26_1 = load float* %conv_1_weights_0_26_s, align 8" [conv/conv_1.cpp:26]   --->   Operation 1972 'load' 'conv_1_weights_0_26_1' <Predicate = (!icmp_ln21_26)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_161 : Operation 1973 [2/2] (3.25ns)   --->   "%conv_input_load_26 = load float* %conv_input_addr_26, align 4" [conv/conv_1.cpp:26]   --->   Operation 1973 'load' 'conv_input_load_26' <Predicate = (!icmp_ln21_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_161 : Operation 1974 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_85) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1974 'specregionend' 'empty_111' <Predicate = (icmp_ln21_26)> <Delay = 0.00>
ST_161 : Operation 1975 [1/1] (0.00ns)   --->   "br label %81" [conv/conv_1.cpp:18]   --->   Operation 1975 'br' <Predicate = (icmp_ln21_26)> <Delay = 0.00>

State 162 <SV = 57> <Delay = 15.6>
ST_162 : Operation 1976 [1/2] (3.25ns)   --->   "%conv_1_weights_0_26_1 = load float* %conv_1_weights_0_26_s, align 8" [conv/conv_1.cpp:26]   --->   Operation 1976 'load' 'conv_1_weights_0_26_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_162 : Operation 1977 [1/2] (3.25ns)   --->   "%conv_input_load_26 = load float* %conv_input_addr_26, align 4" [conv/conv_1.cpp:26]   --->   Operation 1977 'load' 'conv_input_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_162 : Operation 1978 [2/2] (12.3ns)   --->   "%tmp_1_25 = fmul float %conv_1_weights_0_26_1, %conv_input_load_26" [conv/conv_1.cpp:26]   --->   Operation 1978 'fmul' 'tmp_1_25' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 58> <Delay = 34.9>
ST_163 : Operation 1979 [1/2] (12.3ns)   --->   "%tmp_1_25 = fmul float %conv_1_weights_0_26_1, %conv_input_load_26" [conv/conv_1.cpp:26]   --->   Operation 1979 'fmul' 'tmp_1_25' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1980 [2/2] (22.5ns)   --->   "%w_sum_3_25 = fadd float %w_sum_1_26, %tmp_1_25" [conv/conv_1.cpp:26]   --->   Operation 1980 'fadd' 'w_sum_3_25' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 59> <Delay = 22.5>
ST_164 : Operation 1981 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1981 'specloopname' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1982 [1/2] (22.5ns)   --->   "%w_sum_3_25 = fadd float %w_sum_1_26, %tmp_1_25" [conv/conv_1.cpp:26]   --->   Operation 1982 'fadd' 'w_sum_3_25' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1983 [1/1] (0.00ns)   --->   "br label %82" [conv/conv_1.cpp:21]   --->   Operation 1983 'br' <Predicate = true> <Delay = 0.00>

State 165 <SV = 56> <Delay = 33.5>
ST_165 : Operation 1984 [1/2] (22.5ns)   --->   "%w_sum_26 = fadd float %w_sum_0_26, 0xBFA4AE7A40000000" [conv/conv_1.cpp:31]   --->   Operation 1984 'fadd' 'w_sum_26' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1985 [1/1] (0.00ns)   --->   "%bitcast_ln34_26 = bitcast float %w_sum_26 to i32" [conv/conv_1.cpp:34]   --->   Operation 1985 'bitcast' 'bitcast_ln34_26' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1986 [1/1] (0.00ns)   --->   "%tmp_117 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_26, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1986 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1987 [1/1] (0.00ns)   --->   "%trunc_ln34_26 = trunc i32 %bitcast_ln34_26 to i23" [conv/conv_1.cpp:34]   --->   Operation 1987 'trunc' 'trunc_ln34_26' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1988 [1/1] (1.55ns)   --->   "%icmp_ln34_52 = icmp ne i8 %tmp_117, -1" [conv/conv_1.cpp:34]   --->   Operation 1988 'icmp' 'icmp_ln34_52' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1989 [1/1] (2.44ns)   --->   "%icmp_ln34_53 = icmp eq i23 %trunc_ln34_26, 0" [conv/conv_1.cpp:34]   --->   Operation 1989 'icmp' 'icmp_ln34_53' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_26)   --->   "%or_ln34_26 = or i1 %icmp_ln34_53, %icmp_ln34_52" [conv/conv_1.cpp:34]   --->   Operation 1990 'or' 'or_ln34_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1991 [1/1] (6.78ns)   --->   "%tmp_118 = fcmp ogt float %w_sum_26, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1991 'fcmp' 'tmp_118' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_26)   --->   "%and_ln34_26 = and i1 %or_ln34_26, %tmp_118" [conv/conv_1.cpp:34]   --->   Operation 1992 'and' 'and_ln34_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1993 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_26 = select i1 %and_ln34_26, float %w_sum_26, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1993 'select' 'select_ln34_26' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_165 : Operation 1994 [1/1] (3.25ns)   --->   "store float %select_ln34_26, float* %conv_out_addr_26, align 4" [conv/conv_1.cpp:35]   --->   Operation 1994 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_165 : Operation 1995 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_82) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1995 'specregionend' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1996 [1/1] (1.76ns)   --->   "br label %84" [conv/conv_1.cpp:18]   --->   Operation 1996 'br' <Predicate = true> <Delay = 1.76>

State 166 <SV = 57> <Delay = 22.5>
ST_166 : Operation 1997 [1/1] (0.00ns)   --->   "%wr_0_27 = phi i2 [ 0, %Filter1_Loop26 ], [ %add_ln18_27, %W_Row_Loop_end27 ]" [conv/conv_1.cpp:18]   --->   Operation 1997 'phi' 'wr_0_27' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1998 [1/1] (0.00ns)   --->   "%w_sum_0_27 = phi float [ 0.000000e+00, %Filter1_Loop26 ], [ %w_sum_1_27, %W_Row_Loop_end27 ]" [conv/conv_1.cpp:26]   --->   Operation 1998 'phi' 'w_sum_0_27' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1999 [1/1] (0.00ns)   --->   "%zext_ln18_27 = zext i2 %wr_0_27 to i5" [conv/conv_1.cpp:18]   --->   Operation 1999 'zext' 'zext_ln18_27' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2000 [1/1] (0.95ns)   --->   "%icmp_ln18_27 = icmp eq i2 %wr_0_27, -1" [conv/conv_1.cpp:18]   --->   Operation 2000 'icmp' 'icmp_ln18_27' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2001 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2001 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2002 [1/1] (1.56ns)   --->   "%add_ln18_27 = add i2 %wr_0_27, 1" [conv/conv_1.cpp:18]   --->   Operation 2002 'add' 'add_ln18_27' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2003 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_27, label %Filter1_Loop27, label %W_Row_Loop_begin27" [conv/conv_1.cpp:18]   --->   Operation 2003 'br' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2004 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2004 'specloopname' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_166 : Operation 2005 [1/1] (0.00ns)   --->   "%tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2005 'specregionbegin' 'tmp_87' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_166 : Operation 2006 [1/1] (0.00ns)   --->   "%tmp_211 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_27, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2006 'bitconcatenate' 'tmp_211' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_166 : Operation 2007 [1/1] (0.00ns)   --->   "%zext_ln26_107 = zext i4 %tmp_211 to i5" [conv/conv_1.cpp:26]   --->   Operation 2007 'zext' 'zext_ln26_107' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_166 : Operation 2008 [1/1] (1.73ns)   --->   "%sub_ln26_54 = sub i5 %zext_ln26_107, %zext_ln18_27" [conv/conv_1.cpp:26]   --->   Operation 2008 'sub' 'sub_ln26_54' <Predicate = (!icmp_ln18_27)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2009 [1/1] (1.78ns)   --->   "%add_ln26_27 = add i5 %zext_ln18_27, %r_0" [conv/conv_1.cpp:26]   --->   Operation 2009 'add' 'add_ln26_27' <Predicate = (!icmp_ln18_27)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2010 [1/1] (0.00ns)   --->   "%tmp_212 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_27, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2010 'bitconcatenate' 'tmp_212' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_166 : Operation 2011 [1/1] (0.00ns)   --->   "%zext_ln26_108 = zext i10 %tmp_212 to i11" [conv/conv_1.cpp:26]   --->   Operation 2011 'zext' 'zext_ln26_108' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_166 : Operation 2012 [1/1] (0.00ns)   --->   "%tmp_213 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_27, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2012 'bitconcatenate' 'tmp_213' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_166 : Operation 2013 [1/1] (0.00ns)   --->   "%zext_ln26_109 = zext i7 %tmp_213 to i11" [conv/conv_1.cpp:26]   --->   Operation 2013 'zext' 'zext_ln26_109' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_166 : Operation 2014 [1/1] (1.73ns)   --->   "%sub_ln26_55 = sub i11 %zext_ln26_108, %zext_ln26_109" [conv/conv_1.cpp:26]   --->   Operation 2014 'sub' 'sub_ln26_55' <Predicate = (!icmp_ln18_27)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2015 [1/1] (1.76ns)   --->   "br label %85" [conv/conv_1.cpp:21]   --->   Operation 2015 'br' <Predicate = (!icmp_ln18_27)> <Delay = 1.76>
ST_166 : Operation 2016 [2/2] (22.5ns)   --->   "%w_sum_27 = fadd float %w_sum_0_27, 0x3FA5545520000000" [conv/conv_1.cpp:31]   --->   Operation 2016 'fadd' 'w_sum_27' <Predicate = (icmp_ln18_27)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2017 [1/1] (0.00ns)   --->   "%tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2017 'specregionbegin' 'tmp_86' <Predicate = (icmp_ln18_27)> <Delay = 0.00>

State 167 <SV = 58> <Delay = 6.67>
ST_167 : Operation 2018 [1/1] (0.00ns)   --->   "%w_sum_1_27 = phi float [ %w_sum_0_27, %W_Row_Loop_begin27 ], [ %w_sum_3_26, %86 ]" [conv/conv_1.cpp:26]   --->   Operation 2018 'phi' 'w_sum_1_27' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2019 [1/1] (0.00ns)   --->   "%wc_0_27 = phi i2 [ 0, %W_Row_Loop_begin27 ], [ %add_ln21_27, %86 ]" [conv/conv_1.cpp:21]   --->   Operation 2019 'phi' 'wc_0_27' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2020 [1/1] (0.00ns)   --->   "%zext_ln21_27 = zext i2 %wc_0_27 to i5" [conv/conv_1.cpp:21]   --->   Operation 2020 'zext' 'zext_ln21_27' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2021 [1/1] (0.95ns)   --->   "%icmp_ln21_27 = icmp eq i2 %wc_0_27, -1" [conv/conv_1.cpp:21]   --->   Operation 2021 'icmp' 'icmp_ln21_27' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2022 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2022 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2023 [1/1] (1.56ns)   --->   "%add_ln21_27 = add i2 %wc_0_27, 1" [conv/conv_1.cpp:21]   --->   Operation 2023 'add' 'add_ln21_27' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2024 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_27, label %W_Row_Loop_end27, label %86" [conv/conv_1.cpp:21]   --->   Operation 2024 'br' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2025 [1/1] (1.78ns)   --->   "%add_ln26_118 = add i5 %sub_ln26_54, %zext_ln21_27" [conv/conv_1.cpp:26]   --->   Operation 2025 'add' 'add_ln26_118' <Predicate = (!icmp_ln21_27)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2026 [1/1] (0.00ns)   --->   "%sext_ln26_54 = sext i5 %add_ln26_118 to i64" [conv/conv_1.cpp:26]   --->   Operation 2026 'sext' 'sext_ln26_54' <Predicate = (!icmp_ln21_27)> <Delay = 0.00>
ST_167 : Operation 2027 [1/1] (0.00ns)   --->   "%conv_1_weights_0_27_s = getelementptr [9 x float]* @conv_1_weights_0_27, i64 0, i64 %sext_ln26_54" [conv/conv_1.cpp:26]   --->   Operation 2027 'getelementptr' 'conv_1_weights_0_27_s' <Predicate = (!icmp_ln21_27)> <Delay = 0.00>
ST_167 : Operation 2028 [1/1] (1.78ns)   --->   "%add_ln26_59 = add i5 %zext_ln21_27, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2028 'add' 'add_ln26_59' <Predicate = (!icmp_ln21_27)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2029 [1/1] (0.00ns)   --->   "%zext_ln26_114 = zext i5 %add_ln26_59 to i11" [conv/conv_1.cpp:26]   --->   Operation 2029 'zext' 'zext_ln26_114' <Predicate = (!icmp_ln21_27)> <Delay = 0.00>
ST_167 : Operation 2030 [1/1] (1.63ns)   --->   "%add_ln26_119 = add i11 %sub_ln26_55, %zext_ln26_114" [conv/conv_1.cpp:26]   --->   Operation 2030 'add' 'add_ln26_119' <Predicate = (!icmp_ln21_27)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2031 [1/1] (0.00ns)   --->   "%sext_ln26_55 = sext i11 %add_ln26_119 to i64" [conv/conv_1.cpp:26]   --->   Operation 2031 'sext' 'sext_ln26_55' <Predicate = (!icmp_ln21_27)> <Delay = 0.00>
ST_167 : Operation 2032 [1/1] (0.00ns)   --->   "%conv_input_addr_27 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_55" [conv/conv_1.cpp:26]   --->   Operation 2032 'getelementptr' 'conv_input_addr_27' <Predicate = (!icmp_ln21_27)> <Delay = 0.00>
ST_167 : Operation 2033 [2/2] (3.25ns)   --->   "%conv_1_weights_0_27_1 = load float* %conv_1_weights_0_27_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 2033 'load' 'conv_1_weights_0_27_1' <Predicate = (!icmp_ln21_27)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_167 : Operation 2034 [2/2] (3.25ns)   --->   "%conv_input_load_27 = load float* %conv_input_addr_27, align 4" [conv/conv_1.cpp:26]   --->   Operation 2034 'load' 'conv_input_load_27' <Predicate = (!icmp_ln21_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_167 : Operation 2035 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_87) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2035 'specregionend' 'empty_115' <Predicate = (icmp_ln21_27)> <Delay = 0.00>
ST_167 : Operation 2036 [1/1] (0.00ns)   --->   "br label %84" [conv/conv_1.cpp:18]   --->   Operation 2036 'br' <Predicate = (icmp_ln21_27)> <Delay = 0.00>

State 168 <SV = 59> <Delay = 15.6>
ST_168 : Operation 2037 [1/2] (3.25ns)   --->   "%conv_1_weights_0_27_1 = load float* %conv_1_weights_0_27_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 2037 'load' 'conv_1_weights_0_27_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_168 : Operation 2038 [1/2] (3.25ns)   --->   "%conv_input_load_27 = load float* %conv_input_addr_27, align 4" [conv/conv_1.cpp:26]   --->   Operation 2038 'load' 'conv_input_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_168 : Operation 2039 [2/2] (12.3ns)   --->   "%tmp_1_26 = fmul float %conv_1_weights_0_27_1, %conv_input_load_27" [conv/conv_1.cpp:26]   --->   Operation 2039 'fmul' 'tmp_1_26' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 60> <Delay = 34.9>
ST_169 : Operation 2040 [1/2] (12.3ns)   --->   "%tmp_1_26 = fmul float %conv_1_weights_0_27_1, %conv_input_load_27" [conv/conv_1.cpp:26]   --->   Operation 2040 'fmul' 'tmp_1_26' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2041 [2/2] (22.5ns)   --->   "%w_sum_3_26 = fadd float %w_sum_1_27, %tmp_1_26" [conv/conv_1.cpp:26]   --->   Operation 2041 'fadd' 'w_sum_3_26' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 61> <Delay = 22.5>
ST_170 : Operation 2042 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2042 'specloopname' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2043 [1/2] (22.5ns)   --->   "%w_sum_3_26 = fadd float %w_sum_1_27, %tmp_1_26" [conv/conv_1.cpp:26]   --->   Operation 2043 'fadd' 'w_sum_3_26' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2044 [1/1] (0.00ns)   --->   "br label %85" [conv/conv_1.cpp:21]   --->   Operation 2044 'br' <Predicate = true> <Delay = 0.00>

State 171 <SV = 58> <Delay = 33.5>
ST_171 : Operation 2045 [1/2] (22.5ns)   --->   "%w_sum_27 = fadd float %w_sum_0_27, 0x3FA5545520000000" [conv/conv_1.cpp:31]   --->   Operation 2045 'fadd' 'w_sum_27' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2046 [1/1] (0.00ns)   --->   "%bitcast_ln34_27 = bitcast float %w_sum_27 to i32" [conv/conv_1.cpp:34]   --->   Operation 2046 'bitcast' 'bitcast_ln34_27' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2047 [1/1] (0.00ns)   --->   "%tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_27, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2047 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2048 [1/1] (0.00ns)   --->   "%trunc_ln34_27 = trunc i32 %bitcast_ln34_27 to i23" [conv/conv_1.cpp:34]   --->   Operation 2048 'trunc' 'trunc_ln34_27' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2049 [1/1] (1.55ns)   --->   "%icmp_ln34_54 = icmp ne i8 %tmp_119, -1" [conv/conv_1.cpp:34]   --->   Operation 2049 'icmp' 'icmp_ln34_54' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2050 [1/1] (2.44ns)   --->   "%icmp_ln34_55 = icmp eq i23 %trunc_ln34_27, 0" [conv/conv_1.cpp:34]   --->   Operation 2050 'icmp' 'icmp_ln34_55' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_27)   --->   "%or_ln34_27 = or i1 %icmp_ln34_55, %icmp_ln34_54" [conv/conv_1.cpp:34]   --->   Operation 2051 'or' 'or_ln34_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2052 [1/1] (6.78ns)   --->   "%tmp_120 = fcmp ogt float %w_sum_27, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2052 'fcmp' 'tmp_120' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_27)   --->   "%and_ln34_27 = and i1 %or_ln34_27, %tmp_120" [conv/conv_1.cpp:34]   --->   Operation 2053 'and' 'and_ln34_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2054 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_27 = select i1 %and_ln34_27, float %w_sum_27, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2054 'select' 'select_ln34_27' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 2055 [1/1] (3.25ns)   --->   "store float %select_ln34_27, float* %conv_out_addr_27, align 4" [conv/conv_1.cpp:35]   --->   Operation 2055 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_171 : Operation 2056 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_84) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2056 'specregionend' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2057 [1/1] (1.76ns)   --->   "br label %87" [conv/conv_1.cpp:18]   --->   Operation 2057 'br' <Predicate = true> <Delay = 1.76>

State 172 <SV = 59> <Delay = 22.5>
ST_172 : Operation 2058 [1/1] (0.00ns)   --->   "%wr_0_28 = phi i2 [ 0, %Filter1_Loop27 ], [ %add_ln18_28, %W_Row_Loop_end28 ]" [conv/conv_1.cpp:18]   --->   Operation 2058 'phi' 'wr_0_28' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2059 [1/1] (0.00ns)   --->   "%w_sum_0_28 = phi float [ 0.000000e+00, %Filter1_Loop27 ], [ %w_sum_1_28, %W_Row_Loop_end28 ]" [conv/conv_1.cpp:26]   --->   Operation 2059 'phi' 'w_sum_0_28' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2060 [1/1] (0.00ns)   --->   "%zext_ln18_28 = zext i2 %wr_0_28 to i5" [conv/conv_1.cpp:18]   --->   Operation 2060 'zext' 'zext_ln18_28' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2061 [1/1] (0.95ns)   --->   "%icmp_ln18_28 = icmp eq i2 %wr_0_28, -1" [conv/conv_1.cpp:18]   --->   Operation 2061 'icmp' 'icmp_ln18_28' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2062 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2062 'speclooptripcount' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2063 [1/1] (1.56ns)   --->   "%add_ln18_28 = add i2 %wr_0_28, 1" [conv/conv_1.cpp:18]   --->   Operation 2063 'add' 'add_ln18_28' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2064 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_28, label %Filter1_Loop28, label %W_Row_Loop_begin28" [conv/conv_1.cpp:18]   --->   Operation 2064 'br' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2065 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2065 'specloopname' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_172 : Operation 2066 [1/1] (0.00ns)   --->   "%tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2066 'specregionbegin' 'tmp_89' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_172 : Operation 2067 [1/1] (0.00ns)   --->   "%tmp_214 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_28, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2067 'bitconcatenate' 'tmp_214' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_172 : Operation 2068 [1/1] (0.00ns)   --->   "%zext_ln26_111 = zext i4 %tmp_214 to i5" [conv/conv_1.cpp:26]   --->   Operation 2068 'zext' 'zext_ln26_111' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_172 : Operation 2069 [1/1] (1.73ns)   --->   "%sub_ln26_56 = sub i5 %zext_ln26_111, %zext_ln18_28" [conv/conv_1.cpp:26]   --->   Operation 2069 'sub' 'sub_ln26_56' <Predicate = (!icmp_ln18_28)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2070 [1/1] (1.78ns)   --->   "%add_ln26_28 = add i5 %zext_ln18_28, %r_0" [conv/conv_1.cpp:26]   --->   Operation 2070 'add' 'add_ln26_28' <Predicate = (!icmp_ln18_28)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2071 [1/1] (0.00ns)   --->   "%tmp_215 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_28, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2071 'bitconcatenate' 'tmp_215' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_172 : Operation 2072 [1/1] (0.00ns)   --->   "%zext_ln26_112 = zext i10 %tmp_215 to i11" [conv/conv_1.cpp:26]   --->   Operation 2072 'zext' 'zext_ln26_112' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_172 : Operation 2073 [1/1] (0.00ns)   --->   "%tmp_216 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_28, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2073 'bitconcatenate' 'tmp_216' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_172 : Operation 2074 [1/1] (0.00ns)   --->   "%zext_ln26_113 = zext i7 %tmp_216 to i11" [conv/conv_1.cpp:26]   --->   Operation 2074 'zext' 'zext_ln26_113' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_172 : Operation 2075 [1/1] (1.73ns)   --->   "%sub_ln26_57 = sub i11 %zext_ln26_112, %zext_ln26_113" [conv/conv_1.cpp:26]   --->   Operation 2075 'sub' 'sub_ln26_57' <Predicate = (!icmp_ln18_28)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2076 [1/1] (1.76ns)   --->   "br label %88" [conv/conv_1.cpp:21]   --->   Operation 2076 'br' <Predicate = (!icmp_ln18_28)> <Delay = 1.76>
ST_172 : Operation 2077 [2/2] (22.5ns)   --->   "%w_sum_28 = fadd float %w_sum_0_28, 0xBFBF1FEEA0000000" [conv/conv_1.cpp:31]   --->   Operation 2077 'fadd' 'w_sum_28' <Predicate = (icmp_ln18_28)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2078 [1/1] (0.00ns)   --->   "%tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2078 'specregionbegin' 'tmp_88' <Predicate = (icmp_ln18_28)> <Delay = 0.00>

State 173 <SV = 60> <Delay = 6.67>
ST_173 : Operation 2079 [1/1] (0.00ns)   --->   "%w_sum_1_28 = phi float [ %w_sum_0_28, %W_Row_Loop_begin28 ], [ %w_sum_3_27, %89 ]" [conv/conv_1.cpp:26]   --->   Operation 2079 'phi' 'w_sum_1_28' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2080 [1/1] (0.00ns)   --->   "%wc_0_28 = phi i2 [ 0, %W_Row_Loop_begin28 ], [ %add_ln21_28, %89 ]" [conv/conv_1.cpp:21]   --->   Operation 2080 'phi' 'wc_0_28' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2081 [1/1] (0.00ns)   --->   "%zext_ln21_28 = zext i2 %wc_0_28 to i5" [conv/conv_1.cpp:21]   --->   Operation 2081 'zext' 'zext_ln21_28' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2082 [1/1] (0.95ns)   --->   "%icmp_ln21_28 = icmp eq i2 %wc_0_28, -1" [conv/conv_1.cpp:21]   --->   Operation 2082 'icmp' 'icmp_ln21_28' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2083 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2083 'speclooptripcount' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2084 [1/1] (1.56ns)   --->   "%add_ln21_28 = add i2 %wc_0_28, 1" [conv/conv_1.cpp:21]   --->   Operation 2084 'add' 'add_ln21_28' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2085 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_28, label %W_Row_Loop_end28, label %89" [conv/conv_1.cpp:21]   --->   Operation 2085 'br' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2086 [1/1] (1.78ns)   --->   "%add_ln26_120 = add i5 %sub_ln26_56, %zext_ln21_28" [conv/conv_1.cpp:26]   --->   Operation 2086 'add' 'add_ln26_120' <Predicate = (!icmp_ln21_28)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2087 [1/1] (0.00ns)   --->   "%sext_ln26_56 = sext i5 %add_ln26_120 to i64" [conv/conv_1.cpp:26]   --->   Operation 2087 'sext' 'sext_ln26_56' <Predicate = (!icmp_ln21_28)> <Delay = 0.00>
ST_173 : Operation 2088 [1/1] (0.00ns)   --->   "%conv_1_weights_0_28_s = getelementptr [9 x float]* @conv_1_weights_0_28, i64 0, i64 %sext_ln26_56" [conv/conv_1.cpp:26]   --->   Operation 2088 'getelementptr' 'conv_1_weights_0_28_s' <Predicate = (!icmp_ln21_28)> <Delay = 0.00>
ST_173 : Operation 2089 [1/1] (1.78ns)   --->   "%add_ln26_60 = add i5 %zext_ln21_28, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2089 'add' 'add_ln26_60' <Predicate = (!icmp_ln21_28)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2090 [1/1] (0.00ns)   --->   "%zext_ln26_118 = zext i5 %add_ln26_60 to i11" [conv/conv_1.cpp:26]   --->   Operation 2090 'zext' 'zext_ln26_118' <Predicate = (!icmp_ln21_28)> <Delay = 0.00>
ST_173 : Operation 2091 [1/1] (1.63ns)   --->   "%add_ln26_121 = add i11 %sub_ln26_57, %zext_ln26_118" [conv/conv_1.cpp:26]   --->   Operation 2091 'add' 'add_ln26_121' <Predicate = (!icmp_ln21_28)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2092 [1/1] (0.00ns)   --->   "%sext_ln26_57 = sext i11 %add_ln26_121 to i64" [conv/conv_1.cpp:26]   --->   Operation 2092 'sext' 'sext_ln26_57' <Predicate = (!icmp_ln21_28)> <Delay = 0.00>
ST_173 : Operation 2093 [1/1] (0.00ns)   --->   "%conv_input_addr_28 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_57" [conv/conv_1.cpp:26]   --->   Operation 2093 'getelementptr' 'conv_input_addr_28' <Predicate = (!icmp_ln21_28)> <Delay = 0.00>
ST_173 : Operation 2094 [2/2] (3.25ns)   --->   "%conv_1_weights_0_28_1 = load float* %conv_1_weights_0_28_s, align 16" [conv/conv_1.cpp:26]   --->   Operation 2094 'load' 'conv_1_weights_0_28_1' <Predicate = (!icmp_ln21_28)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_173 : Operation 2095 [2/2] (3.25ns)   --->   "%conv_input_load_28 = load float* %conv_input_addr_28, align 4" [conv/conv_1.cpp:26]   --->   Operation 2095 'load' 'conv_input_load_28' <Predicate = (!icmp_ln21_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_173 : Operation 2096 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_89) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2096 'specregionend' 'empty_119' <Predicate = (icmp_ln21_28)> <Delay = 0.00>
ST_173 : Operation 2097 [1/1] (0.00ns)   --->   "br label %87" [conv/conv_1.cpp:18]   --->   Operation 2097 'br' <Predicate = (icmp_ln21_28)> <Delay = 0.00>

State 174 <SV = 61> <Delay = 15.6>
ST_174 : Operation 2098 [1/2] (3.25ns)   --->   "%conv_1_weights_0_28_1 = load float* %conv_1_weights_0_28_s, align 16" [conv/conv_1.cpp:26]   --->   Operation 2098 'load' 'conv_1_weights_0_28_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_174 : Operation 2099 [1/2] (3.25ns)   --->   "%conv_input_load_28 = load float* %conv_input_addr_28, align 4" [conv/conv_1.cpp:26]   --->   Operation 2099 'load' 'conv_input_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_174 : Operation 2100 [2/2] (12.3ns)   --->   "%tmp_1_27 = fmul float %conv_1_weights_0_28_1, %conv_input_load_28" [conv/conv_1.cpp:26]   --->   Operation 2100 'fmul' 'tmp_1_27' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 62> <Delay = 34.9>
ST_175 : Operation 2101 [1/2] (12.3ns)   --->   "%tmp_1_27 = fmul float %conv_1_weights_0_28_1, %conv_input_load_28" [conv/conv_1.cpp:26]   --->   Operation 2101 'fmul' 'tmp_1_27' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 2102 [2/2] (22.5ns)   --->   "%w_sum_3_27 = fadd float %w_sum_1_28, %tmp_1_27" [conv/conv_1.cpp:26]   --->   Operation 2102 'fadd' 'w_sum_3_27' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 63> <Delay = 22.5>
ST_176 : Operation 2103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2103 'specloopname' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2104 [1/2] (22.5ns)   --->   "%w_sum_3_27 = fadd float %w_sum_1_28, %tmp_1_27" [conv/conv_1.cpp:26]   --->   Operation 2104 'fadd' 'w_sum_3_27' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2105 [1/1] (0.00ns)   --->   "br label %88" [conv/conv_1.cpp:21]   --->   Operation 2105 'br' <Predicate = true> <Delay = 0.00>

State 177 <SV = 60> <Delay = 33.5>
ST_177 : Operation 2106 [1/2] (22.5ns)   --->   "%w_sum_28 = fadd float %w_sum_0_28, 0xBFBF1FEEA0000000" [conv/conv_1.cpp:31]   --->   Operation 2106 'fadd' 'w_sum_28' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 2107 [1/1] (0.00ns)   --->   "%bitcast_ln34_28 = bitcast float %w_sum_28 to i32" [conv/conv_1.cpp:34]   --->   Operation 2107 'bitcast' 'bitcast_ln34_28' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2108 [1/1] (0.00ns)   --->   "%tmp_121 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_28, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2108 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2109 [1/1] (0.00ns)   --->   "%trunc_ln34_28 = trunc i32 %bitcast_ln34_28 to i23" [conv/conv_1.cpp:34]   --->   Operation 2109 'trunc' 'trunc_ln34_28' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2110 [1/1] (1.55ns)   --->   "%icmp_ln34_56 = icmp ne i8 %tmp_121, -1" [conv/conv_1.cpp:34]   --->   Operation 2110 'icmp' 'icmp_ln34_56' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 2111 [1/1] (2.44ns)   --->   "%icmp_ln34_57 = icmp eq i23 %trunc_ln34_28, 0" [conv/conv_1.cpp:34]   --->   Operation 2111 'icmp' 'icmp_ln34_57' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_28)   --->   "%or_ln34_28 = or i1 %icmp_ln34_57, %icmp_ln34_56" [conv/conv_1.cpp:34]   --->   Operation 2112 'or' 'or_ln34_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 2113 [1/1] (6.78ns)   --->   "%tmp_122 = fcmp ogt float %w_sum_28, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2113 'fcmp' 'tmp_122' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_28)   --->   "%and_ln34_28 = and i1 %or_ln34_28, %tmp_122" [conv/conv_1.cpp:34]   --->   Operation 2114 'and' 'and_ln34_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 2115 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_28 = select i1 %and_ln34_28, float %w_sum_28, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2115 'select' 'select_ln34_28' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 2116 [1/1] (3.25ns)   --->   "store float %select_ln34_28, float* %conv_out_addr_28, align 4" [conv/conv_1.cpp:35]   --->   Operation 2116 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_177 : Operation 2117 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_86) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2117 'specregionend' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2118 [1/1] (1.76ns)   --->   "br label %90" [conv/conv_1.cpp:18]   --->   Operation 2118 'br' <Predicate = true> <Delay = 1.76>

State 178 <SV = 61> <Delay = 22.5>
ST_178 : Operation 2119 [1/1] (0.00ns)   --->   "%wr_0_29 = phi i2 [ 0, %Filter1_Loop28 ], [ %add_ln18_29, %W_Row_Loop_end29 ]" [conv/conv_1.cpp:18]   --->   Operation 2119 'phi' 'wr_0_29' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2120 [1/1] (0.00ns)   --->   "%w_sum_0_29 = phi float [ 0.000000e+00, %Filter1_Loop28 ], [ %w_sum_1_29, %W_Row_Loop_end29 ]" [conv/conv_1.cpp:26]   --->   Operation 2120 'phi' 'w_sum_0_29' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2121 [1/1] (0.00ns)   --->   "%zext_ln18_29 = zext i2 %wr_0_29 to i5" [conv/conv_1.cpp:18]   --->   Operation 2121 'zext' 'zext_ln18_29' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2122 [1/1] (0.95ns)   --->   "%icmp_ln18_29 = icmp eq i2 %wr_0_29, -1" [conv/conv_1.cpp:18]   --->   Operation 2122 'icmp' 'icmp_ln18_29' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2123 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2123 'speclooptripcount' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2124 [1/1] (1.56ns)   --->   "%add_ln18_29 = add i2 %wr_0_29, 1" [conv/conv_1.cpp:18]   --->   Operation 2124 'add' 'add_ln18_29' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_29, label %Filter1_Loop29, label %W_Row_Loop_begin29" [conv/conv_1.cpp:18]   --->   Operation 2125 'br' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2126 'specloopname' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_178 : Operation 2127 [1/1] (0.00ns)   --->   "%tmp_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2127 'specregionbegin' 'tmp_91' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_178 : Operation 2128 [1/1] (0.00ns)   --->   "%tmp_217 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_29, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2128 'bitconcatenate' 'tmp_217' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_178 : Operation 2129 [1/1] (0.00ns)   --->   "%zext_ln26_115 = zext i4 %tmp_217 to i5" [conv/conv_1.cpp:26]   --->   Operation 2129 'zext' 'zext_ln26_115' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_178 : Operation 2130 [1/1] (1.73ns)   --->   "%sub_ln26_58 = sub i5 %zext_ln26_115, %zext_ln18_29" [conv/conv_1.cpp:26]   --->   Operation 2130 'sub' 'sub_ln26_58' <Predicate = (!icmp_ln18_29)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2131 [1/1] (1.78ns)   --->   "%add_ln26_29 = add i5 %zext_ln18_29, %r_0" [conv/conv_1.cpp:26]   --->   Operation 2131 'add' 'add_ln26_29' <Predicate = (!icmp_ln18_29)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2132 [1/1] (0.00ns)   --->   "%tmp_218 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_29, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2132 'bitconcatenate' 'tmp_218' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_178 : Operation 2133 [1/1] (0.00ns)   --->   "%zext_ln26_116 = zext i10 %tmp_218 to i11" [conv/conv_1.cpp:26]   --->   Operation 2133 'zext' 'zext_ln26_116' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_178 : Operation 2134 [1/1] (0.00ns)   --->   "%tmp_219 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_29, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2134 'bitconcatenate' 'tmp_219' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_178 : Operation 2135 [1/1] (0.00ns)   --->   "%zext_ln26_117 = zext i7 %tmp_219 to i11" [conv/conv_1.cpp:26]   --->   Operation 2135 'zext' 'zext_ln26_117' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_178 : Operation 2136 [1/1] (1.73ns)   --->   "%sub_ln26_59 = sub i11 %zext_ln26_116, %zext_ln26_117" [conv/conv_1.cpp:26]   --->   Operation 2136 'sub' 'sub_ln26_59' <Predicate = (!icmp_ln18_29)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2137 [1/1] (1.76ns)   --->   "br label %91" [conv/conv_1.cpp:21]   --->   Operation 2137 'br' <Predicate = (!icmp_ln18_29)> <Delay = 1.76>
ST_178 : Operation 2138 [2/2] (22.5ns)   --->   "%w_sum_29 = fadd float %w_sum_0_29, 0xBFC7F8BD80000000" [conv/conv_1.cpp:31]   --->   Operation 2138 'fadd' 'w_sum_29' <Predicate = (icmp_ln18_29)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 62> <Delay = 6.67>
ST_179 : Operation 2139 [1/1] (0.00ns)   --->   "%w_sum_1_29 = phi float [ %w_sum_0_29, %W_Row_Loop_begin29 ], [ %w_sum_3_28, %92 ]" [conv/conv_1.cpp:26]   --->   Operation 2139 'phi' 'w_sum_1_29' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2140 [1/1] (0.00ns)   --->   "%wc_0_29 = phi i2 [ 0, %W_Row_Loop_begin29 ], [ %add_ln21_29, %92 ]" [conv/conv_1.cpp:21]   --->   Operation 2140 'phi' 'wc_0_29' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2141 [1/1] (0.00ns)   --->   "%zext_ln21_29 = zext i2 %wc_0_29 to i5" [conv/conv_1.cpp:21]   --->   Operation 2141 'zext' 'zext_ln21_29' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2142 [1/1] (0.95ns)   --->   "%icmp_ln21_29 = icmp eq i2 %wc_0_29, -1" [conv/conv_1.cpp:21]   --->   Operation 2142 'icmp' 'icmp_ln21_29' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2143 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2143 'speclooptripcount' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2144 [1/1] (1.56ns)   --->   "%add_ln21_29 = add i2 %wc_0_29, 1" [conv/conv_1.cpp:21]   --->   Operation 2144 'add' 'add_ln21_29' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_29, label %W_Row_Loop_end29, label %92" [conv/conv_1.cpp:21]   --->   Operation 2145 'br' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2146 [1/1] (1.78ns)   --->   "%add_ln26_122 = add i5 %sub_ln26_58, %zext_ln21_29" [conv/conv_1.cpp:26]   --->   Operation 2146 'add' 'add_ln26_122' <Predicate = (!icmp_ln21_29)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2147 [1/1] (0.00ns)   --->   "%sext_ln26_58 = sext i5 %add_ln26_122 to i64" [conv/conv_1.cpp:26]   --->   Operation 2147 'sext' 'sext_ln26_58' <Predicate = (!icmp_ln21_29)> <Delay = 0.00>
ST_179 : Operation 2148 [1/1] (0.00ns)   --->   "%conv_1_weights_0_29_s = getelementptr [9 x float]* @conv_1_weights_0_29, i64 0, i64 %sext_ln26_58" [conv/conv_1.cpp:26]   --->   Operation 2148 'getelementptr' 'conv_1_weights_0_29_s' <Predicate = (!icmp_ln21_29)> <Delay = 0.00>
ST_179 : Operation 2149 [1/1] (1.78ns)   --->   "%add_ln26_61 = add i5 %zext_ln21_29, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2149 'add' 'add_ln26_61' <Predicate = (!icmp_ln21_29)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2150 [1/1] (0.00ns)   --->   "%zext_ln26_122 = zext i5 %add_ln26_61 to i11" [conv/conv_1.cpp:26]   --->   Operation 2150 'zext' 'zext_ln26_122' <Predicate = (!icmp_ln21_29)> <Delay = 0.00>
ST_179 : Operation 2151 [1/1] (1.63ns)   --->   "%add_ln26_123 = add i11 %sub_ln26_59, %zext_ln26_122" [conv/conv_1.cpp:26]   --->   Operation 2151 'add' 'add_ln26_123' <Predicate = (!icmp_ln21_29)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2152 [1/1] (0.00ns)   --->   "%sext_ln26_59 = sext i11 %add_ln26_123 to i64" [conv/conv_1.cpp:26]   --->   Operation 2152 'sext' 'sext_ln26_59' <Predicate = (!icmp_ln21_29)> <Delay = 0.00>
ST_179 : Operation 2153 [1/1] (0.00ns)   --->   "%conv_input_addr_29 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_59" [conv/conv_1.cpp:26]   --->   Operation 2153 'getelementptr' 'conv_input_addr_29' <Predicate = (!icmp_ln21_29)> <Delay = 0.00>
ST_179 : Operation 2154 [2/2] (3.25ns)   --->   "%conv_1_weights_0_29_1 = load float* %conv_1_weights_0_29_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 2154 'load' 'conv_1_weights_0_29_1' <Predicate = (!icmp_ln21_29)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_179 : Operation 2155 [2/2] (3.25ns)   --->   "%conv_input_load_29 = load float* %conv_input_addr_29, align 4" [conv/conv_1.cpp:26]   --->   Operation 2155 'load' 'conv_input_load_29' <Predicate = (!icmp_ln21_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_179 : Operation 2156 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_91) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2156 'specregionend' 'empty_123' <Predicate = (icmp_ln21_29)> <Delay = 0.00>
ST_179 : Operation 2157 [1/1] (0.00ns)   --->   "br label %90" [conv/conv_1.cpp:18]   --->   Operation 2157 'br' <Predicate = (icmp_ln21_29)> <Delay = 0.00>

State 180 <SV = 63> <Delay = 15.6>
ST_180 : Operation 2158 [1/2] (3.25ns)   --->   "%conv_1_weights_0_29_1 = load float* %conv_1_weights_0_29_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 2158 'load' 'conv_1_weights_0_29_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_180 : Operation 2159 [1/2] (3.25ns)   --->   "%conv_input_load_29 = load float* %conv_input_addr_29, align 4" [conv/conv_1.cpp:26]   --->   Operation 2159 'load' 'conv_input_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_180 : Operation 2160 [2/2] (12.3ns)   --->   "%tmp_1_28 = fmul float %conv_1_weights_0_29_1, %conv_input_load_29" [conv/conv_1.cpp:26]   --->   Operation 2160 'fmul' 'tmp_1_28' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 64> <Delay = 34.9>
ST_181 : Operation 2161 [1/2] (12.3ns)   --->   "%tmp_1_28 = fmul float %conv_1_weights_0_29_1, %conv_input_load_29" [conv/conv_1.cpp:26]   --->   Operation 2161 'fmul' 'tmp_1_28' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2162 [2/2] (22.5ns)   --->   "%w_sum_3_28 = fadd float %w_sum_1_29, %tmp_1_28" [conv/conv_1.cpp:26]   --->   Operation 2162 'fadd' 'w_sum_3_28' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 65> <Delay = 22.5>
ST_182 : Operation 2163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2163 'specloopname' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2164 [1/2] (22.5ns)   --->   "%w_sum_3_28 = fadd float %w_sum_1_29, %tmp_1_28" [conv/conv_1.cpp:26]   --->   Operation 2164 'fadd' 'w_sum_3_28' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2165 [1/1] (0.00ns)   --->   "br label %91" [conv/conv_1.cpp:21]   --->   Operation 2165 'br' <Predicate = true> <Delay = 0.00>

State 183 <SV = 62> <Delay = 33.5>
ST_183 : Operation 2166 [1/2] (22.5ns)   --->   "%w_sum_29 = fadd float %w_sum_0_29, 0xBFC7F8BD80000000" [conv/conv_1.cpp:31]   --->   Operation 2166 'fadd' 'w_sum_29' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2167 [1/1] (0.00ns)   --->   "%bitcast_ln34_29 = bitcast float %w_sum_29 to i32" [conv/conv_1.cpp:34]   --->   Operation 2167 'bitcast' 'bitcast_ln34_29' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2168 [1/1] (0.00ns)   --->   "%tmp_123 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_29, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2168 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2169 [1/1] (0.00ns)   --->   "%trunc_ln34_29 = trunc i32 %bitcast_ln34_29 to i23" [conv/conv_1.cpp:34]   --->   Operation 2169 'trunc' 'trunc_ln34_29' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2170 [1/1] (1.55ns)   --->   "%icmp_ln34_58 = icmp ne i8 %tmp_123, -1" [conv/conv_1.cpp:34]   --->   Operation 2170 'icmp' 'icmp_ln34_58' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2171 [1/1] (2.44ns)   --->   "%icmp_ln34_59 = icmp eq i23 %trunc_ln34_29, 0" [conv/conv_1.cpp:34]   --->   Operation 2171 'icmp' 'icmp_ln34_59' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_29)   --->   "%or_ln34_29 = or i1 %icmp_ln34_59, %icmp_ln34_58" [conv/conv_1.cpp:34]   --->   Operation 2172 'or' 'or_ln34_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2173 [1/1] (6.78ns)   --->   "%tmp_124 = fcmp ogt float %w_sum_29, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2173 'fcmp' 'tmp_124' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_29)   --->   "%and_ln34_29 = and i1 %or_ln34_29, %tmp_124" [conv/conv_1.cpp:34]   --->   Operation 2174 'and' 'and_ln34_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2175 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_29 = select i1 %and_ln34_29, float %w_sum_29, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2175 'select' 'select_ln34_29' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_183 : Operation 2176 [1/1] (3.25ns)   --->   "store float %select_ln34_29, float* %conv_out_addr_29, align 4" [conv/conv_1.cpp:35]   --->   Operation 2176 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_183 : Operation 2177 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_88) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2177 'specregionend' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2178 [1/1] (0.00ns)   --->   "%tmp_90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2178 'specregionbegin' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2179 [1/1] (1.76ns)   --->   "br label %93" [conv/conv_1.cpp:18]   --->   Operation 2179 'br' <Predicate = true> <Delay = 1.76>

State 184 <SV = 63> <Delay = 22.5>
ST_184 : Operation 2180 [1/1] (0.00ns)   --->   "%wr_0_30 = phi i2 [ 0, %Filter1_Loop29 ], [ %add_ln18_30, %W_Row_Loop_end30 ]" [conv/conv_1.cpp:18]   --->   Operation 2180 'phi' 'wr_0_30' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2181 [1/1] (0.00ns)   --->   "%w_sum_0_30 = phi float [ 0.000000e+00, %Filter1_Loop29 ], [ %w_sum_1_30, %W_Row_Loop_end30 ]" [conv/conv_1.cpp:26]   --->   Operation 2181 'phi' 'w_sum_0_30' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2182 [1/1] (0.00ns)   --->   "%zext_ln18_30 = zext i2 %wr_0_30 to i5" [conv/conv_1.cpp:18]   --->   Operation 2182 'zext' 'zext_ln18_30' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2183 [1/1] (0.95ns)   --->   "%icmp_ln18_30 = icmp eq i2 %wr_0_30, -1" [conv/conv_1.cpp:18]   --->   Operation 2183 'icmp' 'icmp_ln18_30' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2184 [1/1] (0.00ns)   --->   "%empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2184 'speclooptripcount' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2185 [1/1] (1.56ns)   --->   "%add_ln18_30 = add i2 %wr_0_30, 1" [conv/conv_1.cpp:18]   --->   Operation 2185 'add' 'add_ln18_30' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2186 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_30, label %Filter1_Loop30, label %W_Row_Loop_begin30" [conv/conv_1.cpp:18]   --->   Operation 2186 'br' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2187 'specloopname' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_184 : Operation 2188 [1/1] (0.00ns)   --->   "%tmp_93 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2188 'specregionbegin' 'tmp_93' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_184 : Operation 2189 [1/1] (0.00ns)   --->   "%tmp_220 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_30, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2189 'bitconcatenate' 'tmp_220' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_184 : Operation 2190 [1/1] (0.00ns)   --->   "%zext_ln26_119 = zext i4 %tmp_220 to i5" [conv/conv_1.cpp:26]   --->   Operation 2190 'zext' 'zext_ln26_119' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_184 : Operation 2191 [1/1] (1.73ns)   --->   "%sub_ln26_60 = sub i5 %zext_ln26_119, %zext_ln18_30" [conv/conv_1.cpp:26]   --->   Operation 2191 'sub' 'sub_ln26_60' <Predicate = (!icmp_ln18_30)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2192 [1/1] (1.78ns)   --->   "%add_ln26_30 = add i5 %zext_ln18_30, %r_0" [conv/conv_1.cpp:26]   --->   Operation 2192 'add' 'add_ln26_30' <Predicate = (!icmp_ln18_30)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2193 [1/1] (0.00ns)   --->   "%tmp_221 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_30, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2193 'bitconcatenate' 'tmp_221' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_184 : Operation 2194 [1/1] (0.00ns)   --->   "%zext_ln26_120 = zext i10 %tmp_221 to i11" [conv/conv_1.cpp:26]   --->   Operation 2194 'zext' 'zext_ln26_120' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_184 : Operation 2195 [1/1] (0.00ns)   --->   "%tmp_222 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_30, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2195 'bitconcatenate' 'tmp_222' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_184 : Operation 2196 [1/1] (0.00ns)   --->   "%zext_ln26_121 = zext i7 %tmp_222 to i11" [conv/conv_1.cpp:26]   --->   Operation 2196 'zext' 'zext_ln26_121' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_184 : Operation 2197 [1/1] (1.73ns)   --->   "%sub_ln26_61 = sub i11 %zext_ln26_120, %zext_ln26_121" [conv/conv_1.cpp:26]   --->   Operation 2197 'sub' 'sub_ln26_61' <Predicate = (!icmp_ln18_30)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2198 [1/1] (1.76ns)   --->   "br label %94" [conv/conv_1.cpp:21]   --->   Operation 2198 'br' <Predicate = (!icmp_ln18_30)> <Delay = 1.76>
ST_184 : Operation 2199 [2/2] (22.5ns)   --->   "%w_sum_30 = fadd float %w_sum_0_30, 0xBF76F70C80000000" [conv/conv_1.cpp:31]   --->   Operation 2199 'fadd' 'w_sum_30' <Predicate = (icmp_ln18_30)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2200 [1/1] (0.00ns)   --->   "%tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2200 'specregionbegin' 'tmp_92' <Predicate = (icmp_ln18_30)> <Delay = 0.00>

State 185 <SV = 64> <Delay = 6.67>
ST_185 : Operation 2201 [1/1] (0.00ns)   --->   "%w_sum_1_30 = phi float [ %w_sum_0_30, %W_Row_Loop_begin30 ], [ %w_sum_3_29, %95 ]" [conv/conv_1.cpp:26]   --->   Operation 2201 'phi' 'w_sum_1_30' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2202 [1/1] (0.00ns)   --->   "%wc_0_30 = phi i2 [ 0, %W_Row_Loop_begin30 ], [ %add_ln21_30, %95 ]" [conv/conv_1.cpp:21]   --->   Operation 2202 'phi' 'wc_0_30' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2203 [1/1] (0.00ns)   --->   "%zext_ln21_30 = zext i2 %wc_0_30 to i5" [conv/conv_1.cpp:21]   --->   Operation 2203 'zext' 'zext_ln21_30' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2204 [1/1] (0.95ns)   --->   "%icmp_ln21_30 = icmp eq i2 %wc_0_30, -1" [conv/conv_1.cpp:21]   --->   Operation 2204 'icmp' 'icmp_ln21_30' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2205 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2205 'speclooptripcount' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2206 [1/1] (1.56ns)   --->   "%add_ln21_30 = add i2 %wc_0_30, 1" [conv/conv_1.cpp:21]   --->   Operation 2206 'add' 'add_ln21_30' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2207 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_30, label %W_Row_Loop_end30, label %95" [conv/conv_1.cpp:21]   --->   Operation 2207 'br' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2208 [1/1] (1.78ns)   --->   "%add_ln26_124 = add i5 %sub_ln26_60, %zext_ln21_30" [conv/conv_1.cpp:26]   --->   Operation 2208 'add' 'add_ln26_124' <Predicate = (!icmp_ln21_30)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2209 [1/1] (0.00ns)   --->   "%sext_ln26_60 = sext i5 %add_ln26_124 to i64" [conv/conv_1.cpp:26]   --->   Operation 2209 'sext' 'sext_ln26_60' <Predicate = (!icmp_ln21_30)> <Delay = 0.00>
ST_185 : Operation 2210 [1/1] (0.00ns)   --->   "%conv_1_weights_0_30_s = getelementptr [9 x float]* @conv_1_weights_0_30, i64 0, i64 %sext_ln26_60" [conv/conv_1.cpp:26]   --->   Operation 2210 'getelementptr' 'conv_1_weights_0_30_s' <Predicate = (!icmp_ln21_30)> <Delay = 0.00>
ST_185 : Operation 2211 [1/1] (1.78ns)   --->   "%add_ln26_62 = add i5 %zext_ln21_30, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2211 'add' 'add_ln26_62' <Predicate = (!icmp_ln21_30)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2212 [1/1] (0.00ns)   --->   "%zext_ln26_126 = zext i5 %add_ln26_62 to i11" [conv/conv_1.cpp:26]   --->   Operation 2212 'zext' 'zext_ln26_126' <Predicate = (!icmp_ln21_30)> <Delay = 0.00>
ST_185 : Operation 2213 [1/1] (1.63ns)   --->   "%add_ln26_125 = add i11 %sub_ln26_61, %zext_ln26_126" [conv/conv_1.cpp:26]   --->   Operation 2213 'add' 'add_ln26_125' <Predicate = (!icmp_ln21_30)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2214 [1/1] (0.00ns)   --->   "%sext_ln26_61 = sext i11 %add_ln26_125 to i64" [conv/conv_1.cpp:26]   --->   Operation 2214 'sext' 'sext_ln26_61' <Predicate = (!icmp_ln21_30)> <Delay = 0.00>
ST_185 : Operation 2215 [1/1] (0.00ns)   --->   "%conv_input_addr_30 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_61" [conv/conv_1.cpp:26]   --->   Operation 2215 'getelementptr' 'conv_input_addr_30' <Predicate = (!icmp_ln21_30)> <Delay = 0.00>
ST_185 : Operation 2216 [2/2] (3.25ns)   --->   "%conv_1_weights_0_30_1 = load float* %conv_1_weights_0_30_s, align 8" [conv/conv_1.cpp:26]   --->   Operation 2216 'load' 'conv_1_weights_0_30_1' <Predicate = (!icmp_ln21_30)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_185 : Operation 2217 [2/2] (3.25ns)   --->   "%conv_input_load_30 = load float* %conv_input_addr_30, align 4" [conv/conv_1.cpp:26]   --->   Operation 2217 'load' 'conv_input_load_30' <Predicate = (!icmp_ln21_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_185 : Operation 2218 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_93) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2218 'specregionend' 'empty_127' <Predicate = (icmp_ln21_30)> <Delay = 0.00>
ST_185 : Operation 2219 [1/1] (0.00ns)   --->   "br label %93" [conv/conv_1.cpp:18]   --->   Operation 2219 'br' <Predicate = (icmp_ln21_30)> <Delay = 0.00>

State 186 <SV = 65> <Delay = 15.6>
ST_186 : Operation 2220 [1/2] (3.25ns)   --->   "%conv_1_weights_0_30_1 = load float* %conv_1_weights_0_30_s, align 8" [conv/conv_1.cpp:26]   --->   Operation 2220 'load' 'conv_1_weights_0_30_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_186 : Operation 2221 [1/2] (3.25ns)   --->   "%conv_input_load_30 = load float* %conv_input_addr_30, align 4" [conv/conv_1.cpp:26]   --->   Operation 2221 'load' 'conv_input_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_186 : Operation 2222 [2/2] (12.3ns)   --->   "%tmp_1_29 = fmul float %conv_1_weights_0_30_1, %conv_input_load_30" [conv/conv_1.cpp:26]   --->   Operation 2222 'fmul' 'tmp_1_29' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 66> <Delay = 34.9>
ST_187 : Operation 2223 [1/2] (12.3ns)   --->   "%tmp_1_29 = fmul float %conv_1_weights_0_30_1, %conv_input_load_30" [conv/conv_1.cpp:26]   --->   Operation 2223 'fmul' 'tmp_1_29' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2224 [2/2] (22.5ns)   --->   "%w_sum_3_29 = fadd float %w_sum_1_30, %tmp_1_29" [conv/conv_1.cpp:26]   --->   Operation 2224 'fadd' 'w_sum_3_29' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 67> <Delay = 22.5>
ST_188 : Operation 2225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2225 'specloopname' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2226 [1/2] (22.5ns)   --->   "%w_sum_3_29 = fadd float %w_sum_1_30, %tmp_1_29" [conv/conv_1.cpp:26]   --->   Operation 2226 'fadd' 'w_sum_3_29' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2227 [1/1] (0.00ns)   --->   "br label %94" [conv/conv_1.cpp:21]   --->   Operation 2227 'br' <Predicate = true> <Delay = 0.00>

State 189 <SV = 64> <Delay = 33.5>
ST_189 : Operation 2228 [1/2] (22.5ns)   --->   "%w_sum_30 = fadd float %w_sum_0_30, 0xBF76F70C80000000" [conv/conv_1.cpp:31]   --->   Operation 2228 'fadd' 'w_sum_30' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2229 [1/1] (0.00ns)   --->   "%bitcast_ln34_30 = bitcast float %w_sum_30 to i32" [conv/conv_1.cpp:34]   --->   Operation 2229 'bitcast' 'bitcast_ln34_30' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2230 [1/1] (0.00ns)   --->   "%tmp_125 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_30, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2230 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2231 [1/1] (0.00ns)   --->   "%trunc_ln34_30 = trunc i32 %bitcast_ln34_30 to i23" [conv/conv_1.cpp:34]   --->   Operation 2231 'trunc' 'trunc_ln34_30' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2232 [1/1] (1.55ns)   --->   "%icmp_ln34_60 = icmp ne i8 %tmp_125, -1" [conv/conv_1.cpp:34]   --->   Operation 2232 'icmp' 'icmp_ln34_60' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2233 [1/1] (2.44ns)   --->   "%icmp_ln34_61 = icmp eq i23 %trunc_ln34_30, 0" [conv/conv_1.cpp:34]   --->   Operation 2233 'icmp' 'icmp_ln34_61' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_30)   --->   "%or_ln34_30 = or i1 %icmp_ln34_61, %icmp_ln34_60" [conv/conv_1.cpp:34]   --->   Operation 2234 'or' 'or_ln34_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2235 [1/1] (6.78ns)   --->   "%tmp_126 = fcmp ogt float %w_sum_30, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2235 'fcmp' 'tmp_126' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_30)   --->   "%and_ln34_30 = and i1 %or_ln34_30, %tmp_126" [conv/conv_1.cpp:34]   --->   Operation 2236 'and' 'and_ln34_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2237 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_30 = select i1 %and_ln34_30, float %w_sum_30, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2237 'select' 'select_ln34_30' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_189 : Operation 2238 [1/1] (3.25ns)   --->   "store float %select_ln34_30, float* %conv_out_addr_30, align 4" [conv/conv_1.cpp:35]   --->   Operation 2238 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_189 : Operation 2239 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_90) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2239 'specregionend' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2240 [1/1] (1.76ns)   --->   "br label %96" [conv/conv_1.cpp:18]   --->   Operation 2240 'br' <Predicate = true> <Delay = 1.76>

State 190 <SV = 65> <Delay = 22.5>
ST_190 : Operation 2241 [1/1] (0.00ns)   --->   "%wr_0_31 = phi i2 [ 0, %Filter1_Loop30 ], [ %add_ln18_31, %W_Row_Loop_end31 ]" [conv/conv_1.cpp:18]   --->   Operation 2241 'phi' 'wr_0_31' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2242 [1/1] (0.00ns)   --->   "%w_sum_0_31 = phi float [ 0.000000e+00, %Filter1_Loop30 ], [ %w_sum_1_31, %W_Row_Loop_end31 ]" [conv/conv_1.cpp:26]   --->   Operation 2242 'phi' 'w_sum_0_31' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2243 [1/1] (0.00ns)   --->   "%zext_ln18_31 = zext i2 %wr_0_31 to i5" [conv/conv_1.cpp:18]   --->   Operation 2243 'zext' 'zext_ln18_31' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2244 [1/1] (0.95ns)   --->   "%icmp_ln18_31 = icmp eq i2 %wr_0_31, -1" [conv/conv_1.cpp:18]   --->   Operation 2244 'icmp' 'icmp_ln18_31' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2245 [1/1] (0.00ns)   --->   "%empty_130 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2245 'speclooptripcount' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2246 [1/1] (1.56ns)   --->   "%add_ln18_31 = add i2 %wr_0_31, 1" [conv/conv_1.cpp:18]   --->   Operation 2246 'add' 'add_ln18_31' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2247 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_31, label %Filter1_Loop_end, label %W_Row_Loop_begin31" [conv/conv_1.cpp:18]   --->   Operation 2247 'br' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2248 'specloopname' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_190 : Operation 2249 [1/1] (0.00ns)   --->   "%tmp_94 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2249 'specregionbegin' 'tmp_94' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_190 : Operation 2250 [1/1] (0.00ns)   --->   "%tmp_223 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_31, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2250 'bitconcatenate' 'tmp_223' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_190 : Operation 2251 [1/1] (0.00ns)   --->   "%zext_ln26_123 = zext i4 %tmp_223 to i5" [conv/conv_1.cpp:26]   --->   Operation 2251 'zext' 'zext_ln26_123' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_190 : Operation 2252 [1/1] (1.73ns)   --->   "%sub_ln26_62 = sub i5 %zext_ln26_123, %zext_ln18_31" [conv/conv_1.cpp:26]   --->   Operation 2252 'sub' 'sub_ln26_62' <Predicate = (!icmp_ln18_31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2253 [1/1] (1.78ns)   --->   "%add_ln26_31 = add i5 %zext_ln18_31, %r_0" [conv/conv_1.cpp:26]   --->   Operation 2253 'add' 'add_ln26_31' <Predicate = (!icmp_ln18_31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2254 [1/1] (0.00ns)   --->   "%tmp_224 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_31, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2254 'bitconcatenate' 'tmp_224' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_190 : Operation 2255 [1/1] (0.00ns)   --->   "%zext_ln26_124 = zext i10 %tmp_224 to i11" [conv/conv_1.cpp:26]   --->   Operation 2255 'zext' 'zext_ln26_124' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_190 : Operation 2256 [1/1] (0.00ns)   --->   "%tmp_225 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_31, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2256 'bitconcatenate' 'tmp_225' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_190 : Operation 2257 [1/1] (0.00ns)   --->   "%zext_ln26_125 = zext i7 %tmp_225 to i11" [conv/conv_1.cpp:26]   --->   Operation 2257 'zext' 'zext_ln26_125' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_190 : Operation 2258 [1/1] (1.73ns)   --->   "%sub_ln26_63 = sub i11 %zext_ln26_124, %zext_ln26_125" [conv/conv_1.cpp:26]   --->   Operation 2258 'sub' 'sub_ln26_63' <Predicate = (!icmp_ln18_31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2259 [1/1] (1.76ns)   --->   "br label %97" [conv/conv_1.cpp:21]   --->   Operation 2259 'br' <Predicate = (!icmp_ln18_31)> <Delay = 1.76>
ST_190 : Operation 2260 [2/2] (22.5ns)   --->   "%w_sum_31 = fadd float %w_sum_0_31, 0xBF70B89220000000" [conv/conv_1.cpp:31]   --->   Operation 2260 'fadd' 'w_sum_31' <Predicate = (icmp_ln18_31)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 66> <Delay = 6.67>
ST_191 : Operation 2261 [1/1] (0.00ns)   --->   "%w_sum_1_31 = phi float [ %w_sum_0_31, %W_Row_Loop_begin31 ], [ %w_sum_3_30, %98 ]" [conv/conv_1.cpp:26]   --->   Operation 2261 'phi' 'w_sum_1_31' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2262 [1/1] (0.00ns)   --->   "%wc_0_31 = phi i2 [ 0, %W_Row_Loop_begin31 ], [ %add_ln21_31, %98 ]" [conv/conv_1.cpp:21]   --->   Operation 2262 'phi' 'wc_0_31' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2263 [1/1] (0.00ns)   --->   "%zext_ln21_31 = zext i2 %wc_0_31 to i5" [conv/conv_1.cpp:21]   --->   Operation 2263 'zext' 'zext_ln21_31' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2264 [1/1] (0.95ns)   --->   "%icmp_ln21_31 = icmp eq i2 %wc_0_31, -1" [conv/conv_1.cpp:21]   --->   Operation 2264 'icmp' 'icmp_ln21_31' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2265 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2265 'speclooptripcount' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2266 [1/1] (1.56ns)   --->   "%add_ln21_31 = add i2 %wc_0_31, 1" [conv/conv_1.cpp:21]   --->   Operation 2266 'add' 'add_ln21_31' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2267 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_31, label %W_Row_Loop_end31, label %98" [conv/conv_1.cpp:21]   --->   Operation 2267 'br' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2268 [1/1] (1.78ns)   --->   "%add_ln26_126 = add i5 %sub_ln26_62, %zext_ln21_31" [conv/conv_1.cpp:26]   --->   Operation 2268 'add' 'add_ln26_126' <Predicate = (!icmp_ln21_31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2269 [1/1] (0.00ns)   --->   "%sext_ln26_62 = sext i5 %add_ln26_126 to i64" [conv/conv_1.cpp:26]   --->   Operation 2269 'sext' 'sext_ln26_62' <Predicate = (!icmp_ln21_31)> <Delay = 0.00>
ST_191 : Operation 2270 [1/1] (0.00ns)   --->   "%conv_1_weights_0_31_s = getelementptr [9 x float]* @conv_1_weights_0_31, i64 0, i64 %sext_ln26_62" [conv/conv_1.cpp:26]   --->   Operation 2270 'getelementptr' 'conv_1_weights_0_31_s' <Predicate = (!icmp_ln21_31)> <Delay = 0.00>
ST_191 : Operation 2271 [1/1] (1.78ns)   --->   "%add_ln26_63 = add i5 %zext_ln21_31, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2271 'add' 'add_ln26_63' <Predicate = (!icmp_ln21_31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2272 [1/1] (0.00ns)   --->   "%zext_ln26_127 = zext i5 %add_ln26_63 to i11" [conv/conv_1.cpp:26]   --->   Operation 2272 'zext' 'zext_ln26_127' <Predicate = (!icmp_ln21_31)> <Delay = 0.00>
ST_191 : Operation 2273 [1/1] (1.63ns)   --->   "%add_ln26_127 = add i11 %sub_ln26_63, %zext_ln26_127" [conv/conv_1.cpp:26]   --->   Operation 2273 'add' 'add_ln26_127' <Predicate = (!icmp_ln21_31)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2274 [1/1] (0.00ns)   --->   "%sext_ln26_63 = sext i11 %add_ln26_127 to i64" [conv/conv_1.cpp:26]   --->   Operation 2274 'sext' 'sext_ln26_63' <Predicate = (!icmp_ln21_31)> <Delay = 0.00>
ST_191 : Operation 2275 [1/1] (0.00ns)   --->   "%conv_input_addr_31 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_63" [conv/conv_1.cpp:26]   --->   Operation 2275 'getelementptr' 'conv_input_addr_31' <Predicate = (!icmp_ln21_31)> <Delay = 0.00>
ST_191 : Operation 2276 [2/2] (3.25ns)   --->   "%conv_1_weights_0_31_1 = load float* %conv_1_weights_0_31_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 2276 'load' 'conv_1_weights_0_31_1' <Predicate = (!icmp_ln21_31)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_191 : Operation 2277 [2/2] (3.25ns)   --->   "%conv_input_load_31 = load float* %conv_input_addr_31, align 4" [conv/conv_1.cpp:26]   --->   Operation 2277 'load' 'conv_input_load_31' <Predicate = (!icmp_ln21_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_191 : Operation 2278 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_94) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2278 'specregionend' 'empty_131' <Predicate = (icmp_ln21_31)> <Delay = 0.00>
ST_191 : Operation 2279 [1/1] (0.00ns)   --->   "br label %96" [conv/conv_1.cpp:18]   --->   Operation 2279 'br' <Predicate = (icmp_ln21_31)> <Delay = 0.00>

State 192 <SV = 67> <Delay = 15.6>
ST_192 : Operation 2280 [1/2] (3.25ns)   --->   "%conv_1_weights_0_31_1 = load float* %conv_1_weights_0_31_s, align 4" [conv/conv_1.cpp:26]   --->   Operation 2280 'load' 'conv_1_weights_0_31_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_192 : Operation 2281 [1/2] (3.25ns)   --->   "%conv_input_load_31 = load float* %conv_input_addr_31, align 4" [conv/conv_1.cpp:26]   --->   Operation 2281 'load' 'conv_input_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_192 : Operation 2282 [2/2] (12.3ns)   --->   "%tmp_1_30 = fmul float %conv_1_weights_0_31_1, %conv_input_load_31" [conv/conv_1.cpp:26]   --->   Operation 2282 'fmul' 'tmp_1_30' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 68> <Delay = 34.9>
ST_193 : Operation 2283 [1/2] (12.3ns)   --->   "%tmp_1_30 = fmul float %conv_1_weights_0_31_1, %conv_input_load_31" [conv/conv_1.cpp:26]   --->   Operation 2283 'fmul' 'tmp_1_30' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2284 [2/2] (22.5ns)   --->   "%w_sum_3_30 = fadd float %w_sum_1_31, %tmp_1_30" [conv/conv_1.cpp:26]   --->   Operation 2284 'fadd' 'w_sum_3_30' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 69> <Delay = 22.5>
ST_194 : Operation 2285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2285 'specloopname' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2286 [1/2] (22.5ns)   --->   "%w_sum_3_30 = fadd float %w_sum_1_31, %tmp_1_30" [conv/conv_1.cpp:26]   --->   Operation 2286 'fadd' 'w_sum_3_30' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2287 [1/1] (0.00ns)   --->   "br label %97" [conv/conv_1.cpp:21]   --->   Operation 2287 'br' <Predicate = true> <Delay = 0.00>

State 195 <SV = 66> <Delay = 33.5>
ST_195 : Operation 2288 [1/2] (22.5ns)   --->   "%w_sum_31 = fadd float %w_sum_0_31, 0xBF70B89220000000" [conv/conv_1.cpp:31]   --->   Operation 2288 'fadd' 'w_sum_31' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2289 [1/1] (0.00ns)   --->   "%bitcast_ln34_31 = bitcast float %w_sum_31 to i32" [conv/conv_1.cpp:34]   --->   Operation 2289 'bitcast' 'bitcast_ln34_31' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2290 [1/1] (0.00ns)   --->   "%tmp_127 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_31, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2290 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2291 [1/1] (0.00ns)   --->   "%trunc_ln34_31 = trunc i32 %bitcast_ln34_31 to i23" [conv/conv_1.cpp:34]   --->   Operation 2291 'trunc' 'trunc_ln34_31' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2292 [1/1] (1.55ns)   --->   "%icmp_ln34_62 = icmp ne i8 %tmp_127, -1" [conv/conv_1.cpp:34]   --->   Operation 2292 'icmp' 'icmp_ln34_62' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2293 [1/1] (2.44ns)   --->   "%icmp_ln34_63 = icmp eq i23 %trunc_ln34_31, 0" [conv/conv_1.cpp:34]   --->   Operation 2293 'icmp' 'icmp_ln34_63' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_31)   --->   "%or_ln34_31 = or i1 %icmp_ln34_63, %icmp_ln34_62" [conv/conv_1.cpp:34]   --->   Operation 2294 'or' 'or_ln34_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2295 [1/1] (6.78ns)   --->   "%tmp_128 = fcmp ogt float %w_sum_31, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2295 'fcmp' 'tmp_128' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_31)   --->   "%and_ln34_31 = and i1 %or_ln34_31, %tmp_128" [conv/conv_1.cpp:34]   --->   Operation 2296 'and' 'and_ln34_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2297 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_31 = select i1 %and_ln34_31, float %w_sum_31, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2297 'select' 'select_ln34_31' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_195 : Operation 2298 [1/1] (3.25ns)   --->   "store float %select_ln34_31, float* %conv_out_addr_31, align 4" [conv/conv_1.cpp:35]   --->   Operation 2298 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_195 : Operation 2299 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_92) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2299 'specregionend' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2300 [1/1] (0.00ns)   --->   "br label %2" [conv/conv_1.cpp:11]   --->   Operation 2300 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', conv/conv_1.cpp:8) [40]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', conv/conv_1.cpp:8) [40]  (0 ns)
	'add' operation ('r', conv/conv_1.cpp:8) [45]  (1.78 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', conv/conv_1.cpp:11) [52]  (0 ns)
	'add' operation ('c', conv/conv_1.cpp:11) [55]  (1.78 ns)

 <State 4>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_0', conv/conv_1.cpp:26) with incoming values : ('w_sum_32', conv/conv_1.cpp:26) [192]  (0 ns)
	'fadd' operation ('w_sum_s', conv/conv_1.cpp:31) [238]  (22.6 ns)

 <State 5>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21', conv/conv_1.cpp:21) [213]  (0 ns)
	'add' operation ('add_ln26_32', conv/conv_1.cpp:26) [224]  (1.78 ns)
	'add' operation ('add_ln26_65', conv/conv_1.cpp:26) [226]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr', conv/conv_1.cpp:26) [228]  (0 ns)
	'load' operation ('conv_input_load', conv/conv_1.cpp:26) on array 'conv_input' [230]  (3.25 ns)

 <State 6>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_0_l', conv/conv_1.cpp:26) on array 'conv_1_weights_0_0' [229]  (3.25 ns)
	'fmul' operation ('tmp_9', conv/conv_1.cpp:26) [231]  (12.4 ns)

 <State 7>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_9', conv/conv_1.cpp:26) [231]  (12.4 ns)
	'fadd' operation ('w_sum_32', conv/conv_1.cpp:26) [232]  (22.6 ns)

 <State 8>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_32', conv/conv_1.cpp:26) [232]  (22.6 ns)

 <State 9>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', conv/conv_1.cpp:31) [238]  (22.6 ns)
	'fcmp' operation ('tmp_3', conv/conv_1.cpp:34) [245]  (6.79 ns)
	'and' operation ('and_ln34', conv/conv_1.cpp:34) [246]  (0 ns)
	'select' operation ('select_ln34', conv/conv_1.cpp:34) [247]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34', conv/conv_1.cpp:34 on array 'conv_out' [248]  (3.25 ns)

 <State 10>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_1', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_1', conv/conv_1.cpp:26) [254]  (0 ns)
	'fadd' operation ('w_sum_1', conv/conv_1.cpp:31) [300]  (22.6 ns)

 <State 11>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_1', conv/conv_1.cpp:21) [275]  (0 ns)
	'add' operation ('add_ln26_33', conv/conv_1.cpp:26) [286]  (1.78 ns)
	'add' operation ('add_ln26_67', conv/conv_1.cpp:26) [288]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_1', conv/conv_1.cpp:26) [290]  (0 ns)
	'load' operation ('conv_input_load_1', conv/conv_1.cpp:26) on array 'conv_input' [292]  (3.25 ns)

 <State 12>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_1_l', conv/conv_1.cpp:26) on array 'conv_1_weights_0_1' [291]  (3.25 ns)
	'fmul' operation ('tmp_1_1', conv/conv_1.cpp:26) [293]  (12.4 ns)

 <State 13>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1', conv/conv_1.cpp:26) [293]  (12.4 ns)
	'fadd' operation ('w_sum_3_1', conv/conv_1.cpp:26) [294]  (22.6 ns)

 <State 14>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv_1.cpp:26) [294]  (22.6 ns)

 <State 15>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', conv/conv_1.cpp:31) [300]  (22.6 ns)
	'fcmp' operation ('tmp_6', conv/conv_1.cpp:34) [307]  (6.79 ns)
	'and' operation ('and_ln34_1', conv/conv_1.cpp:34) [308]  (0 ns)
	'select' operation ('select_ln34_1', conv/conv_1.cpp:34) [309]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_1', conv/conv_1.cpp:34 on array 'conv_out' [310]  (3.25 ns)

 <State 16>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_2', conv/conv_1.cpp:26) [316]  (0 ns)
	'fadd' operation ('w_sum_2', conv/conv_1.cpp:31) [362]  (22.6 ns)

 <State 17>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_2', conv/conv_1.cpp:21) with incoming values : ('add_ln21_2', conv/conv_1.cpp:21) [337]  (0 ns)
	'add' operation ('add_ln26_34', conv/conv_1.cpp:26) [348]  (1.78 ns)
	'add' operation ('add_ln26_69', conv/conv_1.cpp:26) [350]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_2', conv/conv_1.cpp:26) [352]  (0 ns)
	'load' operation ('conv_input_load_2', conv/conv_1.cpp:26) on array 'conv_input' [354]  (3.25 ns)

 <State 18>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_2_l', conv/conv_1.cpp:26) on array 'conv_1_weights_0_2' [353]  (3.25 ns)
	'fmul' operation ('tmp_1_2', conv/conv_1.cpp:26) [355]  (12.4 ns)

 <State 19>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2', conv/conv_1.cpp:26) [355]  (12.4 ns)
	'fadd' operation ('w_sum_3_2', conv/conv_1.cpp:26) [356]  (22.6 ns)

 <State 20>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv_1.cpp:26) [356]  (22.6 ns)

 <State 21>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', conv/conv_1.cpp:31) [362]  (22.6 ns)
	'fcmp' operation ('tmp_11', conv/conv_1.cpp:34) [369]  (6.79 ns)
	'and' operation ('and_ln34_2', conv/conv_1.cpp:34) [370]  (0 ns)
	'select' operation ('select_ln34_2', conv/conv_1.cpp:34) [371]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_2', conv/conv_1.cpp:34 on array 'conv_out' [372]  (3.25 ns)

 <State 22>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_3', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_3', conv/conv_1.cpp:26) [378]  (0 ns)
	'fadd' operation ('w_sum_3', conv/conv_1.cpp:31) [424]  (22.6 ns)

 <State 23>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_3', conv/conv_1.cpp:21) with incoming values : ('add_ln21_3', conv/conv_1.cpp:21) [399]  (0 ns)
	'add' operation ('add_ln26_35', conv/conv_1.cpp:26) [410]  (1.78 ns)
	'add' operation ('add_ln26_71', conv/conv_1.cpp:26) [412]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_3', conv/conv_1.cpp:26) [414]  (0 ns)
	'load' operation ('conv_input_load_3', conv/conv_1.cpp:26) on array 'conv_input' [416]  (3.25 ns)

 <State 24>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_3_l', conv/conv_1.cpp:26) on array 'conv_1_weights_0_3' [415]  (3.25 ns)
	'fmul' operation ('tmp_1_3', conv/conv_1.cpp:26) [417]  (12.4 ns)

 <State 25>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_3', conv/conv_1.cpp:26) [417]  (12.4 ns)
	'fadd' operation ('w_sum_3_3', conv/conv_1.cpp:26) [418]  (22.6 ns)

 <State 26>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3', conv/conv_1.cpp:26) [418]  (22.6 ns)

 <State 27>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv_1.cpp:31) [424]  (22.6 ns)
	'fcmp' operation ('tmp_15', conv/conv_1.cpp:34) [431]  (6.79 ns)
	'and' operation ('and_ln34_3', conv/conv_1.cpp:34) [432]  (0 ns)
	'select' operation ('select_ln34_3', conv/conv_1.cpp:34) [433]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_3', conv/conv_1.cpp:34 on array 'conv_out' [434]  (3.25 ns)

 <State 28>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_4', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_4', conv/conv_1.cpp:26) [440]  (0 ns)
	'fadd' operation ('w_sum_4', conv/conv_1.cpp:31) [486]  (22.6 ns)

 <State 29>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_4', conv/conv_1.cpp:21) with incoming values : ('add_ln21_4', conv/conv_1.cpp:21) [461]  (0 ns)
	'add' operation ('add_ln26_36', conv/conv_1.cpp:26) [472]  (1.78 ns)
	'add' operation ('add_ln26_73', conv/conv_1.cpp:26) [474]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_4', conv/conv_1.cpp:26) [476]  (0 ns)
	'load' operation ('conv_input_load_4', conv/conv_1.cpp:26) on array 'conv_input' [478]  (3.25 ns)

 <State 30>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_4_l', conv/conv_1.cpp:26) on array 'conv_1_weights_0_4' [477]  (3.25 ns)
	'fmul' operation ('tmp_1_4', conv/conv_1.cpp:26) [479]  (12.4 ns)

 <State 31>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_4', conv/conv_1.cpp:26) [479]  (12.4 ns)
	'fadd' operation ('w_sum_3_4', conv/conv_1.cpp:26) [480]  (22.6 ns)

 <State 32>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4', conv/conv_1.cpp:26) [480]  (22.6 ns)

 <State 33>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', conv/conv_1.cpp:31) [486]  (22.6 ns)
	'fcmp' operation ('tmp_19', conv/conv_1.cpp:34) [493]  (6.79 ns)
	'and' operation ('and_ln34_4', conv/conv_1.cpp:34) [494]  (0 ns)
	'select' operation ('select_ln34_4', conv/conv_1.cpp:34) [495]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_4', conv/conv_1.cpp:34 on array 'conv_out' [496]  (3.25 ns)

 <State 34>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_5', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_5', conv/conv_1.cpp:26) [502]  (0 ns)
	'fadd' operation ('w_sum_5', conv/conv_1.cpp:31) [548]  (22.6 ns)

 <State 35>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_5', conv/conv_1.cpp:21) with incoming values : ('add_ln21_5', conv/conv_1.cpp:21) [523]  (0 ns)
	'add' operation ('add_ln26_37', conv/conv_1.cpp:26) [534]  (1.78 ns)
	'add' operation ('add_ln26_75', conv/conv_1.cpp:26) [536]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_5', conv/conv_1.cpp:26) [538]  (0 ns)
	'load' operation ('conv_input_load_5', conv/conv_1.cpp:26) on array 'conv_input' [540]  (3.25 ns)

 <State 36>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_5_l', conv/conv_1.cpp:26) on array 'conv_1_weights_0_5' [539]  (3.25 ns)
	'fmul' operation ('tmp_1_5', conv/conv_1.cpp:26) [541]  (12.4 ns)

 <State 37>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_5', conv/conv_1.cpp:26) [541]  (12.4 ns)
	'fadd' operation ('w_sum_3_5', conv/conv_1.cpp:26) [542]  (22.6 ns)

 <State 38>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5', conv/conv_1.cpp:26) [542]  (22.6 ns)

 <State 39>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', conv/conv_1.cpp:31) [548]  (22.6 ns)
	'fcmp' operation ('tmp_23', conv/conv_1.cpp:34) [555]  (6.79 ns)
	'and' operation ('and_ln34_5', conv/conv_1.cpp:34) [556]  (0 ns)
	'select' operation ('select_ln34_5', conv/conv_1.cpp:34) [557]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_5', conv/conv_1.cpp:34 on array 'conv_out' [558]  (3.25 ns)

 <State 40>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_6', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_6', conv/conv_1.cpp:26) [564]  (0 ns)
	'fadd' operation ('w_sum_6', conv/conv_1.cpp:31) [610]  (22.6 ns)

 <State 41>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_6', conv/conv_1.cpp:21) with incoming values : ('add_ln21_6', conv/conv_1.cpp:21) [585]  (0 ns)
	'add' operation ('add_ln26_38', conv/conv_1.cpp:26) [596]  (1.78 ns)
	'add' operation ('add_ln26_77', conv/conv_1.cpp:26) [598]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_6', conv/conv_1.cpp:26) [600]  (0 ns)
	'load' operation ('conv_input_load_6', conv/conv_1.cpp:26) on array 'conv_input' [602]  (3.25 ns)

 <State 42>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_6_l', conv/conv_1.cpp:26) on array 'conv_1_weights_0_6' [601]  (3.25 ns)
	'fmul' operation ('tmp_1_6', conv/conv_1.cpp:26) [603]  (12.4 ns)

 <State 43>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_6', conv/conv_1.cpp:26) [603]  (12.4 ns)
	'fadd' operation ('w_sum_3_6', conv/conv_1.cpp:26) [604]  (22.6 ns)

 <State 44>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6', conv/conv_1.cpp:26) [604]  (22.6 ns)

 <State 45>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', conv/conv_1.cpp:31) [610]  (22.6 ns)
	'fcmp' operation ('tmp_27', conv/conv_1.cpp:34) [617]  (6.79 ns)
	'and' operation ('and_ln34_6', conv/conv_1.cpp:34) [618]  (0 ns)
	'select' operation ('select_ln34_6', conv/conv_1.cpp:34) [619]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_6', conv/conv_1.cpp:34 on array 'conv_out' [620]  (3.25 ns)

 <State 46>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_7', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_7', conv/conv_1.cpp:26) [626]  (0 ns)
	'fadd' operation ('w_sum_7', conv/conv_1.cpp:31) [672]  (22.6 ns)

 <State 47>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_7', conv/conv_1.cpp:21) with incoming values : ('add_ln21_7', conv/conv_1.cpp:21) [647]  (0 ns)
	'add' operation ('add_ln26_39', conv/conv_1.cpp:26) [658]  (1.78 ns)
	'add' operation ('add_ln26_79', conv/conv_1.cpp:26) [660]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_7', conv/conv_1.cpp:26) [662]  (0 ns)
	'load' operation ('conv_input_load_7', conv/conv_1.cpp:26) on array 'conv_input' [664]  (3.25 ns)

 <State 48>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_7_l', conv/conv_1.cpp:26) on array 'conv_1_weights_0_7' [663]  (3.25 ns)
	'fmul' operation ('tmp_1_7', conv/conv_1.cpp:26) [665]  (12.4 ns)

 <State 49>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_7', conv/conv_1.cpp:26) [665]  (12.4 ns)
	'fadd' operation ('w_sum_3_7', conv/conv_1.cpp:26) [666]  (22.6 ns)

 <State 50>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7', conv/conv_1.cpp:26) [666]  (22.6 ns)

 <State 51>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_7', conv/conv_1.cpp:31) [672]  (22.6 ns)
	'fcmp' operation ('tmp_31', conv/conv_1.cpp:34) [679]  (6.79 ns)
	'and' operation ('and_ln34_7', conv/conv_1.cpp:34) [680]  (0 ns)
	'select' operation ('select_ln34_7', conv/conv_1.cpp:34) [681]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_7', conv/conv_1.cpp:34 on array 'conv_out' [682]  (3.25 ns)

 <State 52>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_8', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_8', conv/conv_1.cpp:26) [688]  (0 ns)
	'fadd' operation ('w_sum_8', conv/conv_1.cpp:31) [734]  (22.6 ns)

 <State 53>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_8', conv/conv_1.cpp:21) with incoming values : ('add_ln21_8', conv/conv_1.cpp:21) [709]  (0 ns)
	'add' operation ('add_ln26_40', conv/conv_1.cpp:26) [720]  (1.78 ns)
	'add' operation ('add_ln26_81', conv/conv_1.cpp:26) [722]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_8', conv/conv_1.cpp:26) [724]  (0 ns)
	'load' operation ('conv_input_load_8', conv/conv_1.cpp:26) on array 'conv_input' [726]  (3.25 ns)

 <State 54>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_8_l', conv/conv_1.cpp:26) on array 'conv_1_weights_0_8' [725]  (3.25 ns)
	'fmul' operation ('tmp_1_8', conv/conv_1.cpp:26) [727]  (12.4 ns)

 <State 55>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_8', conv/conv_1.cpp:26) [727]  (12.4 ns)
	'fadd' operation ('w_sum_3_8', conv/conv_1.cpp:26) [728]  (22.6 ns)

 <State 56>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8', conv/conv_1.cpp:26) [728]  (22.6 ns)

 <State 57>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_8', conv/conv_1.cpp:31) [734]  (22.6 ns)
	'fcmp' operation ('tmp_35', conv/conv_1.cpp:34) [741]  (6.79 ns)
	'and' operation ('and_ln34_8', conv/conv_1.cpp:34) [742]  (0 ns)
	'select' operation ('select_ln34_8', conv/conv_1.cpp:34) [743]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_8', conv/conv_1.cpp:34 on array 'conv_out' [744]  (3.25 ns)

 <State 58>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_9', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_9', conv/conv_1.cpp:26) [750]  (0 ns)
	'fadd' operation ('w_sum_9', conv/conv_1.cpp:31) [796]  (22.6 ns)

 <State 59>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_9', conv/conv_1.cpp:21) with incoming values : ('add_ln21_9', conv/conv_1.cpp:21) [771]  (0 ns)
	'add' operation ('add_ln26_41', conv/conv_1.cpp:26) [782]  (1.78 ns)
	'add' operation ('add_ln26_83', conv/conv_1.cpp:26) [784]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_9', conv/conv_1.cpp:26) [786]  (0 ns)
	'load' operation ('conv_input_load_9', conv/conv_1.cpp:26) on array 'conv_input' [788]  (3.25 ns)

 <State 60>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_9_l', conv/conv_1.cpp:26) on array 'conv_1_weights_0_9' [787]  (3.25 ns)
	'fmul' operation ('tmp_1_9', conv/conv_1.cpp:26) [789]  (12.4 ns)

 <State 61>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_9', conv/conv_1.cpp:26) [789]  (12.4 ns)
	'fadd' operation ('w_sum_3_9', conv/conv_1.cpp:26) [790]  (22.6 ns)

 <State 62>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9', conv/conv_1.cpp:26) [790]  (22.6 ns)

 <State 63>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', conv/conv_1.cpp:31) [796]  (22.6 ns)
	'fcmp' operation ('tmp_39', conv/conv_1.cpp:34) [803]  (6.79 ns)
	'and' operation ('and_ln34_9', conv/conv_1.cpp:34) [804]  (0 ns)
	'select' operation ('select_ln34_9', conv/conv_1.cpp:34) [805]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_9', conv/conv_1.cpp:34 on array 'conv_out' [806]  (3.25 ns)

 <State 64>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_10', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_s', conv/conv_1.cpp:26) [812]  (0 ns)
	'fadd' operation ('w_sum_10', conv/conv_1.cpp:31) [858]  (22.6 ns)

 <State 65>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_10', conv/conv_1.cpp:21) with incoming values : ('add_ln21_10', conv/conv_1.cpp:21) [833]  (0 ns)
	'add' operation ('add_ln26_42', conv/conv_1.cpp:26) [844]  (1.78 ns)
	'add' operation ('add_ln26_85', conv/conv_1.cpp:26) [846]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_10', conv/conv_1.cpp:26) [848]  (0 ns)
	'load' operation ('conv_input_load_10', conv/conv_1.cpp:26) on array 'conv_input' [850]  (3.25 ns)

 <State 66>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_10_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_10' [849]  (3.25 ns)
	'fmul' operation ('tmp_1_s', conv/conv_1.cpp:26) [851]  (12.4 ns)

 <State 67>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_s', conv/conv_1.cpp:26) [851]  (12.4 ns)
	'fadd' operation ('w_sum_3_s', conv/conv_1.cpp:26) [852]  (22.6 ns)

 <State 68>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_s', conv/conv_1.cpp:26) [852]  (22.6 ns)

 <State 69>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_10', conv/conv_1.cpp:31) [858]  (22.6 ns)
	'fcmp' operation ('tmp_43', conv/conv_1.cpp:34) [865]  (6.79 ns)
	'and' operation ('and_ln34_10', conv/conv_1.cpp:34) [866]  (0 ns)
	'select' operation ('select_ln34_10', conv/conv_1.cpp:34) [867]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_10', conv/conv_1.cpp:34 on array 'conv_out' [868]  (3.25 ns)

 <State 70>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_11', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_10', conv/conv_1.cpp:26) [874]  (0 ns)
	'fadd' operation ('w_sum_11', conv/conv_1.cpp:31) [920]  (22.6 ns)

 <State 71>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_11', conv/conv_1.cpp:21) with incoming values : ('add_ln21_11', conv/conv_1.cpp:21) [895]  (0 ns)
	'add' operation ('add_ln26_43', conv/conv_1.cpp:26) [906]  (1.78 ns)
	'add' operation ('add_ln26_87', conv/conv_1.cpp:26) [908]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_11', conv/conv_1.cpp:26) [910]  (0 ns)
	'load' operation ('conv_input_load_11', conv/conv_1.cpp:26) on array 'conv_input' [912]  (3.25 ns)

 <State 72>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_11_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_11' [911]  (3.25 ns)
	'fmul' operation ('tmp_1_10', conv/conv_1.cpp:26) [913]  (12.4 ns)

 <State 73>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_10', conv/conv_1.cpp:26) [913]  (12.4 ns)
	'fadd' operation ('w_sum_3_10', conv/conv_1.cpp:26) [914]  (22.6 ns)

 <State 74>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_10', conv/conv_1.cpp:26) [914]  (22.6 ns)

 <State 75>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_11', conv/conv_1.cpp:31) [920]  (22.6 ns)
	'fcmp' operation ('tmp_47', conv/conv_1.cpp:34) [927]  (6.79 ns)
	'and' operation ('and_ln34_11', conv/conv_1.cpp:34) [928]  (0 ns)
	'select' operation ('select_ln34_11', conv/conv_1.cpp:34) [929]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_11', conv/conv_1.cpp:34 on array 'conv_out' [930]  (3.25 ns)

 <State 76>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_12', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_11', conv/conv_1.cpp:26) [936]  (0 ns)
	'fadd' operation ('w_sum_12', conv/conv_1.cpp:31) [982]  (22.6 ns)

 <State 77>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_12', conv/conv_1.cpp:21) with incoming values : ('add_ln21_12', conv/conv_1.cpp:21) [957]  (0 ns)
	'add' operation ('add_ln26_44', conv/conv_1.cpp:26) [968]  (1.78 ns)
	'add' operation ('add_ln26_89', conv/conv_1.cpp:26) [970]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_12', conv/conv_1.cpp:26) [972]  (0 ns)
	'load' operation ('conv_input_load_12', conv/conv_1.cpp:26) on array 'conv_input' [974]  (3.25 ns)

 <State 78>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_12_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_12' [973]  (3.25 ns)
	'fmul' operation ('tmp_1_11', conv/conv_1.cpp:26) [975]  (12.4 ns)

 <State 79>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_11', conv/conv_1.cpp:26) [975]  (12.4 ns)
	'fadd' operation ('w_sum_3_11', conv/conv_1.cpp:26) [976]  (22.6 ns)

 <State 80>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_11', conv/conv_1.cpp:26) [976]  (22.6 ns)

 <State 81>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_12', conv/conv_1.cpp:31) [982]  (22.6 ns)
	'fcmp' operation ('tmp_51', conv/conv_1.cpp:34) [989]  (6.79 ns)
	'and' operation ('and_ln34_12', conv/conv_1.cpp:34) [990]  (0 ns)
	'select' operation ('select_ln34_12', conv/conv_1.cpp:34) [991]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_12', conv/conv_1.cpp:34 on array 'conv_out' [992]  (3.25 ns)

 <State 82>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_13', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_12', conv/conv_1.cpp:26) [998]  (0 ns)
	'fadd' operation ('w_sum_13', conv/conv_1.cpp:31) [1044]  (22.6 ns)

 <State 83>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_13', conv/conv_1.cpp:21) with incoming values : ('add_ln21_13', conv/conv_1.cpp:21) [1019]  (0 ns)
	'add' operation ('add_ln26_45', conv/conv_1.cpp:26) [1030]  (1.78 ns)
	'add' operation ('add_ln26_91', conv/conv_1.cpp:26) [1032]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_13', conv/conv_1.cpp:26) [1034]  (0 ns)
	'load' operation ('conv_input_load_13', conv/conv_1.cpp:26) on array 'conv_input' [1036]  (3.25 ns)

 <State 84>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_13_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_13' [1035]  (3.25 ns)
	'fmul' operation ('tmp_1_12', conv/conv_1.cpp:26) [1037]  (12.4 ns)

 <State 85>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_12', conv/conv_1.cpp:26) [1037]  (12.4 ns)
	'fadd' operation ('w_sum_3_12', conv/conv_1.cpp:26) [1038]  (22.6 ns)

 <State 86>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_12', conv/conv_1.cpp:26) [1038]  (22.6 ns)

 <State 87>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_13', conv/conv_1.cpp:31) [1044]  (22.6 ns)
	'fcmp' operation ('tmp_55', conv/conv_1.cpp:34) [1051]  (6.79 ns)
	'and' operation ('and_ln34_13', conv/conv_1.cpp:34) [1052]  (0 ns)
	'select' operation ('select_ln34_13', conv/conv_1.cpp:34) [1053]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_13', conv/conv_1.cpp:34 on array 'conv_out' [1054]  (3.25 ns)

 <State 88>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_14', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_13', conv/conv_1.cpp:26) [1060]  (0 ns)
	'fadd' operation ('w_sum_14', conv/conv_1.cpp:31) [1106]  (22.6 ns)

 <State 89>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_14', conv/conv_1.cpp:21) with incoming values : ('add_ln21_14', conv/conv_1.cpp:21) [1081]  (0 ns)
	'add' operation ('add_ln26_46', conv/conv_1.cpp:26) [1092]  (1.78 ns)
	'add' operation ('add_ln26_93', conv/conv_1.cpp:26) [1094]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_14', conv/conv_1.cpp:26) [1096]  (0 ns)
	'load' operation ('conv_input_load_14', conv/conv_1.cpp:26) on array 'conv_input' [1098]  (3.25 ns)

 <State 90>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_14_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_14' [1097]  (3.25 ns)
	'fmul' operation ('tmp_1_13', conv/conv_1.cpp:26) [1099]  (12.4 ns)

 <State 91>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_13', conv/conv_1.cpp:26) [1099]  (12.4 ns)
	'fadd' operation ('w_sum_3_13', conv/conv_1.cpp:26) [1100]  (22.6 ns)

 <State 92>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_13', conv/conv_1.cpp:26) [1100]  (22.6 ns)

 <State 93>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_14', conv/conv_1.cpp:31) [1106]  (22.6 ns)
	'fcmp' operation ('tmp_59', conv/conv_1.cpp:34) [1113]  (6.79 ns)
	'and' operation ('and_ln34_14', conv/conv_1.cpp:34) [1114]  (0 ns)
	'select' operation ('select_ln34_14', conv/conv_1.cpp:34) [1115]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_14', conv/conv_1.cpp:34 on array 'conv_out' [1116]  (3.25 ns)

 <State 94>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_15', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_14', conv/conv_1.cpp:26) [1122]  (0 ns)
	'fadd' operation ('w_sum_15', conv/conv_1.cpp:31) [1168]  (22.6 ns)

 <State 95>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_15', conv/conv_1.cpp:21) with incoming values : ('add_ln21_15', conv/conv_1.cpp:21) [1143]  (0 ns)
	'add' operation ('add_ln26_47', conv/conv_1.cpp:26) [1154]  (1.78 ns)
	'add' operation ('add_ln26_95', conv/conv_1.cpp:26) [1156]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_15', conv/conv_1.cpp:26) [1158]  (0 ns)
	'load' operation ('conv_input_load_15', conv/conv_1.cpp:26) on array 'conv_input' [1160]  (3.25 ns)

 <State 96>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_15_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_15' [1159]  (3.25 ns)
	'fmul' operation ('tmp_1_14', conv/conv_1.cpp:26) [1161]  (12.4 ns)

 <State 97>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_14', conv/conv_1.cpp:26) [1161]  (12.4 ns)
	'fadd' operation ('w_sum_3_14', conv/conv_1.cpp:26) [1162]  (22.6 ns)

 <State 98>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_14', conv/conv_1.cpp:26) [1162]  (22.6 ns)

 <State 99>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_15', conv/conv_1.cpp:31) [1168]  (22.6 ns)
	'fcmp' operation ('tmp_96', conv/conv_1.cpp:34) [1175]  (6.79 ns)
	'and' operation ('and_ln34_15', conv/conv_1.cpp:34) [1176]  (0 ns)
	'select' operation ('select_ln34_15', conv/conv_1.cpp:34) [1177]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_15', conv/conv_1.cpp:34 on array 'conv_out' [1178]  (3.25 ns)

 <State 100>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_16', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_15', conv/conv_1.cpp:26) [1184]  (0 ns)
	'fadd' operation ('w_sum_16', conv/conv_1.cpp:31) [1230]  (22.6 ns)

 <State 101>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_16', conv/conv_1.cpp:21) with incoming values : ('add_ln21_16', conv/conv_1.cpp:21) [1205]  (0 ns)
	'add' operation ('add_ln26_48', conv/conv_1.cpp:26) [1216]  (1.78 ns)
	'add' operation ('add_ln26_97', conv/conv_1.cpp:26) [1218]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_16', conv/conv_1.cpp:26) [1220]  (0 ns)
	'load' operation ('conv_input_load_16', conv/conv_1.cpp:26) on array 'conv_input' [1222]  (3.25 ns)

 <State 102>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_16_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_16' [1221]  (3.25 ns)
	'fmul' operation ('tmp_1_15', conv/conv_1.cpp:26) [1223]  (12.4 ns)

 <State 103>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_15', conv/conv_1.cpp:26) [1223]  (12.4 ns)
	'fadd' operation ('w_sum_3_15', conv/conv_1.cpp:26) [1224]  (22.6 ns)

 <State 104>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_15', conv/conv_1.cpp:26) [1224]  (22.6 ns)

 <State 105>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_16', conv/conv_1.cpp:31) [1230]  (22.6 ns)
	'fcmp' operation ('tmp_98', conv/conv_1.cpp:34) [1237]  (6.79 ns)
	'and' operation ('and_ln34_16', conv/conv_1.cpp:34) [1238]  (0 ns)
	'select' operation ('select_ln34_16', conv/conv_1.cpp:34) [1239]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_16', conv/conv_1.cpp:34 on array 'conv_out' [1240]  (3.25 ns)

 <State 106>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_17', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_16', conv/conv_1.cpp:26) [1246]  (0 ns)
	'fadd' operation ('w_sum_17', conv/conv_1.cpp:31) [1292]  (22.6 ns)

 <State 107>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_17', conv/conv_1.cpp:21) with incoming values : ('add_ln21_17', conv/conv_1.cpp:21) [1267]  (0 ns)
	'add' operation ('add_ln26_49', conv/conv_1.cpp:26) [1278]  (1.78 ns)
	'add' operation ('add_ln26_99', conv/conv_1.cpp:26) [1280]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_17', conv/conv_1.cpp:26) [1282]  (0 ns)
	'load' operation ('conv_input_load_17', conv/conv_1.cpp:26) on array 'conv_input' [1284]  (3.25 ns)

 <State 108>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_17_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_17' [1283]  (3.25 ns)
	'fmul' operation ('tmp_1_16', conv/conv_1.cpp:26) [1285]  (12.4 ns)

 <State 109>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_16', conv/conv_1.cpp:26) [1285]  (12.4 ns)
	'fadd' operation ('w_sum_3_16', conv/conv_1.cpp:26) [1286]  (22.6 ns)

 <State 110>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_16', conv/conv_1.cpp:26) [1286]  (22.6 ns)

 <State 111>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_17', conv/conv_1.cpp:31) [1292]  (22.6 ns)
	'fcmp' operation ('tmp_100', conv/conv_1.cpp:34) [1299]  (6.79 ns)
	'and' operation ('and_ln34_17', conv/conv_1.cpp:34) [1300]  (0 ns)
	'select' operation ('select_ln34_17', conv/conv_1.cpp:34) [1301]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_17', conv/conv_1.cpp:34 on array 'conv_out' [1302]  (3.25 ns)

 <State 112>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_18', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_17', conv/conv_1.cpp:26) [1308]  (0 ns)
	'fadd' operation ('w_sum_18', conv/conv_1.cpp:31) [1354]  (22.6 ns)

 <State 113>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_18', conv/conv_1.cpp:21) with incoming values : ('add_ln21_18', conv/conv_1.cpp:21) [1329]  (0 ns)
	'add' operation ('add_ln26_50', conv/conv_1.cpp:26) [1340]  (1.78 ns)
	'add' operation ('add_ln26_101', conv/conv_1.cpp:26) [1342]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_18', conv/conv_1.cpp:26) [1344]  (0 ns)
	'load' operation ('conv_input_load_18', conv/conv_1.cpp:26) on array 'conv_input' [1346]  (3.25 ns)

 <State 114>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_18_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_18' [1345]  (3.25 ns)
	'fmul' operation ('tmp_1_17', conv/conv_1.cpp:26) [1347]  (12.4 ns)

 <State 115>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_17', conv/conv_1.cpp:26) [1347]  (12.4 ns)
	'fadd' operation ('w_sum_3_17', conv/conv_1.cpp:26) [1348]  (22.6 ns)

 <State 116>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_17', conv/conv_1.cpp:26) [1348]  (22.6 ns)

 <State 117>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_18', conv/conv_1.cpp:31) [1354]  (22.6 ns)
	'fcmp' operation ('tmp_102', conv/conv_1.cpp:34) [1361]  (6.79 ns)
	'and' operation ('and_ln34_18', conv/conv_1.cpp:34) [1362]  (0 ns)
	'select' operation ('select_ln34_18', conv/conv_1.cpp:34) [1363]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_18', conv/conv_1.cpp:34 on array 'conv_out' [1364]  (3.25 ns)

 <State 118>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_19', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_18', conv/conv_1.cpp:26) [1370]  (0 ns)
	'fadd' operation ('w_sum_19', conv/conv_1.cpp:31) [1416]  (22.6 ns)

 <State 119>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_19', conv/conv_1.cpp:21) with incoming values : ('add_ln21_19', conv/conv_1.cpp:21) [1391]  (0 ns)
	'add' operation ('add_ln26_51', conv/conv_1.cpp:26) [1402]  (1.78 ns)
	'add' operation ('add_ln26_103', conv/conv_1.cpp:26) [1404]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_19', conv/conv_1.cpp:26) [1406]  (0 ns)
	'load' operation ('conv_input_load_19', conv/conv_1.cpp:26) on array 'conv_input' [1408]  (3.25 ns)

 <State 120>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_19_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_19' [1407]  (3.25 ns)
	'fmul' operation ('tmp_1_18', conv/conv_1.cpp:26) [1409]  (12.4 ns)

 <State 121>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_18', conv/conv_1.cpp:26) [1409]  (12.4 ns)
	'fadd' operation ('w_sum_3_18', conv/conv_1.cpp:26) [1410]  (22.6 ns)

 <State 122>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_18', conv/conv_1.cpp:26) [1410]  (22.6 ns)

 <State 123>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_19', conv/conv_1.cpp:31) [1416]  (22.6 ns)
	'fcmp' operation ('tmp_104', conv/conv_1.cpp:34) [1423]  (6.79 ns)
	'and' operation ('and_ln34_19', conv/conv_1.cpp:34) [1424]  (0 ns)
	'select' operation ('select_ln34_19', conv/conv_1.cpp:34) [1425]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_19', conv/conv_1.cpp:34 on array 'conv_out' [1426]  (3.25 ns)

 <State 124>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_20', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_19', conv/conv_1.cpp:26) [1432]  (0 ns)
	'fadd' operation ('w_sum_20', conv/conv_1.cpp:31) [1478]  (22.6 ns)

 <State 125>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_20', conv/conv_1.cpp:21) with incoming values : ('add_ln21_20', conv/conv_1.cpp:21) [1453]  (0 ns)
	'add' operation ('add_ln26_52', conv/conv_1.cpp:26) [1464]  (1.78 ns)
	'add' operation ('add_ln26_105', conv/conv_1.cpp:26) [1466]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_20', conv/conv_1.cpp:26) [1468]  (0 ns)
	'load' operation ('conv_input_load_20', conv/conv_1.cpp:26) on array 'conv_input' [1470]  (3.25 ns)

 <State 126>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_20_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_20' [1469]  (3.25 ns)
	'fmul' operation ('tmp_1_19', conv/conv_1.cpp:26) [1471]  (12.4 ns)

 <State 127>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_19', conv/conv_1.cpp:26) [1471]  (12.4 ns)
	'fadd' operation ('w_sum_3_19', conv/conv_1.cpp:26) [1472]  (22.6 ns)

 <State 128>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_19', conv/conv_1.cpp:26) [1472]  (22.6 ns)

 <State 129>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_20', conv/conv_1.cpp:31) [1478]  (22.6 ns)
	'fcmp' operation ('tmp_106', conv/conv_1.cpp:34) [1485]  (6.79 ns)
	'and' operation ('and_ln34_20', conv/conv_1.cpp:34) [1486]  (0 ns)
	'select' operation ('select_ln34_20', conv/conv_1.cpp:34) [1487]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_20', conv/conv_1.cpp:34 on array 'conv_out' [1488]  (3.25 ns)

 <State 130>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_21', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_20', conv/conv_1.cpp:26) [1494]  (0 ns)
	'fadd' operation ('w_sum_21', conv/conv_1.cpp:31) [1540]  (22.6 ns)

 <State 131>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_21', conv/conv_1.cpp:21) with incoming values : ('add_ln21_21', conv/conv_1.cpp:21) [1515]  (0 ns)
	'add' operation ('add_ln26_53', conv/conv_1.cpp:26) [1526]  (1.78 ns)
	'add' operation ('add_ln26_107', conv/conv_1.cpp:26) [1528]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_21', conv/conv_1.cpp:26) [1530]  (0 ns)
	'load' operation ('conv_input_load_21', conv/conv_1.cpp:26) on array 'conv_input' [1532]  (3.25 ns)

 <State 132>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_21_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_21' [1531]  (3.25 ns)
	'fmul' operation ('tmp_1_20', conv/conv_1.cpp:26) [1533]  (12.4 ns)

 <State 133>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_20', conv/conv_1.cpp:26) [1533]  (12.4 ns)
	'fadd' operation ('w_sum_3_20', conv/conv_1.cpp:26) [1534]  (22.6 ns)

 <State 134>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_20', conv/conv_1.cpp:26) [1534]  (22.6 ns)

 <State 135>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_21', conv/conv_1.cpp:31) [1540]  (22.6 ns)
	'fcmp' operation ('tmp_108', conv/conv_1.cpp:34) [1547]  (6.79 ns)
	'and' operation ('and_ln34_21', conv/conv_1.cpp:34) [1548]  (0 ns)
	'select' operation ('select_ln34_21', conv/conv_1.cpp:34) [1549]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_21', conv/conv_1.cpp:34 on array 'conv_out' [1550]  (3.25 ns)

 <State 136>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_22', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_21', conv/conv_1.cpp:26) [1556]  (0 ns)
	'fadd' operation ('w_sum_22', conv/conv_1.cpp:31) [1602]  (22.6 ns)

 <State 137>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_22', conv/conv_1.cpp:21) with incoming values : ('add_ln21_22', conv/conv_1.cpp:21) [1577]  (0 ns)
	'add' operation ('add_ln26_54', conv/conv_1.cpp:26) [1588]  (1.78 ns)
	'add' operation ('add_ln26_109', conv/conv_1.cpp:26) [1590]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_22', conv/conv_1.cpp:26) [1592]  (0 ns)
	'load' operation ('conv_input_load_22', conv/conv_1.cpp:26) on array 'conv_input' [1594]  (3.25 ns)

 <State 138>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_22_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_22' [1593]  (3.25 ns)
	'fmul' operation ('tmp_1_21', conv/conv_1.cpp:26) [1595]  (12.4 ns)

 <State 139>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_21', conv/conv_1.cpp:26) [1595]  (12.4 ns)
	'fadd' operation ('w_sum_3_21', conv/conv_1.cpp:26) [1596]  (22.6 ns)

 <State 140>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_21', conv/conv_1.cpp:26) [1596]  (22.6 ns)

 <State 141>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_22', conv/conv_1.cpp:31) [1602]  (22.6 ns)
	'fcmp' operation ('tmp_110', conv/conv_1.cpp:34) [1609]  (6.79 ns)
	'and' operation ('and_ln34_22', conv/conv_1.cpp:34) [1610]  (0 ns)
	'select' operation ('select_ln34_22', conv/conv_1.cpp:34) [1611]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_22', conv/conv_1.cpp:34 on array 'conv_out' [1612]  (3.25 ns)

 <State 142>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_23', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_22', conv/conv_1.cpp:26) [1618]  (0 ns)
	'fadd' operation ('w_sum_23', conv/conv_1.cpp:31) [1664]  (22.6 ns)

 <State 143>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_23', conv/conv_1.cpp:21) with incoming values : ('add_ln21_23', conv/conv_1.cpp:21) [1639]  (0 ns)
	'add' operation ('add_ln26_55', conv/conv_1.cpp:26) [1650]  (1.78 ns)
	'add' operation ('add_ln26_111', conv/conv_1.cpp:26) [1652]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_23', conv/conv_1.cpp:26) [1654]  (0 ns)
	'load' operation ('conv_input_load_23', conv/conv_1.cpp:26) on array 'conv_input' [1656]  (3.25 ns)

 <State 144>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_23_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_23' [1655]  (3.25 ns)
	'fmul' operation ('tmp_1_22', conv/conv_1.cpp:26) [1657]  (12.4 ns)

 <State 145>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_22', conv/conv_1.cpp:26) [1657]  (12.4 ns)
	'fadd' operation ('w_sum_3_22', conv/conv_1.cpp:26) [1658]  (22.6 ns)

 <State 146>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_22', conv/conv_1.cpp:26) [1658]  (22.6 ns)

 <State 147>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_23', conv/conv_1.cpp:31) [1664]  (22.6 ns)
	'fcmp' operation ('tmp_112', conv/conv_1.cpp:34) [1671]  (6.79 ns)
	'and' operation ('and_ln34_23', conv/conv_1.cpp:34) [1672]  (0 ns)
	'select' operation ('select_ln34_23', conv/conv_1.cpp:34) [1673]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_23', conv/conv_1.cpp:34 on array 'conv_out' [1674]  (3.25 ns)

 <State 148>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_24', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_23', conv/conv_1.cpp:26) [1680]  (0 ns)
	'fadd' operation ('w_sum_24', conv/conv_1.cpp:31) [1726]  (22.6 ns)

 <State 149>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_24', conv/conv_1.cpp:21) with incoming values : ('add_ln21_24', conv/conv_1.cpp:21) [1701]  (0 ns)
	'add' operation ('add_ln26_56', conv/conv_1.cpp:26) [1712]  (1.78 ns)
	'add' operation ('add_ln26_113', conv/conv_1.cpp:26) [1714]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_24', conv/conv_1.cpp:26) [1716]  (0 ns)
	'load' operation ('conv_input_load_24', conv/conv_1.cpp:26) on array 'conv_input' [1718]  (3.25 ns)

 <State 150>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_24_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_24' [1717]  (3.25 ns)
	'fmul' operation ('tmp_1_23', conv/conv_1.cpp:26) [1719]  (12.4 ns)

 <State 151>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_23', conv/conv_1.cpp:26) [1719]  (12.4 ns)
	'fadd' operation ('w_sum_3_23', conv/conv_1.cpp:26) [1720]  (22.6 ns)

 <State 152>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_23', conv/conv_1.cpp:26) [1720]  (22.6 ns)

 <State 153>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_24', conv/conv_1.cpp:31) [1726]  (22.6 ns)
	'fcmp' operation ('tmp_114', conv/conv_1.cpp:34) [1733]  (6.79 ns)
	'and' operation ('and_ln34_24', conv/conv_1.cpp:34) [1734]  (0 ns)
	'select' operation ('select_ln34_24', conv/conv_1.cpp:34) [1735]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_24', conv/conv_1.cpp:34 on array 'conv_out' [1736]  (3.25 ns)

 <State 154>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_25', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_24', conv/conv_1.cpp:26) [1742]  (0 ns)
	'fadd' operation ('w_sum_25', conv/conv_1.cpp:31) [1788]  (22.6 ns)

 <State 155>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_25', conv/conv_1.cpp:21) with incoming values : ('add_ln21_25', conv/conv_1.cpp:21) [1763]  (0 ns)
	'add' operation ('add_ln26_57', conv/conv_1.cpp:26) [1774]  (1.78 ns)
	'add' operation ('add_ln26_115', conv/conv_1.cpp:26) [1776]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_25', conv/conv_1.cpp:26) [1778]  (0 ns)
	'load' operation ('conv_input_load_25', conv/conv_1.cpp:26) on array 'conv_input' [1780]  (3.25 ns)

 <State 156>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_25_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_25' [1779]  (3.25 ns)
	'fmul' operation ('tmp_1_24', conv/conv_1.cpp:26) [1781]  (12.4 ns)

 <State 157>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_24', conv/conv_1.cpp:26) [1781]  (12.4 ns)
	'fadd' operation ('w_sum_3_24', conv/conv_1.cpp:26) [1782]  (22.6 ns)

 <State 158>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_24', conv/conv_1.cpp:26) [1782]  (22.6 ns)

 <State 159>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_25', conv/conv_1.cpp:31) [1788]  (22.6 ns)
	'fcmp' operation ('tmp_116', conv/conv_1.cpp:34) [1795]  (6.79 ns)
	'and' operation ('and_ln34_25', conv/conv_1.cpp:34) [1796]  (0 ns)
	'select' operation ('select_ln34_25', conv/conv_1.cpp:34) [1797]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_25', conv/conv_1.cpp:34 on array 'conv_out' [1798]  (3.25 ns)

 <State 160>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_26', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_25', conv/conv_1.cpp:26) [1804]  (0 ns)
	'fadd' operation ('w_sum_26', conv/conv_1.cpp:31) [1850]  (22.6 ns)

 <State 161>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_26', conv/conv_1.cpp:21) with incoming values : ('add_ln21_26', conv/conv_1.cpp:21) [1825]  (0 ns)
	'add' operation ('add_ln26_58', conv/conv_1.cpp:26) [1836]  (1.78 ns)
	'add' operation ('add_ln26_117', conv/conv_1.cpp:26) [1838]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_26', conv/conv_1.cpp:26) [1840]  (0 ns)
	'load' operation ('conv_input_load_26', conv/conv_1.cpp:26) on array 'conv_input' [1842]  (3.25 ns)

 <State 162>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_26_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_26' [1841]  (3.25 ns)
	'fmul' operation ('tmp_1_25', conv/conv_1.cpp:26) [1843]  (12.4 ns)

 <State 163>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_25', conv/conv_1.cpp:26) [1843]  (12.4 ns)
	'fadd' operation ('w_sum_3_25', conv/conv_1.cpp:26) [1844]  (22.6 ns)

 <State 164>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_25', conv/conv_1.cpp:26) [1844]  (22.6 ns)

 <State 165>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_26', conv/conv_1.cpp:31) [1850]  (22.6 ns)
	'fcmp' operation ('tmp_118', conv/conv_1.cpp:34) [1857]  (6.79 ns)
	'and' operation ('and_ln34_26', conv/conv_1.cpp:34) [1858]  (0 ns)
	'select' operation ('select_ln34_26', conv/conv_1.cpp:34) [1859]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_26', conv/conv_1.cpp:34 on array 'conv_out' [1860]  (3.25 ns)

 <State 166>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_27', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_26', conv/conv_1.cpp:26) [1866]  (0 ns)
	'fadd' operation ('w_sum_27', conv/conv_1.cpp:31) [1912]  (22.6 ns)

 <State 167>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_27', conv/conv_1.cpp:21) with incoming values : ('add_ln21_27', conv/conv_1.cpp:21) [1887]  (0 ns)
	'add' operation ('add_ln26_59', conv/conv_1.cpp:26) [1898]  (1.78 ns)
	'add' operation ('add_ln26_119', conv/conv_1.cpp:26) [1900]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_27', conv/conv_1.cpp:26) [1902]  (0 ns)
	'load' operation ('conv_input_load_27', conv/conv_1.cpp:26) on array 'conv_input' [1904]  (3.25 ns)

 <State 168>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_27_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_27' [1903]  (3.25 ns)
	'fmul' operation ('tmp_1_26', conv/conv_1.cpp:26) [1905]  (12.4 ns)

 <State 169>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_26', conv/conv_1.cpp:26) [1905]  (12.4 ns)
	'fadd' operation ('w_sum_3_26', conv/conv_1.cpp:26) [1906]  (22.6 ns)

 <State 170>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_26', conv/conv_1.cpp:26) [1906]  (22.6 ns)

 <State 171>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_27', conv/conv_1.cpp:31) [1912]  (22.6 ns)
	'fcmp' operation ('tmp_120', conv/conv_1.cpp:34) [1919]  (6.79 ns)
	'and' operation ('and_ln34_27', conv/conv_1.cpp:34) [1920]  (0 ns)
	'select' operation ('select_ln34_27', conv/conv_1.cpp:34) [1921]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_27', conv/conv_1.cpp:34 on array 'conv_out' [1922]  (3.25 ns)

 <State 172>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_28', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_27', conv/conv_1.cpp:26) [1928]  (0 ns)
	'fadd' operation ('w_sum_28', conv/conv_1.cpp:31) [1974]  (22.6 ns)

 <State 173>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_28', conv/conv_1.cpp:21) with incoming values : ('add_ln21_28', conv/conv_1.cpp:21) [1949]  (0 ns)
	'add' operation ('add_ln26_60', conv/conv_1.cpp:26) [1960]  (1.78 ns)
	'add' operation ('add_ln26_121', conv/conv_1.cpp:26) [1962]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_28', conv/conv_1.cpp:26) [1964]  (0 ns)
	'load' operation ('conv_input_load_28', conv/conv_1.cpp:26) on array 'conv_input' [1966]  (3.25 ns)

 <State 174>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_28_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_28' [1965]  (3.25 ns)
	'fmul' operation ('tmp_1_27', conv/conv_1.cpp:26) [1967]  (12.4 ns)

 <State 175>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_27', conv/conv_1.cpp:26) [1967]  (12.4 ns)
	'fadd' operation ('w_sum_3_27', conv/conv_1.cpp:26) [1968]  (22.6 ns)

 <State 176>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_27', conv/conv_1.cpp:26) [1968]  (22.6 ns)

 <State 177>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_28', conv/conv_1.cpp:31) [1974]  (22.6 ns)
	'fcmp' operation ('tmp_122', conv/conv_1.cpp:34) [1981]  (6.79 ns)
	'and' operation ('and_ln34_28', conv/conv_1.cpp:34) [1982]  (0 ns)
	'select' operation ('select_ln34_28', conv/conv_1.cpp:34) [1983]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_28', conv/conv_1.cpp:34 on array 'conv_out' [1984]  (3.25 ns)

 <State 178>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_29', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_28', conv/conv_1.cpp:26) [1990]  (0 ns)
	'fadd' operation ('w_sum_29', conv/conv_1.cpp:31) [2036]  (22.6 ns)

 <State 179>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_29', conv/conv_1.cpp:21) with incoming values : ('add_ln21_29', conv/conv_1.cpp:21) [2011]  (0 ns)
	'add' operation ('add_ln26_61', conv/conv_1.cpp:26) [2022]  (1.78 ns)
	'add' operation ('add_ln26_123', conv/conv_1.cpp:26) [2024]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_29', conv/conv_1.cpp:26) [2026]  (0 ns)
	'load' operation ('conv_input_load_29', conv/conv_1.cpp:26) on array 'conv_input' [2028]  (3.25 ns)

 <State 180>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_29_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_29' [2027]  (3.25 ns)
	'fmul' operation ('tmp_1_28', conv/conv_1.cpp:26) [2029]  (12.4 ns)

 <State 181>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_28', conv/conv_1.cpp:26) [2029]  (12.4 ns)
	'fadd' operation ('w_sum_3_28', conv/conv_1.cpp:26) [2030]  (22.6 ns)

 <State 182>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_28', conv/conv_1.cpp:26) [2030]  (22.6 ns)

 <State 183>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_29', conv/conv_1.cpp:31) [2036]  (22.6 ns)
	'fcmp' operation ('tmp_124', conv/conv_1.cpp:34) [2043]  (6.79 ns)
	'and' operation ('and_ln34_29', conv/conv_1.cpp:34) [2044]  (0 ns)
	'select' operation ('select_ln34_29', conv/conv_1.cpp:34) [2045]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_29', conv/conv_1.cpp:34 on array 'conv_out' [2046]  (3.25 ns)

 <State 184>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_30', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_29', conv/conv_1.cpp:26) [2052]  (0 ns)
	'fadd' operation ('w_sum_30', conv/conv_1.cpp:31) [2098]  (22.6 ns)

 <State 185>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_30', conv/conv_1.cpp:21) with incoming values : ('add_ln21_30', conv/conv_1.cpp:21) [2073]  (0 ns)
	'add' operation ('add_ln26_62', conv/conv_1.cpp:26) [2084]  (1.78 ns)
	'add' operation ('add_ln26_125', conv/conv_1.cpp:26) [2086]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_30', conv/conv_1.cpp:26) [2088]  (0 ns)
	'load' operation ('conv_input_load_30', conv/conv_1.cpp:26) on array 'conv_input' [2090]  (3.25 ns)

 <State 186>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_30_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_30' [2089]  (3.25 ns)
	'fmul' operation ('tmp_1_29', conv/conv_1.cpp:26) [2091]  (12.4 ns)

 <State 187>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_29', conv/conv_1.cpp:26) [2091]  (12.4 ns)
	'fadd' operation ('w_sum_3_29', conv/conv_1.cpp:26) [2092]  (22.6 ns)

 <State 188>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_29', conv/conv_1.cpp:26) [2092]  (22.6 ns)

 <State 189>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_30', conv/conv_1.cpp:31) [2098]  (22.6 ns)
	'fcmp' operation ('tmp_126', conv/conv_1.cpp:34) [2105]  (6.79 ns)
	'and' operation ('and_ln34_30', conv/conv_1.cpp:34) [2106]  (0 ns)
	'select' operation ('select_ln34_30', conv/conv_1.cpp:34) [2107]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_30', conv/conv_1.cpp:34 on array 'conv_out' [2108]  (3.25 ns)

 <State 190>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_31', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_30', conv/conv_1.cpp:26) [2114]  (0 ns)
	'fadd' operation ('w_sum_31', conv/conv_1.cpp:31) [2160]  (22.6 ns)

 <State 191>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_31', conv/conv_1.cpp:21) with incoming values : ('add_ln21_31', conv/conv_1.cpp:21) [2135]  (0 ns)
	'add' operation ('add_ln26_63', conv/conv_1.cpp:26) [2146]  (1.78 ns)
	'add' operation ('add_ln26_127', conv/conv_1.cpp:26) [2148]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_31', conv/conv_1.cpp:26) [2150]  (0 ns)
	'load' operation ('conv_input_load_31', conv/conv_1.cpp:26) on array 'conv_input' [2152]  (3.25 ns)

 <State 192>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_31_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0_31' [2151]  (3.25 ns)
	'fmul' operation ('tmp_1_30', conv/conv_1.cpp:26) [2153]  (12.4 ns)

 <State 193>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_30', conv/conv_1.cpp:26) [2153]  (12.4 ns)
	'fadd' operation ('w_sum_3_30', conv/conv_1.cpp:26) [2154]  (22.6 ns)

 <State 194>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_30', conv/conv_1.cpp:26) [2154]  (22.6 ns)

 <State 195>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_31', conv/conv_1.cpp:31) [2160]  (22.6 ns)
	'fcmp' operation ('tmp_128', conv/conv_1.cpp:34) [2167]  (6.79 ns)
	'and' operation ('and_ln34_31', conv/conv_1.cpp:34) [2168]  (0 ns)
	'select' operation ('select_ln34_31', conv/conv_1.cpp:34) [2169]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_31', conv/conv_1.cpp:34 on array 'conv_out' [2170]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
