Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Aug 18 16:16:44 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file dht11_top_control_sets_placed.rpt
| Design       : dht11_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            6 |
| No           | No                    | Yes                    |              24 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |              74 |           26 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | dht11/dht_ed/E[0]                | reset_p_IBUF     |                2 |              6 |         3.00 |
| ~clk_IBUF_BUFG |                                  | reset_p_IBUF     |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | dht11/dht_ed/reset_p[0]          |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                  |                  |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG |                                  | reset_p_IBUF     |               10 |             18 |         1.80 |
| ~clk_IBUF_BUFG | dht11/us_clk/clk_ed/n_edge_reg_0 | reset_p_IBUF     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | dht11/data_count[5]_i_1_n_0      | reset_p_IBUF     |               18 |             46 |         2.56 |
+----------------+----------------------------------+------------------+------------------+----------------+--------------+


