$date
	Thu Apr 24 04:26:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! bench_wr_en $end
$var wire 1 " bench_rst $end
$var wire 1 # bench_rd_en $end
$var wire 1 $ bench_full $end
$var wire 1 % bench_empty $end
$var wire 8 & bench_dout [7:0] $end
$var wire 8 ' bench_din [7:0] $end
$var wire 1 ( bench_clk $end
$var wire 1 ) bench_a_full $end
$var wire 1 * bench_a_empty $end
$var reg 1 + bench_reset $end
$var reg 11 , indata_array [0:10] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
x+
x*
x)
x(
bx '
bx &
x%
x$
x#
x"
x!
$end
#5
1(
0"
1!
0#
b100100x '
b10100100100 ,
#10
1"
0!
1#
b1x '
b11010000001 ,
0+
#15
0#
b1001x '
b11000001001 ,
#20
b1100011x '
b11001100011 ,
#25
0(
1!
b1101x '
b1100001101 ,
#30
0"
1#
b110001101 ,
#35
1(
0!
0#
b1100101x '
b10001100101 ,
#40
0(
1"
b10010x '
b1000010010 ,
#45
1!
b1x '
b1100000001 ,
#50
1(
0"
b1101x '
b10100001101 ,
#55
0(
b1110110x '
b101110110 ,
#60
1(
b111101x '
b10100111101 ,
#65
1"
1#
b1101101x '
b11111101101 ,
#70
b1100x '
b11110001100 ,
#75
0(
0"
b1111001x '
b111111001 ,
#80
1(
0!
b1000110x '
b10011000110 ,
#85
b1000101x '
b10011000101 ,
#90
0(
1"
b101010x '
b1010101010 ,
#95
0)
0$
1%
0*
1(
1!
b1100101x '
b11111100101 ,
#100
0(
0!
0#
b1110111x '
b1001110111 ,
#105
1(
b10010x '
b11000010010 ,
#110
0(
1!
1#
b1111x '
b1110001111 ,
#115
0"
b1110010x '
b111110010 ,
#120
1(
1"
0!
b1001110x '
b11011001110 ,
#125
0(
b1101000x '
b1011101000 ,
#130
1(
b1000101x '
b11011000101 ,
#135
0(
0"
1!
0#
b1011100x '
b101011100 ,
#140
0!
1#
b111101x '
b10111101 ,
#145
0#
b101101x '
b101101 ,
#150
1(
1"
b1100101x '
b11001100101 ,
#155
0(
b1100011x '
b1001100011 ,
#160
1(
1!
b1010x '
b11100001010 ,
#165
0(
0!
1#
b0x '
b1010000000 ,
#170
0"
1!
0#
b100000x '
b100100000 ,
#175
1(
1#
b101010x '
b10110101010 ,
#180
0!
b11101x '
b10010011101 ,
#185
1"
b10110x '
b11010010110 ,
#190
0(
0"
0#
b10011x '
b10011 ,
#195
b1101x '
b1101 ,
#199
