PPA Report for priority_reset_detector
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 38
FF Count: 18
IO Count: 46
Cell Count: 181

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 509.94 MHz
Reg-to-Reg Critical Path Delay: 1.828 ns

POWER METRICS:
-------------
Total Power Consumption: 0.456 W
