
---------- Begin Simulation Statistics ----------
final_tick                                92815803500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48368                       # Simulator instruction rate (inst/s)
host_mem_usage                                 885180                       # Number of bytes of host memory used
host_op_rate                                    92000                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2067.49                       # Real time elapsed on the host
host_tick_rate                               44892988                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.092816                       # Number of seconds simulated
sim_ticks                                 92815803500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 120570466                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 74382406                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.856316                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.856316                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5452673                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3853690                       # number of floating regfile writes
system.cpu.idleCycles                        14848586                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              3767464                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 25954288                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.421767                       # Inst execution rate
system.cpu.iew.exec_refs                     58808824                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   22532201                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                13748980                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              40604546                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              16284                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            286699                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             25728328                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           296110693                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              36276623                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           5621012                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             263924875                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  52255                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4436110                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                3240046                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4499836                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          50428                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      2855398                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         912066                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 282091199                       # num instructions consuming a value
system.cpu.iew.wb_count                     259579419                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.648091                       # average fanout of values written-back
system.cpu.iew.wb_producers                 182820799                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.398358                       # insts written-back per cycle
system.cpu.iew.wb_sent                      262168592                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                372672511                       # number of integer regfile reads
system.cpu.int_regfile_writes               204405388                       # number of integer regfile writes
system.cpu.ipc                               0.538701                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.538701                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           5989495      2.22%      2.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             201833468     74.88%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               179599      0.07%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 27111      0.01%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              151447      0.06%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                18125      0.01%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               215199      0.08%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   48      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                97957      0.04%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              393679      0.15%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4146      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             225      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1367      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             130      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            324      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             34396477     12.76%     90.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            19317353      7.17%     97.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3037039      1.13%     98.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3882517      1.44%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              269545887                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8790555                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16765957                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7691175                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           14244392                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4387870                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016279                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2776057     63.27%     63.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     63.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     63.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     63.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     63.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     63.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     63.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     63.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     63.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     63.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     63.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     63.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     63.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   8504      0.19%     63.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     63.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    666      0.02%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   491      0.01%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    13      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   60      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 268847      6.13%     69.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                487112     11.10%     80.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            702451     16.01%     96.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           143663      3.27%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              259153707                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          698022051                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    251888244                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         387815444                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  296045885                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 269545887                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               64808                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       105901188                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            525342                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          37864                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    112561911                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     170783022                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.578294                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.239572                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            96706392     56.63%     56.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13359573      7.82%     64.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12780752      7.48%     71.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11781567      6.90%     78.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11311452      6.62%     85.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             9139624      5.35%     90.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8193891      4.80%     95.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4905333      2.87%     98.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2604438      1.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       170783022                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.452047                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2100799                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2691744                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             40604546                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            25728328                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               120156715                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        185631608                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1501979                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       252472                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        513127                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        15592                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4690269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2253                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9385926                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2257                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                37062932                       # Number of BP lookups
system.cpu.branchPred.condPredicted          27393951                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3573770                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             15748110                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12887301                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             81.833953                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2011395                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               3910                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2685123                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             513064                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          2172059                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       432646                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       103501143                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3079670                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    155490885                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.223284                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.213106                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       100430831     64.59%     64.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        16065838     10.33%     74.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8187085      5.27%     80.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        11397658      7.33%     87.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4837081      3.11%     90.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2398552      1.54%     92.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1851440      1.19%     93.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1452421      0.93%     94.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         8869979      5.70%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    155490885                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       8869979                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     46715168                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46715168                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47368439                       # number of overall hits
system.cpu.dcache.overall_hits::total        47368439                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1425345                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1425345                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1440442                       # number of overall misses
system.cpu.dcache.overall_misses::total       1440442                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32832577485                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32832577485                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32832577485                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32832577485                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48140513                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48140513                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48808881                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48808881                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029608                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029608                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029512                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029512                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23034.828399                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23034.828399                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22793.404722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22793.404722                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        98607                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1107                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4406                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              24                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.380163                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    46.125000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       660513                       # number of writebacks
system.cpu.dcache.writebacks::total            660513                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       424313                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       424313                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       424313                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       424313                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1001032                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1001032                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1011053                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1011053                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22467147486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22467147486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22742749486                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22742749486                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020794                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020794                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020715                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020715                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22443.985293                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22443.985293                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22494.121956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22494.121956                       # average overall mshr miss latency
system.cpu.dcache.replacements                1008018                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     31844338                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        31844338                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1191594                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1191594                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  23186417500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23186417500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     33035932                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33035932                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.036070                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036070                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19458.320116                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19458.320116                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       414055                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       414055                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       777539                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       777539                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13218608500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13218608500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023536                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023536                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17000.572962                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17000.572962                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14870830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14870830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       233751                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       233751                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9646159985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9646159985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015476                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015476                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41266.818046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41266.818046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10258                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10258                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       223493                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       223493                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9248538986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9248538986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41381.783707                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41381.783707                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       653271                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        653271                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        15097                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15097                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       668368                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       668368                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022588                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022588                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        10021                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        10021                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    275602000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    275602000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014993                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014993                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27502.444866                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27502.444866                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  92815803500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.820325                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48382044                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1008530                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.972836                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.820325                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999649                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999649                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          98626292                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         98626292                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92815803500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 85122429                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              32717886                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  46932423                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2770238                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                3240046                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             12689368                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                517559                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              322743499                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2240010                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    36290423                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    22537519                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        271276                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         56908                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92815803500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  92815803500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92815803500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           91449520                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      178045668                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    37062932                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           15411760                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      75461717                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 7491104                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        286                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                13504                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles        110051                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           70                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         2322                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  27840212                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               2004875                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        7                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          170783022                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.005247                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.200724                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                116085109     67.97%     67.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2604429      1.52%     69.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3405953      1.99%     71.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3466590      2.03%     73.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  4119922      2.41%     75.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  4226000      2.47%     78.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3395605      1.99%     80.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  3172644      1.86%     82.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 30306770     17.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            170783022                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.199659                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.959134                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     23827368                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         23827368                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     23827368                       # number of overall hits
system.cpu.icache.overall_hits::total        23827368                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4012822                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4012822                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4012822                       # number of overall misses
system.cpu.icache.overall_misses::total       4012822                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  57382550931                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  57382550931                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  57382550931                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  57382550931                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27840190                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27840190                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27840190                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27840190                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.144138                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.144138                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.144138                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.144138                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14299.799725                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14299.799725                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14299.799725                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14299.799725                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        34943                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1995                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.515288                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3682007                       # number of writebacks
system.cpu.icache.writebacks::total           3682007                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       327975                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       327975                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       327975                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       327975                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3684847                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3684847                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3684847                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3684847                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  50572655450                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  50572655450                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  50572655450                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  50572655450                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.132357                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.132357                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.132357                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.132357                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13724.492618                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13724.492618                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13724.492618                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13724.492618                       # average overall mshr miss latency
system.cpu.icache.replacements                3682007                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     23827368                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        23827368                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4012822                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4012822                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  57382550931                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  57382550931                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27840190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27840190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.144138                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.144138                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14299.799725                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14299.799725                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       327975                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       327975                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3684847                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3684847                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  50572655450                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  50572655450                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.132357                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.132357                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13724.492618                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13724.492618                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  92815803500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.598451                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27512214                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3684846                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.466313                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.598451                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999216                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999216                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          59365226                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         59365226                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92815803500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    27862828                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        396162                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92815803500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  92815803500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92815803500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2380571                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                15819878                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                20718                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               50428                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               10625497                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                83103                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3177                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  92815803500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                3240046                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 87188649                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                20590361                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          11800                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  47306840                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              12445326                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              313035389                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                145451                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1175064                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 174218                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10731365                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               3                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           339345315                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   766727911                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                458942611                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6181850                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                126766579                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     257                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 258                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7926845                       # count of insts added to the skid buffer
system.cpu.rob.reads                        438791775                       # The number of ROB reads
system.cpu.rob.writes                       602805496                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3588248                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               841765                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4430013                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3588248                       # number of overall hits
system.l2.overall_hits::.cpu.data              841765                       # number of overall hits
system.l2.overall_hits::total                 4430013                       # number of overall hits
system.l2.demand_misses::.cpu.inst              93896                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             166765                       # number of demand (read+write) misses
system.l2.demand_misses::total                 260661                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             93896                       # number of overall misses
system.l2.overall_misses::.cpu.data            166765                       # number of overall misses
system.l2.overall_misses::total                260661                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   7056973500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12243736000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19300709500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   7056973500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12243736000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19300709500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3682144                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1008530                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4690674                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3682144                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1008530                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4690674                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.025500                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.165355                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055570                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.025500                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.165355                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055570                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75157.338971                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73419.098732                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74045.252263                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75157.338971                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73419.098732                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74045.252263                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              128145                       # number of writebacks
system.l2.writebacks::total                    128145                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         93896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        166765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            260661                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        93896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       166765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           260661                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   6100345000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10542885250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16643230250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   6100345000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10542885250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16643230250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.025500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.165355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055570                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.025500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.165355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.055570                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64969.168016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63220.011693                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63850.097445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64969.168016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63220.011693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63850.097445                       # average overall mshr miss latency
system.l2.replacements                         253772                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       660513                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           660513                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       660513                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       660513                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3679917                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3679917                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3679917                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3679917                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          501                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           501                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             2515                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2515                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  9                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         2524                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2524                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.003566                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.003566                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       115500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       115500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.003566                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.003566                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 12833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 12833.333333                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            111533                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                111533                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109708                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109708                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7702287000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7702287000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        221241                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            221241                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.495876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.495876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70207.159004                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70207.159004                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109708                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109708                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6581000500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6581000500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.495876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.495876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59986.514201                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59986.514201                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3588248                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3588248                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        93896                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            93896                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   7056973500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7056973500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3682144                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3682144                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.025500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.025500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75157.338971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75157.338971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        93896                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        93896                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   6100345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6100345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.025500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.025500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64969.168016                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64969.168016                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        730232                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            730232                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        57057                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           57057                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4541449000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4541449000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       787289                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        787289                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.072473                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072473                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79594.948911                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79594.948911                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        57057                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        57057                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3961884750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3961884750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.072473                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072473                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69437.312687                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69437.312687                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  92815803500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8168.787679                       # Cycle average of tags in use
system.l2.tags.total_refs                     9380253                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    261964                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     35.807412                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     186.815803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3704.243952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4277.727924                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.452178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.522184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997166                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1313                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3876                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2776                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  75308068                       # Number of tag accesses
system.l2.tags.data_accesses                 75308068                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92815803500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    128142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     93896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    166264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001096427500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7671                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7671                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              662115                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             120524                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      260661                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     128145                       # Number of write requests accepted
system.mem_ctrls.readBursts                    260661                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   128145                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    501                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                260661                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               128145                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  227628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.913701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.496056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.792724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7666     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            4      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7671                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.701734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.673237                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.990408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5034     65.62%     65.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.23%     66.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2349     30.62%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              186      2.42%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7671                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   32064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16682304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8201280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    179.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     88.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   92815365500                       # Total gap between requests
system.mem_ctrls.avgGap                     238718.96                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      6009344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10640896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8199616                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 64744836.260562025011                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 114645303.910987526178                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 88342886.564570873976                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        93896                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       166765                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       128145                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   3001718500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5044351500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2215325469750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31968.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30248.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17287646.57                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      6009344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10672960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16682304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      6009344                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      6009344                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8201280                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8201280                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        93896                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       166765                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         260661                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       128145                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        128145                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     64744836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    114990762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        179735599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     64744836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     64744836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     88360815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        88360815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     88360815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     64744836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    114990762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       268096413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               260160                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              128119                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15567                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17697                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        19060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18723                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16773                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12628                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16980                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7606                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8675                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7693                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7039                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7553                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7491                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8234                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7592                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8577                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3168070000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1300800000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8046070000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12177.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30927.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              175722                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              73179                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.54                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.12                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       139376                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   178.292733                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   118.488862                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   213.787074                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        74095     53.16%     53.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        37113     26.63%     79.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11215      8.05%     87.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5269      3.78%     91.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3228      2.32%     93.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2011      1.44%     95.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1409      1.01%     96.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          911      0.65%     97.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4125      2.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       139376                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16650240                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8199616                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              179.390140                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               88.342887                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.09                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  92815803500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       494666340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       262921395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      931384440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     334863000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7326508800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26472805830                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13348379520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   49171529325                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   529.775399                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  34429078750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3099200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  55287524750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       500492580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       266010525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      926157960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     333918180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7326508800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26823165450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13053339840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   49229593335                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   530.400982                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  33658537000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3099200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  56058066500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  92815803500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             150953                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       128145                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124312                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109708                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109708                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        150953                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       773788                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       773788                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 773788                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24883584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24883584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24883584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            260670                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  260670    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              260670                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  92815803500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           256426750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          325826250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4472135                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       788658                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3682007                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          473132                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2524                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2524                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           221241                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          221241                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3684847                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       787289                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     11048997                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3030126                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              14079123                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    471305600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    106818752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              578124352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          256475                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8374272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4949673                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003608                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.059973                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4931818     99.64%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  17851      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4949673                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  92815803500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         9035483499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5528502029                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1514754103                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
