<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml mcs_top.twx mcs_top.ncd -o mcs_top.twr mcs_top.pcf -ucf
mcs_top.ucf -ucf dp_dram.ucf -ucf hdmi.ucf

</twCmdLine><twDesign>mcs_top.ncd</twDesign><twDesignPath>mcs_top.ncd</twDesignPath><twPCF>mcs_top.pcf</twPCF><twPcfPath>mcs_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.615" period="1.667" constraintValue="1.667" deviceLimit="1.052" freqLimit="950.570" physResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0" logResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="clkRst/CLK_500"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.615" period="1.667" constraintValue="1.667" deviceLimit="1.052" freqLimit="950.570" physResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1" logResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="clkRst/CLK_500_n"/><twPinLimit anchorID="10" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1" logResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="clkRst/CLK_IN"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;withDram.Inst_dp_mem_wrapper/memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode&quot; TIG;" ScopeName="">PATH &quot;TS_hdmireset_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X29Y90.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMaxDelay" ><twTotDel>15.947</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>18.579</twDel><twSUTime>0.321</twSUTime><twTotPathDel>18.900</twTotPathDel><twClkSkew dest = "5.119" src = "1.744">-3.375</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X26Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.584</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mcs_0/U0/filter_reset.reset_vec&lt;2&gt;</twComp><twBEL>lut25645_85</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.RST</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">5.418</twDelInfo><twComp>][419416_86</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y78.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.013</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>lut25008_11</twComp><twBEL>lut459128_85711</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.187</twDelInfo><twComp>][IN_virtPIBox_30340_85712</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>2.698</twLogDel><twRouteDel>16.202</twRouteDel><twTotDel>18.900</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.663</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>8.295</twDel><twSUTime>0.321</twSUTime><twTotPathDel>8.616</twTotPathDel><twClkSkew dest = "5.119" src = "1.744">-3.375</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X26Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.584</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mcs_0/U0/filter_reset.reset_vec&lt;2&gt;</twComp><twBEL>lut25645_85</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y78.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>][419416_86</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>lut25008_11</twComp><twBEL>lut459128_85711</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.187</twDelInfo><twComp>][IN_virtPIBox_30340_85712</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>1.398</twLogDel><twRouteDel>7.218</twRouteDel><twTotDel>8.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_hdmireset_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X29Y90.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>2.747</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>4.564</twDel><twSUTime>-0.179</twSUTime><twTotPathDel>4.743</twTotPathDel><twClkSkew dest = "2.274" src = "0.700">-1.574</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X26Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>mcs_0/U0/filter_reset.reset_vec&lt;2&gt;</twComp><twBEL>lut25645_85</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y78.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>][419416_86</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>lut25008_11</twComp><twBEL>lut459128_85711</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>][IN_virtPIBox_30340_85712</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y90.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>0.752</twLogDel><twRouteDel>3.991</twRouteDel><twTotDel>4.743</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="18"><twUnconstPath anchorID="19" twDataPathType="twDataPathMinDelay" ><twTotDel>8.529</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>10.346</twDel><twSUTime>-0.179</twSUTime><twTotPathDel>10.525</twTotPathDel><twClkSkew dest = "2.274" src = "0.700">-1.574</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X26Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>mcs_0/U0/filter_reset.reset_vec&lt;2&gt;</twComp><twBEL>lut25645_85</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.RST</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.268</twDelInfo><twComp>][419416_86</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y78.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.713</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>lut25008_11</twComp><twBEL>lut459128_85711</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>][IN_virtPIBox_30340_85712</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y90.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>1.293</twLogDel><twRouteDel>9.232</twRouteDel><twTotDel>10.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;withDram.Inst_dp_mem_wrapper/memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode&quot; TIG;" ScopeName="">PATH &quot;TS_hdmireset2_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X9Y78.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.798</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r0</twDest><twDel>5.460</twDel><twSUTime>0.321</twSUTime><twTotPathDel>5.781</twTotPathDel><twClkSkew dest = "5.149" src = "1.744">-3.405</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X26Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.584</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mcs_0/U0/filter_reset.reset_vec&lt;2&gt;</twComp><twBEL>lut25645_85</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y78.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>][419416_86</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y78.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r0</twBEL></twPathDel><twLogDel>1.100</twLogDel><twRouteDel>4.681</twRouteDel><twTotDel>5.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_hdmireset2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X9Y78.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMinDelay" ><twTotDel>0.356</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r0</twDest><twDel>5.173</twDel><twSUTime>-0.272</twSUTime><twTotPathDel>5.445</twTotPathDel><twClkSkew dest = "6.064" src = "1.397">-4.667</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X26Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.401</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mcs_0/U0/filter_reset.reset_vec&lt;2&gt;</twComp><twBEL>lut25645_85</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y78.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>][419416_86</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y78.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r0</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>4.439</twRouteDel><twTotDel>5.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="25" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;withDram.Inst_dp_mem_wrapper/memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode&quot; TIG;" ScopeName="">PATH &quot;TS_hdmireset3_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X9Y78.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.801</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r1</twDest><twDel>5.460</twDel><twSUTime>0.324</twSUTime><twTotPathDel>5.784</twTotPathDel><twClkSkew dest = "5.149" src = "1.744">-3.405</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X26Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.584</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mcs_0/U0/filter_reset.reset_vec&lt;2&gt;</twComp><twBEL>lut25645_85</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y78.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>][419416_86</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y78.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r1</twBEL></twPathDel><twLogDel>1.103</twLogDel><twRouteDel>4.681</twRouteDel><twTotDel>5.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_hdmireset3_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X9Y78.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMinDelay" ><twTotDel>0.359</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r1</twDest><twDel>5.173</twDel><twSUTime>-0.275</twSUTime><twTotPathDel>5.448</twTotPathDel><twClkSkew dest = "6.064" src = "1.397">-4.667</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X26Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.401</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mcs_0/U0/filter_reset.reset_vec&lt;2&gt;</twComp><twBEL>lut25645_85</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y78.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>][419416_86</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y78.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r1</twBEL></twPathDel><twLogDel>1.009</twLogDel><twRouteDel>4.439</twRouteDel><twTotDel>5.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="30" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_hdmiRxClk = PERIOD &quot;hdmiRxClk&quot; 12 ns HIGH 50%;" ScopeName="">TS_hdmiRxClk = PERIOD TIMEGRP &quot;hdmiRxClk&quot; 12 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.052</twMinPer></twConstHead><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiRxClk = PERIOD TIMEGRP &quot;hdmiRxClk&quot; 12 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="Tbufper_I" slack="10.948" period="12.000" constraintValue="12.000" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I" locationPin="BUFIO2_X3Y10.I" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclkint"/></twPinLimitRpt></twConst><twConst anchorID="33" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_hdmiRx_n_3_ = PERIOD &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH 50%;" ScopeName="">TS_hdmiRx_n_3_ = PERIOD TIMEGRP &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.052</twMinPer></twConstHead><twPinLimitRpt anchorID="34"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiRx_n_3_ = PERIOD TIMEGRP &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="35" type="MINPERIOD" name="Tbufper_I" slack="10.948" period="12.000" constraintValue="12.000" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I" locationPin="BUFIO2_X3Y10.I" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclkint"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_CLK_100s = PERIOD TIMEGRP &quot;clkRst_CLK_100s&quot; TS_Clk HIGH 50%;</twConstName><twItemCnt>913</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>373</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.681</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GPO1_5 (OLOGIC_X1Y119.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.319</twSlack><twSrc BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5</twSrc><twDest BELType="FF">GPO1_5</twDest><twTotPathDel>8.539</twTotPathDel><twClkSkew dest = "2.657" src = "2.580">-0.077</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5</twSrc><twDest BELType='FF'>GPO1_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X39Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>GPO1_i&lt;7&gt;</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.931</twDelInfo><twComp>GPO1_i&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y119.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>GPO1_5</twComp><twBEL>GPO1_5</twBEL></twPathDel><twLogDel>1.608</twLogDel><twRouteDel>6.931</twRouteDel><twTotDel>8.539</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GPO1_6 (OLOGIC_X27Y4.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.298</twSlack><twSrc BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType="FF">GPO1_6</twDest><twTotPathDel>6.551</twTotPathDel><twClkSkew dest = "2.648" src = "2.580">-0.068</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType='FF'>GPO1_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X39Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>GPO1_i&lt;7&gt;</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X27Y4.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.943</twDelInfo><twComp>GPO1_i&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X27Y4.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>GPO1_6</twComp><twBEL>GPO1_6</twBEL></twPathDel><twLogDel>1.608</twLogDel><twRouteDel>4.943</twRouteDel><twTotDel>6.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GPO1_7 (OLOGIC_X20Y1.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.164</twSlack><twSrc BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_7</twSrc><twDest BELType="FF">GPO1_7</twDest><twTotPathDel>5.688</twTotPathDel><twClkSkew dest = "2.651" src = "2.580">-0.071</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_7</twSrc><twDest BELType='FF'>GPO1_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X39Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>GPO1_i&lt;7&gt;</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_7</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.080</twDelInfo><twComp>GPO1_i&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X20Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>GPO1_7</twComp><twBEL>GPO1_7</twBEL></twPathDel><twLogDel>1.608</twLogDel><twRouteDel>4.080</twRouteDel><twTotDel>5.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkRst_CLK_100s = PERIOD TIMEGRP &quot;clkRst_CLK_100s&quot; TS_Clk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.edidRom/startStopDetState_1 (SLICE_X57Y53.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.374</twSlack><twSrc BELType="FF">withHdmiTx.edidRom/rstPipe_1</twSrc><twDest BELType="FF">withHdmiTx.edidRom/startStopDetState_1</twDest><twTotPathDel>0.380</twTotPathDel><twClkSkew dest = "0.036" src = "0.030">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.edidRom/rstPipe_1</twSrc><twDest BELType='FF'>withHdmiTx.edidRom/startStopDetState_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X56Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>withHdmiTx.edidRom/rstPipe&lt;1&gt;</twComp><twBEL>withHdmiTx.edidRom/rstPipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.273</twDelInfo><twComp>withHdmiTx.edidRom/rstPipe&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y53.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>withHdmiTx.edidRom/startStopDetState&lt;1&gt;</twComp><twBEL>withHdmiTx.edidRom/startStopDetState_1</twBEL></twPathDel><twLogDel>0.107</twLogDel><twRouteDel>0.273</twRouteDel><twTotDel>0.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.edidRom/sdaDelayed_3 (SLICE_X58Y53.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">withHdmiTx.edidRom/sdaDelayed_2</twSrc><twDest BELType="FF">withHdmiTx.edidRom/sdaDelayed_3</twDest><twTotPathDel>0.392</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.edidRom/sdaDelayed_2</twSrc><twDest BELType='FF'>withHdmiTx.edidRom/sdaDelayed_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X58Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.edidRom/sdaDelayed&lt;3&gt;</twComp><twBEL>withHdmiTx.edidRom/sdaDelayed_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y53.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>withHdmiTx.edidRom/sdaDelayed&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>withHdmiTx.edidRom/sdaDelayed&lt;3&gt;</twComp><twBEL>withHdmiTx.edidRom/sdaDelayed_3</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clkRst/rstDelay_11 (SLICE_X31Y41.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">clkRst/rstDelay_10</twSrc><twDest BELType="FF">clkRst/rstDelay_11</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_10</twSrc><twDest BELType='FF'>clkRst/rstDelay_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X31Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>clkRst/rstDelay&lt;11&gt;</twComp><twBEL>clkRst/rstDelay_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y41.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>clkRst/rstDelay&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>clkRst/rstDelay&lt;11&gt;</twComp><twBEL>clkRst/rstDelay_11</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="49"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_CLK_100s = PERIOD TIMEGRP &quot;clkRst_CLK_100s&quot; TS_Clk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="50" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.486" period="1.538" constraintValue="1.538" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="withHdmiTx.Inst_hdmiOutIF/clk_650"/><twPinLimit anchorID="51" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="withHdmiTx.edidRom_u_rom/Mram_dataOut/CLKAWRCLK" logResource="withHdmiTx.edidRom_u_rom/Mram_dataOut/CLKAWRCLK" locationPin="RAMB8_X3Y21.CLKAWRCLK" clockNet="sysClk"/><twPinLimit anchorID="52" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="6.640" period="7.692" constraintValue="7.692" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="53" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_CLK_500_n = PERIOD TIMEGRP &quot;clkRst_CLK_500_n&quot; TS_Clk / 6 PHASE         0.833333333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="54"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_CLK_500_n = PERIOD TIMEGRP &quot;clkRst_CLK_500_n&quot; TS_Clk / 6 PHASE
        0.833333333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="55" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.067" period="1.666" constraintValue="1.666" deviceLimit="1.599" freqLimit="625.391" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="clkMem2x180"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRst_clkGen_clkout5&quot; TS_Clk / 0.5         HIGH 50%;</twConstName><twItemCnt>17136</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1662</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.351</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (ILOGIC_X0Y117.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.649</twSlack><twSrc BELType="FF">clkRst/localRst</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twTotPathDel>12.729</twTotPathDel><twClkSkew dest = "1.257" src = "0.768">-0.489</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/localRst</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X29Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>clkRst/localRst</twComp><twBEL>clkRst/localRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y78.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">3.309</twDelInfo><twComp>clkRst/localRst</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>lut25008_11</twComp><twBEL>lut25008_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y68.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>lut25008_11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][418825_12</twComp><twBEL>][418825_12_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">6.140</twDelInfo><twComp>][418825_12</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twBEL></twPathDel><twLogDel>1.666</twLogDel><twRouteDel>11.063</twRouteDel><twTotDel>12.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.625</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twTotPathDel>11.758</twTotPathDel><twClkSkew dest = "1.165" src = "0.671">-0.494</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X8Y78.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>lut25008_11</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y74.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>lut25007_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y78.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>][364996_62003</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>lut25008_11</twComp><twBEL>lut25008_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y68.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>lut25008_11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][418825_12</twComp><twBEL>][418825_12_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">6.140</twDelInfo><twComp>][418825_12</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twBEL></twPathDel><twLogDel>2.006</twLogDel><twRouteDel>9.752</twRouteDel><twTotDel>11.758</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.560</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twTotPathDel>10.830</twTotPathDel><twClkSkew dest = "1.165" src = "0.664">-0.501</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X8Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y74.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>lut25007_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y78.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>][364996_62003</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>lut25008_11</twComp><twBEL>lut25008_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y68.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>lut25008_11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][418825_12</twComp><twBEL>][418825_12_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">6.140</twDelInfo><twComp>][418825_12</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twBEL></twPathDel><twLogDel>1.947</twLogDel><twRouteDel>8.883</twRouteDel><twTotDel>10.830</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (ILOGIC_X0Y37.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.916</twSlack><twSrc BELType="FF">clkRst/localRst</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twTotPathDel>11.447</twTotPathDel><twClkSkew dest = "1.145" src = "0.671">-0.474</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/localRst</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X29Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>clkRst/localRst</twComp><twBEL>clkRst/localRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y78.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">3.309</twDelInfo><twComp>clkRst/localRst</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>lut25008_11</twComp><twBEL>lut25008_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y68.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>lut25008_11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][418825_12</twComp><twBEL>][418825_12_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">4.858</twDelInfo><twComp>][418825_12</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twBEL></twPathDel><twLogDel>1.666</twLogDel><twRouteDel>9.781</twRouteDel><twTotDel>11.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.882</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twTotPathDel>10.476</twTotPathDel><twClkSkew dest = "1.237" src = "0.768">-0.469</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X8Y78.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>lut25008_11</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y74.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>lut25007_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y78.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>][364996_62003</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>lut25008_11</twComp><twBEL>lut25008_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y68.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>lut25008_11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][418825_12</twComp><twBEL>][418825_12_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">4.858</twDelInfo><twComp>][418825_12</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twBEL></twPathDel><twLogDel>2.006</twLogDel><twRouteDel>8.470</twRouteDel><twTotDel>10.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.817</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twTotPathDel>9.548</twTotPathDel><twClkSkew dest = "1.237" src = "0.761">-0.476</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X8Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y74.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>lut25007_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y78.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>][364996_62003</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>lut25008_11</twComp><twBEL>lut25008_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y68.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>lut25008_11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][418825_12</twComp><twBEL>][418825_12_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">4.858</twDelInfo><twComp>][418825_12</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twBEL></twPathDel><twLogDel>1.947</twLogDel><twRouteDel>7.601</twRouteDel><twTotDel>9.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="240" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (SLICE_X11Y75.CE), 240 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.137</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3</twDest><twTotPathDel>10.741</twTotPathDel><twClkSkew dest = "0.634" src = "0.645">0.011</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X14Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X14Y81.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;7&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y80.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.420</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y80.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;0&gt;</twBEL><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y81.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;7&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y79.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>lut382415_62928</twComp><twBEL>lut382415_62928</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y79.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>lut382415_62928</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>lut382415_62928</twComp><twBEL>lut382419_62932</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>lut382419_62932</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y80.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twComp><twBEL>lut382420_62933</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y95.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.804</twDelInfo><twComp>lut382420_62933</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut382548_62970</twComp><twBEL>lut383353_63356</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.881</twDelInfo><twComp>][367135_63357</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3</twBEL></twPathDel><twLogDel>2.788</twLogDel><twRouteDel>7.953</twRouteDel><twTotDel>10.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.151</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3</twDest><twTotPathDel>10.727</twTotPathDel><twClkSkew dest = "0.634" src = "0.645">0.011</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X14Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X14Y81.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;7&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y80.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.420</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y80.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;0&gt;</twBEL><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y81.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;7&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>lut382415_62928</twComp><twBEL>lut382415_62928</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y79.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>lut382415_62928</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>lut382415_62928</twComp><twBEL>lut382419_62932</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>lut382419_62932</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y80.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twComp><twBEL>lut382420_62933</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y95.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.804</twDelInfo><twComp>lut382420_62933</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut382548_62970</twComp><twBEL>lut383353_63356</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.881</twDelInfo><twComp>][367135_63357</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3</twBEL></twPathDel><twLogDel>2.721</twLogDel><twRouteDel>8.006</twRouteDel><twTotDel>10.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.164</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3</twDest><twTotPathDel>10.714</twTotPathDel><twClkSkew dest = "0.634" src = "0.645">0.011</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X14Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X14Y81.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;7&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y78.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.871</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y78.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut&lt;0&gt;</twBEL><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y79.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>][362192_61017</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>lut382524_62955</twComp><twBEL>lut382524_62955</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>lut382524_62955</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>lut382524_62955</twComp><twBEL>lut382525_62956</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y80.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>lut382525_62956</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twComp><twBEL>lut382526_62957</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y95.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.988</twDelInfo><twComp>lut382526_62957</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut382548_62970</twComp><twBEL>lut383353_63356</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.881</twDelInfo><twComp>][367135_63357</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3</twBEL></twPathDel><twLogDel>2.790</twLogDel><twRouteDel>7.924</twRouteDel><twTotDel>10.714</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRst_clkGen_clkout5&quot; TS_Clk / 0.5
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (SLICE_X8Y106.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.431</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twDest><twTotPathDel>0.431</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X8Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y106.D6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp><twBEL>lut384268_63668</twBEL><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.041</twRouteDel><twTotDel>0.431</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>90.5</twPctLog><twPctRoute>9.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (SLICE_X10Y105.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.437</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twDest><twTotPathDel>0.437</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X10Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y105.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.072</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y105.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>lut383152_63211</twBEL><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twBEL></twPathDel><twLogDel>0.365</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>83.5</twPctLog><twPctRoute>16.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase (SLICE_X1Y97.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X1Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y97.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y97.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twComp><twBEL>lut384633_63815</twBEL><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>94.1</twPctLog><twPctRoute>5.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="81"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRst_clkGen_clkout5&quot; TS_Clk / 0.5
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="82" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="clkRst/clkGen/clkout6_buf/I0" logResource="clkRst/clkGen/clkout6_buf/I0" locationPin="BUFGMUX_X3Y15.I0" clockNet="clkRst/clkGen/clkout5"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0" locationPin="ILOGIC_X0Y117.CLK0" clockNet="clkDrp"/><twPinLimit anchorID="84" type="MINHIGHPULSE" name="Tispwh" slack="18.134" period="20.000" constraintValue="10.000" deviceLimit="0.933" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR" locationPin="ILOGIC_X0Y117.SR" clockNet="][418825_12"/></twPinLimitRpt></twConst><twConst anchorID="85" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_CLK_500 = PERIOD TIMEGRP &quot;clkRst_CLK_500&quot; TS_Clk / 6 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="86"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_CLK_500 = PERIOD TIMEGRP &quot;clkRst_CLK_500&quot; TS_Clk / 6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="87" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.067" period="1.666" constraintValue="1.666" deviceLimit="1.599" freqLimit="625.391" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="clkMem2x"/></twPinLimitRpt></twConst><twConst anchorID="88" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_CLK_100c = PERIOD TIMEGRP &quot;clkRst_CLK_100c&quot; TS_Clk HIGH 50%;</twConstName><twItemCnt>30787814</twItemCnt><twErrCntSetup>22</twErrCntSetup><twErrCntEndPt>22</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14389</twEndPtCnt><twPathErrCnt>29480</twPathErrCnt><twMinPer>10.571</twMinPer></twConstHead><twPathRptBanner iPaths="3955884" iCriticalPaths="23560" sType="EndPoint">Paths for end point withMbrot.mbCompute/latency3.fmul_4/blk00000072 (SLICE_X30Y15.CIN), 3955884 paths
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.571</twSlack><twSrc BELType="FF">withMbrot.mbCompute/latency3.fadd_3/blk0000016f</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.fmul_4/blk00000072</twDest><twTotPathDel>10.464</twTotPathDel><twClkSkew dest = "0.299" src = "0.307">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/latency3.fadd_3/blk0000016f</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.fmul_4/blk00000072</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X40Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X40Y10.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>withMbrot.mbCompute/cxdiff&lt;0&gt;</twComp><twBEL>withMbrot.mbCompute/latency3.fadd_3/blk0000016f</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>withMbrot.mbCompute/cxdiff&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y7.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp><twBEL>lut25717_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y3.B1</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>lut25717_122</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y3.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000312</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000042c</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000f0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000312</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000306</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000e4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000306</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002fa</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000d8</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002fa</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002ee</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000cc</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002ee</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y7.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000090</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/sig00000286_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y13.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000023d</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000019e</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000019d</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000023d</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y14.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000280</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000196</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000027f</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y13.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000001f1</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/sig0000027f_rt</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000136</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y14.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000001b8</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y14.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000012f</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000002b</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000088</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y15.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000130</twComp><twBEL>PhysOnlyBuf</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000072</twBEL></twPathDel><twLogDel>3.809</twLogDel><twRouteDel>6.655</twRouteDel><twTotDel>10.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.566</twSlack><twSrc BELType="FF">withMbrot.mbCompute/latency3.fadd_3/blk0000016f</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.fmul_4/blk00000072</twDest><twTotPathDel>10.459</twTotPathDel><twClkSkew dest = "0.299" src = "0.307">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/latency3.fadd_3/blk0000016f</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.fmul_4/blk00000072</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X40Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X40Y10.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>withMbrot.mbCompute/cxdiff&lt;0&gt;</twComp><twBEL>withMbrot.mbCompute/latency3.fadd_3/blk0000016f</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>withMbrot.mbCompute/cxdiff&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y7.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp><twBEL>lut25717_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y3.B1</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>lut25717_122</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y3.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000312</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000042c</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000f0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000312</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000306</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000e4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000306</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002fa</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000d8</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002fa</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002ee</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000cc</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002ee</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y7.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000090</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/sig00000286_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y13.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000023d</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000019e</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000019d</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000023d</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y14.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000280</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000196</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000027f</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y13.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000001f1</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/sig0000027f_rt</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000136</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y14.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000001b8</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y14.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000012f</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000002f</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000002b</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000088</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y15.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000130</twComp><twBEL>PhysOnlyBuf</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000072</twBEL></twPathDel><twLogDel>4.020</twLogDel><twRouteDel>6.439</twRouteDel><twTotDel>10.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.514</twSlack><twSrc BELType="FF">withMbrot.mbCompute/update</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.fmul_4/blk00000072</twDest><twTotPathDel>10.409</twTotPathDel><twClkSkew dest = "0.299" src = "0.305">0.006</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/update</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.fmul_4/blk00000072</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X40Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X40Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withMbrot.mbCompute/update</twComp><twBEL>withMbrot.mbCompute/update</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y11.D4</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>withMbrot.mbCompute/update</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withMbrot.mbCompute/cymul&lt;14&gt;</twComp><twBEL>lut25687_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y5.D5</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.881</twDelInfo><twComp>lut25687_107</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y5.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002fa</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000432</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000d8</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002fa</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002ee</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000cc</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002ee</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y7.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000090</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/sig00000286_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y13.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000023d</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000019e</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000019d</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000023d</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y14.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000280</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000196</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000027f</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y13.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000001f1</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/sig0000027f_rt</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000136</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y14.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000001b8</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y14.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000012f</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000002b</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000088</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y15.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000130</twComp><twBEL>PhysOnlyBuf</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000072</twBEL></twPathDel><twLogDel>3.404</twLogDel><twRouteDel>7.005</twRouteDel><twTotDel>10.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="103404" iCriticalPaths="2366" sType="EndPoint">Paths for end point withMbrot.mbCompute/latency3.fmul_4/blk00000073 (SLICE_X30Y14.CX), 103404 paths
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.564</twSlack><twSrc BELType="FF">withMbrot.mbCompute/latency3.fadd_3/blk0000016f</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.fmul_4/blk00000073</twDest><twTotPathDel>10.457</twTotPathDel><twClkSkew dest = "0.299" src = "0.307">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/latency3.fadd_3/blk0000016f</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.fmul_4/blk00000073</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X40Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X40Y10.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>withMbrot.mbCompute/cxdiff&lt;0&gt;</twComp><twBEL>withMbrot.mbCompute/latency3.fadd_3/blk0000016f</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>withMbrot.mbCompute/cxdiff&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y7.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp><twBEL>lut25717_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y3.B1</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>lut25717_122</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y3.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000312</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000042c</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000f0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000312</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000306</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000e4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000306</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002fa</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000d8</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002fa</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002ee</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000cc</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002ee</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y7.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000090</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/sig00000286_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y13.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000023d</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000019e</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000019d</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000023d</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y14.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000280</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000196</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000027f</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y13.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000001f1</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/sig0000027f_rt</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000136</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y14.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000001b8</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y14.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000012f</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000002b</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000073</twBEL></twPathDel><twLogDel>3.805</twLogDel><twRouteDel>6.652</twRouteDel><twTotDel>10.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.507</twSlack><twSrc BELType="FF">withMbrot.mbCompute/update</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.fmul_4/blk00000073</twDest><twTotPathDel>10.402</twTotPathDel><twClkSkew dest = "0.299" src = "0.305">0.006</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/update</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.fmul_4/blk00000073</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X40Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X40Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withMbrot.mbCompute/update</twComp><twBEL>withMbrot.mbCompute/update</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y11.D4</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>withMbrot.mbCompute/update</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withMbrot.mbCompute/cymul&lt;14&gt;</twComp><twBEL>lut25687_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y5.D5</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.881</twDelInfo><twComp>lut25687_107</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y5.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002fa</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000432</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000d8</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002fa</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002ee</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000cc</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002ee</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y7.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000090</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/sig00000286_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y13.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000023d</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000019e</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000019d</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000023d</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y14.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000280</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000196</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000027f</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y13.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000001f1</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/sig0000027f_rt</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000136</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y14.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000001b8</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y14.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000012f</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000002b</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000073</twBEL></twPathDel><twLogDel>3.400</twLogDel><twRouteDel>7.002</twRouteDel><twTotDel>10.402</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.473</twSlack><twSrc BELType="FF">withMbrot.mbCompute/update</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.fmul_4/blk00000073</twDest><twTotPathDel>10.368</twTotPathDel><twClkSkew dest = "0.299" src = "0.305">0.006</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/update</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.fmul_4/blk00000073</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X40Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X40Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withMbrot.mbCompute/update</twComp><twBEL>withMbrot.mbCompute/update</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.B5</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>withMbrot.mbCompute/update</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y7.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp><twBEL>lut25717_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y3.B1</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>lut25717_122</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y3.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000312</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000042c</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000f0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000312</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000306</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000e4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000306</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002fa</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000d8</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002fa</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002ee</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000cc</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002ee</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y7.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000090</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/sig00000286_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y13.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000023d</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000019e</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000019d</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000023d</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y14.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000280</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000196</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000027f</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y13.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000001f1</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/sig0000027f_rt</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000136</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y14.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000001b8</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y14.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000012f</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000002b</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000073</twBEL></twPathDel><twLogDel>3.746</twLogDel><twRouteDel>6.622</twRouteDel><twTotDel>10.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="103404" iCriticalPaths="1345" sType="EndPoint">Paths for end point withMbrot.mbCompute/latency3.fmul_4/blk00000073 (SLICE_X30Y14.C6), 103404 paths
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.551</twSlack><twSrc BELType="FF">withMbrot.mbCompute/latency3.fadd_3/blk0000016f</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.fmul_4/blk00000073</twDest><twTotPathDel>10.444</twTotPathDel><twClkSkew dest = "0.299" src = "0.307">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/latency3.fadd_3/blk0000016f</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.fmul_4/blk00000073</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X40Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X40Y10.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>withMbrot.mbCompute/cxdiff&lt;0&gt;</twComp><twBEL>withMbrot.mbCompute/latency3.fadd_3/blk0000016f</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>withMbrot.mbCompute/cxdiff&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y7.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp><twBEL>lut25717_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y3.B1</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>lut25717_122</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y3.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000312</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000042c</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000f0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000312</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000306</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000e4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000306</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002fa</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000d8</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002fa</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002ee</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000cc</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002ee</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y7.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000090</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/sig00000286_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y13.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000023d</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000019e</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000019d</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000023d</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y14.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000280</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000196</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000027f</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y13.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000001f1</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/sig0000027f_rt</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000136</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y14.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000001b8</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000012f</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000002f</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000002b</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000073</twBEL></twPathDel><twLogDel>4.008</twLogDel><twRouteDel>6.436</twRouteDel><twTotDel>10.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.494</twSlack><twSrc BELType="FF">withMbrot.mbCompute/update</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.fmul_4/blk00000073</twDest><twTotPathDel>10.389</twTotPathDel><twClkSkew dest = "0.299" src = "0.305">0.006</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/update</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.fmul_4/blk00000073</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X40Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X40Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withMbrot.mbCompute/update</twComp><twBEL>withMbrot.mbCompute/update</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y11.D4</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>withMbrot.mbCompute/update</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withMbrot.mbCompute/cymul&lt;14&gt;</twComp><twBEL>lut25687_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y5.D5</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.881</twDelInfo><twComp>lut25687_107</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y5.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002fa</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000432</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000d8</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002fa</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002ee</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000cc</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002ee</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y7.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000090</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/sig00000286_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y13.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000023d</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000019e</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000019d</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000023d</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y14.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000280</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000196</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000027f</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y13.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000001f1</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/sig0000027f_rt</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000136</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y14.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000001b8</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000012f</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000002f</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000002b</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000073</twBEL></twPathDel><twLogDel>3.603</twLogDel><twRouteDel>6.786</twRouteDel><twTotDel>10.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.460</twSlack><twSrc BELType="FF">withMbrot.mbCompute/update</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.fmul_4/blk00000073</twDest><twTotPathDel>10.355</twTotPathDel><twClkSkew dest = "0.299" src = "0.305">0.006</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/update</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.fmul_4/blk00000073</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X40Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X40Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withMbrot.mbCompute/update</twComp><twBEL>withMbrot.mbCompute/update</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.B5</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>withMbrot.mbCompute/update</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y7.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp><twBEL>lut25717_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y3.B1</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>lut25717_122</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y3.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000312</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000042c</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000f0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000312</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000306</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000e4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000306</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002fa</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000d8</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002fa</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002ee</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000000cc</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000002ee</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y7.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000090</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/sig00000286_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000286</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y13.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000023d</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000019e</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000019d</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000023d</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y14.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000280</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000196</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000027f</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y13.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000001f1</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/sig0000027f_rt</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000136</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y14.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000001b8</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000012f</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000002f</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000002b</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000073</twBEL></twPathDel><twLogDel>3.949</twLogDel><twRouteDel>6.406</twRouteDel><twTotDel>10.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkRst_CLK_100c = PERIOD TIMEGRP &quot;clkRst_CLK_100c&quot; TS_Clk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point regs_1_4 (SLICE_X23Y47.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.117</twSlack><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">regs_1_4</twDest><twTotPathDel>0.383</twTotPathDel><twClkSkew dest = "0.996" src = "0.949">-0.047</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>regs_1_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X26Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twFalling">0.280</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y47.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>regs_1&lt;7&gt;</twComp><twBEL>regs_1_4</twBEL></twPathDel><twLogDel>0.103</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point regs_1_5 (SLICE_X23Y47.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">regs_1_5</twDest><twTotPathDel>0.386</twTotPathDel><twClkSkew dest = "0.996" src = "0.949">-0.047</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>regs_1_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X26Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twFalling">0.280</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y47.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>regs_1&lt;7&gt;</twComp><twBEL>regs_1_5</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.386</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point regs_1_7 (SLICE_X23Y47.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.121</twSlack><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">regs_1_7</twDest><twTotPathDel>0.387</twTotPathDel><twClkSkew dest = "0.996" src = "0.949">-0.047</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>regs_1_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X26Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twFalling">0.280</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y47.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>regs_1&lt;7&gt;</twComp><twBEL>regs_1_7</twBEL></twPathDel><twLogDel>0.107</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="113"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_CLK_100c = PERIOD TIMEGRP &quot;clkRst_CLK_100c&quot; TS_Clk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="114" type="MINPERIOD" name="Tdspper_AREG_PREG" slack="5.148" period="10.000" constraintValue="10.000" deviceLimit="4.852" freqLimit="206.101" physResource="withMbrot.mbCompute/latency3.fmul_4/blk00000029/CLK" logResource="withMbrot.mbCompute/latency3.fmul_4/blk00000029/CLK" locationPin="DSP48_X1Y1.CLK" clockNet="cpuClk"/><twPinLimit anchorID="115" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA" logResource="mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA" locationPin="RAMB16_X2Y26.CLKA" clockNet="cpuClk"/><twPinLimit anchorID="116" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB" logResource="mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB" locationPin="RAMB16_X2Y26.CLKB" clockNet="cpuClk"/></twPinLimitRpt></twConst><twConst anchorID="117" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_hdmiRxClk = PERIOD &quot;hdmiRxClk&quot; 12 ns HIGH 50%;" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0&quot; TS_hdmiRxClk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="118"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0&quot; TS_hdmiRxClk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="119" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.148" period="1.200" constraintValue="1.200" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk0"/><twPinLimit anchorID="120" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk"/><twPinLimit anchorID="121" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk"/></twPinLimitRpt></twConst><twConst anchorID="122" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_hdmiRx_n_3_ = PERIOD &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH 50%;" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk&quot; TS_hdmiRx_n_3_ HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="123"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk&quot; TS_hdmiRx_n_3_ HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="124" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.148" period="1.200" constraintValue="1.200" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk0"/><twPinLimit anchorID="125" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk"/><twPinLimit anchorID="126" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk"/></twPinLimitRpt></twConst><twConst anchorID="127" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;         TS_clkRst_CLK_100s / 1.3 HIGH 50%;</twConstName><twItemCnt>106</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>106</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.375</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master (OLOGIC_X12Y119.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.317</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master</twDest><twTotPathDel>5.694</twTotPathDel><twClkSkew dest = "2.309" src = "2.735">0.426</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X29Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">5.012</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.CLKDIV</twSite><twDelType>Tosco_RST</twDelType><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master</twBEL></twPathDel><twLogDel>0.682</twLogDel><twRouteDel>5.012</twRouteDel><twTotDel>5.694</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave (OLOGIC_X12Y118.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.317</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave</twDest><twTotPathDel>5.694</twTotPathDel><twClkSkew dest = "2.309" src = "2.735">0.426</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X29Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">5.012</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.CLKDIV</twSite><twDelType>Tosco_RST</twDelType><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave</twBEL></twPathDel><twLogDel>0.682</twLogDel><twRouteDel>5.012</twRouteDel><twTotDel>5.694</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave (OLOGIC_X12Y116.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.514</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave</twDest><twTotPathDel>5.496</twTotPathDel><twClkSkew dest = "2.308" src = "2.735">0.427</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X29Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">4.814</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y116.CLKDIV</twSite><twDelType>Tosco_RST</twDelType><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave</twBEL></twPathDel><twLogDel>0.682</twLogDel><twRouteDel>4.814</twRouteDel><twTotDel>5.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB1 (SLICE_X35Y111.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.139</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_9</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB1</twDest><twTotPathDel>0.444</twTotPathDel><twClkSkew dest = "1.049" src = "0.999">-0.050</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_9</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X35Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q&lt;9&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y111.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.187</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y111.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.187</twRouteDel><twTotDel>0.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB1 (SLICE_X36Y109.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.176</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_7</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB1</twDest><twTotPathDel>0.878</twTotPathDel><twClkSkew dest = "2.722" src = "2.275">-0.447</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_7</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X35Y110.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.488</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q&lt;9&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.483</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.093</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB1</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.483</twRouteDel><twTotDel>0.878</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2 (SLICE_X8Y111.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.249</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/redEncoder/q_1</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2</twDest><twTotPathDel>0.553</twTotPathDel><twClkSkew dest = "1.053" src = "1.004">-0.049</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/redEncoder/q_1</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X12Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/redEncoder/q&lt;7&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/redEncoder/q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y111.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.305</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/redEncoder/q&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y111.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>0.553</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="140"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="141" type="MINPERIOD" name="Tbcper_I" slack="5.026" period="7.692" constraintValue="7.692" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1"/><twPinLimit anchorID="142" type="MINPERIOD" name="Tcp" slack="7.212" period="7.692" constraintValue="7.692" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe&lt;4&gt;/CLK" logResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe_0/CK" locationPin="SLICE_X34Y112.CLK" clockNet="withHdmiTx.Inst_hdmiOutIF/clk_130"/><twPinLimit anchorID="143" type="MINPERIOD" name="Tcp" slack="7.212" period="7.692" constraintValue="7.692" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe&lt;4&gt;/CLK" logResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe_1/CK" locationPin="SLICE_X34Y112.CLK" clockNet="withHdmiTx.Inst_hdmiOutIF/clk_130"/></twPinLimitRpt></twConst><twConst anchorID="144" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_clk_650&quot; TS_clkRst_CLK_100s / 6.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="145"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_clk_650&quot; TS_clkRst_CLK_100s / 6.5 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="146" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;         TS_clkRst_CLK_100s / 0.65 HIGH 50%;</twConstName><twItemCnt>6552</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>852</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.782</twMinPer></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P5EN), 6 paths
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.602</twSlack><twSrc BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>8.647</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>MCB_X0Y1.P5CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>MCB_X0Y1.P5EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.889</twDelInfo><twComp>c3_p5_rd_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut25064_58</twComp><twBEL>lut25064_58</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P5EN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.697</twDelInfo><twComp>lut25064_58</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P5CLK</twSite><twDelType>Tmcbdck_EN</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>3.061</twLogDel><twRouteDel>5.586</twRouteDel><twTotDel>8.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.500</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>7.705</twTotPathDel><twClkSkew dest = "0.693" src = "0.737">0.044</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X28Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y70.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twComp><twBEL>lut25052_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y70.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>lut25052_54</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut25064_58</twComp><twBEL>lut25064_58</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P5EN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.697</twDelInfo><twComp>lut25064_58</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P5CLK</twSite><twDelType>Tmcbdck_EN</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.526</twLogDel><twRouteDel>6.179</twRouteDel><twTotDel>7.705</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.684</twSlack><twSrc BELType="FF">withHdmiTx.Inst_dram_reader/hsync_r</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>6.514</twTotPathDel><twClkSkew dest = "0.693" src = "0.744">0.051</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_dram_reader/hsync_r</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X22Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/hsync_r</twComp><twBEL>withHdmiTx.Inst_dram_reader/hsync_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y70.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.533</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/hsync_r</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twComp><twBEL>lut25052_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y70.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>lut25052_54</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut25064_58</twComp><twBEL>lut25064_58</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P5EN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.697</twDelInfo><twComp>lut25064_58</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P5CLK</twSite><twDelType>Tmcbdck_EN</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.575</twLogDel><twRouteDel>4.939</twRouteDel><twTotDel>6.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/cmdAddr_23 (SLICE_X7Y81.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.663</twSlack><twSrc BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/cmdAddr_23</twDest><twTotPathDel>8.559</twTotPathDel><twClkSkew dest = "0.704" src = "0.731">0.027</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/cmdAddr_23</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P5CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>MCB_X0Y1.P5EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.510</twDelInfo><twComp>c3_p5_rd_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut25053_55</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>lut25053_55</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut386585_64371</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.343</twDelInfo><twComp>][368737_64372</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/cmdAddr&lt;23&gt;</twComp><twBEL>withHdmiTx.Inst_dram_reader/cmdAddr_23</twBEL></twPathDel><twLogDel>3.256</twLogDel><twRouteDel>5.303</twRouteDel><twTotDel>8.559</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.025</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/cmdAddr_23</twDest><twTotPathDel>7.212</twTotPathDel><twClkSkew dest = "0.296" src = "0.308">0.012</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/cmdAddr_23</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X28Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y70.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twComp><twBEL>lut25052_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>lut25052_54</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut25053_55</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>lut25053_55</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut386585_64371</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.343</twDelInfo><twComp>][368737_64372</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/cmdAddr&lt;23&gt;</twComp><twBEL>withHdmiTx.Inst_dram_reader/cmdAddr_23</twBEL></twPathDel><twLogDel>1.721</twLogDel><twRouteDel>5.491</twRouteDel><twTotDel>7.212</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.035</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/cmdAddr_23</twDest><twTotPathDel>6.197</twTotPathDel><twClkSkew dest = "0.296" src = "0.313">0.017</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/cmdAddr_23</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X29Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.988</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut25053_55</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>lut25053_55</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut386585_64371</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.343</twDelInfo><twComp>][368737_64372</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/cmdAddr&lt;23&gt;</twComp><twBEL>withHdmiTx.Inst_dram_reader/cmdAddr_23</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>4.781</twRouteDel><twTotDel>6.197</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/cmdAddr_22 (SLICE_X7Y81.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.688</twSlack><twSrc BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/cmdAddr_22</twDest><twTotPathDel>8.534</twTotPathDel><twClkSkew dest = "0.704" src = "0.731">0.027</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/cmdAddr_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P5CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>MCB_X0Y1.P5EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.510</twDelInfo><twComp>c3_p5_rd_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut25053_55</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>lut25053_55</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut386585_64371</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.343</twDelInfo><twComp>][368737_64372</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/cmdAddr&lt;23&gt;</twComp><twBEL>withHdmiTx.Inst_dram_reader/cmdAddr_22</twBEL></twPathDel><twLogDel>3.231</twLogDel><twRouteDel>5.303</twRouteDel><twTotDel>8.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.050</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/cmdAddr_22</twDest><twTotPathDel>7.187</twTotPathDel><twClkSkew dest = "0.296" src = "0.308">0.012</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/cmdAddr_22</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X28Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y70.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twComp><twBEL>lut25052_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>lut25052_54</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut25053_55</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>lut25053_55</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut386585_64371</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.343</twDelInfo><twComp>][368737_64372</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/cmdAddr&lt;23&gt;</twComp><twBEL>withHdmiTx.Inst_dram_reader/cmdAddr_22</twBEL></twPathDel><twLogDel>1.696</twLogDel><twRouteDel>5.491</twRouteDel><twTotDel>7.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.060</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/cmdAddr_22</twDest><twTotPathDel>6.172</twTotPathDel><twClkSkew dest = "0.296" src = "0.313">0.017</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/cmdAddr_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X29Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.988</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut25053_55</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>lut25053_55</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_893_o_add_8_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut386585_64371</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.343</twDelInfo><twComp>][368737_64372</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/cmdAddr&lt;23&gt;</twComp><twBEL>withHdmiTx.Inst_dram_reader/cmdAddr_22</twBEL></twPathDel><twLogDel>1.391</twLogDel><twRouteDel>4.781</twRouteDel><twTotDel>6.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active (SLICE_X29Y92.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.345</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twDest><twTotPathDel>0.346</twTotPathDel><twClkSkew dest = "0.041" src = "0.040">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X28Y93.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor&lt;10&gt;_rt</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.277</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor&lt;10&gt;_rt</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y92.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twBEL></twPathDel><twLogDel>0.069</twLogDel><twRouteDel>0.277</twRouteDel><twTotDel>0.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_q_BRB0 (SLICE_X34Y103.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.411</twSlack><twSrc BELType="FF">hdmiHsyncTxIn_BRB3</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_q_BRB0</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew dest = "0.031" src = "0.029">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiHsyncTxIn_BRB3</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_q_BRB0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X35Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>hdmiHsyncTxIn_BRB3</twComp><twBEL>hdmiHsyncTxIn_BRB3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y103.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>hdmiHsyncTxIn_BRB3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y103.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_reg</twComp><twBEL>lut387425_64696</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_q_BRB0</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.018</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twDestClk><twPctLog>95.6</twPctLog><twPctRoute>4.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1 (SLICE_X42Y111.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X42Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt&lt;2&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y111.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y111.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt&lt;2&gt;</twComp><twBEL>lut384840_63898</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="171"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="172" type="MINPERIOD" name="Tbcper_I" slack="12.718" period="15.384" constraintValue="15.384" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2"/><twPinLimit anchorID="173" type="MINPERIOD" name="Tmcbcper_P5CMDCLK" slack="13.884" period="15.384" constraintValue="15.384" deviceLimit="1.500" freqLimit="666.667" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK" locationPin="MCB_X0Y1.P5CMDCLK" clockNet="clkHdmiTx"/><twPinLimit anchorID="174" type="MINPERIOD" name="Tcp" slack="13.985" period="15.384" constraintValue="15.384" deviceLimit="1.399" freqLimit="714.796" physResource="withHdmiTx.Inst_hdmiOutIF/greeEncoder/de_reg/CLK" logResource="withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mshreg_de_reg/CLK" locationPin="SLICE_X34Y108.CLK" clockNet="clkHdmiTx"/></twPinLimitRpt></twConst><twConst anchorID="175" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="176"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="177" type="MINPERIOD" name="Tbcper_I" slack="9.334" period="12.000" constraintValue="12.000" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk1"/><twPinLimit anchorID="178" type="MINPERIOD" name="Tmcbcper_P4CMDCLK" slack="10.500" period="12.000" constraintValue="12.000" deviceLimit="1.500" freqLimit="666.667" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK" locationPin="MCB_X0Y1.P4CMDCLK" clockNet="hdmiRxClk"/><twPinLimit anchorID="179" type="MINPERIOD" name="Tcp" slack="10.743" period="12.000" constraintValue="12.000" deviceLimit="1.257" freqLimit="795.545" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/sdata&lt;1&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP/CLK" locationPin="SLICE_X34Y48.CLK" clockNet="hdmiRxClk"/></twPinLimitRpt></twConst><twConst anchorID="180" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="181"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="182" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="183"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="184" type="MINPERIOD" name="Tbcper_I" slack="3.334" period="6.000" constraintValue="6.000" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk2"/><twPinLimit anchorID="185" type="MINPERIOD" name="Tcp" slack="5.520" period="6.000" constraintValue="6.000" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter&lt;3&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter_0/CK" locationPin="SLICE_X48Y84.CLK" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2"/><twPinLimit anchorID="186" type="MINHIGHPULSE" name="Trpw" slack="5.520" period="6.000" constraintValue="3.000" deviceLimit="0.240" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter&lt;3&gt;/SR" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter_0/SR" locationPin="SLICE_X48Y84.SR" clockNet="][419039_61"/></twPinLimitRpt></twConst><twConst anchorID="187" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;</twConstName><twItemCnt>4673</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1802</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.904</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X46Y57.C1), 5 paths
</twPathRptBanner><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.548</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_6</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.813</twTotPathDel><twClkSkew dest = "2.013" src = "2.428">0.415</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_6</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X47Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;7&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;7&gt;</twComp><twBEL>lut380472_62431</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>lut380472_62431</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut380473_62432</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>1.775</twRouteDel><twTotDel>2.813</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.930</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_0</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.432</twTotPathDel><twClkSkew dest = "2.013" src = "2.427">0.414</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_0</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X49Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;7&gt;</twComp><twBEL>lut380472_62431</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>lut380472_62431</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut380473_62432</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>1.394</twRouteDel><twTotDel>2.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.942</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_1</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.420</twTotPathDel><twClkSkew dest = "2.013" src = "2.427">0.414</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_1</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X49Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;7&gt;</twComp><twBEL>lut380472_62431</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>lut380472_62431</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut380473_62432</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>1.382</twRouteDel><twTotDel>2.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X51Y56.C5), 5 paths
</twPathRptBanner><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.568</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_5</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.794</twTotPathDel><twClkSkew dest = "2.011" src = "2.425">0.414</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_5</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X53Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;7&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut381202_62617</twComp><twBEL>lut381202_62617</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y56.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>lut381202_62617</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut381203_62618</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>1.732</twRouteDel><twTotDel>2.794</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.963</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.399</twTotPathDel><twClkSkew dest = "2.011" src = "2.425">0.414</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X53Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;7&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut381202_62617</twComp><twBEL>lut381202_62617</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y56.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>lut381202_62617</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut381203_62618</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>1.337</twRouteDel><twTotDel>2.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.071</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_3</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.291</twTotPathDel><twClkSkew dest = "2.011" src = "2.425">0.414</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_3</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X50Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut381202_62617</twComp><twBEL>lut381202_62617</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y56.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>lut381202_62617</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut381203_62618</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>1.183</twRouteDel><twTotDel>2.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP (SLICE_X34Y48.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.574</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_0</twSrc><twDest BELType="RAM">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP</twDest><twTotPathDel>2.801</twTotPathDel><twClkSkew dest = "2.026" src = "2.427">0.401</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_0</twSrc><twDest BELType='RAM'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X49Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/sdata&lt;1&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP</twBEL></twPathDel><twLogDel>0.721</twLogDel><twRouteDel>2.080</twRouteDel><twTotDel>2.801</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X46Y57.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.247</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_5</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>0.510</twTotPathDel><twClkSkew dest = "0.919" src = "0.880">-0.039</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_5</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X47Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;7&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.122</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut380473_62432</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.122</twRouteDel><twTotDel>0.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>76.1</twPctLog><twPctRoute>23.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/blnkbgn (SLICE_X45Y36.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/rcvd_ctkn_q</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/blnkbgn</twDest><twTotPathDel>0.267</twTotPathDel><twClkSkew dest = "0.038" src = "0.036">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/rcvd_ctkn_q</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/blnkbgn</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="18.000">hdmiRxClk</twSrcClk><twPathDel><twSite>SLICE_X44Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/rcvd_ctkn_q</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/rcvd_ctkn_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/rcvd_ctkn_q</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y36.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/blnkbgn</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/blnkbgn</twBEL></twPathDel><twLogDel>0.103</twLogDel><twRouteDel>0.164</twRouteDel><twTotDel>0.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.000">hdmiRxClk</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X50Y44.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.293</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_8</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>0.555</twTotPathDel><twClkSkew dest = "0.900" src = "0.862">-0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_8</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X50Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;9&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y44.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut380838_62525</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>70.3</twPctLog><twPctRoute>29.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="208"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="209" type="MINPERIOD" name="Tbcper_I" slack="9.334" period="12.000" constraintValue="12.000" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk1"/><twPinLimit anchorID="210" type="MINPERIOD" name="Tmcbcper_P4CMDCLK" slack="10.500" period="12.000" constraintValue="12.000" deviceLimit="1.500" freqLimit="666.667" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK" locationPin="MCB_X0Y1.P4CMDCLK" clockNet="hdmiRxClk"/><twPinLimit anchorID="211" type="MINPERIOD" name="Tcp" slack="10.743" period="12.000" constraintValue="12.000" deviceLimit="1.257" freqLimit="795.545" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/sdata&lt;1&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP/CLK" locationPin="SLICE_X34Y48.CLK" clockNet="hdmiRxClk"/></twPinLimitRpt></twConst><twConst anchorID="212" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="213"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="214" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;</twConstName><twItemCnt>1376</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>502</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.203</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/valid_data_d (SLICE_X52Y96.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.797</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/iserdes_m</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/valid_data_d</twDest><twTotPathDel>5.000</twTotPathDel><twClkSkew dest = "0.685" src = "0.795">0.110</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/iserdes_m</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/valid_data_d</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X27Y55.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>ILOGIC_X27Y55.VALID</twSite><twDelType>Tiscko_VALID</twDelType><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/iserdes_m</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.587</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/valid_data_im</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/valid_data_im_rt</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/valid_data_d</twBEL></twPathDel><twLogDel>1.413</twLogDel><twRouteDel>3.587</twRouteDel><twTotDel>5.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1 (SLICE_X55Y87.CE), 28 paths
</twPathRptBanner><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.951</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1</twDest><twTotPathDel>4.937</twTotPathDel><twClkSkew dest = "0.183" src = "0.202">0.019</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X54Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X54Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y84.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twComp><twBEL>lut379480_62209</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y84.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>lut379480_62209</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twComp><twBEL>lut379484_62213</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>lut379484_62213</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;2&gt;</twComp><twBEL>lut379486_62215</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>lut379486_62215</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1</twBEL></twPathDel><twLogDel>1.639</twLogDel><twRouteDel>3.298</twRouteDel><twTotDel>4.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.994</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1</twDest><twTotPathDel>4.895</twTotPathDel><twClkSkew dest = "0.283" src = "0.301">0.018</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;2&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y84.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twComp><twBEL>lut379479_62208</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y84.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>lut379479_62208</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twComp><twBEL>lut379484_62213</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>lut379484_62213</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;2&gt;</twComp><twBEL>lut379486_62215</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>lut379486_62215</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1</twBEL></twPathDel><twLogDel>1.688</twLogDel><twRouteDel>3.207</twRouteDel><twTotDel>4.895</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.010</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1</twDest><twTotPathDel>4.897</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X55Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y84.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twComp><twBEL>lut379480_62209</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y84.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>lut379480_62209</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twComp><twBEL>lut379484_62213</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>lut379484_62213</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;2&gt;</twComp><twBEL>lut379486_62215</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>lut379486_62215</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1</twBEL></twPathDel><twLogDel>1.593</twLogDel><twRouteDel>3.304</twRouteDel><twTotDel>4.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4 (SLICE_X55Y87.CE), 28 paths
</twPathRptBanner><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.959</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4</twDest><twTotPathDel>4.929</twTotPathDel><twClkSkew dest = "0.183" src = "0.202">0.019</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X54Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X54Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y84.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twComp><twBEL>lut379480_62209</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y84.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>lut379480_62209</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twComp><twBEL>lut379484_62213</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>lut379484_62213</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;2&gt;</twComp><twBEL>lut379486_62215</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>lut379486_62215</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4</twBEL></twPathDel><twLogDel>1.631</twLogDel><twRouteDel>3.298</twRouteDel><twTotDel>4.929</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.002</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4</twDest><twTotPathDel>4.887</twTotPathDel><twClkSkew dest = "0.283" src = "0.301">0.018</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;2&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y84.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twComp><twBEL>lut379479_62208</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y84.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>lut379479_62208</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twComp><twBEL>lut379484_62213</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>lut379484_62213</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;2&gt;</twComp><twBEL>lut379486_62215</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>lut379486_62215</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4</twBEL></twPathDel><twLogDel>1.680</twLogDel><twRouteDel>3.207</twRouteDel><twTotDel>4.887</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.018</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4</twDest><twTotPathDel>4.889</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X55Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y84.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twComp><twBEL>lut379480_62209</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y84.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>lut379480_62209</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twComp><twBEL>lut379484_62213</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>lut379484_62213</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;2&gt;</twComp><twBEL>lut379486_62215</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>lut379486_62215</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4</twBEL></twPathDel><twLogDel>1.585</twLogDel><twRouteDel>3.304</twRouteDel><twTotDel>4.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2 (SLICE_X58Y48.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.255</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/flipgear</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2</twDest><twTotPathDel>0.519</twTotPathDel><twClkSkew dest = "0.931" src = "0.891">-0.040</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twSrcClk><twPathDel><twSite>SLICE_X59Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/flipgear</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y48.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.273</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y48.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.273</twRouteDel><twTotDel>0.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle (SLICE_X50Y59.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X50Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle</twComp><twBEL>][365086_62067_INV_0</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>94.0</twPctLog><twPctRoute>6.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/bitslip_q (SLICE_X59Y52.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.422</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/bitslip_q</twDest><twTotPathDel>0.680</twTotPathDel><twClkSkew dest = "0.925" src = "0.891">-0.034</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/bitslip_q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twSrcClk><twPathDel><twSite>SLICE_X58Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.325</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/bitslipx2</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip_rt</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/bitslip_q</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.325</twRouteDel><twTotDel>0.680</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="235"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="236" type="MINPERIOD" name="Tbcper_I" slack="3.334" period="6.000" constraintValue="6.000" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk2"/><twPinLimit anchorID="237" type="MINPERIOD" name="Tcp" slack="5.520" period="6.000" constraintValue="6.000" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter&lt;3&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter_0/CK" locationPin="SLICE_X48Y84.CLK" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2"/><twPinLimit anchorID="238" type="MINHIGHPULSE" name="Trpw" slack="5.520" period="6.000" constraintValue="3.000" deviceLimit="0.240" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter&lt;3&gt;/SR" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter_0/SR" locationPin="SLICE_X48Y84.SR" clockNet="][419039_61"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="239"><twConstRollup name="TS_Clk" fullName="TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="10.571" errors="0" errorRollup="22" items="0" itemsRollup="30812521"/><twConstRollup name="TS_clkRst_CLK_100s" fullName="TS_clkRst_CLK_100s = PERIOD TIMEGRP &quot;clkRst_CLK_100s&quot; TS_Clk HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="8.681" actualRollup="8.287" errors="0" errorRollup="0" items="913" itemsRollup="6658"/><twConstRollup name="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1" fullName="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;         TS_clkRst_CLK_100s / 1.3 HIGH 50%;" type="child" depth="2" requirement="7.692" prefType="period" actual="6.375" actualRollup="N/A" errors="0" errorRollup="0" items="106" itemsRollup="0"/><twConstRollup name="TS_withHdmiTx_Inst_hdmiOutIF_clk_650" fullName="TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_clk_650&quot; TS_clkRst_CLK_100s / 6.5 HIGH 50%;" type="child" depth="2" requirement="1.538" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2" fullName="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;         TS_clkRst_CLK_100s / 0.65 HIGH 50%;" type="child" depth="2" requirement="15.385" prefType="period" actual="8.782" actualRollup="N/A" errors="0" errorRollup="0" items="6552" itemsRollup="0"/><twConstRollup name="TS_clkRst_CLK_500_n" fullName="TS_clkRst_CLK_500_n = PERIOD TIMEGRP &quot;clkRst_CLK_500_n&quot; TS_Clk / 6 PHASE         0.833333333 ns HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clkRst_clkGen_clkout5" fullName="TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRst_clkGen_clkout5&quot; TS_Clk / 0.5         HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="12.351" actualRollup="N/A" errors="0" errorRollup="0" items="17136" itemsRollup="0"/><twConstRollup name="TS_clkRst_CLK_500" fullName="TS_clkRst_CLK_500 = PERIOD TIMEGRP &quot;clkRst_CLK_500&quot; TS_Clk / 6 HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clkRst_CLK_100c" fullName="TS_clkRst_CLK_100c = PERIOD TIMEGRP &quot;clkRst_CLK_100c&quot; TS_Clk HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="10.571" actualRollup="N/A" errors="22" errorRollup="0" items="30787814" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="5" anchorID="240"><twConstRollup name="TS_hdmiRxClk" fullName="TS_hdmiRxClk = PERIOD TIMEGRP &quot;hdmiRxClk&quot; 12 ns HIGH 50%;" type="origin" depth="0" requirement="12.000" prefType="period" actual="1.052" actualRollup="10.406" errors="0" errorRollup="0" items="0" itemsRollup="6049"/><twConstRollup name="TS_hdmiRx_n_3_" fullName="TS_hdmiRx_n_3_ = PERIOD TIMEGRP &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH         50%;" type="child" depth="1" requirement="12.000" prefType="period" actual="1.052" actualRollup="10.406" errors="0" errorRollup="0" items="0" itemsRollup="6049"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk&quot; TS_hdmiRx_n_3_ HIGH 50%;" type="child" depth="2" requirement="12.000" prefType="period" actual="5.000" actualRollup="10.406" errors="0" errorRollup="0" items="0" itemsRollup="6049"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;" type="child" depth="3" requirement="12.000" prefType="period" actual="6.904" actualRollup="N/A" errors="0" errorRollup="0" items="4673" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 10 HIGH 50%;" type="child" depth="3" requirement="1.200" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;" type="child" depth="3" requirement="6.000" prefType="period" actual="5.203" actualRollup="N/A" errors="0" errorRollup="0" items="1376" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0&quot; TS_hdmiRxClk HIGH 50%;" type="child" depth="1" requirement="12.000" prefType="period" actual="5.000" actualRollup="5.332" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;" type="child" depth="2" requirement="12.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 10 HIGH 50%;" type="child" depth="2" requirement="1.200" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;" type="child" depth="2" requirement="6.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="241">1</twUnmetConstCnt><twDataSheet anchorID="242" twNameLen="15"><twClk2SUList anchorID="243" twDestWidth="3"><twDest>Clk</twDest><twClk2SU><twSrc>Clk</twSrc><twRiseRise>15.947</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="244" twDestWidth="11"><twDest>hdmiRx_n&lt;3&gt;</twDest><twClk2SU><twSrc>hdmiRx_n&lt;3&gt;</twSrc><twRiseRise>6.568</twRiseRise></twClk2SU><twClk2SU><twSrc>hdmiRx_p&lt;3&gt;</twSrc><twRiseRise>6.568</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="245" twDestWidth="11"><twDest>hdmiRx_p&lt;3&gt;</twDest><twClk2SU><twSrc>hdmiRx_n&lt;3&gt;</twSrc><twRiseRise>6.568</twRiseRise></twClk2SU><twClk2SU><twSrc>hdmiRx_p&lt;3&gt;</twSrc><twRiseRise>6.568</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="246"><twErrCnt>22</twErrCnt><twScore>4840</twScore><twSetupScore>4840</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>30818574</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>28166</twConnCnt></twConstCov><twStats anchorID="247"><twMinPer>12.351</twMinPer><twFootnote number="1" /><twMaxFreq>80.965</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Nov 26 14:13:06 2014 </twTimestamp></twFoot><twClientInfo anchorID="248"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 253 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
