#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x18eb350 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
v0x1927180_0 .var "A", 3 0;
v0x1927260_0 .var "B", 3 0;
v0x1927370_0 .net "RES", 3 0, L_0x192dc40;  1 drivers
v0x1927460_0 .net "eq", 0 0, L_0x192de20;  1 drivers
v0x1927500_0 .net "ovf", 0 0, L_0x192bb20;  1 drivers
v0x1927640_0 .var "sel", 0 0;
S_0x18eb4e0 .scope module, "my_alu" "alu" 2 10, 3 2 0, S_0x18eb350;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
    .port_info 4 /OUTPUT 1 "eq";
    .port_info 5 /OUTPUT 1 "ovf";
L_0x192de20/d .functor AND 1, L_0x192df80, L_0x192e0c0, L_0x1929720, L_0x192e340;
L_0x192de20 .delay 1 (3,3,3) L_0x192de20/d;
v0x1925f70_0 .net "A", 3 0, v0x1927180_0;  1 drivers
v0x1926050_0 .net "B", 3 0, v0x1927260_0;  1 drivers
v0x19260f0_0 .net "RES", 3 0, L_0x192dc40;  alias, 1 drivers
v0x19261c0_0 .net "W0", 3 0, L_0x192b940;  1 drivers
v0x19262b0_0 .net "W1", 3 0, L_0x1928b80;  1 drivers
v0x19263a0_0 .net "W2", 3 0, L_0x1929230;  1 drivers
v0x1926460_0 .net *"_ivl_0", 0 0, L_0x19276e0;  1 drivers
v0x1926540_0 .net *"_ivl_12", 0 0, L_0x1928070;  1 drivers
v0x1926620_0 .net *"_ivl_16", 0 0, L_0x19283b0;  1 drivers
v0x1926700_0 .net *"_ivl_20", 0 0, L_0x1928730;  1 drivers
v0x19267e0_0 .net *"_ivl_24", 0 0, L_0x1928d60;  1 drivers
v0x19268c0_0 .net *"_ivl_29", 0 0, L_0x1928b10;  1 drivers
v0x19269a0_0 .net *"_ivl_35", 0 0, L_0x192df80;  1 drivers
v0x1926a80_0 .net *"_ivl_37", 0 0, L_0x192e0c0;  1 drivers
v0x1926b60_0 .net *"_ivl_39", 0 0, L_0x1929720;  1 drivers
v0x1926c40_0 .net *"_ivl_4", 0 0, L_0x19279d0;  1 drivers
v0x1926d20_0 .net *"_ivl_41", 0 0, L_0x192e340;  1 drivers
v0x1926e00_0 .net *"_ivl_8", 0 0, L_0x1927d60;  1 drivers
v0x1926ee0_0 .net "eq", 0 0, L_0x192de20;  alias, 1 drivers
v0x1926fa0_0 .net "ovf", 0 0, L_0x192bb20;  alias, 1 drivers
v0x1927040_0 .net "sel", 0 0, v0x1927640_0;  1 drivers
L_0x19277f0 .part v0x1927180_0, 3, 1;
L_0x19278e0 .part v0x1927260_0, 3, 1;
L_0x1927b10 .part v0x1927180_0, 3, 1;
L_0x1927c00 .part v0x1927260_0, 3, 1;
L_0x1927e50 .part v0x1927180_0, 2, 1;
L_0x1927f40 .part v0x1927260_0, 2, 1;
L_0x1928180 .part v0x1927180_0, 2, 1;
L_0x1928270 .part v0x1927260_0, 2, 1;
L_0x19284f0 .part v0x1927180_0, 1, 1;
L_0x19285e0 .part v0x1927260_0, 1, 1;
L_0x1928820 .part v0x1927180_0, 1, 1;
L_0x1928910 .part v0x1927260_0, 1, 1;
L_0x1928b80 .concat8 [ 1 1 1 1], L_0x1928d60, L_0x19283b0, L_0x1927d60, L_0x19276e0;
L_0x1928fd0 .part v0x1927180_0, 0, 1;
L_0x1929140 .part v0x1927260_0, 0, 1;
L_0x1929230 .concat8 [ 1 1 1 1], L_0x1928b10, L_0x1928730, L_0x1928070, L_0x19279d0;
L_0x1929540 .part v0x1927180_0, 0, 1;
L_0x1929630 .part v0x1927260_0, 0, 1;
L_0x192df80 .part L_0x1929230, 3, 1;
L_0x192e0c0 .part L_0x1929230, 2, 1;
L_0x1929720 .part L_0x1929230, 1, 1;
L_0x192e340 .part L_0x1929230, 0, 1;
S_0x18f1b80 .scope generate, "genblk1[0]" "genblk1[0]" 3 16, 3 16 0, S_0x18eb4e0;
 .timescale -9 -9;
P_0x18f1d60 .param/l "i" 0 3 16, +C4<00>;
L_0x1928d60/d .functor NAND 1, L_0x1928fd0, L_0x1929140, C4<1>, C4<1>;
L_0x1928d60 .delay 1 (2,2,2) L_0x1928d60/d;
L_0x1928b10/d .functor XNOR 1, L_0x1929540, L_0x1929630, C4<0>, C4<0>;
L_0x1928b10 .delay 1 (5,5,5) L_0x1928b10/d;
v0x18f1e00_0 .net *"_ivl_0", 0 0, L_0x1928fd0;  1 drivers
v0x191f130_0 .net *"_ivl_1", 0 0, L_0x1929140;  1 drivers
v0x191f210_0 .net *"_ivl_2", 0 0, L_0x1929540;  1 drivers
v0x191f2d0_0 .net *"_ivl_3", 0 0, L_0x1929630;  1 drivers
S_0x191f3b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 16, 3 16 0, S_0x18eb4e0;
 .timescale -9 -9;
P_0x191f5d0 .param/l "i" 0 3 16, +C4<01>;
L_0x19283b0/d .functor NAND 1, L_0x19284f0, L_0x19285e0, C4<1>, C4<1>;
L_0x19283b0 .delay 1 (2,2,2) L_0x19283b0/d;
L_0x1928730/d .functor XNOR 1, L_0x1928820, L_0x1928910, C4<0>, C4<0>;
L_0x1928730 .delay 1 (5,5,5) L_0x1928730/d;
v0x191f690_0 .net *"_ivl_0", 0 0, L_0x19284f0;  1 drivers
v0x191f770_0 .net *"_ivl_1", 0 0, L_0x19285e0;  1 drivers
v0x191f850_0 .net *"_ivl_2", 0 0, L_0x1928820;  1 drivers
v0x191f910_0 .net *"_ivl_3", 0 0, L_0x1928910;  1 drivers
S_0x191f9f0 .scope generate, "genblk1[2]" "genblk1[2]" 3 16, 3 16 0, S_0x18eb4e0;
 .timescale -9 -9;
P_0x191fbf0 .param/l "i" 0 3 16, +C4<010>;
L_0x1927d60/d .functor NAND 1, L_0x1927e50, L_0x1927f40, C4<1>, C4<1>;
L_0x1927d60 .delay 1 (2,2,2) L_0x1927d60/d;
L_0x1928070/d .functor XNOR 1, L_0x1928180, L_0x1928270, C4<0>, C4<0>;
L_0x1928070 .delay 1 (5,5,5) L_0x1928070/d;
v0x191fcb0_0 .net *"_ivl_0", 0 0, L_0x1927e50;  1 drivers
v0x191fd90_0 .net *"_ivl_1", 0 0, L_0x1927f40;  1 drivers
v0x191fe70_0 .net *"_ivl_2", 0 0, L_0x1928180;  1 drivers
v0x191ff30_0 .net *"_ivl_3", 0 0, L_0x1928270;  1 drivers
S_0x1920010 .scope generate, "genblk1[3]" "genblk1[3]" 3 16, 3 16 0, S_0x18eb4e0;
 .timescale -9 -9;
P_0x1920210 .param/l "i" 0 3 16, +C4<011>;
L_0x19276e0/d .functor NAND 1, L_0x19277f0, L_0x19278e0, C4<1>, C4<1>;
L_0x19276e0 .delay 1 (2,2,2) L_0x19276e0/d;
L_0x19279d0/d .functor XNOR 1, L_0x1927b10, L_0x1927c00, C4<0>, C4<0>;
L_0x19279d0 .delay 1 (5,5,5) L_0x19279d0/d;
v0x19202f0_0 .net *"_ivl_0", 0 0, L_0x19277f0;  1 drivers
v0x19203d0_0 .net *"_ivl_1", 0 0, L_0x19278e0;  1 drivers
v0x19204b0_0 .net *"_ivl_2", 0 0, L_0x1927b10;  1 drivers
v0x1920570_0 .net *"_ivl_3", 0 0, L_0x1927c00;  1 drivers
S_0x1920650 .scope module, "mux_2_1_4b_0" "mux_2_1_4b" 3 21, 4 2 0, S_0x18eb4e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x1922be0_0 .net "A", 3 0, L_0x192b940;  alias, 1 drivers
v0x1922ce0_0 .net "B", 3 0, L_0x1928b80;  alias, 1 drivers
v0x1922dc0_0 .net "RES", 3 0, L_0x192dc40;  alias, 1 drivers
v0x1922e80_0 .net "sel", 0 0, v0x1927640_0;  alias, 1 drivers
L_0x192d410 .part L_0x192b940, 0, 1;
L_0x192d500 .part L_0x192b940, 1, 1;
L_0x192d5a0 .part L_0x192b940, 2, 1;
L_0x192d690 .part L_0x192b940, 3, 1;
L_0x192d7b0 .part L_0x1928b80, 0, 1;
L_0x192d8a0 .part L_0x1928b80, 1, 1;
L_0x192da60 .part L_0x1928b80, 2, 1;
L_0x192db00 .part L_0x1928b80, 3, 1;
L_0x192dc40 .concat [ 1 1 1 1], L_0x192c0c0, L_0x192c620, L_0x192cc10, L_0x192d200;
S_0x19208f0 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 4 7, 5 4 0, S_0x1920650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x192bc30/d .functor NOT 1, v0x1927640_0, C4<0>, C4<0>, C4<0>;
L_0x192bc30 .delay 1 (1,1,1) L_0x192bc30/d;
L_0x192bd40/d .functor AND 1, L_0x192d410, L_0x192bc30, C4<1>, C4<1>;
L_0x192bd40 .delay 1 (3,3,3) L_0x192bd40/d;
L_0x192bea0/d .functor AND 1, L_0x192d7b0, v0x1927640_0, C4<1>, C4<1>;
L_0x192bea0 .delay 1 (3,3,3) L_0x192bea0/d;
L_0x192c0c0/d .functor OR 1, L_0x192bd40, L_0x192bea0, C4<0>, C4<0>;
L_0x192c0c0 .delay 1 (3,3,3) L_0x192c0c0/d;
v0x1920bb0_0 .net "a", 0 0, L_0x192d410;  1 drivers
v0x1920c90_0 .net "a_out", 0 0, L_0x192bd40;  1 drivers
v0x1920d50_0 .net "b", 0 0, L_0x192d7b0;  1 drivers
v0x1920e20_0 .net "b_out", 0 0, L_0x192bea0;  1 drivers
v0x1920ee0_0 .net "not_sel", 0 0, L_0x192bc30;  1 drivers
v0x1920ff0_0 .net "res", 0 0, L_0x192c0c0;  1 drivers
v0x19210b0_0 .net "sel", 0 0, v0x1927640_0;  alias, 1 drivers
S_0x19211f0 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 4 7, 5 4 0, S_0x1920650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x192c2a0/d .functor NOT 1, v0x1927640_0, C4<0>, C4<0>, C4<0>;
L_0x192c2a0 .delay 1 (1,1,1) L_0x192c2a0/d;
L_0x192c3b0/d .functor AND 1, L_0x192d500, L_0x192c2a0, C4<1>, C4<1>;
L_0x192c3b0 .delay 1 (3,3,3) L_0x192c3b0/d;
L_0x192c510/d .functor AND 1, L_0x192d8a0, v0x1927640_0, C4<1>, C4<1>;
L_0x192c510 .delay 1 (3,3,3) L_0x192c510/d;
L_0x192c620/d .functor OR 1, L_0x192c3b0, L_0x192c510, C4<0>, C4<0>;
L_0x192c620 .delay 1 (3,3,3) L_0x192c620/d;
v0x1921480_0 .net "a", 0 0, L_0x192d500;  1 drivers
v0x1921540_0 .net "a_out", 0 0, L_0x192c3b0;  1 drivers
v0x1921600_0 .net "b", 0 0, L_0x192d8a0;  1 drivers
v0x19216d0_0 .net "b_out", 0 0, L_0x192c510;  1 drivers
v0x1921790_0 .net "not_sel", 0 0, L_0x192c2a0;  1 drivers
v0x19218a0_0 .net "res", 0 0, L_0x192c620;  1 drivers
v0x1921960_0 .net "sel", 0 0, v0x1927640_0;  alias, 1 drivers
S_0x1921a90 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 4 7, 5 4 0, S_0x1920650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x192c830/d .functor NOT 1, v0x1927640_0, C4<0>, C4<0>, C4<0>;
L_0x192c830 .delay 1 (1,1,1) L_0x192c830/d;
L_0x192c940/d .functor AND 1, L_0x192d5a0, L_0x192c830, C4<1>, C4<1>;
L_0x192c940 .delay 1 (3,3,3) L_0x192c940/d;
L_0x192cad0/d .functor AND 1, L_0x192da60, v0x1927640_0, C4<1>, C4<1>;
L_0x192cad0 .delay 1 (3,3,3) L_0x192cad0/d;
L_0x192cc10/d .functor OR 1, L_0x192c940, L_0x192cad0, C4<0>, C4<0>;
L_0x192cc10 .delay 1 (3,3,3) L_0x192cc10/d;
v0x1921d30_0 .net "a", 0 0, L_0x192d5a0;  1 drivers
v0x1921df0_0 .net "a_out", 0 0, L_0x192c940;  1 drivers
v0x1921eb0_0 .net "b", 0 0, L_0x192da60;  1 drivers
v0x1921f80_0 .net "b_out", 0 0, L_0x192cad0;  1 drivers
v0x1922040_0 .net "not_sel", 0 0, L_0x192c830;  1 drivers
v0x1922150_0 .net "res", 0 0, L_0x192cc10;  1 drivers
v0x1922210_0 .net "sel", 0 0, v0x1927640_0;  alias, 1 drivers
S_0x1922380 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 4 7, 5 4 0, S_0x1920650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x192ce20/d .functor NOT 1, v0x1927640_0, C4<0>, C4<0>, C4<0>;
L_0x192ce20 .delay 1 (1,1,1) L_0x192ce20/d;
L_0x192cf30/d .functor AND 1, L_0x192d690, L_0x192ce20, C4<1>, C4<1>;
L_0x192cf30 .delay 1 (3,3,3) L_0x192cf30/d;
L_0x192d0c0/d .functor AND 1, L_0x192db00, v0x1927640_0, C4<1>, C4<1>;
L_0x192d0c0 .delay 1 (3,3,3) L_0x192d0c0/d;
L_0x192d200/d .functor OR 1, L_0x192cf30, L_0x192d0c0, C4<0>, C4<0>;
L_0x192d200 .delay 1 (3,3,3) L_0x192d200/d;
v0x19225f0_0 .net "a", 0 0, L_0x192d690;  1 drivers
v0x19226d0_0 .net "a_out", 0 0, L_0x192cf30;  1 drivers
v0x1922790_0 .net "b", 0 0, L_0x192db00;  1 drivers
v0x1922830_0 .net "b_out", 0 0, L_0x192d0c0;  1 drivers
v0x19228f0_0 .net "not_sel", 0 0, L_0x192ce20;  1 drivers
v0x1922a00_0 .net "res", 0 0, L_0x192d200;  1 drivers
v0x1922ac0_0 .net "sel", 0 0, v0x1927640_0;  alias, 1 drivers
S_0x1922fd0 .scope module, "rca_0" "rca" 3 11, 6 2 0, S_0x18eb4e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "SUM";
    .port_info 3 /OUTPUT 1 "ovf";
L_0x192bb20/d .functor XOR 1, L_0x192ad70, L_0x192b5b0, C4<0>, C4<0>;
L_0x192bb20 .delay 1 (4,4,4) L_0x192bb20/d;
v0x1925800_0 .net "A", 3 0, v0x1927180_0;  alias, 1 drivers
v0x1925900_0 .net "B", 3 0, v0x1927260_0;  alias, 1 drivers
v0x19259e0_0 .net "SUM", 3 0, L_0x192b940;  alias, 1 drivers
v0x1925ab0_0 .net "c_out0", 0 0, L_0x1929d70;  1 drivers
v0x1925ba0_0 .net "c_out1", 0 0, L_0x192a540;  1 drivers
v0x1925ce0_0 .net "c_out2", 0 0, L_0x192ad70;  1 drivers
v0x1925dd0_0 .net "c_out3", 0 0, L_0x192b5b0;  1 drivers
v0x1925e70_0 .net "ovf", 0 0, L_0x192bb20;  alias, 1 drivers
L_0x1929f20 .part v0x1927180_0, 0, 1;
L_0x1929fc0 .part v0x1927260_0, 0, 1;
L_0x192a6f0 .part v0x1927180_0, 1, 1;
L_0x192a790 .part v0x1927260_0, 1, 1;
L_0x192af20 .part v0x1927180_0, 2, 1;
L_0x192afc0 .part v0x1927260_0, 2, 1;
L_0x192b7b0 .part v0x1927180_0, 3, 1;
L_0x192b850 .part v0x1927260_0, 3, 1;
L_0x192b940 .concat8 [ 1 1 1 1], L_0x1929be0, L_0x192a430, L_0x192ac30, L_0x192b470;
S_0x19231d0 .scope module, "fa0" "fa" 6 8, 7 2 0, S_0x1922fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x19297c0/d .functor XOR 1, L_0x1929f20, L_0x1929fc0, C4<0>, C4<0>;
L_0x19297c0 .delay 1 (4,4,4) L_0x19297c0/d;
L_0x19298d0/d .functor AND 1, L_0x1929f20, L_0x1929fc0, C4<1>, C4<1>;
L_0x19298d0 .delay 1 (3,3,3) L_0x19298d0/d;
L_0x7f2d37940018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1929a80/d .functor AND 1, L_0x19297c0, L_0x7f2d37940018, C4<1>, C4<1>;
L_0x1929a80 .delay 1 (3,3,3) L_0x1929a80/d;
L_0x1929be0/d .functor XOR 1, L_0x19297c0, L_0x7f2d37940018, C4<0>, C4<0>;
L_0x1929be0 .delay 1 (4,4,4) L_0x1929be0/d;
L_0x1929d70/d .functor OR 1, L_0x19298d0, L_0x1929a80, C4<0>, C4<0>;
L_0x1929d70 .delay 1 (3,3,3) L_0x1929d70/d;
v0x1923480_0 .net "a", 0 0, L_0x1929f20;  1 drivers
v0x1923560_0 .net "b", 0 0, L_0x1929fc0;  1 drivers
v0x1923620_0 .net "c_in", 0 0, L_0x7f2d37940018;  1 drivers
v0x19236f0_0 .net "c_out", 0 0, L_0x1929d70;  alias, 1 drivers
v0x19237b0_0 .net "sum", 0 0, L_0x1929be0;  1 drivers
v0x19238c0_0 .net "w0", 0 0, L_0x19297c0;  1 drivers
v0x1923980_0 .net "w1", 0 0, L_0x19298d0;  1 drivers
v0x1923a40_0 .net "w2", 0 0, L_0x1929a80;  1 drivers
S_0x1923ba0 .scope module, "fa1" "fa" 6 10, 7 2 0, S_0x1922fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x192a060/d .functor XOR 1, L_0x192a6f0, L_0x192a790, C4<0>, C4<0>;
L_0x192a060 .delay 1 (4,4,4) L_0x192a060/d;
L_0x192a170/d .functor AND 1, L_0x192a6f0, L_0x192a790, C4<1>, C4<1>;
L_0x192a170 .delay 1 (3,3,3) L_0x192a170/d;
L_0x192a320/d .functor AND 1, L_0x192a060, L_0x1929d70, C4<1>, C4<1>;
L_0x192a320 .delay 1 (3,3,3) L_0x192a320/d;
L_0x192a430/d .functor XOR 1, L_0x192a060, L_0x1929d70, C4<0>, C4<0>;
L_0x192a430 .delay 1 (4,4,4) L_0x192a430/d;
L_0x192a540/d .functor OR 1, L_0x192a170, L_0x192a320, C4<0>, C4<0>;
L_0x192a540 .delay 1 (3,3,3) L_0x192a540/d;
v0x1923e20_0 .net "a", 0 0, L_0x192a6f0;  1 drivers
v0x1923ee0_0 .net "b", 0 0, L_0x192a790;  1 drivers
v0x1923fa0_0 .net "c_in", 0 0, L_0x1929d70;  alias, 1 drivers
v0x19240a0_0 .net "c_out", 0 0, L_0x192a540;  alias, 1 drivers
v0x1924140_0 .net "sum", 0 0, L_0x192a430;  1 drivers
v0x1924230_0 .net "w0", 0 0, L_0x192a060;  1 drivers
v0x19242f0_0 .net "w1", 0 0, L_0x192a170;  1 drivers
v0x19243b0_0 .net "w2", 0 0, L_0x192a320;  1 drivers
S_0x1924510 .scope module, "fa2" "fa" 6 12, 7 2 0, S_0x1922fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x192a860/d .functor XOR 1, L_0x192af20, L_0x192afc0, C4<0>, C4<0>;
L_0x192a860 .delay 1 (4,4,4) L_0x192a860/d;
L_0x192a970/d .functor AND 1, L_0x192af20, L_0x192afc0, C4<1>, C4<1>;
L_0x192a970 .delay 1 (3,3,3) L_0x192a970/d;
L_0x192ab20/d .functor AND 1, L_0x192a860, L_0x192a540, C4<1>, C4<1>;
L_0x192ab20 .delay 1 (3,3,3) L_0x192ab20/d;
L_0x192ac30/d .functor XOR 1, L_0x192a860, L_0x192a540, C4<0>, C4<0>;
L_0x192ac30 .delay 1 (4,4,4) L_0x192ac30/d;
L_0x192ad70/d .functor OR 1, L_0x192a970, L_0x192ab20, C4<0>, C4<0>;
L_0x192ad70 .delay 1 (3,3,3) L_0x192ad70/d;
v0x19247a0_0 .net "a", 0 0, L_0x192af20;  1 drivers
v0x1924860_0 .net "b", 0 0, L_0x192afc0;  1 drivers
v0x1924920_0 .net "c_in", 0 0, L_0x192a540;  alias, 1 drivers
v0x1924a20_0 .net "c_out", 0 0, L_0x192ad70;  alias, 1 drivers
v0x1924ac0_0 .net "sum", 0 0, L_0x192ac30;  1 drivers
v0x1924bb0_0 .net "w0", 0 0, L_0x192a860;  1 drivers
v0x1924c70_0 .net "w1", 0 0, L_0x192a970;  1 drivers
v0x1924d30_0 .net "w2", 0 0, L_0x192ab20;  1 drivers
S_0x1924e90 .scope module, "fa3" "fa" 6 14, 7 2 0, S_0x1922fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x192b0a0/d .functor XOR 1, L_0x192b7b0, L_0x192b850, C4<0>, C4<0>;
L_0x192b0a0 .delay 1 (4,4,4) L_0x192b0a0/d;
L_0x192b1b0/d .functor AND 1, L_0x192b7b0, L_0x192b850, C4<1>, C4<1>;
L_0x192b1b0 .delay 1 (3,3,3) L_0x192b1b0/d;
L_0x192b360/d .functor AND 1, L_0x192b0a0, L_0x192ad70, C4<1>, C4<1>;
L_0x192b360 .delay 1 (3,3,3) L_0x192b360/d;
L_0x192b470/d .functor XOR 1, L_0x192b0a0, L_0x192ad70, C4<0>, C4<0>;
L_0x192b470 .delay 1 (4,4,4) L_0x192b470/d;
L_0x192b5b0/d .functor OR 1, L_0x192b1b0, L_0x192b360, C4<0>, C4<0>;
L_0x192b5b0 .delay 1 (3,3,3) L_0x192b5b0/d;
v0x19250f0_0 .net "a", 0 0, L_0x192b7b0;  1 drivers
v0x19251d0_0 .net "b", 0 0, L_0x192b850;  1 drivers
v0x1925290_0 .net "c_in", 0 0, L_0x192ad70;  alias, 1 drivers
v0x1925390_0 .net "c_out", 0 0, L_0x192b5b0;  alias, 1 drivers
v0x1925430_0 .net "sum", 0 0, L_0x192b470;  1 drivers
v0x1925520_0 .net "w0", 0 0, L_0x192b0a0;  1 drivers
v0x19255e0_0 .net "w1", 0 0, L_0x192b1b0;  1 drivers
v0x19256a0_0 .net "w2", 0 0, L_0x192b360;  1 drivers
    .scope S_0x18eb350;
T_0 ;
    %vpi_call 2 13 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x18eb350 {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1927180_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x1927260_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1927640_0, 0, 1;
    %delay 51, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x1927180_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x1927260_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1927640_0, 0, 1;
    %delay 51, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1927180_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x1927260_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1927640_0, 0, 1;
    %delay 51, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x1927180_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x1927260_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1927640_0, 0, 1;
    %delay 51, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "testbench.v";
    "alu.v";
    "../mux_2_1_4b/mux_2_1_4b.v";
    "../mux_2_1_1b/mux_2_1_1b.v";
    "../rca/rca.v";
    "../fa/fa.v";
