<h3 id=x249><a href=PreExecution_IR.html#x249>x249</a> = DRAMHostNew(dims=[6],zero=0.0)</h3>
<text><strong>Name</strong>: inDRAM<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:13:25<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x2<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x252>x252</a>, <a href=PreExecution_IR.html#x263>x263</a>, <a href=PreExecution_IR.html#x265>x265</a>, <a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x249>x249</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x250><a href=PreExecution_IR.html#x250>x250</a> = DRAMHostNew(dims=[3, 2],zero=0.0)</h3>
<text><strong>Name</strong>: realDRAM<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:14:27<br></text>
<text><strong>Type</strong>: DRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x3<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x339>x339</a>, <a href=PreExecution_IR.html#x342>x342</a>, <a href=PreExecution_IR.html#x362>x362</a>, <a href=PreExecution_IR.html#x416>x416</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x250>x250</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x251><a href=PreExecution_IR.html#x251>x251</a> = DRAMHostNew(dims=[3, 2],zero=0.0)</h3>
<text><strong>Name</strong>: imagDRAM<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:15:27<br></text>
<text><strong>Type</strong>: DRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x4<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x386>x386</a>, <a href=PreExecution_IR.html#x389>x389</a>, <a href=PreExecution_IR.html#x409>x409</a>, <a href=PreExecution_IR.html#x418>x418</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x251>x251</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x253><a href=PreExecution_IR.html#x253>x253</a> = SRAMNew(dims=[4],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: winSRAM<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:20:28<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x6<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x293>x293</a>, <a href=PreExecution_IR.html#x302>x302</a>, <a href=PreExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x253>x253</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x302>x302</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x293>x293</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x293><a href=PreExecution_IR.html#x293>x293</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x253>x253</a>,data=1,addr=[<a href=PreExecution_IR.html#b15>b15</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:29:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x17<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x253}, writes={x253})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x293>x293</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b15>b15</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b15>b15</a>:[<a href=PreExecution_IR.html#b15>b15</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b15>b15</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x293>x293</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b15>b15</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 41<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x302><a href=PreExecution_IR.html#x302>x302</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x253>x253</a>,addr=[<a href=PreExecution_IR.html#b23>b23</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:33:49<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x28<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x303>x303</a>, <a href=PreExecution_IR.html#x305>x305</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x253})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x302>x302</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b23>b23</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b23>b23</a>:[<a href=PreExecution_IR.html#b23>b23</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b23>b23</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x302>x302</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b23>b23</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x302>x302</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 51<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x254><a href=PreExecution_IR.html#x254>x254</a> = SRAMNew(dims=[6],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: inSRAM<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:21:27<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x7<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x287>x287</a>, <a href=PreExecution_IR.html#x301>x301</a>, <a href=PreExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x254>x254</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x301>x301</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x287>x287</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x287><a href=PreExecution_IR.html#x287>x287</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x254>x254</a>,data=<a href=PreExecution_IR.html#x286>x286</a>,addr=[<a href=PreExecution_IR.html#b115>b115</a>],ens=[<a href=PreExecution_IR.html#x285>x285</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x122<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x288>x288</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x254}, writes={x254})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x287>x287</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b115>b115</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b115>b115</a>:[<a href=PreExecution_IR.html#b115>b115</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b115>b115</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x287>x287</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b115>b115</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x286>x286</a>, <a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x288>x288</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x288>x288</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 37<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x288>x288</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x301><a href=PreExecution_IR.html#x301>x301</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x254>x254</a>,addr=[<a href=PreExecution_IR.html#x300>x300</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:33:28<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x27<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x303>x303</a>, <a href=PreExecution_IR.html#x305>x305</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x254})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x301>x301</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=2)],b=0),i=<a href=PreExecution_IR.html#b20>b20</a>), AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b23>b23</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b20>b20</a>:[<a href=PreExecution_IR.html#b20>b20</a>],<a href=PreExecution_IR.html#b23>b23</a>:[<a href=PreExecution_IR.html#b23>b23</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b20>b20</a>:0,<a href=PreExecution_IR.html#b23>b23</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x301>x301</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b20>b20</a>:2,<a href=PreExecution_IR.html#b23>b23</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x301>x301</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 50<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x255><a href=PreExecution_IR.html#x255>x255</a> = SRAMNew(dims=[4],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: frame<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:22:26<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x8<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x304>x304</a>, <a href=PreExecution_IR.html#x308>x308</a>, <a href=PreExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x255>x255</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x304>x304</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x304><a href=PreExecution_IR.html#x304>x304</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x255>x255</a>,data=<a href=PreExecution_IR.html#x303>x303</a>,addr=[<a href=PreExecution_IR.html#b23>b23</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:33:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x30<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x305>x305</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x255}, writes={x255})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x304>x304</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b23>b23</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b23>b23</a>:[<a href=PreExecution_IR.html#b23>b23</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b23>b23</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x304>x304</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b23>b23</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x301>x301</a>, <a href=PreExecution_IR.html#x302>x302</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 53<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 13.2<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x308><a href=PreExecution_IR.html#x308>x308</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x255>x255</a>,addr=[<a href=PreExecution_IR.html#b33>b33</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:37:26<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x35<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x309>x309</a>, <a href=PreExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x255})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b33>b33</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b33>b33</a>:[<a href=PreExecution_IR.html#b33>b33</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b33>b33</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x308>x308</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b33>b33</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x256><a href=PreExecution_IR.html#x256>x256</a> = SRAMNew(dims=[3],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: real<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:23:25<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x9<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x309>x309</a>, <a href=PreExecution_IR.html#x314>x314</a>, <a href=PreExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x309>x309</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x309><a href=PreExecution_IR.html#x309>x309</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x256>x256</a>,data=<a href=PreExecution_IR.html#x308>x308</a>,addr=[<a href=PreExecution_IR.html#b33>b33</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:37:19<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x36<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x256}, writes={x256})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x309>x309</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b33>b33</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b33>b33</a>:[<a href=PreExecution_IR.html#b33>b33</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b33>b33</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x309>x309</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b33>b33</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 58<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 4.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x314><a href=PreExecution_IR.html#x314>x314</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x256>x256</a>,addr=[<a href=PreExecution_IR.html#b40>b40</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:42:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x42<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x315>x315</a>, <a href=PreExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x256})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b40>b40</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b40>b40</a>:[<a href=PreExecution_IR.html#b40>b40</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b40>b40</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x314>x314</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b40>b40</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x257><a href=PreExecution_IR.html#x257>x257</a> = SRAMNew(dims=[3],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: imag<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:24:25<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x10<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x310>x310</a>, <a href=PreExecution_IR.html#x316>x316</a>, <a href=PreExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x257>x257</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x316>x316</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x310>x310</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x310><a href=PreExecution_IR.html#x310>x310</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x257>x257</a>,data=0.0,addr=[<a href=PreExecution_IR.html#b33>b33</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:38:19<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x37<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x257}, writes={x257})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x310>x310</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b33>b33</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b33>b33</a>:[<a href=PreExecution_IR.html#b33>b33</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b33>b33</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x310>x310</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b33>b33</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 59<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x316><a href=PreExecution_IR.html#x316>x316</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x257>x257</a>,addr=[<a href=PreExecution_IR.html#b40>b40</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:43:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x44<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x317>x317</a>, <a href=PreExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x257})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x316>x316</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b40>b40</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b40>b40</a>:[<a href=PreExecution_IR.html#b40>b40</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b40>b40</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x316>x316</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b40>b40</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x316>x316</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 65<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x258><a href=PreExecution_IR.html#x258>x258</a> = SRAMNew(dims=[3, 2],evidence$1=SRAM2[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: real2D<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:25:27<br></text>
<text><strong>Type</strong>: SRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x11<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x315>x315</a>, <a href=PreExecution_IR.html#x357>x357</a>, <a href=PreExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x258>x258</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x357>x357</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x315>x315</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x315><a href=PreExecution_IR.html#x315>x315</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x258>x258</a>,data=<a href=PreExecution_IR.html#x314>x314</a>,addr=[<a href=PreExecution_IR.html#b40>b40</a>, <a href=PreExecution_IR.html#b20>b20</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:42:24<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x43<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x258}, writes={x258})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x315>x315</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b40>b40</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b40>b40</a>:[<a href=PreExecution_IR.html#b40>b40</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b40>b40</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b20>b20</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b20>b20</a>:[<a href=PreExecution_IR.html#b20>b20</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b20>b20</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x315>x315</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b40>b40</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b20>b20</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 64<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 4.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x357><a href=PreExecution_IR.html#x357>x357</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x258>x258</a>,addr=[<a href=PreExecution_IR.html#b240>b240</a>, <a href=PreExecution_IR.html#x356>x356</a>],ens=[<a href=PreExecution_IR.html#x355>x355</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x171<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x358>x358</a>, <a href=PreExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x258})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x357>x357</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b240>b240</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b240>b240</a>:[<a href=PreExecution_IR.html#b240>b240</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b240>b240</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=-2)],b=0),i=<a href=PreExecution_IR.html#b240>b240</a>), AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b158>b158</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x329>x329</a>],m=16)],b=0),allIters={<a href=PreExecution_IR.html#x329>x329</a>:[<a href=PreExecution_IR.html#b240>b240</a>],<a href=PreExecution_IR.html#b240>b240</a>:[<a href=PreExecution_IR.html#b240>b240</a>],<a href=PreExecution_IR.html#b158>b158</a>:[<a href=PreExecution_IR.html#b158>b158</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b240>b240</a>:0,<a href=PreExecution_IR.html#b158>b158</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x357>x357</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b240>b240</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b240>b240</a>:-2,<a href=PreExecution_IR.html#b158>b158</a>:1,<a href=PreExecution_IR.html#b457>b457</a>:16},c=0,allIters={<a href=PreExecution_IR.html#b457>b457</a>:[<a href=PreExecution_IR.html#b240>b240</a>]})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x357>x357</a>, <a href=PreExecution_IR.html#x351>x351</a>, <a href=PreExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 108<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x259><a href=PreExecution_IR.html#x259>x259</a> = SRAMNew(dims=[3, 2],evidence$1=SRAM2[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: imag2D<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:26:27<br></text>
<text><strong>Type</strong>: SRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x12<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x317>x317</a>, <a href=PreExecution_IR.html#x404>x404</a>, <a href=PreExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x259>x259</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x404>x404</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x317>x317</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x317><a href=PreExecution_IR.html#x317>x317</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x259>x259</a>,data=<a href=PreExecution_IR.html#x316>x316</a>,addr=[<a href=PreExecution_IR.html#b40>b40</a>, <a href=PreExecution_IR.html#b20>b20</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:43:24<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x45<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x259}, writes={x259})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x317>x317</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b40>b40</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b40>b40</a>:[<a href=PreExecution_IR.html#b40>b40</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b40>b40</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b20>b20</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b20>b20</a>:[<a href=PreExecution_IR.html#b20>b20</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b20>b20</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x317>x317</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b40>b40</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b20>b20</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x316>x316</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 66<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 4.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x404><a href=PreExecution_IR.html#x404>x404</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x259>x259</a>,addr=[<a href=PreExecution_IR.html#b245>b245</a>, <a href=PreExecution_IR.html#x403>x403</a>],ens=[<a href=PreExecution_IR.html#x402>x402</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x225<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x405>x405</a>, <a href=PreExecution_IR.html#x407>x407</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x259})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x404>x404</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b245>b245</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b245>b245</a>:[<a href=PreExecution_IR.html#b245>b245</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b245>b245</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=-2)],b=0),i=<a href=PreExecution_IR.html#b245>b245</a>), AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b212>b212</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x376>x376</a>],m=16)],b=0),allIters={<a href=PreExecution_IR.html#x376>x376</a>:[<a href=PreExecution_IR.html#b245>b245</a>],<a href=PreExecution_IR.html#b245>b245</a>:[<a href=PreExecution_IR.html#b245>b245</a>],<a href=PreExecution_IR.html#b212>b212</a>:[<a href=PreExecution_IR.html#b212>b212</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b245>b245</a>:0,<a href=PreExecution_IR.html#b212>b212</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x404>x404</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b245>b245</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b245>b245</a>:-2,<a href=PreExecution_IR.html#b212>b212</a>:1,<a href=PreExecution_IR.html#b458>b458</a>:16},c=0,allIters={<a href=PreExecution_IR.html#b458>b458</a>:[<a href=PreExecution_IR.html#b245>b245</a>]})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x404>x404</a>, <a href=PreExecution_IR.html#x398>x398</a>, <a href=PreExecution_IR.html#x400>x400</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x407>x407</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 155<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x407>x407</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x260><a href=PreExecution_IR.html#x260>x260</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x91<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x266>x266</a>, <a href=PreExecution_IR.html#x270>x270</a>, <a href=PreExecution_IR.html#x290>x290</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x260>x260</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x290>x290</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x290>x290</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 8<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x290>x290</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x266>x266</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x266><a href=PreExecution_IR.html#x266>x266</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x260>x260</a>,data=<a href=PreExecution_IR.html#x264>x264</a>,ens=[<a href=PreExecution_IR.html#x265>x265</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x97<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x269>x269</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x260}, writes={x260})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x266>x266</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x266>x266</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x269>x269</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x269>x269</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 15<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x269>x269</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x261><a href=PreExecution_IR.html#x261>x261</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x92<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x268>x268</a>, <a href=PreExecution_IR.html#x273>x273</a>, <a href=PreExecution_IR.html#x290>x290</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x261>x261</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x290>x290</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x290>x290</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 9<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x290>x290</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x268>x268</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x268><a href=PreExecution_IR.html#x268>x268</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x261>x261</a>,data=<a href=PreExecution_IR.html#x267>x267</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x99<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x269>x269</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x261}, writes={x261})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x268>x268</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x268>x268</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x269>x269</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x269>x269</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 17<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x269>x269</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x273><a href=PreExecution_IR.html#x273>x273</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x261>x261</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x105<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x274>x274</a>, <a href=PreExecution_IR.html#x276>x276</a>, <a href=PreExecution_IR.html#x278>x278</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x261}, writes={x261})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x273>x273</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x278>x278</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x278>x278</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 23<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x278>x278</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x262><a href=PreExecution_IR.html#x262>x262</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x93<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x270>x270</a>, <a href=PreExecution_IR.html#x286>x286</a>, <a href=PreExecution_IR.html#x290>x290</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x262>x262</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x290>x290</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x290>x290</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 10<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x290>x290</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x286>x286</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x286><a href=PreExecution_IR.html#x286>x286</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x262>x262</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x121<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x287>x287</a>, <a href=PreExecution_IR.html#x288>x288</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x262}, writes={x262})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x286>x286</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b115>b115</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b115>b115</a>:[<a href=PreExecution_IR.html#b115>b115</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b115>b115</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x286>x286</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b115>b115</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x286>x286</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x288>x288</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x288>x288</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x288>x288</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x271><a href=PreExecution_IR.html#x271>x271</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x103<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x275>x275</a>, <a href=PreExecution_IR.html#x283>x283</a>, <a href=PreExecution_IR.html#x289>x289</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x289>x289</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x289>x289</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 20<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x289>x289</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x275>x275</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x275><a href=PreExecution_IR.html#x275>x275</a> = RegWrite(mem=<a href=PreExecution_IR.html#x271>x271</a>,data=<a href=PreExecution_IR.html#x274>x274</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x109<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x278>x278</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x271}, writes={x271})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x275>x275</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x275>x275</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x278>x278</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x278>x278</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x278>x278</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x283><a href=PreExecution_IR.html#x283>x283</a> = RegRead(mem=<a href=PreExecution_IR.html#x271>x271</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x118<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x284>x284</a>, <a href=PreExecution_IR.html#x288>x288</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x271})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x283>x283</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x288>x288</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x288>x288</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 33<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x288>x288</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x272><a href=PreExecution_IR.html#x272>x272</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x104<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x277>x277</a>, <a href=PreExecution_IR.html#x279>x279</a>, <a href=PreExecution_IR.html#x289>x289</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x289>x289</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x289>x289</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 21<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x289>x289</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x279>x279</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x277>x277</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x277><a href=PreExecution_IR.html#x277>x277</a> = RegWrite(mem=<a href=PreExecution_IR.html#x272>x272</a>,data=<a href=PreExecution_IR.html#x276>x276</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x111<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x278>x278</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x272}, writes={x272})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x277>x277</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x277>x277</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x278>x278</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x278>x278</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 27<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x278>x278</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x279><a href=PreExecution_IR.html#x279>x279</a> = RegRead(mem=<a href=PreExecution_IR.html#x272>x272</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x235, 0031: x113<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x280>x280</a>, <a href=PreExecution_IR.html#x289>x289</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x272})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x279>x279</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x276>x276</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x276>x276</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x279>x279</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x279>x279</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x289>x289</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x288>x288</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 28<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x288>x288</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x320><a href=PreExecution_IR.html#x320>x320</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x130<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x343>x343</a>, <a href=PreExecution_IR.html#x362>x362</a>, <a href=PreExecution_IR.html#x366>x366</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x320>x320</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x366>x366</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x366>x366</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x366>x366</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x343>x343</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x343><a href=PreExecution_IR.html#x343>x343</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x320>x320</a>,data=<a href=PreExecution_IR.html#x341>x341</a>,ens=[<a href=PreExecution_IR.html#x342>x342</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x151<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x347>x347</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x320}, writes={x320})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x343>x343</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b240>b240</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b240>b240</a>:[<a href=PreExecution_IR.html#b240>b240</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b240>b240</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x343>x343</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b240>b240</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 94<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 3.2<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x321><a href=PreExecution_IR.html#x321>x321</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0035: x131<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x359>x359</a>, <a href=PreExecution_IR.html#x362>x362</a>, <a href=PreExecution_IR.html#x366>x366</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x321>x321</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x366>x366</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x366>x366</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x366>x366</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x359>x359</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x359><a href=PreExecution_IR.html#x359>x359</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x321>x321</a>,data=<a href=PreExecution_IR.html#x358>x358</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x173<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x321}, writes={x321})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x359>x359</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b240>b240</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b158>b158</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b240>b240</a>:[<a href=PreExecution_IR.html#b240>b240</a>],<a href=PreExecution_IR.html#b158>b158</a>:[<a href=PreExecution_IR.html#b158>b158</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b240>b240</a>:0,<a href=PreExecution_IR.html#b158>b158</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x359>x359</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b240>b240</a>:1,<a href=PreExecution_IR.html#b158>b158</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x357>x357</a>, <a href=PreExecution_IR.html#x351>x351</a>, <a href=PreExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 110<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 5.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x322><a href=PreExecution_IR.html#x322>x322</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0035: x132<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x362>x362</a>, <a href=PreExecution_IR.html#x363>x363</a>, <a href=PreExecution_IR.html#x366>x366</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x322>x322</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x366>x366</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x366>x366</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 70<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x366>x366</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x363>x363</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x363><a href=PreExecution_IR.html#x363>x363</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x322>x322</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x177<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x364>x364</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x322}, writes={x322})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x363>x363</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b240>b240</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b240>b240</a>:[<a href=PreExecution_IR.html#b240>b240</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b240>b240</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x363>x363</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b240>b240</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x363>x363</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x364>x364</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x364>x364</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 113<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x364>x364</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x325><a href=PreExecution_IR.html#x325>x325</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x133<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x344>x344</a>, <a href=PreExecution_IR.html#x351>x351</a>, <a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x325>x325</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 75<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x344>x344</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x344><a href=PreExecution_IR.html#x344>x344</a> = RegWrite(mem=<a href=PreExecution_IR.html#x325>x325</a>,data=<a href=PreExecution_IR.html#x332>x332</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x152<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x347>x347</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x325}, writes={x325})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x344>x344</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x344>x344</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 95<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.6<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x351><a href=PreExecution_IR.html#x351>x351</a> = RegRead(mem=<a href=PreExecution_IR.html#x325>x325</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x164<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x352>x352</a>, <a href=PreExecution_IR.html#x356>x356</a>, <a href=PreExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x325})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x351>x351</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 102<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x326><a href=PreExecution_IR.html#x326>x326</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x134<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x345>x345</a>, <a href=PreExecution_IR.html#x353>x353</a>, <a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x326>x326</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 76<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x345>x345</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x345><a href=PreExecution_IR.html#x345>x345</a> = RegWrite(mem=<a href=PreExecution_IR.html#x326>x326</a>,data=<a href=PreExecution_IR.html#x333>x333</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x153<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x347>x347</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x326}, writes={x326})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x345>x345</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x345>x345</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 96<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 2.6<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x353><a href=PreExecution_IR.html#x353>x353</a> = RegRead(mem=<a href=PreExecution_IR.html#x326>x326</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x166<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x354>x354</a>, <a href=PreExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x326})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x353>x353</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 104<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x327><a href=PreExecution_IR.html#x327>x327</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x135<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x346>x346</a>, <a href=PreExecution_IR.html#x348>x348</a>, <a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 77<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x346>x346</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x346><a href=PreExecution_IR.html#x346>x346</a> = RegWrite(mem=<a href=PreExecution_IR.html#x327>x327</a>,data=<a href=PreExecution_IR.html#x336>x336</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x154<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x347>x347</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x327}, writes={x327})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x346>x346</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x346>x346</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 97<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 3.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x348><a href=PreExecution_IR.html#x348>x348</a> = RegRead(mem=<a href=PreExecution_IR.html#x327>x327</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x236, 0031: x156<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x349>x349</a>, <a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x327})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x335>x335</a>],m=16)],b=0),allIters={<a href=PreExecution_IR.html#x335>x335</a>:[<a href=PreExecution_IR.html#b240>b240</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x348>x348</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 98<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x367><a href=PreExecution_IR.html#x367>x367</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x184<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x390>x390</a>, <a href=PreExecution_IR.html#x409>x409</a>, <a href=PreExecution_IR.html#x413>x413</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x367>x367</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x413>x413</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x413>x413</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 115<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x413>x413</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x390>x390</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x390><a href=PreExecution_IR.html#x390>x390</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x367>x367</a>,data=<a href=PreExecution_IR.html#x388>x388</a>,ens=[<a href=PreExecution_IR.html#x389>x389</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x205<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x394>x394</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x367}, writes={x367})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x390>x390</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b245>b245</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b245>b245</a>:[<a href=PreExecution_IR.html#b245>b245</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b245>b245</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x390>x390</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b245>b245</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 141<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 3.2<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x368><a href=PreExecution_IR.html#x368>x368</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0035: x185<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x406>x406</a>, <a href=PreExecution_IR.html#x409>x409</a>, <a href=PreExecution_IR.html#x413>x413</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x368>x368</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x413>x413</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x413>x413</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 116<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x413>x413</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x406>x406</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x406><a href=PreExecution_IR.html#x406>x406</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x368>x368</a>,data=<a href=PreExecution_IR.html#x405>x405</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x227<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x407>x407</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x368}, writes={x368})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x406>x406</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b245>b245</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b212>b212</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b245>b245</a>:[<a href=PreExecution_IR.html#b245>b245</a>],<a href=PreExecution_IR.html#b212>b212</a>:[<a href=PreExecution_IR.html#b212>b212</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b245>b245</a>:0,<a href=PreExecution_IR.html#b212>b212</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x406>x406</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b245>b245</a>:1,<a href=PreExecution_IR.html#b212>b212</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x404>x404</a>, <a href=PreExecution_IR.html#x398>x398</a>, <a href=PreExecution_IR.html#x400>x400</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x407>x407</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 157<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x407>x407</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 5.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x369><a href=PreExecution_IR.html#x369>x369</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0035: x186<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x409>x409</a>, <a href=PreExecution_IR.html#x410>x410</a>, <a href=PreExecution_IR.html#x413>x413</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x369>x369</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x413>x413</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x413>x413</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 117<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x413>x413</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x410>x410</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x410><a href=PreExecution_IR.html#x410>x410</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x369>x369</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x231<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x411>x411</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x369}, writes={x369})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x410>x410</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b245>b245</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b245>b245</a>:[<a href=PreExecution_IR.html#b245>b245</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b245>b245</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x410>x410</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b245>b245</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x410>x410</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x411>x411</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x411>x411</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 160<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x411>x411</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x372><a href=PreExecution_IR.html#x372>x372</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x187<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x391>x391</a>, <a href=PreExecution_IR.html#x398>x398</a>, <a href=PreExecution_IR.html#x408>x408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x372>x372</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x408>x408</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x408>x408</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 122<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x408>x408</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x398>x398</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x391>x391</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x391><a href=PreExecution_IR.html#x391>x391</a> = RegWrite(mem=<a href=PreExecution_IR.html#x372>x372</a>,data=<a href=PreExecution_IR.html#x379>x379</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x206<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x394>x394</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x372}, writes={x372})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x391>x391</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x391>x391</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 142<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.6<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x398><a href=PreExecution_IR.html#x398>x398</a> = RegRead(mem=<a href=PreExecution_IR.html#x372>x372</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x218<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x399>x399</a>, <a href=PreExecution_IR.html#x403>x403</a>, <a href=PreExecution_IR.html#x407>x407</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x372})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x398>x398</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x398>x398</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x398>x398</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x407>x407</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 149<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x407>x407</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x373><a href=PreExecution_IR.html#x373>x373</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x188<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x392>x392</a>, <a href=PreExecution_IR.html#x400>x400</a>, <a href=PreExecution_IR.html#x408>x408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x373>x373</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x408>x408</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x408>x408</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 123<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x408>x408</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x400>x400</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x392>x392</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x392><a href=PreExecution_IR.html#x392>x392</a> = RegWrite(mem=<a href=PreExecution_IR.html#x373>x373</a>,data=<a href=PreExecution_IR.html#x380>x380</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x207<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x394>x394</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x373}, writes={x373})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x392>x392</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x392>x392</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 143<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 2.6<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x400><a href=PreExecution_IR.html#x400>x400</a> = RegRead(mem=<a href=PreExecution_IR.html#x373>x373</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x220<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x401>x401</a>, <a href=PreExecution_IR.html#x407>x407</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x373})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x400>x400</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x400>x400</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x400>x400</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x407>x407</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 151<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x407>x407</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x374><a href=PreExecution_IR.html#x374>x374</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x189<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x393>x393</a>, <a href=PreExecution_IR.html#x395>x395</a>, <a href=PreExecution_IR.html#x408>x408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x374>x374</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x408>x408</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x408>x408</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 124<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x408>x408</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x395>x395</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x393>x393</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x393><a href=PreExecution_IR.html#x393>x393</a> = RegWrite(mem=<a href=PreExecution_IR.html#x374>x374</a>,data=<a href=PreExecution_IR.html#x383>x383</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x208<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x394>x394</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x374}, writes={x374})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x393>x393</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x393>x393</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 144<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 3.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x395><a href=PreExecution_IR.html#x395>x395</a> = RegRead(mem=<a href=PreExecution_IR.html#x374>x374</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x237, 0031: x210<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x396>x396</a>, <a href=PreExecution_IR.html#x408>x408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x374})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x395>x395</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x382>x382</a>],m=16)],b=0),allIters={<a href=PreExecution_IR.html#x382>x382</a>:[<a href=PreExecution_IR.html#b245>b245</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x395>x395</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x395>x395</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x408>x408</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 145<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x407>x407</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x249><a href=PostExecution_IR.html#x249>x249</a> = DRAMHostNew(dims=[6],zero=0.0)</h3>
<text><strong>Name</strong>: inDRAM<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:13:25<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x2<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x252>x252</a>, <a href=PostExecution_IR.html#x263>x263</a>, <a href=PostExecution_IR.html#x265>x265</a>, <a href=PostExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x249>x249</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x250><a href=PostExecution_IR.html#x250>x250</a> = DRAMHostNew(dims=[3, 2],zero=0.0)</h3>
<text><strong>Name</strong>: realDRAM<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:14:27<br></text>
<text><strong>Type</strong>: DRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x3<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x339>x339</a>, <a href=PostExecution_IR.html#x342>x342</a>, <a href=PostExecution_IR.html#x362>x362</a>, <a href=PostExecution_IR.html#x416>x416</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x250>x250</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x251><a href=PostExecution_IR.html#x251>x251</a> = DRAMHostNew(dims=[3, 2],zero=0.0)</h3>
<text><strong>Name</strong>: imagDRAM<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:15:27<br></text>
<text><strong>Type</strong>: DRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x4<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x386>x386</a>, <a href=PostExecution_IR.html#x389>x389</a>, <a href=PostExecution_IR.html#x409>x409</a>, <a href=PostExecution_IR.html#x418>x418</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x251>x251</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x253><a href=PostExecution_IR.html#x253>x253</a> = SRAMNew(dims=[4],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: winSRAM<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:20:28<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x6<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x293>x293</a>, <a href=PostExecution_IR.html#x302>x302</a>, <a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x253>x253</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x302>x302</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x293>x293</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x293><a href=PostExecution_IR.html#x293>x293</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x253>x253</a>,data=1,addr=[<a href=PostExecution_IR.html#b15>b15</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:29:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x17<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x253}, writes={x253})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x293>x293</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b15>b15</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b15>b15</a>:[<a href=PostExecution_IR.html#b15>b15</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b15>b15</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x293>x293</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b15>b15</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 41<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x302><a href=PostExecution_IR.html#x302>x302</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x253>x253</a>,addr=[<a href=PostExecution_IR.html#b23>b23</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:33:49<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x28<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x303>x303</a>, <a href=PostExecution_IR.html#x305>x305</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x253})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x302>x302</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b23>b23</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b23>b23</a>:[<a href=PostExecution_IR.html#b23>b23</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b23>b23</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x302>x302</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b23>b23</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x302>x302</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 51<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x254><a href=PostExecution_IR.html#x254>x254</a> = SRAMNew(dims=[6],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: inSRAM<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:21:27<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x7<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x287>x287</a>, <a href=PostExecution_IR.html#x301>x301</a>, <a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x254>x254</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x301>x301</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x287>x287</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x287><a href=PostExecution_IR.html#x287>x287</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x254>x254</a>,data=<a href=PostExecution_IR.html#x286>x286</a>,addr=[<a href=PostExecution_IR.html#b115>b115</a>],ens=[<a href=PostExecution_IR.html#x285>x285</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x122<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x288>x288</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x254}, writes={x254})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x287>x287</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b115>b115</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b115>b115</a>:[<a href=PostExecution_IR.html#b115>b115</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b115>b115</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x287>x287</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b115>b115</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x286>x286</a>, <a href=PostExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 37<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x301><a href=PostExecution_IR.html#x301>x301</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x254>x254</a>,addr=[<a href=PostExecution_IR.html#x300>x300</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:33:28<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x27<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x303>x303</a>, <a href=PostExecution_IR.html#x305>x305</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x254})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x301>x301</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=2)],b=0),i=<a href=PostExecution_IR.html#b20>b20</a>), AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b23>b23</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b20>b20</a>:[<a href=PostExecution_IR.html#b20>b20</a>],<a href=PostExecution_IR.html#b23>b23</a>:[<a href=PostExecution_IR.html#b23>b23</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b20>b20</a>:0,<a href=PostExecution_IR.html#b23>b23</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x301>x301</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b20>b20</a>:2,<a href=PostExecution_IR.html#b23>b23</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x301>x301</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 50<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x255><a href=PostExecution_IR.html#x255>x255</a> = SRAMNew(dims=[4],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: frame<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:22:26<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x8<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x304>x304</a>, <a href=PostExecution_IR.html#x308>x308</a>, <a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x255>x255</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x304>x304</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x304><a href=PostExecution_IR.html#x304>x304</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x255>x255</a>,data=<a href=PostExecution_IR.html#x303>x303</a>,addr=[<a href=PostExecution_IR.html#b23>b23</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:33:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x30<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x305>x305</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x255}, writes={x255})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x304>x304</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b23>b23</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b23>b23</a>:[<a href=PostExecution_IR.html#b23>b23</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b23>b23</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x304>x304</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b23>b23</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x301>x301</a>, <a href=PostExecution_IR.html#x302>x302</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 53<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 13.2<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x308><a href=PostExecution_IR.html#x308>x308</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x255>x255</a>,addr=[<a href=PostExecution_IR.html#b33>b33</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:37:26<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x35<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x309>x309</a>, <a href=PostExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x255})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b33>b33</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b33>b33</a>:[<a href=PostExecution_IR.html#b33>b33</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b33>b33</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x308>x308</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b33>b33</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x256><a href=PostExecution_IR.html#x256>x256</a> = SRAMNew(dims=[3],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: real<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:23:25<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x9<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x309>x309</a>, <a href=PostExecution_IR.html#x314>x314</a>, <a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x309>x309</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x309><a href=PostExecution_IR.html#x309>x309</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x256>x256</a>,data=<a href=PostExecution_IR.html#x308>x308</a>,addr=[<a href=PostExecution_IR.html#b33>b33</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:37:19<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x36<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x256}, writes={x256})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x309>x309</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b33>b33</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b33>b33</a>:[<a href=PostExecution_IR.html#b33>b33</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b33>b33</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x309>x309</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b33>b33</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 58<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 4.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x314><a href=PostExecution_IR.html#x314>x314</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x256>x256</a>,addr=[<a href=PostExecution_IR.html#b40>b40</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:42:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x42<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x315>x315</a>, <a href=PostExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x256})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b40>b40</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b40>b40</a>:[<a href=PostExecution_IR.html#b40>b40</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b40>b40</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x314>x314</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b40>b40</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x257><a href=PostExecution_IR.html#x257>x257</a> = SRAMNew(dims=[3],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: imag<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:24:25<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x10<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x310>x310</a>, <a href=PostExecution_IR.html#x316>x316</a>, <a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x257>x257</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x316>x316</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x310>x310</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x310><a href=PostExecution_IR.html#x310>x310</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x257>x257</a>,data=0.0,addr=[<a href=PostExecution_IR.html#b33>b33</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:38:19<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x37<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x257}, writes={x257})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x310>x310</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b33>b33</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b33>b33</a>:[<a href=PostExecution_IR.html#b33>b33</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b33>b33</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x310>x310</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b33>b33</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 59<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x316><a href=PostExecution_IR.html#x316>x316</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x257>x257</a>,addr=[<a href=PostExecution_IR.html#b40>b40</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:43:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x44<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x317>x317</a>, <a href=PostExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x257})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x316>x316</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b40>b40</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b40>b40</a>:[<a href=PostExecution_IR.html#b40>b40</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b40>b40</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x316>x316</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b40>b40</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x316>x316</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 65<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x258><a href=PostExecution_IR.html#x258>x258</a> = SRAMNew(dims=[3, 2],evidence$1=SRAM2[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: real2D<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:25:27<br></text>
<text><strong>Type</strong>: SRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x11<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x315>x315</a>, <a href=PostExecution_IR.html#x357>x357</a>, <a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x258>x258</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x357>x357</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x315>x315</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x315><a href=PostExecution_IR.html#x315>x315</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x258>x258</a>,data=<a href=PostExecution_IR.html#x314>x314</a>,addr=[<a href=PostExecution_IR.html#b40>b40</a>, <a href=PostExecution_IR.html#b20>b20</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:42:24<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x43<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x258}, writes={x258})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x315>x315</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b40>b40</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b40>b40</a>:[<a href=PostExecution_IR.html#b40>b40</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b40>b40</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b20>b20</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b20>b20</a>:[<a href=PostExecution_IR.html#b20>b20</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b20>b20</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x315>x315</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b40>b40</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b20>b20</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 64<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 4.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x357><a href=PostExecution_IR.html#x357>x357</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x258>x258</a>,addr=[<a href=PostExecution_IR.html#b240>b240</a>, <a href=PostExecution_IR.html#x356>x356</a>],ens=[<a href=PostExecution_IR.html#x355>x355</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x171<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x358>x358</a>, <a href=PostExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x258})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x357>x357</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b240>b240</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b240>b240</a>:[<a href=PostExecution_IR.html#b240>b240</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b240>b240</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=-2)],b=0),i=<a href=PostExecution_IR.html#b240>b240</a>), AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b158>b158</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x329>x329</a>],m=16)],b=0),allIters={<a href=PostExecution_IR.html#x329>x329</a>:[<a href=PostExecution_IR.html#b240>b240</a>],<a href=PostExecution_IR.html#b240>b240</a>:[<a href=PostExecution_IR.html#b240>b240</a>],<a href=PostExecution_IR.html#b158>b158</a>:[<a href=PostExecution_IR.html#b158>b158</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b240>b240</a>:0,<a href=PostExecution_IR.html#b158>b158</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x357>x357</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b240>b240</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b240>b240</a>:-2,<a href=PostExecution_IR.html#b158>b158</a>:1,<a href=PostExecution_IR.html#b457>b457</a>:16},c=0,allIters={<a href=PostExecution_IR.html#b457>b457</a>:[<a href=PostExecution_IR.html#b240>b240</a>]})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x357>x357</a>, <a href=PostExecution_IR.html#x351>x351</a>, <a href=PostExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 108<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x259><a href=PostExecution_IR.html#x259>x259</a> = SRAMNew(dims=[3, 2],evidence$1=SRAM2[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: imag2D<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:26:27<br></text>
<text><strong>Type</strong>: SRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x12<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x317>x317</a>, <a href=PostExecution_IR.html#x404>x404</a>, <a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x259>x259</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x404>x404</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x317>x317</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x317><a href=PostExecution_IR.html#x317>x317</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x259>x259</a>,data=<a href=PostExecution_IR.html#x316>x316</a>,addr=[<a href=PostExecution_IR.html#b40>b40</a>, <a href=PostExecution_IR.html#b20>b20</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:43:24<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x45<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x259}, writes={x259})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x317>x317</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b40>b40</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b40>b40</a>:[<a href=PostExecution_IR.html#b40>b40</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b40>b40</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b20>b20</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b20>b20</a>:[<a href=PostExecution_IR.html#b20>b20</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b20>b20</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x317>x317</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b40>b40</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b20>b20</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x316>x316</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 66<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 4.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x404><a href=PostExecution_IR.html#x404>x404</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x259>x259</a>,addr=[<a href=PostExecution_IR.html#b245>b245</a>, <a href=PostExecution_IR.html#x403>x403</a>],ens=[<a href=PostExecution_IR.html#x402>x402</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x225<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x405>x405</a>, <a href=PostExecution_IR.html#x407>x407</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x259})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x404>x404</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b245>b245</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b245>b245</a>:[<a href=PostExecution_IR.html#b245>b245</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b245>b245</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=-2)],b=0),i=<a href=PostExecution_IR.html#b245>b245</a>), AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b212>b212</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x376>x376</a>],m=16)],b=0),allIters={<a href=PostExecution_IR.html#x376>x376</a>:[<a href=PostExecution_IR.html#b245>b245</a>],<a href=PostExecution_IR.html#b245>b245</a>:[<a href=PostExecution_IR.html#b245>b245</a>],<a href=PostExecution_IR.html#b212>b212</a>:[<a href=PostExecution_IR.html#b212>b212</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b245>b245</a>:0,<a href=PostExecution_IR.html#b212>b212</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x404>x404</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b245>b245</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b245>b245</a>:-2,<a href=PostExecution_IR.html#b212>b212</a>:1,<a href=PostExecution_IR.html#b458>b458</a>:16},c=0,allIters={<a href=PostExecution_IR.html#b458>b458</a>:[<a href=PostExecution_IR.html#b245>b245</a>]})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x404>x404</a>, <a href=PostExecution_IR.html#x398>x398</a>, <a href=PostExecution_IR.html#x400>x400</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 155<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x260><a href=PostExecution_IR.html#x260>x260</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x91<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x266>x266</a>, <a href=PostExecution_IR.html#x270>x270</a>, <a href=PostExecution_IR.html#x290>x290</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x260>x260</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 8<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x266>x266</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x266><a href=PostExecution_IR.html#x266>x266</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x260>x260</a>,data=<a href=PostExecution_IR.html#x264>x264</a>,ens=[<a href=PostExecution_IR.html#x265>x265</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x97<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x269>x269</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x260}, writes={x260})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x266>x266</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x266>x266</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 15<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x261><a href=PostExecution_IR.html#x261>x261</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x92<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x268>x268</a>, <a href=PostExecution_IR.html#x273>x273</a>, <a href=PostExecution_IR.html#x290>x290</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x261>x261</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 9<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x268>x268</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x268><a href=PostExecution_IR.html#x268>x268</a> = FIFOEnq(mem=<a href=PostExecution_IR.html#x261>x261</a>,data=<a href=PostExecution_IR.html#x267>x267</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x99<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x269>x269</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x261}, writes={x261})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x268>x268</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x268>x268</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 17<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x273><a href=PostExecution_IR.html#x273>x273</a> = FIFODeq(mem=<a href=PostExecution_IR.html#x261>x261</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x105<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x274>x274</a>, <a href=PostExecution_IR.html#x276>x276</a>, <a href=PostExecution_IR.html#x278>x278</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x261}, writes={x261})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x273>x273</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 23<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x262><a href=PostExecution_IR.html#x262>x262</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x93<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x270>x270</a>, <a href=PostExecution_IR.html#x286>x286</a>, <a href=PostExecution_IR.html#x290>x290</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x262>x262</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 10<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x286>x286</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x286><a href=PostExecution_IR.html#x286>x286</a> = StreamInRead(mem=<a href=PostExecution_IR.html#x262>x262</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x121<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x287>x287</a>, <a href=PostExecution_IR.html#x288>x288</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x262}, writes={x262})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x286>x286</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b115>b115</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b115>b115</a>:[<a href=PostExecution_IR.html#b115>b115</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b115>b115</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x286>x286</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b115>b115</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x286>x286</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x271><a href=PostExecution_IR.html#x271>x271</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x103<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x275>x275</a>, <a href=PostExecution_IR.html#x283>x283</a>, <a href=PostExecution_IR.html#x289>x289</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 20<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x275>x275</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x275><a href=PostExecution_IR.html#x275>x275</a> = RegWrite(mem=<a href=PostExecution_IR.html#x271>x271</a>,data=<a href=PostExecution_IR.html#x274>x274</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x109<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x278>x278</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x271}, writes={x271})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x275>x275</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x275>x275</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x283><a href=PostExecution_IR.html#x283>x283</a> = RegRead(mem=<a href=PostExecution_IR.html#x271>x271</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x118<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x284>x284</a>, <a href=PostExecution_IR.html#x288>x288</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x271})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x283>x283</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 33<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x272><a href=PostExecution_IR.html#x272>x272</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x104<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x277>x277</a>, <a href=PostExecution_IR.html#x279>x279</a>, <a href=PostExecution_IR.html#x289>x289</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 21<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x279>x279</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x277>x277</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x277><a href=PostExecution_IR.html#x277>x277</a> = RegWrite(mem=<a href=PostExecution_IR.html#x272>x272</a>,data=<a href=PostExecution_IR.html#x276>x276</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x111<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x278>x278</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x272}, writes={x272})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x277>x277</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x277>x277</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 27<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x279><a href=PostExecution_IR.html#x279>x279</a> = RegRead(mem=<a href=PostExecution_IR.html#x272>x272</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x235, 0031: x113<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x280>x280</a>, <a href=PostExecution_IR.html#x289>x289</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x272})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x279>x279</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x276>x276</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x276>x276</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x279>x279</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x279>x279</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 28<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x320><a href=PostExecution_IR.html#x320>x320</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x130<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x343>x343</a>, <a href=PostExecution_IR.html#x362>x362</a>, <a href=PostExecution_IR.html#x366>x366</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x320>x320</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x343>x343</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x343><a href=PostExecution_IR.html#x343>x343</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x320>x320</a>,data=<a href=PostExecution_IR.html#x341>x341</a>,ens=[<a href=PostExecution_IR.html#x342>x342</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x151<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x347>x347</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x320}, writes={x320})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x343>x343</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b240>b240</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b240>b240</a>:[<a href=PostExecution_IR.html#b240>b240</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b240>b240</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x343>x343</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b240>b240</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 94<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 3.2<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x321><a href=PostExecution_IR.html#x321>x321</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0035: x131<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x359>x359</a>, <a href=PostExecution_IR.html#x362>x362</a>, <a href=PostExecution_IR.html#x366>x366</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x321>x321</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x359>x359</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x359><a href=PostExecution_IR.html#x359>x359</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x321>x321</a>,data=<a href=PostExecution_IR.html#x358>x358</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x173<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x321}, writes={x321})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x359>x359</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b240>b240</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b158>b158</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b240>b240</a>:[<a href=PostExecution_IR.html#b240>b240</a>],<a href=PostExecution_IR.html#b158>b158</a>:[<a href=PostExecution_IR.html#b158>b158</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b240>b240</a>:0,<a href=PostExecution_IR.html#b158>b158</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x359>x359</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b240>b240</a>:1,<a href=PostExecution_IR.html#b158>b158</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x357>x357</a>, <a href=PostExecution_IR.html#x351>x351</a>, <a href=PostExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 110<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 5.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x322><a href=PostExecution_IR.html#x322>x322</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0035: x132<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x362>x362</a>, <a href=PostExecution_IR.html#x363>x363</a>, <a href=PostExecution_IR.html#x366>x366</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x322>x322</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 70<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x363>x363</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x363><a href=PostExecution_IR.html#x363>x363</a> = StreamInRead(mem=<a href=PostExecution_IR.html#x322>x322</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x177<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x364>x364</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x322}, writes={x322})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x363>x363</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b240>b240</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b240>b240</a>:[<a href=PostExecution_IR.html#b240>b240</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b240>b240</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x363>x363</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b240>b240</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x363>x363</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x364>x364</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x364>x364</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 113<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x364>x364</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x325><a href=PostExecution_IR.html#x325>x325</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x133<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x344>x344</a>, <a href=PostExecution_IR.html#x351>x351</a>, <a href=PostExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x325>x325</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 75<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x344>x344</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x344><a href=PostExecution_IR.html#x344>x344</a> = RegWrite(mem=<a href=PostExecution_IR.html#x325>x325</a>,data=<a href=PostExecution_IR.html#x332>x332</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x152<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x347>x347</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x325}, writes={x325})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x344>x344</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x344>x344</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 95<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.6<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x351><a href=PostExecution_IR.html#x351>x351</a> = RegRead(mem=<a href=PostExecution_IR.html#x325>x325</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x164<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x352>x352</a>, <a href=PostExecution_IR.html#x356>x356</a>, <a href=PostExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x325})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x351>x351</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 102<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x326><a href=PostExecution_IR.html#x326>x326</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x134<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x345>x345</a>, <a href=PostExecution_IR.html#x353>x353</a>, <a href=PostExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x326>x326</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 76<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x345>x345</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x345><a href=PostExecution_IR.html#x345>x345</a> = RegWrite(mem=<a href=PostExecution_IR.html#x326>x326</a>,data=<a href=PostExecution_IR.html#x333>x333</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x153<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x347>x347</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x326}, writes={x326})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x345>x345</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x345>x345</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 96<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 2.6<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x353><a href=PostExecution_IR.html#x353>x353</a> = RegRead(mem=<a href=PostExecution_IR.html#x326>x326</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x166<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x354>x354</a>, <a href=PostExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x326})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x353>x353</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 104<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x327><a href=PostExecution_IR.html#x327>x327</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x135<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x346>x346</a>, <a href=PostExecution_IR.html#x348>x348</a>, <a href=PostExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 77<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x346>x346</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x346><a href=PostExecution_IR.html#x346>x346</a> = RegWrite(mem=<a href=PostExecution_IR.html#x327>x327</a>,data=<a href=PostExecution_IR.html#x336>x336</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x154<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x347>x347</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x327}, writes={x327})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x346>x346</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x346>x346</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 97<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 3.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x348><a href=PostExecution_IR.html#x348>x348</a> = RegRead(mem=<a href=PostExecution_IR.html#x327>x327</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x236, 0031: x156<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x349>x349</a>, <a href=PostExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x327})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x335>x335</a>],m=16)],b=0),allIters={<a href=PostExecution_IR.html#x335>x335</a>:[<a href=PostExecution_IR.html#b240>b240</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x348>x348</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 98<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x367><a href=PostExecution_IR.html#x367>x367</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x184<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x390>x390</a>, <a href=PostExecution_IR.html#x409>x409</a>, <a href=PostExecution_IR.html#x413>x413</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x367>x367</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 115<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x390>x390</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x390><a href=PostExecution_IR.html#x390>x390</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x367>x367</a>,data=<a href=PostExecution_IR.html#x388>x388</a>,ens=[<a href=PostExecution_IR.html#x389>x389</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x205<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x394>x394</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x367}, writes={x367})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x390>x390</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b245>b245</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b245>b245</a>:[<a href=PostExecution_IR.html#b245>b245</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b245>b245</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x390>x390</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b245>b245</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 141<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 3.2<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x368><a href=PostExecution_IR.html#x368>x368</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0035: x185<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x406>x406</a>, <a href=PostExecution_IR.html#x409>x409</a>, <a href=PostExecution_IR.html#x413>x413</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x368>x368</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 116<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x406>x406</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x406><a href=PostExecution_IR.html#x406>x406</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x368>x368</a>,data=<a href=PostExecution_IR.html#x405>x405</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x227<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x407>x407</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x368}, writes={x368})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x406>x406</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b245>b245</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b212>b212</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b245>b245</a>:[<a href=PostExecution_IR.html#b245>b245</a>],<a href=PostExecution_IR.html#b212>b212</a>:[<a href=PostExecution_IR.html#b212>b212</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b245>b245</a>:0,<a href=PostExecution_IR.html#b212>b212</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x406>x406</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b245>b245</a>:1,<a href=PostExecution_IR.html#b212>b212</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x404>x404</a>, <a href=PostExecution_IR.html#x398>x398</a>, <a href=PostExecution_IR.html#x400>x400</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 157<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 5.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x369><a href=PostExecution_IR.html#x369>x369</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0035: x186<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x409>x409</a>, <a href=PostExecution_IR.html#x410>x410</a>, <a href=PostExecution_IR.html#x413>x413</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x369>x369</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 117<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x410>x410</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x410><a href=PostExecution_IR.html#x410>x410</a> = StreamInRead(mem=<a href=PostExecution_IR.html#x369>x369</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x231<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x411>x411</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x369}, writes={x369})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x410>x410</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b245>b245</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b245>b245</a>:[<a href=PostExecution_IR.html#b245>b245</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b245>b245</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x410>x410</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b245>b245</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x410>x410</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x411>x411</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x411>x411</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 160<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x411>x411</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x372><a href=PostExecution_IR.html#x372>x372</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x187<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x391>x391</a>, <a href=PostExecution_IR.html#x398>x398</a>, <a href=PostExecution_IR.html#x408>x408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x372>x372</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 122<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x398>x398</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x391>x391</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x391><a href=PostExecution_IR.html#x391>x391</a> = RegWrite(mem=<a href=PostExecution_IR.html#x372>x372</a>,data=<a href=PostExecution_IR.html#x379>x379</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x206<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x394>x394</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x372}, writes={x372})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x391>x391</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x391>x391</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 142<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.6<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x398><a href=PostExecution_IR.html#x398>x398</a> = RegRead(mem=<a href=PostExecution_IR.html#x372>x372</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x218<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x399>x399</a>, <a href=PostExecution_IR.html#x403>x403</a>, <a href=PostExecution_IR.html#x407>x407</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x372})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x398>x398</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x398>x398</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x398>x398</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 149<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x373><a href=PostExecution_IR.html#x373>x373</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x188<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x392>x392</a>, <a href=PostExecution_IR.html#x400>x400</a>, <a href=PostExecution_IR.html#x408>x408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x373>x373</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 123<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x400>x400</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x392>x392</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x392><a href=PostExecution_IR.html#x392>x392</a> = RegWrite(mem=<a href=PostExecution_IR.html#x373>x373</a>,data=<a href=PostExecution_IR.html#x380>x380</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x207<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x394>x394</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x373}, writes={x373})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x392>x392</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x392>x392</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 143<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 2.6<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x400><a href=PostExecution_IR.html#x400>x400</a> = RegRead(mem=<a href=PostExecution_IR.html#x373>x373</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x220<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x401>x401</a>, <a href=PostExecution_IR.html#x407>x407</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x373})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x400>x400</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x400>x400</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x400>x400</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 151<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x374><a href=PostExecution_IR.html#x374>x374</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x189<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x393>x393</a>, <a href=PostExecution_IR.html#x395>x395</a>, <a href=PostExecution_IR.html#x408>x408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x374>x374</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 124<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x395>x395</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x393>x393</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x393><a href=PostExecution_IR.html#x393>x393</a> = RegWrite(mem=<a href=PostExecution_IR.html#x374>x374</a>,data=<a href=PostExecution_IR.html#x383>x383</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x208<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x394>x394</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x374}, writes={x374})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x393>x393</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x393>x393</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 144<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 3.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x395><a href=PostExecution_IR.html#x395>x395</a> = RegRead(mem=<a href=PostExecution_IR.html#x374>x374</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x237, 0031: x210<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x396>x396</a>, <a href=PostExecution_IR.html#x408>x408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x374})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x395>x395</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x382>x382</a>],m=16)],b=0),allIters={<a href=PostExecution_IR.html#x382>x382</a>:[<a href=PostExecution_IR.html#b245>b245</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x395>x395</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x395>x395</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 145<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x460><a href=IR.html#x460>x460</a> = DRAMHostNew(dims=[6],zero=0.0)</h3>
<text><strong>Name</strong>: inDRAM<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:13:25<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x249, 0035: x2<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x463>x463</a>, <a href=IR.html#x474>x474</a>, <a href=IR.html#x476>x476</a>, <a href=IR.html#x481>x481</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x460>x460</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x461><a href=IR.html#x461>x461</a> = DRAMHostNew(dims=[3, 2],zero=0.0)</h3>
<text><strong>Name</strong>: realDRAM<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:14:27<br></text>
<text><strong>Type</strong>: DRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x250, 0035: x3<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x574>x574</a>, <a href=IR.html#x577>x577</a>, <a href=IR.html#x603>x603</a>, <a href=IR.html#x666>x666</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x461>x461</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x462><a href=IR.html#x462>x462</a> = DRAMHostNew(dims=[3, 2],zero=0.0)</h3>
<text><strong>Name</strong>: imagDRAM<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:15:27<br></text>
<text><strong>Type</strong>: DRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x251, 0035: x4<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x630>x630</a>, <a href=IR.html#x633>x633</a>, <a href=IR.html#x659>x659</a>, <a href=IR.html#x668>x668</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x462>x462</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x464><a href=IR.html#x464>x464</a> = SRAMNew(dims=[4],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: winSRAM_0<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:20:28<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x253, 0035: x6<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x510>x510</a>, <a href=IR.html#x524>x524</a>, <a href=IR.html#x710>x710</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x464>x464</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x710>x710</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x710>x710</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x710>x710</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x253>x253</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x524>x524</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x510>x510</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x510><a href=IR.html#x510>x510</a> = SRAMBankedWrite(mem=<a href=IR.html#x464>x464</a>,data=[1],bank=[[0]],ofs=[<a href=IR.html#b508>b508</a>],enss=[[<a href=IR.html#b509>b509</a>]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:29:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x511>x511</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x464}, writes={x464})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x510>x510</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x511>x511</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x511>x511</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 41<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x511>x511</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x293>x293</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x524><a href=IR.html#x524>x524</a> = SRAMBankedRead(mem=<a href=IR.html#x464>x464</a>,bank=[[0]],ofs=[<a href=IR.html#b518>b518</a>],enss=[[<a href=IR.html#b519>b519</a>, <a href=IR.html#b515>b515</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:33:49<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x525>x525</a>, <a href=IR.html#x528>x528</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x464})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x524>x524</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x524>x524</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x528>x528</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x528>x528</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 51<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x528>x528</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x302>x302</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x465><a href=IR.html#x465>x465</a> = SRAMNew(dims=[6],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: inSRAM_0<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:21:27<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x254, 0035: x7<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x502>x502</a>, <a href=IR.html#x522>x522</a>, <a href=IR.html#x710>x710</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x465>x465</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x710>x710</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x710>x710</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x710>x710</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x254>x254</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x522>x522</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x502>x502</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x502><a href=IR.html#x502>x502</a> = SRAMBankedWrite(mem=<a href=IR.html#x465>x465</a>,data=[<a href=IR.html#x501>x501</a>],bank=[[0]],ofs=[<a href=IR.html#x713>x713</a>],enss=[[<a href=IR.html#x714>x714</a>, <a href=IR.html#x712>x712</a>]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x503>x503</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x465}, writes={x465})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x502>x502</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x497>x497</a>, <a href=IR.html#x500>x500</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x503>x503</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x503>x503</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 37<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x503>x503</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x287>x287</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x522><a href=IR.html#x522>x522</a> = SRAMBankedRead(mem=<a href=IR.html#x465>x465</a>,bank=[[0]],ofs=[<a href=IR.html#x521>x521</a>],enss=[[<a href=IR.html#x716>x716</a>, <a href=IR.html#x715>x715</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:33:28<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x523>x523</a>, <a href=IR.html#x528>x528</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x465})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x522>x522</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x522>x522</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x528>x528</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x528>x528</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 50<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x528>x528</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x301>x301</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x466><a href=IR.html#x466>x466</a> = SRAMNew(dims=[4],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: frame_0<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:22:26<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x255, 0035: x8<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x527>x527</a>, <a href=IR.html#x533>x533</a>, <a href=IR.html#x710>x710</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x466>x466</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x710>x710</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x710>x710</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x710>x710</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x255>x255</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x533>x533</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x527>x527</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x527><a href=IR.html#x527>x527</a> = SRAMBankedWrite(mem=<a href=IR.html#x466>x466</a>,data=[<a href=IR.html#x526>x526</a>],bank=[[0]],ofs=[<a href=IR.html#x720>x720</a>],enss=[[<a href=IR.html#x719>x719</a>, <a href=IR.html#x718>x718</a>]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:33:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x528>x528</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x466}, writes={x466})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x527>x527</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x522>x522</a>, <a href=IR.html#x524>x524</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x528>x528</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x528>x528</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 53<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x528>x528</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x304>x304</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 11.2<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x533><a href=IR.html#x533>x533</a> = SRAMBankedRead(mem=<a href=IR.html#x466>x466</a>,bank=[[0]],ofs=[<a href=IR.html#b531>b531</a>],enss=[[<a href=IR.html#b532>b532</a>, <a href=IR.html#b515>b515</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:37:26<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x534>x534</a>, <a href=IR.html#x537>x537</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x466})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x533>x533</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x533>x533</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x537>x537</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x537>x537</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x537>x537</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x308>x308</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x467><a href=IR.html#x467>x467</a> = SRAMNew(dims=[3],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: real_0<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:23:25<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x256, 0035: x9<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x535>x535</a>, <a href=IR.html#x542>x542</a>, <a href=IR.html#x710>x710</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x467>x467</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x710>x710</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x710>x710</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x710>x710</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x256>x256</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x542>x542</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x535>x535</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x535><a href=IR.html#x535>x535</a> = SRAMBankedWrite(mem=<a href=IR.html#x467>x467</a>,data=[<a href=IR.html#x534>x534</a>],bank=[[0]],ofs=[<a href=IR.html#x722>x722</a>],enss=[[<a href=IR.html#x723>x723</a>, <a href=IR.html#x721>x721</a>]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:37:19<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x537>x537</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x467}, writes={x467})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x535>x535</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x533>x533</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x537>x537</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x537>x537</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 58<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x537>x537</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x309>x309</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x542><a href=IR.html#x542>x542</a> = SRAMBankedRead(mem=<a href=IR.html#x467>x467</a>,bank=[[0]],ofs=[<a href=IR.html#b540>b540</a>],enss=[[<a href=IR.html#b541>b541</a>, <a href=IR.html#b515>b515</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:42:30<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x543>x543</a>, <a href=IR.html#x551>x551</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x467})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x542>x542</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x542>x542</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x551>x551</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x551>x551</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x551>x551</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x314>x314</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x468><a href=IR.html#x468>x468</a> = SRAMNew(dims=[3],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: imag_0<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:24:25<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x257, 0035: x10<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x536>x536</a>, <a href=IR.html#x548>x548</a>, <a href=IR.html#x710>x710</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x468>x468</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x710>x710</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x710>x710</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x710>x710</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x257>x257</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x548>x548</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x536>x536</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x536><a href=IR.html#x536>x536</a> = SRAMBankedWrite(mem=<a href=IR.html#x468>x468</a>,data=[0.0],bank=[[0]],ofs=[<a href=IR.html#b531>b531</a>],enss=[[<a href=IR.html#b532>b532</a>, <a href=IR.html#b515>b515</a>]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:38:19<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x537>x537</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x468}, writes={x468})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x536>x536</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x537>x537</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x537>x537</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 59<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x537>x537</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x310>x310</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x548><a href=IR.html#x548>x548</a> = SRAMBankedRead(mem=<a href=IR.html#x468>x468</a>,bank=[[0]],ofs=[<a href=IR.html#b540>b540</a>],enss=[[<a href=IR.html#b541>b541</a>, <a href=IR.html#b515>b515</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:43:30<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x549>x549</a>, <a href=IR.html#x551>x551</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x468})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x548>x548</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x548>x548</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x551>x551</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x551>x551</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 65<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x551>x551</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x316>x316</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x469><a href=IR.html#x469>x469</a> = SRAMNew(dims=[3, 2],evidence$1=SRAM2[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: real2D_0<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:25:27<br></text>
<text><strong>Type</strong>: SRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x258, 0035: x11<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x547>x547</a>, <a href=IR.html#x597>x597</a>, <a href=IR.html#x710>x710</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x469>x469</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x710>x710</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x710>x710</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x710>x710</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x258>x258</a><br></text>
<text><strong>Padding</strong>: [0, 0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x597>x597</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x547>x547</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x547><a href=IR.html#x547>x547</a> = SRAMBankedWrite(mem=<a href=IR.html#x469>x469</a>,data=[<a href=IR.html#x543>x543</a>],bank=[[0]],ofs=[<a href=IR.html#x725>x725</a>],enss=[[<a href=IR.html#x726>x726</a>, <a href=IR.html#x724>x724</a>]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:42:24<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x551>x551</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x469}, writes={x469})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x547>x547</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x542>x542</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x551>x551</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x551>x551</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 64<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x551>x551</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x315>x315</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x597><a href=IR.html#x597>x597</a> = SRAMBankedRead(mem=<a href=IR.html#x469>x469</a>,bank=[[0]],ofs=[<a href=IR.html#x596>x596</a>],enss=[[<a href=IR.html#x730>x730</a>, <a href=IR.html#x731>x731</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x598>x598</a>, <a href=IR.html#x601>x601</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x469})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x597>x597</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x597>x597</a>, <a href=IR.html#x588>x588</a>, <a href=IR.html#x590>x590</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x601>x601</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x601>x601</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 108<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x601>x601</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x357>x357</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x470><a href=IR.html#x470>x470</a> = SRAMNew(dims=[3, 2],evidence$1=SRAM2[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: imag2D_0<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:26:27<br></text>
<text><strong>Type</strong>: SRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x259, 0035: x12<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x550>x550</a>, <a href=IR.html#x653>x653</a>, <a href=IR.html#x710>x710</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x470>x470</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x710>x710</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x710>x710</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x710>x710</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x259>x259</a><br></text>
<text><strong>Padding</strong>: [0, 0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x653>x653</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x550>x550</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x550><a href=IR.html#x550>x550</a> = SRAMBankedWrite(mem=<a href=IR.html#x470>x470</a>,data=[<a href=IR.html#x549>x549</a>],bank=[[0]],ofs=[<a href=IR.html#x725>x725</a>],enss=[[<a href=IR.html#x726>x726</a>, <a href=IR.html#x724>x724</a>]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:43:24<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x551>x551</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x470}, writes={x470})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x550>x550</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x548>x548</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x551>x551</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x551>x551</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 66<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x551>x551</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x317>x317</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x653><a href=IR.html#x653>x653</a> = SRAMBankedRead(mem=<a href=IR.html#x470>x470</a>,bank=[[0]],ofs=[<a href=IR.html#x652>x652</a>],enss=[[<a href=IR.html#x738>x738</a>, <a href=IR.html#x737>x737</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x654>x654</a>, <a href=IR.html#x657>x657</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x470})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x653>x653</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x653>x653</a>, <a href=IR.html#x644>x644</a>, <a href=IR.html#x646>x646</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x657>x657</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x657>x657</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 155<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x657>x657</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x404>x404</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x471><a href=IR.html#x471>x471</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x260, 0035: x91<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x477>x477</a>, <a href=IR.html#x481>x481</a>, <a href=IR.html#x505>x505</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x471>x471</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x505>x505</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x505>x505</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 8<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x505>x505</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x477>x477</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x477><a href=IR.html#x477>x477</a> = StreamOutBankedWrite(mem=<a href=IR.html#x471>x471</a>,data=[<a href=IR.html#x475>x475</a>],enss=[[<a href=IR.html#x476>x476</a>]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x480>x480</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x471}, writes={x471})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x471>x471</a>, <a href=IR.html#x475>x475</a>, <a href=IR.html#x476>x476</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x477>x477</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x480>x480</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x480>x480</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 15<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x480>x480</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x266>x266</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x472><a href=IR.html#x472>x472</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x261, 0035: x92<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x479>x479</a>, <a href=IR.html#x484>x484</a>, <a href=IR.html#x505>x505</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x472>x472</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x505>x505</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x505>x505</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 9<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x505>x505</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x261>x261</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x484>x484</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x479>x479</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x479><a href=IR.html#x479>x479</a> = FIFOBankedEnq(mem=<a href=IR.html#x472>x472</a>,data=[<a href=IR.html#x478>x478</a>],enss=[[true]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x480>x480</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x472}, writes={x472})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x472>x472</a>, <a href=IR.html#x478>x478</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x479>x479</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x480>x480</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x480>x480</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 17<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x480>x480</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x268>x268</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x484><a href=IR.html#x484>x484</a> = FIFOBankedDeq(mem=<a href=IR.html#x472>x472</a>,enss=[[true]],evidence$15=Vec[IssuedCmd])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Vec[IssuedCmd]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x485>x485</a>, <a href=IR.html#x490>x490</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x472}, writes={x472})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x472>x472</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x484>x484</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x484>x484</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x490>x490</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x490>x490</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 23<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x490>x490</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x273>x273</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x473><a href=IR.html#x473>x473</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x262, 0035: x93<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x481>x481</a>, <a href=IR.html#x500>x500</a>, <a href=IR.html#x505>x505</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x473>x473</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x505>x505</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x505>x505</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 10<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x505>x505</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x500>x500</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x500><a href=IR.html#x500>x500</a> = StreamInBankedRead(mem=<a href=IR.html#x473>x473</a>,enss=[[<a href=IR.html#b495>b495</a>]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x711>x711</a>, <a href=IR.html#x503>x503</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x473}, writes={x473})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x473>x473</a>, <a href=IR.html#b495>b495</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x500>x500</a>, <a href=IR.html#x711>x711</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x500>x500</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x503>x503</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x503>x503</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x503>x503</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x286>x286</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x482><a href=IR.html#x482>x482</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x271, 0035: x103<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x487>x487</a>, <a href=IR.html#x497>x497</a>, <a href=IR.html#x504>x504</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x482>x482</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x504>x504</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x504>x504</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 20<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x504>x504</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x271>x271</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x497>x497</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x487>x487</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x487><a href=IR.html#x487>x487</a> = RegWrite(mem=<a href=IR.html#x482>x482</a>,data=<a href=IR.html#x486>x486</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x490>x490</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x482}, writes={x482})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x482>x482</a>, <a href=IR.html#x486>x486</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x487>x487</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x484>x484</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x490>x490</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x490>x490</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x490>x490</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x275>x275</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x497><a href=IR.html#x497>x497</a> = RegRead(mem=<a href=IR.html#x482>x482</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x498>x498</a>, <a href=IR.html#x503>x503</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x482})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x482>x482</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x497>x497</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x497>x497</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x503>x503</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x503>x503</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 33<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x503>x503</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x283>x283</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x483><a href=IR.html#x483>x483</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x272, 0035: x104<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x489>x489</a>, <a href=IR.html#x701>x701</a>, <a href=IR.html#x504>x504</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x483>x483</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x504>x504</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x504>x504</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 21<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x504>x504</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x272>x272</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x701>x701</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x489>x489</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x489><a href=IR.html#x489>x489</a> = RegWrite(mem=<a href=IR.html#x483>x483</a>,data=<a href=IR.html#x488>x488</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x490>x490</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x483}, writes={x483})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x483>x483</a>, <a href=IR.html#x488>x488</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x489>x489</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x484>x484</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x490>x490</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x490>x490</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 27<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x490>x490</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x277>x277</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x701><a href=IR.html#x701>x701</a> = RegRead(mem=<a href=IR.html#x483>x483</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x491<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x492>x492</a>, <a href=IR.html#x504>x504</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x483})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x701>x701</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x701>x701</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x504>x504</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x503>x503</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 28<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x503>x503</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x279>x279</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x553><a href=IR.html#x553>x553</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x320, 0035: x130<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x578>x578</a>, <a href=IR.html#x603>x603</a>, <a href=IR.html#x608>x608</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x553>x553</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x608>x608</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x608>x608</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x608>x608</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x578>x578</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x578><a href=IR.html#x578>x578</a> = StreamOutBankedWrite(mem=<a href=IR.html#x553>x553</a>,data=[<a href=IR.html#x576>x576</a>],enss=[[<a href=IR.html#x728>x728</a>]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x582>x582</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x553}, writes={x553})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x553>x553</a>, <a href=IR.html#x576>x576</a>, <a href=IR.html#x728>x728</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x578>x578</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x582>x582</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x582>x582</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 94<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x582>x582</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x343>x343</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 3.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x554><a href=IR.html#x554>x554</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0055: x321, 0035: x131<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x600>x600</a>, <a href=IR.html#x603>x603</a>, <a href=IR.html#x608>x608</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x554>x554</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x608>x608</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x608>x608</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x608>x608</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x600>x600</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x600><a href=IR.html#x600>x600</a> = StreamOutBankedWrite(mem=<a href=IR.html#x554>x554</a>,data=[<a href=IR.html#x599>x599</a>],enss=[[<a href=IR.html#x733>x733</a>]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x601>x601</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x554}, writes={x554})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x554>x554</a>, <a href=IR.html#x599>x599</a>, <a href=IR.html#x733>x733</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x600>x600</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x597>x597</a>, <a href=IR.html#x588>x588</a>, <a href=IR.html#x590>x590</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x601>x601</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x601>x601</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 110<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x601>x601</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x359>x359</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 4.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x555><a href=IR.html#x555>x555</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0055: x322, 0035: x132<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x603>x603</a>, <a href=IR.html#x604>x604</a>, <a href=IR.html#x608>x608</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x555>x555</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x608>x608</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x608>x608</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 70<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x608>x608</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x604>x604</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x604><a href=IR.html#x604>x604</a> = StreamInBankedRead(mem=<a href=IR.html#x555>x555</a>,enss=[[]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Vec[Bit]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x606>x606</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x555}, writes={x555})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x555>x555</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x604>x604</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x604>x604</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x606>x606</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x606>x606</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 113<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x606>x606</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x363>x363</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x560><a href=IR.html#x560>x560</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x325, 0035: x133<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x579>x579</a>, <a href=IR.html#x588>x588</a>, <a href=IR.html#x602>x602</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x560>x560</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x602>x602</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x602>x602</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 75<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x602>x602</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x325>x325</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x588>x588</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x579>x579</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x579><a href=IR.html#x579>x579</a> = RegWrite(mem=<a href=IR.html#x560>x560</a>,data=<a href=IR.html#x567>x567</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x582>x582</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x560}, writes={x560})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x560>x560</a>, <a href=IR.html#x567>x567</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x579>x579</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x582>x582</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x582>x582</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 95<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x582>x582</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x344>x344</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.6<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x588><a href=IR.html#x588>x588</a> = RegRead(mem=<a href=IR.html#x560>x560</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x589>x589</a>, <a href=IR.html#x593>x593</a>, <a href=IR.html#x601>x601</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x560})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x560>x560</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x588>x588</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x588>x588</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x601>x601</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x601>x601</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 102<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x601>x601</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x351>x351</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x561><a href=IR.html#x561>x561</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x326, 0035: x134<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x580>x580</a>, <a href=IR.html#x590>x590</a>, <a href=IR.html#x602>x602</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x561>x561</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x602>x602</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x602>x602</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 76<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x602>x602</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x326>x326</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x590>x590</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x580>x580</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x580><a href=IR.html#x580>x580</a> = RegWrite(mem=<a href=IR.html#x561>x561</a>,data=<a href=IR.html#x568>x568</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x582>x582</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x561}, writes={x561})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x561>x561</a>, <a href=IR.html#x568>x568</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x580>x580</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x582>x582</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x582>x582</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 96<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x582>x582</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x345>x345</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.6<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x590><a href=IR.html#x590>x590</a> = RegRead(mem=<a href=IR.html#x561>x561</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x591>x591</a>, <a href=IR.html#x601>x601</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x561})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x561>x561</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x590>x590</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x590>x590</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x601>x601</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x601>x601</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 104<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x601>x601</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x353>x353</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x562><a href=IR.html#x562>x562</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x327, 0035: x135<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x581>x581</a>, <a href=IR.html#x702>x702</a>, <a href=IR.html#x602>x602</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x562>x562</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x602>x602</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x602>x602</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 77<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x602>x602</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x327>x327</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x702>x702</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x581>x581</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x581><a href=IR.html#x581>x581</a> = RegWrite(mem=<a href=IR.html#x562>x562</a>,data=<a href=IR.html#x571>x571</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x582>x582</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x562}, writes={x562})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x562>x562</a>, <a href=IR.html#x571>x571</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x581>x581</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x582>x582</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x582>x582</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 97<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x582>x582</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x346>x346</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 3.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x702><a href=IR.html#x702>x702</a> = RegRead(mem=<a href=IR.html#x562>x562</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x583<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x584>x584</a>, <a href=IR.html#x602>x602</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x562})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x702>x702</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x702>x702</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x602>x602</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x601>x601</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 98<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x601>x601</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x348>x348</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x609><a href=IR.html#x609>x609</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x367, 0035: x184<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x634>x634</a>, <a href=IR.html#x659>x659</a>, <a href=IR.html#x664>x664</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x609>x609</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x664>x664</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x664>x664</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 115<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x664>x664</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x634>x634</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x634><a href=IR.html#x634>x634</a> = StreamOutBankedWrite(mem=<a href=IR.html#x609>x609</a>,data=[<a href=IR.html#x632>x632</a>],enss=[[<a href=IR.html#x735>x735</a>]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x638>x638</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x609}, writes={x609})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x609>x609</a>, <a href=IR.html#x632>x632</a>, <a href=IR.html#x735>x735</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x634>x634</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x638>x638</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x638>x638</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 141<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x638>x638</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x390>x390</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 3.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x610><a href=IR.html#x610>x610</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0055: x368, 0035: x185<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x656>x656</a>, <a href=IR.html#x659>x659</a>, <a href=IR.html#x664>x664</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x610>x610</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x664>x664</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x664>x664</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 116<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x664>x664</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x656>x656</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x656><a href=IR.html#x656>x656</a> = StreamOutBankedWrite(mem=<a href=IR.html#x610>x610</a>,data=[<a href=IR.html#x655>x655</a>],enss=[[<a href=IR.html#x740>x740</a>]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x657>x657</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x610}, writes={x610})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x610>x610</a>, <a href=IR.html#x655>x655</a>, <a href=IR.html#x740>x740</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x656>x656</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x653>x653</a>, <a href=IR.html#x644>x644</a>, <a href=IR.html#x646>x646</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x657>x657</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x657>x657</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 157<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x657>x657</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x406>x406</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 4.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x611><a href=IR.html#x611>x611</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0055: x369, 0035: x186<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x659>x659</a>, <a href=IR.html#x660>x660</a>, <a href=IR.html#x664>x664</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x611>x611</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x664>x664</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x664>x664</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 117<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x664>x664</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x660>x660</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x660><a href=IR.html#x660>x660</a> = StreamInBankedRead(mem=<a href=IR.html#x611>x611</a>,enss=[[]])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Vec[Bit]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x662>x662</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x611}, writes={x611})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x611>x611</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x660>x660</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x660>x660</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x662>x662</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x662>x662</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 160<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x662>x662</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x410>x410</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x616><a href=IR.html#x616>x616</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x372, 0035: x187<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x635>x635</a>, <a href=IR.html#x644>x644</a>, <a href=IR.html#x658>x658</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x616>x616</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x658>x658</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x658>x658</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 122<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x658>x658</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x372>x372</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x644>x644</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x635>x635</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x635><a href=IR.html#x635>x635</a> = RegWrite(mem=<a href=IR.html#x616>x616</a>,data=<a href=IR.html#x623>x623</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x638>x638</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x616}, writes={x616})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x616>x616</a>, <a href=IR.html#x623>x623</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x635>x635</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x638>x638</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x638>x638</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 142<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x638>x638</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x391>x391</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.6<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x644><a href=IR.html#x644>x644</a> = RegRead(mem=<a href=IR.html#x616>x616</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x645>x645</a>, <a href=IR.html#x649>x649</a>, <a href=IR.html#x657>x657</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x616})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x616>x616</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x644>x644</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x644>x644</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x657>x657</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x657>x657</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 149<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x657>x657</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x398>x398</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x617><a href=IR.html#x617>x617</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x373, 0035: x188<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x636>x636</a>, <a href=IR.html#x646>x646</a>, <a href=IR.html#x658>x658</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x617>x617</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x658>x658</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x658>x658</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 123<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x658>x658</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x373>x373</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x646>x646</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x636>x636</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x636><a href=IR.html#x636>x636</a> = RegWrite(mem=<a href=IR.html#x617>x617</a>,data=<a href=IR.html#x624>x624</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x638>x638</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x617}, writes={x617})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x617>x617</a>, <a href=IR.html#x624>x624</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x636>x636</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x638>x638</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x638>x638</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 143<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x638>x638</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x392>x392</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.6<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x646><a href=IR.html#x646>x646</a> = RegRead(mem=<a href=IR.html#x617>x617</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x647>x647</a>, <a href=IR.html#x657>x657</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x617})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x617>x617</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x646>x646</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x646>x646</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x657>x657</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x657>x657</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 151<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x657>x657</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x400>x400</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x618><a href=IR.html#x618>x618</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x374, 0035: x189<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x637>x637</a>, <a href=IR.html#x703>x703</a>, <a href=IR.html#x658>x658</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x618>x618</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x658>x658</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x658>x658</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 124<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x658>x658</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x374>x374</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x703>x703</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x637>x637</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x637><a href=IR.html#x637>x637</a> = RegWrite(mem=<a href=IR.html#x618>x618</a>,data=<a href=IR.html#x627>x627</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x638>x638</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x618}, writes={x618})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x618>x618</a>, <a href=IR.html#x627>x627</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x637>x637</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x638>x638</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x638>x638</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 144<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x638>x638</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x393>x393</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 3.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x703><a href=IR.html#x703>x703</a> = RegRead(mem=<a href=IR.html#x618>x618</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x639<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x640>x640</a>, <a href=IR.html#x658>x658</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x618})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x703>x703</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x703>x703</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x658>x658</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x657>x657</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 145<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x657>x657</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x395>x395</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
