
;; Function td_thr_set_event (td_thr_set_event, funcdef_no=46, decl_uid=5957, cgraph_uid=46, symbol_order=48)

Partition 1: size 8 align 8
	word
Partition 0: size 8 align 8
	eventmask

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18

;; Generating RTL for gimple basic block 19

;; Generating RTL for gimple basic block 20

;; Generating RTL for gimple basic block 21
Edge 8->19 redirected to 28
Edge 14->19 redirected to 29
Edge 15->19 redirected to 30


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 5->27 redirected to 26
Edge 7->27 redirected to 26
Forwarding edge 13->14 to 20 failed.
Forwarding edge 16->17 to 20 failed.
Forwarding edge 18->19 to 15 failed.
deleting block 27
Forwarding edge 28->29 to 26 failed.


try_optimize_cfg iteration 2

Forwarding edge 13->14 to 20 failed.
Forwarding edge 16->17 to 20 failed.
Forwarding edge 18->19 to 15 failed.
Forwarding edge 28->29 to 26 failed.


;;
;; Full RTL generated for this function:
;;
(note 25 0 33 NOTE_INSN_DELETED)
(note 33 25 26 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 26 33 27 2 (set (reg/v/f:DI 148 [ th ])
        (reg:DI 5 di [ th ])) td_thr_set_event.c:28 -1
     (nil))
(insn 27 26 28 2 (set (reg/v/f:DI 149 [ event ])
        (reg:DI 4 si [ event ])) td_thr_set_event.c:28 -1
     (nil))
(note 28 27 35 2 NOTE_INSN_FUNCTION_BEG)
(insn 35 28 36 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (symbol_ref:DI ("__td_debug") [flags 0x42]  <var_decl 0x2ae8ccc11360 __td_debug>) [1 __td_debug+0 S4 A32])
            (const_int 0 [0]))) td_thr_set_event.c:33 -1
     (nil))
(jump_insn 36 35 37 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) td_thr_set_event.c:33 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 42)
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 4 (set (reg:DI 1 dx)
        (const_int 17 [0x11])) td_thr_set_event.c:33 -1
     (nil))
(insn 39 38 40 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x2ae8ccc7e900 *.LC0>)) td_thr_set_event.c:33 -1
     (nil))
(insn 40 39 41 4 (set (reg:SI 5 di)
        (const_int 2 [0x2])) td_thr_set_event.c:33 -1
     (nil))
(call_insn 41 40 42 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2ae8cc99d288 write>) [0 write S1 A8])
            (const_int 0 [0]))) td_thr_set_event.c:33 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2ae8cc99d288 write>)
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(code_label 42 41 43 5 2 "" [1 uses])
(note 43 42 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 5 (set (reg/f:DI 150)
        (mem/f:DI (plus:DI (reg/v/f:DI 148 [ th ])
                (const_int 8 [0x8])) [3 th_24(D)->th_unique+0 S8 A64])) td_thr_set_event.c:36 -1
     (nil))
(insn 45 44 46 5 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [3 eventmask+0 S8 A64])
        (reg/f:DI 150)) td_thr_set_event.c:36 -1
     (nil))
(insn 46 45 47 5 (set (reg/f:DI 115 [ D.8861 ])
        (mem/f:DI (reg/v/f:DI 148 [ th ]) [3 th_24(D)->th_ta_p+0 S8 A64])) td_thr_set_event.c:36 -1
     (nil))
(insn 47 46 48 5 (parallel [
            (set (reg:DI 151)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_set_event.c:36 -1
     (nil))
(insn 48 47 49 5 (parallel [
            (set (reg:DI 152 [ D.8862 ])
                (plus:DI (reg/f:DI 115 [ D.8861 ])
                    (const_int 148 [0x94])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_set_event.c:36 -1
     (nil))
(insn 49 48 50 5 (set (reg:DI 37 r8)
        (reg:DI 151)) td_thr_set_event.c:36 -1
     (nil))
(insn 50 49 51 5 (set (reg:DI 2 cx)
        (const_int 0 [0])) td_thr_set_event.c:36 -1
     (nil))
(insn 51 50 52 5 (set (reg:SI 1 dx)
        (const_int 11 [0xb])) td_thr_set_event.c:36 -1
     (nil))
(insn 52 51 53 5 (set (reg:DI 4 si)
        (reg:DI 152 [ D.8862 ])) td_thr_set_event.c:36 -1
     (nil))
(insn 53 52 54 5 (set (reg:DI 5 di)
        (reg/f:DI 115 [ D.8861 ])) td_thr_set_event.c:36 -1
     (nil))
(call_insn 54 53 55 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_td_locate_field") [flags 0x43]  <function_decl 0x2ae8ccc470d8 _td_locate_field>) [0 _td_locate_field S1 A8])
            (const_int 0 [0]))) td_thr_set_event.c:36 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_td_locate_field") [flags 0x43]  <function_decl 0x2ae8ccc470d8 _td_locate_field>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 55 54 56 5 (set (reg/v:SI 117 [ err ])
        (reg:SI 0 ax)) td_thr_set_event.c:36 -1
     (nil))
(insn 56 55 57 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 117 [ err ])
            (const_int 0 [0]))) td_thr_set_event.c:38 -1
     (nil))
(jump_insn 57 56 58 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 187)
            (pc))) td_thr_set_event.c:38 612 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 187)
(note 58 57 59 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 6 (set (reg/f:DI 118 [ D.8861 ])
        (mem/f:DI (reg/v/f:DI 148 [ th ]) [3 th_24(D)->th_ta_p+0 S8 A64])) td_thr_set_event.c:39 -1
     (nil))
(insn 60 59 61 6 (set (reg:SI 112 [ D.8858 ])
        (mem:SI (plus:DI (reg/f:DI 118 [ D.8861 ])
                (const_int 212 [0xd4])) [1 _33->ta_sizeof_td_thr_events_t+0 S4 A32])) td_thr_set_event.c:39 -1
     (nil))
(insn 61 60 62 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 112 [ D.8858 ])
            (const_int 0 [0]))) td_thr_set_event.c:39 -1
     (nil))
(jump_insn 62 61 63 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) td_thr_set_event.c:39 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 75)
(note 63 62 64 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 65 7 (parallel [
            (set (reg:DI 153 [ D.8863 ])
                (plus:DI (reg/f:DI 118 [ D.8861 ])
                    (const_int 212 [0xd4])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_set_event.c:39 -1
     (nil))
(insn 65 64 66 7 (set (reg:SI 1 dx)
        (const_int 17 [0x11])) td_thr_set_event.c:39 -1
     (nil))
(insn 66 65 67 7 (set (reg:DI 4 si)
        (reg:DI 153 [ D.8863 ])) td_thr_set_event.c:39 -1
     (nil))
(insn 67 66 68 7 (set (reg:DI 5 di)
        (reg/f:DI 118 [ D.8861 ])) td_thr_set_event.c:39 -1
     (nil))
(call_insn 68 67 69 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_td_check_sizeof") [flags 0x43]  <function_decl 0x2ae8ccc47510 _td_check_sizeof>) [0 _td_check_sizeof S1 A8])
            (const_int 0 [0]))) td_thr_set_event.c:39 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_td_check_sizeof") [flags 0x43]  <function_decl 0x2ae8ccc47510 _td_check_sizeof>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 69 68 70 7 (set (reg/v:SI 117 [ err ])
        (reg:SI 0 ax)) td_thr_set_event.c:39 -1
     (nil))
(insn 70 69 71 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 117 [ err ])
            (const_int 0 [0]))) td_thr_set_event.c:39 -1
     (nil))
(jump_insn 71 70 72 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 187)
            (pc))) td_thr_set_event.c:39 612 {*jcc_1}
     (int_list:REG_BR_PROB 10000 (nil))
 -> 187)
(note 72 71 73 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 74 8 (set (reg/f:DI 118 [ D.8861 ])
        (mem/f:DI (reg/v/f:DI 148 [ th ]) [3 th_24(D)->th_ta_p+0 S8 A64])) -1
     (nil))
(insn 74 73 75 8 (set (reg:SI 112 [ D.8858 ])
        (mem:SI (plus:DI (reg/f:DI 118 [ D.8861 ])
                (const_int 212 [0xd4])) [1 _102->ta_sizeof_td_thr_events_t+0 S4 A32])) -1
     (nil))
(code_label 75 74 76 9 4 "" [1 uses])
(note 76 75 77 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 9 (set (reg:DI 121 [ D.8864 ])
        (zero_extend:DI (reg:SI 112 [ D.8858 ]))) td_thr_set_event.c:39 -1
     (nil))
(insn 78 77 79 9 (parallel [
            (set (reg:DI 154)
                (plus:DI (reg:DI 121 [ D.8864 ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_set_event.c:39 -1
     (nil))
(insn 79 78 80 9 (parallel [
            (set (reg:DI 155)
                (plus:DI (reg:DI 86 virtual-preferred-stack-boundary)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_set_event.c:39 -1
     (nil))
(insn 80 79 81 9 (parallel [
            (set (reg:DI 156)
                (plus:DI (reg:DI 154)
                    (reg:DI 155)))
            (clobber (reg:CC 17 flags))
        ]) td_thr_set_event.c:39 -1
     (nil))
(insn 81 80 82 9 (parallel [
            (set (reg:DI 158)
                (udiv:DI (reg:DI 156)
                    (reg:DI 86 virtual-preferred-stack-boundary)))
            (set (reg:DI 159)
                (umod:DI (reg:DI 156)
                    (reg:DI 86 virtual-preferred-stack-boundary)))
            (clobber (reg:CC 17 flags))
        ]) td_thr_set_event.c:39 -1
     (nil))
(insn 82 81 83 9 (parallel [
            (set (reg:DI 160)
                (mult:DI (reg:DI 158)
                    (reg:DI 86 virtual-preferred-stack-boundary)))
            (clobber (reg:CC 17 flags))
        ]) td_thr_set_event.c:39 -1
     (nil))
(insn 83 82 84 9 (parallel [
            (set (reg/f:DI 7 sp)
                (minus:DI (reg/f:DI 7 sp)
                    (reg:DI 160)))
            (clobber (reg:CC 17 flags))
        ]) td_thr_set_event.c:39 -1
     (nil))
(insn 84 83 85 9 (set (reg:DI 161)
        (reg/f:DI 83 virtual-stack-dynamic)) td_thr_set_event.c:39 -1
     (nil))
(insn 85 84 86 9 (parallel [
            (set (reg:DI 162)
                (plus:DI (reg:DI 161)
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_set_event.c:39 -1
     (nil))
(insn 86 85 87 9 (parallel [
            (set (reg:DI 163)
                (lshiftrt:DI (reg:DI 162)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_set_event.c:39 -1
     (expr_list:REG_EQUAL (udiv:DI (reg:DI 162)
            (const_int 16 [0x10]))
        (nil)))
(insn 87 86 88 9 (parallel [
            (set (reg/f:DI 164)
                (ashift:DI (reg:DI 163)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_set_event.c:39 -1
     (nil))
(insn 88 87 89 9 (set (reg/v/f:DI 122 [ copy ])
        (reg/f:DI 164)) td_thr_set_event.c:39 -1
     (nil))
(insn 89 88 90 9 (set (reg:DI 165)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [3 eventmask+0 S8 A64])) td_thr_set_event.c:39 -1
     (nil))
(insn 90 89 91 9 (set (reg:DI 166)
        (mem/f:DI (plus:DI (reg/f:DI 118 [ D.8861 ])
                (const_int 16 [0x10])) [3 _72->ph+0 S8 A64])) td_thr_set_event.c:39 -1
     (nil))
(insn 91 90 92 9 (set (reg:DI 2 cx)
        (reg:DI 121 [ D.8864 ])) td_thr_set_event.c:39 -1
     (nil))
(insn 92 91 93 9 (set (reg:DI 1 dx)
        (reg/v/f:DI 122 [ copy ])) td_thr_set_event.c:39 -1
     (nil))
(insn 93 92 94 9 (set (reg:DI 4 si)
        (reg:DI 165)) td_thr_set_event.c:39 -1
     (nil))
(insn 94 93 95 9 (set (reg:DI 5 di)
        (reg:DI 166)) td_thr_set_event.c:39 -1
     (nil))
(call_insn 95 94 96 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ps_pdread") [flags 0x41]  <function_decl 0x2ae8cca070d8 ps_pdread>) [0 ps_pdread S1 A8])
            (const_int 0 [0]))) td_thr_set_event.c:39 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("ps_pdread") [flags 0x41]  <function_decl 0x2ae8cca070d8 ps_pdread>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 96 95 97 9 (set (reg:SI 125 [ D.8866 ])
        (reg:SI 0 ax)) td_thr_set_event.c:39 -1
     (nil))
(insn 97 96 98 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 125 [ D.8866 ])
            (const_int 0 [0]))) td_thr_set_event.c:40 -1
     (nil))
(jump_insn 98 97 99 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 211)
            (pc))) td_thr_set_event.c:40 612 {*jcc_1}
     (int_list:REG_BR_PROB 0 (nil))
 -> 211)
(note 99 98 29 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 29 99 136 10 (set (reg:DI 138 [ ivtmp.12 ])
        (const_int 0 [0])) -1
     (nil))
(code_label 136 29 100 11 7 "" [1 uses])
(note 100 136 101 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 102 11 (set (reg/v:SI 146 [ idx ])
        (subreg:SI (reg:DI 138 [ ivtmp.12 ]) 0)) -1
     (nil))
(insn 102 101 103 11 (set (reg/f:DI 126 [ D.8860 ])
        (reg:DI 138 [ ivtmp.12 ])) td_thr_set_event.c:47 -1
     (nil))
(insn 103 102 104 11 (set (reg/f:DI 127 [ D.8861 ])
        (mem/f:DI (reg/v/f:DI 148 [ th ]) [3 th_24(D)->th_ta_p+0 S8 A64])) td_thr_set_event.c:47 -1
     (nil))
(insn 104 103 105 11 (parallel [
            (set (reg:DI 167)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_set_event.c:47 -1
     (nil))
(insn 105 104 106 11 (parallel [
            (set (reg:DI 168 [ D.8862 ])
                (plus:DI (reg/f:DI 127 [ D.8861 ])
                    (const_int 216 [0xd8])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_set_event.c:47 -1
     (nil))
(insn 106 105 107 11 (set (reg:DI 38 r9)
        (reg:DI 167)) td_thr_set_event.c:47 -1
     (nil))
(insn 107 106 108 11 (set (reg:DI 37 r8)
        (reg/v/f:DI 122 [ copy ])) td_thr_set_event.c:47 -1
     (nil))
(insn 108 107 109 11 (set (reg:DI 2 cx)
        (reg/f:DI 126 [ D.8860 ])) td_thr_set_event.c:47 -1
     (nil))
(insn 109 108 110 11 (set (reg:SI 1 dx)
        (const_int 18 [0x12])) td_thr_set_event.c:47 -1
     (nil))
(insn 110 109 111 11 (set (reg:DI 4 si)
        (reg:DI 168 [ D.8862 ])) td_thr_set_event.c:47 -1
     (nil))
(insn 111 110 112 11 (set (reg:DI 5 di)
        (reg/f:DI 127 [ D.8861 ])) td_thr_set_event.c:47 -1
     (nil))
(call_insn 112 111 113 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_td_fetch_value_local") [flags 0x43]  <function_decl 0x2ae8ccc47288 _td_fetch_value_local>) [0 _td_fetch_value_local S1 A8])
            (const_int 0 [0]))) td_thr_set_event.c:47 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_td_fetch_value_local") [flags 0x43]  <function_decl 0x2ae8ccc47288 _td_fetch_value_local>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 113 112 114 11 (set (reg/v:SI 117 [ err ])
        (reg:SI 0 ax)) td_thr_set_event.c:47 -1
     (nil))
(insn 114 113 115 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 117 [ err ])
            (const_int 0 [0]))) td_thr_set_event.c:49 -1
     (nil))
(jump_insn 115 114 116 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 196)
            (pc))) td_thr_set_event.c:49 -1
     (int_list:REG_BR_PROB 300 (nil))
 -> 196)
(note 116 115 117 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 12 (set (reg/f:DI 169)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [3 word+0 S8 A64])) td_thr_set_event.c:51 -1
     (nil))
(insn 118 117 119 12 (set (reg/v:SI 131 [ mask ])
        (subreg:SI (reg/f:DI 169) 0)) td_thr_set_event.c:51 -1
     (nil))
(insn 119 118 120 12 (parallel [
            (set (reg:SI 170 [ mask ])
                (ior:SI (reg/v:SI 131 [ mask ])
                    (mem:SI (plus:DI (mult:DI (reg:DI 138 [ ivtmp.12 ])
                                (const_int 4 [0x4]))
                            (reg/v/f:DI 149 [ event ])) [1 MEM[base: event_60(D), index: ivtmp.12_73, step: 4, offset: 0B]+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_set_event.c:53 -1
     (nil))
(insn 120 119 121 12 (set (reg/f:DI 135 [ D.8860 ])
        (zero_extend:DI (reg:SI 170 [ mask ]))) td_thr_set_event.c:53 -1
     (nil))
(insn 121 120 122 12 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [3 word+0 S8 A64])
        (reg/f:DI 135 [ D.8860 ])) td_thr_set_event.c:53 -1
     (nil))
(insn 122 121 123 12 (set (reg/f:DI 136 [ D.8861 ])
        (mem/f:DI (reg/v/f:DI 148 [ th ]) [3 th_24(D)->th_ta_p+0 S8 A64])) td_thr_set_event.c:54 -1
     (nil))
(insn 123 122 124 12 (parallel [
            (set (reg:DI 171 [ D.8862 ])
                (plus:DI (reg/f:DI 136 [ D.8861 ])
                    (const_int 216 [0xd8])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_set_event.c:54 -1
     (nil))
(insn 124 123 125 12 (set (reg:DI 38 r9)
        (reg/f:DI 135 [ D.8860 ])) td_thr_set_event.c:54 -1
     (nil))
(insn 125 124 126 12 (set (reg:DI 37 r8)
        (reg/v/f:DI 122 [ copy ])) td_thr_set_event.c:54 -1
     (nil))
(insn 126 125 127 12 (set (reg:DI 2 cx)
        (reg/f:DI 126 [ D.8860 ])) td_thr_set_event.c:54 -1
     (nil))
(insn 127 126 128 12 (set (reg:SI 1 dx)
        (const_int 18 [0x12])) td_thr_set_event.c:54 -1
     (nil))
(insn 128 127 129 12 (set (reg:DI 4 si)
        (reg:DI 171 [ D.8862 ])) td_thr_set_event.c:54 -1
     (nil))
(insn 129 128 130 12 (set (reg:DI 5 di)
        (reg/f:DI 136 [ D.8861 ])) td_thr_set_event.c:54 -1
     (nil))
(call_insn 130 129 131 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_td_store_value_local") [flags 0x43]  <function_decl 0x2ae8ccc47438 _td_store_value_local>) [0 _td_store_value_local S1 A8])
            (const_int 0 [0]))) td_thr_set_event.c:54 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_td_store_value_local") [flags 0x43]  <function_decl 0x2ae8ccc47438 _td_store_value_local>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 131 130 132 12 (set (reg/v:SI 117 [ err ])
        (reg:SI 0 ax)) td_thr_set_event.c:54 -1
     (nil))
(insn 132 131 133 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 117 [ err ])
            (const_int 0 [0]))) td_thr_set_event.c:56 -1
     (nil))
(jump_insn 133 132 134 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 196)
            (pc))) td_thr_set_event.c:56 -1
     (int_list:REG_BR_PROB 300 (nil))
 -> 196)
(note 134 133 135 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 135 134 137 13 (parallel [
            (set (reg:DI 138 [ ivtmp.12 ])
                (plus:DI (reg:DI 138 [ ivtmp.12 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 137 135 138 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 138 [ ivtmp.12 ])
            (const_int 2 [0x2]))) td_thr_set_event.c:43 -1
     (nil))
(jump_insn 138 137 141 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) td_thr_set_event.c:43 -1
     (int_list:REG_BR_PROB 4687 (nil))
 -> 136)
(note 141 138 139 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(jump_insn 139 141 140 14 (set (pc)
        (label_ref 159)) -1
     (nil)
 -> 159)
(barrier 140 139 155)
(code_label 155 140 142 15 9 "" [1 uses])
(note 142 155 143 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 143 142 144 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 146 [ idx ])
            (const_int 0 [0]))) td_thr_set_event.c:62 -1
     (nil))
(jump_insn 144 143 145 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 159)
            (pc))) td_thr_set_event.c:62 -1
     (int_list:REG_BR_PROB 450 (nil))
 -> 159)
(note 145 144 146 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 146 145 147 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/v/f:DI 149 [ event ])
                    (const_int 4 [0x4])) [1 event_60(D)->event_bits+4 S4 A32])
            (const_int 0 [0]))) td_thr_set_event.c:63 -1
     (nil))
(jump_insn 147 146 150 16 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 215)
            (pc))) td_thr_set_event.c:63 612 {*jcc_1}
     (int_list:REG_BR_PROB 450 (nil))
 -> 215)
(note 150 147 148 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(jump_insn 148 150 149 17 (set (pc)
        (label_ref 159)) td_thr_set_event.c:63 -1
     (nil)
 -> 159)
(barrier 149 148 198)
(code_label 198 149 151 18 11 "" [1 uses])
(note 151 198 152 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 152 151 153 18 (set (reg:DI 172)
        (zero_extend:DI (reg/v:SI 146 [ idx ]))) td_thr_set_event.c:63 -1
     (nil))
(insn 153 152 154 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (mult:DI (reg:DI 172)
                        (const_int 4 [0x4]))
                    (reg/v/f:DI 149 [ event ])) [1 event_60(D)->event_bits S4 A32])
            (const_int 0 [0]))) td_thr_set_event.c:63 -1
     (nil))
(jump_insn 154 153 158 18 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 219)
            (pc))) td_thr_set_event.c:63 612 {*jcc_1}
     (int_list:REG_BR_PROB 450 (nil))
 -> 219)
(note 158 154 156 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(jump_insn 156 158 157 19 (set (pc)
        (label_ref 155)) td_thr_set_event.c:63 -1
     (nil)
 -> 155)
(barrier 157 156 159)
(code_label 159 157 160 20 8 "" [3 uses])
(note 160 159 161 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 161 160 162 20 (set (reg/f:DI 139 [ D.8861 ])
        (mem/f:DI (reg/v/f:DI 148 [ th ]) [3 th_24(D)->th_ta_p+0 S8 A64])) td_thr_set_event.c:71 -1
     (nil))
(insn 162 161 163 20 (set (reg:SI 140 [ D.8858 ])
        (mem:SI (plus:DI (reg/f:DI 139 [ D.8861 ])
                (const_int 212 [0xd4])) [1 _75->ta_sizeof_td_thr_events_t+0 S4 A32])) td_thr_set_event.c:71 -1
     (nil))
(insn 163 162 164 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 140 [ D.8858 ])
            (const_int 0 [0]))) td_thr_set_event.c:71 -1
     (nil))
(jump_insn 164 163 165 20 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 172)
            (pc))) td_thr_set_event.c:71 -1
     (int_list:REG_BR_PROB 9996 (nil))
 -> 172)
(note 165 164 166 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 166 165 167 21 (set (reg:DI 2 cx)
        (symbol_ref:DI ("__PRETTY_FUNCTION__.8789") [flags 0x2]  <var_decl 0x2ae8ccc11ab0 __PRETTY_FUNCTION__>)) td_thr_set_event.c:71 -1
     (nil))
(insn 167 166 168 21 (set (reg:SI 1 dx)
        (const_int 71 [0x47])) td_thr_set_event.c:71 -1
     (nil))
(insn 168 167 169 21 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2ae8ccc7e990 *.LC1>)) td_thr_set_event.c:71 -1
     (nil))
(insn 169 168 170 21 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2ae8ccc7ea20 *.LC2>)) td_thr_set_event.c:71 -1
     (nil))
(call_insn 170 169 171 21 (call (mem:QI (symbol_ref:DI ("__assert_fail") [flags 0x41]  <function_decl 0x2ae8cc9efbd0 __assert_fail>) [0 __assert_fail S1 A8])
        (const_int 0 [0])) td_thr_set_event.c:71 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__assert_fail") [flags 0x41]  <function_decl 0x2ae8cc9efbd0 __assert_fail>)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (expr_list:REG_NORETURN (const_int 0 [0])
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(barrier 171 170 172)
(code_label 172 171 173 22 10 "" [1 uses])
(note 173 172 174 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 174 173 175 22 (set (reg:DI 173 [ D.8864 ])
        (zero_extend:DI (reg:SI 140 [ D.8858 ]))) td_thr_set_event.c:71 -1
     (nil))
(insn 175 174 176 22 (set (reg:DI 174)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [3 eventmask+0 S8 A64])) td_thr_set_event.c:71 -1
     (nil))
(insn 176 175 177 22 (set (reg:DI 175)
        (mem/f:DI (plus:DI (reg/f:DI 139 [ D.8861 ])
                (const_int 16 [0x10])) [3 _75->ph+0 S8 A64])) td_thr_set_event.c:71 -1
     (nil))
(insn 177 176 178 22 (set (reg:DI 2 cx)
        (reg:DI 173 [ D.8864 ])) td_thr_set_event.c:71 -1
     (nil))
(insn 178 177 179 22 (set (reg:DI 1 dx)
        (reg/v/f:DI 122 [ copy ])) td_thr_set_event.c:71 -1
     (nil))
(insn 179 178 180 22 (set (reg:DI 4 si)
        (reg:DI 174)) td_thr_set_event.c:71 -1
     (nil))
(insn 180 179 181 22 (set (reg:DI 5 di)
        (reg:DI 175)) td_thr_set_event.c:71 -1
     (nil))
(call_insn 181 180 182 22 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ps_pdwrite") [flags 0x41]  <function_decl 0x2ae8cca071b0 ps_pdwrite>) [0 ps_pdwrite S1 A8])
            (const_int 0 [0]))) td_thr_set_event.c:71 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("ps_pdwrite") [flags 0x41]  <function_decl 0x2ae8cca071b0 ps_pdwrite>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 182 181 183 22 (set (reg:SI 144 [ D.8866 ])
        (reg:SI 0 ax)) td_thr_set_event.c:71 -1
     (nil))
(insn 183 182 184 22 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 144 [ D.8866 ])
            (const_int 0 [0]))) td_thr_set_event.c:71 -1
     (nil))
(insn 184 183 185 22 (set (reg:QI 177)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) td_thr_set_event.c:71 -1
     (nil))
(insn 185 184 186 22 (set (reg:SI 176 [ D.8868 ])
        (zero_extend:SI (reg:QI 177))) td_thr_set_event.c:71 -1
     (nil))
(insn 186 185 208 22 (set (reg/v:SI 117 [ err ])
        (reg:SI 176 [ D.8868 ])) td_thr_set_event.c:71 -1
     (nil))
(jump_insn 208 186 209 22 (set (pc)
        (label_ref 187)) -1
     (nil)
 -> 187)
(barrier 209 208 211)
(code_label 211 209 210 23 12 "" [1 uses])
(note 210 211 31 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 31 210 212 23 (set (reg/v:SI 117 [ err ])
        (const_int 1 [0x1])) td_thr_set_event.c:39 -1
     (nil))
(jump_insn 212 31 213 23 (set (pc)
        (label_ref 187)) -1
     (nil)
 -> 187)
(barrier 213 212 215)
(code_label 215 213 214 24 13 "" [1 uses])
(note 214 215 32 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 32 214 216 24 (set (reg/v:SI 117 [ err ])
        (const_int 13 [0xd])) td_thr_set_event.c:65 -1
     (nil))
(jump_insn 216 32 217 24 (set (pc)
        (label_ref 187)) -1
     (nil)
 -> 187)
(barrier 217 216 219)
(code_label 219 217 218 25 14 "" [1 uses])
(note 218 219 30 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 30 218 187 25 (set (reg/v:SI 117 [ err ])
        (const_int 13 [0xd])) td_thr_set_event.c:65 -1
     (nil))
(code_label 187 30 188 26 5 "" [6 uses])
(note 188 187 189 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 189 188 190 26 (set (reg:SI 147 [ <retval> ])
        (reg/v:SI 117 [ err ])) td_thr_set_event.c:74 -1
     (nil))
(jump_insn 190 189 191 26 (set (pc)
        (label_ref 204)) td_thr_set_event.c:74 -1
     (nil)
 -> 204)
(barrier 191 190 196)
(code_label 196 191 197 28 6 "" [2 uses])
(note 197 196 199 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 199 197 200 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 117 [ err ])
            (const_int 16 [0x10]))) td_thr_set_event.c:59 -1
     (nil))
(jump_insn 200 199 203 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 198)
            (pc))) td_thr_set_event.c:59 -1
     (int_list:REG_BR_PROB 9521 (nil))
 -> 198)
(note 203 200 201 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(jump_insn 201 203 202 29 (set (pc)
        (label_ref 187)) td_thr_set_event.c:59 -1
     (nil)
 -> 187)
(barrier 202 201 204)
(code_label 204 202 207 30 1 "" [1 uses])
(note 207 204 205 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 205 207 206 30 (set (reg/i:SI 0 ax)
        (reg:SI 147 [ <retval> ])) td_thr_set_event.c:75 -1
     (nil))
(insn 206 205 0 30 (use (reg/i:SI 0 ax)) td_thr_set_event.c:75 -1
     (nil))
