

================================================================
== Vitis HLS Report for 'merlin_memcpy_1_1_Pipeline_merlinL1'
================================================================
* Date:           Thu Dec 12 19:29:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_3mm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      264|      264|  1.056 us|  1.056 us|  264|  264|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL1  |      262|      262|        74|          1|          1|   190|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1224|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      564|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      564|     1328|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln73_fu_234_p2         |         +|   0|  0|   15|           8|           1|
    |add_ln76_1_fu_187_p2       |         +|   0|  0|   64|          64|          64|
    |add_ln76_2_fu_299_p2       |         +|   0|  0|   16|           9|           9|
    |add_ln76_3_fu_316_p2       |         +|   0|  0|   17|          11|          11|
    |add_ln76_4_fu_326_p2       |         +|   0|  0|   17|          11|          11|
    |add_ln76_5_fu_279_p2       |         +|   0|  0|   24|          17|           9|
    |add_ln76_fu_193_p2         |         +|   0|  0|   64|          64|          64|
    |i_5_fu_169_p2              |         +|   0|  0|   15|           8|           1|
    |icmp_ln71_fu_163_p2        |      icmp|   0|  0|   15|           8|           8|
    |icmp_ln73_fu_240_p2        |      icmp|   0|  0|   15|           8|           3|
    |lshr_ln76_fu_265_p2        |      lshr|   0|  0|  950|         256|         256|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |select_ln73_fu_246_p3      |    select|   0|  0|    8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1224|         467|         448|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                    |   9|          2|    8|         16|
    |i_02_fu_94                            |   9|          2|    8|         16|
    |merlin_gmem_kernel_3mm_32_E_blk_n_AR  |   9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_E_blk_n_R   |   9|          2|    1|          2|
    |phi_mul_fu_90                         |   9|          2|   17|         34|
    |phi_urem_fu_86                        |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   45|         90|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+-----+----+-----+-----------+
    |                      Name                     |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                      |    1|   0|    1|          0|
    |ap_done_reg                                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg               |    1|   0|    1|          0|
    |i_02_fu_94                                     |    8|   0|    8|          0|
    |merlin_gmem_kernel_3mm_32_E_addr_read_reg_393  |  256|   0|  256|          0|
    |phi_mul_fu_90                                  |   17|   0|   17|          0|
    |phi_urem_fu_86                                 |    8|   0|    8|          0|
    |trunc_ln76_2_reg_377                           |   59|   0|   59|          0|
    |trunc_ln76_reg_382                             |    5|   0|    5|          0|
    |trunc_ln76_reg_382                             |   64|  32|    5|          0|
    +-----------------------------------------------+-----+----+-----+-----------+
    |Total                                          |  564|  32|  505|          0|
    +-----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|                  RTL Ports                 | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                                      |   in|    1|  ap_ctrl_hs|  merlin_memcpy_1.1_Pipeline_merlinL1|  return value|
|ap_rst                                      |   in|    1|  ap_ctrl_hs|  merlin_memcpy_1.1_Pipeline_merlinL1|  return value|
|ap_start                                    |   in|    1|  ap_ctrl_hs|  merlin_memcpy_1.1_Pipeline_merlinL1|  return value|
|ap_done                                     |  out|    1|  ap_ctrl_hs|  merlin_memcpy_1.1_Pipeline_merlinL1|  return value|
|ap_idle                                     |  out|    1|  ap_ctrl_hs|  merlin_memcpy_1.1_Pipeline_merlinL1|  return value|
|ap_ready                                    |  out|    1|  ap_ctrl_hs|  merlin_memcpy_1.1_Pipeline_merlinL1|  return value|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWVALID   |  out|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWREADY   |   in|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWADDR    |  out|   64|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWID      |  out|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWLEN     |  out|   32|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWSIZE    |  out|    3|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWBURST   |  out|    2|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWLOCK    |  out|    2|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWCACHE   |  out|    4|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWPROT    |  out|    3|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWQOS     |  out|    4|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWREGION  |  out|    4|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWUSER    |  out|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WVALID    |  out|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WREADY    |   in|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WDATA     |  out|  256|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WSTRB     |  out|   32|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WLAST     |  out|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WID       |  out|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WUSER     |  out|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARVALID   |  out|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARREADY   |   in|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARADDR    |  out|   64|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARID      |  out|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARLEN     |  out|   32|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARSIZE    |  out|    3|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARBURST   |  out|    2|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARLOCK    |  out|    2|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARCACHE   |  out|    4|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARPROT    |  out|    3|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARQOS     |  out|    4|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARREGION  |  out|    4|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARUSER    |  out|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RVALID    |   in|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RREADY    |  out|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RDATA     |   in|  256|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RLAST     |   in|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RID       |   in|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RFIFONUM  |   in|    9|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RUSER     |   in|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RRESP     |   in|    2|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_BVALID    |   in|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_BREADY    |  out|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_BRESP     |   in|    2|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_BID       |   in|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_BUSER     |   in|    1|       m_axi|          merlin_gmem_kernel_3mm_32_E|       pointer|
|src                                         |   in|   64|     ap_none|                                  src|        scalar|
|zext_ln71                                   |   in|   18|     ap_none|                            zext_ln71|        scalar|
|mul_ln76                                    |   in|    9|     ap_none|                             mul_ln76|        scalar|
|dst_address0                                |  out|   11|   ap_memory|                                  dst|         array|
|dst_ce0                                     |  out|    1|   ap_memory|                                  dst|         array|
|dst_we0                                     |  out|    1|   ap_memory|                                  dst|         array|
|dst_d0                                      |  out|   32|   ap_memory|                                  dst|         array|
+--------------------------------------------+-----+-----+------------+-------------------------------------+--------------+

