,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/T-K-233/RISC-V-Single-Cycle-CPU.git,2020-04-17 08:12:36+00:00,A RISC-V 32bit single-cycle CPU written in Logisim,43,T-K-233/RISC-V-Single-Cycle-CPU,256442455,Verilog,RISC-V-Single-Cycle-CPU,17510,411,2024-04-01 14:05:44+00:00,"['logisim', 'risc-v']",https://api.github.com/licenses/mit
1,https://github.com/olofk/corescore.git,2020-03-15 21:10:05+00:00,CoreScore,38,olofk/corescore,247552059,Verilog,corescore,268,130,2024-03-01 18:29:11+00:00,[],https://api.github.com/licenses/apache-2.0
2,https://github.com/lucysrausch/colorlight-led-cube.git,2020-03-21 04:54:42+00:00,64x64 LED Cube based on the Colorlight 5a-75B LED driver board.,16,lucysrausch/colorlight-led-cube,248909240,Verilog,colorlight-led-cube,4981,92,2024-04-03 09:41:43+00:00,[],https://api.github.com/licenses/gpl-3.0
3,https://github.com/ghidraninja/gameboy-fpga-cartridge.git,2020-03-28 16:42:36+00:00,,5,ghidraninja/gameboy-fpga-cartridge,250845009,Verilog,gameboy-fpga-cartridge,4,64,2024-02-20 17:33:36+00:00,[],None
4,https://github.com/hdl-util/mipi-demo.git,2020-04-14 15:53:05+00:00,MIPI CSI-2 + MIPI CCS Demo,19,hdl-util/mipi-demo,255654065,Verilog,mipi-demo,1833,58,2024-04-04 22:58:44+00:00,"['mipi-camera', 'mipi', 'mipi-csi-receiver', 'mipi-ccs']",
5,https://github.com/cjhonlyone/picorv32_Xilinx.git,2020-04-12 14:51:31+00:00,A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz ,17,cjhonlyone/picorv32_Xilinx,255104886,Verilog,picorv32_Xilinx,14409,57,2024-04-08 02:10:49+00:00,"['risc-v', 'verilog']",https://api.github.com/licenses/mit
6,https://github.com/eda-lab/CNNAF-CNN-Accelerator_init.git,2020-04-01 15:35:08+00:00,CNN-Accelerator based on FPGA developed by verilog HDL. ,4,eda-lab/CNNAF-CNN-Accelerator_init,252216047,Verilog,CNNAF-CNN-Accelerator_init,132,43,2024-03-22 03:00:32+00:00,[],https://api.github.com/licenses/mit
7,https://github.com/sam210723/fpga.git,2020-03-28 02:08:26+00:00,Collection of projects for various FPGA development boards,9,sam210723/fpga,250694268,Verilog,fpga,6967,39,2024-01-27 09:14:49+00:00,"['fpga', 'hdl', 'verilog', 'icestudio', 'tinyfpga', 'tinyfpga-bx', 'vga', 'vga-driver', 'mimas-v2', 'icesugar', 'icesugar-nano', 'colorlight', '5a-75b']",https://api.github.com/licenses/mit
8,https://github.com/Elrori/Azure-SDR.git,2020-04-12 12:59:22+00:00,SW SDR,14,Elrori/Azure-SDR,255083072,Verilog,Azure-SDR,4367,37,2024-02-28 12:30:12+00:00,[],None
9,https://github.com/yuxguo/USTC-ComputerArchitecture-2020S.git,2020-03-17 11:41:34+00:00,"Code for ""Computer Architecture"" in 2020 Spring.",8,yuxguo/USTC-ComputerArchitecture-2020S,247955135,Verilog,USTC-ComputerArchitecture-2020S,200756,29,2024-02-21 19:37:09+00:00,[],None
10,https://github.com/eda-lab/FPGA_DevKit_HX1006A.git,2020-04-02 07:17:26+00:00,,18,eda-lab/FPGA_DevKit_HX1006A,252382957,Verilog,FPGA_DevKit_HX1006A,32042,24,2023-12-30 02:20:48+00:00,[],None
11,https://github.com/mhhai/ImageStitchBasedOnFPGA.git,2020-04-02 05:28:41+00:00,七路图像在FPGA中实现拼接，代码会不断添加进来。,8,mhhai/ImageStitchBasedOnFPGA,252363633,Verilog,ImageStitchBasedOnFPGA,28,20,2024-04-06 19:32:17+00:00,[],None
12,https://github.com/ucb-bar/nvdla-wrapper.git,2020-04-02 00:27:56+00:00,Wraps the NVDLA project for Chipyard integration,8,ucb-bar/nvdla-wrapper,252317248,Verilog,nvdla-wrapper,2399,19,2024-03-27 04:50:28+00:00,[],None
13,https://github.com/doitdodo/FPGA_Spiking_NN.git,2020-04-02 00:45:39+00:00,"CORDIC-SNN, followed with ""Unsupervised learning of digital recognition using STDP"" published in 2015, frontiers",5,doitdodo/FPGA_Spiking_NN,252319645,,FPGA_Spiking_NN,9,18,2024-03-01 13:54:14+00:00,[],None
14,https://github.com/AugustinJose1221/FFTx32.git,2020-04-13 08:23:37+00:00,A 32 point radix-2 FFT module written in Verilog,2,AugustinJose1221/FFTx32,255270380,Verilog,FFTx32,2189,17,2024-04-11 18:17:31+00:00,[],https://api.github.com/licenses/mit
15,https://github.com/aditeyabaral/DDCO-Lab-UE18CS207.git,2020-04-17 05:57:25+00:00,A repository containing the source codes for the Digital Design and Computer Organization Laboratory course (UE18CS2) at PES University.,9,aditeyabaral/DDCO-Lab-UE18CS207,256414759,Verilog,DDCO-Lab-UE18CS207,1906,17,2024-01-29 17:26:46+00:00,"['verilog', 'icarus-verilog', 'digital-design', 'computer-organization', 'verilog-code', 'logic-programming']",None
16,https://github.com/acceleratedtech/ssith-aws-fpga.git,2020-03-30 20:13:21+00:00,Host software for running SSITH processors on AWS F1 FPGAs,4,acceleratedtech/ssith-aws-fpga,251417637,Verilog,ssith-aws-fpga,1941,16,2023-06-16 06:20:23+00:00,[],https://api.github.com/licenses/bsd-2-clause
17,https://github.com/LinHangzheng/ECE385.git,2020-04-15 08:34:29+00:00,ECE385 lab from UIUC,1,LinHangzheng/ECE385,255854539,Verilog,ECE385,219691,13,2024-04-11 03:09:00+00:00,[],None
18,https://github.com/scale-lab/BACS.git,2020-04-14 19:26:20+00:00,Benchmarks for Approximate Circuit Synthesis,8,scale-lab/BACS,255705355,Verilog,BACS,13420,12,2023-11-21 16:05:25+00:00,"['approximate-circuits', 'logic-synthesis', 'benchmarks', 'verilog']",None
19,https://github.com/Yongxiang-Guo/Verilog_spi_flash.git,2020-03-18 03:57:29+00:00,SPI通信实现FLASH读写,3,Yongxiang-Guo/Verilog_spi_flash,248134087,Verilog,Verilog_spi_flash,5,12,2023-10-13 09:41:36+00:00,[],None
20,https://github.com/arduinoufv/inf250.git,2020-04-14 22:42:40+00:00,Organizaçao de Computadores - UFV - INF250,0,arduinoufv/inf250,255744368,Verilog,inf250,19970,11,2024-01-12 18:12:47+00:00,[],None
21,https://github.com/GameboxSystems/DMTV.git,2020-04-01 12:34:59+00:00,"VGA Out 800x600 60hz, NES controller support, custom color palettes, and scanlines for DMG Gameboy!",1,GameboxSystems/DMTV,252170195,Verilog,DMTV,570,11,2024-03-04 06:55:20+00:00,[],https://api.github.com/licenses/gpl-3.0
22,https://github.com/kxynos/embedded_hacking.git,2020-03-31 15:24:29+00:00,Collection of scripts and how-to for hacking embedded devices,1,kxynos/embedded_hacking,251645145,Verilog,embedded_hacking,175,11,2023-04-20 02:31:41+00:00,[],https://api.github.com/licenses/mit
23,https://github.com/EECS150/project_skeleton_sp20.git,2020-03-13 17:18:56+00:00,EECS 151/251A FPGA Project Skeleton for Spring 2020,5,EECS150/project_skeleton_sp20,247124950,Verilog,project_skeleton_sp20,4054,11,2023-01-28 13:17:57+00:00,[],None
24,https://github.com/chance189/I2C_Master.git,2020-04-11 23:00:51+00:00,"Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable",3,chance189/I2C_Master,254970118,Verilog,I2C_Master,92,10,2023-12-27 09:29:59+00:00,"['i2c-master', 'verilog', 'verilog-hdl']",None
25,https://github.com/Noris4est/I2C-FPGA-Verilog-HDL.git,2020-04-08 23:52:55+00:00,"In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardware description language. ",3,Noris4est/I2C-FPGA-Verilog-HDL,254226854,Verilog,I2C-FPGA-Verilog-HDL,829,10,2024-03-04 14:01:58+00:00,[],None
26,https://github.com/OrigamiAyc/COD2020.git,2020-04-07 03:39:17+00:00,"For COD course in USTC, on 2020 Spring, prof. Chao Wang",4,OrigamiAyc/COD2020,253679321,Verilog,COD2020,269273,10,2024-03-01 06:48:23+00:00,[],https://api.github.com/licenses/mit
27,https://github.com/lawrie/ulx3s_zx_spectrum.git,2020-04-17 14:21:43+00:00,Minimal ZX Spectrum for Ulx3s ECP5 board,4,lawrie/ulx3s_zx_spectrum,256523798,Verilog,ulx3s_zx_spectrum,224,10,2024-01-29 18:10:57+00:00,[],None
28,https://github.com/MMujtabaRoohani/RISC-V-Processor.git,2020-03-25 13:11:18+00:00,A verilog based 5-stage pipelined RISC-V Processor code.,1,MMujtabaRoohani/RISC-V-Processor,249981992,Verilog,RISC-V-Processor,225,9,2024-04-09 07:13:52+00:00,[],https://api.github.com/licenses/mit
29,https://github.com/vipinkmenon/ZynqOLED.git,2020-04-10 12:51:36+00:00,Source code for Zynq OLED controller,3,vipinkmenon/ZynqOLED,254633679,Verilog,ZynqOLED,32,9,2023-08-05 13:04:49+00:00,[],None
30,https://github.com/AdrianFPGA/basys3.git,2020-04-12 23:03:51+00:00,Tutorial for BeeInvaders game on the Basys3 FPGA board,0,AdrianFPGA/basys3,255185989,Verilog,basys3,22392,9,2024-01-22 12:58:08+00:00,[],None
31,https://github.com/nicolavianello95/RISC-V.git,2020-04-12 16:41:31+00:00,"Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection, Branch Target Buffer using LRU replacement policy, absolute value custom instruction.",2,nicolavianello95/RISC-V,255126441,Verilog,RISC-V,15600,8,2024-03-27 14:10:10+00:00,"['risc-v', 'cpu', 'vhdl', 'asic', 'forwarding', 'hazard-detection', 'branch-target-buffer']",https://api.github.com/licenses/gpl-3.0
32,https://github.com/lishinho/SCU-Courses.git,2020-03-29 12:29:25+00:00,四川大学课程共享计划,1,lishinho/SCU-Courses,251026812,Verilog,SCU-Courses,567742,8,2023-07-14 16:06:08+00:00,[],None
33,https://github.com/hht238000/QP_solver-LVI_PDNN-FPGA_Implementation.git,2020-03-14 11:22:39+00:00,Design and Implementation of Primal-Dual Neural Network FPGA Based on LVI for Solving Quadratic Programming Problems,1,hht238000/QP_solver-LVI_PDNN-FPGA_Implementation,247262853,Verilog,QP_solver-LVI_PDNN-FPGA_Implementation,1300,8,2023-09-21 03:25:54+00:00,[],None
34,https://github.com/UT-LCA/tpu_like_design.git,2020-03-27 01:10:19+00:00,This repo contains a parameterizable TPU-like design (in Verilog) that will be overlayed onto an FPGA (probably PYNQ). We plan to add this design to VTR to serve as a benchmark for FPGA architecture exploration. ,1,UT-LCA/tpu_like_design,250409600,Verilog,tpu_like_design,283192,7,2024-04-11 03:06:50+00:00,[],None
35,https://github.com/RobRoyce/fpga_mouse_controller_basys3.git,2020-03-23 21:34:15+00:00,"USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and validation. Includes Xilinx Basys 3 target configuration.",3,RobRoyce/fpga_mouse_controller_basys3,249549089,Verilog,fpga_mouse_controller_basys3,17,7,2024-01-15 07:34:55+00:00,"['mouse', 'ps2-clock', 'verilog', 'signal']",None
36,https://github.com/jotego/jteeprom.git,2020-03-21 15:14:19+00:00,Verilog modules compatible with common EEPROM chips such as 93C46 or 93C06,1,jotego/jteeprom,249001602,Verilog,jteeprom,1462,7,2023-08-18 15:54:19+00:00,[],https://api.github.com/licenses/gpl-3.0
37,https://github.com/mattvenn/formal-intro-course.git,2020-03-31 18:15:00+00:00,materials for Formal Verification introduction course,4,mattvenn/formal-intro-course,251692020,Verilog,formal-intro-course,8274,7,2022-09-08 04:23:20+00:00,[],None
38,https://github.com/Yongxiang-Guo/Verilog_i2c_eeprom.git,2020-03-18 03:42:42+00:00,I2C通信实现eeprom读写,0,Yongxiang-Guo/Verilog_i2c_eeprom,248131906,Verilog,Verilog_i2c_eeprom,6,7,2023-07-26 09:09:08+00:00,"['verilog', 'i2c', 'eeprom']",None
39,https://github.com/kunichiko/FPGA-X68k-DE0CV-OPM-JT51.git,2020-03-23 16:31:33+00:00,OPM alternative implementation for F68k using JT51.,0,kunichiko/FPGA-X68k-DE0CV-OPM-JT51,249484991,Verilog,FPGA-X68k-DE0CV-OPM-JT51,49,7,2023-11-20 20:21:58+00:00,[],https://api.github.com/licenses/gpl-3.0
40,https://github.com/wangchenxuhit/iVerilogLab.git,2020-03-13 04:45:39+00:00,Lab code for Chenxu's Verilog teaching.,2,wangchenxuhit/iVerilogLab,246990007,Verilog,iVerilogLab,59,6,2024-03-28 12:18:27+00:00,[],https://api.github.com/licenses/gpl-2.0
41,https://github.com/MiSTer-devel/Arcade-Zaxxon_MiSTer.git,2020-03-15 09:38:22+00:00,VHDL Zaxxon,8,MiSTer-devel/Arcade-Zaxxon_MiSTer,247437429,Verilog,Arcade-Zaxxon_MiSTer,12317,6,2023-04-18 20:26:56+00:00,[],None
42,https://github.com/kowsyap/verilog-projects.git,2020-03-20 18:56:10+00:00,verilog hdl codes of various algorithms and circuits,0,kowsyap/verilog-projects,248830623,Verilog,verilog-projects,75,6,2024-03-13 09:21:51+00:00,[],None
43,https://github.com/KooJaack/Canny-Edge-Detection-on-FPGA.git,2020-03-29 19:00:00+00:00,Implementation of Canny Edge Detection on Cyclone IV. To run project you need Quartus and ModelSim.,2,KooJaack/Canny-Edge-Detection-on-FPGA,251109860,Verilog,Canny-Edge-Detection-on-FPGA,1725961,6,2024-04-03 09:30:27+00:00,[],None
44,https://github.com/Martoni/MartoniColorlight.git,2020-03-29 06:46:56+00:00,Personnal Colorlight 5A-75B projects,1,Martoni/MartoniColorlight,250971329,Verilog,MartoniColorlight,63,6,2022-11-23 19:59:27+00:00,[],None
45,https://github.com/kuashio/brainfuck_uP.git,2020-03-22 01:17:08+00:00,A brainfuck-native soft processor written in Verilog.,1,kuashio/brainfuck_uP,249090651,Verilog,brainfuck_uP,770,6,2021-01-14 05:49:42+00:00,[],https://api.github.com/licenses/mit
46,https://github.com/metro94/LED_PWM_IP_Demo.git,2020-04-15 12:32:34+00:00,LED PWM IP Demo for iCESugar (using iCE40UP5K),1,metro94/LED_PWM_IP_Demo,255910760,Verilog,LED_PWM_IP_Demo,36,6,2020-12-25 08:21:34+00:00,[],None
47,https://github.com/archlab-naist/Double-CME-SHA256.git,2020-03-17 06:56:10+00:00,,6,archlab-naist/Double-CME-SHA256,247900378,Verilog,Double-CME-SHA256,238,6,2023-10-13 06:19:07+00:00,[],None
48,https://github.com/QianfengClarkShen/lbus_axis_converter.git,2020-03-21 16:37:07+00:00,Lbus to AXI4-Stream converter in verilog,3,QianfengClarkShen/lbus_axis_converter,249017273,Verilog,lbus_axis_converter,294,6,2023-10-13 11:59:27+00:00,[],https://api.github.com/licenses/mit
49,https://github.com/chiranjeev-singhal/Verilog-AHB.git,2020-03-17 13:30:44+00:00,Ready to use RTL designs in Verilog,0,chiranjeev-singhal/Verilog-AHB,247977446,Verilog,Verilog-AHB,8,6,2023-04-27 05:40:05+00:00,[],None
50,https://github.com/vipinkmenon/SPIControl.git,2020-04-08 17:04:57+00:00,Tutorial,1,vipinkmenon/SPIControl,254150587,Verilog,SPIControl,2,5,2023-01-26 11:37:06+00:00,[],None
51,https://github.com/DUNE-DAQ/dune-wib-firmware.git,2020-04-05 08:00:33+00:00,DUNE Warm Interface Board Firmware,3,DUNE-DAQ/dune-wib-firmware,253184032,Verilog,dune-wib-firmware,124071,5,2024-01-14 12:45:18+00:00,"['dunedaq-other', 'dunedaq-team-wib']",None
52,https://github.com/AugustinJose1221/FFTx16.git,2020-03-22 12:02:47+00:00,Verilog code for a 16 point FFT for FPGA,0,AugustinJose1221/FFTx16,249174299,Verilog,FFTx16,10,5,2023-09-07 01:52:39+00:00,[],None
53,https://github.com/jiangwx/EE216-2020.git,2020-03-21 11:48:26+00:00,Tutorials for EE216-2020,1,jiangwx/EE216-2020,248965121,Verilog,EE216-2020,1434,5,2021-07-21 07:09:46+00:00,[],None
54,https://github.com/amungo/nut8nt-gateware.git,2020-03-25 13:25:51+00:00,,7,amungo/nut8nt-gateware,249985232,Verilog,nut8nt-gateware,20989,5,2023-11-17 10:12:56+00:00,[],None
55,https://github.com/lawrie/ulx3s_bbc_micro.git,2020-04-12 16:23:51+00:00,Version of Ice40Beeb for Ulx3s ECP5 board,2,lawrie/ulx3s_bbc_micro,255123219,Verilog,ulx3s_bbc_micro,156,4,2023-03-07 10:24:00+00:00,[],None
56,https://github.com/aditeyabaral/up-down-counter.git,2020-04-16 19:21:47+00:00,A simple up-down counter made using icarus verilog as a part of the Digital Design and Computer Organization course (UE18CS201) at PES University.,2,aditeyabaral/up-down-counter,256308846,Verilog,up-down-counter,11,4,2023-12-08 05:38:03+00:00,"['icarus-verilog', 'verilog', 'verilog-project', 'counter', 'logic-programming', 'digital-design']",None
57,https://github.com/dpiegdon/dpsgo.git,2020-04-08 21:49:27+00:00,David's Pretty Satisfactory Gps-disciplined Oscillator,2,dpiegdon/dpsgo,254208243,Verilog,dpsgo,2638,4,2024-02-11 17:11:09+00:00,[],None
58,https://github.com/josh-macfie/FrequencyCounter.git,2020-04-12 22:19:24+00:00,Verlilog code used to make a frequency counter.,1,josh-macfie/FrequencyCounter,255180442,Verilog,FrequencyCounter,4,4,2022-03-08 22:09:48+00:00,[],None
59,https://github.com/PeterSH6/Computer_OrganizeAndDesign.git,2020-03-22 12:10:34+00:00,,0,PeterSH6/Computer_OrganizeAndDesign,249175578,Verilog,Computer_OrganizeAndDesign,5950,4,2020-07-03 12:42:11+00:00,[],https://api.github.com/licenses/mit
60,https://github.com/fluffyfreak/tf330.git,2020-04-13 10:24:15+00:00,TF330 builders files,13,fluffyfreak/tf330,255294939,,tf330,780,4,2022-02-03 19:10:41+00:00,[],https://api.github.com/licenses/gpl-2.0
61,https://github.com/Abhay-Rj/RISC-V.git,2020-03-28 14:55:01+00:00,Pipelined RV32I Processor,1,Abhay-Rj/RISC-V,250821570,Verilog,RISC-V,54,4,2021-05-07 12:59:23+00:00,[],https://api.github.com/licenses/gpl-3.0
62,https://github.com/LONG-xy/CPU-experiment.git,2020-03-21 05:38:14+00:00,Verilog语言设计的MIPS架构CPU,0,LONG-xy/CPU-experiment,248914155,Verilog,CPU-experiment,52592,4,2023-01-28 12:36:52+00:00,"['cpu', 'mips', 'verilog', 'whu']",None
63,https://github.com/1Allison/8bit-RISC-CPU.git,2020-03-15 08:11:32+00:00,用verilog设计8位cpu,1,1Allison/8bit-RISC-CPU,247426143,Verilog,8bit-RISC-CPU,96,4,2024-02-28 11:17:51+00:00,[],None
64,https://github.com/MarsWang1996/SOC-Course-Design.git,2020-03-14 09:35:37+00:00,图像Sobel增强,1,MarsWang1996/SOC-Course-Design,247248436,Verilog,SOC-Course-Design,68270,4,2024-01-12 05:33:25+00:00,[],None
65,https://github.com/MarianDubei/PingPongFPGA.git,2020-04-10 02:17:49+00:00,Ping Pong game on an FPGA in Verilog using HDMI ,1,MarianDubei/PingPongFPGA,254523948,Verilog,PingPongFPGA,23159,4,2024-01-13 17:25:57+00:00,"['verilog', 'fpga', 'quartus', 'altera', 'hdmi']",None
66,https://github.com/Certseeds/CS207_Digital_Design.git,2020-04-02 02:26:57+00:00,SUSTech CS207 Digital Design  2018Fall Materials.,0,Certseeds/CS207_Digital_Design,252335744,Verilog,CS207_Digital_Design,15827,4,2023-04-14 07:09:20+00:00,"['cs207', 'verilog', 'digital-design', 'sustech']",
67,https://github.com/Jensanf/GOWIN_examples.git,2020-04-16 15:07:55+00:00,FPGA GOWIN. Some tests and simple programs for DK-START_GW1N4 v1.1  ,1,Jensanf/GOWIN_examples,256249798,Verilog,GOWIN_examples,1397,4,2024-04-10 06:35:31+00:00,[],None
68,https://github.com/AugustinJose1221/FFT1024.git,2020-03-15 12:49:56+00:00,Testing repo for FFT with 1024 sampling rate,0,AugustinJose1221/FFT1024,247465348,Verilog,FFT1024,6,4,2024-03-05 03:11:57+00:00,[],None
69,https://github.com/zhaoyu-li/RISC-V_CPU.git,2020-04-13 07:18:27+00:00,This is a FPGA supported RISC-V CPU with 5-stage pipeline and 2-way set associative cache implemented in Verilog HDL.,2,zhaoyu-li/RISC-V_CPU,255258128,Verilog,RISC-V_CPU,81,4,2024-01-18 15:53:33+00:00,[],None
70,https://github.com/robprojects/gameboylcd-fpga.git,2020-03-21 14:36:51+00:00,Drive an ILI9341 based LCD from an original Gameboy using an FPGA,0,robprojects/gameboylcd-fpga,248994481,Verilog,gameboylcd-fpga,7,4,2023-12-26 01:35:57+00:00,[],None
71,https://github.com/akita11/MandelbrotTang.git,2020-03-23 09:05:42+00:00,Calculate Mandelbrot set on SiPEED's Tang,0,akita11/MandelbrotTang,249382384,Verilog,MandelbrotTang,8920,3,2020-12-10 06:49:12+00:00,[],https://api.github.com/licenses/mit
72,https://github.com/kowsyap/8-bit-harvard-processor.git,2020-03-19 11:15:51+00:00,verilog hdl design of a 8 bit harvard processor,1,kowsyap/8-bit-harvard-processor,248483312,Verilog,8-bit-harvard-processor,1024,3,2023-09-06 19:26:28+00:00,[],None
73,https://github.com/eedxwang/SPEF-Extractor.git,2020-04-14 14:28:20+00:00,"An RC parasitics extractor, that takes LEF and DEF files, extracts the interconnect resistances and capacitances, and outputs there corresponding SPEF file (Python)",0,eedxwang/SPEF-Extractor,255632419,,SPEF-Extractor,4204,3,2022-05-19 03:11:57+00:00,[],https://api.github.com/licenses/mit
74,https://github.com/majorlin/xloader.git,2020-03-27 08:14:35+00:00,Xilinx FPGA loader,1,majorlin/xloader,250477467,Verilog,xloader,338,3,2023-11-12 07:49:41+00:00,"['xilinx-fpga', 'bootloader', 'verilog', 'risc-v', 'picorv32']",None
75,https://github.com/scarv/aes-risc-pipeline.git,2020-03-13 15:21:53+00:00,Ways to accelerate AES in a RISC-like CPU pipeline.,4,scarv/aes-risc-pipeline,247102052,Verilog,aes-risc-pipeline,1703,3,2024-02-21 11:53:12+00:00,[],https://api.github.com/licenses/mit
76,https://github.com/skiphansen/panog2_usb_sniffer.git,2020-04-06 22:31:30+00:00,Panologic based USB 2.0 Sniffer with Ethernet interface,0,skiphansen/panog2_usb_sniffer,253630558,Verilog,panog2_usb_sniffer,6492,3,2022-07-21 20:49:52+00:00,[],None
77,https://github.com/linYDTHU/pipeline_CPU.git,2020-04-02 03:35:14+00:00,pipeline_CPU basic implementation,0,linYDTHU/pipeline_CPU,252347149,Verilog,pipeline_CPU,244,3,2022-11-04 13:22:01+00:00,[],None
78,https://github.com/VladikNeVladik/VGA-Renderer.git,2020-03-23 20:39:38+00:00,"FPGA-based RV32I Processor + VGA Video Generator + UART Reciever = A Good Visualisation Of STM32 ""Space Invaders""",0,VladikNeVladik/VGA-Renderer,249539153,Verilog,VGA-Renderer,55,3,2023-08-29 16:04:25+00:00,[],None
79,https://github.com/Tungluai/Booth-encoded-Wallance-Tree-Multiplier.git,2020-03-23 09:50:28+00:00,16 x 16 bits Signed Interger Number Wallance Multiplier Based on Booth Algorithm,0,Tungluai/Booth-encoded-Wallance-Tree-Multiplier,249391963,Verilog,Booth-encoded-Wallance-Tree-Multiplier,153,3,2023-11-21 07:15:23+00:00,[],https://api.github.com/licenses/gpl-3.0
80,https://github.com/KevinWang96/Network_Packet_Classification_on_FPGA.git,2020-04-05 23:17:10+00:00,Network Packet classification on FPGA,4,KevinWang96/Network_Packet_Classification_on_FPGA,253350910,Verilog,Network_Packet_Classification_on_FPGA,36,3,2023-12-16 14:44:46+00:00,"['fpga', 'network', 'fpga-accelerator', 'packet-classification', 'bitonic-merge-sort']",None
81,https://github.com/gowgos5/aes-verilog.git,2020-04-13 06:22:41+00:00,RTL implementation of Advanced Encryption Standard (AES),0,gowgos5/aes-verilog,255247937,Verilog,aes-verilog,2733,3,2024-01-16 16:26:27+00:00,[],None
82,https://github.com/myrik8333/i2c.git,2020-04-17 04:52:40+00:00,uvm based tb for i2c,0,myrik8333/i2c,256404456,Verilog,i2c,16,3,2022-10-20 10:35:30+00:00,[],None
83,https://github.com/TrustworthyComputing/Romeo.git,2020-03-27 01:28:10+00:00,,0,TrustworthyComputing/Romeo,250412163,Verilog,Romeo,2122,3,2023-06-23 02:58:57+00:00,[],https://api.github.com/licenses/mit
84,https://github.com/pouryahoseini/Genetic-Algorithm-Processor.git,2020-03-25 23:00:16+00:00,A digital  genetic algorithm processor,1,pouryahoseini/Genetic-Algorithm-Processor,250110731,Verilog,Genetic-Algorithm-Processor,4185,3,2023-09-14 11:06:02+00:00,"['genetic-algorithm', 'evolutionary-computation', 'circuit', 'digital', 'spice', 'cmos', 'processor', 'optimization', 'hsim', 'customsim', 'verilog-a']",None
85,https://github.com/hdl-util/i2c-demo.git,2020-03-15 18:09:08+00:00,Demo of i2c,0,hdl-util/i2c-demo,247523216,Verilog,i2c-demo,13,3,2023-12-14 14:36:41+00:00,[],
86,https://github.com/PoojaB01/Verilog-Assignments.git,2020-04-07 16:22:01+00:00,Solutions to lab assignments for Hardware Lab (CS 224) IIT Guwahati.,1,PoojaB01/Verilog-Assignments,253849401,Verilog,Verilog-Assignments,8,3,2022-05-23 01:07:59+00:00,['verilog'],None
87,https://github.com/KevinWang96/EE577b-HW.git,2020-03-14 06:42:33+00:00,,1,KevinWang96/EE577b-HW,247226108,Verilog,EE577b-HW,15174,3,2023-10-09 21:32:25+00:00,"['verilog-hdl', 'synopsys-dc', 'modelsim', 'cadence-conformal']",None
88,https://github.com/Dhiraj03/MIPSALU_Verilog.git,2020-03-13 08:32:31+00:00,Verilog code for 32-bit ALU in MIPS ISA.,3,Dhiraj03/MIPSALU_Verilog,247023228,Verilog,MIPSALU_Verilog,10,3,2022-10-06 19:19:11+00:00,[],None
89,https://github.com/vijay-jaisankar/VERIBOSS.git,2020-04-07 13:09:52+00:00,Contains my progress of Verilog HDL ,0,vijay-jaisankar/VERIBOSS,253796302,Verilog,VERIBOSS,7,3,2020-04-18 03:09:43+00:00,[],None
90,https://github.com/suoglu/Digital_Clock.git,2020-04-05 20:20:35+00:00,Verilog code for a digital clock,1,suoglu/Digital_Clock,253324489,Verilog,Digital_Clock,94,3,2023-08-03 18:38:13+00:00,"['fpga', 'digital-clock', 'verilog']",
91,https://github.com/StefanGheorghe996/Bus-Arbiter.git,2020-03-26 10:10:33+00:00,Master - First Year - Second Semester - NOC Project,0,StefanGheorghe996/Bus-Arbiter,250223636,Verilog,Bus-Arbiter,3092,3,2023-06-20 03:42:33+00:00,[],https://api.github.com/licenses/mit
92,https://github.com/orangecalculator/simple-tsc-cpu.git,2020-03-26 14:12:26+00:00,Simple TSC Cpu in Computer Organization 2019-1,0,orangecalculator/simple-tsc-cpu,250276892,Verilog,simple-tsc-cpu,65,3,2023-07-30 07:56:29+00:00,[],None
93,https://github.com/TomLBZ/EE2026_FinalProject2020S1.git,2020-03-13 15:43:17+00:00,EE 2026 Final Project (Group) 2020 S1,0,TomLBZ/EE2026_FinalProject2020S1,247106433,Verilog,EE2026_FinalProject2020S1,32342,3,2020-09-04 07:25:12+00:00,[],None
94,https://github.com/li990218/eecs151_lab.git,2020-03-18 03:44:37+00:00,,1,li990218/eecs151_lab,248132197,Verilog,eecs151_lab,7397,3,2023-09-30 18:40:58+00:00,[],None
95,https://github.com/nietzhuang/2019-CIC-Contest---IoT-Data-Filtering.git,2020-03-13 06:09:29+00:00,2019 CIC contest Final topic,0,nietzhuang/2019-CIC-Contest---IoT-Data-Filtering,247000218,Verilog,2019-CIC-Contest---IoT-Data-Filtering,903,3,2023-08-11 14:03:07+00:00,[],None
96,https://github.com/nietzhuang/2018-CIC-Contest---Huffman-Coding.git,2020-04-06 01:50:27+00:00,2018 CIC contest preliminary topic,0,nietzhuang/2018-CIC-Contest---Huffman-Coding,253370980,Verilog,2018-CIC-Contest---Huffman-Coding,549,2,2023-08-11 14:03:07+00:00,[],None
97,https://github.com/jorislee/picorv32_ice40up5k_icesugar.git,2020-04-12 10:10:14+00:00,Picorv32 example based on icesugar development board,1,jorislee/picorv32_ice40up5k_icesugar,255055584,Verilog,picorv32_ice40up5k_icesugar,44,2,2022-11-20 19:05:47+00:00,[],None
98,https://github.com/Ji-Keyu/Super-Mario-War-on-FPGA.git,2020-03-26 04:02:17+00:00,"A very naive replicate of the super mario war mini game. Written in Verilog. Testing was done with Xilinx ISE design suite, Digilent Nexys3 FPGA board and a compatible pmod joystick.",0,Ji-Keyu/Super-Mario-War-on-FPGA,250157251,Verilog,Super-Mario-War-on-FPGA,232,2,2023-10-06 02:41:20+00:00,[],None
99,https://github.com/M0WUT/Microwave_SDR_HDL.git,2020-03-23 22:58:24+00:00,,1,M0WUT/Microwave_SDR_HDL,249562653,Verilog,Microwave_SDR_HDL,12,2,2022-04-27 18:41:55+00:00,[],None
100,https://github.com/milton-pagan/basic-risc-microprocessor.git,2020-03-16 02:09:41+00:00,Implementation of a basic RISC microprocessor based on ARM architecture. Course project for ICOM4215.,2,milton-pagan/basic-risc-microprocessor,247589752,Verilog,basic-risc-microprocessor,429,2,2022-07-28 14:14:25+00:00,"['verilog-hdl', 'arm', 'microprocessor']",None
101,https://github.com/cisen/32bit_RISC-V.git,2020-03-21 03:36:56+00:00,RV32I指令集的32bit RISC-V处理器,3,cisen/32bit_RISC-V,248900615,,32bit_RISC-V,1744,2,2022-12-07 08:37:23+00:00,[],None
102,https://github.com/UCLA-VAST/Bonsai.git,2020-03-25 23:27:07+00:00,,0,UCLA-VAST/Bonsai,250114473,Verilog,Bonsai,214,2,2021-07-22 04:26:52+00:00,[],None
103,https://github.com/z80-ro/verilog-tests.git,2020-03-13 21:48:29+00:00,Tests with verilog ,0,z80-ro/verilog-tests,247167016,Verilog,verilog-tests,11,2,2022-12-03 03:07:27+00:00,[],None
104,https://github.com/Yongxiang-Guo/Verilog_DS18B20.git,2020-03-18 03:50:58+00:00,控制DS18B20温度传感器实时显示温度,1,Yongxiang-Guo/Verilog_DS18B20,248133098,Verilog,Verilog_DS18B20,8,2,2023-08-04 08:04:43+00:00,[],None
105,https://github.com/heymesut/ASIC_SHA256.git,2020-03-24 08:01:01+00:00,an ASIC implement of SHA256,0,heymesut/ASIC_SHA256,249646964,Verilog,ASIC_SHA256,3201,2,2023-01-26 02:01:14+00:00,[],None
106,https://github.com/sharondevs/VLSI.git,2020-03-30 08:43:54+00:00,Bufferless deflection router verilog design,1,sharondevs/VLSI,251248709,Verilog,VLSI,224,2,2022-06-23 18:34:41+00:00,[],None
107,https://github.com/diocorreia/digital-fm-stereo-modulator.git,2020-03-31 17:26:52+00:00,All-digital FM Stereo Modulator described in Verilog.,2,diocorreia/digital-fm-stereo-modulator,251679270,Verilog,digital-fm-stereo-modulator,400,2,2022-02-23 10:38:39+00:00,[],None
108,https://github.com/Paulatil/computer-aided-design.git,2020-04-02 05:11:35+00:00,source files for the computer-auded-design projects,0,Paulatil/computer-aided-design,252361174,Verilog,computer-aided-design,18,2,2024-04-01 13:07:14+00:00,[],None
109,https://github.com/Ananya-B/DE2-115-Synthesizer.git,2020-04-06 19:57:20+00:00,Synthesizer using verilog,0,Ananya-B/DE2-115-Synthesizer,253602076,Verilog,DE2-115-Synthesizer,41,2,2022-11-08 09:50:11+00:00,[],None
110,https://github.com/krishna-swaroop/MIPS-Processor.git,2020-04-16 00:47:56+00:00,HDL Description of a Basic MIPS processor,0,krishna-swaroop/MIPS-Processor,256071583,Verilog,MIPS-Processor,99,2,2024-02-14 00:45:19+00:00,[],None
111,https://github.com/rez39/Floatingpointadder.git,2020-03-21 15:23:49+00:00,Verilog implemenation of 32 bit Floating point adder for Normal numbers,2,rez39/Floatingpointadder,249003560,Verilog,Floatingpointadder,5,2,2021-08-04 10:19:35+00:00,[],None
112,https://github.com/MiSTer-devel/FlappyBird_MiSTer.git,2020-04-02 12:11:18+00:00,Flappy Bird written entirely in discreet logic for MiSTer,8,MiSTer-devel/FlappyBird_MiSTer,252445120,Verilog,FlappyBird_MiSTer,1724,2,2022-03-04 01:37:47+00:00,[],None
113,https://github.com/incredible-smurf/simple_x86_cpu.git,2020-04-15 09:28:50+00:00,,0,incredible-smurf/simple_x86_cpu,255867995,Verilog,simple_x86_cpu,210,2,2022-03-23 08:04:18+00:00,[],None
114,https://github.com/BoyaoDing/Computer-Architecture.git,2020-03-24 12:12:47+00:00,,0,BoyaoDing/Computer-Architecture,249698900,Verilog,Computer-Architecture,29675,2,2021-05-10 08:37:18+00:00,[],None
115,https://github.com/starbrilliance/SmallPositHDL.git,2020-03-23 18:29:20+00:00,,5,starbrilliance/SmallPositHDL,249512292,Verilog,SmallPositHDL,777,2,2020-11-15 04:49:07+00:00,[],https://api.github.com/licenses/bsd-3-clause
116,https://github.com/Hanbyeol-Jang/KW-Uni.git,2020-03-18 06:08:52+00:00,대학 생활 정리,0,Hanbyeol-Jang/KW-Uni,248152286,Verilog,KW-Uni,144683,2,2023-11-27 14:15:49+00:00,[],None
117,https://github.com/Kitrinx/FB1_MiSTer.git,2020-04-01 10:51:40+00:00,Fantasy first generation console written entirely in discreet logic.,0,Kitrinx/FB1_MiSTer,252147891,Verilog,FB1_MiSTer,897,2,2024-02-13 02:56:54+00:00,[],None
118,https://github.com/npetersen2/iCE40_Template.git,2020-04-01 20:41:07+00:00,Template HDL files for getting started with the Lattice iCE40 FPGAs,1,npetersen2/iCE40_Template,252282161,Verilog,iCE40_Template,9,2,2023-08-31 15:12:18+00:00,[],None
119,https://github.com/lawrie/ulx3s_acorn_atom.git,2020-04-11 08:26:12+00:00,Ulx3s port of Ice40Atom,0,lawrie/ulx3s_acorn_atom,254824125,Verilog,ulx3s_acorn_atom,326,2,2022-07-18 18:25:08+00:00,[],None
120,https://github.com/Noris4est/SPI-FPGA-Verilog-HDL.git,2020-04-08 23:20:52+00:00,"In this project, I am developing a verilog SPI interface for FPGA ",0,Noris4est/SPI-FPGA-Verilog-HDL,254222467,Verilog,SPI-FPGA-Verilog-HDL,2524,2,2023-07-14 02:09:24+00:00,[],None
121,https://github.com/zaozaofeng/huffmanCode.git,2020-03-24 03:35:55+00:00,,0,zaozaofeng/huffmanCode,249604959,Verilog,huffmanCode,12,2,2024-02-14 11:59:20+00:00,[],None
122,https://github.com/SidharthMehta/Tanh-unit.git,2020-04-01 02:05:37+00:00,"Created a Tanh gate for LSTM cell, a type of neural network using RTL with the goal of least area and execution time product",0,SidharthMehta/Tanh-unit,252047106,Verilog,Tanh-unit,669,2,2023-10-27 02:56:32+00:00,"['tanh-unit', 'lstm-cell']",None
123,https://github.com/TausifIqbal/multicycle_datapath_for_risc_v_processor.git,2020-04-03 12:25:49+00:00,,0,TausifIqbal/multicycle_datapath_for_risc_v_processor,252725321,Verilog,multicycle_datapath_for_risc_v_processor,15,2,2022-09-25 22:57:13+00:00,[],None
124,https://github.com/michaelengel/verve.git,2020-04-05 01:32:08+00:00,Verilog RISC V experiment,1,michaelengel/verve,253133073,Verilog,verve,12,2,2022-01-27 18:47:57+00:00,[],None
125,https://github.com/lawrie/ulx3s_cpm_z80.git,2020-04-15 07:46:44+00:00,A port of the Ice40CPMZ80 project to the Ulx3s ECP5 board,0,lawrie/ulx3s_cpm_z80,255842969,Verilog,ulx3s_cpm_z80,76,2,2022-07-18 18:30:32+00:00,[],None
126,https://github.com/GaloisInc/BESSPIN-CloudGFE.git,2020-04-05 17:48:22+00:00,The AWS cloud deployment of the BESSPIN GFE platform.,2,GaloisInc/BESSPIN-CloudGFE,253296079,Verilog,BESSPIN-CloudGFE,162491,2,2023-06-14 06:00:52+00:00,[],https://api.github.com/licenses/apache-2.0
127,https://github.com/yantao12399/aes.git,2020-04-13 14:39:01+00:00,verilog of aes,0,yantao12399/aes,255353451,Verilog,aes,638,1,2022-02-20 17:36:55+00:00,[],https://api.github.com/licenses/gpl-3.0
128,https://github.com/dongsibo/cscb58-project.git,2020-03-16 07:12:47+00:00,CSCB58H3 FPGA Project,0,dongsibo/cscb58-project,247634779,Verilog,cscb58-project,4552,1,2022-04-06 02:14:12+00:00,[],https://api.github.com/licenses/mit
129,https://github.com/cn-pub/lab.git,2020-03-14 22:31:48+00:00,,0,cn-pub/lab,247363268,Verilog,lab,114,1,2020-04-27 09:40:39+00:00,[],None
130,https://github.com/ishitadatta/BarrelShifter.git,2020-03-15 03:52:35+00:00,:electric_plug: Digital Design and Computer Organisation - Mini Project,0,ishitadatta/BarrelShifter,247397280,Verilog,BarrelShifter,2,1,2023-08-07 08:25:38+00:00,[],None
131,https://github.com/mokumus/BitSequenceDetector-VHDL.git,2020-04-01 21:51:40+00:00,5-bit sequence detector that detects '10111' bit pattern. Implemented using structural  Verilog HDL.,1,mokumus/BitSequenceDetector-VHDL,252294615,Verilog,BitSequenceDetector-VHDL,397,1,2022-11-01 15:48:54+00:00,[],None
132,https://github.com/2php/nco_sin_gen.git,2020-03-21 16:16:29+00:00,numerically controlled oscillator for generating sinusoidal signal for Stratix IV board,0,2php/nco_sin_gen,249013449,,nco_sin_gen,8126,1,2023-11-15 16:04:44+00:00,[],None
133,https://github.com/vipinkmenon/runningLED.git,2020-04-08 05:43:31+00:00,Tutorial Video,0,vipinkmenon/runningLED,253996143,Verilog,runningLED,2,1,2022-04-21 04:06:54+00:00,[],None
134,https://github.com/dirkmo/uart2wb.git,2020-04-01 19:16:49+00:00,uart-to-wishbone bridge,2,dirkmo/uart2wb,252265768,Verilog,uart2wb,8,1,2022-05-05 06:21:27+00:00,[],None
135,https://github.com/boltma/Digital-Logic-and-Processor.git,2020-03-24 11:19:57+00:00,Course experiments for THUEE Fundamental of Digital Logic and Processor 2020,0,boltma/Digital-Logic-and-Processor,249688397,Verilog,Digital-Logic-and-Processor,5045,1,2023-01-28 02:10:17+00:00,[],None
136,https://github.com/nshcat/risc-v.git,2020-03-25 22:56:49+00:00,Single-cycle RISC-V RV32EI Microcontroller for FPGAs,0,nshcat/risc-v,250110236,Verilog,risc-v,436,1,2022-02-23 01:23:15+00:00,[],None
137,https://github.com/bdiaz29/Fused-Multiply-adder.git,2020-03-15 23:50:01+00:00,Fused Multiply Adder implemented in verilog ,0,bdiaz29/Fused-Multiply-adder,247571910,Verilog,Fused-Multiply-adder,3,1,2022-03-29 07:25:07+00:00,[],None
138,https://github.com/ELINGAP-7545/lab04-grupo-7.git,2020-03-26 23:58:26+00:00,lab04-grupo-7 created by GitHub Classroom,1,ELINGAP-7545/lab04-grupo-7,250399333,Verilog,lab04-grupo-7,2993,1,2020-04-07 03:51:55+00:00,[],None
139,https://github.com/programmable-logic-tools/logic-block-library.git,2020-04-01 18:16:43+00:00,A library of basic building blocks for programmable logic designs,2,programmable-logic-tools/logic-block-library,252253053,Verilog,logic-block-library,109,1,2021-03-05 17:26:16+00:00,[],https://api.github.com/licenses/agpl-3.0
140,https://github.com/kranthij22/Verilog-.git,2020-03-24 01:45:15+00:00,,0,kranthij22/Verilog-,249586320,Verilog,Verilog-,13,1,2021-03-24 01:40:59+00:00,[],None
141,https://github.com/abhishekkydv8/Logic-Design.git,2020-03-23 21:33:52+00:00,Verilog,0,abhishekkydv8/Logic-Design,249549034,Verilog,Logic-Design,40,1,2020-05-20 20:54:08+00:00,[],None
142,https://github.com/vmetodiev/pwm4sdr.git,2020-03-16 18:14:40+00:00,Pulse Width Modulation for Software Defined Radio,0,vmetodiev/pwm4sdr,247786298,Verilog,pwm4sdr,4307,1,2022-10-25 11:23:46+00:00,[],None
143,https://github.com/simoneby/MicroProcessorProject.git,2020-04-05 13:55:14+00:00,,0,simoneby/MicroProcessorProject,253246949,Verilog,MicroProcessorProject,181,1,2020-05-16 10:30:42+00:00,[],None
144,https://github.com/yxgi5/i2c_bypass_fpga.git,2020-03-19 07:15:36+00:00,i2c signal bypass fpga,0,yxgi5/i2c_bypass_fpga,248435663,Verilog,i2c_bypass_fpga,317,1,2022-11-12 13:32:38+00:00,"['fpga', 'i2c', 'passthrough']",None
145,https://github.com/m4j0rt0m/pulse-generator.git,2020-03-20 21:15:59+00:00,DE0 Nano Blinking LED test,0,m4j0rt0m/pulse-generator,248853550,Verilog,pulse-generator,34,1,2020-07-22 12:20:12+00:00,[],https://api.github.com/licenses/mit
146,https://github.com/rentaohu/FPGA-digital_recogniton.git,2020-03-20 02:26:32+00:00,digital recognition based on FPGA using camera ov5640 and Vga screen,0,rentaohu/FPGA-digital_recogniton,248650253,Verilog,FPGA-digital_recogniton,12,1,2023-06-04 13:05:01+00:00,[],None
147,https://github.com/dioxygen/MIPS_CPU.git,2020-04-06 13:35:55+00:00,,0,dioxygen/MIPS_CPU,253507835,Verilog,MIPS_CPU,72494,1,2023-08-27 16:44:16+00:00,[],None
148,https://github.com/sxw228/hdmi_interface.git,2020-04-10 09:35:12+00:00,,0,sxw228/hdmi_interface,254597067,Verilog,hdmi_interface,20,1,2023-11-08 08:36:50+00:00,[],None
149,https://github.com/anguyen721/TEAM18EIS.git,2020-03-23 17:07:50+00:00,,1,anguyen721/TEAM18EIS,249493793,Verilog,TEAM18EIS,21535,1,2020-05-05 03:16:34+00:00,[],None
150,https://github.com/draftsmann/kotlin.git,2020-04-01 12:39:28+00:00,FPGA_PROJECTS,1,draftsmann/kotlin,252171284,Verilog,kotlin,76470,1,2020-04-16 13:34:01+00:00,[],None
151,https://github.com/dajoariando/NMR_PCBv6_HDLv1_2020_Quartus.git,2020-03-30 18:49:02+00:00,,1,dajoariando/NMR_PCBv6_HDLv1_2020_Quartus,251398627,Verilog,NMR_PCBv6_HDLv1_2020_Quartus,101671,1,2022-06-16 06:19:43+00:00,[],None
152,https://github.com/Noris4est/RISE_EDGE_PULSE_LENGTH_CONVERTER.git,2020-04-11 16:57:23+00:00,Here I am developing a pulse length converter,0,Noris4est/RISE_EDGE_PULSE_LENGTH_CONVERTER,254914045,Verilog,RISE_EDGE_PULSE_LENGTH_CONVERTER,183,1,2022-01-13 15:00:27+00:00,[],None
153,https://github.com/vanDeagle/EDA_TASK.git,2020-04-14 07:01:57+00:00,"EDA course tasks, simulated by iverilog",0,vanDeagle/EDA_TASK,255534825,Verilog,EDA_TASK,1294,1,2020-05-13 03:29:00+00:00,[],None
154,https://github.com/KhaledMoataz/ODE_Accelerator.git,2020-03-20 22:18:27+00:00,A chip for solving ODE using Forward Euler method,2,KhaledMoataz/ODE_Accelerator,248862572,Verilog,ODE_Accelerator,3454,1,2023-02-17 08:38:01+00:00,[],None
155,https://github.com/arvakagdi/BIST.git,2020-04-15 23:55:54+00:00,"Designed and implemented a DFT tool using Verilog to add BIST capabilities to an Arithmetic Unit (CUT).  Used ModelSim for designing and simulation of BIST controller, PRPG as Test Pattern Generator, MISR as Output Response Analyzer and AU.Testing was done by infusing faults in a fault-free AU and checking the response ",1,arvakagdi/BIST,256064072,Verilog,BIST,1401,1,2024-02-27 13:32:46+00:00,[],None
156,https://github.com/josh-macfie/FPGAtoLCD.git,2020-03-25 13:47:25+00:00,Verilog code to write to an LCD,1,josh-macfie/FPGAtoLCD,249990334,Verilog,FPGAtoLCD,4,1,2024-03-18 17:01:46+00:00,[],None
157,https://github.com/zwm/psram.git,2020-03-24 12:51:18+00:00,,1,zwm/psram,249707168,Verilog,psram,18,1,2020-05-07 02:48:04+00:00,[],None
158,https://github.com/DhruvkBhatt/mips-single-cycle.git,2020-03-13 19:07:08+00:00,This contain mips single cycle code,0,DhruvkBhatt/mips-single-cycle,247143840,Verilog,mips-single-cycle,13,1,2023-08-12 15:35:38+00:00,[],None
159,https://github.com/Yongxiang-Guo/Verilog_uart_fifo_smg.git,2020-03-18 03:21:07+00:00,串口接收任意字符，以ASIIC码形式显示在数码管上,0,Yongxiang-Guo/Verilog_uart_fifo_smg,248128509,Verilog,Verilog_uart_fifo_smg,14,1,2022-09-26 15:46:22+00:00,"['verilog', 'uart']",None
160,https://github.com/Dhiraj03/uPowerALU.git,2020-03-15 13:12:16+00:00,Verilog code for 32-bit (64-bit registers) IBM uPower ISA.,0,Dhiraj03/uPowerALU,247469030,Verilog,uPowerALU,23,1,2020-06-05 02:33:37+00:00,[],None
161,https://github.com/tan1998lei/FPGA_text.git,2020-04-17 02:04:01+00:00,FSM,0,tan1998lei/FPGA_text,256376647,Verilog,FPGA_text,4,1,2020-04-17 02:20:26+00:00,[],None
162,https://github.com/Ananya-B/Asynchonous-FIFO-.git,2020-04-06 19:49:32+00:00,Using Verilog,0,Ananya-B/Asynchonous-FIFO-,253600429,Verilog,Asynchonous-FIFO-,4,1,2022-03-01 16:11:32+00:00,[],None
163,https://github.com/acintr/4215-RISC_Microprocessor.git,2020-04-08 04:37:31+00:00,Computer Architecture Course Project. Design and simulation of a RISC-based architecture implementing an ARM architecture instruction subset.,0,acintr/4215-RISC_Microprocessor,253986343,Verilog,4215-RISC_Microprocessor,196,1,2020-07-13 07:00:10+00:00,[],None
164,https://github.com/kishan132/Image-Enhancement-on-Verilog-HDL.git,2020-04-14 13:27:55+00:00,Basic image processing using verilog HDL.,0,kishan132/Image-Enhancement-on-Verilog-HDL,255616707,Verilog,Image-Enhancement-on-Verilog-HDL,190,1,2022-05-26 13:17:53+00:00,[],None
165,https://github.com/Noris4est/Debounce-FPGA-Verilog-HDL.git,2020-04-12 23:13:40+00:00,"In this project, I develop bounce suppression systems for attaching electro-mechanical elements to an FPGA",0,Noris4est/Debounce-FPGA-Verilog-HDL,255187089,Verilog,Debounce-FPGA-Verilog-HDL,11,1,2020-04-12 23:43:41+00:00,[],None
166,https://github.com/DROZD-01/DROZD-01-PLIS-LAB_2.git,2020-03-30 12:34:38+00:00,Вторая лабораторка (обработка уникальных событий),0,DROZD-01/DROZD-01-PLIS-LAB_2,251299144,Verilog,DROZD-01-PLIS-LAB_2,288,1,2020-05-03 19:26:30+00:00,[],None
167,https://github.com/prabpabla/Tug-of-War.git,2020-03-29 00:58:13+00:00,,0,prabpabla/Tug-of-War,250926045,Verilog,Tug-of-War,28,1,2024-04-06 13:02:48+00:00,[],None
168,https://github.com/sjaemoon/EE470_BlackParrot.git,2020-04-11 01:37:45+00:00,,1,sjaemoon/EE470_BlackParrot,254771153,Verilog,EE470_BlackParrot,20301,1,2021-06-11 23:54:52+00:00,[],https://api.github.com/licenses/bsd-3-clause
169,https://github.com/DhruvkBhatt/mips_multi_cycle.git,2020-03-16 16:40:15+00:00,,0,DhruvkBhatt/mips_multi_cycle,247766962,Verilog,mips_multi_cycle,13,1,2023-08-12 15:35:36+00:00,[],None
170,https://github.com/ChocolateJin/IIS.git,2020-04-17 16:12:02+00:00,,1,ChocolateJin/IIS,256551043,Verilog,IIS,86,1,2022-06-14 19:44:58+00:00,[],None
171,https://github.com/dajoariando/NMR_PCBv5_HDLv1_2019_Quartus.git,2020-03-24 19:14:12+00:00,,0,dajoariando/NMR_PCBv5_HDLv1_2019_Quartus,249796239,Verilog,NMR_PCBv5_HDLv1_2019_Quartus,61122,1,2022-06-16 06:20:01+00:00,[],None
172,https://github.com/andreilaur98/Verilog---Multiplication-of-sign-numbers.git,2020-03-18 12:43:37+00:00,,0,andreilaur98/Verilog---Multiplication-of-sign-numbers,248228911,Verilog,Verilog---Multiplication-of-sign-numbers,62,1,2023-04-28 11:48:21+00:00,[],None
173,https://github.com/neurorulez/Mister_Test_Joys.git,2020-03-18 12:33:07+00:00,,0,neurorulez/Mister_Test_Joys,248226604,Verilog,Mister_Test_Joys,3561,1,2021-10-29 08:43:52+00:00,[],https://api.github.com/licenses/gpl-3.0
174,https://github.com/chiranjeev-singhal/I2C-verilog.git,2020-03-17 13:58:15+00:00,Simulation of I2C protocol ,0,chiranjeev-singhal/I2C-verilog,247983771,Verilog,I2C-verilog,12,1,2022-12-03 04:10:34+00:00,[],None
175,https://github.com/Allanmon1/CECS-440-Comp-Architecture.git,2020-03-31 03:58:25+00:00,,0,Allanmon1/CECS-440-Comp-Architecture,251495994,Verilog,CECS-440-Comp-Architecture,10,1,2020-07-19 20:15:16+00:00,[],None
176,https://github.com/RomeoMe5/DE10-Nano_cooling.git,2020-03-15 17:42:56+00:00,,0,RomeoMe5/DE10-Nano_cooling,247518507,Verilog,DE10-Nano_cooling,1884,1,2021-05-16 22:27:32+00:00,[],None
177,https://github.com/WonkieB/I2S-buffer.git,2020-04-10 19:45:48+00:00,"I2S buffer implemented using Nexys 4 board an Active-HDL, designed to work with ADC (CS5343) and DAC (CS4344) ",0,WonkieB/I2S-buffer,254722135,Verilog,I2S-buffer,43,1,2020-12-10 12:58:42+00:00,[],None
178,https://github.com/narcis4/vga-controller.git,2020-03-13 07:51:07+00:00,,1,narcis4/vga-controller,247015843,Verilog,vga-controller,271,1,2020-10-01 08:04:50+00:00,[],None
179,https://github.com/TKLabStudio/Circuit-Design.git,2020-04-07 15:08:22+00:00,高中時期做的電路設計，包含電子學與數位邏輯,0,TKLabStudio/Circuit-Design,253829490,Verilog,Circuit-Design,66201,1,2023-05-18 08:20:11+00:00,"['tina', 'fpga', 'verilog', 'quartus', 'progisp']",None
180,https://github.com/travisbartholome/sudoku-master.git,2020-04-10 00:09:55+00:00,Final project for ECE 5367 at UH,0,travisbartholome/sudoku-master,254504909,Verilog,sudoku-master,838,1,2022-02-22 21:19:33+00:00,[],None
181,https://github.com/hungvo0603/EE2026--Project.git,2020-03-23 06:00:16+00:00,"EE2026 Project - Using Basys 3 FPGA Board, Digilent PMODMIC3 and PMODoLEDrgb",0,hungvo0603/EE2026--Project,249348235,Verilog,EE2026--Project,48,1,2020-12-18 12:36:58+00:00,[],None
182,https://github.com/Noris4est/UART-FPGA-Verilog-HDL.git,2020-04-08 18:12:13+00:00,"In this project, I am developing an interface for the FPGA platform that implements the UART protocol. Hardware description language selected by Verilog",0,Noris4est/UART-FPGA-Verilog-HDL,254165351,Verilog,UART-FPGA-Verilog-HDL,50737,1,2021-12-08 14:22:17+00:00,[],None
183,https://github.com/MireleSCos/ULA.git,2020-03-23 01:18:11+00:00,miniprojeto em Verilog,0,MireleSCos/ULA,249306317,Verilog,ULA,6,1,2020-06-21 01:28:25+00:00,[],None
184,https://github.com/shioya-lab/cpu-exercise.git,2020-04-06 10:04:31+00:00,,0,shioya-lab/cpu-exercise,253459481,Verilog,cpu-exercise,824,1,2021-10-28 08:34:35+00:00,[],None
185,https://github.com/Arcadia-Microcomputer/SOC.git,2020-04-15 04:35:17+00:00,,0,Arcadia-Microcomputer/SOC,255805736,Verilog,SOC,6576,1,2022-03-17 10:19:31+00:00,[],None
186,https://github.com/PravallikaNalla/Verilog_projects.git,2020-04-08 03:15:25+00:00,,0,PravallikaNalla/Verilog_projects,253973425,Verilog,Verilog_projects,21,1,2020-07-27 01:52:56+00:00,[],None
187,https://github.com/deigiudi/kayrv32.git,2020-03-14 09:16:41+00:00,"A Verilog implementation of a RISC-V RV32I based microprocessor (classic 5-stage, in-order, single issue)",0,deigiudi/kayrv32,247245878,Verilog,kayrv32,5526,1,2023-09-07 05:41:40+00:00,"['risc-v', 'riscv', 'verilog']",https://api.github.com/licenses/bsd-3-clause
188,https://github.com/bdiaz29/MicroController.git,2020-03-16 00:03:59+00:00,Verilog Implentation of a microcontroller,0,bdiaz29/MicroController,247573521,Verilog,MicroController,6,1,2022-01-09 22:35:06+00:00,[],None
189,https://github.com/eiclpy/MIPS.git,2020-03-31 09:36:10+00:00,,0,eiclpy/MIPS,251559140,Verilog,MIPS,10,1,2020-09-20 14:21:51+00:00,[],None
190,https://github.com/Paulatil/Hardware_security1.git,2020-04-02 05:43:40+00:00,,0,Paulatil/Hardware_security1,252366115,Verilog,Hardware_security1,9,1,2020-04-02 06:10:43+00:00,[],None
191,https://github.com/cheungxi/vivado_tcl.git,2020-04-02 13:58:29+00:00,vivado tcl script ,1,cheungxi/vivado_tcl,252470881,Verilog,vivado_tcl,173,1,2022-12-13 22:20:49+00:00,[],None
192,https://github.com/glitchy-boy-mahyar/CA_CA2.git,2020-04-14 20:14:37+00:00,Comp_Arch project no.2 by Mahyar Karimi & Alireza Salamat,1,glitchy-boy-mahyar/CA_CA2,255715575,Verilog,CA_CA2,198,1,2020-07-06 15:13:45+00:00,[],None
193,https://github.com/souvicksaha95/Digital-Clock-in-Spartan-6-FPGA.git,2020-04-13 19:55:54+00:00,Digital Clock coded in Verilog. Simulated in iverilog. Implemented on Xilinx Spartan 6 FPGA and seven segment display.,0,souvicksaha95/Digital-Clock-in-Spartan-6-FPGA,255428286,Verilog,Digital-Clock-in-Spartan-6-FPGA,531,1,2020-05-14 14:57:22+00:00,[],None
194,https://github.com/GGuedesAB/RISCV16.git,2020-04-04 15:47:37+00:00,A simple 5-stage CPU implementation. Compilation and simulation use Icarus Verilog.,0,GGuedesAB/RISCV16,253036474,Verilog,RISCV16,207,1,2020-06-09 01:50:09+00:00,[],None
195,https://github.com/Noris4est/PWM-FPGA-VERILOG.git,2020-04-10 16:56:17+00:00, I am developing a PWM parametric module.,0,Noris4est/PWM-FPGA-VERILOG,254688587,Verilog,PWM-FPGA-VERILOG,87,1,2020-04-10 17:03:26+00:00,[],None
196,https://github.com/jainmohit2001/verilog.git,2020-04-09 14:21:41+00:00,Contains code of Verilog assignments ,1,jainmohit2001/verilog,254392233,Verilog,verilog,185,1,2022-05-23 00:55:31+00:00,[],None
197,https://github.com/PravallikaNalla/Verilog_projects_basic.git,2020-04-08 03:10:58+00:00,This contains the entry level projects to get you started and understand working with verilog.,0,PravallikaNalla/Verilog_projects_basic,253972635,Verilog,Verilog_projects_basic,20,1,2022-08-28 04:17:44+00:00,[],None
198,https://github.com/unal-edigital1-2020-1/lab01.git,2020-03-16 12:13:23+00:00,laboratorio 01 introducción a HDL,0,unal-edigital1-2020-1/lab01,247693521,Verilog,lab01,53,1,2020-03-17 03:03:56+00:00,[],https://api.github.com/licenses/gpl-3.0
199,https://github.com/imuguruza/alhambra_II_test.git,2020-04-07 16:27:17+00:00,Small test for Alhambra II board,0,imuguruza/alhambra_II_test,253850666,Verilog,alhambra_II_test,1324,1,2022-10-27 03:37:06+00:00,[],None
200,https://github.com/NKAMLESHRAJ/round-robin-arbiter.git,2020-03-19 09:15:51+00:00,,0,NKAMLESHRAJ/round-robin-arbiter,248458724,Verilog,round-robin-arbiter,118,1,2020-08-30 02:25:17+00:00,[],None
201,https://github.com/jerry871002/Computer-Organization-Course.git,2020-04-12 13:40:51+00:00,Sophomore year course (2018 Spring): Computer Organization,1,jerry871002/Computer-Organization-Course,255090680,Verilog,Computer-Organization-Course,7958,1,2023-12-09 13:48:06+00:00,"['computer-organisation', 'verilog']",None
202,https://github.com/enquestor/32bit-ALU.git,2020-04-14 05:29:50+00:00,Verilog 32-bit ALU.,1,enquestor/32bit-ALU,255518490,Verilog,32bit-ALU,1,1,2024-01-11 12:32:17+00:00,[],None
203,https://github.com/Noris4est/Pulse-shortening-device-FPGA-VERILOG-HDL.git,2020-04-11 15:49:40+00:00,"In this project, I am developing a signal shortener (single-osc).",0,Noris4est/Pulse-shortening-device-FPGA-VERILOG-HDL,254901285,Verilog,Pulse-shortening-device-FPGA-VERILOG-HDL,74,1,2020-04-11 16:34:16+00:00,[],None
204,https://github.com/mylin0405/2019_NCTU_CO_LAB.git,2020-03-19 13:51:09+00:00,2019_CO_LAB ,0,mylin0405/2019_NCTU_CO_LAB,248515398,Verilog,2019_NCTU_CO_LAB,4082,1,2020-03-21 04:02:27+00:00,[],None
205,https://github.com/Offliners/NTNU-ME-Digital-Design-Lab.git,2020-03-19 12:44:59+00:00,國立臺灣師範大學機電工程系-數位邏輯實驗 (2020 Spring),0,Offliners/NTNU-ME-Digital-Design-Lab,248500751,Verilog,NTNU-ME-Digital-Design-Lab,164,1,2020-06-28 13:50:06+00:00,[],None
206,https://github.com/MarsWang1996/FPGA-Course-Design.git,2020-03-14 09:33:53+00:00,,0,MarsWang1996/FPGA-Course-Design,247248215,Verilog,FPGA-Course-Design,13887,1,2020-09-08 14:33:03+00:00,[],None
207,https://github.com/mattvenn/fv-busy-counter.git,2020-03-31 17:45:09+00:00,busy counter example from Dan  Gisselquist,0,mattvenn/fv-busy-counter,251684143,Verilog,fv-busy-counter,6,1,2022-03-17 00:20:42+00:00,[],
208,https://github.com/john777100/Pipeline-RISC-V-CPU.git,2020-03-24 08:58:01+00:00,"Final project of course ""Digital System Design"" supervised by Prof. An-Yeu Wu(with branch prediction and compression support)",1,john777100/Pipeline-RISC-V-CPU,249658480,Verilog,Pipeline-RISC-V-CPU,10018,1,2022-05-28 21:21:53+00:00,[],None
209,https://github.com/QXX0607/8-bit-Sequence-Detector.git,2020-03-25 09:19:22+00:00,EDA-Quartus II-Verilog-基于FPGA的8位多路脉冲序列检测器,0,QXX0607/8-bit-Sequence-Detector,249934658,Verilog,8-bit-Sequence-Detector,184394,1,2023-04-12 16:23:47+00:00,[],None
210,https://github.com/jmkoenig/EE480_Proj3.git,2020-03-29 13:07:09+00:00,Pipelined Gr8BOnd,1,jmkoenig/EE480_Proj3,251034141,Verilog,EE480_Proj3,408,1,2020-04-06 02:35:04+00:00,[],None
211,https://github.com/moste00/CarrySelectAdderVerilog.git,2020-03-17 15:27:45+00:00,,0,moste00/CarrySelectAdderVerilog,248005213,Verilog,CarrySelectAdderVerilog,5,1,2024-03-21 13:19:34+00:00,[],None
212,https://github.com/timurxo/RISC-CPU.git,2020-03-31 06:41:25+00:00,Verilog. Xilinx Vivado,0,timurxo/RISC-CPU,251521324,Verilog,RISC-CPU,47,1,2020-06-12 22:56:16+00:00,[],None
213,https://github.com/CJYJZBG/my-npu-design.git,2020-03-31 03:44:19+00:00,my npu design,0,CJYJZBG/my-npu-design,251493747,Verilog,my-npu-design,83785,1,2020-04-10 06:07:25+00:00,[],None
214,https://github.com/Myaats/chip8.git,2020-03-16 07:40:01+00:00,chip8 verilog implementation targeting the terasic de0-nano dev kit,0,Myaats/chip8,247639739,Verilog,chip8,94,1,2022-10-22 07:09:43+00:00,"['chip8', 'verilog', 'de0-nano', 'icarus-verilog', 'fpga']",https://api.github.com/licenses/mit
215,https://github.com/dchwebb/ICE40_FPGA_Test.git,2020-03-21 13:20:42+00:00,,0,dchwebb/ICE40_FPGA_Test,248980252,Verilog,ICE40_FPGA_Test,5,1,2023-07-20 15:21:36+00:00,[],None
216,https://github.com/mehagupta22/ECE243.git,2020-03-21 23:01:06+00:00,"Second year hardware coding labs in Verilog, Assembly and C.",0,mehagupta22/ECE243,249075886,Verilog,ECE243,321,1,2022-03-18 00:07:31+00:00,[],None
217,https://github.com/curiosity654/MIPS_CPU.git,2020-03-29 11:12:41+00:00,MIPS_CPU,1,curiosity654/MIPS_CPU,251013239,Verilog,MIPS_CPU,24,1,2020-04-21 07:43:28+00:00,[],None
218,https://github.com/alvn530/696-public-key.git,2020-03-26 23:30:33+00:00,,0,alvn530/696-public-key,250395097,Verilog,696-public-key,12,1,2020-04-13 22:22:18+00:00,[],None
219,https://github.com/reggiehsu111/ECC.git,2020-04-14 15:23:14+00:00,ECC for IC lab,1,reggiehsu111/ECC,255646502,Verilog,ECC,101882,1,2021-06-23 08:18:23+00:00,[],None
220,https://github.com/arc968/ECE583_Final_Project.git,2020-04-14 18:22:49+00:00,,0,arc968/ECE583_Final_Project,255690958,Verilog,ECE583_Final_Project,197,1,2020-05-05 18:03:18+00:00,[],None
221,https://github.com/shrutiprakashgupta/Approximate-1D-DCT-architecture.git,2020-03-25 15:55:15+00:00,This is a Verilog implementation of pipelined architecture for the computation of 1D 8-point DCT. This is an approximate architecture which uses only 12 adders and no multipliers for the whole computation.,3,shrutiprakashgupta/Approximate-1D-DCT-architecture,250023338,Verilog,Approximate-1D-DCT-architecture,483,1,2023-05-13 03:09:44+00:00,[],None
222,https://github.com/Archfx/assert_NoC.git,2020-04-17 17:59:23+00:00,Assertion based Network on Chip Security Implementation,1,Archfx/assert_NoC,256574331,Verilog,assert_NoC,38260,1,2022-06-28 09:38:33+00:00,[],None
223,https://github.com/anirudh-11/CA.git,2020-03-22 23:17:12+00:00,,0,anirudh-11/CA,249290791,Verilog,CA,581,0,2020-08-11 14:27:04+00:00,[],None
224,https://github.com/zackfravel/Design-Verification-and-Validation.git,2020-03-23 23:56:08+00:00,"Work samples of my experience in VLSI circuit design, synthesis, and test.",1,zackfravel/Design-Verification-and-Validation,249570568,Verilog,Design-Verification-and-Validation,574825,0,2021-05-22 20:22:29+00:00,[],None
225,https://github.com/ELINGAP-7545/lab04-grupo-11.git,2020-03-23 23:15:54+00:00,lab04-grupo-11 created by GitHub Classroom,0,ELINGAP-7545/lab04-grupo-11,249565098,Verilog,lab04-grupo-11,5046,0,2020-04-07 05:43:15+00:00,[],None
226,https://github.com/sauravgupta139/VLSI_ASSIGNMENTS.git,2020-03-21 12:12:57+00:00,VLSI_DESIGN_LAB 2015-16 IITB,0,sauravgupta139/VLSI_ASSIGNMENTS,248968983,Verilog,VLSI_ASSIGNMENTS,4830,0,2020-03-21 13:17:28+00:00,[],None
227,https://github.com/worldinmyfist/VLSI-Labs.git,2020-03-26 15:04:56+00:00,Practice questions for Verilog ,0,worldinmyfist/VLSI-Labs,250290651,Verilog,VLSI-Labs,3294,0,2020-03-26 15:26:48+00:00,[],None
228,https://github.com/Huangyuren/SingleCycleCPU_RISCV.git,2020-03-17 09:38:38+00:00,"Homework during computer architecture course in NTU fall, 2019",1,Huangyuren/SingleCycleCPU_RISCV,247930847,Verilog,SingleCycleCPU_RISCV,779,0,2020-03-21 04:14:14+00:00,[],None
229,https://github.com/yvson18/donkius.git,2020-03-13 15:08:16+00:00,,1,yvson18/donkius,247099183,Verilog,donkius,487,0,2020-03-16 18:36:01+00:00,[],None
230,https://github.com/t-ROY-coder/FIFO-over-FPGA.git,2020-03-13 09:07:21+00:00,Designed basic FIFO operation over a Field Programmable Gate Array (FPGA) in Verilog HDL using Vivado 2018.3 software by Xilinx.,0,t-ROY-coder/FIFO-over-FPGA,247029673,Verilog,FIFO-over-FPGA,6208,0,2020-03-13 09:32:42+00:00,[],None
231,https://github.com/Brain-Simulator/ieee754-verilog.git,2020-03-13 07:48:09+00:00,IEEE 754 Adder in verilog,0,Brain-Simulator/ieee754-verilog,247015373,,ieee754-verilog,512,0,2022-09-25 20:45:12+00:00,[],None
232,https://github.com/bdiaz29/FFT-project-verilog-.git,2020-03-15 23:47:30+00:00,using verilog to implement an FFT alogrithm in hardware,0,bdiaz29/FFT-project-verilog-,247571654,Verilog,FFT-project-verilog-,9,0,2020-03-15 23:48:27+00:00,[],None
233,https://github.com/84KaliPleXon3/ipc_sniffer_tpm.git,2020-04-07 01:22:37+00:00,,0,84KaliPleXon3/ipc_sniffer_tpm,253655621,Verilog,ipc_sniffer_tpm,27,0,2020-04-07 01:22:49+00:00,[],https://api.github.com/licenses/gpl-3.0
234,https://github.com/hoser21/ee435-project4.git,2020-04-08 03:31:52+00:00,,0,hoser21/ee435-project4,253976338,Verilog,ee435-project4,1825,0,2020-04-12 02:30:53+00:00,[],None
235,https://github.com/YirenZzz/FPGA-Project.git,2020-04-04 20:45:04+00:00,Sudoku Game base on FPGA,0,YirenZzz/FPGA-Project,253095379,Verilog,FPGA-Project,3931,0,2022-09-12 14:01:36+00:00,[],None
236,https://github.com/henrymaxxoo/EE-M16-Winter2019-Project3.git,2020-04-07 01:11:40+00:00,,0,henrymaxxoo/EE-M16-Winter2019-Project3,253653879,Verilog,EE-M16-Winter2019-Project3,2845,0,2020-04-07 01:12:10+00:00,[],None
237,https://github.com/metanoiia/PLD_Lab_1.git,2020-03-29 20:34:01+00:00,Исходники лабораторной работы по ПЛИС №1,0,metanoiia/PLD_Lab_1,251128499,Verilog,PLD_Lab_1,3,0,2020-03-29 20:53:57+00:00,[],None
238,https://github.com/caltorres/Wildfire-Cube.git,2020-03-28 06:00:47+00:00,,0,caltorres/Wildfire-Cube,250725779,Verilog,Wildfire-Cube,16,0,2020-03-28 06:06:03+00:00,[],None
239,https://github.com/threevc/MIPS_Processor.git,2020-04-04 09:52:58+00:00,RISC microprocessor based on RISC ISA. Includes hazed detection and handling. No scope of exception handling. ,0,threevc/MIPS_Processor,252960824,Verilog,MIPS_Processor,122,0,2020-04-04 10:45:36+00:00,[],None
240,https://github.com/haffeez/Router1X3.git,2020-04-11 17:37:34+00:00,"The router accepts data packets on a single 8-bit port and routes them to one of the three output channels, channel0, channel1 and channel2.",0,haffeez/Router1X3,254921191,Verilog,Router1X3,17,0,2020-04-11 17:51:08+00:00,[],None
241,https://github.com/frank841220/Redpitaya.git,2020-04-11 22:39:38+00:00,,0,frank841220/Redpitaya,254967591,Verilog,Redpitaya,30,0,2020-04-11 23:16:04+00:00,[],None
242,https://github.com/andy89923/Digital-Circuit-Design.git,2020-04-17 07:58:39+00:00,[108 Spring] NCTU,0,andy89923/Digital-Circuit-Design,256439393,Verilog,Digital-Circuit-Design,7206,0,2020-06-15 16:50:12+00:00,[],None
243,https://github.com/kevin51034/DDlab.git,2020-03-17 13:20:20+00:00,,0,kevin51034/DDlab,247974885,Verilog,DDlab,766,0,2020-06-10 05:53:25+00:00,[],None
244,https://github.com/tl-wave/testgit.git,2020-03-17 07:58:03+00:00,,0,tl-wave/testgit,247911023,Verilog,testgit,408,0,2020-03-18 03:02:33+00:00,[],None
245,https://github.com/bdiaz29/vga-project.git,2020-03-16 00:09:06+00:00,project to output numbers from a xilinx FPGA to a screen using VGA protocol,0,bdiaz29/vga-project,247574078,Verilog,vga-project,2,0,2020-03-16 00:09:23+00:00,[],None
246,https://github.com/whensungoesdown/cpu5.git,2020-04-02 14:27:08+00:00,,0,whensungoesdown/cpu5,252478267,Verilog,cpu5,59,0,2020-04-30 22:19:56+00:00,[],None
247,https://github.com/Z0b/MIPS-Processor.git,2020-04-03 04:27:49+00:00,Design and Implementation of a MIPS Processor in Verilog ,0,Z0b/MIPS-Processor,252632133,Verilog,MIPS-Processor,6617,0,2020-04-03 04:32:15+00:00,[],None
248,https://github.com/ecoaktivist/Plis.git,2020-03-31 14:10:56+00:00,,0,ecoaktivist/Plis,251622668,Verilog,Plis,3,0,2020-03-31 14:20:29+00:00,[],None
249,https://github.com/krsnvir/lab1.git,2020-03-29 22:54:43+00:00,,0,krsnvir/lab1,251151444,Verilog,lab1,8,0,2020-03-30 19:31:35+00:00,[],None
250,https://github.com/misomochi/108-1-Computer-Architecture.git,2020-03-27 07:30:12+00:00,"NTUEE Computer Architecture, Fall 2019",0,misomochi/108-1-Computer-Architecture,250468914,Verilog,108-1-Computer-Architecture,11527,0,2021-12-14 08:16:43+00:00,[],None
251,https://github.com/aydinsimsek/single-cycle-processor.git,2020-03-27 12:21:41+00:00,32-bit single cycle CPU that supports a set of ARM instructions.,0,aydinsimsek/single-cycle-processor,250527250,Verilog,single-cycle-processor,83,0,2020-10-27 12:26:11+00:00,[],None
252,https://github.com/PannenetsF/CS-APP-Solutions.git,2020-03-28 04:46:25+00:00,Homework Of CS:APP,0,PannenetsF/CS-APP-Solutions,250716300,Verilog,CS-APP-Solutions,26054,0,2021-02-24 14:44:33+00:00,[],None
253,https://github.com/601-not-bad/contest-collection.git,2020-03-23 01:07:51+00:00,用来记录比赛中的一些问题、过程和总结等,0,601-not-bad/contest-collection,249304939,Verilog,contest-collection,14547,0,2020-05-30 07:59:38+00:00,[],None
254,https://github.com/wjdwls0630/2019_2_Digital_Design.git,2020-03-27 10:55:09+00:00,2019_2_Digital_Design,0,wjdwls0630/2019_2_Digital_Design,250510131,Verilog,2019_2_Digital_Design,100173,0,2020-03-27 10:58:47+00:00,[],None
255,https://github.com/loctran107/32-bit-ARM-Processor.git,2020-03-25 17:39:01+00:00,,0,loctran107/32-bit-ARM-Processor,250048104,Verilog,32-bit-ARM-Processor,31,0,2020-03-29 07:21:36+00:00,[],None
256,https://github.com/redrabbit329/usrp_fpga.git,2020-03-25 00:49:48+00:00,USRP FPGA HDL Code from EttusResearch ,1,redrabbit329/usrp_fpga,249852397,Verilog,usrp_fpga,117416,0,2020-03-25 00:57:20+00:00,[],None
257,https://github.com/seshujacob/Parallel-adder.git,2020-04-12 09:45:04+00:00,Project involves verilog codes for adders,1,seshujacob/Parallel-adder,255051645,Verilog,Parallel-adder,4,0,2020-04-12 09:50:13+00:00,[],None
258,https://github.com/FPGA-robot/FPGA-robot-vision.git,2020-04-17 02:37:07+00:00,,0,FPGA-robot/FPGA-robot-vision,256382568,Verilog,FPGA-robot-vision,51,0,2020-07-20 01:07:51+00:00,[],None
259,https://github.com/Je-Wei-Chuang/dcdesign.git,2020-03-14 04:11:21+00:00,,0,Je-Wei-Chuang/dcdesign,247209500,Verilog,dcdesign,3,0,2020-03-14 05:16:29+00:00,[],None
260,https://github.com/gavinvaske/Simple_Instruction_Set_Computer_Project.git,2020-03-13 19:40:28+00:00,,0,gavinvaske/Simple_Instruction_Set_Computer_Project,247149228,Verilog,Simple_Instruction_Set_Computer_Project,365,0,2020-03-13 22:34:40+00:00,[],None
261,https://github.com/armleo/async_mem_example.git,2020-04-03 05:51:12+00:00,Construct async read memory from block memory in FPGA,1,armleo/async_mem_example,252643897,Verilog,async_mem_example,2,0,2020-04-10 04:35:09+00:00,[],None
262,https://github.com/tyler-burkett/CPE584-Final-Project.git,2020-04-05 16:39:35+00:00,Final project for CPE584. Generic template script for creating Verilog modules from different vendor libraries.,0,tyler-burkett/CPE584-Final-Project,253282209,Verilog,CPE584-Final-Project,450,0,2020-05-10 16:22:00+00:00,[],None
263,https://github.com/PravallikaNalla/Verilog_MSI_components.git,2020-04-05 21:00:13+00:00,All types of adders in digital VLSI,0,PravallikaNalla/Verilog_MSI_components,253331150,Verilog,Verilog_MSI_components,28,0,2020-05-16 18:34:23+00:00,[],None
264,https://github.com/justingafford/CS161L_lab02.git,2020-04-13 01:58:30+00:00,,0,justingafford/CS161L_lab02,255208249,Verilog,CS161L_lab02,2,0,2020-04-13 03:32:13+00:00,[],None
265,https://github.com/Hameon4/User-Defined-Primitives-UDP-.git,2020-04-12 04:08:59+00:00,Designing an 8 to 1 multiplexer using two 4 to 1 multiplexers and a 2 to 1 multiplexer and using a 5-input majority circuit,0,Hameon4/User-Defined-Primitives-UDP-,255005938,Verilog,User-Defined-Primitives-UDP-,90,0,2020-04-12 04:11:48+00:00,[],None
266,https://github.com/vasantharam/xilinx_spartan3e_lcd.git,2020-04-10 11:41:44+00:00,Hello world program on Spartan 3E Starter Kit,0,vasantharam/xilinx_spartan3e_lcd,254620399,Verilog,xilinx_spartan3e_lcd,19,0,2020-04-10 11:44:09+00:00,[],https://api.github.com/licenses/gpl-3.0
267,https://github.com/AhmedSadek60/Verilog-describing-ALU-and-Register-file.git,2020-04-11 02:14:51+00:00,Simulation of a part of the MIPS processor schematic (register file and ALU only).,0,AhmedSadek60/Verilog-describing-ALU-and-Register-file,254775710,Verilog,Verilog-describing-ALU-and-Register-file,27,0,2020-04-12 00:42:42+00:00,[],None
268,https://github.com/devashishTaneja/AES-Encrytion.git,2020-04-10 18:15:16+00:00,Hardware Implementation of  AES (Advanced Encryption Standard) Encyption,0,devashishTaneja/AES-Encrytion,254704398,Verilog,AES-Encrytion,6,0,2020-04-10 18:31:58+00:00,[],None
269,https://github.com/Jacobam9/ee260_2020_spring_materials_week_10_repo.git,2020-03-25 19:23:51+00:00,,5,Jacobam9/ee260_2020_spring_materials_week_10_repo,250071154,,ee260_2020_spring_materials_week_10_repo,0,0,2020-10-31 00:43:48+00:00,[],None
270,https://github.com/wjdwls0630/2020_1_Digital_Circuit_Lab.git,2020-03-27 07:21:06+00:00,2020_1_Digital_Circuit_Lab,0,wjdwls0630/2020_1_Digital_Circuit_Lab,250467229,Verilog,2020_1_Digital_Circuit_Lab,56148,0,2020-06-30 05:00:23+00:00,[],None
271,https://github.com/Prom1x2x/PLIS.git,2020-03-29 00:03:12+00:00,,0,Prom1x2x/PLIS,250918915,Verilog,PLIS,3,0,2020-03-29 00:13:15+00:00,[],None
272,https://github.com/anmolharsh/SCLD.git,2020-03-27 17:32:01+00:00,Switching Circuits and Logic Design (Verilog) - iit kgp sem4,0,anmolharsh/SCLD,250600702,Verilog,SCLD,8,0,2020-03-27 17:39:51+00:00,[],https://api.github.com/licenses/mit
273,https://github.com/Gerges-Wageh/MIPS-Processor.git,2020-03-26 23:23:11+00:00,Verilog program that simulates MIPS CPU model ,0,Gerges-Wageh/MIPS-Processor,250393999,Verilog,MIPS-Processor,7,0,2020-08-24 19:29:09+00:00,[],None
274,https://github.com/yxd97/ap_DUFT.git,2020-03-30 10:53:10+00:00,,0,yxd97/ap_DUFT,251277166,Verilog,ap_DUFT,10295,0,2020-04-26 18:42:31+00:00,[],None
275,https://github.com/ELINGAP-7545/lab04-grupo-13.git,2020-03-26 16:58:38+00:00,lab04-grupo-13 created by GitHub Classroom,0,ELINGAP-7545/lab04-grupo-13,250319214,Verilog,lab04-grupo-13,11435,0,2020-04-07 04:05:53+00:00,[],None
276,https://github.com/cngai/cs152b-lab0.git,2020-04-01 19:12:44+00:00,,1,cngai/cs152b-lab0,252264919,Verilog,cs152b-lab0,34,0,2020-04-03 20:37:45+00:00,[],None
277,https://github.com/Mambasss/LAB_1-PLIS.git,2020-03-31 09:50:26+00:00,,0,Mambasss/LAB_1-PLIS,251562279,Verilog,LAB_1-PLIS,0,0,2020-03-31 10:07:58+00:00,[],None
278,https://github.com/lisazaher/Arcade-Basketball.git,2020-03-31 08:38:49+00:00,Final project for ECE241 (Digital Systems Design),0,lisazaher/Arcade-Basketball,251545581,Verilog,Arcade-Basketball,32,0,2020-03-31 08:42:46+00:00,[],None
279,https://github.com/saiton03/cpu_pipeline.git,2020-04-08 08:23:13+00:00,,0,saiton03/cpu_pipeline,254028013,Verilog,cpu_pipeline,12,0,2020-04-09 05:09:35+00:00,[],None
280,https://github.com/Hameon4/HDL_Based-Hardware-Testing-2.git,2020-04-08 22:09:34+00:00,Writing Structural Style Verilog for some logic functions!,0,Hameon4/HDL_Based-Hardware-Testing-2,254211634,Verilog,HDL_Based-Hardware-Testing-2,4,0,2020-04-08 22:32:34+00:00,[],None
281,https://github.com/unal-edigital1-2020-1/lab02.git,2020-03-24 14:20:29+00:00,BCD2SSEG,0,unal-edigital1-2020-1/lab02,249728064,Verilog,lab02,42,0,2020-04-12 02:16:52+00:00,[],https://api.github.com/licenses/gpl-3.0
282,https://github.com/unal-edigital1-2020-1/lab01-sumador-grupo-04.git,2020-03-17 15:23:05+00:00,lab01-sumador-grupo-04 created by GitHub Classroom,2,unal-edigital1-2020-1/lab01-sumador-grupo-04,248004097,Verilog,lab01-sumador-grupo-04,420,0,2020-03-23 23:35:11+00:00,[],https://api.github.com/licenses/gpl-3.0
283,https://github.com/vinevg1996/cpu.git,2020-03-23 10:57:07+00:00,,0,vinevg1996/cpu,249405917,Verilog,cpu,112,0,2020-04-14 19:58:37+00:00,[],None
284,https://github.com/jakhuyen/spi_adxl362.git,2020-03-22 02:24:51+00:00,,0,jakhuyen/spi_adxl362,249098267,Verilog,spi_adxl362,4,0,2020-03-22 02:24:58+00:00,[],None
285,https://github.com/justinyeh1995/Computer_Organization_NCTU_1082.git,2020-04-06 01:38:05+00:00,,0,justinyeh1995/Computer_Organization_NCTU_1082,253369258,Verilog,Computer_Organization_NCTU_1082,23437,0,2020-06-29 05:33:52+00:00,[],None
286,https://github.com/Yash6588/32-bit-Pipelined-MIPS-Processor.git,2020-04-05 03:52:02+00:00,,0,Yash6588/32-bit-Pipelined-MIPS-Processor,253150845,Verilog,32-bit-Pipelined-MIPS-Processor,77,0,2020-04-05 18:21:37+00:00,[],None
287,https://github.com/manishgour70/ACAAssignment2.git,2020-03-20 04:07:21+00:00,ACA assignment BITS Goa,0,manishgour70/ACAAssignment2,248665201,Verilog,ACAAssignment2,1370,0,2020-03-20 04:11:43+00:00,[],None
288,https://github.com/qian-gu/qian-gu.github.io.git,2020-04-04 15:47:54+00:00,Personal blog generator powered by pelican,0,qian-gu/qian-gu.github.io,253036551,Verilog,qian-gu.github.io,45311,0,2023-12-09 07:01:01+00:00,['pelican'],https://api.github.com/licenses/mit
289,https://github.com/lemberski/lemberski.git,2020-03-13 18:37:45+00:00,best-results,0,lemberski/lemberski,247138880,Verilog,lemberski,36727,0,2020-03-26 11:05:11+00:00,[],https://api.github.com/licenses/mit
290,https://github.com/luism013/ARM_Processor_Design.git,2020-03-19 03:22:09+00:00,Code and physical design of a RISC processor created as part of coursework for Computer Architechture Design (ICOM4215) at UPRM.,0,luism013/ARM_Processor_Design,248400935,Verilog,ARM_Processor_Design,1708,0,2020-05-13 20:03:31+00:00,[],None
291,https://github.com/3amrA7med/ODE-Solver.git,2020-03-19 00:46:32+00:00,Solving Ordinary Differential Equations using numerical methods ,2,3amrA7med/ODE-Solver,248376119,Verilog,ODE-Solver,35542,0,2020-04-26 10:21:22+00:00,[],None
292,https://github.com/TareKhalifa/RISC-V-Pipelined.git,2020-03-16 16:46:02+00:00,Pipelined RISCV32I processor with single memory,0,TareKhalifa/RISC-V-Pipelined,247768317,Verilog,RISC-V-Pipelined,920,0,2020-03-16 17:08:22+00:00,[],None
293,https://github.com/chiranjeev-singhal/Verilog-designs.git,2020-03-17 13:50:37+00:00,Ready to use verilog designs at various levels.,0,chiranjeev-singhal/Verilog-designs,247981965,Verilog,Verilog-designs,16,0,2020-03-17 13:57:29+00:00,[],None
294,https://github.com/wgzesg/EE2026.git,2020-03-20 13:10:34+00:00,sound display project,0,wgzesg/EE2026,248758373,Verilog,EE2026,30610,0,2020-10-14 15:24:50+00:00,[],None
295,https://github.com/sedoy-jango-2/SMK_digital_driver.git,2020-03-21 10:59:07+00:00,,0,sedoy-jango-2/SMK_digital_driver,248957708,Verilog,SMK_digital_driver,5284,0,2020-03-21 11:10:26+00:00,[],None
296,https://github.com/pablogtzgileta/single-cycle-mips-arqui-p2.git,2020-04-16 00:45:59+00:00,,0,pablogtzgileta/single-cycle-mips-arqui-p2,256071296,Verilog,single-cycle-mips-arqui-p2,82842,0,2020-05-02 02:32:48+00:00,[],None
297,https://github.com/reinwaldebora/Vending-Machine.git,2020-04-07 10:55:02+00:00,A timing diagram of a vending maching when inserted with 1 and 5 cents,0,reinwaldebora/Vending-Machine,253766277,Verilog,Vending-Machine,6,0,2020-04-07 10:58:14+00:00,[],None
298,https://github.com/Hao-Jiun-Tu/EECS-2070.git,2020-04-08 05:45:20+00:00,Logic Design Laboratory,0,Hao-Jiun-Tu/EECS-2070,253996457,Verilog,EECS-2070,23800,0,2021-08-07 18:23:50+00:00,[],None
299,https://github.com/josenava4428/ECE-5440-Lab-3.git,2020-03-25 17:51:25+00:00,ECE 5440 Lab 3 Dr. Yuhua Chen - Spring 2020 ,0,josenava4428/ECE-5440-Lab-3,250050763,Verilog,ECE-5440-Lab-3,5912,0,2020-03-25 17:54:51+00:00,[],None
300,https://github.com/XMY719/first_loaf.git,2020-03-24 14:23:31+00:00,,0,XMY719/first_loaf,249728843,Verilog,first_loaf,2,0,2020-04-11 00:11:32+00:00,[],None
301,https://github.com/alvn530/engr378-lab.git,2020-03-23 23:23:54+00:00,All of the lab stuff is stored here,0,alvn530/engr378-lab,249566252,Verilog,engr378-lab,17879,0,2020-05-06 17:55:04+00:00,[],None
302,https://github.com/gwangjinjeong/Verilog.git,2020-03-23 12:24:55+00:00,,0,gwangjinjeong/Verilog,249423910,Verilog,Verilog,4267,0,2021-10-14 16:15:27+00:00,[],None
303,https://github.com/antmicro/litex-ip-cores.git,2020-03-28 08:25:26+00:00,,0,antmicro/litex-ip-cores,250746610,Verilog,litex-ip-cores,15,0,2020-03-28 09:31:02+00:00,[],https://api.github.com/licenses/apache-2.0
304,https://github.com/NightKirie/DIGITAL-IC-DESIGN.git,2020-03-31 06:00:18+00:00,,0,NightKirie/DIGITAL-IC-DESIGN,251513969,Verilog,DIGITAL-IC-DESIGN,10317,0,2020-05-11 14:13:56+00:00,[],None
305,https://github.com/gayu-thri/Verilog-Codes-Computer-Organization-and-Architecture.git,2020-04-01 07:45:00+00:00,Added Verilog codes for MIPS CPU,0,gayu-thri/Verilog-Codes-Computer-Organization-and-Architecture,252106809,Verilog,Verilog-Codes-Computer-Organization-and-Architecture,8,0,2020-04-01 07:47:58+00:00,[],None
306,https://github.com/LigasN/PongFPGA.git,2020-04-04 17:03:01+00:00,"Development and commissioning of a ""Pong"" game in FPGA. My engineer's thesis.",2,LigasN/PongFPGA,253053348,Verilog,PongFPGA,11724,0,2023-01-08 16:49:42+00:00,[],https://api.github.com/licenses/gpl-3.0
307,https://github.com/sisaphilip/FIR-coefs.git,2020-04-13 13:27:19+00:00,FIR coeficients,0,sisaphilip/FIR-coefs,255334942,Verilog,FIR-coefs,3,0,2021-06-21 06:10:50+00:00,[],None
308,https://github.com/swaelali/uhd.git,2020-04-10 13:22:37+00:00,,0,swaelali/uhd,254640152,Verilog,uhd,124205,0,2020-04-10 14:39:50+00:00,[],
309,https://github.com/maxperko/ee180_spr19-20.git,2020-04-15 01:22:57+00:00,Perko - Hira - EE 180 Repo,0,maxperko/ee180_spr19-20,255770428,Verilog,ee180_spr19-20,10117,0,2020-08-03 21:51:57+00:00,[],None
310,https://github.com/popshia/Vending_Machine.git,2020-04-16 14:19:52+00:00,,0,popshia/Vending_Machine,256236439,Verilog,Vending_Machine,3,0,2020-04-16 14:20:53+00:00,[],None
311,https://github.com/MikeDafi/Lab4CSE140L.git,2020-03-14 01:24:52+00:00,,0,MikeDafi/Lab4CSE140L,247190750,Verilog,Lab4CSE140L,27,0,2020-03-14 01:25:46+00:00,[],None
312,https://github.com/rkumarsingh35/Pair-Wise-Multiplier-verilog-code.git,2020-04-17 06:03:06+00:00,,0,rkumarsingh35/Pair-Wise-Multiplier-verilog-code,256415872,Verilog,Pair-Wise-Multiplier-verilog-code,150,0,2020-04-17 06:28:05+00:00,[],None
313,https://github.com/ssimbul/Verilog-Egg-Timer-Project.git,2020-04-17 21:20:21+00:00,,0,ssimbul/Verilog-Egg-Timer-Project,256612257,Verilog,Verilog-Egg-Timer-Project,10,0,2020-04-17 21:23:17+00:00,[],None
314,https://github.com/alimpk/ce-aut-logic-ta.git,2020-04-17 15:54:21+00:00,,0,alimpk/ce-aut-logic-ta,256546961,Verilog,ce-aut-logic-ta,18,0,2023-01-28 14:47:30+00:00,[],None
315,https://github.com/MBWlodarczyk/Projekt_SYCY.git,2020-03-17 14:25:54+00:00,This is a simple project of implementing TEA on FPGA.,0,MBWlodarczyk/Projekt_SYCY,247990328,Verilog,Projekt_SYCY,44,0,2021-10-13 09:28:31+00:00,[],None
316,https://github.com/pablinza/pld20.git,2020-03-16 21:31:09+00:00,Circuitos Digitales con Verilog,0,pablinza/pld20,247820243,Verilog,pld20,4603,0,2023-07-04 17:03:58+00:00,[],None
317,https://github.com/x0pr4nt3s/Proyecto_Arquitectura.git,2020-03-25 02:20:07+00:00,,0,x0pr4nt3s/Proyecto_Arquitectura,249866840,Verilog,Proyecto_Arquitectura,126,0,2020-07-25 05:50:57+00:00,[],None
318,https://github.com/MBakhshi96/reliable-transmitter.git,2020-03-22 17:33:40+00:00,Reliable transmitter in HDL,0,MBakhshi96/reliable-transmitter,249236852,Verilog,reliable-transmitter,178,0,2020-03-22 17:35:07+00:00,[],None
319,https://github.com/sheershaka/5-Stage-Pipeline-RISC-CPU.git,2020-03-26 02:48:27+00:00,,0,sheershaka/5-Stage-Pipeline-RISC-CPU,250145177,Verilog,5-Stage-Pipeline-RISC-CPU,46,0,2020-03-26 02:50:46+00:00,[],None
320,https://github.com/QXX0607/Development-of-32-bit-instruction-system-and-linked-list-sorting-project-based-on-basys3-and-vivado.git,2020-03-25 09:55:31+00:00,CPU设计-Vivado-基于Basys3和Vivado的32位指令系统及链表排序项目开发,0,QXX0607/Development-of-32-bit-instruction-system-and-linked-list-sorting-project-based-on-basys3-and-vivado,249942133,Verilog,Development-of-32-bit-instruction-system-and-linked-list-sorting-project-based-on-basys3-and-vivado,54285,0,2020-03-25 09:58:59+00:00,[],None
321,https://github.com/valentine9510/CPEN_311_LAB5.git,2020-03-31 06:27:11+00:00,Lab5_for CPEN 311,0,valentine9510/CPEN_311_LAB5,251518671,Verilog,CPEN_311_LAB5,3625,0,2020-03-31 06:38:27+00:00,[],None
322,https://github.com/kf7lsu/black-parrot.git,2020-04-06 18:25:27+00:00,,0,kf7lsu/black-parrot,253582064,Verilog,black-parrot,23162,0,2020-05-31 23:04:49+00:00,[],https://api.github.com/licenses/bsd-3-clause
323,https://github.com/lirc572/NECPU-Assembler.git,2020-03-26 12:09:40+00:00,An assembler and a disassembler for the NECPU (https://github.com/lirc572/NECPU),1,lirc572/NECPU-Assembler,250248470,Verilog,NECPU-Assembler,2330,0,2020-04-07 10:01:42+00:00,"['assembler', 'cpu', 'python']",None
324,https://github.com/tkhabia/32-bit-MIPS-processor-2-stage-pipeline.git,2020-03-13 11:01:18+00:00,,0,tkhabia/32-bit-MIPS-processor-2-stage-pipeline,247051220,Verilog,32-bit-MIPS-processor-2-stage-pipeline,171,0,2020-07-26 14:55:55+00:00,[],None
325,https://github.com/wangzhe2019/wangzhe2019.git,2020-03-31 14:05:14+00:00,,0,wangzhe2019/wangzhe2019,251620989,Verilog,wangzhe2019,1545,0,2020-06-01 11:11:43+00:00,[],None
326,https://github.com/CMU-18-500-TeamTensor/SPI-Bus.git,2020-04-01 14:40:26+00:00,Bus protocol for Raspberry Pi and Hardware Worker,0,CMU-18-500-TeamTensor/SPI-Bus,252201771,Verilog,SPI-Bus,42,0,2020-05-07 05:25:59+00:00,[],None
327,https://github.com/whensungoesdown/cpu4.git,2020-03-18 15:10:01+00:00,,0,whensungoesdown/cpu4,248265191,Verilog,cpu4,60,0,2020-03-29 03:53:30+00:00,[],None
328,https://github.com/ranjan-yadav/VERILOG-CODES.git,2020-03-19 12:58:04+00:00,BASIC VERILOG CODING (with test bench files { **_tb.v files}),0,ranjan-yadav/VERILOG-CODES,248503552,Verilog,VERILOG-CODES,1390,0,2020-07-25 17:17:33+00:00,[],None
329,https://github.com/zytyz/Single-Cycle-MIPS-Verilog.git,2020-03-20 17:09:51+00:00,,0,zytyz/Single-Cycle-MIPS-Verilog,248810770,Verilog,Single-Cycle-MIPS-Verilog,4741,0,2020-05-31 08:12:17+00:00,[],None
330,https://github.com/cloudree/RetroCon_Front.git,2020-03-18 10:46:33+00:00,Front Pack version of RetroCon (MSX2+ compatible),1,cloudree/RetroCon_Front,248204560,Verilog,RetroCon_Front,10690,0,2020-04-04 08:12:42+00:00,[],None
331,https://github.com/alan890104/2020-Computer-Organization-32-bit-ALU.git,2020-04-14 08:32:24+00:00,,0,alan890104/2020-Computer-Organization-32-bit-ALU,255553472,Verilog,2020-Computer-Organization-32-bit-ALU,7,0,2020-04-14 08:39:29+00:00,[],None
332,https://github.com/Lmx2315/project_SDR_tx2.git,2020-04-13 14:06:56+00:00,,1,Lmx2315/project_SDR_tx2,255345103,Verilog,project_SDR_tx2,4146,0,2021-04-30 11:49:27+00:00,[],None
333,https://github.com/kmintae/CSED311.git,2020-04-02 06:14:42+00:00,,0,kmintae/CSED311,252371275,Verilog,CSED311,551,0,2020-05-24 08:44:39+00:00,[],None
334,https://github.com/marfer/fpga_snake.git,2020-04-04 18:39:27+00:00,Snake game implented in system verilog.,0,marfer/fpga_snake,253073142,Verilog,fpga_snake,92,0,2020-04-09 15:36:06+00:00,[],None
335,https://github.com/botrote/Archi_Lab_2.git,2020-04-11 03:31:34+00:00,,0,botrote/Archi_Lab_2,254785738,Verilog,Archi_Lab_2,62,0,2020-04-11 14:01:41+00:00,[],None
336,https://github.com/taolixincheng/git.git,2020-04-10 08:34:32+00:00,,0,taolixincheng/git,254584642,Verilog,git,0,0,2020-04-10 08:37:15+00:00,[],None
337,https://github.com/RebekaHenry/Digital-Circuits.git,2020-03-23 20:12:36+00:00,,0,RebekaHenry/Digital-Circuits,249533862,Verilog,Digital-Circuits,11,0,2020-03-23 20:21:08+00:00,[],None
338,https://github.com/opensiriusfox/fpga-VGA_blinken.git,2020-03-22 17:29:58+00:00,Simple noisy VGA output for Nexys2 Target.,0,opensiriusfox/fpga-VGA_blinken,249236147,Verilog,fpga-VGA_blinken,25,0,2023-06-10 23:10:37+00:00,[],None
339,https://github.com/jsdaniel007/Single-Cycle-Processor.git,2020-03-14 05:17:29+00:00,Single-Cycle Processor Implemented with iVerilog in CSCI 330: Computer Architecture with Dr. Paul West,0,jsdaniel007/Single-Cycle-Processor,247216540,Verilog,Single-Cycle-Processor,2972,0,2020-03-14 20:40:46+00:00,[],None
340,https://github.com/josemnr/Tarea8.git,2020-03-17 06:42:20+00:00,,0,josemnr/Tarea8,247898112,Verilog,Tarea8,149,0,2020-03-18 06:45:27+00:00,[],None
341,https://github.com/unal-edigital1-2020-1/lab01-sumador-grupo-02.git,2020-03-16 17:36:29+00:00,lab01-sumador-grupo-02 created by GitHub Classroom,0,unal-edigital1-2020-1/lab01-sumador-grupo-02,247779020,Verilog,lab01-sumador-grupo-02,324,0,2020-03-24 01:20:00+00:00,[],https://api.github.com/licenses/gpl-3.0
342,https://github.com/mohit11511/Design-and-FPGA-implementation-of-8-bit-Vedic-Multiplier-using-Verilog-HDL.git,2020-03-27 05:47:14+00:00,,0,mohit11511/Design-and-FPGA-implementation-of-8-bit-Vedic-Multiplier-using-Verilog-HDL,250451290,Verilog,Design-and-FPGA-implementation-of-8-bit-Vedic-Multiplier-using-Verilog-HDL,369,0,2020-08-04 18:14:58+00:00,[],None
343,https://github.com/radonyl/Operation-0.git,2020-03-27 04:38:54+00:00,simple 32-bit MIPS CPU prototype,0,radonyl/Operation-0,250441473,Verilog,Operation-0,12,0,2020-04-14 15:31:31+00:00,[],None
344,https://github.com/cole-anderson/ALUProject-4210.git,2020-03-26 16:44:28+00:00,Spring 2020 CPSC 4210 VLSI-DigitialDesignSynthesis ALU Project,0,cole-anderson/ALUProject-4210,250315733,Verilog,ALUProject-4210,1948,0,2021-01-29 04:33:01+00:00,[],None
345,https://github.com/Ivansteinium/EAS_Prac.git,2020-03-26 13:44:37+00:00,,0,Ivansteinium/EAS_Prac,250269881,Verilog,EAS_Prac,3,0,2020-03-26 13:46:38+00:00,[],None
346,https://github.com/FrancoGP12/SisEmb.git,2020-03-27 08:33:41+00:00,Sistemas Embebidos Feb-Junio2020,0,FrancoGP12/SisEmb,250481283,Verilog,SisEmb,16,0,2020-03-27 08:45:20+00:00,[],None
347,https://github.com/aenache99/Circuite-Integrate-Digitale.git,2020-03-28 16:54:02+00:00,"Lucrarile de la laboratorul de CID, anul 2 seria D.",0,aenache99/Circuite-Integrate-Digitale,250847343,Verilog,Circuite-Integrate-Digitale,22730,0,2020-05-17 10:41:01+00:00,[],None
348,https://github.com/courageheart/CortexM0_SOC.git,2020-04-17 00:41:27+00:00,,3,courageheart/CortexM0_SOC,256363078,,CortexM0_SOC,804,0,2020-04-18 15:53:33+00:00,[],None
349,https://github.com/prestonsn/Intel-i7-caches.git,2020-04-15 03:57:30+00:00,"Best cache implementation ever, hands down, hands up, hands everywhere?",0,prestonsn/Intel-i7-caches,255799755,Verilog,Intel-i7-caches,36,0,2020-11-15 21:38:17+00:00,[],None
350,https://github.com/owenyjx/CA_lab.git,2020-04-09 14:51:40+00:00,CA_lab,0,owenyjx/CA_lab,254400062,Verilog,CA_lab,32557,0,2020-06-05 12:08:02+00:00,[],None
351,https://github.com/yucheng881111/computer-organization.git,2020-04-14 16:42:01+00:00,,0,yucheng881111/computer-organization,255666386,Verilog,computer-organization,9017,0,2020-07-07 09:54:28+00:00,[],None
352,https://github.com/zhwang19/verilog-module.git,2020-04-15 14:45:27+00:00,the most common logic module in verilog language,0,zhwang19/verilog-module,255947023,Verilog,verilog-module,6703,0,2020-05-01 03:47:38+00:00,[],None
353,https://github.com/souvicksaha95/Flip-Flop-in-FPGA-verilog.git,2020-04-16 03:54:05+00:00,,0,souvicksaha95/Flip-Flop-in-FPGA-verilog,256103880,Verilog,Flip-Flop-in-FPGA-verilog,0,0,2020-04-16 03:55:08+00:00,[],None
354,https://github.com/Hannsel101/ECE176_Semester_Project.git,2020-04-16 04:33:47+00:00,Custom 13-bit RISC processor designed in verilog.,0,Hannsel101/ECE176_Semester_Project,256109816,Verilog,ECE176_Semester_Project,1108,0,2020-04-21 14:00:32+00:00,[],None
355,https://github.com/Lee-Juntong/EE2026project.git,2020-04-05 09:19:39+00:00,"this is the final project we have done in EE2026, using BASYS 3",1,Lee-Juntong/EE2026project,253196785,Verilog,EE2026project,64215,0,2021-05-24 14:40:07+00:00,[],None
356,https://github.com/NuttySalmon/MIPS-Processor-FPGA.git,2020-04-06 23:27:01+00:00,Pipline MIPS processor implementation on Basys 3 with hazard handling and memory mapped IO.,0,NuttySalmon/MIPS-Processor-FPGA,253638927,Verilog,MIPS-Processor-FPGA,5318,0,2023-05-17 03:16:47+00:00,"['fpga', 'mips', 'mips-architecture', '5-stage-pipeline', 'pipeline', 'control-hazards', 'verilog']",None
357,https://github.com/Joeyu8863/154blab1.git,2020-04-07 21:33:42+00:00,,0,Joeyu8863/154blab1,253916979,Verilog,154blab1,134,0,2020-05-21 06:12:04+00:00,[],None
358,https://github.com/roryloughrey/CORDIC-Project.git,2020-03-30 17:30:24+00:00,,0,roryloughrey/CORDIC-Project,251379453,Verilog,CORDIC-Project,197,0,2020-04-15 14:04:32+00:00,[],None
359,https://github.com/jmathur25/uart.git,2020-03-30 00:22:34+00:00,An implementation of UART RS-232 that can synthesize on an FPGA.,0,jmathur25/uart,251162756,Verilog,uart,12,0,2020-08-23 19:45:47+00:00,[],None
360,https://github.com/YuanzhongLi/cpu-exercise.git,2020-04-10 02:50:33+00:00,,0,YuanzhongLi/cpu-exercise,254529311,Verilog,cpu-exercise,1379,0,2020-06-04 03:21:02+00:00,[],None
361,https://github.com/ElectronicGuy/RiscV-LITE.git,2020-04-03 19:15:41+00:00,"VHDL design, simulation and logic synthesis of a RiscV based processor, supporting a subset of RV32I Instruction Set ",0,ElectronicGuy/RiscV-LITE,252818954,Verilog,RiscV-LITE,18500,0,2020-04-03 19:51:46+00:00,[],None
362,https://github.com/x0pr4nt3s/Datapth-Single-cycle.git,2020-04-04 03:02:58+00:00,,0,x0pr4nt3s/Datapth-Single-cycle,252895312,Verilog,Datapth-Single-cycle,14,0,2020-07-25 05:52:34+00:00,[],None
363,https://github.com/kobekeo24/Kobe_Keopraseuth_Repo.git,2020-04-11 05:33:20+00:00,,0,kobekeo24/Kobe_Keopraseuth_Repo,254800215,Verilog,Kobe_Keopraseuth_Repo,1011,0,2020-09-07 02:22:12+00:00,[],None
364,https://github.com/GoroYeh56/Logic-Design-Lab.git,2020-04-01 12:49:05+00:00,,0,GoroYeh56/Logic-Design-Lab,252173595,Verilog,Logic-Design-Lab,35290,0,2020-10-31 10:23:03+00:00,[],None
365,https://github.com/jtk1919/embedded_projects.git,2020-03-31 18:12:33+00:00,,0,jtk1919/embedded_projects,251691329,Verilog,embedded_projects,3663,0,2020-03-31 18:19:29+00:00,[],None
366,https://github.com/abdhital17/FPGA-TRISC-report.git,2020-03-31 20:10:38+00:00,report on the Tiny Reduced Instruction Set Computer(TRISC) built by us as a part of the CSE2441 Digital Logic Term Project,0,abdhital17/FPGA-TRISC-report,251719659,Verilog,FPGA-TRISC-report,1175,0,2020-05-08 23:27:42+00:00,[],None
367,https://github.com/TheWrangler/PSTR4R70-A-.git,2020-04-12 09:42:57+00:00,使用ADF4159设计调频频率源,1,TheWrangler/PSTR4R70-A-,255051269,Verilog,PSTR4R70-A-,101586,0,2020-04-12 10:13:58+00:00,[],None
368,https://github.com/unal-edigital1-2020-1/lab02-bcs2sseg-grupo-06.git,2020-04-13 06:21:03+00:00,lab02-bcs2sseg-grupo-06 created by GitHub Classroom,0,unal-edigital1-2020-1/lab02-bcs2sseg-grupo-06,255247670,Verilog,lab02-bcs2sseg-grupo-06,39,0,2020-04-13 06:21:15+00:00,[],https://api.github.com/licenses/gpl-3.0
369,https://github.com/unal-edigital1-2020-1/lab01-sumador-grupo-03.git,2020-03-16 16:29:26+00:00,lab01-sumador-grupo-03 created by GitHub Classroom,3,unal-edigital1-2020-1/lab01-sumador-grupo-03,247764332,Verilog,lab01-sumador-grupo-03,533,0,2020-03-24 00:59:17+00:00,[],https://api.github.com/licenses/gpl-3.0
370,https://github.com/yklu0330/CO_2017.git,2020-03-21 02:38:31+00:00,Computer Organization Course Homework,0,yklu0330/CO_2017,248893569,Verilog,CO_2017,4055,0,2020-04-28 17:26:44+00:00,[],None
371,https://github.com/ehddnr301/verilog.git,2020-03-22 10:26:58+00:00,verilog code,0,ehddnr301/verilog,249159427,Verilog,verilog,104,0,2020-06-16 05:23:00+00:00,[],None
372,https://github.com/jasonyl13579/Algorithms-NCTU-2020-Spring.git,2020-03-20 10:20:21+00:00,homework repo for algorithms lecture by Professor Hung-Pin Wen ,0,jasonyl13579/Algorithms-NCTU-2020-Spring,248726542,Verilog,Algorithms-NCTU-2020-Spring,1931,0,2020-08-20 15:05:13+00:00,[],None
373,https://github.com/ShenXiuWei/VLSI-system-design.git,2020-03-21 08:21:22+00:00,,0,ShenXiuWei/VLSI-system-design,248934578,Verilog,VLSI-system-design,24712,0,2020-03-21 08:27:47+00:00,[],None
374,https://github.com/zxy7725/I2Conlyonwrite.git,2020-04-13 04:01:03+00:00,只写一次和只读一次,0,zxy7725/I2Conlyonwrite,255227219,Verilog,I2Conlyonwrite,3,0,2020-04-13 04:04:02+00:00,[],None
375,https://github.com/SophoWang/COaD-riscv.git,2020-04-15 10:41:06+00:00,,0,SophoWang/COaD-riscv,255885439,Verilog,COaD-riscv,3,0,2020-04-15 10:45:14+00:00,[],None
376,https://github.com/rudreshsingh999/Single-Cycle-RISCV-Architecture.git,2020-04-14 21:47:17+00:00,,0,rudreshsingh999/Single-Cycle-RISCV-Architecture,255734217,Verilog,Single-Cycle-RISCV-Architecture,2,0,2020-04-14 21:49:57+00:00,[],None
377,https://github.com/jdc183/EECS301lab5.git,2020-04-17 23:49:50+00:00,,0,jdc183/EECS301lab5,256633428,Verilog,EECS301lab5,31,0,2020-04-18 02:35:18+00:00,[],None
378,https://github.com/chandrashekar2206/MIPS32.git,2020-04-14 00:05:38+00:00,,0,chandrashekar2206/MIPS32,255468630,Verilog,MIPS32,2,0,2020-04-14 01:44:47+00:00,[],None
379,https://github.com/Shipaaaa/simple-cpu-cache.git,2020-04-15 17:32:10+00:00,,0,Shipaaaa/simple-cpu-cache,255990476,Verilog,simple-cpu-cache,153,0,2020-06-16 16:33:18+00:00,[],None
380,https://github.com/Zakaria-BMD/StopWatch_SoC.git,2020-04-15 23:43:24+00:00,Design of a SoPC based on an FPGA for counting and viewing seconds and hundredths of seconds,0,Zakaria-BMD/StopWatch_SoC,256062255,Verilog,StopWatch_SoC,10873,0,2020-04-16 00:06:00+00:00,[],None
381,https://github.com/nandor/gbml.git,2020-04-16 13:36:53+00:00,Emulators for a Z80 variant,0,nandor/gbml,256224939,Verilog,gbml,128,0,2020-04-16 13:37:19+00:00,[],None
382,https://github.com/junwei9638/Vending-Machine.git,2020-04-16 14:20:45+00:00,Vending Machine - Verilog,0,junwei9638/Vending-Machine,256236654,Verilog,Vending-Machine,11,0,2020-04-16 14:31:04+00:00,[],None
383,https://github.com/David-Solorzano/Proyecto_micros.git,2020-03-23 00:19:04+00:00,"Carpeta para proyecto final de micros, implementación de un procesador RISV32.",1,David-Solorzano/Proyecto_micros,249298285,Verilog,Proyecto_micros,50,0,2020-06-26 22:01:55+00:00,[],None
384,https://github.com/AlejandroUtrilla/SPI.git,2020-03-24 12:17:27+00:00,,0,AlejandroUtrilla/SPI,249699918,Verilog,SPI,6,0,2020-04-14 08:58:41+00:00,[],None
385,https://github.com/ELINGAP-7545/lab04-grupo-6.git,2020-03-26 23:56:47+00:00,lab04-grupo-6 created by GitHub Classroom,1,ELINGAP-7545/lab04-grupo-6,250399103,Verilog,lab04-grupo-6,300,0,2020-04-07 06:34:01+00:00,[],None
386,https://github.com/MozFox/PLIS.git,2020-03-29 10:04:15+00:00,,0,MozFox/PLIS,251001787,Verilog,PLIS,0,0,2020-03-29 10:44:59+00:00,[],None
387,https://github.com/16elp/ELEC374Project.git,2020-03-31 00:47:09+00:00,,0,16elp/ELEC374Project,251463242,Verilog,ELEC374Project,146,0,2020-04-05 05:09:45+00:00,[],None
388,https://github.com/vt-ece4514-s20/VGA-Scanner.git,2020-03-31 13:22:55+00:00,It captures VGA signals in XGA @70Hz and print the screen out as a BMP file.,0,vt-ece4514-s20/VGA-Scanner,251609463,Verilog,VGA-Scanner,30,0,2020-04-08 15:35:16+00:00,[],None
389,https://github.com/minisparrow/vta-hw.git,2020-04-05 03:52:48+00:00,vta hardware,0,minisparrow/vta-hw,253150929,Verilog,vta-hw,1943,0,2020-04-07 14:12:45+00:00,[],None
390,https://github.com/dariomtz/Verilog-Chronometer.git,2020-04-05 03:15:38+00:00,A Verilog chronometer from 0 deci-seconds to 9.59.9 minutes,0,dariomtz/Verilog-Chronometer,253146159,Verilog,Verilog-Chronometer,143,0,2020-04-20 18:55:36+00:00,[],None
391,https://github.com/music-and-electronics/PRBS.git,2020-04-05 08:39:31+00:00,PRBS (Pseudo Random Bit Sequence),1,music-and-electronics/PRBS,253190343,Verilog,PRBS,1,0,2020-04-05 08:41:25+00:00,[],None
392,https://github.com/chiranjeev-singhal/spartan3e-keyboard.git,2020-03-17 14:05:40+00:00,Interfacing of Spartan3E and keyboard,0,chiranjeev-singhal/spartan3e-keyboard,247985468,Verilog,spartan3e-keyboard,4,0,2020-03-17 14:06:25+00:00,[],None
393,https://github.com/cwsimmons/serialTo3270.git,2020-03-16 03:57:59+00:00,Coverts SLIP packets over UART to 3270 Coax Frames,0,cwsimmons/serialTo3270,247606522,Verilog,serialTo3270,62,0,2021-11-30 14:42:49+00:00,[],None
394,https://github.com/jerichochua/EE2026-Project.git,2020-03-16 04:07:33+00:00,EE2026 Project - Sound Display and Entertainment System,0,jerichochua/EE2026-Project,247607844,Verilog,EE2026-Project,92,0,2022-12-05 03:47:07+00:00,[],None
395,https://github.com/oscar86hsu/NCTU_CO_CPU.git,2020-03-18 14:30:49+00:00,Pipieline CPU,0,oscar86hsu/NCTU_CO_CPU,248254779,Verilog,NCTU_CO_CPU,590,0,2020-04-04 09:17:15+00:00,[],None
396,https://github.com/Felipehonorato1/ulamini.git,2020-03-19 04:06:17+00:00,Eudis ,0,Felipehonorato1/ulamini,248407637,Verilog,ulamini,1,0,2020-03-21 02:00:11+00:00,[],None
397,https://github.com/haocat/Digital-IC_1-Course-in-NJU-2020-SPRING.git,2020-03-22 13:38:26+00:00,,0,haocat/Digital-IC_1-Course-in-NJU-2020-SPRING,249191064,Verilog,Digital-IC_1-Course-in-NJU-2020-SPRING,1,0,2020-03-22 15:15:02+00:00,[],None
398,https://github.com/BrianYu24/Lab8.git,2020-03-23 21:36:07+00:00,,0,BrianYu24/Lab8,249549406,Verilog,Lab8,17328,0,2020-04-22 03:29:15+00:00,[],None
399,https://github.com/Engineer-mostafa/Carry-Select-Adder.git,2020-03-23 22:34:24+00:00,,0,Engineer-mostafa/Carry-Select-Adder,249558984,Verilog,Carry-Select-Adder,198,0,2020-03-23 22:36:42+00:00,[],None
400,https://github.com/prith2014/Xilinx-Processor.git,2020-03-18 20:53:35+00:00,Built a general purpose processor capable of running 26 RISC-like assembly instructions using VHDL and Xilinx Vivado ISE.,0,prith2014/Xilinx-Processor,248340578,Verilog,Xilinx-Processor,14016,0,2021-02-04 22:06:32+00:00,[],None
401,https://github.com/jonwk/Verilog-HDL.git,2020-03-30 17:16:00+00:00,,0,jonwk/Verilog-HDL,251375912,Verilog,Verilog-HDL,3,0,2020-03-30 17:30:13+00:00,[],None
402,https://github.com/manishgour70/ACAAssignment1.git,2020-03-20 04:13:47+00:00,ACA Assignment 1 BITS Goa,0,manishgour70/ACAAssignment1,248666030,Verilog,ACAAssignment1,814,0,2020-03-20 04:17:15+00:00,[],None
403,https://github.com/czh9919/EE312.git,2020-03-20 02:51:31+00:00,The assignment of EE312,0,czh9919/EE312,248654074,Verilog,EE312,27775,0,2020-07-13 02:47:25+00:00,[],None
404,https://github.com/shillen102/FPGA-Verilog.git,2020-03-19 18:25:42+00:00,,0,shillen102/FPGA-Verilog,248575886,Verilog,FPGA-Verilog,2071,0,2020-04-08 23:59:16+00:00,[],None
405,https://github.com/oscar86hsu/NCTU_DCD_4-bit_Two-s_Complement.git,2020-04-15 13:32:47+00:00,,0,oscar86hsu/NCTU_DCD_4-bit_Two-s_Complement,255926369,Verilog,NCTU_DCD_4-bit_Two-s_Complement,41,0,2020-04-30 13:44:34+00:00,[],None
406,https://github.com/MustafaDestegul/SingleCycleCPU-ARM-based-.git,2020-04-15 12:48:16+00:00,A single cycle CPU running MIPS instructions,0,MustafaDestegul/SingleCycleCPU-ARM-based-,255914749,Verilog,SingleCycleCPU-ARM-based-,1227,0,2020-04-15 15:00:21+00:00,[],None
407,https://github.com/miscellaneousbits/de0_spi_to_neopix.git,2020-04-15 17:16:01+00:00,,0,miscellaneousbits/de0_spi_to_neopix,255986624,Verilog,de0_spi_to_neopix,55,0,2020-08-05 18:32:31+00:00,[],None
408,https://github.com/Yaswant-kowtha/servoController.git,2020-04-01 19:48:14+00:00,,0,Yaswant-kowtha/servoController,252272012,Verilog,servoController,2,0,2020-04-01 20:12:09+00:00,[],None
409,https://github.com/Ananya-B/Simple-Processor.git,2020-04-06 20:08:44+00:00,Executed using Model Sim and written in verilog.,0,Ananya-B/Simple-Processor,253604395,Verilog,Simple-Processor,3,0,2020-04-06 20:14:25+00:00,[],None
410,https://github.com/justingafford/CS161L_lab01.git,2020-04-12 01:59:37+00:00,,0,justingafford/CS161L_lab01,254990775,Verilog,CS161L_lab01,273,0,2020-04-13 01:49:12+00:00,[],None
411,https://github.com/kelu007/CPU_Signal_Pipeline.git,2020-04-11 03:18:05+00:00,Based on MIPS instruction.,0,kelu007/CPU_Signal_Pipeline,254783966,Verilog,CPU_Signal_Pipeline,12,0,2020-08-03 08:23:05+00:00,[],None
412,https://github.com/borisnimcevic/TinyFPGA-BX.git,2020-04-11 15:18:03+00:00,,0,borisnimcevic/TinyFPGA-BX,254895218,Verilog,TinyFPGA-BX,7,0,2020-04-11 18:34:34+00:00,[],None
413,https://github.com/YamadaTakahito/fpga-progrumming.git,2020-04-10 13:08:45+00:00,,0,YamadaTakahito/fpga-progrumming,254637261,Verilog,fpga-progrumming,1547,0,2020-04-11 04:27:34+00:00,[],None
414,https://github.com/abhishekunnithan/verilogIntro.git,2020-03-13 15:24:59+00:00,Intro,0,abhishekunnithan/verilogIntro,247102695,Verilog,verilogIntro,4,0,2020-03-13 15:36:07+00:00,[],None
415,https://github.com/techoChao/verilogClass.git,2020-04-01 12:29:17+00:00,,0,techoChao/verilogClass,252168887,Verilog,verilogClass,2,0,2022-12-15 07:49:37+00:00,[],None
416,https://github.com/BrianYu24/Lab9.git,2020-04-02 01:06:58+00:00,,0,BrianYu24/Lab9,252322702,Verilog,Lab9,16270,0,2020-04-11 23:56:57+00:00,[],None
417,https://github.com/brennanMosher/ELEC-374.git,2020-04-03 22:23:15+00:00,Digital Systems Design in Verilog,0,brennanMosher/ELEC-374,252854724,,ELEC-374,26,0,2021-03-11 00:08:10+00:00,[],None
418,https://github.com/Hameon4/HDL-Based_Hardware_Testing.git,2020-04-03 17:52:38+00:00,A sample problem using verilog for hardware testing,0,Hameon4/HDL-Based_Hardware_Testing,252802135,Verilog,HDL-Based_Hardware_Testing,24,0,2020-04-08 22:06:01+00:00,[],None
419,https://github.com/unal-edigital1-2020-1/lab02-bcs2sseg-grupo-04.git,2020-04-07 13:51:34+00:00,lab02-bcs2sseg-grupo-04 created by GitHub Classroom,0,unal-edigital1-2020-1/lab02-bcs2sseg-grupo-04,253807628,Verilog,lab02-bcs2sseg-grupo-04,227,0,2020-04-15 00:33:33+00:00,[],https://api.github.com/licenses/gpl-3.0
420,https://github.com/84KaliPleXon3/icestick-lpc-tpm-sniffer.git,2020-04-07 01:22:05+00:00,,0,84KaliPleXon3/icestick-lpc-tpm-sniffer,253655536,Verilog,icestick-lpc-tpm-sniffer,1801,0,2020-04-07 01:22:17+00:00,[],https://api.github.com/licenses/gpl-3.0
421,https://github.com/HamHyungkyu/csed311-labs.git,2020-04-08 13:09:02+00:00,computer architecture lab assignments,0,HamHyungkyu/csed311-labs,254090689,Verilog,csed311-labs,1567,0,2023-08-04 05:29:34+00:00,[],None
422,https://github.com/josenava4428/ECE-5440-Lab-1.git,2020-03-25 17:41:21+00:00,ECE 5440 Lab 1  Dr. Yuhua Chen - Spring 2020,0,josenava4428/ECE-5440-Lab-1,250048594,Verilog,ECE-5440-Lab-1,1881,0,2020-03-25 17:45:32+00:00,[],None
423,https://github.com/ltkim/RISCVi-and-Cache.git,2020-03-25 19:15:24+00:00,,0,ltkim/RISCVi-and-Cache,250069298,Verilog,RISCVi-and-Cache,281,0,2020-03-25 19:18:48+00:00,[],None
424,https://github.com/NotATempUser/ECE385LAB8.git,2020-03-22 23:12:39+00:00,,0,NotATempUser/ECE385LAB8,249290228,Verilog,ECE385LAB8,58883,0,2020-03-27 16:05:18+00:00,[],None
425,https://github.com/UmiUmiU2333/pipelinecpu.git,2020-03-21 15:21:19+00:00,5-stage pipeline cpu which can achieve 50 mips instructions writing by verilog...,0,UmiUmiU2333/pipelinecpu,249003089,Verilog,pipelinecpu,25,0,2020-03-21 15:38:10+00:00,[],None
426,https://github.com/RuokaiYin/cs552-ComputerArchitecture.git,2020-04-01 03:36:28+00:00,"Course ECE/CS 552 Spring2020, semester-long project. A functional 5-stage pipelined microprocessor. Details in Final Project.pdf",1,RuokaiYin/cs552-ComputerArchitecture,252063548,Verilog,cs552-ComputerArchitecture,25594,0,2020-05-08 20:21:03+00:00,[],None
427,https://github.com/timlee0212/ChannelCoder-S2020-ECE559.git,2020-04-01 21:32:58+00:00,Course Project of ECE559. A simplified version of 3GPP LTE channel coder in physical layer.,0,timlee0212/ChannelCoder-S2020-ECE559,252291561,Verilog,ChannelCoder-S2020-ECE559,10907,0,2020-04-23 03:12:31+00:00,[],None
428,https://github.com/JnCM/teste.git,2020-04-09 11:12:16+00:00,,0,JnCM/teste,254349441,Verilog,teste,69097,0,2020-05-09 19:05:19+00:00,[],None
429,https://github.com/Hameon4/HDL_Based-Hardware-Testing-3.git,2020-04-08 22:22:36+00:00,This is mainly focused on making  the testbench given a set of test vectors,0,Hameon4/HDL_Based-Hardware-Testing-3,254213790,Verilog,HDL_Based-Hardware-Testing-3,2,0,2020-04-08 22:23:30+00:00,[],None
430,https://github.com/jtgarlits/MIPS32-3-Stage.git,2020-04-09 19:26:06+00:00,A Verilog implementation of a 32 bit MIPS processor using a 3 stage pipeline.,0,jtgarlits/MIPS32-3-Stage,254460142,Verilog,MIPS32-3-Stage,1712,0,2020-04-09 20:31:09+00:00,[],None
431,https://github.com/arnavgrg/CSM152A-DigitalDesignLab.git,2020-04-13 22:10:44+00:00,"My Projects for CSM152A (Digital Design Lab) at UCLA, taught by Professor Majid Sarrafzadeh during Spring 2020.",0,arnavgrg/CSM152A-DigitalDesignLab,255452361,Verilog,CSM152A-DigitalDesignLab,7420,0,2020-12-24 07:03:34+00:00,"['verilog', 'ucla', 'csm152a']",None
432,https://github.com/Nanarinar/ee275.git,2020-04-12 04:55:31+00:00,Projects,0,Nanarinar/ee275,255011448,Verilog,ee275,4,0,2020-10-29 23:29:02+00:00,[],None
433,https://github.com/Haxsen/Verilog.git,2020-04-11 18:43:30+00:00,Verilog codes here.,0,Haxsen/Verilog,254932570,Verilog,Verilog,7,0,2020-04-23 12:46:52+00:00,[],None
434,https://github.com/Ozzie-vera/Sprite-GPU-for-MicronContrllers.git,2020-04-04 01:38:52+00:00,Project Lab 4 at Texas Tech,0,Ozzie-vera/Sprite-GPU-for-MicronContrllers,252882682,Verilog,Sprite-GPU-for-MicronContrllers,6164,0,2023-01-27 23:49:56+00:00,[],None
435,https://github.com/johnrivera0987/CPE114-Experiment-3.git,2020-03-15 10:37:22+00:00,Experiment 3 drills and exercises,0,johnrivera0987/CPE114-Experiment-3,247445640,Verilog,CPE114-Experiment-3,17,0,2020-03-15 11:21:08+00:00,[],None
436,https://github.com/aaronshappell/DE1SpaceInvaders.git,2020-03-13 23:12:09+00:00,A hardware implementation of Space Invaders on the DE1_SoC FPGA board for my EE371 final project.,0,aaronshappell/DE1SpaceInvaders,247176877,Verilog,DE1SpaceInvaders,21270,0,2020-03-13 23:19:27+00:00,[],https://api.github.com/licenses/mit
437,https://github.com/cdalag/Verification-Validation-FPGA-.git,2020-03-13 00:04:38+00:00,"Digital Design, Verification, Validation",0,cdalag/Verification-Validation-FPGA-,246952830,Verilog,Verification-Validation-FPGA-,34,0,2020-03-17 05:55:35+00:00,[],None
438,https://github.com/bdiaz29/64-bit-array-multiplier.git,2020-03-15 23:51:41+00:00,64 bit multiplier implemented via the array method using verilog ,1,bdiaz29/64-bit-array-multiplier,247572136,Verilog,64-bit-array-multiplier,1,0,2020-03-15 23:52:41+00:00,[],None
439,https://github.com/skyMei-J/clock_frequency_eliminator.git,2020-03-16 09:24:32+00:00,lalala,0,skyMei-J/clock_frequency_eliminator,247659987,Verilog,clock_frequency_eliminator,63,0,2021-09-04 18:45:39+00:00,[],None
440,https://github.com/lirc572/EE2026-Project.git,2020-03-16 13:00:43+00:00,,1,lirc572/EE2026-Project,247703256,Verilog,EE2026-Project,95710,0,2020-04-17 16:52:05+00:00,[],None
441,https://github.com/Abdulrahman-Khalid/ODE-Solver.git,2020-03-19 19:43:15+00:00,,2,Abdulrahman-Khalid/ODE-Solver,248590491,Verilog,ODE-Solver,9041,0,2020-04-27 15:27:15+00:00,[],None
442,https://github.com/unal-edigital1-2020-1/lab01-sumador-grupo-05.git,2020-03-23 02:39:02+00:00,lab01-sumador-grupo-05 created by GitHub Classroom,0,unal-edigital1-2020-1/lab01-sumador-grupo-05,249318843,Verilog,lab01-sumador-grupo-05,172,0,2020-03-23 23:06:49+00:00,[],https://api.github.com/licenses/gpl-3.0
443,https://github.com/LBeckwith98/Newhope_Crypto.git,2020-03-26 14:58:03+00:00,Implementation of Newhope encryption and decryption,0,LBeckwith98/Newhope_Crypto,250288841,Verilog,Newhope_Crypto,458,0,2020-08-30 01:06:31+00:00,[],None
444,https://github.com/pandysong/iverilog_xram16x1.git,2020-03-29 10:37:25+00:00,An HDL example from iverilog,0,pandysong/iverilog_xram16x1,251007353,Verilog,iverilog_xram16x1,2,0,2020-03-29 11:52:41+00:00,[],None
445,https://github.com/addissemagn/music-player-visualizer.git,2020-03-27 16:26:11+00:00,"Electronic music player and real-time audio visualizer for the DE1-SoC FPGA, uses PS2 keyboard input, audio output, and VGA output ",0,addissemagn/music-player-visualizer,250584869,Verilog,music-player-visualizer,293,0,2020-03-27 16:39:26+00:00,[],None
446,https://github.com/ELINGAP-7545/lab04-grupo-8.git,2020-03-26 23:51:35+00:00,lab04-grupo-8 created by GitHub Classroom,0,ELINGAP-7545/lab04-grupo-8,250398337,Verilog,lab04-grupo-8,383,0,2020-04-07 03:44:36+00:00,[],None
447,https://github.com/ELINGAP-7545/lab04-grupo-5.git,2020-03-27 00:29:27+00:00,lab04-grupo-5 created by GitHub Classroom,2,ELINGAP-7545/lab04-grupo-5,250403890,Verilog,lab04-grupo-5,398,0,2020-04-07 03:35:37+00:00,[],None
448,https://github.com/cte64/Tetris-DE1-SoC.git,2020-04-17 20:42:15+00:00,Tetris that runs on the DE1-SoC development board. Uses the Nios II embedded processor and Utilizes the Altera VGA and JTAG subsystems,0,cte64/Tetris-DE1-SoC,256605653,Verilog,Tetris-DE1-SoC,1131,0,2020-04-27 00:35:32+00:00,[],None
449,https://github.com/amalinasani/EE2026-Project.git,2020-04-15 12:51:30+00:00,EE2026 Final Project - Basys 3 Microphone & OLED Entertainment System,0,amalinasani/EE2026-Project,255915553,Verilog,EE2026-Project,30,0,2020-08-18 01:00:38+00:00,[],None
450,https://github.com/wutonytt/Computer-Organization-Lab.git,2020-04-16 07:19:01+00:00,,0,wutonytt/Computer-Organization-Lab,256139262,Verilog,Computer-Organization-Lab,3344,0,2020-05-14 12:01:07+00:00,[],None
451,https://github.com/AymanAzzam/ODE-Solver.git,2020-04-16 21:57:54+00:00,Ordinary Differential Equation Solver,4,AymanAzzam/ODE-Solver,256339149,Verilog,ODE-Solver,15562,0,2020-06-19 02:18:21+00:00,[],https://api.github.com/licenses/apache-2.0
452,https://github.com/tsengs0/IB_layerLDPC_asymAccess_memShare.git,2020-03-23 03:58:58+00:00,Enhancement of InformationBottleneck Implementation on FPGAs,0,tsengs0/IB_layerLDPC_asymAccess_memShare,249331478,Verilog,IB_layerLDPC_asymAccess_memShare,145,0,2024-04-05 18:42:55+00:00,[],None
453,https://github.com/pragneshp7/MIPS-Pipelined-Processor.git,2020-04-06 12:13:33+00:00,Designed a 4-stage pipelined microprocessor for a subset of MIPS ISA. Coded datapath and controlpath in Verilog and verified functioning on FPGA,0,pragneshp7/MIPS-Pipelined-Processor,253487159,Verilog,MIPS-Pipelined-Processor,57,0,2020-04-10 15:15:29+00:00,[],https://api.github.com/licenses/mit
454,https://github.com/ColossusChang/Rock-paper-scissors-on-FPGA.git,2020-04-07 14:14:16+00:00,Implementation of a rock-paper-scissors game on an FPGA board using Verilog HDL. ,1,ColossusChang/Rock-paper-scissors-on-FPGA,253813868,Verilog,Rock-paper-scissors-on-FPGA,238,0,2023-03-01 17:07:12+00:00,[],None
455,https://github.com/tpedretti/CSE-401-Contemporary-Computer-Architecture.git,2020-04-07 20:50:39+00:00,"Design methodology; processor units and control units of von Neumann computer architectures; RISC architectures, including pipelining and parallel-processing.",0,tpedretti/CSE-401-Contemporary-Computer-Architecture,253908968,Verilog,CSE-401-Contemporary-Computer-Architecture,1470,0,2021-03-01 08:23:52+00:00,[],None
456,https://github.com/jdc183/EECS301Lab4.git,2020-04-03 18:25:51+00:00,,0,jdc183/EECS301Lab4,252808751,Verilog,EECS301Lab4,1,0,2020-04-03 18:27:35+00:00,[],None
457,https://github.com/DrCaH4ec/Verilog_labs-6sem-.git,2020-04-02 20:41:02+00:00,,0,DrCaH4ec/Verilog_labs-6sem-,252560381,Verilog,Verilog_labs-6sem-,75,0,2020-04-07 13:47:40+00:00,[],None
458,https://github.com/Jlsraa/MIPS_Processor.git,2020-04-17 21:42:41+00:00,MIPS Processor verilog implementation,0,Jlsraa/MIPS_Processor,256615854,Verilog,MIPS_Processor,46015,0,2020-04-17 22:09:12+00:00,[],None
459,https://github.com/kishan132/UART-design-on-Verilog-HDL.git,2020-04-14 12:50:16+00:00,The UART design has programmable features for Transmission and  Reception of data bits,0,kishan132/UART-design-on-Verilog-HDL,255608035,Verilog,UART-design-on-Verilog-HDL,12,0,2020-09-09 13:20:31+00:00,[],None
460,https://github.com/WeLET-chao/VLSI_DIGITAL_SIGNAL_PROCESSING_SYSTEMS.git,2020-04-15 01:06:39+00:00,,0,WeLET-chao/VLSI_DIGITAL_SIGNAL_PROCESSING_SYSTEMS,255767527,Verilog,VLSI_DIGITAL_SIGNAL_PROCESSING_SYSTEMS,75,0,2020-07-06 07:42:52+00:00,[],None
461,https://github.com/vita70579/VLSI-Implementation.git,2020-04-11 06:34:42+00:00,關於 VLSI 硬體實現的專題。,0,vita70579/VLSI-Implementation,254808189,Verilog,VLSI-Implementation,4040,0,2020-12-22 11:57:01+00:00,[],None
462,https://github.com/josenava4428/ECE-5440-Lab-2.git,2020-03-25 17:47:27+00:00,ECE 5440 Lab 2 Dr. Yuhua Chen - Spring 2020,0,josenava4428/ECE-5440-Lab-2,250049923,Verilog,ECE-5440-Lab-2,4271,0,2020-03-25 17:49:49+00:00,[],None
463,https://github.com/cpmori/LearningGit.git,2020-03-31 00:14:47+00:00,,0,cpmori/LearningGit,251458395,Verilog,LearningGit,30,0,2020-04-22 04:30:24+00:00,[],None
464,https://github.com/dtlxb/M_CPU.git,2020-03-31 02:16:58+00:00,learning HDL & architecture,0,dtlxb/M_CPU,251478348,Verilog,M_CPU,78,0,2020-03-31 02:55:54+00:00,[],None
465,https://github.com/sguo581700/CSC-137_some_programming.git,2020-04-09 04:47:19+00:00,,0,sguo581700/CSC-137_some_programming,254273532,Verilog,CSC-137_some_programming,2,0,2020-04-09 04:48:22+00:00,[],None
466,https://github.com/Lmx2315/project_SDR_tx.git,2020-04-13 13:59:14+00:00,поделка для начальства,1,Lmx2315/project_SDR_tx,255343135,Verilog,project_SDR_tx,4598,0,2020-04-13 14:02:34+00:00,[],None
467,https://github.com/unal-edigital1-2020-1/lab02-bcs2sseg-grupo-05.git,2020-04-14 02:13:11+00:00,lab02-bcs2sseg-grupo-05 created by GitHub Classroom,0,unal-edigital1-2020-1/lab02-bcs2sseg-grupo-05,255488164,Verilog,lab02-bcs2sseg-grupo-05,6176,0,2020-04-14 21:03:02+00:00,[],https://api.github.com/licenses/gpl-3.0
468,https://github.com/rbarzic/issues-openroad.git,2020-03-20 14:02:48+00:00,A repo to store examples that cause issues with OpenRoad,0,rbarzic/issues-openroad,248769815,Verilog,issues-openroad,6704,0,2020-07-23 18:21:35+00:00,[],None
469,https://github.com/vincentgosselin1/countervar_v1.git,2020-03-23 20:28:48+00:00,countervar_v1,0,vincentgosselin1/countervar_v1,249537137,Verilog,countervar_v1,651,0,2020-03-26 16:25:27+00:00,[],None
470,https://github.com/EazyReal/Computer-Organization-2020.git,2020-03-25 10:29:47+00:00,Computer-Organization-2020,0,EazyReal/Computer-Organization-2020,249949066,Verilog,Computer-Organization-2020,59452,0,2021-04-26 07:53:11+00:00,[],None
471,https://github.com/AlexisMundu-zz/Arqui_Practica_2.git,2020-03-26 01:34:46+00:00,,0,AlexisMundu-zz/Arqui_Practica_2,250132843,Verilog,Arqui_Practica_2,11784,0,2020-05-08 03:21:56+00:00,[],None
472,https://github.com/andreilaur98/Verilog---ALU.git,2020-03-18 12:41:18+00:00,,0,andreilaur98/Verilog---ALU,248228382,Verilog,Verilog---ALU,70,0,2020-03-18 12:41:55+00:00,[],None
473,https://github.com/Mikilf/Lorenzo_SPI.git,2020-03-24 11:58:49+00:00,Protocol SPI dissenyat per la assignatura de DSSD,0,Mikilf/Lorenzo_SPI,249696086,Verilog,Lorenzo_SPI,4951,0,2020-05-15 02:03:51+00:00,[],None
474,https://github.com/RomainQuidet/pong-8bitworkshop.git,2020-03-29 13:07:03+00:00,Original Pong PCB port to Verilog for 8bitWorkshop tool,0,RomainQuidet/pong-8bitworkshop,251034119,Verilog,pong-8bitworkshop,7106,0,2020-03-30 17:52:17+00:00,[],None
475,https://github.com/ValMystletainn/coin_charger.git,2020-03-30 08:00:57+00:00,a verilog project for Digital Electronics,0,ValMystletainn/coin_charger,251239163,Verilog,coin_charger,1153,0,2020-03-30 08:03:57+00:00,[],None
476,https://github.com/bjrjk/ElectronicClock.git,2020-03-29 03:57:35+00:00,ElectronicClock in Verilog.,0,bjrjk/ElectronicClock,250949385,Verilog,ElectronicClock,127,0,2023-01-28 04:01:16+00:00,[],None
477,https://github.com/ib173/Verilog_Examples.git,2020-03-17 18:40:08+00:00,"a collection of verilog examples for creating comparator, adder, etc. ",0,ib173/Verilog_Examples,248046692,Verilog,Verilog_Examples,3,0,2020-03-25 02:09:32+00:00,[],None
478,https://github.com/bdiaz29/Alarm-clock-.git,2020-03-16 00:12:38+00:00,implementing an alarm clock on an FPGA,0,bdiaz29/Alarm-clock-,247574468,Verilog,Alarm-clock-,114,0,2020-03-16 00:14:17+00:00,[],None
479,https://github.com/skyMei-J/counter_7_segment_display.git,2020-03-16 10:16:56+00:00,use 7 segment display to display counting numbers,0,skyMei-J/counter_7_segment_display,247671019,Verilog,counter_7_segment_display,212,0,2021-09-05 07:39:49+00:00,[],None
480,https://github.com/SaiKrishna1207/Datapath-MIPS-uPowerISA.git,2020-03-15 15:57:57+00:00,"This repository contains datapath , including the ALU and the Control Unit of the MIPS and uPowerISA",0,SaiKrishna1207/Datapath-MIPS-uPowerISA,247499635,Verilog,Datapath-MIPS-uPowerISA,3266,0,2020-08-10 17:51:53+00:00,[],None
481,https://github.com/artemisveizi/PUnC.git,2020-03-16 16:45:22+00:00,Microprocessor design capstone project (Verilog). Collaboration with Jonathan Pollock.,0,artemisveizi/PUnC,247768159,Verilog,PUnC,5961,0,2020-03-16 17:24:01+00:00,[],None
482,https://github.com/john777100/Smith-Waterman-Verilog-Implementation.git,2020-03-24 07:50:15+00:00,Laboratory for Data Processing Systems (NTU) supervised by Prof. Yi-Chang Lu,0,john777100/Smith-Waterman-Verilog-Implementation,249644840,Verilog,Smith-Waterman-Verilog-Implementation,3067,0,2021-10-28 07:21:30+00:00,[],None
483,https://github.com/hoser21/ee435-project3.git,2020-03-27 00:41:50+00:00,,0,hoser21/ee435-project3,250405639,Verilog,ee435-project3,948,0,2020-04-08 00:35:21+00:00,[],None
484,https://github.com/liamhough/phase2.git,2020-03-28 04:02:42+00:00,,0,liamhough/phase2,250710776,Verilog,phase2,17,0,2020-03-28 04:04:46+00:00,[],None
485,https://github.com/aje1018/school.git,2020-04-08 18:40:20+00:00,school work,0,aje1018/school,254171198,Verilog,school,22,0,2020-04-30 19:42:57+00:00,[],None
486,https://github.com/ELINGAP-7545/lab04-grupo15.git,2020-03-29 23:36:12+00:00,lab04-grupo15 created by GitHub Classroom,0,ELINGAP-7545/lab04-grupo15,251156869,Verilog,lab04-grupo15,612,0,2020-04-07 04:58:41+00:00,[],None
487,https://github.com/MaltsevAN/Verilog.git,2020-04-06 17:38:29+00:00,Задания по верилогу,0,MaltsevAN/Verilog,253571358,Verilog,Verilog,214,0,2020-05-28 18:00:03+00:00,[],None
488,https://github.com/Joong-Sunny/Verilog.git,2020-04-07 02:20:04+00:00,,0,Joong-Sunny/Verilog,253665287,Verilog,Verilog,13,0,2020-04-07 02:30:23+00:00,[],None
489,https://github.com/zonghan0904/2020_Spring_DC.git,2020-04-12 09:24:02+00:00,NCTU Digital Circuit Design,0,zonghan0904/2020_Spring_DC,255048076,Verilog,2020_Spring_DC,2874,0,2020-11-19 16:38:29+00:00,[],None
490,https://github.com/NMikhail/verilog_module.git,2020-03-13 14:34:13+00:00,,0,NMikhail/verilog_module,247091551,Verilog,verilog_module,8,0,2020-03-20 20:06:43+00:00,[],None
491,https://github.com/BholaYadav/Verilog.git,2020-03-16 20:00:07+00:00,,0,BholaYadav/Verilog,247805442,Verilog,Verilog,8,0,2020-07-20 18:29:00+00:00,[],None
492,https://github.com/shivmant/uec2_projekt.git,2020-04-02 20:02:44+00:00,UEC2 Project,0,shivmant/uec2_projekt,252554348,Verilog,uec2_projekt,1816,0,2020-09-20 18:42:03+00:00,[],None
493,https://github.com/M4RDER/verilog.git,2020-03-31 13:47:35+00:00,,0,M4RDER/verilog,251615871,Verilog,verilog,5,0,2020-03-31 13:52:47+00:00,[],None
494,https://github.com/sillyTig3r94/ECE5440-Verilog-Project.git,2020-04-05 02:45:23+00:00,Project,0,sillyTig3r94/ECE5440-Verilog-Project,253142233,Verilog,ECE5440-Verilog-Project,9,0,2020-04-05 02:50:05+00:00,[],None
495,https://github.com/PatrickPPK/Verilog.git,2020-04-05 01:37:33+00:00,This repository contains Verilog simulation or synthesizable models,0,PatrickPPK/Verilog,253133781,Verilog,Verilog,50,0,2020-04-05 04:30:02+00:00,[],None
496,https://github.com/WebNikita/PLIS.git,2020-03-29 00:16:03+00:00,PLIS ИВТ-22,0,WebNikita/PLIS,250920530,Verilog,PLIS,2,0,2020-03-29 00:17:04+00:00,[],None
497,https://github.com/Lewazzup/Plis.git,2020-03-29 00:26:00+00:00,,0,Lewazzup/Plis,250921848,Verilog,Plis,3,0,2020-03-29 00:27:12+00:00,[],None
498,https://github.com/Tony-Tsoi/EEC181_Chess.git,2020-03-30 19:57:53+00:00,EEC181AB - Hardware Accelerated Chess Engine,0,Tony-Tsoi/EEC181_Chess,251414343,Verilog,EEC181_Chess,822,0,2020-06-15 02:15:01+00:00,[],https://api.github.com/licenses/gpl-3.0
499,https://github.com/andylin23865/MIPS.git,2020-04-16 05:02:13+00:00,基于veriog的MIPS指令系统,0,andylin23865/MIPS,256114004,Verilog,MIPS,7786,0,2020-04-16 05:03:05+00:00,[],None
500,https://github.com/liou05202798/Logic_Design_final.git,2020-03-21 03:35:02+00:00,"We desired to use FPGA board with other peripheral devices to accomplish this game. For instance, we use bottoms to control the moving direction of snake, use seven segment display to show the time or score (two modes depend on the status of a switch), use speaker to create BGM, and use keyboard to change volume. Also, the screen is utilized to display the snake with VGA technique.",0,liou05202798/Logic_Design_final,248900393,Verilog,Logic_Design_final,31865,0,2020-03-21 03:48:34+00:00,"['verilog', 'fpga']",None
501,https://github.com/cassianodaniel/ALU--Verilog.git,2020-03-19 04:10:01+00:00,Logical Circuits II Project related to the creation of an ALU in Quartus II Verilog.,0,cassianodaniel/ALU--Verilog,248408176,Verilog,ALU--Verilog,3,0,2020-04-22 06:45:02+00:00,[],None
502,https://github.com/kevanpigott/FPGA_ADC_EEPROM_I2c.git,2020-03-13 01:13:08+00:00,reads data from adc into FPGA writes that data onto EEPROM I2c,0,kevanpigott/FPGA_ADC_EEPROM_I2c,246961830,Verilog,FPGA_ADC_EEPROM_I2c,26,0,2020-03-13 01:23:01+00:00,[],None
503,https://github.com/quiatvn/pcie_uscale.git,2020-03-13 13:06:33+00:00,pcie ultrascale wrapprt project,0,quiatvn/pcie_uscale,247073259,Verilog,pcie_uscale,4491,0,2020-03-25 08:49:24+00:00,[],
504,https://github.com/queentran/CSE140L_Lab4.git,2020-03-13 19:32:05+00:00,,0,queentran/CSE140L_Lab4,247147946,Verilog,CSE140L_Lab4,37,0,2020-03-14 03:57:39+00:00,[],None
505,https://github.com/razzzu/Hierarchical-Digital-Design-Methodology-Assignment.git,2020-03-15 23:42:44+00:00,,0,razzzu/Hierarchical-Digital-Design-Methodology-Assignment,247571087,Verilog,Hierarchical-Digital-Design-Methodology-Assignment,33,0,2020-03-16 01:21:22+00:00,"['verilog', 'class-project', 'digital-design']",None
506,https://github.com/mrbilandi/CrossCorrelation.git,2020-03-15 13:23:02+00:00,,1,mrbilandi/CrossCorrelation,247470858,Verilog,CrossCorrelation,119,0,2020-03-15 13:26:48+00:00,[],None
507,https://github.com/canaan-chen/I2C-IP-design.git,2020-03-17 04:00:41+00:00,,0,canaan-chen/I2C-IP-design,247875478,Verilog,I2C-IP-design,1,0,2020-03-17 04:02:52+00:00,[],None
508,https://github.com/ArslanaWu/CS207-dd.git,2020-04-16 14:53:49+00:00,,0,ArslanaWu/CS207-dd,256246027,Verilog,CS207-dd,6,0,2020-04-16 14:56:35+00:00,[],None
509,https://github.com/souvicksaha95/16-bit-Adder-in-Verilog.git,2020-04-14 16:00:24+00:00,This project is coded in verilog and I have used four 4-bit full adders to realize the 16 bit full adder.,0,souvicksaha95/16-bit-Adder-in-Verilog,255655924,Verilog,16-bit-Adder-in-Verilog,42,0,2020-04-14 16:19:24+00:00,[],None
510,https://github.com/ELINGAP-7545/lab04.git,2020-03-21 20:27:02+00:00,BCD2SSeg,1,ELINGAP-7545/lab04,249055102,Verilog,lab04,109,0,2021-03-17 01:56:27+00:00,[],None
511,https://github.com/ELINGAP-7545/lab04-grupo-2.git,2020-03-27 01:05:23+00:00,lab04-grupo-2 created by GitHub Classroom,0,ELINGAP-7545/lab04-grupo-2,250408937,Verilog,lab04-grupo-2,8484,0,2020-04-07 04:19:01+00:00,[],None
512,https://github.com/ELINGAP-7545/lab04-grupo-1.git,2020-03-26 23:50:14+00:00,lab04-grupo-1 created by GitHub Classroom,0,ELINGAP-7545/lab04-grupo-1,250398123,Verilog,lab04-grupo-1,5823,0,2020-04-07 04:07:01+00:00,[],None
513,https://github.com/Hameon4/2-to-4-Binary-Decoder.git,2020-04-12 04:15:45+00:00,Using behavioral modeling to create a 2:4 binary decoder ,0,Hameon4/2-to-4-Binary-Decoder,255006788,Verilog,2-to-4-Binary-Decoder,128,0,2022-07-18 14:24:08+00:00,[],None
514,https://github.com/duskwuff/nexys2-term.git,2020-04-13 08:14:21+00:00,,0,duskwuff/nexys2-term,255268601,Verilog,nexys2-term,35,0,2020-04-13 08:18:14+00:00,[],https://api.github.com/licenses/mit
515,https://github.com/Songchun-Li/5-Stage-ARM.git,2020-04-09 01:39:50+00:00,EE469 Course Project,0,Songchun-Li/5-Stage-ARM,254242853,Verilog,5-Stage-ARM,12,0,2020-04-09 01:42:35+00:00,[],None
516,https://github.com/tangtracy/ece385_lab9.git,2020-04-12 00:02:13+00:00,,0,tangtracy/ece385_lab9,254977387,Verilog,ece385_lab9,37123,0,2020-04-12 00:06:41+00:00,[],None
517,https://github.com/jesw003/cs161l.git,2020-04-13 10:40:37+00:00,,0,jesw003/cs161l,255298094,Verilog,cs161l,19,0,2020-06-13 04:57:33+00:00,[],None
518,https://github.com/ELINGAP-7545/lab05.git,2020-04-14 04:45:16+00:00,Creación ALU Basica,4,ELINGAP-7545/lab05,255512186,Verilog,lab05,55,0,2023-09-22 01:41:50+00:00,[],None
519,https://github.com/khodid/2020HDL.git,2020-04-01 18:26:24+00:00,2020 하드웨어프로그래밍 필기,0,khodid/2020HDL,252255107,Verilog,2020HDL,63,0,2022-08-16 11:22:59+00:00,[],None
520,https://github.com/malakmsah/caesar_cipher_verilog.git,2020-04-02 16:00:27+00:00,malakmsah,0,malakmsah/caesar_cipher_verilog,252502031,Verilog,caesar_cipher_verilog,7735,0,2020-05-28 09:24:44+00:00,[],None
521,https://github.com/vetka-koluchaya/plisLaba1.git,2020-03-31 14:40:34+00:00,,0,vetka-koluchaya/plisLaba1,251631731,Verilog,plisLaba1,5,0,2020-03-31 17:43:41+00:00,[],None
522,https://github.com/foool/practise-verilog.git,2020-04-07 04:05:45+00:00,,0,foool/practise-verilog,253683578,Verilog,practise-verilog,9,0,2020-04-11 13:32:27+00:00,[],None
523,https://github.com/labscript-suite/opalkellyxem3001.git,2020-04-05 02:47:27+00:00,A FPGA based pseudoclock using the Opal Kelly Xem3001 board,0,labscript-suite/opalkellyxem3001,253142533,Verilog,opalkellyxem3001,4772,0,2020-04-29 06:38:54+00:00,[],https://api.github.com/licenses/gpl-3.0
524,https://github.com/Tyreyn/Zegar-czasu-rzeczywistego.git,2020-04-17 10:13:48+00:00,,0,Tyreyn/Zegar-czasu-rzeczywistego,256469615,Verilog,Zegar-czasu-rzeczywistego,537,0,2021-03-04 22:35:40+00:00,[],None
525,https://github.com/salidotir/Pipelined-CPU.git,2020-04-17 16:26:16+00:00,,0,salidotir/Pipelined-CPU,256554184,Verilog,Pipelined-CPU,21,0,2020-08-28 13:31:26+00:00,[],None
526,https://github.com/souvicksaha95/Four-bit-up-counter-in-Verilog---FPGA.git,2020-04-16 03:51:06+00:00,,0,souvicksaha95/Four-bit-up-counter-in-Verilog---FPGA,256103370,Verilog,Four-bit-up-counter-in-Verilog---FPGA,1,0,2020-04-16 03:53:17+00:00,[],None
527,https://github.com/shihatakeyama/bcd_sequential.git,2020-04-16 08:59:18+00:00,26bit バイナリを → 8桁 10進数へ変換します。,0,shihatakeyama/bcd_sequential,256162201,Verilog,bcd_sequential,7,0,2021-01-11 23:51:50+00:00,[],None
528,https://github.com/mthonorio/Vending-Machine.git,2020-03-13 16:02:58+00:00,Projeto Final da Disciplina de Circuitos Lógicos II em Verilog usando a IDE do Quartus II,3,mthonorio/Vending-Machine,247110349,Verilog,Vending-Machine,4982,0,2020-03-23 20:16:34+00:00,[],None
529,https://github.com/chiranjeev-singhal/spartan3e-vga.git,2020-03-17 14:07:06+00:00,Interfacing of Spartan3E and VGA,0,chiranjeev-singhal/spartan3e-vga,247985783,Verilog,spartan3e-vga,5,0,2020-03-17 14:08:04+00:00,[],None
530,https://github.com/john777100/MEMC-Compress.git,2020-03-24 08:17:03+00:00,Final project of Computer-aided VLSI System Design supervised by Prof. Chia-Hsiang Yang,0,john777100/MEMC-Compress,249650169,Verilog,MEMC-Compress,12644,0,2020-03-24 08:18:03+00:00,[],None
531,https://github.com/natxsglez/PRACTICA_3_FSD.git,2020-04-09 15:29:08+00:00,,0,natxsglez/PRACTICA_3_FSD,254409405,Verilog,PRACTICA_3_FSD,19,0,2020-04-11 00:26:42+00:00,[],None
532,https://github.com/voldemoriarty/HPS-to-FPGA-data-sharing-Cyclone-V.git,2020-04-08 14:11:22+00:00,,0,voldemoriarty/HPS-to-FPGA-data-sharing-Cyclone-V,254106696,Verilog,HPS-to-FPGA-data-sharing-Cyclone-V,108765,0,2023-07-02 07:27:57+00:00,[],None
533,https://github.com/alexdowns46/3rdYrSystemProjectVerilog.git,2020-04-14 14:18:37+00:00,Verilog code for B39VS,0,alexdowns46/3rdYrSystemProjectVerilog,255629862,Verilog,3rdYrSystemProjectVerilog,390,0,2020-04-14 14:24:18+00:00,[],None
534,https://github.com/cGandom/Booth-Multiplier.git,2020-03-15 10:32:11+00:00,Computer Architecture - Computer Assignment 1,1,cGandom/Booth-Multiplier,247444948,Verilog,Booth-Multiplier,28,0,2020-12-09 14:25:23+00:00,[],None
535,https://github.com/CalvinL15/Digital-Systems-Design-Laboratory.git,2020-03-14 18:34:49+00:00,Elective course for undergraduate NTU CSIE students (Spring 2019),0,CalvinL15/Digital-Systems-Design-Laboratory,247332463,Verilog,Digital-Systems-Design-Laboratory,3119,0,2020-03-14 19:01:34+00:00,[],None
536,https://github.com/danco14/FinalProject.git,2020-04-11 01:49:03+00:00,,0,danco14/FinalProject,254772538,Verilog,FinalProject,582,0,2023-03-04 21:58:49+00:00,[],None
537,https://github.com/gaochaousc/EE-599_-gaoc-_-4458723430-.git,2020-03-20 04:14:19+00:00,,0,gaochaousc/EE-599_-gaoc-_-4458723430-,248666107,Verilog,EE-599_-gaoc-_-4458723430-,3464,0,2020-04-04 02:31:09+00:00,[],None
538,https://github.com/kahuuchino/my-test-CPU.git,2020-03-17 11:16:37+00:00,A simple CPU by myself,0,kahuuchino/my-test-CPU,247950384,Verilog,my-test-CPU,50,0,2020-03-29 15:29:38+00:00,[],None
539,https://github.com/worldinmyfist/MIPS32-2-stage-pipelined-processor.git,2020-03-19 11:27:49+00:00,A 2 stage pipelined processor with harvard architecture based on MIPS32 ,0,worldinmyfist/MIPS32-2-stage-pipelined-processor,248485638,Verilog,MIPS32-2-stage-pipelined-processor,293,0,2022-06-02 05:59:30+00:00,[],None
540,https://github.com/RohanVDvivedi/Flexible-Architecture-Processor-Design.git,2020-03-19 05:37:48+00:00,This repository containes work done by me on my thesis project.,0,RohanVDvivedi/Flexible-Architecture-Processor-Design,248419596,Verilog,Flexible-Architecture-Processor-Design,11658,0,2020-03-24 16:32:37+00:00,[],None
541,https://github.com/palindali/SoC-Design-Automation-Toolkit.git,2020-04-01 18:57:42+00:00,Computer Science/Engineering Thesis Project. This is a toolkit to automate and accelerate the design and verification of Systems on Chips (SoCs). It mainly includes a template-based tool for designing SoCs. ,0,palindali/SoC-Design-Automation-Toolkit,252261740,Verilog,SoC-Design-Automation-Toolkit,62,0,2023-02-14 01:36:54+00:00,[],None
542,https://github.com/dariomtz/Simons-says-verilog.git,2020-04-02 21:09:20+00:00,Simon says verilog for Basys 2,0,dariomtz/Simons-says-verilog,252564552,Verilog,Simons-says-verilog,43,0,2020-05-06 15:57:16+00:00,[],None
543,https://github.com/alex-ruddell/vhdl-calculator.git,2020-04-02 06:26:16+00:00,VHDL Calculator designed in Verilog HDL on a DE2 FPGA with I/O peripherals.,0,alex-ruddell/vhdl-calculator,252373321,Verilog,vhdl-calculator,30,0,2020-04-02 07:16:56+00:00,[],None
544,https://github.com/ricardodf/Practica2_MIPS.git,2020-03-27 16:36:57+00:00,Práctica 2,1,ricardodf/Practica2_MIPS,250587405,Verilog,Practica2_MIPS,86,0,2020-03-31 04:18:15+00:00,[],None
545,https://github.com/somenewacc/FPGA_Labs.git,2020-03-30 15:10:07+00:00,,0,somenewacc/FPGA_Labs,251342125,Verilog,FPGA_Labs,16,0,2021-04-21 08:54:38+00:00,[],None
546,https://github.com/piotrkoziar/AGH-FPGA-labs.git,2020-04-04 13:32:46+00:00,,0,piotrkoziar/AGH-FPGA-labs,253004948,Verilog,AGH-FPGA-labs,213,0,2020-09-07 20:58:31+00:00,[],None
547,https://github.com/odmb/odmb_ucsb_vivado.git,2020-04-01 04:05:22+00:00,,0,odmb/odmb_ucsb_vivado,252068492,Verilog,odmb_ucsb_vivado,318,0,2020-04-01 04:06:18+00:00,[],None
548,https://github.com/lycly1234/VHDL.git,2020-04-04 14:09:32+00:00,A CODE SET ABOUT MY VHDL ,0,lycly1234/VHDL,253013578,Verilog,VHDL,6,0,2020-04-06 13:22:35+00:00,[],None
549,https://github.com/mattdibiase5/ece583_final.git,2020-04-14 18:16:42+00:00,FInal Project for ece583,0,mattdibiase5/ece583_final,255689500,Verilog,ece583_final,99,0,2020-05-02 16:32:12+00:00,[],None
550,https://github.com/fan-deng2000/JTAG.git,2020-04-13 03:43:24+00:00,This is a JTAG project,0,fan-deng2000/JTAG,255224604,Verilog,JTAG,7,0,2020-04-21 03:29:47+00:00,[],None
551,https://github.com/SteveLRojas/PSG.git,2020-04-17 03:36:46+00:00,Digital PSG designed to be implemented on a CPLD or FPGA,0,SteveLRojas/PSG,256392942,Verilog,PSG,601,0,2020-10-03 22:38:38+00:00,[],None
552,https://github.com/Pasam/VerilogProjects.git,2020-04-17 15:58:25+00:00,,0,Pasam/VerilogProjects,256547836,Verilog,VerilogProjects,2,0,2020-04-20 05:09:22+00:00,[],None
553,https://github.com/filipksiezyc/Verilog.git,2020-04-17 13:23:12+00:00,,0,filipksiezyc/Verilog,256509205,Verilog,Verilog,578,0,2020-04-17 13:24:40+00:00,[],None
554,https://github.com/caleb-sb/Prac4_EEE4120F.git,2020-04-05 15:45:04+00:00,Creating a WallClock on an FPGA,0,caleb-sb/Prac4_EEE4120F,253270732,Verilog,Prac4_EEE4120F,35,0,2020-05-08 20:17:25+00:00,[],None
555,https://github.com/sandwichdoge/FPGA_Ex.git,2020-04-12 18:40:30+00:00,,0,sandwichdoge/FPGA_Ex,255147138,Verilog,FPGA_Ex,5330,0,2020-05-03 19:06:25+00:00,[],None
556,https://github.com/DarioAle/MIPS-processor.git,2020-03-15 22:16:56+00:00,A verilog implementation of the MIPS processor.,0,DarioAle/MIPS-processor,247561064,Verilog,MIPS-processor,105,0,2020-05-09 03:28:44+00:00,[],None
557,https://github.com/kamiyaowl-sandbox/ws2812b_vumeter.git,2020-03-14 17:33:41+00:00,,0,kamiyaowl-sandbox/ws2812b_vumeter,247322962,Verilog,ws2812b_vumeter,10,0,2020-06-13 02:44:57+00:00,[],https://api.github.com/licenses/mit
558,https://github.com/agustincampeny/IEE2753-2020-agustincampeny.git,2020-03-18 01:59:42+00:00,Repositorio Diseño de Circuitos Integrados Digitales,0,agustincampeny/IEE2753-2020-agustincampeny,248115399,Verilog,IEE2753-2020-agustincampeny,26298,0,2020-10-30 01:03:08+00:00,[],None
559,https://github.com/IlyaKK/Altera.git,2020-03-20 15:04:04+00:00,Projects and Soft,0,IlyaKK/Altera,248783944,Verilog,Altera,29,0,2020-03-24 23:07:44+00:00,[],None
560,https://github.com/skyMei-J/news_ticker.git,2020-03-16 10:45:38+00:00,"display a series of number ""0610172"" using news_ticker",0,skyMei-J/news_ticker,247676876,Verilog,news_ticker,35,0,2020-03-16 10:58:38+00:00,[],None
561,https://github.com/Karl-Cui/realtime-filters.git,2020-03-13 01:45:03+00:00,CSC258 Project,0,Karl-Cui/realtime-filters,246966040,Verilog,realtime-filters,12,0,2020-03-13 01:45:59+00:00,[],None
562,https://github.com/Istomin20/laba1.git,2020-03-31 14:49:55+00:00,,0,Istomin20/laba1,251634540,Verilog,laba1,3,0,2020-03-31 15:00:27+00:00,[],None
563,https://github.com/unal-edigital1-2020-1/lab02-bcs2sseg-grupo-01.git,2020-03-31 16:16:07+00:00,lab02-bcs2sseg-grupo-01 created by GitHub Classroom,1,unal-edigital1-2020-1/lab02-bcs2sseg-grupo-01,251660185,Verilog,lab02-bcs2sseg-grupo-01,52581,0,2020-04-15 07:25:54+00:00,[],https://api.github.com/licenses/gpl-3.0
564,https://github.com/BankaGoroshka/lab1.git,2020-03-31 10:46:05+00:00,,0,BankaGoroshka/lab1,251574411,Verilog,lab1,1,0,2020-03-31 10:52:34+00:00,[],None
565,https://github.com/Hameon4/Multiplier_Controller.git,2020-04-03 17:01:01+00:00,,0,Hameon4/Multiplier_Controller,252791312,Verilog,Multiplier_Controller,69,0,2020-04-03 17:05:22+00:00,[],None
566,https://github.com/SidB16/SoftwareEngineeringPrinciples.git,2020-03-26 12:44:47+00:00,Documentation on Software Engineering Principles learnt about in school.,0,SidB16/SoftwareEngineeringPrinciples,250255931,Verilog,SoftwareEngineeringPrinciples,156225,0,2020-04-29 22:30:22+00:00,[],None
567,https://github.com/Artemis-Hunt/SoundDisplay.git,2020-03-27 04:13:18+00:00,,0,Artemis-Hunt/SoundDisplay,250437911,Verilog,SoundDisplay,430979,0,2021-04-13 07:40:07+00:00,[],None
568,https://github.com/DylanEtris/CPE480_P3.git,2020-03-24 21:40:11+00:00,,1,DylanEtris/CPE480_P3,249824032,Verilog,CPE480_P3,395,0,2020-04-06 18:33:13+00:00,[],None
569,https://github.com/ChakradarReddy/computer-architecture.git,2020-03-28 11:59:55+00:00,,0,ChakradarReddy/computer-architecture,250783651,Verilog,computer-architecture,2653,0,2020-03-28 12:02:37+00:00,[],None
570,https://github.com/gugaguga24678/wav_test.git,2020-04-08 13:58:53+00:00,,0,gugaguga24678/wav_test,254103511,Verilog,wav_test,806,0,2021-09-14 16:05:56+00:00,[],None
571,https://github.com/oabaig/FPGA-Memory-Game-in-Verilog.git,2020-04-10 13:19:17+00:00,This is a memory game implemented on an FPGA using Verilog,0,oabaig/FPGA-Memory-Game-in-Verilog,254639462,Verilog,FPGA-Memory-Game-in-Verilog,4276,0,2021-08-19 23:10:15+00:00,[],None
572,https://github.com/vincetrien-ngo/ECE178-FPGAEthernetComm.git,2020-04-11 02:16:27+00:00,,0,vincetrien-ngo/ECE178-FPGAEthernetComm,254775930,Verilog,ECE178-FPGAEthernetComm,79605,0,2020-04-23 20:00:07+00:00,[],None
573,https://github.com/krist7599555/cpu-verlilog.git,2020-03-30 12:05:51+00:00,cpu in verlilog lang base on nanoLADA,0,krist7599555/cpu-verlilog,251292729,Verilog,cpu-verlilog,2163,0,2020-03-30 21:05:53+00:00,[],None
574,https://github.com/dogukanarat/multicycle-processor.git,2020-03-30 07:26:15+00:00,Multi Cycle Processor,0,dogukanarat/multicycle-processor,251231904,Verilog,multicycle-processor,129485,0,2021-06-27 16:47:27+00:00,[],https://api.github.com/licenses/mit
575,https://github.com/unal-edigital1-2020-1/lab02-bcs2sseg-grupo-02.git,2020-03-24 14:39:53+00:00,lab02-bcs2sseg-grupo-02 created by GitHub Classroom,0,unal-edigital1-2020-1/lab02-bcs2sseg-grupo-02,249733013,Verilog,lab02-bcs2sseg-grupo-02,87,0,2020-04-15 00:59:53+00:00,[],https://api.github.com/licenses/gpl-3.0
576,https://github.com/jdc183/Lab4.git,2020-04-03 22:13:49+00:00,EECS301 Lab 4,0,jdc183/Lab4,252853436,Verilog,Lab4,60,0,2020-04-04 03:54:38+00:00,[],None
577,https://github.com/matthewawhite/ece6133_timing_budgeting.git,2020-04-12 04:27:33+00:00,,0,matthewawhite/ece6133_timing_budgeting,255008171,Verilog,ece6133_timing_budgeting,4503,0,2020-04-29 05:11:21+00:00,[],None
578,https://github.com/alexmagyari/UnpipelinedProcessor.git,2020-04-14 21:01:22+00:00,Unpipelined Processor Debugger for Cyclone V FPGA,0,alexmagyari/UnpipelinedProcessor,255725276,Verilog,UnpipelinedProcessor,119554,0,2020-05-06 23:55:02+00:00,[],None
579,https://github.com/evangabe/ee354_tic_tac_toe.git,2020-04-15 06:30:06+00:00,Final Project for USC EE354 Class run by Professor Gandhi Puvvada.,0,evangabe/ee354_tic_tac_toe,255825865,Verilog,ee354_tic_tac_toe,10,0,2020-04-20 00:04:32+00:00,[],None
580,https://github.com/ELINGAP-7545/lab05-grupo1.git,2020-04-16 23:22:37+00:00,lab05-grupo1 created by GitHub Classroom,0,ELINGAP-7545/lab05-grupo1,256352003,Verilog,lab05-grupo1,26338,0,2020-04-26 01:00:10+00:00,[],None
581,https://github.com/fulv1o/Arquitetura-e-Organiza-o-de-Computadores.git,2020-03-13 13:17:31+00:00,,0,fulv1o/Arquitetura-e-Organiza-o-de-Computadores,247075440,Verilog,Arquitetura-e-Organiza-o-de-Computadores,1,0,2020-03-13 13:22:29+00:00,[],None
582,https://github.com/WANDY666/LXB_DEMO.git,2020-03-14 09:24:21+00:00,This is a little mips cpu,0,WANDY666/LXB_DEMO,247246927,Verilog,LXB_DEMO,21,0,2020-03-14 10:04:14+00:00,[],None
583,https://github.com/liangchen01xz/TFT_img_prj.git,2020-03-18 12:09:14+00:00,FPGA练习,0,liangchen01xz/TFT_img_prj,248221399,Verilog,TFT_img_prj,1822,0,2020-03-18 12:29:14+00:00,[],None
584,https://github.com/Shirley924/Computer_Organization.git,2020-03-18 14:14:44+00:00,,0,Shirley924/Computer_Organization,248250587,Verilog,Computer_Organization,23972,0,2021-03-06 06:50:37+00:00,[],None
585,https://github.com/0x00000FF/CNUCSE-SoC-Design-2020-Spring.git,2020-03-19 12:54:43+00:00,Verilog Source Codes for CNU Soc Design Lecture in 2020 Spring Semester,0,0x00000FF/CNUCSE-SoC-Design-2020-Spring,248502780,Verilog,CNUCSE-SoC-Design-2020-Spring,539,0,2020-06-07 21:13:35+00:00,[],https://api.github.com/licenses/mit
586,https://github.com/Polaris-III/1-wire.git,2020-03-20 20:05:29+00:00,My very first verilog project,0,Polaris-III/1-wire,248842266,Verilog,1-wire,115,0,2021-04-19 12:12:47+00:00,[],None
587,https://github.com/thomascp/e200_opensource.git,2020-04-13 08:22:12+00:00,,0,thomascp/e200_opensource,255270114,Verilog,e200_opensource,93081,0,2020-04-13 08:58:39+00:00,[],https://api.github.com/licenses/apache-2.0
588,https://github.com/chimalexoficial/CA_Practice2.git,2020-03-28 23:06:53+00:00,,0,chimalexoficial/CA_Practice2,250911686,Verilog,CA_Practice2,33,0,2021-07-31 17:19:40+00:00,[],None
589,https://github.com/willriley/single-cycle-cpu.git,2020-03-13 17:52:20+00:00,Single-Cycle RISC-V Microprocessor,0,willriley/single-cycle-cpu,247131031,Verilog,single-cycle-cpu,64,0,2020-04-26 20:51:43+00:00,[],None
590,https://github.com/IDA102/FPGA.git,2020-03-13 09:12:06+00:00,,0,IDA102/FPGA,247030651,Verilog,FPGA,13418,0,2020-12-28 15:40:10+00:00,[],None
591,https://github.com/LIU-YiFeng-1/EE2026-FPGA-Design-Project-using-Verilog.git,2020-04-04 06:09:55+00:00,,0,LIU-YiFeng-1/EE2026-FPGA-Design-Project-using-Verilog,252923432,Verilog,EE2026-FPGA-Design-Project-using-Verilog,10621,0,2020-04-11 16:11:45+00:00,[],None
592,https://github.com/linkf206/CO_LAB1.git,2020-04-03 05:46:05+00:00,,0,linkf206/CO_LAB1,252643122,Verilog,CO_LAB1,654,0,2020-04-14 07:58:40+00:00,[],None
593,https://github.com/Getlar/Digitalis-technika.git,2020-04-01 20:56:22+00:00,Digitális-technika beadandók.,0,Getlar/Digitalis-technika,252284982,Verilog,Digitalis-technika,1398,0,2020-04-01 21:11:00+00:00,[],None
594,https://github.com/arknandan25/3C7_Digital_Systems_Design.git,2020-03-31 18:07:26+00:00,"Year 3 Module, FPGA design done in Verilog HDL using Vivado and implemented on the Basys 3 FPGA",0,arknandan25/3C7_Digital_Systems_Design,251689846,,3C7_Digital_Systems_Design,111,0,2020-10-09 17:22:35+00:00,[],None
595,https://github.com/anuwu/BITS-Computer-Architecture.git,2020-04-01 22:24:00+00:00,Verilog codes for the Computer Architecture course at BITS.,0,anuwu/BITS-Computer-Architecture,252299740,Verilog,BITS-Computer-Architecture,4524,0,2020-10-27 21:50:57+00:00,[],None
596,https://github.com/ElectronicGuy/DLX-microprocessor.git,2020-04-03 20:20:21+00:00,"Design, simulation, logic synthesis and place&route of a DLX micropocessor",0,ElectronicGuy/DLX-microprocessor,252832323,Verilog,DLX-microprocessor,42501,0,2020-04-03 20:38:26+00:00,[],None
597,https://github.com/ELINGAP-7545/lab05-lab05_grupo-13.git,2020-04-17 23:40:04+00:00,lab05-lab05_grupo-13 created by GitHub Classroom,0,ELINGAP-7545/lab05-lab05_grupo-13,256632258,Verilog,lab05-lab05_grupo-13,335,0,2020-04-25 02:22:21+00:00,[],None
598,https://github.com/gmit22/FPGA_Project-EE2026.git,2020-03-16 07:58:07+00:00,,0,gmit22/FPGA_Project-EE2026,247642964,Verilog,FPGA_Project-EE2026,5783,0,2020-07-28 20:16:14+00:00,[],None
599,https://github.com/unal-edigital1-2020-1/lab01-sumador-grupo-01.git,2020-03-16 17:52:45+00:00,lab01-sumador-grupo-01 created by GitHub Classroom,0,unal-edigital1-2020-1/lab01-sumador-grupo-01,247782203,Verilog,lab01-sumador-grupo-01,432,0,2020-03-24 01:00:16+00:00,[],https://api.github.com/licenses/gpl-3.0
600,https://github.com/StevenXu96/CSC258.git,2020-03-17 01:50:59+00:00,pre-labs for UofT CSC258,0,StevenXu96/CSC258,247855440,Verilog,CSC258,4486,0,2020-03-17 02:09:14+00:00,[],None
601,https://github.com/Soultopia/fft.git,2020-03-18 14:29:12+00:00,,0,Soultopia/fft,248254375,Verilog,fft,8,0,2020-03-20 01:54:26+00:00,[],None
602,https://github.com/SenriYoshikawa/CycloneVGTFPGADevelopmentKit.git,2020-03-14 14:20:51+00:00,,0,SenriYoshikawa/CycloneVGTFPGADevelopmentKit,247290482,Verilog,CycloneVGTFPGADevelopmentKit,3201,0,2020-03-19 13:14:48+00:00,[],None
603,https://github.com/BenHof1/ENGN3213-FPGAs-and-MicroProcessors.git,2020-03-16 23:01:22+00:00,ENGN3213: FPGAs and Microprocessors Assignment,0,BenHof1/ENGN3213-FPGAs-and-MicroProcessors,247833059,Verilog,ENGN3213-FPGAs-and-MicroProcessors,5612,0,2021-03-08 06:40:58+00:00,[],None
604,https://github.com/tarekb44/Eight-bit-unsigned-array-multiplier.git,2020-03-18 15:57:12+00:00,8-bit unsigned array multiplier that is capable of multiplying two 8-bit numbers. Implemented using Verilog. Applied concepts such as test benches and hierarchical design.,0,tarekb44/Eight-bit-unsigned-array-multiplier,248277250,Verilog,Eight-bit-unsigned-array-multiplier,2,0,2020-03-18 15:59:48+00:00,[],None
605,https://github.com/sedoy-jango-2/SMK_analog_driver.git,2020-03-18 15:24:57+00:00,,0,sedoy-jango-2/SMK_analog_driver,248269084,Verilog,SMK_analog_driver,6568,0,2020-03-18 15:29:56+00:00,[],None
606,https://github.com/t-dasun/2LFSR_RNG512bit.git,2020-03-21 10:33:45+00:00,verilog ,0,t-dasun/2LFSR_RNG512bit,248953802,Verilog,2LFSR_RNG512bit,9,0,2020-06-24 10:16:53+00:00,[],None
607,https://github.com/alfonso46674/AC_Practica2.git,2020-03-22 04:34:44+00:00,Practica 2. Implementar procesador MIPS,0,alfonso46674/AC_Practica2,249113594,Verilog,AC_Practica2,49,0,2020-06-20 23:55:54+00:00,[],None
608,https://github.com/joeye7/Verilog-Codes.git,2020-03-19 22:45:24+00:00,,0,joeye7/Verilog-Codes,248619787,Verilog,Verilog-Codes,1,0,2020-03-19 22:51:37+00:00,[],None
609,https://github.com/orgate/microelectronics_lab.git,2020-03-19 21:14:50+00:00,Verilog/VHDL modules for different VLSI components,0,orgate/microelectronics_lab,248606438,Verilog,microelectronics_lab,72541,0,2020-03-19 21:20:29+00:00,[],None
610,https://github.com/AmoghJohri/Direct_Mapped_Cache.git,2020-03-29 12:58:00+00:00,Implementing a direct mapped cache in verilog and demonstrating the different hit rates by varying the number of lines/blocks and also by varying the number of words per line/block.,0,AmoghJohri/Direct_Mapped_Cache,251032363,Verilog,Direct_Mapped_Cache,8741,0,2020-03-29 15:16:48+00:00,[],None
611,https://github.com/misomochi/107-1-IC-Design.git,2020-03-27 09:25:51+00:00,"IC Design, 2018 Fall",0,misomochi/107-1-IC-Design,250492034,Verilog,107-1-IC-Design,18037,0,2023-02-23 04:06:25+00:00,[],None
612,https://github.com/Archfx/ProNoC_MPSoC.git,2020-04-16 04:51:12+00:00,Multiprocessor Network on Chip which consists of 4 Mork1x processors,1,Archfx/ProNoC_MPSoC,256112393,Verilog,ProNoC_MPSoC,6704,0,2022-03-18 19:28:47+00:00,[],None
613,https://github.com/cpmori/Verilog.git,2020-04-14 03:42:16+00:00,This is a method for both more understanding GIT as well as ensuring proper version control,0,cpmori/Verilog,255503172,Verilog,Verilog,860,0,2020-04-22 07:01:24+00:00,[],None
614,https://github.com/ilialexander/veirlog_ams.git,2020-04-15 13:50:10+00:00,,0,ilialexander/veirlog_ams,255931096,Verilog,veirlog_ams,78,0,2020-04-15 13:53:25+00:00,[],None
615,https://github.com/Sum1reHoshi/NUAA_Computer_Organization.git,2020-04-16 10:52:00+00:00,2019NUAA计组课设,0,Sum1reHoshi/NUAA_Computer_Organization,256187247,Verilog,NUAA_Computer_Organization,5059,0,2021-09-29 14:17:04+00:00,"['nuaa', 'computer-organization']",None
616,https://github.com/ks606/prbs.git,2020-04-15 09:23:19+00:00,Pseudorandom binary sequence generator,0,ks606/prbs,255866650,Verilog,prbs,12,0,2023-10-25 08:16:20+00:00,[],None
617,https://github.com/Hameon4/Sequence-Detector-.git,2020-04-12 03:58:50+00:00,A problem using finite state machine (FSM) for detecting occurring sequence of '1001',0,Hameon4/Sequence-Detector-,255004745,Verilog,Sequence-Detector-,11,0,2020-04-12 04:03:58+00:00,[],None
618,https://github.com/mai1015/verilog-cpu.git,2020-03-24 21:06:22+00:00,,0,mai1015/verilog-cpu,249817985,Verilog,verilog-cpu,913,0,2020-03-24 21:07:19+00:00,[],None
619,https://github.com/unal-edigital1-2020-1/lab02-bcs2sseg-grupo-00.git,2020-03-24 14:45:03+00:00,lab02-bcs2sseg-grupo-00 created by GitHub Classroom,0,unal-edigital1-2020-1/lab02-bcs2sseg-grupo-00,249734285,Verilog,lab02-bcs2sseg-grupo-00,38,0,2020-03-24 14:45:15+00:00,[],https://api.github.com/licenses/gpl-3.0
