
---------- Begin Simulation Statistics ----------
final_tick                                43625339000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 504889                       # Simulator instruction rate (inst/s)
host_mem_usage                                8605064                       # Number of bytes of host memory used
host_op_rate                                   980590                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.86                       # Real time elapsed on the host
host_tick_rate                             3146524767                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7000001                       # Number of instructions simulated
sim_ops                                      13595464                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.043625                       # Number of seconds simulated
sim_ticks                                 43625339000                       # Number of ticks simulated
system.cpu.Branches                           1644864                       # Number of branches fetched
system.cpu.committedInsts                     7000001                       # Number of instructions committed
system.cpu.committedOps                      13595464                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1627390                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           516                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1031222                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           276                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     9211752                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           426                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         43625339                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   43625339                       # Number of busy cycles
system.cpu.num_cc_register_reads              7589748                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4303574                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1179459                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 337749                       # Number of float alu accesses
system.cpu.num_fp_insts                        337749                       # number of float instructions
system.cpu.num_fp_register_reads               607847                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              289614                       # number of times the floating registers were written
system.cpu.num_func_calls                      294534                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              13296957                       # Number of integer alu accesses
system.cpu.num_int_insts                     13296957                       # number of integer instructions
system.cpu.num_int_register_reads            25484117                       # number of times the integer registers were read
system.cpu.num_int_register_writes           10627771                       # number of times the integer registers were written
system.cpu.num_load_insts                     1626956                       # Number of load instructions
system.cpu.num_mem_refs                       2658162                       # number of memory refs
system.cpu.num_store_insts                    1031206                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 58846      0.43%      0.43% # Class of executed instruction
system.cpu.op_class::IntAlu                  10639483     78.26%     78.69% # Class of executed instruction
system.cpu.op_class::IntMult                    19803      0.15%     78.83% # Class of executed instruction
system.cpu.op_class::IntDiv                      1591      0.01%     78.85% # Class of executed instruction
system.cpu.op_class::FloatAdd                   13532      0.10%     78.95% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.95% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     78.95% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.95% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     78.95% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.95% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     78.95% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.95% # Class of executed instruction
system.cpu.op_class::SimdAdd                     4496      0.03%     78.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                    30459      0.22%     79.20% # Class of executed instruction
system.cpu.op_class::SimdCmp                      618      0.00%     79.21% # Class of executed instruction
system.cpu.op_class::SimdCvt                    16646      0.12%     79.33% # Class of executed instruction
system.cpu.op_class::SimdMisc                   32760      0.24%     79.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.57% # Class of executed instruction
system.cpu.op_class::SimdShift                    829      0.01%     79.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               35982      0.26%     79.84% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.84% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                 694      0.01%     79.85% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               25215      0.19%     80.03% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                3161      0.02%     80.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              51323      0.38%     80.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.43% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt               2111      0.02%     80.45% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.45% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.45% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.45% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.45% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.45% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.45% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.45% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.45% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.45% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.45% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.45% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.45% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.45% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.45% # Class of executed instruction
system.cpu.op_class::MemRead                  1575117     11.59%     92.03% # Class of executed instruction
system.cpu.op_class::MemWrite                 1009994      7.43%     99.46% # Class of executed instruction
system.cpu.op_class::FloatMemRead               51839      0.38%     99.84% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              21212      0.16%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   13595711                       # Class of executed instruction
system.cpu.workload.numSyscalls                    89                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       104246                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        69077                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         207034                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            69077                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        15193                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         37496                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              16199                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3900                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11293                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6104                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6104                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16199                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        59799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        59799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  59799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      1676992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      1676992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1676992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22303                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22303    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22303                       # Request fanout histogram
system.membus.reqLayer0.occupancy            53096000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          119418750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  43625339000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          9156778                       # number of demand (read+write) hits
system.icache.demand_hits::total              9156778                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         9156778                       # number of overall hits
system.icache.overall_hits::total             9156778                       # number of overall hits
system.icache.demand_misses::.cpu.inst          54974                       # number of demand (read+write) misses
system.icache.demand_misses::total              54974                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         54974                       # number of overall misses
system.icache.overall_misses::total             54974                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   9980601000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   9980601000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   9980601000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   9980601000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      9211752                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          9211752                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      9211752                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         9211752                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.005968                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.005968                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.005968                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.005968                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 181551.296977                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 181551.296977                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 181551.296977                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 181551.296977                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        54974                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         54974                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        54974                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        54974                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   9870653000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   9870653000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   9870653000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   9870653000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.005968                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.005968                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.005968                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.005968                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 179551.296977                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 179551.296977                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 179551.296977                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 179551.296977                       # average overall mshr miss latency
system.icache.replacements                      54464                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         9156778                       # number of ReadReq hits
system.icache.ReadReq_hits::total             9156778                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         54974                       # number of ReadReq misses
system.icache.ReadReq_misses::total             54974                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   9980601000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   9980601000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      9211752                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         9211752                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.005968                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.005968                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 181551.296977                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 181551.296977                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        54974                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        54974                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   9870653000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   9870653000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005968                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.005968                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 179551.296977                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 179551.296977                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  43625339000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               492.110349                       # Cycle average of tags in use
system.icache.tags.total_refs                 9211752                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 54974                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                167.565613                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   492.110349                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.961153                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.961153                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          354                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          149                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               9266726                       # Number of tag accesses
system.icache.tags.data_accesses              9266726                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  43625339000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  43625339000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          640960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          786432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1427392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       640960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         640960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       249600                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           249600                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst            10015                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            12288                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                22303                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          3900                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                3900                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           14692379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           18026954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               32719333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      14692379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          14692379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         5721446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5721446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         5721446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          14692379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          18026954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              38440779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      3898.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples     10015.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     12268.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.023480964250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           215                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           215                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                59632                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                3681                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        22303                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        3900                       # Number of write requests accepted
system.mem_ctrl.readBursts                      22303                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      3900                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1712                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1032                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1208                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1805                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               2958                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1214                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1566                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1010                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1051                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1147                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1154                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2185                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1191                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                158                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                191                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                211                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                238                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                299                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                215                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                164                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                285                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                298                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                308                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               283                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               236                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               212                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               274                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               260                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               244                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       18.94                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     250744250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   111415000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                668550500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      11252.72                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 30002.72                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     13305                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     3133                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  59.71                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 80.37                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  22303                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  3900                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    21953                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      266                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       63                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     214                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     214                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     216                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     216                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     216                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     216                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     216                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     215                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     215                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     215                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     215                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     215                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     215                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     215                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     221                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     216                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     218                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     215                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         9721                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     172.222611                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    120.908812                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    181.984827                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          4803     49.41%     49.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         2867     29.49%     78.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          814      8.37%     87.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          424      4.36%     91.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          365      3.75%     95.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          245      2.52%     97.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           61      0.63%     98.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           41      0.42%     98.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          101      1.04%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          9721                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          215                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      103.372093                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      47.804001                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     452.105377                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            204     94.88%     94.88% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            7      3.26%     98.14% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            3      1.40%     99.53% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::6400-6655            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            215                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          215                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       18.027907                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.025562                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.288669                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 2      0.93%      0.93% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               203     94.42%     95.35% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                10      4.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            215                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 1426112                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1280                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   248064                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1427392                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                249600                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         32.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          5.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      32.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       5.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.30                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.26                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.04                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    43483892000                       # Total gap between requests
system.mem_ctrl.avgGap                     1659500.52                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       640960                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       785152                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       248064                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 14692378.665527390316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 17997613.726279582828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 5686236.615834664553                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst        10015                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        12288                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         3900                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    316667250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    351883250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 790621213750                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     31619.30                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28636.33                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 202723388.14                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     62.79                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              28031640                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              14899170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             69814920                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            11040300                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      3443213280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        6867448920                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       10969015680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         21403463910                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         490.620002                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  28449794250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1456520000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  13719024750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              41376300                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              21992025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             89285700                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             9192420                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      3443213280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        8583765090                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        9523696800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         21712521615                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         497.704364                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  24676157500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1456520000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  17492661500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  43625339000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           25624                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           21102                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               46726                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          25624                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          21102                       # number of overall hits
system.l2cache.overall_hits::total              46726                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         29350                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         26712                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             56062                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        29350                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        26712                       # number of overall misses
system.l2cache.overall_misses::total            56062                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   9167223000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  10424128000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  19591351000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   9167223000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  10424128000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  19591351000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        54974                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        47814                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          102788                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        54974                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        47814                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         102788                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.533889                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.558665                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.545414                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.533889                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.558665                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.545414                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 312341.499148                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 390241.389638                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 349458.652920                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 312341.499148                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 390241.389638                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 349458.652920                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          16311                       # number of writebacks
system.l2cache.writebacks::total                16311                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        29350                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        26712                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        56062                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        29350                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        26712                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        56062                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   8580223000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   9889888000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  18470111000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   8580223000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   9889888000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  18470111000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.533889                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.558665                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.545414                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.533889                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.558665                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.545414                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 292341.499148                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 370241.389638                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 329458.652920                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 292341.499148                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 370241.389638                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 329458.652920                       # average overall mshr miss latency
system.l2cache.replacements                     76418                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        32086                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        32086                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        32086                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        32086                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        31222                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        31222                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data         1188                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total            1188                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data         1292                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total          1292                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data      7814000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total      7814000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data         2480                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total         2480                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.520968                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.520968                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data  6047.987616                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total  6047.987616                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data         1292                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total         1292                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data     94777000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     94777000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.520968                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.520968                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 73356.811146                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 73356.811146                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         4434                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4434                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         7808                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           7808                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   4614212000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   4614212000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        12242                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        12242                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.637804                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.637804                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 590959.528689                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 590959.528689                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         7808                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         7808                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   4458052000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   4458052000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.637804                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.637804                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 570959.528689                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 570959.528689                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        25624                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        16668                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        42292                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        29350                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        18904                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        48254                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   9167223000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   5809916000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  14977139000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        54974                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        35572                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        90546                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.533889                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.531429                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.532922                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 312341.499148                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 307337.917901                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 310381.294815                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        29350                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        18904                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        48254                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   8580223000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   5431836000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  14012059000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.533889                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.531429                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.532922                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 292341.499148                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 287337.917901                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 290381.294815                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  43625339000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              990.811620                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 174600                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                77442                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.254591                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   258.768974                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   266.407140                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   465.635505                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.252704                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.260163                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.454722                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.967589                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          470                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          393                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               284475                       # Number of tag accesses
system.l2cache.tags.data_accesses              284475                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  43625339000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst            18631                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data            13181                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                31812                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst           18631                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data           13181                       # number of overall hits
system.l3Dram.overall_hits::total               31812                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst          10719                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          13531                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              24250                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst         10719                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         13531                       # number of overall misses
system.l3Dram.overall_misses::total             24250                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   7013692000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data   8655853000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  15669545000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   7013692000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data   8655853000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  15669545000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst        29350                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        26712                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            56062                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst        29350                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        26712                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           56062                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.365213                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.506551                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.432557                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.365213                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.506551                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.432557                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 654323.351059                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 639705.343286                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 646166.804124                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 654323.351059                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 639705.343286                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 646166.804124                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs          42612                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                   126                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs   338.190476                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks            7103                       # number of writebacks
system.l3Dram.writebacks::total                  7103                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst        10719                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        13531                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         24250                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst        10719                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        13531                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        24250                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   6467023000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   7965772000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  14432795000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   6467023000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   7965772000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  14432795000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.365213                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.506551                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.432557                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.365213                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.506551                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.432557                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 603323.351059                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 588705.343286                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 595166.804124                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 603323.351059                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 588705.343286                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 595166.804124                       # average overall mshr miss latency
system.l3Dram.replacements                      23436                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        16311                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        16311                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        16311                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        16311                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks         8867                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total         8867                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data         1286                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total             1286                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data            6                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total              6                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data         1292                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total         1292                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.004644                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.004644                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data            6                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total            6                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data      1086000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total      1086000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.004644                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.004644                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data       181000                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total       181000                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data          1421                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total              1421                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         6387                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            6387                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   4221613000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   4221613000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data         7808                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total          7808                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.818007                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.818007                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 660969.625802                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 660969.625802                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         6387                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         6387                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   3895876000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   3895876000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.818007                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.818007                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 609969.625802                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 609969.625802                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst        18631                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data        11760                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total         30391                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst        10719                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         7144                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        17863                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   7013692000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data   4434240000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total  11447932000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst        29350                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data        18904                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        48254                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.365213                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.377909                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.370187                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 654323.351059                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 620694.288914                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 640873.985333                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst        10719                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         7144                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        17863                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   6467023000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data   4069896000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total  10536919000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.365213                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.377909                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.370187                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 603323.351059                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 569694.288914                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 589873.985333                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  43625339000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              3378.491513                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                  106255                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 27532                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  3.859327                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   320.122214                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   767.886130                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  2290.483168                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.078155                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.187472                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.559200                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.824827                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         2276                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         1657                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                142693                       # Number of tag accesses
system.l3Dram.tags.data_accesses               142693                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  43625339000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          2599256                       # number of demand (read+write) hits
system.dcache.demand_hits::total              2599256                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         2602901                       # number of overall hits
system.dcache.overall_hits::total             2602901                       # number of overall hits
system.dcache.demand_misses::.cpu.data          48068                       # number of demand (read+write) misses
system.dcache.demand_misses::total              48068                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         55464                       # number of overall misses
system.dcache.overall_misses::total             55464                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  10049110000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  10049110000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  10049110000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  10049110000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2647324                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2647324                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2658365                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2658365                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.018157                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.018157                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.020864                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.020864                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 209060.289590                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 209060.289590                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 181182.568874                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 181182.568874                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs          63609                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                   428                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs   148.619159                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           32086                       # number of writebacks
system.dcache.writebacks::total                 32086                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data          207                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total             207                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data          207                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total            207                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data        47861                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         47861                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        50294                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        50294                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   9875822000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   9875822000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  11175466994                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  11175466994                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.018079                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.018079                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.018919                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.018919                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 206343.829005                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 206343.829005                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 222202.787490                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 222202.787490                       # average overall mshr miss latency
system.dcache.replacements                      47302                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1583066                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1583066                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         33139                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             33139                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   5038697000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   5038697000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1616205                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1616205                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.020504                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.020504                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 152047.346027                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 152047.346027                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        33139                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        33139                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   4972419000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   4972419000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020504                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.020504                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 150047.346027                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 150047.346027                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        1016190                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            1016190                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        14929                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            14929                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   5010413000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   5010413000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      1031119                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        1031119                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.014478                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.014478                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 335616.116284                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 335616.116284                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data          207                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total           207                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data        14722                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        14722                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   4903403000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   4903403000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014278                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.014278                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 333066.363266                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 333066.363266                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data          3645                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total              3645                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data         7396                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total            7396                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data        11041                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total         11041                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.669867                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.669867                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data         2433                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total         2433                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   1299644994                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total   1299644994                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.220360                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.220360                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 534173.856967                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 534173.856967                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  43625339000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               488.580726                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2653195                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 47814                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 55.489919                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   488.580726                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.954259                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.954259                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2706179                       # Number of tag accesses
system.dcache.tags.data_accesses              2706179                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  43625339000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst          704                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data         1243                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           1947                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst          704                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data         1243                       # number of overall hits
system.DynamicCache.overall_hits::total          1947                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst        10015                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        12288                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        22303                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst        10015                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        12288                       # number of overall misses
system.DynamicCache.overall_misses::total        22303                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   5828834000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   7114101000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  12942935000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   5828834000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   7114101000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  12942935000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst        10719                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        13531                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        24250                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst        10719                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        13531                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        24250                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.934322                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.908137                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.919711                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.934322                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.908137                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.919711                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 582010.384423                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 578947.021484                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 580322.602340                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 582010.384423                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 578947.021484                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 580322.602340                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs        21710                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs             111                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs   195.585586                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks         3900                       # number of writebacks
system.DynamicCache.writebacks::total            3900                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst        10015                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        12288                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        22303                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst        10015                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        12288                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        22303                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   4526884000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   5516661000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total  10043545000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   4526884000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   5516661000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total  10043545000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.934322                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.908137                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.919711                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.934322                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.908137                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.919711                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 452010.384423                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 448947.021484                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 450322.602340                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 452010.384423                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 448947.021484                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 450322.602340                       # average overall mshr miss latency
system.DynamicCache.replacements                25139                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks         7103                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total         7103                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks         7103                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total         7103                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks        10937                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total        10937                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data            6                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total            6                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_accesses::.cpu.data            6                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.ReadExReq_hits::.cpu.data          283                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total          283                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data         6104                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         6104                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   3533349000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   3533349000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         6387                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         6387                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.955691                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.955691                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 578857.961992                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 578857.961992                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         6104                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         6104                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   2739829000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   2739829000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.955691                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.955691                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 448857.961992                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 448857.961992                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst          704                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data          960                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         1664                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst        10015                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         6184                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total        16199                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   5828834000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data   3580752000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total   9409586000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst        10719                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         7144                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        17863                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.934322                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.865622                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.906847                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 582010.384423                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 579034.928849                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 580874.498426                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst        10015                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         6184                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total        16199                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   4526884000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data   2776832000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total   7303716000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.934322                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.865622                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.906847                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 452010.384423                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 449034.928849                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 450874.498426                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  43625339000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        3378.503719                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             33240                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           29235                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.136993                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  1406.735831                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   562.726446                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  1409.041442                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.343441                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.137384                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.344004                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.824830                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         2323                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         1686                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses           73412                       # Number of tag accesses
system.DynamicCache.tags.data_accesses          73412                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  43625339000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               90546                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         59400                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            161073                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq              2480                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp             2480                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              12242                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             12242                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          90546                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       147890                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       164412                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  312302                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      5113600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      3518336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  8631936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                            118707                       # Total snoops (count)
system.l2bar.snoopTraffic                     1748096                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             223975                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.308418                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.461841                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   154897     69.16%     69.16% # Request fanout histogram
system.l2bar.snoop_fanout::1                    69078     30.84%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               223975                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            271206000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           164922000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           145922000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  43625339000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  43625339000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  43625339000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  43625339000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
