#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Dec  4 09:49:13 2025
# Process ID: 23702
# Current directory: /home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.runs/impl_1
# Command line: vivado -log test_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_top.tcl -notrace
# Log file: /home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.runs/impl_1/test_top.vdi
# Journal file: /home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.runs/impl_1/vivado.jou
# Running On        :woodongnotbook
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.3 LTS
# Processor Detail  :Intel(R) Core(TM) i7-10610U CPU @ 1.80GHz
# CPU Frequency     :2304.008 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8153 MB
# Swap memory       :2147 MB
# Total Virtual     :10301 MB
# Available Virtual :7370 MB
#-----------------------------------------------------------
source test_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.723 ; gain = 0.027 ; free physical = 3274 ; free virtual = 6651
Command: link_design -top test_top -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1740.254 ; gain = 0.000 ; free physical = 2971 ; free virtual = 6348
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'V16' is not a valid site or package pin name. [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc:13]
CRITICAL WARNING: [Common 17-69] Command failed: 'W14' is not a valid site or package pin name. [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc:18]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc:20]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc:21]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc:22]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc:23]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc:24]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc:25]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc:26]
CRITICAL WARNING: [Common 17-69] Command failed: 'R2' is not a valid site or package pin name. [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc:27]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-69] Command failed: 'U3' is not a valid site or package pin name. [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc:42]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc:44]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc:45]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc:46]
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG.CONFIGRATE' because the property does not exist. [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc:158]
Resolution: Create this property using create_property command before setting it.
CRITICAL WARNING: [Netlist 29-154] Cannot set property 'CONFIG_MODE' because incorrect value 'SPIx4' specified. Expecting type 'enum' with possible values of 'B_SCAN'. [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc:159]
Resolution: Please check the value of the property and set to a correct value.
Finished Parsing XDC File [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1900.816 ; gain = 0.000 ; free physical = 2869 ; free virtual = 6246
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 19 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1904.785 ; gain = 491.062 ; free physical = 2863 ; free virtual = 6241
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1997.535 ; gain = 92.750 ; free physical = 2841 ; free virtual = 6219

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1baf53dbb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2434.348 ; gain = 436.812 ; free physical = 2433 ; free virtual = 5810

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1baf53dbb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2749.184 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5494

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1baf53dbb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2749.184 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5494
Phase 1 Initialization | Checksum: 1baf53dbb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2749.184 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5494

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1baf53dbb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2749.184 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5494

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1baf53dbb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2749.184 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5493
Phase 2 Timer Update And Timing Data Collection | Checksum: 1baf53dbb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2749.184 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5493

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1baf53dbb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2749.184 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5493
Retarget | Checksum: 1baf53dbb
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1baf53dbb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2749.184 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5493
Constant propagation | Checksum: 1baf53dbb
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1baf53dbb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2749.184 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5493
Sweep | Checksum: 1baf53dbb
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1baf53dbb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2749.184 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5493
BUFG optimization | Checksum: 1baf53dbb
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1baf53dbb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2749.184 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5493
Shift Register Optimization | Checksum: 1baf53dbb
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1baf53dbb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2749.184 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5493
Post Processing Netlist | Checksum: 1baf53dbb
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1baf53dbb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2749.184 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5493

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.184 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5493
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1baf53dbb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2749.184 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5493
Phase 9 Finalization | Checksum: 1baf53dbb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2749.184 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5493
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1baf53dbb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2749.184 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5493

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1baf53dbb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2749.184 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5493

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1baf53dbb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.184 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5493

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.184 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5493
Ending Netlist Obfuscation Task | Checksum: 1baf53dbb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2749.184 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5493
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 19 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2749.184 ; gain = 844.398 ; free physical = 2116 ; free virtual = 5493
INFO: [Vivado 12-24828] Executing command : report_drc -file test_top_drc_opted.rpt -pb test_top_drc_opted.pb -rpx test_top_drc_opted.rpx
Command: report_drc -file test_top_drc_opted.rpt -pb test_top_drc_opted.pb -rpx test_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/woodong-notebook/tools/xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.runs/impl_1/test_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.223 ; gain = 0.000 ; free physical = 2087 ; free virtual = 5464
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.223 ; gain = 0.000 ; free physical = 2087 ; free virtual = 5464
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.223 ; gain = 0.000 ; free physical = 2087 ; free virtual = 5464
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2829.223 ; gain = 0.000 ; free physical = 2090 ; free virtual = 5468
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.223 ; gain = 0.000 ; free physical = 2090 ; free virtual = 5468
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2829.223 ; gain = 0.000 ; free physical = 2089 ; free virtual = 5468
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2829.223 ; gain = 0.000 ; free physical = 2089 ; free virtual = 5468
INFO: [Common 17-1381] The checkpoint '/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.runs/impl_1/test_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2079 ; free virtual = 5457
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c89747ff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2079 ; free virtual = 5457
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2079 ; free virtual = 5457

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus led are not locked:  'led[15]'  'led[14]'  'led[13]'  'led[12]'  'led[11]'  'led[10]'  'led[9]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus sw are not locked:  'sw[15]'  'sw[14]'  'sw[13]'  'sw[12]'  'sw[11]'  'sw[10]'  'sw[9]'  'sw[8]'  'sw[6]'  'sw[1]' 
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fd792293

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2078 ; free virtual = 5456

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17f443e8e

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2078 ; free virtual = 5456

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17f443e8e

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2078 ; free virtual = 5456
Phase 1 Placer Initialization | Checksum: 17f443e8e

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2078 ; free virtual = 5456

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2078 ; free virtual = 5456

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2078 ; free virtual = 5456
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: fd792293

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2078 ; free virtual = 5456
43 Infos, 2 Warnings, 19 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file test_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2070 ; free virtual = 5448
INFO: [Vivado 12-24828] Executing command : report_utilization -file test_top_utilization_placed.rpt -pb test_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file test_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2065 ; free virtual = 5443
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2066 ; free virtual = 5444
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2066 ; free virtual = 5444
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2066 ; free virtual = 5444
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2066 ; free virtual = 5444
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2066 ; free virtual = 5444
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2066 ; free virtual = 5445
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2066 ; free virtual = 5445
INFO: [Common 17-1381] The checkpoint '/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.runs/impl_1/test_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2055 ; free virtual = 5434
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 2 Warnings, 19 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2055 ; free virtual = 5434
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2055 ; free virtual = 5433
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2055 ; free virtual = 5433
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2052 ; free virtual = 5431
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2052 ; free virtual = 5431
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2050 ; free virtual = 5429
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2837.227 ; gain = 0.000 ; free physical = 2050 ; free virtual = 5429
INFO: [Common 17-1381] The checkpoint '/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.runs/impl_1/test_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8d5eddc3 ConstDB: 0 ShapeSum: 5a20d1e0 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 14f889fa | NumContArr: ae9a12dd | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 248e49211

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2928.703 ; gain = 37.945 ; free physical = 1916 ; free virtual = 5295

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 248e49211

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2960.703 ; gain = 69.945 ; free physical = 1886 ; free virtual = 5265

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 248e49211

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2960.703 ; gain = 69.945 ; free physical = 1886 ; free virtual = 5265

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 248e49211

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2989.719 ; gain = 98.961 ; free physical = 1859 ; free virtual = 5238

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 248e49211

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2989.719 ; gain = 98.961 ; free physical = 1859 ; free virtual = 5238

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2ba43455d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2989.719 ; gain = 98.961 ; free physical = 1859 ; free virtual = 5238
Phase 4 Initial Routing | Checksum: 2ba43455d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2989.719 ; gain = 98.961 ; free physical = 1859 ; free virtual = 5238

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 21de32d14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2989.719 ; gain = 98.961 ; free physical = 1858 ; free virtual = 5237
Phase 5 Rip-up And Reroute | Checksum: 21de32d14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2989.719 ; gain = 98.961 ; free physical = 1858 ; free virtual = 5237

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 21de32d14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2989.719 ; gain = 98.961 ; free physical = 1858 ; free virtual = 5237

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 21de32d14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2989.719 ; gain = 98.961 ; free physical = 1858 ; free virtual = 5237
Phase 7 Post Hold Fix | Checksum: 21de32d14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2989.719 ; gain = 98.961 ; free physical = 1858 ; free virtual = 5237

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0190535 %
  Global Horizontal Routing Utilization  = 0.00591616 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 21de32d14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2989.719 ; gain = 98.961 ; free physical = 1857 ; free virtual = 5236

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 21de32d14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2989.719 ; gain = 98.961 ; free physical = 1857 ; free virtual = 5236

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 21de32d14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2989.719 ; gain = 98.961 ; free physical = 1857 ; free virtual = 5236

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 21de32d14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2989.719 ; gain = 98.961 ; free physical = 1857 ; free virtual = 5236
Total Elapsed time in route_design: 17.3 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1daa42f6f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2989.719 ; gain = 98.961 ; free physical = 1857 ; free virtual = 5236
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1daa42f6f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2989.719 ; gain = 98.961 ; free physical = 1857 ; free virtual = 5236

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 2 Warnings, 19 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2989.719 ; gain = 152.492 ; free physical = 1857 ; free virtual = 5236
INFO: [Vivado 12-24828] Executing command : report_drc -file test_top_drc_routed.rpt -pb test_top_drc_routed.pb -rpx test_top_drc_routed.rpx
Command: report_drc -file test_top_drc_routed.rpt -pb test_top_drc_routed.pb -rpx test_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.runs/impl_1/test_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file test_top_methodology_drc_routed.rpt -pb test_top_methodology_drc_routed.pb -rpx test_top_methodology_drc_routed.rpx
Command: report_methodology -file test_top_methodology_drc_routed.rpt -pb test_top_methodology_drc_routed.pb -rpx test_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.runs/impl_1/test_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file test_top_timing_summary_routed.rpt -pb test_top_timing_summary_routed.pb -rpx test_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file test_top_route_status.rpt -pb test_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file test_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file test_top_bus_skew_routed.rpt -pb test_top_bus_skew_routed.pb -rpx test_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file test_top_power_routed.rpt -pb test_top_power_summary_routed.pb -rpx test_top_power_routed.rpx
Command: report_power -file test_top_power_routed.rpt -pb test_top_power_summary_routed.pb -rpx test_top_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 4 Warnings, 19 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file test_top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3090.637 ; gain = 0.000 ; free physical = 1855 ; free virtual = 5234
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3090.637 ; gain = 0.000 ; free physical = 1855 ; free virtual = 5234
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3090.637 ; gain = 0.000 ; free physical = 1855 ; free virtual = 5234
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3090.637 ; gain = 0.000 ; free physical = 1854 ; free virtual = 5232
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3090.637 ; gain = 0.000 ; free physical = 1854 ; free virtual = 5232
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3090.637 ; gain = 0.000 ; free physical = 1852 ; free virtual = 5231
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3090.637 ; gain = 0.000 ; free physical = 1852 ; free virtual = 5231
INFO: [Common 17-1381] The checkpoint '/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.runs/impl_1/test_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Dec  4 09:49:57 2025...
