

================================================================
== Vitis HLS Report for 'model_array'
================================================================
* Date:           Wed Feb 28 12:04:55 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        XOR
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.779 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%training_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %training_val" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 6 'read' 'training_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%delta_k_0_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %delta_k_0_1_val" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 7 'read' 'delta_k_0_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%delta_k_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %delta_k_0_0_val" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 8 'read' 'delta_k_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_kmin1_0_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_kmin1_0_1_val" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 9 'read' 'output_kmin1_0_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_kmin1_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_kmin1_0_0_val" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 10 'read' 'output_kmin1_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%biases_0_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_0_1_val" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 11 'read' 'biases_0_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%biases_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_0_0_val" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 12 'read' 'biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 13 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 14 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 15 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read101 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 16 'read' 'p_read101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i16 %delta_k_0_0_val_read" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 17 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i16 %output_kmin1_0_0_val_read" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 18 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (4.45ns)   --->   "%mul_ln14 = mul i32 %sext_ln12, i32 %sext_ln13" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 19 'mul' 'mul_ln14' <Predicate = true> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln12_5 = sext i16 %p_read_1" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 20 'sext' 'sext_ln12_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i16 %output_kmin1_0_1_val_read" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 21 'sext' 'sext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln13_3 = sext i16 %output_kmin1_0_1_val_read" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 22 'sext' 'sext_ln13_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [3/3] (1.09ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i28 %sext_ln12_5, i28 %sext_ln13_3" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 23 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (4.45ns)   --->   "%mul_ln14_2 = mul i32 %sext_ln12, i32 %sext_ln13_1" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 24 'mul' 'mul_ln14_2' <Predicate = true> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln12_3 = sext i16 %delta_k_0_1_val_read" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 25 'sext' 'sext_ln12_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (4.45ns)   --->   "%mul_ln14_4 = mul i32 %sext_ln12_3, i32 %sext_ln13" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 26 'mul' 'mul_ln14_4' <Predicate = true> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln12_9 = sext i16 %p_read" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 27 'sext' 'sext_ln12_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [3/3] (1.09ns) (grouped into DSP with root node add_ln13_1)   --->   "%mul_ln13_3 = mul i28 %sext_ln12_9, i28 %sext_ln13_3" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 28 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (4.45ns)   --->   "%mul_ln14_6 = mul i32 %sext_ln12_3, i32 %sext_ln13_1" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 29 'mul' 'mul_ln14_6' <Predicate = true> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.48ns)   --->   "%cmp_i_i = icmp_eq  i16 %training_val_read, i16 0" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 30 'icmp' 'cmp_i_i' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.48ns)   --->   "%icmp_ln19_1 = icmp_sgt  i16 %output_kmin1_0_1_val_read, i16 0" [error_pe.cpp:19->array.cpp:47]   --->   Operation 31 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.58>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i16 %delta_k_0_0_val_read" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 32 'sext' 'sext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln12_2 = sext i16 %p_read101" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 33 'sext' 'sext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln12_4 = sext i16 %delta_k_0_0_val_read" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 34 'sext' 'sext_ln12_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (4.45ns)   --->   "%mul_ln12 = mul i28 %sext_ln12_2, i28 %sext_ln12_4" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 35 'mul' 'mul_ln12' <Predicate = (!cmp_i_i)> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln13_2 = sext i16 %output_kmin1_0_0_val_read" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 36 'sext' 'sext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (4.45ns)   --->   "%mul_ln13 = mul i28 %sext_ln12_2, i28 %sext_ln13_2" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 37 'mul' 'mul_ln13' <Predicate = true> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i32 %mul_ln14" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 38 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (1.06ns)   --->   Input mux for Operation 39 '%mul_ln14_1 = mul i40 %sext_ln14, i40 1099511627367'
ST_2 : Operation 39 [1/1] (5.51ns)   --->   "%mul_ln14_1 = mul i40 %sext_ln14, i40 1099511627367" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 39 'mul' 'mul_ln14_1' <Predicate = true> <Delay = 5.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (4.45ns)   --->   "%mul_ln12_1 = mul i28 %sext_ln12_5, i28 %sext_ln12_4" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 40 'mul' 'mul_ln12_1' <Predicate = (!cmp_i_i)> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln13, i32 12, i32 27" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 41 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/3] (1.09ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i28 %sext_ln12_5, i28 %sext_ln13_3" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 42 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i32 %mul_ln14_2" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 43 'sext' 'sext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (1.06ns)   --->   Input mux for Operation 44 '%mul_ln14_3 = mul i40 %sext_ln14_1, i40 1099511627367'
ST_2 : Operation 44 [1/1] (5.51ns)   --->   "%mul_ln14_3 = mul i40 %sext_ln14_1, i40 1099511627367" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 44 'mul' 'mul_ln14_3' <Predicate = true> <Delay = 5.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [3/3] (1.09ns) (grouped into DSP with root node sub_ln15)   --->   "%mul_ln15 = mul i26 %sext_ln12_1, i26 409" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 45 'mul' 'mul_ln15' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln12_6 = sext i16 %delta_k_0_1_val_read" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 46 'sext' 'sext_ln12_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln12_7 = sext i16 %p_read_2" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 47 'sext' 'sext_ln12_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln12_8 = sext i16 %delta_k_0_1_val_read" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 48 'sext' 'sext_ln12_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln12, i32 12, i32 27" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 49 'partselect' 'tmp_1' <Predicate = (!cmp_i_i)> <Delay = 0.00>
ST_2 : Operation 50 [3/3] (1.09ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12_2 = mul i28 %sext_ln12_7, i28 %sext_ln12_8" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 50 'mul' 'mul_ln12_2' <Predicate = (!cmp_i_i)> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (4.45ns)   --->   "%mul_ln13_2 = mul i28 %sext_ln12_7, i28 %sext_ln13_2" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 51 'mul' 'mul_ln13_2' <Predicate = true> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln14_2 = sext i32 %mul_ln14_4" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 52 'sext' 'sext_ln14_2' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (1.06ns)   --->   Input mux for Operation 53 '%mul_ln14_5 = mul i40 %sext_ln14_2, i40 1099511627367'
ST_2 : Operation 53 [1/1] (5.51ns)   --->   "%mul_ln14_5 = mul i40 %sext_ln14_2, i40 1099511627367" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 53 'mul' 'mul_ln14_5' <Predicate = true> <Delay = 5.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln12_1, i32 12, i32 27" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 54 'partselect' 'tmp_2' <Predicate = (!cmp_i_i)> <Delay = 0.00>
ST_2 : Operation 55 [3/3] (1.09ns) (grouped into DSP with root node add_ln12_1)   --->   "%mul_ln12_3 = mul i28 %sext_ln12_9, i28 %sext_ln12_8" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 55 'mul' 'mul_ln12_3' <Predicate = (!cmp_i_i)> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln13_2, i32 12, i32 27" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 56 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/3] (1.09ns) (grouped into DSP with root node add_ln13_1)   --->   "%mul_ln13_3 = mul i28 %sext_ln12_9, i28 %sext_ln13_3" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 57 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln14_3 = sext i32 %mul_ln14_6" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 58 'sext' 'sext_ln14_3' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (1.06ns)   --->   Input mux for Operation 59 '%mul_ln14_7 = mul i40 %sext_ln14_3, i40 1099511627367'
ST_2 : Operation 59 [1/1] (5.51ns)   --->   "%mul_ln14_7 = mul i40 %sext_ln14_3, i40 1099511627367" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 59 'mul' 'mul_ln14_7' <Predicate = true> <Delay = 5.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [3/3] (1.09ns) (grouped into DSP with root node sub_ln15_1)   --->   "%mul_ln15_1 = mul i26 %sext_ln12_6, i26 409" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 60 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (1.48ns)   --->   "%icmp_ln19 = icmp_sgt  i16 %output_kmin1_0_0_val_read, i16 0" [error_pe.cpp:19->array.cpp:47]   --->   Operation 61 'icmp' 'icmp_ln19' <Predicate = (!cmp_i_i)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i16.i24, i16 %p_read101, i24 0" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 62 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.69ns)   --->   "%add_ln14 = add i40 %shl_ln, i40 %mul_ln14_1" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 63 'add' 'add_ln14' <Predicate = true> <Delay = 1.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%weight_out_weight_change = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %add_ln14, i32 24, i32 39" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 64 'partselect' 'weight_out_weight_change' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp, i12 0" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 65 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/3] (0.00ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i28 %sext_ln12_5, i28 %sext_ln13_3" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 66 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [2/2] (1.78ns) (root node of the DSP)   --->   "%add_ln13 = add i28 %shl_ln1, i28 %mul_ln13_1" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 67 'add' 'add_ln13' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln14_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i16.i24, i16 %p_read_1, i24 0" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 68 'bitconcatenate' 'shl_ln14_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.69ns)   --->   "%add_ln14_1 = add i40 %shl_ln14_1, i40 %mul_ln14_3" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 69 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%weight_out_weight_change_1 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %add_ln14_1, i32 24, i32 39" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 70 'partselect' 'weight_out_weight_change_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [2/3] (1.09ns) (grouped into DSP with root node sub_ln15)   --->   "%mul_ln15 = mul i26 %sext_ln12_1, i26 409" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 71 'mul' 'mul_ln15' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [2/3] (1.09ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12_2 = mul i28 %sext_ln12_7, i28 %sext_ln12_8" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 72 'mul' 'mul_ln12_2' <Predicate = (!cmp_i_i)> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln14_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i16.i24, i16 %p_read_2, i24 0" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 73 'bitconcatenate' 'shl_ln14_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.69ns)   --->   "%add_ln14_3 = add i40 %shl_ln14_2, i40 %mul_ln14_5" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 74 'add' 'add_ln14_3' <Predicate = true> <Delay = 1.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%weight_out_weight_change_2 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %add_ln14_3, i32 24, i32 39" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 75 'partselect' 'weight_out_weight_change_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [2/3] (1.09ns) (grouped into DSP with root node add_ln12_1)   --->   "%mul_ln12_3 = mul i28 %sext_ln12_9, i28 %sext_ln12_8" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 76 'mul' 'mul_ln12_3' <Predicate = (!cmp_i_i)> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln13_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp_3, i12 0" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 77 'bitconcatenate' 'shl_ln13_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/3] (0.00ns) (grouped into DSP with root node add_ln13_1)   --->   "%mul_ln13_3 = mul i28 %sext_ln12_9, i28 %sext_ln13_3" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 78 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [2/2] (1.78ns) (root node of the DSP)   --->   "%add_ln13_1 = add i28 %shl_ln13_1, i28 %mul_ln13_3" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 79 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln14_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i16.i24, i16 %p_read, i24 0" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 80 'bitconcatenate' 'shl_ln14_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.69ns)   --->   "%add_ln14_4 = add i40 %shl_ln14_3, i40 %mul_ln14_7" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 81 'add' 'add_ln14_4' <Predicate = true> <Delay = 1.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%weight_out_weight_change_3 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %add_ln14_4, i32 24, i32 39" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 82 'partselect' 'weight_out_weight_change_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [2/3] (1.09ns) (grouped into DSP with root node sub_ln15_1)   --->   "%mul_ln15_1 = mul i26 %sext_ln12_6, i26 409" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 83 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 84 [1/2] (1.78ns) (root node of the DSP)   --->   "%add_ln13 = add i28 %shl_ln1, i28 %mul_ln13_1" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 84 'add' 'add_ln13' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%weight_out_sum_output_out = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln13, i32 12, i32 27" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 85 'partselect' 'weight_out_sum_output_out' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.48ns)   --->   "%bias_out_net_sum = add i16 %weight_out_sum_output_out, i16 %biases_0_0_val_read" [bias_pe.cpp:14->array.cpp:37]   --->   Operation 86 'add' 'bias_out_net_sum' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/3] (0.00ns) (grouped into DSP with root node sub_ln15)   --->   "%mul_ln15 = mul i26 %sext_ln12_1, i26 409" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 87 'mul' 'mul_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %biases_0_0_val_read, i12 0" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 88 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into DSP with root node sub_ln15)   --->   "%sext_ln15 = sext i26 %mul_ln15" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 89 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (1.78ns) (root node of the DSP)   --->   "%sub_ln15 = sub i28 %shl_ln2, i28 %sext_ln15" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 90 'sub' 'sub_ln15' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %bias_out_net_sum, i32 15" [act_pe.cpp:18->array.cpp:39]   --->   Operation 91 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp_1, i12 0" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 92 'bitconcatenate' 'shl_ln3' <Predicate = (!cmp_i_i)> <Delay = 0.00>
ST_4 : Operation 93 [1/3] (0.00ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12_2 = mul i28 %sext_ln12_7, i28 %sext_ln12_8" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 93 'mul' 'mul_ln12_2' <Predicate = (!cmp_i_i)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 94 [2/2] (1.78ns) (root node of the DSP)   --->   "%add_ln12 = add i28 %shl_ln3, i28 %mul_ln12_2" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 94 'add' 'add_ln12' <Predicate = (!cmp_i_i)> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln12_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp_2, i12 0" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 95 'bitconcatenate' 'shl_ln12_1' <Predicate = (!cmp_i_i)> <Delay = 0.00>
ST_4 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node add_ln12_1)   --->   "%mul_ln12_3 = mul i28 %sext_ln12_9, i28 %sext_ln12_8" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 96 'mul' 'mul_ln12_3' <Predicate = (!cmp_i_i)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [2/2] (1.78ns) (root node of the DSP)   --->   "%add_ln12_1 = add i28 %shl_ln12_1, i28 %mul_ln12_3" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 97 'add' 'add_ln12_1' <Predicate = (!cmp_i_i)> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [1/2] (1.78ns) (root node of the DSP)   --->   "%add_ln13_1 = add i28 %shl_ln13_1, i28 %mul_ln13_3" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 98 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%weight_out_sum_output_out_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln13_1, i32 12, i32 27" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 99 'partselect' 'weight_out_sum_output_out_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.48ns)   --->   "%bias_out_net_sum_1 = add i16 %weight_out_sum_output_out_1, i16 %biases_0_1_val_read" [bias_pe.cpp:14->array.cpp:37]   --->   Operation 100 'add' 'bias_out_net_sum_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/3] (0.00ns) (grouped into DSP with root node sub_ln15_1)   --->   "%mul_ln15_1 = mul i26 %sext_ln12_6, i26 409" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 101 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln15_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %biases_0_1_val_read, i12 0" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 102 'bitconcatenate' 'shl_ln15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into DSP with root node sub_ln15_1)   --->   "%sext_ln15_1 = sext i26 %mul_ln15_1" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 103 'sext' 'sext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (1.78ns) (root node of the DSP)   --->   "%sub_ln15_1 = sub i28 %shl_ln15_1, i28 %sext_ln15_1" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 104 'sub' 'sub_ln15_1' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %bias_out_net_sum_1, i32 15" [act_pe.cpp:18->array.cpp:39]   --->   Operation 105 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 106 [1/2] (1.78ns) (root node of the DSP)   --->   "%sub_ln15 = sub i28 %shl_ln2, i28 %sext_ln15" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 106 'sub' 'sub_ln15' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%bias_out_bias_change = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln15, i32 12, i32 27" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 107 'partselect' 'bias_out_bias_change' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i16 %bias_out_net_sum" [act_pe.cpp:22->array.cpp:39]   --->   Operation 108 'sext' 'sext_ln22' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (4.45ns)   --->   "%mul_ln22 = mul i26 %sext_ln22, i26 409" [act_pe.cpp:22->array.cpp:39]   --->   Operation 109 'mul' 'mul_ln22' <Predicate = (tmp_4)> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%output = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln22, i32 12, i32 25" [act_pe.cpp:22->array.cpp:39]   --->   Operation 110 'partselect' 'output' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i14 %output" [act_pe.cpp:22->array.cpp:39]   --->   Operation 111 'sext' 'sext_ln22_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.54ns)   --->   "%output_1 = select i1 %tmp_4, i16 %sext_ln22_1, i16 %bias_out_net_sum" [act_pe.cpp:18->array.cpp:39]   --->   Operation 112 'select' 'output_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/2] (1.78ns) (root node of the DSP)   --->   "%add_ln12 = add i28 %shl_ln3, i28 %mul_ln12_2" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 113 'add' 'add_ln12' <Predicate = (!cmp_i_i)> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%weight_out_sum_delta_out = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln12, i32 12, i32 27" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 114 'partselect' 'weight_out_sum_delta_out' <Predicate = (!cmp_i_i)> <Delay = 0.00>
ST_5 : Operation 115 [1/2] (1.78ns) (root node of the DSP)   --->   "%add_ln12_1 = add i28 %shl_ln12_1, i28 %mul_ln12_3" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 115 'add' 'add_ln12_1' <Predicate = (!cmp_i_i)> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%weight_out_sum_delta_out_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln12_1, i32 12, i32 27" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 116 'partselect' 'weight_out_sum_delta_out_1' <Predicate = (!cmp_i_i)> <Delay = 0.00>
ST_5 : Operation 117 [1/2] (1.78ns) (root node of the DSP)   --->   "%sub_ln15_1 = sub i28 %shl_ln15_1, i28 %sext_ln15_1" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 117 'sub' 'sub_ln15_1' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%bias_out_bias_change_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln15_1, i32 12, i32 27" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 118 'partselect' 'bias_out_bias_change_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln22_2 = sext i16 %bias_out_net_sum_1" [act_pe.cpp:22->array.cpp:39]   --->   Operation 119 'sext' 'sext_ln22_2' <Predicate = (tmp_5)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (4.45ns)   --->   "%mul_ln22_1 = mul i26 %sext_ln22_2, i26 409" [act_pe.cpp:22->array.cpp:39]   --->   Operation 120 'mul' 'mul_ln22_1' <Predicate = (tmp_5)> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%output_2 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln22_1, i32 12, i32 25" [act_pe.cpp:22->array.cpp:39]   --->   Operation 121 'partselect' 'output_2' <Predicate = (tmp_5)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln22_3 = sext i14 %output_2" [act_pe.cpp:22->array.cpp:39]   --->   Operation 122 'sext' 'sext_ln22_3' <Predicate = (tmp_5)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.54ns)   --->   "%output_3 = select i1 %tmp_5, i16 %sext_ln22_3, i16 %bias_out_net_sum_1" [act_pe.cpp:18->array.cpp:39]   --->   Operation 123 'select' 'output_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i16 %weight_out_sum_delta_out" [error_pe.cpp:23->array.cpp:47]   --->   Operation 124 'sext' 'sext_ln23' <Predicate = (!icmp_ln19 & !cmp_i_i)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (4.45ns)   --->   "%mul_ln23 = mul i26 %sext_ln23, i26 409" [error_pe.cpp:23->array.cpp:47]   --->   Operation 125 'mul' 'mul_ln23' <Predicate = (!icmp_ln19 & !cmp_i_i)> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_0_0)   --->   "%error = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln23, i32 12, i32 25" [error_pe.cpp:23->array.cpp:47]   --->   Operation 126 'partselect' 'error' <Predicate = (!icmp_ln19 & !cmp_i_i)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_0_0)   --->   "%sext_ln23_1 = sext i14 %error" [error_pe.cpp:23->array.cpp:47]   --->   Operation 127 'sext' 'sext_ln23_1' <Predicate = (!icmp_ln19 & !cmp_i_i)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_0_0)   --->   "%error_1 = select i1 %icmp_ln19, i16 %weight_out_sum_delta_out, i16 %sext_ln23_1" [error_pe.cpp:19->array.cpp:47]   --->   Operation 128 'select' 'error_1' <Predicate = (!cmp_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln23_2 = sext i16 %weight_out_sum_delta_out_1" [error_pe.cpp:23->array.cpp:47]   --->   Operation 129 'sext' 'sext_ln23_2' <Predicate = (!icmp_ln19_1 & !cmp_i_i)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (4.45ns)   --->   "%mul_ln23_1 = mul i26 %sext_ln23_2, i26 409" [error_pe.cpp:23->array.cpp:47]   --->   Operation 130 'mul' 'mul_ln23_1' <Predicate = (!icmp_ln19_1 & !cmp_i_i)> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_1_0)   --->   "%error_2 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln23_1, i32 12, i32 25" [error_pe.cpp:23->array.cpp:47]   --->   Operation 131 'partselect' 'error_2' <Predicate = (!icmp_ln19_1 & !cmp_i_i)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_1_0)   --->   "%sext_ln23_3 = sext i14 %error_2" [error_pe.cpp:23->array.cpp:47]   --->   Operation 132 'sext' 'sext_ln23_3' <Predicate = (!icmp_ln19_1 & !cmp_i_i)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_1_0)   --->   "%error_3 = select i1 %icmp_ln19_1, i16 %weight_out_sum_delta_out_1, i16 %sext_ln23_3" [error_pe.cpp:19->array.cpp:47]   --->   Operation 133 'select' 'error_3' <Predicate = (!cmp_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.54ns) (out node of the LUT)   --->   "%agg_result_delta_kmin1_0_0 = select i1 %cmp_i_i, i16 0, i16 %error_1" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 134 'select' 'agg_result_delta_kmin1_0_0' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.54ns) (out node of the LUT)   --->   "%agg_result_delta_kmin1_1_0 = select i1 %cmp_i_i, i16 0, i16 %error_3" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 135 'select' 'agg_result_delta_kmin1_1_0' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%mrv = insertvalue i160 <undef>, i16 %output_1" [array.cpp:51]   --->   Operation 136 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i160 %mrv, i16 %output_3" [array.cpp:51]   --->   Operation 137 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i160 %mrv_1, i16 %agg_result_delta_kmin1_0_0" [array.cpp:51]   --->   Operation 138 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i160 %mrv_2, i16 %agg_result_delta_kmin1_1_0" [array.cpp:51]   --->   Operation 139 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i160 %mrv_3, i16 %weight_out_weight_change" [array.cpp:51]   --->   Operation 140 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i160 %mrv_4, i16 %weight_out_weight_change_1" [array.cpp:51]   --->   Operation 141 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i160 %mrv_5, i16 %weight_out_weight_change_2" [array.cpp:51]   --->   Operation 142 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i160 %mrv_6, i16 %weight_out_weight_change_3" [array.cpp:51]   --->   Operation 143 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i160 %mrv_7, i16 %bias_out_bias_change" [array.cpp:51]   --->   Operation 144 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i160 %mrv_8, i16 %bias_out_bias_change_1" [array.cpp:51]   --->   Operation 145 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%ret_ln51 = ret i160 %mrv_9" [array.cpp:51]   --->   Operation 146 'ret' 'ret_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_0_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_kmin1_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_kmin1_0_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delta_k_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delta_k_0_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ training_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
training_val_read           (read          ) [ 000000]
delta_k_0_1_val_read        (read          ) [ 011000]
delta_k_0_0_val_read        (read          ) [ 011000]
output_kmin1_0_1_val_read   (read          ) [ 000000]
output_kmin1_0_0_val_read   (read          ) [ 011000]
biases_0_1_val_read         (read          ) [ 011110]
biases_0_0_val_read         (read          ) [ 011110]
p_read                      (read          ) [ 011100]
p_read_1                    (read          ) [ 011100]
p_read_2                    (read          ) [ 011100]
p_read101                   (read          ) [ 011100]
sext_ln12                   (sext          ) [ 000000]
sext_ln13                   (sext          ) [ 000000]
mul_ln14                    (mul           ) [ 011000]
sext_ln12_5                 (sext          ) [ 011100]
sext_ln13_1                 (sext          ) [ 000000]
sext_ln13_3                 (sext          ) [ 011100]
mul_ln14_2                  (mul           ) [ 011000]
sext_ln12_3                 (sext          ) [ 000000]
mul_ln14_4                  (mul           ) [ 011000]
sext_ln12_9                 (sext          ) [ 011110]
mul_ln14_6                  (mul           ) [ 011000]
cmp_i_i                     (icmp          ) [ 011111]
icmp_ln19_1                 (icmp          ) [ 011111]
sext_ln12_1                 (sext          ) [ 010110]
sext_ln12_2                 (sext          ) [ 000000]
sext_ln12_4                 (sext          ) [ 000000]
mul_ln12                    (mul           ) [ 000000]
sext_ln13_2                 (sext          ) [ 000000]
mul_ln13                    (mul           ) [ 000000]
sext_ln14                   (sext          ) [ 000000]
mul_ln14_1                  (mul           ) [ 010100]
mul_ln12_1                  (mul           ) [ 000000]
tmp                         (partselect    ) [ 010100]
sext_ln14_1                 (sext          ) [ 000000]
mul_ln14_3                  (mul           ) [ 010100]
sext_ln12_6                 (sext          ) [ 010110]
sext_ln12_7                 (sext          ) [ 010110]
sext_ln12_8                 (sext          ) [ 010110]
tmp_1                       (partselect    ) [ 010110]
mul_ln13_2                  (mul           ) [ 000000]
sext_ln14_2                 (sext          ) [ 000000]
mul_ln14_5                  (mul           ) [ 010100]
tmp_2                       (partselect    ) [ 010110]
tmp_3                       (partselect    ) [ 010100]
sext_ln14_3                 (sext          ) [ 000000]
mul_ln14_7                  (mul           ) [ 010100]
icmp_ln19                   (icmp          ) [ 010111]
shl_ln                      (bitconcatenate) [ 000000]
add_ln14                    (add           ) [ 000000]
weight_out_weight_change    (partselect    ) [ 010011]
shl_ln1                     (bitconcatenate) [ 010010]
mul_ln13_1                  (mul           ) [ 010010]
shl_ln14_1                  (bitconcatenate) [ 000000]
add_ln14_1                  (add           ) [ 000000]
weight_out_weight_change_1  (partselect    ) [ 010011]
shl_ln14_2                  (bitconcatenate) [ 000000]
add_ln14_3                  (add           ) [ 000000]
weight_out_weight_change_2  (partselect    ) [ 010011]
shl_ln13_1                  (bitconcatenate) [ 010010]
mul_ln13_3                  (mul           ) [ 010010]
shl_ln14_3                  (bitconcatenate) [ 000000]
add_ln14_4                  (add           ) [ 000000]
weight_out_weight_change_3  (partselect    ) [ 010011]
add_ln13                    (add           ) [ 000000]
weight_out_sum_output_out   (partselect    ) [ 000000]
bias_out_net_sum            (add           ) [ 010001]
mul_ln15                    (mul           ) [ 000000]
shl_ln2                     (bitconcatenate) [ 010001]
sext_ln15                   (sext          ) [ 010001]
tmp_4                       (bitselect     ) [ 010001]
shl_ln3                     (bitconcatenate) [ 010001]
mul_ln12_2                  (mul           ) [ 010001]
shl_ln12_1                  (bitconcatenate) [ 010001]
mul_ln12_3                  (mul           ) [ 010001]
add_ln13_1                  (add           ) [ 000000]
weight_out_sum_output_out_1 (partselect    ) [ 000000]
bias_out_net_sum_1          (add           ) [ 010001]
mul_ln15_1                  (mul           ) [ 000000]
shl_ln15_1                  (bitconcatenate) [ 010001]
sext_ln15_1                 (sext          ) [ 010001]
tmp_5                       (bitselect     ) [ 010001]
sub_ln15                    (sub           ) [ 000000]
bias_out_bias_change        (partselect    ) [ 000000]
sext_ln22                   (sext          ) [ 000000]
mul_ln22                    (mul           ) [ 000000]
output                      (partselect    ) [ 000000]
sext_ln22_1                 (sext          ) [ 000000]
output_1                    (select        ) [ 000000]
add_ln12                    (add           ) [ 000000]
weight_out_sum_delta_out    (partselect    ) [ 000000]
add_ln12_1                  (add           ) [ 000000]
weight_out_sum_delta_out_1  (partselect    ) [ 000000]
sub_ln15_1                  (sub           ) [ 000000]
bias_out_bias_change_1      (partselect    ) [ 000000]
sext_ln22_2                 (sext          ) [ 000000]
mul_ln22_1                  (mul           ) [ 000000]
output_2                    (partselect    ) [ 000000]
sext_ln22_3                 (sext          ) [ 000000]
output_3                    (select        ) [ 000000]
sext_ln23                   (sext          ) [ 000000]
mul_ln23                    (mul           ) [ 000000]
error                       (partselect    ) [ 000000]
sext_ln23_1                 (sext          ) [ 000000]
error_1                     (select        ) [ 000000]
sext_ln23_2                 (sext          ) [ 000000]
mul_ln23_1                  (mul           ) [ 000000]
error_2                     (partselect    ) [ 000000]
sext_ln23_3                 (sext          ) [ 000000]
error_3                     (select        ) [ 000000]
agg_result_delta_kmin1_0_0  (select        ) [ 000000]
agg_result_delta_kmin1_1_0  (select        ) [ 000000]
mrv                         (insertvalue   ) [ 000000]
mrv_1                       (insertvalue   ) [ 000000]
mrv_2                       (insertvalue   ) [ 000000]
mrv_3                       (insertvalue   ) [ 000000]
mrv_4                       (insertvalue   ) [ 000000]
mrv_5                       (insertvalue   ) [ 000000]
mrv_6                       (insertvalue   ) [ 000000]
mrv_7                       (insertvalue   ) [ 000000]
mrv_8                       (insertvalue   ) [ 000000]
mrv_9                       (insertvalue   ) [ 000000]
ret_ln51                    (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read10">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read11">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read12">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read13">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="biases_0_0_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="biases_0_1_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_0_1_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_kmin1_0_0_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_kmin1_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_kmin1_0_1_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_kmin1_0_1_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="delta_k_0_0_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delta_k_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="delta_k_0_1_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delta_k_0_1_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="training_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i16.i24"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i16.i12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="training_val_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="training_val_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="delta_k_0_1_val_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delta_k_0_1_val_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="delta_k_0_0_val_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delta_k_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="output_kmin1_0_1_val_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_kmin1_0_1_val_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="output_kmin1_0_0_val_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_kmin1_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="biases_0_1_val_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_0_1_val_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="biases_0_0_val_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read_1_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_2_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read101_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read101/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="mul_ln14_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="10" slack="0"/>
<pin id="129" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="mul_ln14_3_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="10" slack="0"/>
<pin id="134" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_3/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="mul_ln14_5_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="10" slack="0"/>
<pin id="139" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_5/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="mul_ln14_7_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="10" slack="0"/>
<pin id="144" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_7/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sext_ln12_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sext_ln13_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="mul_ln14_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sext_ln12_5_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_5/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sext_ln13_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sext_ln13_3_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_3/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mul_ln14_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sext_ln12_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="mul_ln14_4_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_4/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln12_9_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_9/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="mul_ln14_6_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_6/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="cmp_i_i_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln19_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sext_ln12_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="1"/>
<pin id="212" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sext_ln12_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="1"/>
<pin id="215" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_2/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sext_ln12_4_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="1"/>
<pin id="218" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_4/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="mul_ln12_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sext_ln13_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="1"/>
<pin id="227" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_2/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mul_ln13_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sext_ln14_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="mul_ln12_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="1"/>
<pin id="240" dir="0" index="1" bw="16" slack="0"/>
<pin id="241" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_1/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="28" slack="0"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="0" index="3" bw="6" slack="0"/>
<pin id="248" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sext_ln14_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_1/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sext_ln12_6_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="1"/>
<pin id="259" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_6/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln12_7_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="1"/>
<pin id="262" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_7/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sext_ln12_8_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="1"/>
<pin id="265" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_8/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="28" slack="0"/>
<pin id="269" dir="0" index="2" bw="5" slack="0"/>
<pin id="270" dir="0" index="3" bw="6" slack="0"/>
<pin id="271" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="mul_ln13_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_2/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sext_ln14_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_2/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="0" index="1" bw="28" slack="0"/>
<pin id="289" dir="0" index="2" bw="5" slack="0"/>
<pin id="290" dir="0" index="3" bw="6" slack="0"/>
<pin id="291" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_3_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="28" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="0" index="3" bw="6" slack="0"/>
<pin id="301" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sext_ln14_3_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_3/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln19_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="1"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="shl_ln_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="40" slack="0"/>
<pin id="317" dir="0" index="1" bw="16" slack="2"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln14_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="40" slack="0"/>
<pin id="324" dir="0" index="1" bw="40" slack="1"/>
<pin id="325" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="weight_out_weight_change_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="40" slack="0"/>
<pin id="330" dir="0" index="2" bw="6" slack="0"/>
<pin id="331" dir="0" index="3" bw="7" slack="0"/>
<pin id="332" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_weight_change/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="shl_ln1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="28" slack="0"/>
<pin id="339" dir="0" index="1" bw="16" slack="1"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="shl_ln14_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="40" slack="0"/>
<pin id="346" dir="0" index="1" bw="16" slack="2"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln14_1/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln14_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="40" slack="0"/>
<pin id="353" dir="0" index="1" bw="40" slack="1"/>
<pin id="354" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="weight_out_weight_change_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="0" index="1" bw="40" slack="0"/>
<pin id="359" dir="0" index="2" bw="6" slack="0"/>
<pin id="360" dir="0" index="3" bw="7" slack="0"/>
<pin id="361" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_weight_change_1/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="shl_ln14_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="40" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="2"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln14_2/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln14_3_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="40" slack="0"/>
<pin id="375" dir="0" index="1" bw="40" slack="1"/>
<pin id="376" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_3/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="weight_out_weight_change_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="40" slack="0"/>
<pin id="381" dir="0" index="2" bw="6" slack="0"/>
<pin id="382" dir="0" index="3" bw="7" slack="0"/>
<pin id="383" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_weight_change_2/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="shl_ln13_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="28" slack="0"/>
<pin id="390" dir="0" index="1" bw="16" slack="1"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln13_1/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="shl_ln14_3_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="40" slack="0"/>
<pin id="397" dir="0" index="1" bw="16" slack="2"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln14_3/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln14_4_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="40" slack="0"/>
<pin id="404" dir="0" index="1" bw="40" slack="1"/>
<pin id="405" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_4/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="weight_out_weight_change_3_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="0"/>
<pin id="409" dir="0" index="1" bw="40" slack="0"/>
<pin id="410" dir="0" index="2" bw="6" slack="0"/>
<pin id="411" dir="0" index="3" bw="7" slack="0"/>
<pin id="412" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_weight_change_3/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="weight_out_sum_output_out_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="0"/>
<pin id="419" dir="0" index="1" bw="28" slack="0"/>
<pin id="420" dir="0" index="2" bw="5" slack="0"/>
<pin id="421" dir="0" index="3" bw="6" slack="0"/>
<pin id="422" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_sum_output_out/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="bias_out_net_sum_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="3"/>
<pin id="429" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bias_out_net_sum/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="shl_ln2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="28" slack="0"/>
<pin id="433" dir="0" index="1" bw="16" slack="3"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_4_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="16" slack="0"/>
<pin id="441" dir="0" index="2" bw="5" slack="0"/>
<pin id="442" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="shl_ln3_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="28" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="2"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="shl_ln12_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="28" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="2"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln12_1/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="weight_out_sum_output_out_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="0" index="1" bw="28" slack="0"/>
<pin id="463" dir="0" index="2" bw="5" slack="0"/>
<pin id="464" dir="0" index="3" bw="6" slack="0"/>
<pin id="465" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_sum_output_out_1/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="bias_out_net_sum_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="0" index="1" bw="16" slack="3"/>
<pin id="472" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bias_out_net_sum_1/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="shl_ln15_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="28" slack="0"/>
<pin id="476" dir="0" index="1" bw="16" slack="3"/>
<pin id="477" dir="0" index="2" bw="1" slack="0"/>
<pin id="478" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln15_1/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_5_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="16" slack="0"/>
<pin id="484" dir="0" index="2" bw="5" slack="0"/>
<pin id="485" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="bias_out_bias_change_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="0"/>
<pin id="491" dir="0" index="1" bw="28" slack="0"/>
<pin id="492" dir="0" index="2" bw="5" slack="0"/>
<pin id="493" dir="0" index="3" bw="6" slack="0"/>
<pin id="494" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bias_out_bias_change/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sext_ln22_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="1"/>
<pin id="500" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="mul_ln22_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="0"/>
<pin id="503" dir="0" index="1" bw="10" slack="0"/>
<pin id="504" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22/5 "/>
</bind>
</comp>

<comp id="507" class="1004" name="output_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="14" slack="0"/>
<pin id="509" dir="0" index="1" bw="26" slack="0"/>
<pin id="510" dir="0" index="2" bw="5" slack="0"/>
<pin id="511" dir="0" index="3" bw="6" slack="0"/>
<pin id="512" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="output/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="sext_ln22_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="14" slack="0"/>
<pin id="519" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_1/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="output_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="0" index="1" bw="14" slack="0"/>
<pin id="524" dir="0" index="2" bw="16" slack="1"/>
<pin id="525" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_1/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="weight_out_sum_delta_out_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="0"/>
<pin id="529" dir="0" index="1" bw="28" slack="0"/>
<pin id="530" dir="0" index="2" bw="5" slack="0"/>
<pin id="531" dir="0" index="3" bw="6" slack="0"/>
<pin id="532" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_sum_delta_out/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="weight_out_sum_delta_out_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="0"/>
<pin id="538" dir="0" index="1" bw="28" slack="0"/>
<pin id="539" dir="0" index="2" bw="5" slack="0"/>
<pin id="540" dir="0" index="3" bw="6" slack="0"/>
<pin id="541" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_sum_delta_out_1/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="bias_out_bias_change_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="0"/>
<pin id="547" dir="0" index="1" bw="28" slack="0"/>
<pin id="548" dir="0" index="2" bw="5" slack="0"/>
<pin id="549" dir="0" index="3" bw="6" slack="0"/>
<pin id="550" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bias_out_bias_change_1/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sext_ln22_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="1"/>
<pin id="556" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_2/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="mul_ln22_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="16" slack="0"/>
<pin id="559" dir="0" index="1" bw="10" slack="0"/>
<pin id="560" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_1/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="output_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="14" slack="0"/>
<pin id="565" dir="0" index="1" bw="26" slack="0"/>
<pin id="566" dir="0" index="2" bw="5" slack="0"/>
<pin id="567" dir="0" index="3" bw="6" slack="0"/>
<pin id="568" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="output_2/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="sext_ln22_3_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="14" slack="0"/>
<pin id="575" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_3/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="output_3_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="0" index="1" bw="14" slack="0"/>
<pin id="580" dir="0" index="2" bw="16" slack="1"/>
<pin id="581" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_3/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sext_ln23_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="0"/>
<pin id="585" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="mul_ln23_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="0"/>
<pin id="589" dir="0" index="1" bw="10" slack="0"/>
<pin id="590" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln23/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="error_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="14" slack="0"/>
<pin id="595" dir="0" index="1" bw="26" slack="0"/>
<pin id="596" dir="0" index="2" bw="5" slack="0"/>
<pin id="597" dir="0" index="3" bw="6" slack="0"/>
<pin id="598" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="error/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="sext_ln23_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="14" slack="0"/>
<pin id="605" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_1/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="error_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="3"/>
<pin id="609" dir="0" index="1" bw="16" slack="0"/>
<pin id="610" dir="0" index="2" bw="14" slack="0"/>
<pin id="611" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="error_1/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="sext_ln23_2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="0"/>
<pin id="616" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_2/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="mul_ln23_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="0"/>
<pin id="620" dir="0" index="1" bw="10" slack="0"/>
<pin id="621" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln23_1/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="error_2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="14" slack="0"/>
<pin id="626" dir="0" index="1" bw="26" slack="0"/>
<pin id="627" dir="0" index="2" bw="5" slack="0"/>
<pin id="628" dir="0" index="3" bw="6" slack="0"/>
<pin id="629" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="error_2/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sext_ln23_3_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="14" slack="0"/>
<pin id="636" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_3/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="error_3_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="4"/>
<pin id="640" dir="0" index="1" bw="16" slack="0"/>
<pin id="641" dir="0" index="2" bw="14" slack="0"/>
<pin id="642" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="error_3/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="agg_result_delta_kmin1_0_0_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="4"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="0" index="2" bw="16" slack="0"/>
<pin id="649" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_delta_kmin1_0_0/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="agg_result_delta_kmin1_1_0_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="4"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="0" index="2" bw="16" slack="0"/>
<pin id="656" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_delta_kmin1_1_0/5 "/>
</bind>
</comp>

<comp id="659" class="1004" name="mrv_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="160" slack="0"/>
<pin id="661" dir="0" index="1" bw="16" slack="0"/>
<pin id="662" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="665" class="1004" name="mrv_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="160" slack="0"/>
<pin id="667" dir="0" index="1" bw="16" slack="0"/>
<pin id="668" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="671" class="1004" name="mrv_2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="160" slack="0"/>
<pin id="673" dir="0" index="1" bw="16" slack="0"/>
<pin id="674" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="677" class="1004" name="mrv_3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="160" slack="0"/>
<pin id="679" dir="0" index="1" bw="16" slack="0"/>
<pin id="680" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="mrv_4_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="160" slack="0"/>
<pin id="685" dir="0" index="1" bw="16" slack="2"/>
<pin id="686" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="mrv_5_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="160" slack="0"/>
<pin id="690" dir="0" index="1" bw="16" slack="2"/>
<pin id="691" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="mrv_6_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="160" slack="0"/>
<pin id="695" dir="0" index="1" bw="16" slack="2"/>
<pin id="696" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="mrv_7_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="160" slack="0"/>
<pin id="700" dir="0" index="1" bw="16" slack="2"/>
<pin id="701" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/5 "/>
</bind>
</comp>

<comp id="703" class="1004" name="mrv_8_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="160" slack="0"/>
<pin id="705" dir="0" index="1" bw="16" slack="0"/>
<pin id="706" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/5 "/>
</bind>
</comp>

<comp id="709" class="1004" name="mrv_9_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="160" slack="0"/>
<pin id="711" dir="0" index="1" bw="16" slack="0"/>
<pin id="712" dir="1" index="2" bw="160" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/5 "/>
</bind>
</comp>

<comp id="715" class="1007" name="grp_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="16" slack="0"/>
<pin id="717" dir="0" index="1" bw="16" slack="0"/>
<pin id="718" dir="0" index="2" bw="28" slack="0"/>
<pin id="719" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln13_1/1 add_ln13/3 "/>
</bind>
</comp>

<comp id="724" class="1007" name="grp_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="0"/>
<pin id="726" dir="0" index="1" bw="16" slack="0"/>
<pin id="727" dir="0" index="2" bw="28" slack="0"/>
<pin id="728" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln13_3/1 add_ln13_1/3 "/>
</bind>
</comp>

<comp id="733" class="1007" name="grp_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="0"/>
<pin id="735" dir="0" index="1" bw="9" slack="0"/>
<pin id="736" dir="0" index="2" bw="28" slack="0"/>
<pin id="737" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln15/2 sext_ln15/4 sub_ln15/4 "/>
</bind>
</comp>

<comp id="742" class="1007" name="grp_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="16" slack="0"/>
<pin id="744" dir="0" index="1" bw="16" slack="0"/>
<pin id="745" dir="0" index="2" bw="28" slack="0"/>
<pin id="746" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln12_2/2 add_ln12/4 "/>
</bind>
</comp>

<comp id="751" class="1007" name="grp_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="1"/>
<pin id="753" dir="0" index="1" bw="16" slack="0"/>
<pin id="754" dir="0" index="2" bw="28" slack="0"/>
<pin id="755" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln12_3/2 add_ln12_1/4 "/>
</bind>
</comp>

<comp id="759" class="1007" name="grp_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="16" slack="0"/>
<pin id="761" dir="0" index="1" bw="9" slack="0"/>
<pin id="762" dir="0" index="2" bw="28" slack="0"/>
<pin id="763" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln15_1/2 sext_ln15_1/4 sub_ln15_1/4 "/>
</bind>
</comp>

<comp id="768" class="1005" name="delta_k_0_1_val_read_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="1"/>
<pin id="770" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="delta_k_0_1_val_read "/>
</bind>
</comp>

<comp id="774" class="1005" name="delta_k_0_0_val_read_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="1"/>
<pin id="776" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="delta_k_0_0_val_read "/>
</bind>
</comp>

<comp id="780" class="1005" name="output_kmin1_0_0_val_read_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="1"/>
<pin id="782" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_kmin1_0_0_val_read "/>
</bind>
</comp>

<comp id="786" class="1005" name="biases_0_1_val_read_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="3"/>
<pin id="788" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="biases_0_1_val_read "/>
</bind>
</comp>

<comp id="792" class="1005" name="biases_0_0_val_read_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="3"/>
<pin id="794" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="biases_0_0_val_read "/>
</bind>
</comp>

<comp id="798" class="1005" name="p_read_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="16" slack="2"/>
<pin id="800" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="803" class="1005" name="p_read_1_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="16" slack="2"/>
<pin id="805" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="808" class="1005" name="p_read_2_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="16" slack="1"/>
<pin id="810" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="814" class="1005" name="p_read101_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="16" slack="1"/>
<pin id="816" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read101 "/>
</bind>
</comp>

<comp id="820" class="1005" name="mul_ln14_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14 "/>
</bind>
</comp>

<comp id="825" class="1005" name="sext_ln12_5_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="28" slack="1"/>
<pin id="827" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_5 "/>
</bind>
</comp>

<comp id="831" class="1005" name="sext_ln13_3_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="28" slack="1"/>
<pin id="833" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13_3 "/>
</bind>
</comp>

<comp id="837" class="1005" name="mul_ln14_2_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="1"/>
<pin id="839" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_2 "/>
</bind>
</comp>

<comp id="842" class="1005" name="mul_ln14_4_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="1"/>
<pin id="844" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_4 "/>
</bind>
</comp>

<comp id="847" class="1005" name="sext_ln12_9_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="28" slack="1"/>
<pin id="849" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_9 "/>
</bind>
</comp>

<comp id="853" class="1005" name="mul_ln14_6_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_6 "/>
</bind>
</comp>

<comp id="858" class="1005" name="cmp_i_i_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="1"/>
<pin id="860" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp_i_i "/>
</bind>
</comp>

<comp id="864" class="1005" name="icmp_ln19_1_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="4"/>
<pin id="866" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln19_1 "/>
</bind>
</comp>

<comp id="869" class="1005" name="sext_ln12_1_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="26" slack="1"/>
<pin id="871" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_1 "/>
</bind>
</comp>

<comp id="874" class="1005" name="mul_ln14_1_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="40" slack="1"/>
<pin id="876" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_1 "/>
</bind>
</comp>

<comp id="879" class="1005" name="tmp_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="16" slack="1"/>
<pin id="881" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="884" class="1005" name="mul_ln14_3_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="40" slack="1"/>
<pin id="886" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_3 "/>
</bind>
</comp>

<comp id="889" class="1005" name="sext_ln12_6_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="26" slack="1"/>
<pin id="891" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_6 "/>
</bind>
</comp>

<comp id="894" class="1005" name="sext_ln12_7_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="28" slack="1"/>
<pin id="896" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_7 "/>
</bind>
</comp>

<comp id="899" class="1005" name="sext_ln12_8_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="28" slack="1"/>
<pin id="901" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_8 "/>
</bind>
</comp>

<comp id="905" class="1005" name="tmp_1_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="16" slack="2"/>
<pin id="907" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="910" class="1005" name="mul_ln14_5_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="40" slack="1"/>
<pin id="912" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_5 "/>
</bind>
</comp>

<comp id="915" class="1005" name="tmp_2_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="16" slack="2"/>
<pin id="917" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="920" class="1005" name="tmp_3_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="16" slack="1"/>
<pin id="922" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="925" class="1005" name="mul_ln14_7_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="40" slack="1"/>
<pin id="927" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_7 "/>
</bind>
</comp>

<comp id="930" class="1005" name="icmp_ln19_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="3"/>
<pin id="932" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="935" class="1005" name="weight_out_weight_change_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="16" slack="2"/>
<pin id="937" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_out_weight_change "/>
</bind>
</comp>

<comp id="940" class="1005" name="shl_ln1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="28" slack="1"/>
<pin id="942" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="945" class="1005" name="weight_out_weight_change_1_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="16" slack="2"/>
<pin id="947" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_out_weight_change_1 "/>
</bind>
</comp>

<comp id="950" class="1005" name="weight_out_weight_change_2_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="16" slack="2"/>
<pin id="952" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_out_weight_change_2 "/>
</bind>
</comp>

<comp id="955" class="1005" name="shl_ln13_1_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="28" slack="1"/>
<pin id="957" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln13_1 "/>
</bind>
</comp>

<comp id="960" class="1005" name="weight_out_weight_change_3_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="16" slack="2"/>
<pin id="962" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_out_weight_change_3 "/>
</bind>
</comp>

<comp id="965" class="1005" name="bias_out_net_sum_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="16" slack="1"/>
<pin id="967" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bias_out_net_sum "/>
</bind>
</comp>

<comp id="971" class="1005" name="shl_ln2_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="28" slack="1"/>
<pin id="973" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="976" class="1005" name="tmp_4_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="1"/>
<pin id="978" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="981" class="1005" name="shl_ln3_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="28" slack="1"/>
<pin id="983" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln3 "/>
</bind>
</comp>

<comp id="986" class="1005" name="shl_ln12_1_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="28" slack="1"/>
<pin id="988" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln12_1 "/>
</bind>
</comp>

<comp id="991" class="1005" name="bias_out_net_sum_1_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="16" slack="1"/>
<pin id="993" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bias_out_net_sum_1 "/>
</bind>
</comp>

<comp id="997" class="1005" name="shl_ln15_1_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="28" slack="1"/>
<pin id="999" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln15_1 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="tmp_5_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="1"/>
<pin id="1004" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="72" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="84" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="146" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="150" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="108" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="78" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="78" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="146" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="164" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="66" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="150" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="102" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="178" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="164" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="60" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="78" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="232"><net_src comp="213" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="234" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="242"><net_src comp="216" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="228" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="219" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="30" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="280"><net_src comp="260" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="225" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="282" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="292"><net_src comp="28" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="238" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="30" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="302"><net_src comp="28" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="276" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="30" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="32" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="314"><net_src comp="24" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="36" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="38" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="315" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="40" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="322" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="42" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="44" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="342"><net_src comp="46" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="48" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="36" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="362"><net_src comp="40" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="351" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="371"><net_src comp="36" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="38" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="40" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="373" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="42" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="44" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="393"><net_src comp="46" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="48" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="36" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="38" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="395" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="413"><net_src comp="40" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="402" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="42" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="44" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="423"><net_src comp="28" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="30" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="425"><net_src comp="32" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="430"><net_src comp="417" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="46" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="48" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="443"><net_src comp="50" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="426" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="52" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="451"><net_src comp="46" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="48" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="46" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="48" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="466"><net_src comp="28" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="30" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="468"><net_src comp="32" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="473"><net_src comp="460" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="479"><net_src comp="46" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="48" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="50" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="469" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="52" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="495"><net_src comp="28" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="30" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="497"><net_src comp="32" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="505"><net_src comp="498" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="34" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="513"><net_src comp="54" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="501" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="30" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="56" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="520"><net_src comp="507" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="517" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="533"><net_src comp="28" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="30" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="535"><net_src comp="32" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="542"><net_src comp="28" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="30" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="544"><net_src comp="32" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="551"><net_src comp="28" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="30" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="553"><net_src comp="32" pin="0"/><net_sink comp="545" pin=3"/></net>

<net id="561"><net_src comp="554" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="34" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="569"><net_src comp="54" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="557" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="30" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="572"><net_src comp="56" pin="0"/><net_sink comp="563" pin=3"/></net>

<net id="576"><net_src comp="563" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="573" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="527" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="583" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="34" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="599"><net_src comp="54" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="587" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="30" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="602"><net_src comp="56" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="606"><net_src comp="593" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="612"><net_src comp="527" pin="4"/><net_sink comp="607" pin=1"/></net>

<net id="613"><net_src comp="603" pin="1"/><net_sink comp="607" pin=2"/></net>

<net id="617"><net_src comp="536" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="614" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="34" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="630"><net_src comp="54" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="618" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="632"><net_src comp="30" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="633"><net_src comp="56" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="637"><net_src comp="624" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="536" pin="4"/><net_sink comp="638" pin=1"/></net>

<net id="644"><net_src comp="634" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="650"><net_src comp="24" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="651"><net_src comp="607" pin="3"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="24" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="658"><net_src comp="638" pin="3"/><net_sink comp="652" pin=2"/></net>

<net id="663"><net_src comp="58" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="521" pin="3"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="577" pin="3"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="665" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="645" pin="3"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="671" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="652" pin="3"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="677" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="683" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="697"><net_src comp="688" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="702"><net_src comp="693" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="707"><net_src comp="698" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="489" pin="4"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="703" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="545" pin="4"/><net_sink comp="709" pin=1"/></net>

<net id="720"><net_src comp="160" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="168" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="337" pin="3"/><net_sink comp="715" pin=2"/></net>

<net id="723"><net_src comp="715" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="729"><net_src comp="188" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="168" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="388" pin="3"/><net_sink comp="724" pin=2"/></net>

<net id="732"><net_src comp="724" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="738"><net_src comp="210" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="34" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="431" pin="3"/><net_sink comp="733" pin=2"/></net>

<net id="741"><net_src comp="733" pin="3"/><net_sink comp="489" pin=1"/></net>

<net id="747"><net_src comp="260" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="263" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="446" pin="3"/><net_sink comp="742" pin=2"/></net>

<net id="750"><net_src comp="742" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="756"><net_src comp="263" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="757"><net_src comp="453" pin="3"/><net_sink comp="751" pin=2"/></net>

<net id="758"><net_src comp="751" pin="3"/><net_sink comp="536" pin=1"/></net>

<net id="764"><net_src comp="257" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="34" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="474" pin="3"/><net_sink comp="759" pin=2"/></net>

<net id="767"><net_src comp="759" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="771"><net_src comp="66" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="777"><net_src comp="72" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="783"><net_src comp="84" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="789"><net_src comp="90" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="795"><net_src comp="96" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="801"><net_src comp="102" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="806"><net_src comp="108" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="811"><net_src comp="114" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="817"><net_src comp="120" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="823"><net_src comp="154" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="828"><net_src comp="160" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="834"><net_src comp="168" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="840"><net_src comp="172" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="845"><net_src comp="182" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="850"><net_src comp="188" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="856"><net_src comp="192" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="861"><net_src comp="198" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="867"><net_src comp="204" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="872"><net_src comp="210" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="877"><net_src comp="126" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="882"><net_src comp="243" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="887"><net_src comp="131" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="892"><net_src comp="257" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="897"><net_src comp="260" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="902"><net_src comp="263" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="908"><net_src comp="266" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="913"><net_src comp="136" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="918"><net_src comp="286" pin="4"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="923"><net_src comp="296" pin="4"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="928"><net_src comp="141" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="933"><net_src comp="310" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="938"><net_src comp="327" pin="4"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="943"><net_src comp="337" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="948"><net_src comp="356" pin="4"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="953"><net_src comp="378" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="958"><net_src comp="388" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="963"><net_src comp="407" pin="4"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="968"><net_src comp="426" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="974"><net_src comp="431" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="979"><net_src comp="438" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="984"><net_src comp="446" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="989"><net_src comp="453" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="994"><net_src comp="469" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="996"><net_src comp="991" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="1000"><net_src comp="474" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1005"><net_src comp="481" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="577" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: model_array : p_read10 | {1 }
	Port: model_array : p_read11 | {1 }
	Port: model_array : p_read12 | {1 }
	Port: model_array : p_read13 | {1 }
	Port: model_array : biases_0_0_val | {1 }
	Port: model_array : biases_0_1_val | {1 }
	Port: model_array : output_kmin1_0_0_val | {1 }
	Port: model_array : output_kmin1_0_1_val | {1 }
	Port: model_array : delta_k_0_0_val | {1 }
	Port: model_array : delta_k_0_1_val | {1 }
	Port: model_array : training_val | {1 }
  - Chain level:
	State 1
		mul_ln14 : 1
		mul_ln13_1 : 1
		mul_ln14_2 : 1
		mul_ln14_4 : 1
		mul_ln13_3 : 1
		mul_ln14_6 : 1
	State 2
		mul_ln12 : 1
		mul_ln13 : 1
		mul_ln14_1 : 1
		mul_ln12_1 : 1
		tmp : 2
		mul_ln14_3 : 1
		mul_ln15 : 1
		tmp_1 : 2
		mul_ln12_2 : 1
		mul_ln13_2 : 1
		mul_ln14_5 : 1
		tmp_2 : 2
		mul_ln12_3 : 1
		tmp_3 : 2
		mul_ln14_7 : 1
		mul_ln15_1 : 1
	State 3
		add_ln14 : 1
		weight_out_weight_change : 2
		add_ln13 : 1
		add_ln14_1 : 1
		weight_out_weight_change_1 : 2
		add_ln14_3 : 1
		weight_out_weight_change_2 : 2
		add_ln13_1 : 1
		add_ln14_4 : 1
		weight_out_weight_change_3 : 2
	State 4
		weight_out_sum_output_out : 1
		bias_out_net_sum : 2
		sext_ln15 : 1
		sub_ln15 : 2
		tmp_4 : 3
		add_ln12 : 1
		add_ln12_1 : 1
		weight_out_sum_output_out_1 : 1
		bias_out_net_sum_1 : 2
		sext_ln15_1 : 1
		sub_ln15_1 : 2
		tmp_5 : 3
	State 5
		bias_out_bias_change : 1
		mul_ln22 : 1
		output : 2
		sext_ln22_1 : 3
		output_1 : 4
		weight_out_sum_delta_out : 1
		weight_out_sum_delta_out_1 : 1
		bias_out_bias_change_1 : 1
		mul_ln22_1 : 1
		output_2 : 2
		sext_ln22_3 : 3
		output_3 : 4
		sext_ln23 : 2
		mul_ln23 : 3
		error : 4
		sext_ln23_1 : 5
		error_1 : 6
		sext_ln23_2 : 2
		mul_ln23_1 : 3
		error_2 : 4
		sext_ln23_3 : 5
		error_3 : 6
		agg_result_delta_kmin1_0_0 : 7
		agg_result_delta_kmin1_1_0 : 7
		mrv : 5
		mrv_1 : 6
		mrv_2 : 8
		mrv_3 : 9
		mrv_4 : 10
		mrv_5 : 11
		mrv_6 : 12
		mrv_7 : 13
		mrv_8 : 14
		mrv_9 : 15
		ret_ln51 : 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |            add_ln14_fu_322           |    0    |    0    |    47   |
|          |           add_ln14_1_fu_351          |    0    |    0    |    47   |
|    add   |           add_ln14_3_fu_373          |    0    |    0    |    47   |
|          |           add_ln14_4_fu_402          |    0    |    0    |    47   |
|          |        bias_out_net_sum_fu_426       |    0    |    0    |    23   |
|          |       bias_out_net_sum_1_fu_469      |    0    |    0    |    23   |
|----------|--------------------------------------|---------|---------|---------|
|          |           mul_ln14_1_fu_126          |    2    |    0    |    21   |
|          |           mul_ln14_3_fu_131          |    2    |    0    |    21   |
|          |           mul_ln14_5_fu_136          |    2    |    0    |    21   |
|          |           mul_ln14_7_fu_141          |    2    |    0    |    21   |
|          |            mul_ln14_fu_154           |    1    |    0    |    6    |
|          |           mul_ln14_2_fu_172          |    1    |    0    |    6    |
|          |           mul_ln14_4_fu_182          |    1    |    0    |    6    |
|    mul   |           mul_ln14_6_fu_192          |    1    |    0    |    6    |
|          |            mul_ln12_fu_219           |    1    |    0    |    6    |
|          |            mul_ln13_fu_228           |    1    |    0    |    6    |
|          |           mul_ln12_1_fu_238          |    1    |    0    |    6    |
|          |           mul_ln13_2_fu_276          |    1    |    0    |    6    |
|          |            mul_ln22_fu_501           |    1    |    0    |    6    |
|          |           mul_ln22_1_fu_557          |    1    |    0    |    6    |
|          |            mul_ln23_fu_587           |    1    |    0    |    6    |
|          |           mul_ln23_1_fu_618          |    1    |    0    |    6    |
|----------|--------------------------------------|---------|---------|---------|
|          |            output_1_fu_521           |    0    |    0    |    16   |
|          |            output_3_fu_577           |    0    |    0    |    16   |
|  select  |            error_1_fu_607            |    0    |    0    |    16   |
|          |            error_3_fu_638            |    0    |    0    |    16   |
|          |   agg_result_delta_kmin1_0_0_fu_645  |    0    |    0    |    16   |
|          |   agg_result_delta_kmin1_1_0_fu_652  |    0    |    0    |    16   |
|----------|--------------------------------------|---------|---------|---------|
|          |            cmp_i_i_fu_198            |    0    |    0    |    23   |
|   icmp   |          icmp_ln19_1_fu_204          |    0    |    0    |    23   |
|          |           icmp_ln19_fu_310           |    0    |    0    |    23   |
|----------|--------------------------------------|---------|---------|---------|
|          |              grp_fu_715              |    1    |    0    |    0    |
|  muladd  |              grp_fu_724              |    1    |    0    |    0    |
|          |              grp_fu_742              |    1    |    0    |    0    |
|          |              grp_fu_751              |    1    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|  mulsub  |              grp_fu_733              |    1    |    0    |    0    |
|          |              grp_fu_759              |    1    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |     training_val_read_read_fu_60     |    0    |    0    |    0    |
|          |    delta_k_0_1_val_read_read_fu_66   |    0    |    0    |    0    |
|          |    delta_k_0_0_val_read_read_fu_72   |    0    |    0    |    0    |
|          | output_kmin1_0_1_val_read_read_fu_78 |    0    |    0    |    0    |
|          | output_kmin1_0_0_val_read_read_fu_84 |    0    |    0    |    0    |
|   read   |    biases_0_1_val_read_read_fu_90    |    0    |    0    |    0    |
|          |    biases_0_0_val_read_read_fu_96    |    0    |    0    |    0    |
|          |          p_read_read_fu_102          |    0    |    0    |    0    |
|          |         p_read_1_read_fu_108         |    0    |    0    |    0    |
|          |         p_read_2_read_fu_114         |    0    |    0    |    0    |
|          |         p_read101_read_fu_120        |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |           sext_ln12_fu_146           |    0    |    0    |    0    |
|          |           sext_ln13_fu_150           |    0    |    0    |    0    |
|          |          sext_ln12_5_fu_160          |    0    |    0    |    0    |
|          |          sext_ln13_1_fu_164          |    0    |    0    |    0    |
|          |          sext_ln13_3_fu_168          |    0    |    0    |    0    |
|          |          sext_ln12_3_fu_178          |    0    |    0    |    0    |
|          |          sext_ln12_9_fu_188          |    0    |    0    |    0    |
|          |          sext_ln12_1_fu_210          |    0    |    0    |    0    |
|          |          sext_ln12_2_fu_213          |    0    |    0    |    0    |
|          |          sext_ln12_4_fu_216          |    0    |    0    |    0    |
|          |          sext_ln13_2_fu_225          |    0    |    0    |    0    |
|          |           sext_ln14_fu_234           |    0    |    0    |    0    |
|   sext   |          sext_ln14_1_fu_253          |    0    |    0    |    0    |
|          |          sext_ln12_6_fu_257          |    0    |    0    |    0    |
|          |          sext_ln12_7_fu_260          |    0    |    0    |    0    |
|          |          sext_ln12_8_fu_263          |    0    |    0    |    0    |
|          |          sext_ln14_2_fu_282          |    0    |    0    |    0    |
|          |          sext_ln14_3_fu_306          |    0    |    0    |    0    |
|          |           sext_ln22_fu_498           |    0    |    0    |    0    |
|          |          sext_ln22_1_fu_517          |    0    |    0    |    0    |
|          |          sext_ln22_2_fu_554          |    0    |    0    |    0    |
|          |          sext_ln22_3_fu_573          |    0    |    0    |    0    |
|          |           sext_ln23_fu_583           |    0    |    0    |    0    |
|          |          sext_ln23_1_fu_603          |    0    |    0    |    0    |
|          |          sext_ln23_2_fu_614          |    0    |    0    |    0    |
|          |          sext_ln23_3_fu_634          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |              tmp_fu_243              |    0    |    0    |    0    |
|          |             tmp_1_fu_266             |    0    |    0    |    0    |
|          |             tmp_2_fu_286             |    0    |    0    |    0    |
|          |             tmp_3_fu_296             |    0    |    0    |    0    |
|          |    weight_out_weight_change_fu_327   |    0    |    0    |    0    |
|          |   weight_out_weight_change_1_fu_356  |    0    |    0    |    0    |
|          |   weight_out_weight_change_2_fu_378  |    0    |    0    |    0    |
|          |   weight_out_weight_change_3_fu_407  |    0    |    0    |    0    |
|partselect|   weight_out_sum_output_out_fu_417   |    0    |    0    |    0    |
|          |  weight_out_sum_output_out_1_fu_460  |    0    |    0    |    0    |
|          |      bias_out_bias_change_fu_489     |    0    |    0    |    0    |
|          |             output_fu_507            |    0    |    0    |    0    |
|          |    weight_out_sum_delta_out_fu_527   |    0    |    0    |    0    |
|          |   weight_out_sum_delta_out_1_fu_536  |    0    |    0    |    0    |
|          |     bias_out_bias_change_1_fu_545    |    0    |    0    |    0    |
|          |            output_2_fu_563           |    0    |    0    |    0    |
|          |             error_fu_593             |    0    |    0    |    0    |
|          |            error_2_fu_624            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |             shl_ln_fu_315            |    0    |    0    |    0    |
|          |            shl_ln1_fu_337            |    0    |    0    |    0    |
|          |           shl_ln14_1_fu_344          |    0    |    0    |    0    |
|          |           shl_ln14_2_fu_366          |    0    |    0    |    0    |
|bitconcatenate|           shl_ln13_1_fu_388          |    0    |    0    |    0    |
|          |           shl_ln14_3_fu_395          |    0    |    0    |    0    |
|          |            shl_ln2_fu_431            |    0    |    0    |    0    |
|          |            shl_ln3_fu_446            |    0    |    0    |    0    |
|          |           shl_ln12_1_fu_453          |    0    |    0    |    0    |
|          |           shl_ln15_1_fu_474          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
| bitselect|             tmp_4_fu_438             |    0    |    0    |    0    |
|          |             tmp_5_fu_481             |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |              mrv_fu_659              |    0    |    0    |    0    |
|          |             mrv_1_fu_665             |    0    |    0    |    0    |
|          |             mrv_2_fu_671             |    0    |    0    |    0    |
|          |             mrv_3_fu_677             |    0    |    0    |    0    |
|insertvalue|             mrv_4_fu_683             |    0    |    0    |    0    |
|          |             mrv_5_fu_688             |    0    |    0    |    0    |
|          |             mrv_6_fu_693             |    0    |    0    |    0    |
|          |             mrv_7_fu_698             |    0    |    0    |    0    |
|          |             mrv_8_fu_703             |    0    |    0    |    0    |
|          |             mrv_9_fu_709             |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    26   |    0    |   555   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|    bias_out_net_sum_1_reg_991    |   16   |
|     bias_out_net_sum_reg_965     |   16   |
|    biases_0_0_val_read_reg_792   |   16   |
|    biases_0_1_val_read_reg_786   |   16   |
|          cmp_i_i_reg_858         |    1   |
|   delta_k_0_0_val_read_reg_774   |   16   |
|   delta_k_0_1_val_read_reg_768   |   16   |
|        icmp_ln19_1_reg_864       |    1   |
|         icmp_ln19_reg_930        |    1   |
|        mul_ln14_1_reg_874        |   40   |
|        mul_ln14_2_reg_837        |   32   |
|        mul_ln14_3_reg_884        |   40   |
|        mul_ln14_4_reg_842        |   32   |
|        mul_ln14_5_reg_910        |   40   |
|        mul_ln14_6_reg_853        |   32   |
|        mul_ln14_7_reg_925        |   40   |
|         mul_ln14_reg_820         |   32   |
| output_kmin1_0_0_val_read_reg_780|   16   |
|         p_read101_reg_814        |   16   |
|         p_read_1_reg_803         |   16   |
|         p_read_2_reg_808         |   16   |
|          p_read_reg_798          |   16   |
|        sext_ln12_1_reg_869       |   26   |
|        sext_ln12_5_reg_825       |   28   |
|        sext_ln12_6_reg_889       |   26   |
|        sext_ln12_7_reg_894       |   28   |
|        sext_ln12_8_reg_899       |   28   |
|        sext_ln12_9_reg_847       |   28   |
|        sext_ln13_3_reg_831       |   28   |
|        shl_ln12_1_reg_986        |   28   |
|        shl_ln13_1_reg_955        |   28   |
|        shl_ln15_1_reg_997        |   28   |
|          shl_ln1_reg_940         |   28   |
|          shl_ln2_reg_971         |   28   |
|          shl_ln3_reg_981         |   28   |
|           tmp_1_reg_905          |   16   |
|           tmp_2_reg_915          |   16   |
|           tmp_3_reg_920          |   16   |
|           tmp_4_reg_976          |    1   |
|          tmp_5_reg_1002          |    1   |
|            tmp_reg_879           |   16   |
|weight_out_weight_change_1_reg_945|   16   |
|weight_out_weight_change_2_reg_950|   16   |
|weight_out_weight_change_3_reg_960|   16   |
| weight_out_weight_change_reg_935 |   16   |
+----------------------------------+--------+
|               Total              |   957  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_715 |  p0  |   3  |  16  |   48   ||    13   |
| grp_fu_715 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_724 |  p0  |   3  |  16  |   48   ||    13   |
| grp_fu_724 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_733 |  p0  |   3  |  16  |   48   ||    13   |
| grp_fu_742 |  p0  |   3  |  16  |   48   ||    13   |
| grp_fu_742 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_751 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_751 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_759 |  p0  |   3  |  16  |   48   ||    13   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   400  || 10.3818 ||   110   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   26   |    -   |    0   |   555  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   110  |
|  Register |    -   |    -   |   957  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   26   |   10   |   957  |   665  |
+-----------+--------+--------+--------+--------+
