

================================================================
== Vivado HLS Report for 'dut_calc_svd'
================================================================
* Date:           Tue Dec  6 06:53:43 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  327|  327|  327|  327|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+-----+-----+-----+-----+----------+
        |                                         |                              |  Latency  |  Interval | Pipeline |
        |                 Instance                |            Module            | min | max | min | max |   Type   |
        +-----------------------------------------+------------------------------+-----+-----+-----+-----+----------+
        |grp_dut_calc_angle_float_float_s_fu_101  |dut_calc_angle_float_float_s  |  118|  118|    1|    1| function |
        +-----------------------------------------+------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- svd_calc_diag  |  325|  325|       186|         20|          1|     8|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    543|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     31|    6603|  10878|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    897|
|Register         |        -|      -|    2124|    385|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     31|    8727|  12703|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     14|       8|     23|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------------+---------+-------+------+------+
    |                 Instance                 |                Module                | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------------------+--------------------------------------+---------+-------+------+------+
    |grp_dut_calc_angle_float_float_s_fu_101   |dut_calc_angle_float_float_s          |        0|     21|  5841|  9217|
    |dut_faddfsub_32ns_32ns_32_5_full_dsp_U33  |dut_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |dut_faddfsub_32ns_32ns_32_5_full_dsp_U34  |dut_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |dut_fcmp_32ns_32ns_1_1_U37                |dut_fcmp_32ns_32ns_1_1                |        0|      0|    66|   239|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U35       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U36       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    +------------------------------------------+--------------------------------------+---------+-------+------+------+
    |Total                                     |                                      |        0|     31|  6603| 10878|
    +------------------------------------------+--------------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |proc_1_fu_235_p2      |     +    |      0|  0|   4|           4|           1|
    |ap_sig_1180           |    and   |      0|  0|   1|           1|           1|
    |ap_sig_322            |    and   |      0|  0|   1|           1|           1|
    |ap_sig_336            |    and   |      0|  0|   1|           1|           1|
    |ap_sig_339            |    and   |      0|  0|   1|           1|           1|
    |tmp_10_fu_418_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp_5_fu_333_p2       |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_229_p2    |   icmp   |      0|  0|   2|           4|           5|
    |notlhs2_fu_400_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_315_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notrhs3_fu_406_p2     |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_321_p2      |   icmp   |      0|  0|   8|          23|           1|
    |tmp_3_fu_327_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_8_fu_412_p2       |    or    |      0|  0|   1|           1|           1|
    |vw_int_3_fu_369_p3    |  select  |      0|  0|  32|           1|          32|
    |vx_int_fu_376_p3      |  select  |      0|  0|  32|           1|          32|
    |vy_int_2_fu_441_p3    |  select  |      0|  0|  32|           1|          32|
    |vz_int_fu_447_p3      |  select  |      0|  0|  32|           1|          32|
    |w_out_3_fu_348_p3     |  select  |      0|  0|  32|           1|          32|
    |z_out_3_fu_433_p3     |  select  |      0|  0|  32|           1|          32|
    |tmp_4_neg_fu_244_p2   |    xor   |      0|  0|  45|          32|          33|
    |tmp_neg_fu_258_p2     |    xor   |      0|  0|  45|          32|          33|
    |uy_int_neg_fu_286_p2  |    xor   |      0|  0|  45|          32|          33|
    |vw_int_neg_fu_359_p2  |    xor   |      0|  0|  45|          32|          33|
    |vy_int_neg_fu_272_p2  |    xor   |      0|  0|  45|          32|          33|
    |w_out_neg_fu_338_p2   |    xor   |      0|  0|  45|          32|          33|
    |z_out_neg_fu_423_p2   |    xor   |      0|  0|  45|          32|          33|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 543|         308|         443|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                    | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                    |   18|         23|    1|         23|
    |ap_reg_ppiten_pp0_it9                        |    1|          2|    1|          2|
    |grp_dut_calc_angle_float_float_s_fu_101_A_i  |   32|          3|   32|         96|
    |grp_dut_calc_angle_float_float_s_fu_101_A_r  |   32|          3|   32|         96|
    |grp_fu_107_opcode                            |    2|          3|    2|          6|
    |grp_fu_107_p0                                |   64|         11|   32|        352|
    |grp_fu_107_p1                                |   96|         13|   32|        416|
    |grp_fu_111_opcode                            |    2|          3|    2|          6|
    |grp_fu_111_p0                                |   32|          6|   32|        192|
    |grp_fu_111_p1                                |   32|          6|   32|        192|
    |grp_fu_115_p0                                |   96|         13|   32|        416|
    |grp_fu_115_p1                                |   96|         12|   32|        384|
    |grp_fu_119_p0                                |   96|         12|   32|        384|
    |grp_fu_119_p1                                |   96|         14|   32|        448|
    |grp_fu_123_p0                                |   32|          3|   32|         96|
    |proc_phi_fu_94_p4                            |    4|          2|    4|          8|
    |proc_reg_90                                  |    4|          2|    4|          8|
    |strm_in_V_blk_n                              |    1|          2|    1|          2|
    |strm_out_V_blk_n                             |    1|          2|    1|          2|
    |strm_out_V_din                               |  160|         17|   32|        544|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |Total                                        |  897|        152|  400|       3673|
    +---------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |  22|   0|   22|          0|
    |ap_reg_ppiten_pp0_it0                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                    |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_42_reg_589_pp0_iter8    |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_43_reg_598_pp0_iter8    |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_57_reg_645_pp0_iter8    |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_58_reg_650_pp0_iter8    |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_59_reg_655_pp0_iter8    |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_60_reg_660_pp0_iter8    |  32|   0|   32|          0|
    |ap_reg_ppstg_uy_int_reg_613_pp0_iter8    |  32|   0|   32|          0|
    |ap_reg_ppstg_vy_int_1_reg_581_pp0_iter7  |  32|   0|   32|          0|
    |ap_reg_ppstg_vy_int_reg_606_pp0_iter8    |  32|   0|   32|          0|
    |ap_reg_ppstg_vz_int_1_reg_572_pp0_iter7  |  32|   0|   32|          0|
    |cosA_half_reg_536                        |  32|   0|   32|          0|
    |cosB_half_reg_550                        |  32|   0|   32|          0|
    |exitcond_reg_454                         |   1|   0|    1|          0|
    |proc_1_reg_458                           |   4|   0|    4|          0|
    |proc_reg_90                              |   4|   0|    4|          0|
    |reg_136                                  |  32|   0|   32|          0|
    |reg_143                                  |  32|   0|   32|          0|
    |reg_149                                  |  32|   0|   32|          0|
    |reg_156                                  |  32|   0|   32|          0|
    |reg_161                                  |  32|   0|   32|          0|
    |reg_167                                  |  32|   0|   32|          0|
    |reg_174                                  |  32|   0|   32|          0|
    |reg_180                                  |  32|   0|   32|          0|
    |reg_186                                  |  32|   0|   32|          0|
    |reg_192                                  |  32|   0|   32|          0|
    |reg_198                                  |  32|   0|   32|          0|
    |reg_204                                  |  32|   0|   32|          0|
    |reg_209                                  |  32|   0|   32|          0|
    |reg_214                                  |  32|   0|   32|          0|
    |reg_219                                  |  32|   0|   32|          0|
    |reg_224                                  |  32|   0|   32|          0|
    |sinA_half_reg_543                        |  32|   0|   32|          0|
    |sinB_half_reg_556                        |  32|   0|   32|          0|
    |tmp_3_i5_i_reg_625                       |  32|   0|   32|          0|
    |tmp_3_i8_i_reg_640                       |  32|   0|   32|          0|
    |tmp_42_reg_589                           |  32|   0|   32|          0|
    |tmp_43_reg_598                           |  32|   0|   32|          0|
    |tmp_4_reg_665                            |   1|   0|    1|          0|
    |tmp_57_reg_645                           |  32|   0|   32|          0|
    |tmp_58_reg_650                           |  32|   0|   32|          0|
    |tmp_59_reg_655                           |  32|   0|   32|          0|
    |tmp_5_reg_675                            |   1|   0|    1|          0|
    |tmp_60_reg_660                           |  32|   0|   32|          0|
    |tmp_62_reg_715                           |  32|   0|   32|          0|
    |tmp_65_reg_463                           |  32|   0|   32|          0|
    |tmp_66_reg_470                           |  32|   0|   32|          0|
    |tmp_67_reg_477                           |  32|   0|   32|          0|
    |tmp_68_reg_484                           |  32|   0|   32|          0|
    |tmp_69_reg_496                           |  32|   0|   32|          0|
    |tmp_70_reg_501                           |  32|   0|   32|          0|
    |tmp_71_reg_506                           |  32|   0|   32|          0|
    |tmp_72_reg_511                           |  32|   0|   32|          0|
    |tmp_73_reg_516                           |  32|   0|   32|          0|
    |tmp_74_reg_521                           |  32|   0|   32|          0|
    |tmp_75_reg_526                           |  32|   0|   32|          0|
    |tmp_76_reg_531                           |  32|   0|   32|          0|
    |tmp_9_reg_670                            |   1|   0|    1|          0|
    |tmp_i4_i_reg_620                         |  32|   0|   32|          0|
    |tmp_i7_i_reg_635                         |  32|   0|   32|          0|
    |u1_1_reg_491                             |  32|   0|   32|          0|
    |uy_int_reg_613                           |  32|   0|   32|          0|
    |vw_int_3_reg_686                         |  32|   0|   32|          0|
    |vx_int_reg_692                           |  32|   0|   32|          0|
    |vy_int_1_reg_581                         |  32|   0|   32|          0|
    |vy_int_2_reg_703                         |  32|   0|   32|          0|
    |vy_int_reg_606                           |  32|   0|   32|          0|
    |vz_int_1_reg_572                         |  32|   0|   32|          0|
    |vz_int_reg_709                           |  32|   0|   32|          0|
    |w_out2_reg_630                           |  32|   0|   32|          0|
    |w_out_3_reg_681                          |  32|   0|   32|          0|
    |z_out_3_reg_698                          |  32|   0|   32|          0|
    |exitcond_reg_454                         |   0|   1|    1|          0|
    |tmp_65_reg_463                           |   0|  32|   32|          0|
    |tmp_66_reg_470                           |   0|  32|   32|          0|
    |tmp_67_reg_477                           |   0|  32|   32|          0|
    |tmp_68_reg_484                           |   0|  32|   32|          0|
    |tmp_69_reg_496                           |   0|  32|   32|          0|
    |tmp_70_reg_501                           |   0|  32|   32|          0|
    |tmp_71_reg_506                           |   0|  32|   32|          0|
    |tmp_72_reg_511                           |   0|  32|   32|          0|
    |tmp_73_reg_516                           |   0|  32|   32|          0|
    |tmp_74_reg_521                           |   0|  32|   32|          0|
    |tmp_75_reg_526                           |   0|  32|   32|          0|
    |tmp_76_reg_531                           |   0|  32|   32|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |2124| 385| 2509|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_calc_svd | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

