// Seed: 1460675661
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    input tri module_0,
    output supply1 id_4
);
endmodule
module module_0 (
    input  tri  id_0,
    input  wand module_1,
    output wire id_2
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_2
  );
endmodule
module module_2 (
    output wand id_0,
    input supply0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    output supply0 id_4
);
  final $unsigned(86);
  ;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_3
  );
endmodule
module module_3 (
    output tri0 id_0,
    output uwire id_1,
    input wire id_2,
    input tri id_3,
    input supply0 id_4,
    output wor id_5,
    input wand id_6
);
  logic id_8;
  ;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_4,
      id_2,
      id_0
  );
endmodule
