                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.4.0 #14620 (MINGW64)
                                      4 ;--------------------------------------------------------
                                      5 	.module stm8s_tim4
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _assert_failed
                                     12 	.globl _TIM4_DeInit
                                     13 	.globl _TIM4_TimeBaseInit
                                     14 	.globl _TIM4_Cmd
                                     15 	.globl _TIM4_ITConfig
                                     16 	.globl _TIM4_UpdateDisableConfig
                                     17 	.globl _TIM4_UpdateRequestConfig
                                     18 	.globl _TIM4_SelectOnePulseMode
                                     19 	.globl _TIM4_PrescalerConfig
                                     20 	.globl _TIM4_ARRPreloadConfig
                                     21 	.globl _TIM4_GenerateEvent
                                     22 	.globl _TIM4_SetCounter
                                     23 	.globl _TIM4_SetAutoreload
                                     24 	.globl _TIM4_GetCounter
                                     25 	.globl _TIM4_GetPrescaler
                                     26 	.globl _TIM4_GetFlagStatus
                                     27 	.globl _TIM4_ClearFlag
                                     28 	.globl _TIM4_GetITStatus
                                     29 	.globl _TIM4_ClearITPendingBit
                                     30 ;--------------------------------------------------------
                                     31 ; ram data
                                     32 ;--------------------------------------------------------
                                     33 	.area DATA
                                     34 ;--------------------------------------------------------
                                     35 ; ram data
                                     36 ;--------------------------------------------------------
                                     37 	.area INITIALIZED
                                     38 ;--------------------------------------------------------
                                     39 ; absolute external ram data
                                     40 ;--------------------------------------------------------
                                     41 	.area DABS (ABS)
                                     42 
                                     43 ; default segment ordering for linker
                                     44 	.area HOME
                                     45 	.area GSINIT
                                     46 	.area GSFINAL
                                     47 	.area CONST
                                     48 	.area INITIALIZER
                                     49 	.area CODE
                                     50 
                                     51 ;--------------------------------------------------------
                                     52 ; global & static initialisations
                                     53 ;--------------------------------------------------------
                                     54 	.area HOME
                                     55 	.area GSINIT
                                     56 	.area GSFINAL
                                     57 	.area GSINIT
                                     58 ;--------------------------------------------------------
                                     59 ; Home
                                     60 ;--------------------------------------------------------
                                     61 	.area HOME
                                     62 	.area HOME
                                     63 ;--------------------------------------------------------
                                     64 ; code
                                     65 ;--------------------------------------------------------
                                     66 	.area CODE
                           000000    67 	Sstm8s_tim4$TIM4_DeInit$0 ==.
                                     68 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 49: void TIM4_DeInit(void)
                                     69 ;	-----------------------------------------
                                     70 ;	 function TIM4_DeInit
                                     71 ;	-----------------------------------------
      000000                         72 _TIM4_DeInit:
                           000000    73 	Sstm8s_tim4$TIM4_DeInit$1 ==.
                           000000    74 	Sstm8s_tim4$TIM4_DeInit$2 ==.
                                     75 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 51: TIM4->CR1 = TIM4_CR1_RESET_VALUE;
      000000 35 00 53 40      [ 1]   76 	mov	0x5340+0, #0x00
                           000004    77 	Sstm8s_tim4$TIM4_DeInit$3 ==.
                                     78 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 52: TIM4->IER = TIM4_IER_RESET_VALUE;
      000004 35 00 53 43      [ 1]   79 	mov	0x5343+0, #0x00
                           000008    80 	Sstm8s_tim4$TIM4_DeInit$4 ==.
                                     81 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 53: TIM4->CNTR = TIM4_CNTR_RESET_VALUE;
      000008 35 00 53 46      [ 1]   82 	mov	0x5346+0, #0x00
                           00000C    83 	Sstm8s_tim4$TIM4_DeInit$5 ==.
                                     84 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 54: TIM4->PSCR = TIM4_PSCR_RESET_VALUE;
      00000C 35 00 53 47      [ 1]   85 	mov	0x5347+0, #0x00
                           000010    86 	Sstm8s_tim4$TIM4_DeInit$6 ==.
                                     87 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 55: TIM4->ARR = TIM4_ARR_RESET_VALUE;
      000010 35 FF 53 48      [ 1]   88 	mov	0x5348+0, #0xff
                           000014    89 	Sstm8s_tim4$TIM4_DeInit$7 ==.
                                     90 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 56: TIM4->SR1 = TIM4_SR1_RESET_VALUE;
      000014 35 00 53 44      [ 1]   91 	mov	0x5344+0, #0x00
                           000018    92 	Sstm8s_tim4$TIM4_DeInit$8 ==.
                                     93 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 57: }
                           000018    94 	Sstm8s_tim4$TIM4_DeInit$9 ==.
                           000018    95 	XG$TIM4_DeInit$0$0 ==.
      000018 81               [ 4]   96 	ret
                           000019    97 	Sstm8s_tim4$TIM4_DeInit$10 ==.
                           000019    98 	Sstm8s_tim4$TIM4_TimeBaseInit$11 ==.
                                     99 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 65: void TIM4_TimeBaseInit(TIM4_Prescaler_TypeDef TIM4_Prescaler, uint8_t TIM4_Period)
                                    100 ;	-----------------------------------------
                                    101 ;	 function TIM4_TimeBaseInit
                                    102 ;	-----------------------------------------
      000019                        103 _TIM4_TimeBaseInit:
                           000019   104 	Sstm8s_tim4$TIM4_TimeBaseInit$12 ==.
                           000019   105 	Sstm8s_tim4$TIM4_TimeBaseInit$13 ==.
                                    106 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 68: assert_param(IS_TIM4_PRESCALER_OK(TIM4_Prescaler));
      000019 4D               [ 1]  107 	tnz	a
      00001A 27 2A            [ 1]  108 	jreq	00104$
      00001C A1 01            [ 1]  109 	cp	a, #0x01
      00001E 27 26            [ 1]  110 	jreq	00104$
                           000020   111 	Sstm8s_tim4$TIM4_TimeBaseInit$14 ==.
      000020 A1 02            [ 1]  112 	cp	a, #0x02
      000022 27 22            [ 1]  113 	jreq	00104$
                           000024   114 	Sstm8s_tim4$TIM4_TimeBaseInit$15 ==.
      000024 A1 03            [ 1]  115 	cp	a, #0x03
      000026 27 1E            [ 1]  116 	jreq	00104$
                           000028   117 	Sstm8s_tim4$TIM4_TimeBaseInit$16 ==.
      000028 A1 04            [ 1]  118 	cp	a, #0x04
      00002A 27 1A            [ 1]  119 	jreq	00104$
                           00002C   120 	Sstm8s_tim4$TIM4_TimeBaseInit$17 ==.
      00002C A1 05            [ 1]  121 	cp	a, #0x05
      00002E 27 16            [ 1]  122 	jreq	00104$
                           000030   123 	Sstm8s_tim4$TIM4_TimeBaseInit$18 ==.
      000030 A1 06            [ 1]  124 	cp	a, #0x06
      000032 27 12            [ 1]  125 	jreq	00104$
                           000034   126 	Sstm8s_tim4$TIM4_TimeBaseInit$19 ==.
      000034 A1 07            [ 1]  127 	cp	a, #0x07
      000036 27 0E            [ 1]  128 	jreq	00104$
                           000038   129 	Sstm8s_tim4$TIM4_TimeBaseInit$20 ==.
      000038 88               [ 1]  130 	push	a
                           000039   131 	Sstm8s_tim4$TIM4_TimeBaseInit$21 ==.
      000039 4B 44            [ 1]  132 	push	#0x44
                           00003B   133 	Sstm8s_tim4$TIM4_TimeBaseInit$22 ==.
      00003B 5F               [ 1]  134 	clrw	x
      00003C 89               [ 2]  135 	pushw	x
                           00003D   136 	Sstm8s_tim4$TIM4_TimeBaseInit$23 ==.
      00003D 4B 00            [ 1]  137 	push	#0x00
                           00003F   138 	Sstm8s_tim4$TIM4_TimeBaseInit$24 ==.
      00003F AEr00r00         [ 2]  139 	ldw	x, #(___str_0+0)
      000042 CDr00r00         [ 4]  140 	call	_assert_failed
                           000045   141 	Sstm8s_tim4$TIM4_TimeBaseInit$25 ==.
      000045 84               [ 1]  142 	pop	a
                           000046   143 	Sstm8s_tim4$TIM4_TimeBaseInit$26 ==.
      000046                        144 00104$:
                           000046   145 	Sstm8s_tim4$TIM4_TimeBaseInit$27 ==.
                                    146 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 70: TIM4->PSCR = (uint8_t)(TIM4_Prescaler);
      000046 C7 53 47         [ 1]  147 	ld	0x5347, a
                           000049   148 	Sstm8s_tim4$TIM4_TimeBaseInit$28 ==.
                                    149 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 72: TIM4->ARR = (uint8_t)(TIM4_Period);
      000049 AE 53 48         [ 2]  150 	ldw	x, #0x5348
      00004C 7B 03            [ 1]  151 	ld	a, (0x03, sp)
      00004E F7               [ 1]  152 	ld	(x), a
                           00004F   153 	Sstm8s_tim4$TIM4_TimeBaseInit$29 ==.
                                    154 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 73: }
      00004F 85               [ 2]  155 	popw	x
                           000050   156 	Sstm8s_tim4$TIM4_TimeBaseInit$30 ==.
      000050 84               [ 1]  157 	pop	a
                           000051   158 	Sstm8s_tim4$TIM4_TimeBaseInit$31 ==.
      000051 FC               [ 2]  159 	jp	(x)
                           000052   160 	Sstm8s_tim4$TIM4_TimeBaseInit$32 ==.
                           000052   161 	Sstm8s_tim4$TIM4_Cmd$33 ==.
                                    162 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 81: void TIM4_Cmd(FunctionalState NewState)
                                    163 ;	-----------------------------------------
                                    164 ;	 function TIM4_Cmd
                                    165 ;	-----------------------------------------
      000052                        166 _TIM4_Cmd:
                           000052   167 	Sstm8s_tim4$TIM4_Cmd$34 ==.
      000052 88               [ 1]  168 	push	a
                           000053   169 	Sstm8s_tim4$TIM4_Cmd$35 ==.
                           000053   170 	Sstm8s_tim4$TIM4_Cmd$36 ==.
                                    171 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 84: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      000053 6B 01            [ 1]  172 	ld	(0x01, sp), a
      000055 27 10            [ 1]  173 	jreq	00107$
      000057 0D 01            [ 1]  174 	tnz	(0x01, sp)
      000059 26 0C            [ 1]  175 	jrne	00107$
      00005B 4B 54            [ 1]  176 	push	#0x54
                           00005D   177 	Sstm8s_tim4$TIM4_Cmd$37 ==.
      00005D 5F               [ 1]  178 	clrw	x
      00005E 89               [ 2]  179 	pushw	x
                           00005F   180 	Sstm8s_tim4$TIM4_Cmd$38 ==.
      00005F 4B 00            [ 1]  181 	push	#0x00
                           000061   182 	Sstm8s_tim4$TIM4_Cmd$39 ==.
      000061 AEr00r00         [ 2]  183 	ldw	x, #(___str_0+0)
      000064 CDr00r00         [ 4]  184 	call	_assert_failed
                           000067   185 	Sstm8s_tim4$TIM4_Cmd$40 ==.
      000067                        186 00107$:
                           000067   187 	Sstm8s_tim4$TIM4_Cmd$41 ==.
                                    188 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 89: TIM4->CR1 |= TIM4_CR1_CEN;
      000067 C6 53 40         [ 1]  189 	ld	a, 0x5340
                           00006A   190 	Sstm8s_tim4$TIM4_Cmd$42 ==.
                                    191 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 87: if (NewState != DISABLE)
      00006A 0D 01            [ 1]  192 	tnz	(0x01, sp)
      00006C 27 07            [ 1]  193 	jreq	00102$
                           00006E   194 	Sstm8s_tim4$TIM4_Cmd$43 ==.
                           00006E   195 	Sstm8s_tim4$TIM4_Cmd$44 ==.
                                    196 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 89: TIM4->CR1 |= TIM4_CR1_CEN;
      00006E AA 01            [ 1]  197 	or	a, #0x01
      000070 C7 53 40         [ 1]  198 	ld	0x5340, a
                           000073   199 	Sstm8s_tim4$TIM4_Cmd$45 ==.
      000073 20 05            [ 2]  200 	jra	00104$
      000075                        201 00102$:
                           000075   202 	Sstm8s_tim4$TIM4_Cmd$46 ==.
                           000075   203 	Sstm8s_tim4$TIM4_Cmd$47 ==.
                                    204 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 93: TIM4->CR1 &= (uint8_t)(~TIM4_CR1_CEN);
      000075 A4 FE            [ 1]  205 	and	a, #0xfe
      000077 C7 53 40         [ 1]  206 	ld	0x5340, a
                           00007A   207 	Sstm8s_tim4$TIM4_Cmd$48 ==.
      00007A                        208 00104$:
                           00007A   209 	Sstm8s_tim4$TIM4_Cmd$49 ==.
                                    210 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 95: }
      00007A 84               [ 1]  211 	pop	a
                           00007B   212 	Sstm8s_tim4$TIM4_Cmd$50 ==.
                           00007B   213 	Sstm8s_tim4$TIM4_Cmd$51 ==.
                           00007B   214 	XG$TIM4_Cmd$0$0 ==.
      00007B 81               [ 4]  215 	ret
                           00007C   216 	Sstm8s_tim4$TIM4_Cmd$52 ==.
                           00007C   217 	Sstm8s_tim4$TIM4_ITConfig$53 ==.
                                    218 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 107: void TIM4_ITConfig(TIM4_IT_TypeDef TIM4_IT, FunctionalState NewState)
                                    219 ;	-----------------------------------------
                                    220 ;	 function TIM4_ITConfig
                                    221 ;	-----------------------------------------
      00007C                        222 _TIM4_ITConfig:
                           00007C   223 	Sstm8s_tim4$TIM4_ITConfig$54 ==.
      00007C 89               [ 2]  224 	pushw	x
                           00007D   225 	Sstm8s_tim4$TIM4_ITConfig$55 ==.
                           00007D   226 	Sstm8s_tim4$TIM4_ITConfig$56 ==.
                                    227 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 110: assert_param(IS_TIM4_IT_OK(TIM4_IT));
      00007D 6B 02            [ 1]  228 	ld	(0x02, sp), a
      00007F 26 0C            [ 1]  229 	jrne	00107$
      000081 4B 6E            [ 1]  230 	push	#0x6e
                           000083   231 	Sstm8s_tim4$TIM4_ITConfig$57 ==.
      000083 5F               [ 1]  232 	clrw	x
      000084 89               [ 2]  233 	pushw	x
                           000085   234 	Sstm8s_tim4$TIM4_ITConfig$58 ==.
      000085 4B 00            [ 1]  235 	push	#0x00
                           000087   236 	Sstm8s_tim4$TIM4_ITConfig$59 ==.
      000087 AEr00r00         [ 2]  237 	ldw	x, #(___str_0+0)
      00008A CDr00r00         [ 4]  238 	call	_assert_failed
                           00008D   239 	Sstm8s_tim4$TIM4_ITConfig$60 ==.
      00008D                        240 00107$:
                           00008D   241 	Sstm8s_tim4$TIM4_ITConfig$61 ==.
                                    242 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 111: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      00008D 0D 05            [ 1]  243 	tnz	(0x05, sp)
      00008F 27 10            [ 1]  244 	jreq	00109$
      000091 0D 05            [ 1]  245 	tnz	(0x05, sp)
      000093 26 0C            [ 1]  246 	jrne	00109$
      000095 4B 6F            [ 1]  247 	push	#0x6f
                           000097   248 	Sstm8s_tim4$TIM4_ITConfig$62 ==.
      000097 5F               [ 1]  249 	clrw	x
      000098 89               [ 2]  250 	pushw	x
                           000099   251 	Sstm8s_tim4$TIM4_ITConfig$63 ==.
      000099 4B 00            [ 1]  252 	push	#0x00
                           00009B   253 	Sstm8s_tim4$TIM4_ITConfig$64 ==.
      00009B AEr00r00         [ 2]  254 	ldw	x, #(___str_0+0)
      00009E CDr00r00         [ 4]  255 	call	_assert_failed
                           0000A1   256 	Sstm8s_tim4$TIM4_ITConfig$65 ==.
      0000A1                        257 00109$:
                           0000A1   258 	Sstm8s_tim4$TIM4_ITConfig$66 ==.
                                    259 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 116: TIM4->IER |= (uint8_t)TIM4_IT;
      0000A1 C6 53 43         [ 1]  260 	ld	a, 0x5343
      0000A4 6B 01            [ 1]  261 	ld	(0x01, sp), a
                           0000A6   262 	Sstm8s_tim4$TIM4_ITConfig$67 ==.
                                    263 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 113: if (NewState != DISABLE)
      0000A6 0D 05            [ 1]  264 	tnz	(0x05, sp)
      0000A8 27 09            [ 1]  265 	jreq	00102$
                           0000AA   266 	Sstm8s_tim4$TIM4_ITConfig$68 ==.
                           0000AA   267 	Sstm8s_tim4$TIM4_ITConfig$69 ==.
                                    268 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 116: TIM4->IER |= (uint8_t)TIM4_IT;
      0000AA 7B 02            [ 1]  269 	ld	a, (0x02, sp)
      0000AC 1A 01            [ 1]  270 	or	a, (0x01, sp)
      0000AE C7 53 43         [ 1]  271 	ld	0x5343, a
                           0000B1   272 	Sstm8s_tim4$TIM4_ITConfig$70 ==.
      0000B1 20 08            [ 2]  273 	jra	00104$
      0000B3                        274 00102$:
                           0000B3   275 	Sstm8s_tim4$TIM4_ITConfig$71 ==.
                           0000B3   276 	Sstm8s_tim4$TIM4_ITConfig$72 ==.
                                    277 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 121: TIM4->IER &= (uint8_t)(~TIM4_IT);
      0000B3 7B 02            [ 1]  278 	ld	a, (0x02, sp)
      0000B5 43               [ 1]  279 	cpl	a
      0000B6 14 01            [ 1]  280 	and	a, (0x01, sp)
      0000B8 C7 53 43         [ 1]  281 	ld	0x5343, a
                           0000BB   282 	Sstm8s_tim4$TIM4_ITConfig$73 ==.
      0000BB                        283 00104$:
                           0000BB   284 	Sstm8s_tim4$TIM4_ITConfig$74 ==.
                                    285 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 123: }
      0000BB 85               [ 2]  286 	popw	x
                           0000BC   287 	Sstm8s_tim4$TIM4_ITConfig$75 ==.
      0000BC 85               [ 2]  288 	popw	x
                           0000BD   289 	Sstm8s_tim4$TIM4_ITConfig$76 ==.
      0000BD 84               [ 1]  290 	pop	a
                           0000BE   291 	Sstm8s_tim4$TIM4_ITConfig$77 ==.
      0000BE FC               [ 2]  292 	jp	(x)
                           0000BF   293 	Sstm8s_tim4$TIM4_ITConfig$78 ==.
                           0000BF   294 	Sstm8s_tim4$TIM4_UpdateDisableConfig$79 ==.
                                    295 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 131: void TIM4_UpdateDisableConfig(FunctionalState NewState)
                                    296 ;	-----------------------------------------
                                    297 ;	 function TIM4_UpdateDisableConfig
                                    298 ;	-----------------------------------------
      0000BF                        299 _TIM4_UpdateDisableConfig:
                           0000BF   300 	Sstm8s_tim4$TIM4_UpdateDisableConfig$80 ==.
      0000BF 88               [ 1]  301 	push	a
                           0000C0   302 	Sstm8s_tim4$TIM4_UpdateDisableConfig$81 ==.
                           0000C0   303 	Sstm8s_tim4$TIM4_UpdateDisableConfig$82 ==.
                                    304 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 134: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      0000C0 6B 01            [ 1]  305 	ld	(0x01, sp), a
      0000C2 27 10            [ 1]  306 	jreq	00107$
      0000C4 0D 01            [ 1]  307 	tnz	(0x01, sp)
      0000C6 26 0C            [ 1]  308 	jrne	00107$
      0000C8 4B 86            [ 1]  309 	push	#0x86
                           0000CA   310 	Sstm8s_tim4$TIM4_UpdateDisableConfig$83 ==.
      0000CA 5F               [ 1]  311 	clrw	x
      0000CB 89               [ 2]  312 	pushw	x
                           0000CC   313 	Sstm8s_tim4$TIM4_UpdateDisableConfig$84 ==.
      0000CC 4B 00            [ 1]  314 	push	#0x00
                           0000CE   315 	Sstm8s_tim4$TIM4_UpdateDisableConfig$85 ==.
      0000CE AEr00r00         [ 2]  316 	ldw	x, #(___str_0+0)
      0000D1 CDr00r00         [ 4]  317 	call	_assert_failed
                           0000D4   318 	Sstm8s_tim4$TIM4_UpdateDisableConfig$86 ==.
      0000D4                        319 00107$:
                           0000D4   320 	Sstm8s_tim4$TIM4_UpdateDisableConfig$87 ==.
                                    321 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 139: TIM4->CR1 |= TIM4_CR1_UDIS;
      0000D4 C6 53 40         [ 1]  322 	ld	a, 0x5340
                           0000D7   323 	Sstm8s_tim4$TIM4_UpdateDisableConfig$88 ==.
                                    324 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 137: if (NewState != DISABLE)
      0000D7 0D 01            [ 1]  325 	tnz	(0x01, sp)
      0000D9 27 07            [ 1]  326 	jreq	00102$
                           0000DB   327 	Sstm8s_tim4$TIM4_UpdateDisableConfig$89 ==.
                           0000DB   328 	Sstm8s_tim4$TIM4_UpdateDisableConfig$90 ==.
                                    329 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 139: TIM4->CR1 |= TIM4_CR1_UDIS;
      0000DB AA 02            [ 1]  330 	or	a, #0x02
      0000DD C7 53 40         [ 1]  331 	ld	0x5340, a
                           0000E0   332 	Sstm8s_tim4$TIM4_UpdateDisableConfig$91 ==.
      0000E0 20 05            [ 2]  333 	jra	00104$
      0000E2                        334 00102$:
                           0000E2   335 	Sstm8s_tim4$TIM4_UpdateDisableConfig$92 ==.
                           0000E2   336 	Sstm8s_tim4$TIM4_UpdateDisableConfig$93 ==.
                                    337 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 143: TIM4->CR1 &= (uint8_t)(~TIM4_CR1_UDIS);
      0000E2 A4 FD            [ 1]  338 	and	a, #0xfd
      0000E4 C7 53 40         [ 1]  339 	ld	0x5340, a
                           0000E7   340 	Sstm8s_tim4$TIM4_UpdateDisableConfig$94 ==.
      0000E7                        341 00104$:
                           0000E7   342 	Sstm8s_tim4$TIM4_UpdateDisableConfig$95 ==.
                                    343 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 145: }
      0000E7 84               [ 1]  344 	pop	a
                           0000E8   345 	Sstm8s_tim4$TIM4_UpdateDisableConfig$96 ==.
                           0000E8   346 	Sstm8s_tim4$TIM4_UpdateDisableConfig$97 ==.
                           0000E8   347 	XG$TIM4_UpdateDisableConfig$0$0 ==.
      0000E8 81               [ 4]  348 	ret
                           0000E9   349 	Sstm8s_tim4$TIM4_UpdateDisableConfig$98 ==.
                           0000E9   350 	Sstm8s_tim4$TIM4_UpdateRequestConfig$99 ==.
                                    351 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 155: void TIM4_UpdateRequestConfig(TIM4_UpdateSource_TypeDef TIM4_UpdateSource)
                                    352 ;	-----------------------------------------
                                    353 ;	 function TIM4_UpdateRequestConfig
                                    354 ;	-----------------------------------------
      0000E9                        355 _TIM4_UpdateRequestConfig:
                           0000E9   356 	Sstm8s_tim4$TIM4_UpdateRequestConfig$100 ==.
      0000E9 88               [ 1]  357 	push	a
                           0000EA   358 	Sstm8s_tim4$TIM4_UpdateRequestConfig$101 ==.
                           0000EA   359 	Sstm8s_tim4$TIM4_UpdateRequestConfig$102 ==.
                                    360 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 158: assert_param(IS_TIM4_UPDATE_SOURCE_OK(TIM4_UpdateSource));
      0000EA 6B 01            [ 1]  361 	ld	(0x01, sp), a
      0000EC 27 10            [ 1]  362 	jreq	00107$
      0000EE 0D 01            [ 1]  363 	tnz	(0x01, sp)
      0000F0 26 0C            [ 1]  364 	jrne	00107$
      0000F2 4B 9E            [ 1]  365 	push	#0x9e
                           0000F4   366 	Sstm8s_tim4$TIM4_UpdateRequestConfig$103 ==.
      0000F4 5F               [ 1]  367 	clrw	x
      0000F5 89               [ 2]  368 	pushw	x
                           0000F6   369 	Sstm8s_tim4$TIM4_UpdateRequestConfig$104 ==.
      0000F6 4B 00            [ 1]  370 	push	#0x00
                           0000F8   371 	Sstm8s_tim4$TIM4_UpdateRequestConfig$105 ==.
      0000F8 AEr00r00         [ 2]  372 	ldw	x, #(___str_0+0)
      0000FB CDr00r00         [ 4]  373 	call	_assert_failed
                           0000FE   374 	Sstm8s_tim4$TIM4_UpdateRequestConfig$106 ==.
      0000FE                        375 00107$:
                           0000FE   376 	Sstm8s_tim4$TIM4_UpdateRequestConfig$107 ==.
                                    377 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 163: TIM4->CR1 |= TIM4_CR1_URS;
      0000FE C6 53 40         [ 1]  378 	ld	a, 0x5340
                           000101   379 	Sstm8s_tim4$TIM4_UpdateRequestConfig$108 ==.
                                    380 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 161: if (TIM4_UpdateSource != TIM4_UPDATESOURCE_GLOBAL)
      000101 0D 01            [ 1]  381 	tnz	(0x01, sp)
      000103 27 07            [ 1]  382 	jreq	00102$
                           000105   383 	Sstm8s_tim4$TIM4_UpdateRequestConfig$109 ==.
                           000105   384 	Sstm8s_tim4$TIM4_UpdateRequestConfig$110 ==.
                                    385 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 163: TIM4->CR1 |= TIM4_CR1_URS;
      000105 AA 04            [ 1]  386 	or	a, #0x04
      000107 C7 53 40         [ 1]  387 	ld	0x5340, a
                           00010A   388 	Sstm8s_tim4$TIM4_UpdateRequestConfig$111 ==.
      00010A 20 05            [ 2]  389 	jra	00104$
      00010C                        390 00102$:
                           00010C   391 	Sstm8s_tim4$TIM4_UpdateRequestConfig$112 ==.
                           00010C   392 	Sstm8s_tim4$TIM4_UpdateRequestConfig$113 ==.
                                    393 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 167: TIM4->CR1 &= (uint8_t)(~TIM4_CR1_URS);
      00010C A4 FB            [ 1]  394 	and	a, #0xfb
      00010E C7 53 40         [ 1]  395 	ld	0x5340, a
                           000111   396 	Sstm8s_tim4$TIM4_UpdateRequestConfig$114 ==.
      000111                        397 00104$:
                           000111   398 	Sstm8s_tim4$TIM4_UpdateRequestConfig$115 ==.
                                    399 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 169: }
      000111 84               [ 1]  400 	pop	a
                           000112   401 	Sstm8s_tim4$TIM4_UpdateRequestConfig$116 ==.
                           000112   402 	Sstm8s_tim4$TIM4_UpdateRequestConfig$117 ==.
                           000112   403 	XG$TIM4_UpdateRequestConfig$0$0 ==.
      000112 81               [ 4]  404 	ret
                           000113   405 	Sstm8s_tim4$TIM4_UpdateRequestConfig$118 ==.
                           000113   406 	Sstm8s_tim4$TIM4_SelectOnePulseMode$119 ==.
                                    407 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 179: void TIM4_SelectOnePulseMode(TIM4_OPMode_TypeDef TIM4_OPMode)
                                    408 ;	-----------------------------------------
                                    409 ;	 function TIM4_SelectOnePulseMode
                                    410 ;	-----------------------------------------
      000113                        411 _TIM4_SelectOnePulseMode:
                           000113   412 	Sstm8s_tim4$TIM4_SelectOnePulseMode$120 ==.
      000113 88               [ 1]  413 	push	a
                           000114   414 	Sstm8s_tim4$TIM4_SelectOnePulseMode$121 ==.
                           000114   415 	Sstm8s_tim4$TIM4_SelectOnePulseMode$122 ==.
                                    416 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 182: assert_param(IS_TIM4_OPM_MODE_OK(TIM4_OPMode));
      000114 6B 01            [ 1]  417 	ld	(0x01, sp), a
      000116 26 10            [ 1]  418 	jrne	00107$
      000118 0D 01            [ 1]  419 	tnz	(0x01, sp)
      00011A 27 0C            [ 1]  420 	jreq	00107$
      00011C 4B B6            [ 1]  421 	push	#0xb6
                           00011E   422 	Sstm8s_tim4$TIM4_SelectOnePulseMode$123 ==.
      00011E 5F               [ 1]  423 	clrw	x
      00011F 89               [ 2]  424 	pushw	x
                           000120   425 	Sstm8s_tim4$TIM4_SelectOnePulseMode$124 ==.
      000120 4B 00            [ 1]  426 	push	#0x00
                           000122   427 	Sstm8s_tim4$TIM4_SelectOnePulseMode$125 ==.
      000122 AEr00r00         [ 2]  428 	ldw	x, #(___str_0+0)
      000125 CDr00r00         [ 4]  429 	call	_assert_failed
                           000128   430 	Sstm8s_tim4$TIM4_SelectOnePulseMode$126 ==.
      000128                        431 00107$:
                           000128   432 	Sstm8s_tim4$TIM4_SelectOnePulseMode$127 ==.
                                    433 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 187: TIM4->CR1 |= TIM4_CR1_OPM;
      000128 C6 53 40         [ 1]  434 	ld	a, 0x5340
                           00012B   435 	Sstm8s_tim4$TIM4_SelectOnePulseMode$128 ==.
                                    436 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 185: if (TIM4_OPMode != TIM4_OPMODE_REPETITIVE)
      00012B 0D 01            [ 1]  437 	tnz	(0x01, sp)
      00012D 27 07            [ 1]  438 	jreq	00102$
                           00012F   439 	Sstm8s_tim4$TIM4_SelectOnePulseMode$129 ==.
                           00012F   440 	Sstm8s_tim4$TIM4_SelectOnePulseMode$130 ==.
                                    441 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 187: TIM4->CR1 |= TIM4_CR1_OPM;
      00012F AA 08            [ 1]  442 	or	a, #0x08
      000131 C7 53 40         [ 1]  443 	ld	0x5340, a
                           000134   444 	Sstm8s_tim4$TIM4_SelectOnePulseMode$131 ==.
      000134 20 05            [ 2]  445 	jra	00104$
      000136                        446 00102$:
                           000136   447 	Sstm8s_tim4$TIM4_SelectOnePulseMode$132 ==.
                           000136   448 	Sstm8s_tim4$TIM4_SelectOnePulseMode$133 ==.
                                    449 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 191: TIM4->CR1 &= (uint8_t)(~TIM4_CR1_OPM);
      000136 A4 F7            [ 1]  450 	and	a, #0xf7
      000138 C7 53 40         [ 1]  451 	ld	0x5340, a
                           00013B   452 	Sstm8s_tim4$TIM4_SelectOnePulseMode$134 ==.
      00013B                        453 00104$:
                           00013B   454 	Sstm8s_tim4$TIM4_SelectOnePulseMode$135 ==.
                                    455 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 193: }
      00013B 84               [ 1]  456 	pop	a
                           00013C   457 	Sstm8s_tim4$TIM4_SelectOnePulseMode$136 ==.
                           00013C   458 	Sstm8s_tim4$TIM4_SelectOnePulseMode$137 ==.
                           00013C   459 	XG$TIM4_SelectOnePulseMode$0$0 ==.
      00013C 81               [ 4]  460 	ret
                           00013D   461 	Sstm8s_tim4$TIM4_SelectOnePulseMode$138 ==.
                           00013D   462 	Sstm8s_tim4$TIM4_PrescalerConfig$139 ==.
                                    463 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 215: void TIM4_PrescalerConfig(TIM4_Prescaler_TypeDef Prescaler, TIM4_PSCReloadMode_TypeDef TIM4_PSCReloadMode)
                                    464 ;	-----------------------------------------
                                    465 ;	 function TIM4_PrescalerConfig
                                    466 ;	-----------------------------------------
      00013D                        467 _TIM4_PrescalerConfig:
                           00013D   468 	Sstm8s_tim4$TIM4_PrescalerConfig$140 ==.
                           00013D   469 	Sstm8s_tim4$TIM4_PrescalerConfig$141 ==.
                                    470 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 218: assert_param(IS_TIM4_PRESCALER_RELOAD_OK(TIM4_PSCReloadMode));
      00013D 0D 03            [ 1]  471 	tnz	(0x03, sp)
      00013F 27 12            [ 1]  472 	jreq	00104$
      000141 0D 03            [ 1]  473 	tnz	(0x03, sp)
      000143 26 0E            [ 1]  474 	jrne	00104$
      000145 88               [ 1]  475 	push	a
                           000146   476 	Sstm8s_tim4$TIM4_PrescalerConfig$142 ==.
      000146 4B DA            [ 1]  477 	push	#0xda
                           000148   478 	Sstm8s_tim4$TIM4_PrescalerConfig$143 ==.
      000148 5F               [ 1]  479 	clrw	x
      000149 89               [ 2]  480 	pushw	x
                           00014A   481 	Sstm8s_tim4$TIM4_PrescalerConfig$144 ==.
      00014A 4B 00            [ 1]  482 	push	#0x00
                           00014C   483 	Sstm8s_tim4$TIM4_PrescalerConfig$145 ==.
      00014C AEr00r00         [ 2]  484 	ldw	x, #(___str_0+0)
      00014F CDr00r00         [ 4]  485 	call	_assert_failed
                           000152   486 	Sstm8s_tim4$TIM4_PrescalerConfig$146 ==.
      000152 84               [ 1]  487 	pop	a
                           000153   488 	Sstm8s_tim4$TIM4_PrescalerConfig$147 ==.
      000153                        489 00104$:
                           000153   490 	Sstm8s_tim4$TIM4_PrescalerConfig$148 ==.
                                    491 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 219: assert_param(IS_TIM4_PRESCALER_OK(Prescaler));
      000153 4D               [ 1]  492 	tnz	a
      000154 27 2A            [ 1]  493 	jreq	00109$
      000156 A1 01            [ 1]  494 	cp	a, #0x01
      000158 27 26            [ 1]  495 	jreq	00109$
                           00015A   496 	Sstm8s_tim4$TIM4_PrescalerConfig$149 ==.
      00015A A1 02            [ 1]  497 	cp	a, #0x02
      00015C 27 22            [ 1]  498 	jreq	00109$
                           00015E   499 	Sstm8s_tim4$TIM4_PrescalerConfig$150 ==.
      00015E A1 03            [ 1]  500 	cp	a, #0x03
      000160 27 1E            [ 1]  501 	jreq	00109$
                           000162   502 	Sstm8s_tim4$TIM4_PrescalerConfig$151 ==.
      000162 A1 04            [ 1]  503 	cp	a, #0x04
      000164 27 1A            [ 1]  504 	jreq	00109$
                           000166   505 	Sstm8s_tim4$TIM4_PrescalerConfig$152 ==.
      000166 A1 05            [ 1]  506 	cp	a, #0x05
      000168 27 16            [ 1]  507 	jreq	00109$
                           00016A   508 	Sstm8s_tim4$TIM4_PrescalerConfig$153 ==.
      00016A A1 06            [ 1]  509 	cp	a, #0x06
      00016C 27 12            [ 1]  510 	jreq	00109$
                           00016E   511 	Sstm8s_tim4$TIM4_PrescalerConfig$154 ==.
      00016E A1 07            [ 1]  512 	cp	a, #0x07
      000170 27 0E            [ 1]  513 	jreq	00109$
                           000172   514 	Sstm8s_tim4$TIM4_PrescalerConfig$155 ==.
      000172 88               [ 1]  515 	push	a
                           000173   516 	Sstm8s_tim4$TIM4_PrescalerConfig$156 ==.
      000173 4B DB            [ 1]  517 	push	#0xdb
                           000175   518 	Sstm8s_tim4$TIM4_PrescalerConfig$157 ==.
      000175 5F               [ 1]  519 	clrw	x
      000176 89               [ 2]  520 	pushw	x
                           000177   521 	Sstm8s_tim4$TIM4_PrescalerConfig$158 ==.
      000177 4B 00            [ 1]  522 	push	#0x00
                           000179   523 	Sstm8s_tim4$TIM4_PrescalerConfig$159 ==.
      000179 AEr00r00         [ 2]  524 	ldw	x, #(___str_0+0)
      00017C CDr00r00         [ 4]  525 	call	_assert_failed
                           00017F   526 	Sstm8s_tim4$TIM4_PrescalerConfig$160 ==.
      00017F 84               [ 1]  527 	pop	a
                           000180   528 	Sstm8s_tim4$TIM4_PrescalerConfig$161 ==.
      000180                        529 00109$:
                           000180   530 	Sstm8s_tim4$TIM4_PrescalerConfig$162 ==.
                                    531 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 222: TIM4->PSCR = (uint8_t)Prescaler;
      000180 C7 53 47         [ 1]  532 	ld	0x5347, a
                           000183   533 	Sstm8s_tim4$TIM4_PrescalerConfig$163 ==.
                                    534 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 225: TIM4->EGR = (uint8_t)TIM4_PSCReloadMode;
      000183 7B 03            [ 1]  535 	ld	a, (0x03, sp)
      000185 C7 53 45         [ 1]  536 	ld	0x5345, a
                           000188   537 	Sstm8s_tim4$TIM4_PrescalerConfig$164 ==.
                                    538 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 226: }
      000188 85               [ 2]  539 	popw	x
                           000189   540 	Sstm8s_tim4$TIM4_PrescalerConfig$165 ==.
      000189 84               [ 1]  541 	pop	a
                           00018A   542 	Sstm8s_tim4$TIM4_PrescalerConfig$166 ==.
      00018A FC               [ 2]  543 	jp	(x)
                           00018B   544 	Sstm8s_tim4$TIM4_PrescalerConfig$167 ==.
                           00018B   545 	Sstm8s_tim4$TIM4_ARRPreloadConfig$168 ==.
                                    546 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 234: void TIM4_ARRPreloadConfig(FunctionalState NewState)
                                    547 ;	-----------------------------------------
                                    548 ;	 function TIM4_ARRPreloadConfig
                                    549 ;	-----------------------------------------
      00018B                        550 _TIM4_ARRPreloadConfig:
                           00018B   551 	Sstm8s_tim4$TIM4_ARRPreloadConfig$169 ==.
      00018B 88               [ 1]  552 	push	a
                           00018C   553 	Sstm8s_tim4$TIM4_ARRPreloadConfig$170 ==.
                           00018C   554 	Sstm8s_tim4$TIM4_ARRPreloadConfig$171 ==.
                                    555 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 237: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      00018C 6B 01            [ 1]  556 	ld	(0x01, sp), a
      00018E 27 10            [ 1]  557 	jreq	00107$
      000190 0D 01            [ 1]  558 	tnz	(0x01, sp)
      000192 26 0C            [ 1]  559 	jrne	00107$
      000194 4B ED            [ 1]  560 	push	#0xed
                           000196   561 	Sstm8s_tim4$TIM4_ARRPreloadConfig$172 ==.
      000196 5F               [ 1]  562 	clrw	x
      000197 89               [ 2]  563 	pushw	x
                           000198   564 	Sstm8s_tim4$TIM4_ARRPreloadConfig$173 ==.
      000198 4B 00            [ 1]  565 	push	#0x00
                           00019A   566 	Sstm8s_tim4$TIM4_ARRPreloadConfig$174 ==.
      00019A AEr00r00         [ 2]  567 	ldw	x, #(___str_0+0)
      00019D CDr00r00         [ 4]  568 	call	_assert_failed
                           0001A0   569 	Sstm8s_tim4$TIM4_ARRPreloadConfig$175 ==.
      0001A0                        570 00107$:
                           0001A0   571 	Sstm8s_tim4$TIM4_ARRPreloadConfig$176 ==.
                                    572 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 242: TIM4->CR1 |= TIM4_CR1_ARPE;
      0001A0 C6 53 40         [ 1]  573 	ld	a, 0x5340
                           0001A3   574 	Sstm8s_tim4$TIM4_ARRPreloadConfig$177 ==.
                                    575 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 240: if (NewState != DISABLE)
      0001A3 0D 01            [ 1]  576 	tnz	(0x01, sp)
      0001A5 27 07            [ 1]  577 	jreq	00102$
                           0001A7   578 	Sstm8s_tim4$TIM4_ARRPreloadConfig$178 ==.
                           0001A7   579 	Sstm8s_tim4$TIM4_ARRPreloadConfig$179 ==.
                                    580 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 242: TIM4->CR1 |= TIM4_CR1_ARPE;
      0001A7 AA 80            [ 1]  581 	or	a, #0x80
      0001A9 C7 53 40         [ 1]  582 	ld	0x5340, a
                           0001AC   583 	Sstm8s_tim4$TIM4_ARRPreloadConfig$180 ==.
      0001AC 20 05            [ 2]  584 	jra	00104$
      0001AE                        585 00102$:
                           0001AE   586 	Sstm8s_tim4$TIM4_ARRPreloadConfig$181 ==.
                           0001AE   587 	Sstm8s_tim4$TIM4_ARRPreloadConfig$182 ==.
                                    588 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 246: TIM4->CR1 &= (uint8_t)(~TIM4_CR1_ARPE);
      0001AE A4 7F            [ 1]  589 	and	a, #0x7f
      0001B0 C7 53 40         [ 1]  590 	ld	0x5340, a
                           0001B3   591 	Sstm8s_tim4$TIM4_ARRPreloadConfig$183 ==.
      0001B3                        592 00104$:
                           0001B3   593 	Sstm8s_tim4$TIM4_ARRPreloadConfig$184 ==.
                                    594 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 248: }
      0001B3 84               [ 1]  595 	pop	a
                           0001B4   596 	Sstm8s_tim4$TIM4_ARRPreloadConfig$185 ==.
                           0001B4   597 	Sstm8s_tim4$TIM4_ARRPreloadConfig$186 ==.
                           0001B4   598 	XG$TIM4_ARRPreloadConfig$0$0 ==.
      0001B4 81               [ 4]  599 	ret
                           0001B5   600 	Sstm8s_tim4$TIM4_ARRPreloadConfig$187 ==.
                           0001B5   601 	Sstm8s_tim4$TIM4_GenerateEvent$188 ==.
                                    602 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 257: void TIM4_GenerateEvent(TIM4_EventSource_TypeDef TIM4_EventSource)
                                    603 ;	-----------------------------------------
                                    604 ;	 function TIM4_GenerateEvent
                                    605 ;	-----------------------------------------
      0001B5                        606 _TIM4_GenerateEvent:
                           0001B5   607 	Sstm8s_tim4$TIM4_GenerateEvent$189 ==.
                           0001B5   608 	Sstm8s_tim4$TIM4_GenerateEvent$190 ==.
                                    609 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 260: assert_param(IS_TIM4_EVENT_SOURCE_OK(TIM4_EventSource));
      0001B5 4D               [ 1]  610 	tnz	a
      0001B6 26 0E            [ 1]  611 	jrne	00104$
      0001B8 88               [ 1]  612 	push	a
                           0001B9   613 	Sstm8s_tim4$TIM4_GenerateEvent$191 ==.
      0001B9 4B 04            [ 1]  614 	push	#0x04
                           0001BB   615 	Sstm8s_tim4$TIM4_GenerateEvent$192 ==.
      0001BB 4B 01            [ 1]  616 	push	#0x01
                           0001BD   617 	Sstm8s_tim4$TIM4_GenerateEvent$193 ==.
      0001BD 5F               [ 1]  618 	clrw	x
      0001BE 89               [ 2]  619 	pushw	x
                           0001BF   620 	Sstm8s_tim4$TIM4_GenerateEvent$194 ==.
      0001BF AEr00r00         [ 2]  621 	ldw	x, #(___str_0+0)
      0001C2 CDr00r00         [ 4]  622 	call	_assert_failed
                           0001C5   623 	Sstm8s_tim4$TIM4_GenerateEvent$195 ==.
      0001C5 84               [ 1]  624 	pop	a
                           0001C6   625 	Sstm8s_tim4$TIM4_GenerateEvent$196 ==.
      0001C6                        626 00104$:
                           0001C6   627 	Sstm8s_tim4$TIM4_GenerateEvent$197 ==.
                                    628 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 263: TIM4->EGR = (uint8_t)(TIM4_EventSource);
      0001C6 C7 53 45         [ 1]  629 	ld	0x5345, a
                           0001C9   630 	Sstm8s_tim4$TIM4_GenerateEvent$198 ==.
                                    631 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 264: }
                           0001C9   632 	Sstm8s_tim4$TIM4_GenerateEvent$199 ==.
                           0001C9   633 	XG$TIM4_GenerateEvent$0$0 ==.
      0001C9 81               [ 4]  634 	ret
                           0001CA   635 	Sstm8s_tim4$TIM4_GenerateEvent$200 ==.
                           0001CA   636 	Sstm8s_tim4$TIM4_SetCounter$201 ==.
                                    637 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 272: void TIM4_SetCounter(uint8_t Counter)
                                    638 ;	-----------------------------------------
                                    639 ;	 function TIM4_SetCounter
                                    640 ;	-----------------------------------------
      0001CA                        641 _TIM4_SetCounter:
                           0001CA   642 	Sstm8s_tim4$TIM4_SetCounter$202 ==.
                           0001CA   643 	Sstm8s_tim4$TIM4_SetCounter$203 ==.
                                    644 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 275: TIM4->CNTR = (uint8_t)(Counter);
      0001CA C7 53 46         [ 1]  645 	ld	0x5346, a
                           0001CD   646 	Sstm8s_tim4$TIM4_SetCounter$204 ==.
                                    647 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 276: }
                           0001CD   648 	Sstm8s_tim4$TIM4_SetCounter$205 ==.
                           0001CD   649 	XG$TIM4_SetCounter$0$0 ==.
      0001CD 81               [ 4]  650 	ret
                           0001CE   651 	Sstm8s_tim4$TIM4_SetCounter$206 ==.
                           0001CE   652 	Sstm8s_tim4$TIM4_SetAutoreload$207 ==.
                                    653 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 284: void TIM4_SetAutoreload(uint8_t Autoreload)
                                    654 ;	-----------------------------------------
                                    655 ;	 function TIM4_SetAutoreload
                                    656 ;	-----------------------------------------
      0001CE                        657 _TIM4_SetAutoreload:
                           0001CE   658 	Sstm8s_tim4$TIM4_SetAutoreload$208 ==.
                           0001CE   659 	Sstm8s_tim4$TIM4_SetAutoreload$209 ==.
                                    660 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 287: TIM4->ARR = (uint8_t)(Autoreload);
      0001CE C7 53 48         [ 1]  661 	ld	0x5348, a
                           0001D1   662 	Sstm8s_tim4$TIM4_SetAutoreload$210 ==.
                                    663 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 288: }
                           0001D1   664 	Sstm8s_tim4$TIM4_SetAutoreload$211 ==.
                           0001D1   665 	XG$TIM4_SetAutoreload$0$0 ==.
      0001D1 81               [ 4]  666 	ret
                           0001D2   667 	Sstm8s_tim4$TIM4_SetAutoreload$212 ==.
                           0001D2   668 	Sstm8s_tim4$TIM4_GetCounter$213 ==.
                                    669 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 295: uint8_t TIM4_GetCounter(void)
                                    670 ;	-----------------------------------------
                                    671 ;	 function TIM4_GetCounter
                                    672 ;	-----------------------------------------
      0001D2                        673 _TIM4_GetCounter:
                           0001D2   674 	Sstm8s_tim4$TIM4_GetCounter$214 ==.
                           0001D2   675 	Sstm8s_tim4$TIM4_GetCounter$215 ==.
                                    676 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 298: return (uint8_t)(TIM4->CNTR);
      0001D2 C6 53 46         [ 1]  677 	ld	a, 0x5346
                           0001D5   678 	Sstm8s_tim4$TIM4_GetCounter$216 ==.
                                    679 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 299: }
                           0001D5   680 	Sstm8s_tim4$TIM4_GetCounter$217 ==.
                           0001D5   681 	XG$TIM4_GetCounter$0$0 ==.
      0001D5 81               [ 4]  682 	ret
                           0001D6   683 	Sstm8s_tim4$TIM4_GetCounter$218 ==.
                           0001D6   684 	Sstm8s_tim4$TIM4_GetPrescaler$219 ==.
                                    685 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 306: TIM4_Prescaler_TypeDef TIM4_GetPrescaler(void)
                                    686 ;	-----------------------------------------
                                    687 ;	 function TIM4_GetPrescaler
                                    688 ;	-----------------------------------------
      0001D6                        689 _TIM4_GetPrescaler:
                           0001D6   690 	Sstm8s_tim4$TIM4_GetPrescaler$220 ==.
                           0001D6   691 	Sstm8s_tim4$TIM4_GetPrescaler$221 ==.
                                    692 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 309: return (TIM4_Prescaler_TypeDef)(TIM4->PSCR);
      0001D6 C6 53 47         [ 1]  693 	ld	a, 0x5347
                           0001D9   694 	Sstm8s_tim4$TIM4_GetPrescaler$222 ==.
                                    695 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 310: }
                           0001D9   696 	Sstm8s_tim4$TIM4_GetPrescaler$223 ==.
                           0001D9   697 	XG$TIM4_GetPrescaler$0$0 ==.
      0001D9 81               [ 4]  698 	ret
                           0001DA   699 	Sstm8s_tim4$TIM4_GetPrescaler$224 ==.
                           0001DA   700 	Sstm8s_tim4$TIM4_GetFlagStatus$225 ==.
                                    701 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 319: FlagStatus TIM4_GetFlagStatus(TIM4_FLAG_TypeDef TIM4_FLAG)
                                    702 ;	-----------------------------------------
                                    703 ;	 function TIM4_GetFlagStatus
                                    704 ;	-----------------------------------------
      0001DA                        705 _TIM4_GetFlagStatus:
                           0001DA   706 	Sstm8s_tim4$TIM4_GetFlagStatus$226 ==.
      0001DA 89               [ 2]  707 	pushw	x
                           0001DB   708 	Sstm8s_tim4$TIM4_GetFlagStatus$227 ==.
                           0001DB   709 	Sstm8s_tim4$TIM4_GetFlagStatus$228 ==.
                                    710 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 324: assert_param(IS_TIM4_GET_FLAG_OK(TIM4_FLAG));
      0001DB 6B 02            [ 1]  711 	ld	(0x02, sp), a
      0001DD 26 0C            [ 1]  712 	jrne	00107$
      0001DF 4B 44            [ 1]  713 	push	#0x44
                           0001E1   714 	Sstm8s_tim4$TIM4_GetFlagStatus$229 ==.
      0001E1 4B 01            [ 1]  715 	push	#0x01
                           0001E3   716 	Sstm8s_tim4$TIM4_GetFlagStatus$230 ==.
      0001E3 5F               [ 1]  717 	clrw	x
      0001E4 89               [ 2]  718 	pushw	x
                           0001E5   719 	Sstm8s_tim4$TIM4_GetFlagStatus$231 ==.
      0001E5 AEr00r00         [ 2]  720 	ldw	x, #(___str_0+0)
      0001E8 CDr00r00         [ 4]  721 	call	_assert_failed
                           0001EB   722 	Sstm8s_tim4$TIM4_GetFlagStatus$232 ==.
      0001EB                        723 00107$:
                           0001EB   724 	Sstm8s_tim4$TIM4_GetFlagStatus$233 ==.
                                    725 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 326: if ((TIM4->SR1 & (uint8_t)TIM4_FLAG)  != 0)
      0001EB C6 53 44         [ 1]  726 	ld	a, 0x5344
      0001EE 6B 01            [ 1]  727 	ld	(0x01, sp), a
      0001F0 7B 02            [ 1]  728 	ld	a, (0x02, sp)
      0001F2 14 01            [ 1]  729 	and	a, (0x01, sp)
      0001F4 27 03            [ 1]  730 	jreq	00102$
                           0001F6   731 	Sstm8s_tim4$TIM4_GetFlagStatus$234 ==.
                           0001F6   732 	Sstm8s_tim4$TIM4_GetFlagStatus$235 ==.
                                    733 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 328: bitstatus = SET;
      0001F6 A6 01            [ 1]  734 	ld	a, #0x01
                           0001F8   735 	Sstm8s_tim4$TIM4_GetFlagStatus$236 ==.
                           0001F8   736 	Sstm8s_tim4$TIM4_GetFlagStatus$237 ==.
                           0001F8   737 	Sstm8s_tim4$TIM4_GetFlagStatus$238 ==.
                                    738 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 332: bitstatus = RESET;
                           0001F8   739 	Sstm8s_tim4$TIM4_GetFlagStatus$239 ==.
      0001F8 21                     740 	.byte 0x21
      0001F9                        741 00102$:
      0001F9 4F               [ 1]  742 	clr	a
      0001FA                        743 00103$:
                           0001FA   744 	Sstm8s_tim4$TIM4_GetFlagStatus$240 ==.
                                    745 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 334: return ((FlagStatus)bitstatus);
                           0001FA   746 	Sstm8s_tim4$TIM4_GetFlagStatus$241 ==.
                                    747 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 335: }
      0001FA 85               [ 2]  748 	popw	x
                           0001FB   749 	Sstm8s_tim4$TIM4_GetFlagStatus$242 ==.
                           0001FB   750 	Sstm8s_tim4$TIM4_GetFlagStatus$243 ==.
                           0001FB   751 	XG$TIM4_GetFlagStatus$0$0 ==.
      0001FB 81               [ 4]  752 	ret
                           0001FC   753 	Sstm8s_tim4$TIM4_GetFlagStatus$244 ==.
                           0001FC   754 	Sstm8s_tim4$TIM4_ClearFlag$245 ==.
                                    755 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 344: void TIM4_ClearFlag(TIM4_FLAG_TypeDef TIM4_FLAG)
                                    756 ;	-----------------------------------------
                                    757 ;	 function TIM4_ClearFlag
                                    758 ;	-----------------------------------------
      0001FC                        759 _TIM4_ClearFlag:
                           0001FC   760 	Sstm8s_tim4$TIM4_ClearFlag$246 ==.
                           0001FC   761 	Sstm8s_tim4$TIM4_ClearFlag$247 ==.
                                    762 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 347: assert_param(IS_TIM4_GET_FLAG_OK(TIM4_FLAG));
      0001FC 4D               [ 1]  763 	tnz	a
      0001FD 26 0E            [ 1]  764 	jrne	00104$
      0001FF 88               [ 1]  765 	push	a
                           000200   766 	Sstm8s_tim4$TIM4_ClearFlag$248 ==.
      000200 4B 5B            [ 1]  767 	push	#0x5b
                           000202   768 	Sstm8s_tim4$TIM4_ClearFlag$249 ==.
      000202 4B 01            [ 1]  769 	push	#0x01
                           000204   770 	Sstm8s_tim4$TIM4_ClearFlag$250 ==.
      000204 5F               [ 1]  771 	clrw	x
      000205 89               [ 2]  772 	pushw	x
                           000206   773 	Sstm8s_tim4$TIM4_ClearFlag$251 ==.
      000206 AEr00r00         [ 2]  774 	ldw	x, #(___str_0+0)
      000209 CDr00r00         [ 4]  775 	call	_assert_failed
                           00020C   776 	Sstm8s_tim4$TIM4_ClearFlag$252 ==.
      00020C 84               [ 1]  777 	pop	a
                           00020D   778 	Sstm8s_tim4$TIM4_ClearFlag$253 ==.
      00020D                        779 00104$:
                           00020D   780 	Sstm8s_tim4$TIM4_ClearFlag$254 ==.
                                    781 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 350: TIM4->SR1 = (uint8_t)(~TIM4_FLAG);
      00020D 43               [ 1]  782 	cpl	a
      00020E C7 53 44         [ 1]  783 	ld	0x5344, a
                           000211   784 	Sstm8s_tim4$TIM4_ClearFlag$255 ==.
                                    785 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 351: }
                           000211   786 	Sstm8s_tim4$TIM4_ClearFlag$256 ==.
                           000211   787 	XG$TIM4_ClearFlag$0$0 ==.
      000211 81               [ 4]  788 	ret
                           000212   789 	Sstm8s_tim4$TIM4_ClearFlag$257 ==.
                           000212   790 	Sstm8s_tim4$TIM4_GetITStatus$258 ==.
                                    791 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 360: ITStatus TIM4_GetITStatus(TIM4_IT_TypeDef TIM4_IT)
                                    792 ;	-----------------------------------------
                                    793 ;	 function TIM4_GetITStatus
                                    794 ;	-----------------------------------------
      000212                        795 _TIM4_GetITStatus:
                           000212   796 	Sstm8s_tim4$TIM4_GetITStatus$259 ==.
      000212 52 03            [ 2]  797 	sub	sp, #3
                           000214   798 	Sstm8s_tim4$TIM4_GetITStatus$260 ==.
                           000214   799 	Sstm8s_tim4$TIM4_GetITStatus$261 ==.
                                    800 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 367: assert_param(IS_TIM4_IT_OK(TIM4_IT));
      000214 6B 03            [ 1]  801 	ld	(0x03, sp), a
      000216 26 0C            [ 1]  802 	jrne	00108$
      000218 4B 6F            [ 1]  803 	push	#0x6f
                           00021A   804 	Sstm8s_tim4$TIM4_GetITStatus$262 ==.
      00021A 4B 01            [ 1]  805 	push	#0x01
                           00021C   806 	Sstm8s_tim4$TIM4_GetITStatus$263 ==.
      00021C 5F               [ 1]  807 	clrw	x
      00021D 89               [ 2]  808 	pushw	x
                           00021E   809 	Sstm8s_tim4$TIM4_GetITStatus$264 ==.
      00021E AEr00r00         [ 2]  810 	ldw	x, #(___str_0+0)
      000221 CDr00r00         [ 4]  811 	call	_assert_failed
                           000224   812 	Sstm8s_tim4$TIM4_GetITStatus$265 ==.
      000224                        813 00108$:
                           000224   814 	Sstm8s_tim4$TIM4_GetITStatus$266 ==.
                                    815 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 369: itstatus = (uint8_t)(TIM4->SR1 & (uint8_t)TIM4_IT);
      000224 C6 53 44         [ 1]  816 	ld	a, 0x5344
      000227 88               [ 1]  817 	push	a
                           000228   818 	Sstm8s_tim4$TIM4_GetITStatus$267 ==.
      000228 7B 04            [ 1]  819 	ld	a, (0x04, sp)
      00022A 6B 02            [ 1]  820 	ld	(0x02, sp), a
      00022C 84               [ 1]  821 	pop	a
                           00022D   822 	Sstm8s_tim4$TIM4_GetITStatus$268 ==.
      00022D 14 01            [ 1]  823 	and	a, (0x01, sp)
      00022F 6B 02            [ 1]  824 	ld	(0x02, sp), a
                           000231   825 	Sstm8s_tim4$TIM4_GetITStatus$269 ==.
                                    826 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 371: itenable = (uint8_t)(TIM4->IER & (uint8_t)TIM4_IT);
      000231 C6 53 43         [ 1]  827 	ld	a, 0x5343
      000234 14 01            [ 1]  828 	and	a, (0x01, sp)
                           000236   829 	Sstm8s_tim4$TIM4_GetITStatus$270 ==.
                                    830 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 373: if ((itstatus != (uint8_t)RESET ) && (itenable != (uint8_t)RESET ))
      000236 0D 02            [ 1]  831 	tnz	(0x02, sp)
      000238 27 06            [ 1]  832 	jreq	00102$
      00023A 4D               [ 1]  833 	tnz	a
      00023B 27 03            [ 1]  834 	jreq	00102$
                           00023D   835 	Sstm8s_tim4$TIM4_GetITStatus$271 ==.
                           00023D   836 	Sstm8s_tim4$TIM4_GetITStatus$272 ==.
                                    837 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 375: bitstatus = (ITStatus)SET;
      00023D A6 01            [ 1]  838 	ld	a, #0x01
                           00023F   839 	Sstm8s_tim4$TIM4_GetITStatus$273 ==.
                           00023F   840 	Sstm8s_tim4$TIM4_GetITStatus$274 ==.
                           00023F   841 	Sstm8s_tim4$TIM4_GetITStatus$275 ==.
                                    842 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 379: bitstatus = (ITStatus)RESET;
                           00023F   843 	Sstm8s_tim4$TIM4_GetITStatus$276 ==.
      00023F 21                     844 	.byte 0x21
      000240                        845 00102$:
      000240 4F               [ 1]  846 	clr	a
      000241                        847 00103$:
                           000241   848 	Sstm8s_tim4$TIM4_GetITStatus$277 ==.
                                    849 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 381: return ((ITStatus)bitstatus);
                           000241   850 	Sstm8s_tim4$TIM4_GetITStatus$278 ==.
                                    851 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 382: }
      000241 5B 03            [ 2]  852 	addw	sp, #3
                           000243   853 	Sstm8s_tim4$TIM4_GetITStatus$279 ==.
                           000243   854 	Sstm8s_tim4$TIM4_GetITStatus$280 ==.
                           000243   855 	XG$TIM4_GetITStatus$0$0 ==.
      000243 81               [ 4]  856 	ret
                           000244   857 	Sstm8s_tim4$TIM4_GetITStatus$281 ==.
                           000244   858 	Sstm8s_tim4$TIM4_ClearITPendingBit$282 ==.
                                    859 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 391: void TIM4_ClearITPendingBit(TIM4_IT_TypeDef TIM4_IT)
                                    860 ;	-----------------------------------------
                                    861 ;	 function TIM4_ClearITPendingBit
                                    862 ;	-----------------------------------------
      000244                        863 _TIM4_ClearITPendingBit:
                           000244   864 	Sstm8s_tim4$TIM4_ClearITPendingBit$283 ==.
                           000244   865 	Sstm8s_tim4$TIM4_ClearITPendingBit$284 ==.
                                    866 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 394: assert_param(IS_TIM4_IT_OK(TIM4_IT));
      000244 4D               [ 1]  867 	tnz	a
      000245 26 0E            [ 1]  868 	jrne	00104$
      000247 88               [ 1]  869 	push	a
                           000248   870 	Sstm8s_tim4$TIM4_ClearITPendingBit$285 ==.
      000248 4B 8A            [ 1]  871 	push	#0x8a
                           00024A   872 	Sstm8s_tim4$TIM4_ClearITPendingBit$286 ==.
      00024A 4B 01            [ 1]  873 	push	#0x01
                           00024C   874 	Sstm8s_tim4$TIM4_ClearITPendingBit$287 ==.
      00024C 5F               [ 1]  875 	clrw	x
      00024D 89               [ 2]  876 	pushw	x
                           00024E   877 	Sstm8s_tim4$TIM4_ClearITPendingBit$288 ==.
      00024E AEr00r00         [ 2]  878 	ldw	x, #(___str_0+0)
      000251 CDr00r00         [ 4]  879 	call	_assert_failed
                           000254   880 	Sstm8s_tim4$TIM4_ClearITPendingBit$289 ==.
      000254 84               [ 1]  881 	pop	a
                           000255   882 	Sstm8s_tim4$TIM4_ClearITPendingBit$290 ==.
      000255                        883 00104$:
                           000255   884 	Sstm8s_tim4$TIM4_ClearITPendingBit$291 ==.
                                    885 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 397: TIM4->SR1 = (uint8_t)(~TIM4_IT);
      000255 43               [ 1]  886 	cpl	a
      000256 C7 53 44         [ 1]  887 	ld	0x5344, a
                           000259   888 	Sstm8s_tim4$TIM4_ClearITPendingBit$292 ==.
                                    889 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c: 398: }
                           000259   890 	Sstm8s_tim4$TIM4_ClearITPendingBit$293 ==.
                           000259   891 	XG$TIM4_ClearITPendingBit$0$0 ==.
      000259 81               [ 4]  892 	ret
                           00025A   893 	Sstm8s_tim4$TIM4_ClearITPendingBit$294 ==.
                                    894 	.area CODE
                                    895 	.area CONST
                           000000   896 Fstm8s_tim4$__str_0$0_0$0 == .
                                    897 	.area CONST
      000000                        898 ___str_0:
      000000 2E 2F 53 54 4D 38 53   899 	.ascii "./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/s"
             5F 53 74 64 50 65 72
             69 70 68 5F 4C 69 62
             2F 4C 69 62 72 61 72
             69 65 73 2F 53 54 4D
             38 53 5F 53 74 64 50
             65 72 69 70 68 5F 44
             72 69 76 65 72 2F 73
             72 63 2F 73
      00003C 74 6D 38 73 5F 74 69   900 	.ascii "tm8s_tim4.c"
             6D 34 2E 63
      000047 00                     901 	.db 0x00
                                    902 	.area CODE
                                    903 	.area INITIALIZER
                                    904 	.area CABS (ABS)
                                    905 
                                    906 	.area .debug_line (NOLOAD)
      000000 00 00 05 1F            907 	.dw	0,Ldebug_line_end-Ldebug_line_start
      000004                        908 Ldebug_line_start:
      000004 00 02                  909 	.dw	2
      000006 00 00 00 B5            910 	.dw	0,Ldebug_line_stmt-6-Ldebug_line_start
      00000A 01                     911 	.db	1
      00000B 01                     912 	.db	1
      00000C FB                     913 	.db	-5
      00000D 0F                     914 	.db	15
      00000E 0A                     915 	.db	10
      00000F 00                     916 	.db	0
      000010 01                     917 	.db	1
      000011 01                     918 	.db	1
      000012 01                     919 	.db	1
      000013 01                     920 	.db	1
      000014 00                     921 	.db	0
      000015 00                     922 	.db	0
      000016 00                     923 	.db	0
      000017 01                     924 	.db	1
      000018 44 3A 5C 5C 53 6F 66   925 	.ascii "D:\\Software\\Work\\SDCC\\bin\\..\\include\\stm8"
             74 77 61 72 65 5C 5C
             57 6F 72 6B 5C 5C 53
             44 43 43 5C 08 69 6E
             5C 5C 2E 2E 5C 5C 69
             6E 63 6C 75 64 65 5C
             5C 73 74 6D 38
      000047 00                     926 	.db	0
      000048 44 3A 5C 5C 53 6F 66   927 	.ascii "D:\\Software\\Work\\SDCC\\bin\\..\\include"
             74 77 61 72 65 5C 5C
             57 6F 72 6B 5C 5C 53
             44 43 43 5C 08 69 6E
             5C 5C 2E 2E 5C 5C 69
             6E 63 6C 75 64 65
      000071 00                     928 	.db	0
      000072 00                     929 	.db	0
      000073 2E 2F 53 54 4D 38 53   930 	.ascii "./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c"
             5F 53 74 64 50 65 72
             69 70 68 5F 4C 69 62
             2F 4C 69 62 72 61 72
             69 65 73 2F 53 54 4D
             38 53 5F 53 74 64 50
             65 72 69 70 68 5F 44
             72 69 76 65 72 2F 73
             72 63 2F 73 74 6D 38
             73 5F 74 69 6D 34 2E
             63
      0000BA 00                     931 	.db	0
      0000BB 00                     932 	.uleb128	0
      0000BC 00                     933 	.uleb128	0
      0000BD 00                     934 	.uleb128	0
      0000BE 00                     935 	.db	0
      0000BF                        936 Ldebug_line_stmt:
      0000BF 00                     937 	.db	0
      0000C0 05                     938 	.uleb128	5
      0000C1 02                     939 	.db	2
      0000C2 00 00r00r00            940 	.dw	0,(Sstm8s_tim4$TIM4_DeInit$0)
      0000C6 03                     941 	.db	3
      0000C7 30                     942 	.sleb128	48
      0000C8 01                     943 	.db	1
      0000C9 00                     944 	.db	0
      0000CA 05                     945 	.uleb128	5
      0000CB 02                     946 	.db	2
      0000CC 00 00r00r00            947 	.dw	0,(Sstm8s_tim4$TIM4_DeInit$2)
      0000D0 03                     948 	.db	3
      0000D1 02                     949 	.sleb128	2
      0000D2 01                     950 	.db	1
      0000D3 00                     951 	.db	0
      0000D4 05                     952 	.uleb128	5
      0000D5 02                     953 	.db	2
      0000D6 00 00r00r04            954 	.dw	0,(Sstm8s_tim4$TIM4_DeInit$3)
      0000DA 03                     955 	.db	3
      0000DB 01                     956 	.sleb128	1
      0000DC 01                     957 	.db	1
      0000DD 00                     958 	.db	0
      0000DE 05                     959 	.uleb128	5
      0000DF 02                     960 	.db	2
      0000E0 00 00r00r08            961 	.dw	0,(Sstm8s_tim4$TIM4_DeInit$4)
      0000E4 03                     962 	.db	3
      0000E5 01                     963 	.sleb128	1
      0000E6 01                     964 	.db	1
      0000E7 00                     965 	.db	0
      0000E8 05                     966 	.uleb128	5
      0000E9 02                     967 	.db	2
      0000EA 00 00r00r0C            968 	.dw	0,(Sstm8s_tim4$TIM4_DeInit$5)
      0000EE 03                     969 	.db	3
      0000EF 01                     970 	.sleb128	1
      0000F0 01                     971 	.db	1
      0000F1 00                     972 	.db	0
      0000F2 05                     973 	.uleb128	5
      0000F3 02                     974 	.db	2
      0000F4 00 00r00r10            975 	.dw	0,(Sstm8s_tim4$TIM4_DeInit$6)
      0000F8 03                     976 	.db	3
      0000F9 01                     977 	.sleb128	1
      0000FA 01                     978 	.db	1
      0000FB 00                     979 	.db	0
      0000FC 05                     980 	.uleb128	5
      0000FD 02                     981 	.db	2
      0000FE 00 00r00r14            982 	.dw	0,(Sstm8s_tim4$TIM4_DeInit$7)
      000102 03                     983 	.db	3
      000103 01                     984 	.sleb128	1
      000104 01                     985 	.db	1
      000105 00                     986 	.db	0
      000106 05                     987 	.uleb128	5
      000107 02                     988 	.db	2
      000108 00 00r00r18            989 	.dw	0,(Sstm8s_tim4$TIM4_DeInit$8)
      00010C 03                     990 	.db	3
      00010D 01                     991 	.sleb128	1
      00010E 01                     992 	.db	1
      00010F 09                     993 	.db	9
      000110 00 01                  994 	.dw	1+Sstm8s_tim4$TIM4_DeInit$9-Sstm8s_tim4$TIM4_DeInit$8
      000112 00                     995 	.db	0
      000113 01                     996 	.uleb128	1
      000114 01                     997 	.db	1
      000115 00                     998 	.db	0
      000116 05                     999 	.uleb128	5
      000117 02                    1000 	.db	2
      000118 00 00r00r19           1001 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$11)
      00011C 03                    1002 	.db	3
      00011D C0 00                 1003 	.sleb128	64
      00011F 01                    1004 	.db	1
      000120 00                    1005 	.db	0
      000121 05                    1006 	.uleb128	5
      000122 02                    1007 	.db	2
      000123 00 00r00r19           1008 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$13)
      000127 03                    1009 	.db	3
      000128 03                    1010 	.sleb128	3
      000129 01                    1011 	.db	1
      00012A 00                    1012 	.db	0
      00012B 05                    1013 	.uleb128	5
      00012C 02                    1014 	.db	2
      00012D 00 00r00r46           1015 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$27)
      000131 03                    1016 	.db	3
      000132 02                    1017 	.sleb128	2
      000133 01                    1018 	.db	1
      000134 00                    1019 	.db	0
      000135 05                    1020 	.uleb128	5
      000136 02                    1021 	.db	2
      000137 00 00r00r49           1022 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$28)
      00013B 03                    1023 	.db	3
      00013C 02                    1024 	.sleb128	2
      00013D 01                    1025 	.db	1
      00013E 00                    1026 	.db	0
      00013F 05                    1027 	.uleb128	5
      000140 02                    1028 	.db	2
      000141 00 00r00r4F           1029 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$29)
      000145 03                    1030 	.db	3
      000146 01                    1031 	.sleb128	1
      000147 01                    1032 	.db	1
      000148 00                    1033 	.db	0
      000149 05                    1034 	.uleb128	5
      00014A 02                    1035 	.db	2
      00014B 00 00r00r52           1036 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$33)
      00014F 03                    1037 	.db	3
      000150 08                    1038 	.sleb128	8
      000151 01                    1039 	.db	1
      000152 00                    1040 	.db	0
      000153 05                    1041 	.uleb128	5
      000154 02                    1042 	.db	2
      000155 00 00r00r53           1043 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$36)
      000159 03                    1044 	.db	3
      00015A 03                    1045 	.sleb128	3
      00015B 01                    1046 	.db	1
      00015C 00                    1047 	.db	0
      00015D 05                    1048 	.uleb128	5
      00015E 02                    1049 	.db	2
      00015F 00 00r00r67           1050 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$41)
      000163 03                    1051 	.db	3
      000164 05                    1052 	.sleb128	5
      000165 01                    1053 	.db	1
      000166 00                    1054 	.db	0
      000167 05                    1055 	.uleb128	5
      000168 02                    1056 	.db	2
      000169 00 00r00r6A           1057 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$42)
      00016D 03                    1058 	.db	3
      00016E 7E                    1059 	.sleb128	-2
      00016F 01                    1060 	.db	1
      000170 00                    1061 	.db	0
      000171 05                    1062 	.uleb128	5
      000172 02                    1063 	.db	2
      000173 00 00r00r6E           1064 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$44)
      000177 03                    1065 	.db	3
      000178 02                    1066 	.sleb128	2
      000179 01                    1067 	.db	1
      00017A 00                    1068 	.db	0
      00017B 05                    1069 	.uleb128	5
      00017C 02                    1070 	.db	2
      00017D 00 00r00r75           1071 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$47)
      000181 03                    1072 	.db	3
      000182 04                    1073 	.sleb128	4
      000183 01                    1074 	.db	1
      000184 00                    1075 	.db	0
      000185 05                    1076 	.uleb128	5
      000186 02                    1077 	.db	2
      000187 00 00r00r7A           1078 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$49)
      00018B 03                    1079 	.db	3
      00018C 02                    1080 	.sleb128	2
      00018D 01                    1081 	.db	1
      00018E 09                    1082 	.db	9
      00018F 00 02                 1083 	.dw	1+Sstm8s_tim4$TIM4_Cmd$51-Sstm8s_tim4$TIM4_Cmd$49
      000191 00                    1084 	.db	0
      000192 01                    1085 	.uleb128	1
      000193 01                    1086 	.db	1
      000194 00                    1087 	.db	0
      000195 05                    1088 	.uleb128	5
      000196 02                    1089 	.db	2
      000197 00 00r00r7C           1090 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$53)
      00019B 03                    1091 	.db	3
      00019C EA 00                 1092 	.sleb128	106
      00019E 01                    1093 	.db	1
      00019F 00                    1094 	.db	0
      0001A0 05                    1095 	.uleb128	5
      0001A1 02                    1096 	.db	2
      0001A2 00 00r00r7D           1097 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$56)
      0001A6 03                    1098 	.db	3
      0001A7 03                    1099 	.sleb128	3
      0001A8 01                    1100 	.db	1
      0001A9 00                    1101 	.db	0
      0001AA 05                    1102 	.uleb128	5
      0001AB 02                    1103 	.db	2
      0001AC 00 00r00r8D           1104 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$61)
      0001B0 03                    1105 	.db	3
      0001B1 01                    1106 	.sleb128	1
      0001B2 01                    1107 	.db	1
      0001B3 00                    1108 	.db	0
      0001B4 05                    1109 	.uleb128	5
      0001B5 02                    1110 	.db	2
      0001B6 00 00r00rA1           1111 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$66)
      0001BA 03                    1112 	.db	3
      0001BB 05                    1113 	.sleb128	5
      0001BC 01                    1114 	.db	1
      0001BD 00                    1115 	.db	0
      0001BE 05                    1116 	.uleb128	5
      0001BF 02                    1117 	.db	2
      0001C0 00 00r00rA6           1118 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$67)
      0001C4 03                    1119 	.db	3
      0001C5 7D                    1120 	.sleb128	-3
      0001C6 01                    1121 	.db	1
      0001C7 00                    1122 	.db	0
      0001C8 05                    1123 	.uleb128	5
      0001C9 02                    1124 	.db	2
      0001CA 00 00r00rAA           1125 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$69)
      0001CE 03                    1126 	.db	3
      0001CF 03                    1127 	.sleb128	3
      0001D0 01                    1128 	.db	1
      0001D1 00                    1129 	.db	0
      0001D2 05                    1130 	.uleb128	5
      0001D3 02                    1131 	.db	2
      0001D4 00 00r00rB3           1132 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$72)
      0001D8 03                    1133 	.db	3
      0001D9 05                    1134 	.sleb128	5
      0001DA 01                    1135 	.db	1
      0001DB 00                    1136 	.db	0
      0001DC 05                    1137 	.uleb128	5
      0001DD 02                    1138 	.db	2
      0001DE 00 00r00rBB           1139 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$74)
      0001E2 03                    1140 	.db	3
      0001E3 02                    1141 	.sleb128	2
      0001E4 01                    1142 	.db	1
      0001E5 00                    1143 	.db	0
      0001E6 05                    1144 	.uleb128	5
      0001E7 02                    1145 	.db	2
      0001E8 00 00r00rBF           1146 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$79)
      0001EC 03                    1147 	.db	3
      0001ED 08                    1148 	.sleb128	8
      0001EE 01                    1149 	.db	1
      0001EF 00                    1150 	.db	0
      0001F0 05                    1151 	.uleb128	5
      0001F1 02                    1152 	.db	2
      0001F2 00 00r00rC0           1153 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$82)
      0001F6 03                    1154 	.db	3
      0001F7 03                    1155 	.sleb128	3
      0001F8 01                    1156 	.db	1
      0001F9 00                    1157 	.db	0
      0001FA 05                    1158 	.uleb128	5
      0001FB 02                    1159 	.db	2
      0001FC 00 00r00rD4           1160 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$87)
      000200 03                    1161 	.db	3
      000201 05                    1162 	.sleb128	5
      000202 01                    1163 	.db	1
      000203 00                    1164 	.db	0
      000204 05                    1165 	.uleb128	5
      000205 02                    1166 	.db	2
      000206 00 00r00rD7           1167 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$88)
      00020A 03                    1168 	.db	3
      00020B 7E                    1169 	.sleb128	-2
      00020C 01                    1170 	.db	1
      00020D 00                    1171 	.db	0
      00020E 05                    1172 	.uleb128	5
      00020F 02                    1173 	.db	2
      000210 00 00r00rDB           1174 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$90)
      000214 03                    1175 	.db	3
      000215 02                    1176 	.sleb128	2
      000216 01                    1177 	.db	1
      000217 00                    1178 	.db	0
      000218 05                    1179 	.uleb128	5
      000219 02                    1180 	.db	2
      00021A 00 00r00rE2           1181 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$93)
      00021E 03                    1182 	.db	3
      00021F 04                    1183 	.sleb128	4
      000220 01                    1184 	.db	1
      000221 00                    1185 	.db	0
      000222 05                    1186 	.uleb128	5
      000223 02                    1187 	.db	2
      000224 00 00r00rE7           1188 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$95)
      000228 03                    1189 	.db	3
      000229 02                    1190 	.sleb128	2
      00022A 01                    1191 	.db	1
      00022B 09                    1192 	.db	9
      00022C 00 02                 1193 	.dw	1+Sstm8s_tim4$TIM4_UpdateDisableConfig$97-Sstm8s_tim4$TIM4_UpdateDisableConfig$95
      00022E 00                    1194 	.db	0
      00022F 01                    1195 	.uleb128	1
      000230 01                    1196 	.db	1
      000231 00                    1197 	.db	0
      000232 05                    1198 	.uleb128	5
      000233 02                    1199 	.db	2
      000234 00 00r00rE9           1200 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$99)
      000238 03                    1201 	.db	3
      000239 9A 01                 1202 	.sleb128	154
      00023B 01                    1203 	.db	1
      00023C 00                    1204 	.db	0
      00023D 05                    1205 	.uleb128	5
      00023E 02                    1206 	.db	2
      00023F 00 00r00rEA           1207 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$102)
      000243 03                    1208 	.db	3
      000244 03                    1209 	.sleb128	3
      000245 01                    1210 	.db	1
      000246 00                    1211 	.db	0
      000247 05                    1212 	.uleb128	5
      000248 02                    1213 	.db	2
      000249 00 00r00rFE           1214 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$107)
      00024D 03                    1215 	.db	3
      00024E 05                    1216 	.sleb128	5
      00024F 01                    1217 	.db	1
      000250 00                    1218 	.db	0
      000251 05                    1219 	.uleb128	5
      000252 02                    1220 	.db	2
      000253 00 00r01r01           1221 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$108)
      000257 03                    1222 	.db	3
      000258 7E                    1223 	.sleb128	-2
      000259 01                    1224 	.db	1
      00025A 00                    1225 	.db	0
      00025B 05                    1226 	.uleb128	5
      00025C 02                    1227 	.db	2
      00025D 00 00r01r05           1228 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$110)
      000261 03                    1229 	.db	3
      000262 02                    1230 	.sleb128	2
      000263 01                    1231 	.db	1
      000264 00                    1232 	.db	0
      000265 05                    1233 	.uleb128	5
      000266 02                    1234 	.db	2
      000267 00 00r01r0C           1235 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$113)
      00026B 03                    1236 	.db	3
      00026C 04                    1237 	.sleb128	4
      00026D 01                    1238 	.db	1
      00026E 00                    1239 	.db	0
      00026F 05                    1240 	.uleb128	5
      000270 02                    1241 	.db	2
      000271 00 00r01r11           1242 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$115)
      000275 03                    1243 	.db	3
      000276 02                    1244 	.sleb128	2
      000277 01                    1245 	.db	1
      000278 09                    1246 	.db	9
      000279 00 02                 1247 	.dw	1+Sstm8s_tim4$TIM4_UpdateRequestConfig$117-Sstm8s_tim4$TIM4_UpdateRequestConfig$115
      00027B 00                    1248 	.db	0
      00027C 01                    1249 	.uleb128	1
      00027D 01                    1250 	.db	1
      00027E 00                    1251 	.db	0
      00027F 05                    1252 	.uleb128	5
      000280 02                    1253 	.db	2
      000281 00 00r01r13           1254 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$119)
      000285 03                    1255 	.db	3
      000286 B2 01                 1256 	.sleb128	178
      000288 01                    1257 	.db	1
      000289 00                    1258 	.db	0
      00028A 05                    1259 	.uleb128	5
      00028B 02                    1260 	.db	2
      00028C 00 00r01r14           1261 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$122)
      000290 03                    1262 	.db	3
      000291 03                    1263 	.sleb128	3
      000292 01                    1264 	.db	1
      000293 00                    1265 	.db	0
      000294 05                    1266 	.uleb128	5
      000295 02                    1267 	.db	2
      000296 00 00r01r28           1268 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$127)
      00029A 03                    1269 	.db	3
      00029B 05                    1270 	.sleb128	5
      00029C 01                    1271 	.db	1
      00029D 00                    1272 	.db	0
      00029E 05                    1273 	.uleb128	5
      00029F 02                    1274 	.db	2
      0002A0 00 00r01r2B           1275 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$128)
      0002A4 03                    1276 	.db	3
      0002A5 7E                    1277 	.sleb128	-2
      0002A6 01                    1278 	.db	1
      0002A7 00                    1279 	.db	0
      0002A8 05                    1280 	.uleb128	5
      0002A9 02                    1281 	.db	2
      0002AA 00 00r01r2F           1282 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$130)
      0002AE 03                    1283 	.db	3
      0002AF 02                    1284 	.sleb128	2
      0002B0 01                    1285 	.db	1
      0002B1 00                    1286 	.db	0
      0002B2 05                    1287 	.uleb128	5
      0002B3 02                    1288 	.db	2
      0002B4 00 00r01r36           1289 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$133)
      0002B8 03                    1290 	.db	3
      0002B9 04                    1291 	.sleb128	4
      0002BA 01                    1292 	.db	1
      0002BB 00                    1293 	.db	0
      0002BC 05                    1294 	.uleb128	5
      0002BD 02                    1295 	.db	2
      0002BE 00 00r01r3B           1296 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$135)
      0002C2 03                    1297 	.db	3
      0002C3 02                    1298 	.sleb128	2
      0002C4 01                    1299 	.db	1
      0002C5 09                    1300 	.db	9
      0002C6 00 02                 1301 	.dw	1+Sstm8s_tim4$TIM4_SelectOnePulseMode$137-Sstm8s_tim4$TIM4_SelectOnePulseMode$135
      0002C8 00                    1302 	.db	0
      0002C9 01                    1303 	.uleb128	1
      0002CA 01                    1304 	.db	1
      0002CB 00                    1305 	.db	0
      0002CC 05                    1306 	.uleb128	5
      0002CD 02                    1307 	.db	2
      0002CE 00 00r01r3D           1308 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$139)
      0002D2 03                    1309 	.db	3
      0002D3 D6 01                 1310 	.sleb128	214
      0002D5 01                    1311 	.db	1
      0002D6 00                    1312 	.db	0
      0002D7 05                    1313 	.uleb128	5
      0002D8 02                    1314 	.db	2
      0002D9 00 00r01r3D           1315 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$141)
      0002DD 03                    1316 	.db	3
      0002DE 03                    1317 	.sleb128	3
      0002DF 01                    1318 	.db	1
      0002E0 00                    1319 	.db	0
      0002E1 05                    1320 	.uleb128	5
      0002E2 02                    1321 	.db	2
      0002E3 00 00r01r53           1322 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$148)
      0002E7 03                    1323 	.db	3
      0002E8 01                    1324 	.sleb128	1
      0002E9 01                    1325 	.db	1
      0002EA 00                    1326 	.db	0
      0002EB 05                    1327 	.uleb128	5
      0002EC 02                    1328 	.db	2
      0002ED 00 00r01r80           1329 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$162)
      0002F1 03                    1330 	.db	3
      0002F2 03                    1331 	.sleb128	3
      0002F3 01                    1332 	.db	1
      0002F4 00                    1333 	.db	0
      0002F5 05                    1334 	.uleb128	5
      0002F6 02                    1335 	.db	2
      0002F7 00 00r01r83           1336 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$163)
      0002FB 03                    1337 	.db	3
      0002FC 03                    1338 	.sleb128	3
      0002FD 01                    1339 	.db	1
      0002FE 00                    1340 	.db	0
      0002FF 05                    1341 	.uleb128	5
      000300 02                    1342 	.db	2
      000301 00 00r01r88           1343 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$164)
      000305 03                    1344 	.db	3
      000306 01                    1345 	.sleb128	1
      000307 01                    1346 	.db	1
      000308 00                    1347 	.db	0
      000309 05                    1348 	.uleb128	5
      00030A 02                    1349 	.db	2
      00030B 00 00r01r8B           1350 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$168)
      00030F 03                    1351 	.db	3
      000310 08                    1352 	.sleb128	8
      000311 01                    1353 	.db	1
      000312 00                    1354 	.db	0
      000313 05                    1355 	.uleb128	5
      000314 02                    1356 	.db	2
      000315 00 00r01r8C           1357 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$171)
      000319 03                    1358 	.db	3
      00031A 03                    1359 	.sleb128	3
      00031B 01                    1360 	.db	1
      00031C 00                    1361 	.db	0
      00031D 05                    1362 	.uleb128	5
      00031E 02                    1363 	.db	2
      00031F 00 00r01rA0           1364 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$176)
      000323 03                    1365 	.db	3
      000324 05                    1366 	.sleb128	5
      000325 01                    1367 	.db	1
      000326 00                    1368 	.db	0
      000327 05                    1369 	.uleb128	5
      000328 02                    1370 	.db	2
      000329 00 00r01rA3           1371 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$177)
      00032D 03                    1372 	.db	3
      00032E 7E                    1373 	.sleb128	-2
      00032F 01                    1374 	.db	1
      000330 00                    1375 	.db	0
      000331 05                    1376 	.uleb128	5
      000332 02                    1377 	.db	2
      000333 00 00r01rA7           1378 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$179)
      000337 03                    1379 	.db	3
      000338 02                    1380 	.sleb128	2
      000339 01                    1381 	.db	1
      00033A 00                    1382 	.db	0
      00033B 05                    1383 	.uleb128	5
      00033C 02                    1384 	.db	2
      00033D 00 00r01rAE           1385 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$182)
      000341 03                    1386 	.db	3
      000342 04                    1387 	.sleb128	4
      000343 01                    1388 	.db	1
      000344 00                    1389 	.db	0
      000345 05                    1390 	.uleb128	5
      000346 02                    1391 	.db	2
      000347 00 00r01rB3           1392 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$184)
      00034B 03                    1393 	.db	3
      00034C 02                    1394 	.sleb128	2
      00034D 01                    1395 	.db	1
      00034E 09                    1396 	.db	9
      00034F 00 02                 1397 	.dw	1+Sstm8s_tim4$TIM4_ARRPreloadConfig$186-Sstm8s_tim4$TIM4_ARRPreloadConfig$184
      000351 00                    1398 	.db	0
      000352 01                    1399 	.uleb128	1
      000353 01                    1400 	.db	1
      000354 00                    1401 	.db	0
      000355 05                    1402 	.uleb128	5
      000356 02                    1403 	.db	2
      000357 00 00r01rB5           1404 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$188)
      00035B 03                    1405 	.db	3
      00035C 80 02                 1406 	.sleb128	256
      00035E 01                    1407 	.db	1
      00035F 00                    1408 	.db	0
      000360 05                    1409 	.uleb128	5
      000361 02                    1410 	.db	2
      000362 00 00r01rB5           1411 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$190)
      000366 03                    1412 	.db	3
      000367 03                    1413 	.sleb128	3
      000368 01                    1414 	.db	1
      000369 00                    1415 	.db	0
      00036A 05                    1416 	.uleb128	5
      00036B 02                    1417 	.db	2
      00036C 00 00r01rC6           1418 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$197)
      000370 03                    1419 	.db	3
      000371 03                    1420 	.sleb128	3
      000372 01                    1421 	.db	1
      000373 00                    1422 	.db	0
      000374 05                    1423 	.uleb128	5
      000375 02                    1424 	.db	2
      000376 00 00r01rC9           1425 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$198)
      00037A 03                    1426 	.db	3
      00037B 01                    1427 	.sleb128	1
      00037C 01                    1428 	.db	1
      00037D 09                    1429 	.db	9
      00037E 00 01                 1430 	.dw	1+Sstm8s_tim4$TIM4_GenerateEvent$199-Sstm8s_tim4$TIM4_GenerateEvent$198
      000380 00                    1431 	.db	0
      000381 01                    1432 	.uleb128	1
      000382 01                    1433 	.db	1
      000383 00                    1434 	.db	0
      000384 05                    1435 	.uleb128	5
      000385 02                    1436 	.db	2
      000386 00 00r01rCA           1437 	.dw	0,(Sstm8s_tim4$TIM4_SetCounter$201)
      00038A 03                    1438 	.db	3
      00038B 8F 02                 1439 	.sleb128	271
      00038D 01                    1440 	.db	1
      00038E 00                    1441 	.db	0
      00038F 05                    1442 	.uleb128	5
      000390 02                    1443 	.db	2
      000391 00 00r01rCA           1444 	.dw	0,(Sstm8s_tim4$TIM4_SetCounter$203)
      000395 03                    1445 	.db	3
      000396 03                    1446 	.sleb128	3
      000397 01                    1447 	.db	1
      000398 00                    1448 	.db	0
      000399 05                    1449 	.uleb128	5
      00039A 02                    1450 	.db	2
      00039B 00 00r01rCD           1451 	.dw	0,(Sstm8s_tim4$TIM4_SetCounter$204)
      00039F 03                    1452 	.db	3
      0003A0 01                    1453 	.sleb128	1
      0003A1 01                    1454 	.db	1
      0003A2 09                    1455 	.db	9
      0003A3 00 01                 1456 	.dw	1+Sstm8s_tim4$TIM4_SetCounter$205-Sstm8s_tim4$TIM4_SetCounter$204
      0003A5 00                    1457 	.db	0
      0003A6 01                    1458 	.uleb128	1
      0003A7 01                    1459 	.db	1
      0003A8 00                    1460 	.db	0
      0003A9 05                    1461 	.uleb128	5
      0003AA 02                    1462 	.db	2
      0003AB 00 00r01rCE           1463 	.dw	0,(Sstm8s_tim4$TIM4_SetAutoreload$207)
      0003AF 03                    1464 	.db	3
      0003B0 9B 02                 1465 	.sleb128	283
      0003B2 01                    1466 	.db	1
      0003B3 00                    1467 	.db	0
      0003B4 05                    1468 	.uleb128	5
      0003B5 02                    1469 	.db	2
      0003B6 00 00r01rCE           1470 	.dw	0,(Sstm8s_tim4$TIM4_SetAutoreload$209)
      0003BA 03                    1471 	.db	3
      0003BB 03                    1472 	.sleb128	3
      0003BC 01                    1473 	.db	1
      0003BD 00                    1474 	.db	0
      0003BE 05                    1475 	.uleb128	5
      0003BF 02                    1476 	.db	2
      0003C0 00 00r01rD1           1477 	.dw	0,(Sstm8s_tim4$TIM4_SetAutoreload$210)
      0003C4 03                    1478 	.db	3
      0003C5 01                    1479 	.sleb128	1
      0003C6 01                    1480 	.db	1
      0003C7 09                    1481 	.db	9
      0003C8 00 01                 1482 	.dw	1+Sstm8s_tim4$TIM4_SetAutoreload$211-Sstm8s_tim4$TIM4_SetAutoreload$210
      0003CA 00                    1483 	.db	0
      0003CB 01                    1484 	.uleb128	1
      0003CC 01                    1485 	.db	1
      0003CD 00                    1486 	.db	0
      0003CE 05                    1487 	.uleb128	5
      0003CF 02                    1488 	.db	2
      0003D0 00 00r01rD2           1489 	.dw	0,(Sstm8s_tim4$TIM4_GetCounter$213)
      0003D4 03                    1490 	.db	3
      0003D5 A6 02                 1491 	.sleb128	294
      0003D7 01                    1492 	.db	1
      0003D8 00                    1493 	.db	0
      0003D9 05                    1494 	.uleb128	5
      0003DA 02                    1495 	.db	2
      0003DB 00 00r01rD2           1496 	.dw	0,(Sstm8s_tim4$TIM4_GetCounter$215)
      0003DF 03                    1497 	.db	3
      0003E0 03                    1498 	.sleb128	3
      0003E1 01                    1499 	.db	1
      0003E2 00                    1500 	.db	0
      0003E3 05                    1501 	.uleb128	5
      0003E4 02                    1502 	.db	2
      0003E5 00 00r01rD5           1503 	.dw	0,(Sstm8s_tim4$TIM4_GetCounter$216)
      0003E9 03                    1504 	.db	3
      0003EA 01                    1505 	.sleb128	1
      0003EB 01                    1506 	.db	1
      0003EC 09                    1507 	.db	9
      0003ED 00 01                 1508 	.dw	1+Sstm8s_tim4$TIM4_GetCounter$217-Sstm8s_tim4$TIM4_GetCounter$216
      0003EF 00                    1509 	.db	0
      0003F0 01                    1510 	.uleb128	1
      0003F1 01                    1511 	.db	1
      0003F2 00                    1512 	.db	0
      0003F3 05                    1513 	.uleb128	5
      0003F4 02                    1514 	.db	2
      0003F5 00 00r01rD6           1515 	.dw	0,(Sstm8s_tim4$TIM4_GetPrescaler$219)
      0003F9 03                    1516 	.db	3
      0003FA B1 02                 1517 	.sleb128	305
      0003FC 01                    1518 	.db	1
      0003FD 00                    1519 	.db	0
      0003FE 05                    1520 	.uleb128	5
      0003FF 02                    1521 	.db	2
      000400 00 00r01rD6           1522 	.dw	0,(Sstm8s_tim4$TIM4_GetPrescaler$221)
      000404 03                    1523 	.db	3
      000405 03                    1524 	.sleb128	3
      000406 01                    1525 	.db	1
      000407 00                    1526 	.db	0
      000408 05                    1527 	.uleb128	5
      000409 02                    1528 	.db	2
      00040A 00 00r01rD9           1529 	.dw	0,(Sstm8s_tim4$TIM4_GetPrescaler$222)
      00040E 03                    1530 	.db	3
      00040F 01                    1531 	.sleb128	1
      000410 01                    1532 	.db	1
      000411 09                    1533 	.db	9
      000412 00 01                 1534 	.dw	1+Sstm8s_tim4$TIM4_GetPrescaler$223-Sstm8s_tim4$TIM4_GetPrescaler$222
      000414 00                    1535 	.db	0
      000415 01                    1536 	.uleb128	1
      000416 01                    1537 	.db	1
      000417 00                    1538 	.db	0
      000418 05                    1539 	.uleb128	5
      000419 02                    1540 	.db	2
      00041A 00 00r01rDA           1541 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$225)
      00041E 03                    1542 	.db	3
      00041F BE 02                 1543 	.sleb128	318
      000421 01                    1544 	.db	1
      000422 00                    1545 	.db	0
      000423 05                    1546 	.uleb128	5
      000424 02                    1547 	.db	2
      000425 00 00r01rDB           1548 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$228)
      000429 03                    1549 	.db	3
      00042A 05                    1550 	.sleb128	5
      00042B 01                    1551 	.db	1
      00042C 00                    1552 	.db	0
      00042D 05                    1553 	.uleb128	5
      00042E 02                    1554 	.db	2
      00042F 00 00r01rEB           1555 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$233)
      000433 03                    1556 	.db	3
      000434 02                    1557 	.sleb128	2
      000435 01                    1558 	.db	1
      000436 00                    1559 	.db	0
      000437 05                    1560 	.uleb128	5
      000438 02                    1561 	.db	2
      000439 00 00r01rF6           1562 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$235)
      00043D 03                    1563 	.db	3
      00043E 02                    1564 	.sleb128	2
      00043F 01                    1565 	.db	1
      000440 00                    1566 	.db	0
      000441 05                    1567 	.uleb128	5
      000442 02                    1568 	.db	2
      000443 00 00r01rF8           1569 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$238)
      000447 03                    1570 	.db	3
      000448 04                    1571 	.sleb128	4
      000449 01                    1572 	.db	1
      00044A 00                    1573 	.db	0
      00044B 05                    1574 	.uleb128	5
      00044C 02                    1575 	.db	2
      00044D 00 00r01rFA           1576 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$240)
      000451 03                    1577 	.db	3
      000452 02                    1578 	.sleb128	2
      000453 01                    1579 	.db	1
      000454 00                    1580 	.db	0
      000455 05                    1581 	.uleb128	5
      000456 02                    1582 	.db	2
      000457 00 00r01rFA           1583 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$241)
      00045B 03                    1584 	.db	3
      00045C 01                    1585 	.sleb128	1
      00045D 01                    1586 	.db	1
      00045E 09                    1587 	.db	9
      00045F 00 02                 1588 	.dw	1+Sstm8s_tim4$TIM4_GetFlagStatus$243-Sstm8s_tim4$TIM4_GetFlagStatus$241
      000461 00                    1589 	.db	0
      000462 01                    1590 	.uleb128	1
      000463 01                    1591 	.db	1
      000464 00                    1592 	.db	0
      000465 05                    1593 	.uleb128	5
      000466 02                    1594 	.db	2
      000467 00 00r01rFC           1595 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$245)
      00046B 03                    1596 	.db	3
      00046C D7 02                 1597 	.sleb128	343
      00046E 01                    1598 	.db	1
      00046F 00                    1599 	.db	0
      000470 05                    1600 	.uleb128	5
      000471 02                    1601 	.db	2
      000472 00 00r01rFC           1602 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$247)
      000476 03                    1603 	.db	3
      000477 03                    1604 	.sleb128	3
      000478 01                    1605 	.db	1
      000479 00                    1606 	.db	0
      00047A 05                    1607 	.uleb128	5
      00047B 02                    1608 	.db	2
      00047C 00 00r02r0D           1609 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$254)
      000480 03                    1610 	.db	3
      000481 03                    1611 	.sleb128	3
      000482 01                    1612 	.db	1
      000483 00                    1613 	.db	0
      000484 05                    1614 	.uleb128	5
      000485 02                    1615 	.db	2
      000486 00 00r02r11           1616 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$255)
      00048A 03                    1617 	.db	3
      00048B 01                    1618 	.sleb128	1
      00048C 01                    1619 	.db	1
      00048D 09                    1620 	.db	9
      00048E 00 01                 1621 	.dw	1+Sstm8s_tim4$TIM4_ClearFlag$256-Sstm8s_tim4$TIM4_ClearFlag$255
      000490 00                    1622 	.db	0
      000491 01                    1623 	.uleb128	1
      000492 01                    1624 	.db	1
      000493 00                    1625 	.db	0
      000494 05                    1626 	.uleb128	5
      000495 02                    1627 	.db	2
      000496 00 00r02r12           1628 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$258)
      00049A 03                    1629 	.db	3
      00049B E7 02                 1630 	.sleb128	359
      00049D 01                    1631 	.db	1
      00049E 00                    1632 	.db	0
      00049F 05                    1633 	.uleb128	5
      0004A0 02                    1634 	.db	2
      0004A1 00 00r02r14           1635 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$261)
      0004A5 03                    1636 	.db	3
      0004A6 07                    1637 	.sleb128	7
      0004A7 01                    1638 	.db	1
      0004A8 00                    1639 	.db	0
      0004A9 05                    1640 	.uleb128	5
      0004AA 02                    1641 	.db	2
      0004AB 00 00r02r24           1642 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$266)
      0004AF 03                    1643 	.db	3
      0004B0 02                    1644 	.sleb128	2
      0004B1 01                    1645 	.db	1
      0004B2 00                    1646 	.db	0
      0004B3 05                    1647 	.uleb128	5
      0004B4 02                    1648 	.db	2
      0004B5 00 00r02r31           1649 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$269)
      0004B9 03                    1650 	.db	3
      0004BA 02                    1651 	.sleb128	2
      0004BB 01                    1652 	.db	1
      0004BC 00                    1653 	.db	0
      0004BD 05                    1654 	.uleb128	5
      0004BE 02                    1655 	.db	2
      0004BF 00 00r02r36           1656 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$270)
      0004C3 03                    1657 	.db	3
      0004C4 02                    1658 	.sleb128	2
      0004C5 01                    1659 	.db	1
      0004C6 00                    1660 	.db	0
      0004C7 05                    1661 	.uleb128	5
      0004C8 02                    1662 	.db	2
      0004C9 00 00r02r3D           1663 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$272)
      0004CD 03                    1664 	.db	3
      0004CE 02                    1665 	.sleb128	2
      0004CF 01                    1666 	.db	1
      0004D0 00                    1667 	.db	0
      0004D1 05                    1668 	.uleb128	5
      0004D2 02                    1669 	.db	2
      0004D3 00 00r02r3F           1670 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$275)
      0004D7 03                    1671 	.db	3
      0004D8 04                    1672 	.sleb128	4
      0004D9 01                    1673 	.db	1
      0004DA 00                    1674 	.db	0
      0004DB 05                    1675 	.uleb128	5
      0004DC 02                    1676 	.db	2
      0004DD 00 00r02r41           1677 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$277)
      0004E1 03                    1678 	.db	3
      0004E2 02                    1679 	.sleb128	2
      0004E3 01                    1680 	.db	1
      0004E4 00                    1681 	.db	0
      0004E5 05                    1682 	.uleb128	5
      0004E6 02                    1683 	.db	2
      0004E7 00 00r02r41           1684 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$278)
      0004EB 03                    1685 	.db	3
      0004EC 01                    1686 	.sleb128	1
      0004ED 01                    1687 	.db	1
      0004EE 09                    1688 	.db	9
      0004EF 00 03                 1689 	.dw	1+Sstm8s_tim4$TIM4_GetITStatus$280-Sstm8s_tim4$TIM4_GetITStatus$278
      0004F1 00                    1690 	.db	0
      0004F2 01                    1691 	.uleb128	1
      0004F3 01                    1692 	.db	1
      0004F4 00                    1693 	.db	0
      0004F5 05                    1694 	.uleb128	5
      0004F6 02                    1695 	.db	2
      0004F7 00 00r02r44           1696 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$282)
      0004FB 03                    1697 	.db	3
      0004FC 86 03                 1698 	.sleb128	390
      0004FE 01                    1699 	.db	1
      0004FF 00                    1700 	.db	0
      000500 05                    1701 	.uleb128	5
      000501 02                    1702 	.db	2
      000502 00 00r02r44           1703 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$284)
      000506 03                    1704 	.db	3
      000507 03                    1705 	.sleb128	3
      000508 01                    1706 	.db	1
      000509 00                    1707 	.db	0
      00050A 05                    1708 	.uleb128	5
      00050B 02                    1709 	.db	2
      00050C 00 00r02r55           1710 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$291)
      000510 03                    1711 	.db	3
      000511 03                    1712 	.sleb128	3
      000512 01                    1713 	.db	1
      000513 00                    1714 	.db	0
      000514 05                    1715 	.uleb128	5
      000515 02                    1716 	.db	2
      000516 00 00r02r59           1717 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$292)
      00051A 03                    1718 	.db	3
      00051B 01                    1719 	.sleb128	1
      00051C 01                    1720 	.db	1
      00051D 09                    1721 	.db	9
      00051E 00 01                 1722 	.dw	1+Sstm8s_tim4$TIM4_ClearITPendingBit$293-Sstm8s_tim4$TIM4_ClearITPendingBit$292
      000520 00                    1723 	.db	0
      000521 01                    1724 	.uleb128	1
      000522 01                    1725 	.db	1
      000523                       1726 Ldebug_line_end:
                                   1727 
                                   1728 	.area .debug_loc (NOLOAD)
      000000                       1729 Ldebug_loc_start:
      000000 00 00r02r55           1730 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$290)
      000004 00 00r02r5A           1731 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$294)
      000008 00 02                 1732 	.dw	2
      00000A 78                    1733 	.db	120
      00000B 01                    1734 	.sleb128	1
      00000C 00 00r02r54           1735 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$289)
      000010 00 00r02r55           1736 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$290)
      000014 00 02                 1737 	.dw	2
      000016 78                    1738 	.db	120
      000017 02                    1739 	.sleb128	2
      000018 00 00r02r4E           1740 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$288)
      00001C 00 00r02r54           1741 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$289)
      000020 00 02                 1742 	.dw	2
      000022 78                    1743 	.db	120
      000023 06                    1744 	.sleb128	6
      000024 00 00r02r4C           1745 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$287)
      000028 00 00r02r4E           1746 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$288)
      00002C 00 02                 1747 	.dw	2
      00002E 78                    1748 	.db	120
      00002F 04                    1749 	.sleb128	4
      000030 00 00r02r4A           1750 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$286)
      000034 00 00r02r4C           1751 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$287)
      000038 00 02                 1752 	.dw	2
      00003A 78                    1753 	.db	120
      00003B 03                    1754 	.sleb128	3
      00003C 00 00r02r48           1755 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$285)
      000040 00 00r02r4A           1756 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$286)
      000044 00 02                 1757 	.dw	2
      000046 78                    1758 	.db	120
      000047 02                    1759 	.sleb128	2
      000048 00 00r02r44           1760 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$283)
      00004C 00 00r02r48           1761 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$285)
      000050 00 02                 1762 	.dw	2
      000052 78                    1763 	.db	120
      000053 01                    1764 	.sleb128	1
      000054 00 00 00 00           1765 	.dw	0,0
      000058 00 00 00 00           1766 	.dw	0,0
      00005C 00 00r02r43           1767 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$279)
      000060 00 00r02r44           1768 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$281)
      000064 00 02                 1769 	.dw	2
      000066 78                    1770 	.db	120
      000067 01                    1771 	.sleb128	1
      000068 00 00r02r2D           1772 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$268)
      00006C 00 00r02r43           1773 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$279)
      000070 00 02                 1774 	.dw	2
      000072 78                    1775 	.db	120
      000073 04                    1776 	.sleb128	4
      000074 00 00r02r28           1777 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$267)
      000078 00 00r02r2D           1778 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$268)
      00007C 00 02                 1779 	.dw	2
      00007E 78                    1780 	.db	120
      00007F 05                    1781 	.sleb128	5
      000080 00 00r02r24           1782 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$265)
      000084 00 00r02r28           1783 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$267)
      000088 00 02                 1784 	.dw	2
      00008A 78                    1785 	.db	120
      00008B 04                    1786 	.sleb128	4
      00008C 00 00r02r1E           1787 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$264)
      000090 00 00r02r24           1788 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$265)
      000094 00 02                 1789 	.dw	2
      000096 78                    1790 	.db	120
      000097 08                    1791 	.sleb128	8
      000098 00 00r02r1C           1792 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$263)
      00009C 00 00r02r1E           1793 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$264)
      0000A0 00 02                 1794 	.dw	2
      0000A2 78                    1795 	.db	120
      0000A3 06                    1796 	.sleb128	6
      0000A4 00 00r02r1A           1797 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$262)
      0000A8 00 00r02r1C           1798 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$263)
      0000AC 00 02                 1799 	.dw	2
      0000AE 78                    1800 	.db	120
      0000AF 05                    1801 	.sleb128	5
      0000B0 00 00r02r14           1802 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$260)
      0000B4 00 00r02r1A           1803 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$262)
      0000B8 00 02                 1804 	.dw	2
      0000BA 78                    1805 	.db	120
      0000BB 04                    1806 	.sleb128	4
      0000BC 00 00r02r12           1807 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$259)
      0000C0 00 00r02r14           1808 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$260)
      0000C4 00 02                 1809 	.dw	2
      0000C6 78                    1810 	.db	120
      0000C7 01                    1811 	.sleb128	1
      0000C8 00 00 00 00           1812 	.dw	0,0
      0000CC 00 00 00 00           1813 	.dw	0,0
      0000D0 00 00r02r0D           1814 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$253)
      0000D4 00 00r02r12           1815 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$257)
      0000D8 00 02                 1816 	.dw	2
      0000DA 78                    1817 	.db	120
      0000DB 01                    1818 	.sleb128	1
      0000DC 00 00r02r0C           1819 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$252)
      0000E0 00 00r02r0D           1820 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$253)
      0000E4 00 02                 1821 	.dw	2
      0000E6 78                    1822 	.db	120
      0000E7 02                    1823 	.sleb128	2
      0000E8 00 00r02r06           1824 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$251)
      0000EC 00 00r02r0C           1825 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$252)
      0000F0 00 02                 1826 	.dw	2
      0000F2 78                    1827 	.db	120
      0000F3 06                    1828 	.sleb128	6
      0000F4 00 00r02r04           1829 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$250)
      0000F8 00 00r02r06           1830 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$251)
      0000FC 00 02                 1831 	.dw	2
      0000FE 78                    1832 	.db	120
      0000FF 04                    1833 	.sleb128	4
      000100 00 00r02r02           1834 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$249)
      000104 00 00r02r04           1835 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$250)
      000108 00 02                 1836 	.dw	2
      00010A 78                    1837 	.db	120
      00010B 03                    1838 	.sleb128	3
      00010C 00 00r02r00           1839 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$248)
      000110 00 00r02r02           1840 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$249)
      000114 00 02                 1841 	.dw	2
      000116 78                    1842 	.db	120
      000117 02                    1843 	.sleb128	2
      000118 00 00r01rFC           1844 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$246)
      00011C 00 00r02r00           1845 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$248)
      000120 00 02                 1846 	.dw	2
      000122 78                    1847 	.db	120
      000123 01                    1848 	.sleb128	1
      000124 00 00 00 00           1849 	.dw	0,0
      000128 00 00 00 00           1850 	.dw	0,0
      00012C 00 00r01rFB           1851 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$242)
      000130 00 00r01rFC           1852 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$244)
      000134 00 02                 1853 	.dw	2
      000136 78                    1854 	.db	120
      000137 01                    1855 	.sleb128	1
      000138 00 00r01rEB           1856 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$232)
      00013C 00 00r01rFB           1857 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$242)
      000140 00 02                 1858 	.dw	2
      000142 78                    1859 	.db	120
      000143 03                    1860 	.sleb128	3
      000144 00 00r01rE5           1861 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$231)
      000148 00 00r01rEB           1862 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$232)
      00014C 00 02                 1863 	.dw	2
      00014E 78                    1864 	.db	120
      00014F 07                    1865 	.sleb128	7
      000150 00 00r01rE3           1866 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$230)
      000154 00 00r01rE5           1867 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$231)
      000158 00 02                 1868 	.dw	2
      00015A 78                    1869 	.db	120
      00015B 05                    1870 	.sleb128	5
      00015C 00 00r01rE1           1871 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$229)
      000160 00 00r01rE3           1872 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$230)
      000164 00 02                 1873 	.dw	2
      000166 78                    1874 	.db	120
      000167 04                    1875 	.sleb128	4
      000168 00 00r01rDB           1876 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$227)
      00016C 00 00r01rE1           1877 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$229)
      000170 00 02                 1878 	.dw	2
      000172 78                    1879 	.db	120
      000173 03                    1880 	.sleb128	3
      000174 00 00r01rDA           1881 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$226)
      000178 00 00r01rDB           1882 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$227)
      00017C 00 02                 1883 	.dw	2
      00017E 78                    1884 	.db	120
      00017F 01                    1885 	.sleb128	1
      000180 00 00 00 00           1886 	.dw	0,0
      000184 00 00 00 00           1887 	.dw	0,0
      000188 00 00r01rD6           1888 	.dw	0,(Sstm8s_tim4$TIM4_GetPrescaler$220)
      00018C 00 00r01rDA           1889 	.dw	0,(Sstm8s_tim4$TIM4_GetPrescaler$224)
      000190 00 02                 1890 	.dw	2
      000192 78                    1891 	.db	120
      000193 01                    1892 	.sleb128	1
      000194 00 00 00 00           1893 	.dw	0,0
      000198 00 00 00 00           1894 	.dw	0,0
      00019C 00 00r01rD2           1895 	.dw	0,(Sstm8s_tim4$TIM4_GetCounter$214)
      0001A0 00 00r01rD6           1896 	.dw	0,(Sstm8s_tim4$TIM4_GetCounter$218)
      0001A4 00 02                 1897 	.dw	2
      0001A6 78                    1898 	.db	120
      0001A7 01                    1899 	.sleb128	1
      0001A8 00 00 00 00           1900 	.dw	0,0
      0001AC 00 00 00 00           1901 	.dw	0,0
      0001B0 00 00r01rCE           1902 	.dw	0,(Sstm8s_tim4$TIM4_SetAutoreload$208)
      0001B4 00 00r01rD2           1903 	.dw	0,(Sstm8s_tim4$TIM4_SetAutoreload$212)
      0001B8 00 02                 1904 	.dw	2
      0001BA 78                    1905 	.db	120
      0001BB 01                    1906 	.sleb128	1
      0001BC 00 00 00 00           1907 	.dw	0,0
      0001C0 00 00 00 00           1908 	.dw	0,0
      0001C4 00 00r01rCA           1909 	.dw	0,(Sstm8s_tim4$TIM4_SetCounter$202)
      0001C8 00 00r01rCE           1910 	.dw	0,(Sstm8s_tim4$TIM4_SetCounter$206)
      0001CC 00 02                 1911 	.dw	2
      0001CE 78                    1912 	.db	120
      0001CF 01                    1913 	.sleb128	1
      0001D0 00 00 00 00           1914 	.dw	0,0
      0001D4 00 00 00 00           1915 	.dw	0,0
      0001D8 00 00r01rC6           1916 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$196)
      0001DC 00 00r01rCA           1917 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$200)
      0001E0 00 02                 1918 	.dw	2
      0001E2 78                    1919 	.db	120
      0001E3 01                    1920 	.sleb128	1
      0001E4 00 00r01rC5           1921 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$195)
      0001E8 00 00r01rC6           1922 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$196)
      0001EC 00 02                 1923 	.dw	2
      0001EE 78                    1924 	.db	120
      0001EF 02                    1925 	.sleb128	2
      0001F0 00 00r01rBF           1926 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$194)
      0001F4 00 00r01rC5           1927 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$195)
      0001F8 00 02                 1928 	.dw	2
      0001FA 78                    1929 	.db	120
      0001FB 06                    1930 	.sleb128	6
      0001FC 00 00r01rBD           1931 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$193)
      000200 00 00r01rBF           1932 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$194)
      000204 00 02                 1933 	.dw	2
      000206 78                    1934 	.db	120
      000207 04                    1935 	.sleb128	4
      000208 00 00r01rBB           1936 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$192)
      00020C 00 00r01rBD           1937 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$193)
      000210 00 02                 1938 	.dw	2
      000212 78                    1939 	.db	120
      000213 03                    1940 	.sleb128	3
      000214 00 00r01rB9           1941 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$191)
      000218 00 00r01rBB           1942 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$192)
      00021C 00 02                 1943 	.dw	2
      00021E 78                    1944 	.db	120
      00021F 02                    1945 	.sleb128	2
      000220 00 00r01rB5           1946 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$189)
      000224 00 00r01rB9           1947 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$191)
      000228 00 02                 1948 	.dw	2
      00022A 78                    1949 	.db	120
      00022B 01                    1950 	.sleb128	1
      00022C 00 00 00 00           1951 	.dw	0,0
      000230 00 00 00 00           1952 	.dw	0,0
      000234 00 00r01rB4           1953 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$185)
      000238 00 00r01rB5           1954 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$187)
      00023C 00 02                 1955 	.dw	2
      00023E 78                    1956 	.db	120
      00023F 01                    1957 	.sleb128	1
      000240 00 00r01rA0           1958 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$175)
      000244 00 00r01rB4           1959 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$185)
      000248 00 02                 1960 	.dw	2
      00024A 78                    1961 	.db	120
      00024B 02                    1962 	.sleb128	2
      00024C 00 00r01r9A           1963 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$174)
      000250 00 00r01rA0           1964 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$175)
      000254 00 02                 1965 	.dw	2
      000256 78                    1966 	.db	120
      000257 06                    1967 	.sleb128	6
      000258 00 00r01r98           1968 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$173)
      00025C 00 00r01r9A           1969 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$174)
      000260 00 02                 1970 	.dw	2
      000262 78                    1971 	.db	120
      000263 05                    1972 	.sleb128	5
      000264 00 00r01r96           1973 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$172)
      000268 00 00r01r98           1974 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$173)
      00026C 00 02                 1975 	.dw	2
      00026E 78                    1976 	.db	120
      00026F 03                    1977 	.sleb128	3
      000270 00 00r01r8C           1978 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$170)
      000274 00 00r01r96           1979 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$172)
      000278 00 02                 1980 	.dw	2
      00027A 78                    1981 	.db	120
      00027B 02                    1982 	.sleb128	2
      00027C 00 00r01r8B           1983 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$169)
      000280 00 00r01r8C           1984 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$170)
      000284 00 02                 1985 	.dw	2
      000286 78                    1986 	.db	120
      000287 01                    1987 	.sleb128	1
      000288 00 00r01r8A           1988 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$166)
      00028C 00 00r01r8B           1989 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$167)
      000290 00 02                 1990 	.dw	2
      000292 78                    1991 	.db	120
      000293 7E                    1992 	.sleb128	-2
      000294 00 00r01r89           1993 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$165)
      000298 00 00r01r8A           1994 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$166)
      00029C 00 02                 1995 	.dw	2
      00029E 78                    1996 	.db	120
      00029F 7F                    1997 	.sleb128	-1
      0002A0 00 00r01r80           1998 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$161)
      0002A4 00 00r01r89           1999 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$165)
      0002A8 00 02                 2000 	.dw	2
      0002AA 78                    2001 	.db	120
      0002AB 01                    2002 	.sleb128	1
      0002AC 00 00r01r7F           2003 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$160)
      0002B0 00 00r01r80           2004 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$161)
      0002B4 00 02                 2005 	.dw	2
      0002B6 78                    2006 	.db	120
      0002B7 02                    2007 	.sleb128	2
      0002B8 00 00r01r79           2008 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$159)
      0002BC 00 00r01r7F           2009 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$160)
      0002C0 00 02                 2010 	.dw	2
      0002C2 78                    2011 	.db	120
      0002C3 06                    2012 	.sleb128	6
      0002C4 00 00r01r77           2013 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$158)
      0002C8 00 00r01r79           2014 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$159)
      0002CC 00 02                 2015 	.dw	2
      0002CE 78                    2016 	.db	120
      0002CF 05                    2017 	.sleb128	5
      0002D0 00 00r01r75           2018 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$157)
      0002D4 00 00r01r77           2019 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$158)
      0002D8 00 02                 2020 	.dw	2
      0002DA 78                    2021 	.db	120
      0002DB 03                    2022 	.sleb128	3
      0002DC 00 00r01r73           2023 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$156)
      0002E0 00 00r01r75           2024 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$157)
      0002E4 00 02                 2025 	.dw	2
      0002E6 78                    2026 	.db	120
      0002E7 02                    2027 	.sleb128	2
      0002E8 00 00r01r72           2028 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$155)
      0002EC 00 00r01r73           2029 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$156)
      0002F0 00 02                 2030 	.dw	2
      0002F2 78                    2031 	.db	120
      0002F3 01                    2032 	.sleb128	1
      0002F4 00 00r01r6E           2033 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$154)
      0002F8 00 00r01r72           2034 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$155)
      0002FC 00 02                 2035 	.dw	2
      0002FE 78                    2036 	.db	120
      0002FF 01                    2037 	.sleb128	1
      000300 00 00r01r6A           2038 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$153)
      000304 00 00r01r6E           2039 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$154)
      000308 00 02                 2040 	.dw	2
      00030A 78                    2041 	.db	120
      00030B 01                    2042 	.sleb128	1
      00030C 00 00r01r66           2043 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$152)
      000310 00 00r01r6A           2044 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$153)
      000314 00 02                 2045 	.dw	2
      000316 78                    2046 	.db	120
      000317 01                    2047 	.sleb128	1
      000318 00 00r01r62           2048 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$151)
      00031C 00 00r01r66           2049 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$152)
      000320 00 02                 2050 	.dw	2
      000322 78                    2051 	.db	120
      000323 01                    2052 	.sleb128	1
      000324 00 00r01r5E           2053 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$150)
      000328 00 00r01r62           2054 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$151)
      00032C 00 02                 2055 	.dw	2
      00032E 78                    2056 	.db	120
      00032F 01                    2057 	.sleb128	1
      000330 00 00r01r5A           2058 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$149)
      000334 00 00r01r5E           2059 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$150)
      000338 00 02                 2060 	.dw	2
      00033A 78                    2061 	.db	120
      00033B 01                    2062 	.sleb128	1
      00033C 00 00r01r53           2063 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$147)
      000340 00 00r01r5A           2064 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$149)
      000344 00 02                 2065 	.dw	2
      000346 78                    2066 	.db	120
      000347 01                    2067 	.sleb128	1
      000348 00 00r01r52           2068 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$146)
      00034C 00 00r01r53           2069 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$147)
      000350 00 02                 2070 	.dw	2
      000352 78                    2071 	.db	120
      000353 02                    2072 	.sleb128	2
      000354 00 00r01r4C           2073 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$145)
      000358 00 00r01r52           2074 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$146)
      00035C 00 02                 2075 	.dw	2
      00035E 78                    2076 	.db	120
      00035F 06                    2077 	.sleb128	6
      000360 00 00r01r4A           2078 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$144)
      000364 00 00r01r4C           2079 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$145)
      000368 00 02                 2080 	.dw	2
      00036A 78                    2081 	.db	120
      00036B 05                    2082 	.sleb128	5
      00036C 00 00r01r48           2083 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$143)
      000370 00 00r01r4A           2084 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$144)
      000374 00 02                 2085 	.dw	2
      000376 78                    2086 	.db	120
      000377 03                    2087 	.sleb128	3
      000378 00 00r01r46           2088 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$142)
      00037C 00 00r01r48           2089 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$143)
      000380 00 02                 2090 	.dw	2
      000382 78                    2091 	.db	120
      000383 02                    2092 	.sleb128	2
      000384 00 00r01r3D           2093 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$140)
      000388 00 00r01r46           2094 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$142)
      00038C 00 02                 2095 	.dw	2
      00038E 78                    2096 	.db	120
      00038F 01                    2097 	.sleb128	1
      000390 00 00 00 00           2098 	.dw	0,0
      000394 00 00 00 00           2099 	.dw	0,0
      000398 00 00r01r3C           2100 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$136)
      00039C 00 00r01r3D           2101 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$138)
      0003A0 00 02                 2102 	.dw	2
      0003A2 78                    2103 	.db	120
      0003A3 01                    2104 	.sleb128	1
      0003A4 00 00r01r28           2105 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$126)
      0003A8 00 00r01r3C           2106 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$136)
      0003AC 00 02                 2107 	.dw	2
      0003AE 78                    2108 	.db	120
      0003AF 02                    2109 	.sleb128	2
      0003B0 00 00r01r22           2110 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$125)
      0003B4 00 00r01r28           2111 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$126)
      0003B8 00 02                 2112 	.dw	2
      0003BA 78                    2113 	.db	120
      0003BB 06                    2114 	.sleb128	6
      0003BC 00 00r01r20           2115 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$124)
      0003C0 00 00r01r22           2116 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$125)
      0003C4 00 02                 2117 	.dw	2
      0003C6 78                    2118 	.db	120
      0003C7 05                    2119 	.sleb128	5
      0003C8 00 00r01r1E           2120 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$123)
      0003CC 00 00r01r20           2121 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$124)
      0003D0 00 02                 2122 	.dw	2
      0003D2 78                    2123 	.db	120
      0003D3 03                    2124 	.sleb128	3
      0003D4 00 00r01r14           2125 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$121)
      0003D8 00 00r01r1E           2126 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$123)
      0003DC 00 02                 2127 	.dw	2
      0003DE 78                    2128 	.db	120
      0003DF 02                    2129 	.sleb128	2
      0003E0 00 00r01r13           2130 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$120)
      0003E4 00 00r01r14           2131 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$121)
      0003E8 00 02                 2132 	.dw	2
      0003EA 78                    2133 	.db	120
      0003EB 01                    2134 	.sleb128	1
      0003EC 00 00 00 00           2135 	.dw	0,0
      0003F0 00 00 00 00           2136 	.dw	0,0
      0003F4 00 00r01r12           2137 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$116)
      0003F8 00 00r01r13           2138 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$118)
      0003FC 00 02                 2139 	.dw	2
      0003FE 78                    2140 	.db	120
      0003FF 01                    2141 	.sleb128	1
      000400 00 00r00rFE           2142 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$106)
      000404 00 00r01r12           2143 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$116)
      000408 00 02                 2144 	.dw	2
      00040A 78                    2145 	.db	120
      00040B 02                    2146 	.sleb128	2
      00040C 00 00r00rF8           2147 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$105)
      000410 00 00r00rFE           2148 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$106)
      000414 00 02                 2149 	.dw	2
      000416 78                    2150 	.db	120
      000417 06                    2151 	.sleb128	6
      000418 00 00r00rF6           2152 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$104)
      00041C 00 00r00rF8           2153 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$105)
      000420 00 02                 2154 	.dw	2
      000422 78                    2155 	.db	120
      000423 05                    2156 	.sleb128	5
      000424 00 00r00rF4           2157 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$103)
      000428 00 00r00rF6           2158 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$104)
      00042C 00 02                 2159 	.dw	2
      00042E 78                    2160 	.db	120
      00042F 03                    2161 	.sleb128	3
      000430 00 00r00rEA           2162 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$101)
      000434 00 00r00rF4           2163 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$103)
      000438 00 02                 2164 	.dw	2
      00043A 78                    2165 	.db	120
      00043B 02                    2166 	.sleb128	2
      00043C 00 00r00rE9           2167 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$100)
      000440 00 00r00rEA           2168 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$101)
      000444 00 02                 2169 	.dw	2
      000446 78                    2170 	.db	120
      000447 01                    2171 	.sleb128	1
      000448 00 00 00 00           2172 	.dw	0,0
      00044C 00 00 00 00           2173 	.dw	0,0
      000450 00 00r00rE8           2174 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$96)
      000454 00 00r00rE9           2175 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$98)
      000458 00 02                 2176 	.dw	2
      00045A 78                    2177 	.db	120
      00045B 01                    2178 	.sleb128	1
      00045C 00 00r00rD4           2179 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$86)
      000460 00 00r00rE8           2180 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$96)
      000464 00 02                 2181 	.dw	2
      000466 78                    2182 	.db	120
      000467 02                    2183 	.sleb128	2
      000468 00 00r00rCE           2184 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$85)
      00046C 00 00r00rD4           2185 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$86)
      000470 00 02                 2186 	.dw	2
      000472 78                    2187 	.db	120
      000473 06                    2188 	.sleb128	6
      000474 00 00r00rCC           2189 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$84)
      000478 00 00r00rCE           2190 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$85)
      00047C 00 02                 2191 	.dw	2
      00047E 78                    2192 	.db	120
      00047F 05                    2193 	.sleb128	5
      000480 00 00r00rCA           2194 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$83)
      000484 00 00r00rCC           2195 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$84)
      000488 00 02                 2196 	.dw	2
      00048A 78                    2197 	.db	120
      00048B 03                    2198 	.sleb128	3
      00048C 00 00r00rC0           2199 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$81)
      000490 00 00r00rCA           2200 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$83)
      000494 00 02                 2201 	.dw	2
      000496 78                    2202 	.db	120
      000497 02                    2203 	.sleb128	2
      000498 00 00r00rBF           2204 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$80)
      00049C 00 00r00rC0           2205 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$81)
      0004A0 00 02                 2206 	.dw	2
      0004A2 78                    2207 	.db	120
      0004A3 01                    2208 	.sleb128	1
      0004A4 00 00r00rBE           2209 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$77)
      0004A8 00 00r00rBF           2210 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$78)
      0004AC 00 02                 2211 	.dw	2
      0004AE 78                    2212 	.db	120
      0004AF 7E                    2213 	.sleb128	-2
      0004B0 00 00r00rBD           2214 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$76)
      0004B4 00 00r00rBE           2215 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$77)
      0004B8 00 02                 2216 	.dw	2
      0004BA 78                    2217 	.db	120
      0004BB 7F                    2218 	.sleb128	-1
      0004BC 00 00r00rBC           2219 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$75)
      0004C0 00 00r00rBD           2220 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$76)
      0004C4 00 02                 2221 	.dw	2
      0004C6 78                    2222 	.db	120
      0004C7 01                    2223 	.sleb128	1
      0004C8 00 00r00rA1           2224 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$65)
      0004CC 00 00r00rBC           2225 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$75)
      0004D0 00 02                 2226 	.dw	2
      0004D2 78                    2227 	.db	120
      0004D3 03                    2228 	.sleb128	3
      0004D4 00 00r00r9B           2229 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$64)
      0004D8 00 00r00rA1           2230 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$65)
      0004DC 00 02                 2231 	.dw	2
      0004DE 78                    2232 	.db	120
      0004DF 07                    2233 	.sleb128	7
      0004E0 00 00r00r99           2234 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$63)
      0004E4 00 00r00r9B           2235 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$64)
      0004E8 00 02                 2236 	.dw	2
      0004EA 78                    2237 	.db	120
      0004EB 06                    2238 	.sleb128	6
      0004EC 00 00r00r97           2239 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$62)
      0004F0 00 00r00r99           2240 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$63)
      0004F4 00 02                 2241 	.dw	2
      0004F6 78                    2242 	.db	120
      0004F7 04                    2243 	.sleb128	4
      0004F8 00 00r00r8D           2244 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$60)
      0004FC 00 00r00r97           2245 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$62)
      000500 00 02                 2246 	.dw	2
      000502 78                    2247 	.db	120
      000503 03                    2248 	.sleb128	3
      000504 00 00r00r87           2249 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$59)
      000508 00 00r00r8D           2250 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$60)
      00050C 00 02                 2251 	.dw	2
      00050E 78                    2252 	.db	120
      00050F 07                    2253 	.sleb128	7
      000510 00 00r00r85           2254 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$58)
      000514 00 00r00r87           2255 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$59)
      000518 00 02                 2256 	.dw	2
      00051A 78                    2257 	.db	120
      00051B 06                    2258 	.sleb128	6
      00051C 00 00r00r83           2259 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$57)
      000520 00 00r00r85           2260 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$58)
      000524 00 02                 2261 	.dw	2
      000526 78                    2262 	.db	120
      000527 04                    2263 	.sleb128	4
      000528 00 00r00r7D           2264 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$55)
      00052C 00 00r00r83           2265 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$57)
      000530 00 02                 2266 	.dw	2
      000532 78                    2267 	.db	120
      000533 03                    2268 	.sleb128	3
      000534 00 00r00r7C           2269 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$54)
      000538 00 00r00r7D           2270 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$55)
      00053C 00 02                 2271 	.dw	2
      00053E 78                    2272 	.db	120
      00053F 01                    2273 	.sleb128	1
      000540 00 00 00 00           2274 	.dw	0,0
      000544 00 00 00 00           2275 	.dw	0,0
      000548 00 00r00r7B           2276 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$50)
      00054C 00 00r00r7C           2277 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$52)
      000550 00 02                 2278 	.dw	2
      000552 78                    2279 	.db	120
      000553 01                    2280 	.sleb128	1
      000554 00 00r00r67           2281 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$40)
      000558 00 00r00r7B           2282 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$50)
      00055C 00 02                 2283 	.dw	2
      00055E 78                    2284 	.db	120
      00055F 02                    2285 	.sleb128	2
      000560 00 00r00r61           2286 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$39)
      000564 00 00r00r67           2287 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$40)
      000568 00 02                 2288 	.dw	2
      00056A 78                    2289 	.db	120
      00056B 06                    2290 	.sleb128	6
      00056C 00 00r00r5F           2291 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$38)
      000570 00 00r00r61           2292 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$39)
      000574 00 02                 2293 	.dw	2
      000576 78                    2294 	.db	120
      000577 05                    2295 	.sleb128	5
      000578 00 00r00r5D           2296 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$37)
      00057C 00 00r00r5F           2297 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$38)
      000580 00 02                 2298 	.dw	2
      000582 78                    2299 	.db	120
      000583 03                    2300 	.sleb128	3
      000584 00 00r00r53           2301 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$35)
      000588 00 00r00r5D           2302 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$37)
      00058C 00 02                 2303 	.dw	2
      00058E 78                    2304 	.db	120
      00058F 02                    2305 	.sleb128	2
      000590 00 00r00r52           2306 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$34)
      000594 00 00r00r53           2307 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$35)
      000598 00 02                 2308 	.dw	2
      00059A 78                    2309 	.db	120
      00059B 01                    2310 	.sleb128	1
      00059C 00 00r00r51           2311 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$31)
      0005A0 00 00r00r52           2312 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$32)
      0005A4 00 02                 2313 	.dw	2
      0005A6 78                    2314 	.db	120
      0005A7 7E                    2315 	.sleb128	-2
      0005A8 00 00r00r50           2316 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$30)
      0005AC 00 00r00r51           2317 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$31)
      0005B0 00 02                 2318 	.dw	2
      0005B2 78                    2319 	.db	120
      0005B3 7F                    2320 	.sleb128	-1
      0005B4 00 00r00r46           2321 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$26)
      0005B8 00 00r00r50           2322 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$30)
      0005BC 00 02                 2323 	.dw	2
      0005BE 78                    2324 	.db	120
      0005BF 01                    2325 	.sleb128	1
      0005C0 00 00r00r45           2326 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$25)
      0005C4 00 00r00r46           2327 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$26)
      0005C8 00 02                 2328 	.dw	2
      0005CA 78                    2329 	.db	120
      0005CB 02                    2330 	.sleb128	2
      0005CC 00 00r00r3F           2331 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$24)
      0005D0 00 00r00r45           2332 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$25)
      0005D4 00 02                 2333 	.dw	2
      0005D6 78                    2334 	.db	120
      0005D7 06                    2335 	.sleb128	6
      0005D8 00 00r00r3D           2336 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$23)
      0005DC 00 00r00r3F           2337 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$24)
      0005E0 00 02                 2338 	.dw	2
      0005E2 78                    2339 	.db	120
      0005E3 05                    2340 	.sleb128	5
      0005E4 00 00r00r3B           2341 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$22)
      0005E8 00 00r00r3D           2342 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$23)
      0005EC 00 02                 2343 	.dw	2
      0005EE 78                    2344 	.db	120
      0005EF 03                    2345 	.sleb128	3
      0005F0 00 00r00r39           2346 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$21)
      0005F4 00 00r00r3B           2347 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$22)
      0005F8 00 02                 2348 	.dw	2
      0005FA 78                    2349 	.db	120
      0005FB 02                    2350 	.sleb128	2
      0005FC 00 00r00r38           2351 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$20)
      000600 00 00r00r39           2352 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$21)
      000604 00 02                 2353 	.dw	2
      000606 78                    2354 	.db	120
      000607 01                    2355 	.sleb128	1
      000608 00 00r00r34           2356 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$19)
      00060C 00 00r00r38           2357 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$20)
      000610 00 02                 2358 	.dw	2
      000612 78                    2359 	.db	120
      000613 01                    2360 	.sleb128	1
      000614 00 00r00r30           2361 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$18)
      000618 00 00r00r34           2362 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$19)
      00061C 00 02                 2363 	.dw	2
      00061E 78                    2364 	.db	120
      00061F 01                    2365 	.sleb128	1
      000620 00 00r00r2C           2366 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$17)
      000624 00 00r00r30           2367 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$18)
      000628 00 02                 2368 	.dw	2
      00062A 78                    2369 	.db	120
      00062B 01                    2370 	.sleb128	1
      00062C 00 00r00r28           2371 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$16)
      000630 00 00r00r2C           2372 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$17)
      000634 00 02                 2373 	.dw	2
      000636 78                    2374 	.db	120
      000637 01                    2375 	.sleb128	1
      000638 00 00r00r24           2376 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$15)
      00063C 00 00r00r28           2377 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$16)
      000640 00 02                 2378 	.dw	2
      000642 78                    2379 	.db	120
      000643 01                    2380 	.sleb128	1
      000644 00 00r00r20           2381 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$14)
      000648 00 00r00r24           2382 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$15)
      00064C 00 02                 2383 	.dw	2
      00064E 78                    2384 	.db	120
      00064F 01                    2385 	.sleb128	1
      000650 00 00r00r19           2386 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$12)
      000654 00 00r00r20           2387 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$14)
      000658 00 02                 2388 	.dw	2
      00065A 78                    2389 	.db	120
      00065B 01                    2390 	.sleb128	1
      00065C 00 00 00 00           2391 	.dw	0,0
      000660 00 00 00 00           2392 	.dw	0,0
      000664 00 00r00r00           2393 	.dw	0,(Sstm8s_tim4$TIM4_DeInit$1)
      000668 00 00r00r19           2394 	.dw	0,(Sstm8s_tim4$TIM4_DeInit$10)
      00066C 00 02                 2395 	.dw	2
      00066E 78                    2396 	.db	120
      00066F 01                    2397 	.sleb128	1
      000670 00 00 00 00           2398 	.dw	0,0
      000674 00 00 00 00           2399 	.dw	0,0
                                   2400 
                                   2401 	.area .debug_abbrev (NOLOAD)
      000000                       2402 Ldebug_abbrev:
      000000 01                    2403 	.uleb128	1
      000001 11                    2404 	.uleb128	17
      000002 01                    2405 	.db	1
      000003 03                    2406 	.uleb128	3
      000004 08                    2407 	.uleb128	8
      000005 10                    2408 	.uleb128	16
      000006 06                    2409 	.uleb128	6
      000007 13                    2410 	.uleb128	19
      000008 0B                    2411 	.uleb128	11
      000009 25                    2412 	.uleb128	37
      00000A 08                    2413 	.uleb128	8
      00000B 00                    2414 	.uleb128	0
      00000C 00                    2415 	.uleb128	0
      00000D 02                    2416 	.uleb128	2
      00000E 2E                    2417 	.uleb128	46
      00000F 00                    2418 	.db	0
      000010 03                    2419 	.uleb128	3
      000011 08                    2420 	.uleb128	8
      000012 11                    2421 	.uleb128	17
      000013 01                    2422 	.uleb128	1
      000014 12                    2423 	.uleb128	18
      000015 01                    2424 	.uleb128	1
      000016 3F                    2425 	.uleb128	63
      000017 0C                    2426 	.uleb128	12
      000018 40                    2427 	.uleb128	64
      000019 06                    2428 	.uleb128	6
      00001A 00                    2429 	.uleb128	0
      00001B 00                    2430 	.uleb128	0
      00001C 03                    2431 	.uleb128	3
      00001D 2E                    2432 	.uleb128	46
      00001E 01                    2433 	.db	1
      00001F 01                    2434 	.uleb128	1
      000020 13                    2435 	.uleb128	19
      000021 03                    2436 	.uleb128	3
      000022 08                    2437 	.uleb128	8
      000023 11                    2438 	.uleb128	17
      000024 01                    2439 	.uleb128	1
      000025 3F                    2440 	.uleb128	63
      000026 0C                    2441 	.uleb128	12
      000027 00                    2442 	.uleb128	0
      000028 00                    2443 	.uleb128	0
      000029 04                    2444 	.uleb128	4
      00002A 05                    2445 	.uleb128	5
      00002B 00                    2446 	.db	0
      00002C 02                    2447 	.uleb128	2
      00002D 0A                    2448 	.uleb128	10
      00002E 03                    2449 	.uleb128	3
      00002F 08                    2450 	.uleb128	8
      000030 49                    2451 	.uleb128	73
      000031 13                    2452 	.uleb128	19
      000032 00                    2453 	.uleb128	0
      000033 00                    2454 	.uleb128	0
      000034 05                    2455 	.uleb128	5
      000035 24                    2456 	.uleb128	36
      000036 00                    2457 	.db	0
      000037 03                    2458 	.uleb128	3
      000038 08                    2459 	.uleb128	8
      000039 0B                    2460 	.uleb128	11
      00003A 0B                    2461 	.uleb128	11
      00003B 3E                    2462 	.uleb128	62
      00003C 0B                    2463 	.uleb128	11
      00003D 00                    2464 	.uleb128	0
      00003E 00                    2465 	.uleb128	0
      00003F 06                    2466 	.uleb128	6
      000040 2E                    2467 	.uleb128	46
      000041 01                    2468 	.db	1
      000042 01                    2469 	.uleb128	1
      000043 13                    2470 	.uleb128	19
      000044 03                    2471 	.uleb128	3
      000045 08                    2472 	.uleb128	8
      000046 11                    2473 	.uleb128	17
      000047 01                    2474 	.uleb128	1
      000048 12                    2475 	.uleb128	18
      000049 01                    2476 	.uleb128	1
      00004A 3F                    2477 	.uleb128	63
      00004B 0C                    2478 	.uleb128	12
      00004C 40                    2479 	.uleb128	64
      00004D 06                    2480 	.uleb128	6
      00004E 00                    2481 	.uleb128	0
      00004F 00                    2482 	.uleb128	0
      000050 07                    2483 	.uleb128	7
      000051 0B                    2484 	.uleb128	11
      000052 00                    2485 	.db	0
      000053 11                    2486 	.uleb128	17
      000054 01                    2487 	.uleb128	1
      000055 12                    2488 	.uleb128	18
      000056 01                    2489 	.uleb128	1
      000057 00                    2490 	.uleb128	0
      000058 00                    2491 	.uleb128	0
      000059 08                    2492 	.uleb128	8
      00005A 2E                    2493 	.uleb128	46
      00005B 00                    2494 	.db	0
      00005C 03                    2495 	.uleb128	3
      00005D 08                    2496 	.uleb128	8
      00005E 11                    2497 	.uleb128	17
      00005F 01                    2498 	.uleb128	1
      000060 12                    2499 	.uleb128	18
      000061 01                    2500 	.uleb128	1
      000062 3F                    2501 	.uleb128	63
      000063 0C                    2502 	.uleb128	12
      000064 40                    2503 	.uleb128	64
      000065 06                    2504 	.uleb128	6
      000066 49                    2505 	.uleb128	73
      000067 13                    2506 	.uleb128	19
      000068 00                    2507 	.uleb128	0
      000069 00                    2508 	.uleb128	0
      00006A 09                    2509 	.uleb128	9
      00006B 2E                    2510 	.uleb128	46
      00006C 01                    2511 	.db	1
      00006D 01                    2512 	.uleb128	1
      00006E 13                    2513 	.uleb128	19
      00006F 03                    2514 	.uleb128	3
      000070 08                    2515 	.uleb128	8
      000071 11                    2516 	.uleb128	17
      000072 01                    2517 	.uleb128	1
      000073 12                    2518 	.uleb128	18
      000074 01                    2519 	.uleb128	1
      000075 3F                    2520 	.uleb128	63
      000076 0C                    2521 	.uleb128	12
      000077 40                    2522 	.uleb128	64
      000078 06                    2523 	.uleb128	6
      000079 49                    2524 	.uleb128	73
      00007A 13                    2525 	.uleb128	19
      00007B 00                    2526 	.uleb128	0
      00007C 00                    2527 	.uleb128	0
      00007D 0A                    2528 	.uleb128	10
      00007E 34                    2529 	.uleb128	52
      00007F 00                    2530 	.db	0
      000080 02                    2531 	.uleb128	2
      000081 0A                    2532 	.uleb128	10
      000082 03                    2533 	.uleb128	3
      000083 08                    2534 	.uleb128	8
      000084 49                    2535 	.uleb128	73
      000085 13                    2536 	.uleb128	19
      000086 00                    2537 	.uleb128	0
      000087 00                    2538 	.uleb128	0
      000088 0B                    2539 	.uleb128	11
      000089 26                    2540 	.uleb128	38
      00008A 00                    2541 	.db	0
      00008B 49                    2542 	.uleb128	73
      00008C 13                    2543 	.uleb128	19
      00008D 00                    2544 	.uleb128	0
      00008E 00                    2545 	.uleb128	0
      00008F 0C                    2546 	.uleb128	12
      000090 01                    2547 	.uleb128	1
      000091 01                    2548 	.db	1
      000092 01                    2549 	.uleb128	1
      000093 13                    2550 	.uleb128	19
      000094 0B                    2551 	.uleb128	11
      000095 0B                    2552 	.uleb128	11
      000096 49                    2553 	.uleb128	73
      000097 13                    2554 	.uleb128	19
      000098 00                    2555 	.uleb128	0
      000099 00                    2556 	.uleb128	0
      00009A 0D                    2557 	.uleb128	13
      00009B 21                    2558 	.uleb128	33
      00009C 00                    2559 	.db	0
      00009D 2F                    2560 	.uleb128	47
      00009E 0B                    2561 	.uleb128	11
      00009F 00                    2562 	.uleb128	0
      0000A0 00                    2563 	.uleb128	0
      0000A1 00                    2564 	.uleb128	0
                                   2565 
                                   2566 	.area .debug_info (NOLOAD)
      000000 00 00 05 60           2567 	.dw	0,Ldebug_info_end-Ldebug_info_start
      000004                       2568 Ldebug_info_start:
      000004 00 02                 2569 	.dw	2
      000006 00 00r00r00           2570 	.dw	0,(Ldebug_abbrev)
      00000A 04                    2571 	.db	4
      00000B 01                    2572 	.uleb128	1
      00000C 2E 2F 53 54 4D 38 53  2573 	.ascii "./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_tim4.c"
             5F 53 74 64 50 65 72
             69 70 68 5F 4C 69 62
             2F 4C 69 62 72 61 72
             69 65 73 2F 53 54 4D
             38 53 5F 53 74 64 50
             65 72 69 70 68 5F 44
             72 69 76 65 72 2F 73
             72 63 2F 73 74 6D 38
             73 5F 74 69 6D 34 2E
             63
      000053 00                    2574 	.db	0
      000054 00 00r00r00           2575 	.dw	0,(Ldebug_line_start+-4)
      000058 01                    2576 	.db	1
      000059 53 44 43 43 20 76 65  2577 	.ascii "SDCC version 4.4.0 #14620"
             72 73 69 6F 6E 20 34
             2E 34 2E 30 20 23 31
             34 36 32 30
      000072 00                    2578 	.db	0
      000073 02                    2579 	.uleb128	2
      000074 54 49 4D 34 5F 44 65  2580 	.ascii "TIM4_DeInit"
             49 6E 69 74
      00007F 00                    2581 	.db	0
      000080 00 00r00r00           2582 	.dw	0,(_TIM4_DeInit)
      000084 00 00r00r19           2583 	.dw	0,(XG$TIM4_DeInit$0$0+1)
      000088 01                    2584 	.db	1
      000089 00 00r06r64           2585 	.dw	0,(Ldebug_loc_start+1636)
      00008D 03                    2586 	.uleb128	3
      00008E 00 00 00 D4           2587 	.dw	0,212
      000092 54 49 4D 34 5F 54 69  2588 	.ascii "TIM4_TimeBaseInit"
             6D 65 42 61 73 65 49
             6E 69 74
      0000A3 00                    2589 	.db	0
      0000A4 00 00r00r19           2590 	.dw	0,(_TIM4_TimeBaseInit)
      0000A8 01                    2591 	.db	1
      0000A9 04                    2592 	.uleb128	4
      0000AA 01                    2593 	.db	1
      0000AB 50                    2594 	.db	80
      0000AC 54 49 4D 34 5F 50 72  2595 	.ascii "TIM4_Prescaler"
             65 73 63 61 6C 65 72
      0000BA 00                    2596 	.db	0
      0000BB 00 00 00 D4           2597 	.dw	0,212
      0000BF 04                    2598 	.uleb128	4
      0000C0 02                    2599 	.db	2
      0000C1 91                    2600 	.db	145
      0000C2 02                    2601 	.sleb128	2
      0000C3 54 49 4D 34 5F 50 65  2602 	.ascii "TIM4_Period"
             72 69 6F 64
      0000CE 00                    2603 	.db	0
      0000CF 00 00 00 D4           2604 	.dw	0,212
      0000D3 00                    2605 	.uleb128	0
      0000D4 05                    2606 	.uleb128	5
      0000D5 75 6E 73 69 67 6E 65  2607 	.ascii "unsigned char"
             64 20 63 68 61 72
      0000E2 00                    2608 	.db	0
      0000E3 01                    2609 	.db	1
      0000E4 08                    2610 	.db	8
      0000E5 06                    2611 	.uleb128	6
      0000E6 00 00 01 24           2612 	.dw	0,292
      0000EA 54 49 4D 34 5F 43 6D  2613 	.ascii "TIM4_Cmd"
             64
      0000F2 00                    2614 	.db	0
      0000F3 00 00r00r52           2615 	.dw	0,(_TIM4_Cmd)
      0000F7 00 00r00r7C           2616 	.dw	0,(XG$TIM4_Cmd$0$0+1)
      0000FB 01                    2617 	.db	1
      0000FC 00 00r05r48           2618 	.dw	0,(Ldebug_loc_start+1352)
      000100 04                    2619 	.uleb128	4
      000101 02                    2620 	.db	2
      000102 91                    2621 	.db	145
      000103 7F                    2622 	.sleb128	-1
      000104 4E 65 77 53 74 61 74  2623 	.ascii "NewState"
             65
      00010C 00                    2624 	.db	0
      00010D 00 00 01 24           2625 	.dw	0,292
      000111 07                    2626 	.uleb128	7
      000112 00 00r00r6E           2627 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$43)
      000116 00 00r00r73           2628 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$45)
      00011A 07                    2629 	.uleb128	7
      00011B 00 00r00r75           2630 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$46)
      00011F 00 00r00r7A           2631 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$48)
      000123 00                    2632 	.uleb128	0
      000124 05                    2633 	.uleb128	5
      000125 5F 42 6F 6F 6C        2634 	.ascii "_Bool"
      00012A 00                    2635 	.db	0
      00012B 01                    2636 	.db	1
      00012C 02                    2637 	.db	2
      00012D 03                    2638 	.uleb128	3
      00012E 00 00 01 79           2639 	.dw	0,377
      000132 54 49 4D 34 5F 49 54  2640 	.ascii "TIM4_ITConfig"
             43 6F 6E 66 69 67
      00013F 00                    2641 	.db	0
      000140 00 00r00r7C           2642 	.dw	0,(_TIM4_ITConfig)
      000144 01                    2643 	.db	1
      000145 04                    2644 	.uleb128	4
      000146 02                    2645 	.db	2
      000147 91                    2646 	.db	145
      000148 7F                    2647 	.sleb128	-1
      000149 54 49 4D 34 5F 49 54  2648 	.ascii "TIM4_IT"
      000150 00                    2649 	.db	0
      000151 00 00 01 24           2650 	.dw	0,292
      000155 04                    2651 	.uleb128	4
      000156 02                    2652 	.db	2
      000157 91                    2653 	.db	145
      000158 02                    2654 	.sleb128	2
      000159 4E 65 77 53 74 61 74  2655 	.ascii "NewState"
             65
      000161 00                    2656 	.db	0
      000162 00 00 01 24           2657 	.dw	0,292
      000166 07                    2658 	.uleb128	7
      000167 00 00r00rAA           2659 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$68)
      00016B 00 00r00rB1           2660 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$70)
      00016F 07                    2661 	.uleb128	7
      000170 00 00r00rB3           2662 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$71)
      000174 00 00r00rBB           2663 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$73)
      000178 00                    2664 	.uleb128	0
      000179 06                    2665 	.uleb128	6
      00017A 00 00 01 C8           2666 	.dw	0,456
      00017E 54 49 4D 34 5F 55 70  2667 	.ascii "TIM4_UpdateDisableConfig"
             64 61 74 65 44 69 73
             61 62 6C 65 43 6F 6E
             66 69 67
      000196 00                    2668 	.db	0
      000197 00 00r00rBF           2669 	.dw	0,(_TIM4_UpdateDisableConfig)
      00019B 00 00r00rE9           2670 	.dw	0,(XG$TIM4_UpdateDisableConfig$0$0+1)
      00019F 01                    2671 	.db	1
      0001A0 00 00r04r50           2672 	.dw	0,(Ldebug_loc_start+1104)
      0001A4 04                    2673 	.uleb128	4
      0001A5 02                    2674 	.db	2
      0001A6 91                    2675 	.db	145
      0001A7 7F                    2676 	.sleb128	-1
      0001A8 4E 65 77 53 74 61 74  2677 	.ascii "NewState"
             65
      0001B0 00                    2678 	.db	0
      0001B1 00 00 01 24           2679 	.dw	0,292
      0001B5 07                    2680 	.uleb128	7
      0001B6 00 00r00rDB           2681 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$89)
      0001BA 00 00r00rE0           2682 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$91)
      0001BE 07                    2683 	.uleb128	7
      0001BF 00 00r00rE2           2684 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$92)
      0001C3 00 00r00rE7           2685 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$94)
      0001C7 00                    2686 	.uleb128	0
      0001C8 06                    2687 	.uleb128	6
      0001C9 00 00 02 20           2688 	.dw	0,544
      0001CD 54 49 4D 34 5F 55 70  2689 	.ascii "TIM4_UpdateRequestConfig"
             64 61 74 65 52 65 71
             75 65 73 74 43 6F 6E
             66 69 67
      0001E5 00                    2690 	.db	0
      0001E6 00 00r00rE9           2691 	.dw	0,(_TIM4_UpdateRequestConfig)
      0001EA 00 00r01r13           2692 	.dw	0,(XG$TIM4_UpdateRequestConfig$0$0+1)
      0001EE 01                    2693 	.db	1
      0001EF 00 00r03rF4           2694 	.dw	0,(Ldebug_loc_start+1012)
      0001F3 04                    2695 	.uleb128	4
      0001F4 02                    2696 	.db	2
      0001F5 91                    2697 	.db	145
      0001F6 7F                    2698 	.sleb128	-1
      0001F7 54 49 4D 34 5F 55 70  2699 	.ascii "TIM4_UpdateSource"
             64 61 74 65 53 6F 75
             72 63 65
      000208 00                    2700 	.db	0
      000209 00 00 01 24           2701 	.dw	0,292
      00020D 07                    2702 	.uleb128	7
      00020E 00 00r01r05           2703 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$109)
      000212 00 00r01r0A           2704 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$111)
      000216 07                    2705 	.uleb128	7
      000217 00 00r01r0C           2706 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$112)
      00021B 00 00r01r11           2707 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$114)
      00021F 00                    2708 	.uleb128	0
      000220 06                    2709 	.uleb128	6
      000221 00 00 02 71           2710 	.dw	0,625
      000225 54 49 4D 34 5F 53 65  2711 	.ascii "TIM4_SelectOnePulseMode"
             6C 65 63 74 4F 6E 65
             50 75 6C 73 65 4D 6F
             64 65
      00023C 00                    2712 	.db	0
      00023D 00 00r01r13           2713 	.dw	0,(_TIM4_SelectOnePulseMode)
      000241 00 00r01r3D           2714 	.dw	0,(XG$TIM4_SelectOnePulseMode$0$0+1)
      000245 01                    2715 	.db	1
      000246 00 00r03r98           2716 	.dw	0,(Ldebug_loc_start+920)
      00024A 04                    2717 	.uleb128	4
      00024B 02                    2718 	.db	2
      00024C 91                    2719 	.db	145
      00024D 7F                    2720 	.sleb128	-1
      00024E 54 49 4D 34 5F 4F 50  2721 	.ascii "TIM4_OPMode"
             4D 6F 64 65
      000259 00                    2722 	.db	0
      00025A 00 00 01 24           2723 	.dw	0,292
      00025E 07                    2724 	.uleb128	7
      00025F 00 00r01r2F           2725 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$129)
      000263 00 00r01r34           2726 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$131)
      000267 07                    2727 	.uleb128	7
      000268 00 00r01r36           2728 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$132)
      00026C 00 00r01r3B           2729 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$134)
      000270 00                    2730 	.uleb128	0
      000271 03                    2731 	.uleb128	3
      000272 00 00 02 BD           2732 	.dw	0,701
      000276 54 49 4D 34 5F 50 72  2733 	.ascii "TIM4_PrescalerConfig"
             65 73 63 61 6C 65 72
             43 6F 6E 66 69 67
      00028A 00                    2734 	.db	0
      00028B 00 00r01r3D           2735 	.dw	0,(_TIM4_PrescalerConfig)
      00028F 01                    2736 	.db	1
      000290 04                    2737 	.uleb128	4
      000291 01                    2738 	.db	1
      000292 50                    2739 	.db	80
      000293 50 72 65 73 63 61 6C  2740 	.ascii "Prescaler"
             65 72
      00029C 00                    2741 	.db	0
      00029D 00 00 00 D4           2742 	.dw	0,212
      0002A1 04                    2743 	.uleb128	4
      0002A2 02                    2744 	.db	2
      0002A3 91                    2745 	.db	145
      0002A4 02                    2746 	.sleb128	2
      0002A5 54 49 4D 34 5F 50 53  2747 	.ascii "TIM4_PSCReloadMode"
             43 52 65 6C 6F 61 64
             4D 6F 64 65
      0002B7 00                    2748 	.db	0
      0002B8 00 00 01 24           2749 	.dw	0,292
      0002BC 00                    2750 	.uleb128	0
      0002BD 06                    2751 	.uleb128	6
      0002BE 00 00 03 09           2752 	.dw	0,777
      0002C2 54 49 4D 34 5F 41 52  2753 	.ascii "TIM4_ARRPreloadConfig"
             52 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      0002D7 00                    2754 	.db	0
      0002D8 00 00r01r8B           2755 	.dw	0,(_TIM4_ARRPreloadConfig)
      0002DC 00 00r01rB5           2756 	.dw	0,(XG$TIM4_ARRPreloadConfig$0$0+1)
      0002E0 01                    2757 	.db	1
      0002E1 00 00r02r34           2758 	.dw	0,(Ldebug_loc_start+564)
      0002E5 04                    2759 	.uleb128	4
      0002E6 02                    2760 	.db	2
      0002E7 91                    2761 	.db	145
      0002E8 7F                    2762 	.sleb128	-1
      0002E9 4E 65 77 53 74 61 74  2763 	.ascii "NewState"
             65
      0002F1 00                    2764 	.db	0
      0002F2 00 00 01 24           2765 	.dw	0,292
      0002F6 07                    2766 	.uleb128	7
      0002F7 00 00r01rA7           2767 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$178)
      0002FB 00 00r01rAC           2768 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$180)
      0002FF 07                    2769 	.uleb128	7
      000300 00 00r01rAE           2770 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$181)
      000304 00 00r01rB3           2771 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$183)
      000308 00                    2772 	.uleb128	0
      000309 06                    2773 	.uleb128	6
      00030A 00 00 03 47           2774 	.dw	0,839
      00030E 54 49 4D 34 5F 47 65  2775 	.ascii "TIM4_GenerateEvent"
             6E 65 72 61 74 65 45
             76 65 6E 74
      000320 00                    2776 	.db	0
      000321 00 00r01rB5           2777 	.dw	0,(_TIM4_GenerateEvent)
      000325 00 00r01rCA           2778 	.dw	0,(XG$TIM4_GenerateEvent$0$0+1)
      000329 01                    2779 	.db	1
      00032A 00 00r01rD8           2780 	.dw	0,(Ldebug_loc_start+472)
      00032E 04                    2781 	.uleb128	4
      00032F 01                    2782 	.db	1
      000330 50                    2783 	.db	80
      000331 54 49 4D 34 5F 45 76  2784 	.ascii "TIM4_EventSource"
             65 6E 74 53 6F 75 72
             63 65
      000341 00                    2785 	.db	0
      000342 00 00 01 24           2786 	.dw	0,292
      000346 00                    2787 	.uleb128	0
      000347 06                    2788 	.uleb128	6
      000348 00 00 03 79           2789 	.dw	0,889
      00034C 54 49 4D 34 5F 53 65  2790 	.ascii "TIM4_SetCounter"
             74 43 6F 75 6E 74 65
             72
      00035B 00                    2791 	.db	0
      00035C 00 00r01rCA           2792 	.dw	0,(_TIM4_SetCounter)
      000360 00 00r01rCE           2793 	.dw	0,(XG$TIM4_SetCounter$0$0+1)
      000364 01                    2794 	.db	1
      000365 00 00r01rC4           2795 	.dw	0,(Ldebug_loc_start+452)
      000369 04                    2796 	.uleb128	4
      00036A 01                    2797 	.db	1
      00036B 50                    2798 	.db	80
      00036C 43 6F 75 6E 74 65 72  2799 	.ascii "Counter"
      000373 00                    2800 	.db	0
      000374 00 00 00 D4           2801 	.dw	0,212
      000378 00                    2802 	.uleb128	0
      000379 06                    2803 	.uleb128	6
      00037A 00 00 03 B1           2804 	.dw	0,945
      00037E 54 49 4D 34 5F 53 65  2805 	.ascii "TIM4_SetAutoreload"
             74 41 75 74 6F 72 65
             6C 6F 61 64
      000390 00                    2806 	.db	0
      000391 00 00r01rCE           2807 	.dw	0,(_TIM4_SetAutoreload)
      000395 00 00r01rD2           2808 	.dw	0,(XG$TIM4_SetAutoreload$0$0+1)
      000399 01                    2809 	.db	1
      00039A 00 00r01rB0           2810 	.dw	0,(Ldebug_loc_start+432)
      00039E 04                    2811 	.uleb128	4
      00039F 01                    2812 	.db	1
      0003A0 50                    2813 	.db	80
      0003A1 41 75 74 6F 72 65 6C  2814 	.ascii "Autoreload"
             6F 61 64
      0003AB 00                    2815 	.db	0
      0003AC 00 00 00 D4           2816 	.dw	0,212
      0003B0 00                    2817 	.uleb128	0
      0003B1 08                    2818 	.uleb128	8
      0003B2 54 49 4D 34 5F 47 65  2819 	.ascii "TIM4_GetCounter"
             74 43 6F 75 6E 74 65
             72
      0003C1 00                    2820 	.db	0
      0003C2 00 00r01rD2           2821 	.dw	0,(_TIM4_GetCounter)
      0003C6 00 00r01rD6           2822 	.dw	0,(XG$TIM4_GetCounter$0$0+1)
      0003CA 01                    2823 	.db	1
      0003CB 00 00r01r9C           2824 	.dw	0,(Ldebug_loc_start+412)
      0003CF 00 00 00 D4           2825 	.dw	0,212
      0003D3 08                    2826 	.uleb128	8
      0003D4 54 49 4D 34 5F 47 65  2827 	.ascii "TIM4_GetPrescaler"
             74 50 72 65 73 63 61
             6C 65 72
      0003E5 00                    2828 	.db	0
      0003E6 00 00r01rD6           2829 	.dw	0,(_TIM4_GetPrescaler)
      0003EA 00 00r01rDA           2830 	.dw	0,(XG$TIM4_GetPrescaler$0$0+1)
      0003EE 01                    2831 	.db	1
      0003EF 00 00r01r88           2832 	.dw	0,(Ldebug_loc_start+392)
      0003F3 00 00 00 D4           2833 	.dw	0,212
      0003F7 09                    2834 	.uleb128	9
      0003F8 00 00 04 56           2835 	.dw	0,1110
      0003FC 54 49 4D 34 5F 47 65  2836 	.ascii "TIM4_GetFlagStatus"
             74 46 6C 61 67 53 74
             61 74 75 73
      00040E 00                    2837 	.db	0
      00040F 00 00r01rDA           2838 	.dw	0,(_TIM4_GetFlagStatus)
      000413 00 00r01rFC           2839 	.dw	0,(XG$TIM4_GetFlagStatus$0$0+1)
      000417 01                    2840 	.db	1
      000418 00 00r01r2C           2841 	.dw	0,(Ldebug_loc_start+300)
      00041C 00 00 01 24           2842 	.dw	0,292
      000420 04                    2843 	.uleb128	4
      000421 02                    2844 	.db	2
      000422 91                    2845 	.db	145
      000423 7F                    2846 	.sleb128	-1
      000424 54 49 4D 34 5F 46 4C  2847 	.ascii "TIM4_FLAG"
             41 47
      00042D 00                    2848 	.db	0
      00042E 00 00 01 24           2849 	.dw	0,292
      000432 07                    2850 	.uleb128	7
      000433 00 00r01rF6           2851 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$234)
      000437 00 00r01rF8           2852 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$236)
      00043B 07                    2853 	.uleb128	7
      00043C 00 00r01rF8           2854 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$237)
      000440 00 00r01rF8           2855 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$239)
      000444 0A                    2856 	.uleb128	10
      000445 01                    2857 	.db	1
      000446 50                    2858 	.db	80
      000447 62 69 74 73 74 61 74  2859 	.ascii "bitstatus"
             75 73
      000450 00                    2860 	.db	0
      000451 00 00 01 24           2861 	.dw	0,292
      000455 00                    2862 	.uleb128	0
      000456 06                    2863 	.uleb128	6
      000457 00 00 04 89           2864 	.dw	0,1161
      00045B 54 49 4D 34 5F 43 6C  2865 	.ascii "TIM4_ClearFlag"
             65 61 72 46 6C 61 67
      000469 00                    2866 	.db	0
      00046A 00 00r01rFC           2867 	.dw	0,(_TIM4_ClearFlag)
      00046E 00 00r02r12           2868 	.dw	0,(XG$TIM4_ClearFlag$0$0+1)
      000472 01                    2869 	.db	1
      000473 00 00r00rD0           2870 	.dw	0,(Ldebug_loc_start+208)
      000477 04                    2871 	.uleb128	4
      000478 01                    2872 	.db	1
      000479 50                    2873 	.db	80
      00047A 54 49 4D 34 5F 46 4C  2874 	.ascii "TIM4_FLAG"
             41 47
      000483 00                    2875 	.db	0
      000484 00 00 01 24           2876 	.dw	0,292
      000488 00                    2877 	.uleb128	0
      000489 09                    2878 	.uleb128	9
      00048A 00 00 05 05           2879 	.dw	0,1285
      00048E 54 49 4D 34 5F 47 65  2880 	.ascii "TIM4_GetITStatus"
             74 49 54 53 74 61 74
             75 73
      00049E 00                    2881 	.db	0
      00049F 00 00r02r12           2882 	.dw	0,(_TIM4_GetITStatus)
      0004A3 00 00r02r44           2883 	.dw	0,(XG$TIM4_GetITStatus$0$0+1)
      0004A7 01                    2884 	.db	1
      0004A8 00 00r00r5C           2885 	.dw	0,(Ldebug_loc_start+92)
      0004AC 00 00 01 24           2886 	.dw	0,292
      0004B0 04                    2887 	.uleb128	4
      0004B1 02                    2888 	.db	2
      0004B2 91                    2889 	.db	145
      0004B3 7F                    2890 	.sleb128	-1
      0004B4 54 49 4D 34 5F 49 54  2891 	.ascii "TIM4_IT"
      0004BB 00                    2892 	.db	0
      0004BC 00 00 01 24           2893 	.dw	0,292
      0004C0 07                    2894 	.uleb128	7
      0004C1 00 00r02r3D           2895 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$271)
      0004C5 00 00r02r3F           2896 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$273)
      0004C9 07                    2897 	.uleb128	7
      0004CA 00 00r02r3F           2898 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$274)
      0004CE 00 00r02r3F           2899 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$276)
      0004D2 0A                    2900 	.uleb128	10
      0004D3 01                    2901 	.db	1
      0004D4 50                    2902 	.db	80
      0004D5 62 69 74 73 74 61 74  2903 	.ascii "bitstatus"
             75 73
      0004DE 00                    2904 	.db	0
      0004DF 00 00 01 24           2905 	.dw	0,292
      0004E3 0A                    2906 	.uleb128	10
      0004E4 02                    2907 	.db	2
      0004E5 91                    2908 	.db	145
      0004E6 7E                    2909 	.sleb128	-2
      0004E7 69 74 73 74 61 74 75  2910 	.ascii "itstatus"
             73
      0004EF 00                    2911 	.db	0
      0004F0 00 00 00 D4           2912 	.dw	0,212
      0004F4 0A                    2913 	.uleb128	10
      0004F5 01                    2914 	.db	1
      0004F6 50                    2915 	.db	80
      0004F7 69 74 65 6E 61 62 6C  2916 	.ascii "itenable"
             65
      0004FF 00                    2917 	.db	0
      000500 00 00 00 D4           2918 	.dw	0,212
      000504 00                    2919 	.uleb128	0
      000505 06                    2920 	.uleb128	6
      000506 00 00 05 3E           2921 	.dw	0,1342
      00050A 54 49 4D 34 5F 43 6C  2922 	.ascii "TIM4_ClearITPendingBit"
             65 61 72 49 54 50 65
             6E 64 69 6E 67 42 69
             74
      000520 00                    2923 	.db	0
      000521 00 00r02r44           2924 	.dw	0,(_TIM4_ClearITPendingBit)
      000525 00 00r02r5A           2925 	.dw	0,(XG$TIM4_ClearITPendingBit$0$0+1)
      000529 01                    2926 	.db	1
      00052A 00 00r00r00           2927 	.dw	0,(Ldebug_loc_start)
      00052E 04                    2928 	.uleb128	4
      00052F 01                    2929 	.db	1
      000530 50                    2930 	.db	80
      000531 54 49 4D 34 5F 49 54  2931 	.ascii "TIM4_IT"
      000538 00                    2932 	.db	0
      000539 00 00 01 24           2933 	.dw	0,292
      00053D 00                    2934 	.uleb128	0
      00053E 0B                    2935 	.uleb128	11
      00053F 00 00 00 D4           2936 	.dw	0,212
      000543 0C                    2937 	.uleb128	12
      000544 00 00 05 50           2938 	.dw	0,1360
      000548 48                    2939 	.db	72
      000549 00 00 05 3E           2940 	.dw	0,1342
      00054D 0D                    2941 	.uleb128	13
      00054E 47                    2942 	.db	71
      00054F 00                    2943 	.uleb128	0
      000550 0A                    2944 	.uleb128	10
      000551 05                    2945 	.db	5
      000552 03                    2946 	.db	3
      000553 00 00r00r00           2947 	.dw	0,(___str_0)
      000557 5F 5F 73 74 72 5F 30  2948 	.ascii "__str_0"
      00055E 00                    2949 	.db	0
      00055F 00 00 05 43           2950 	.dw	0,1347
      000563 00                    2951 	.uleb128	0
      000564                       2952 Ldebug_info_end:
                                   2953 
                                   2954 	.area .debug_pubnames (NOLOAD)
      000000 00 00 01 A2           2955 	.dw	0,Ldebug_pubnames_end-Ldebug_pubnames_start
      000004                       2956 Ldebug_pubnames_start:
      000004 00 02                 2957 	.dw	2
      000006 00 00r00r00           2958 	.dw	0,(Ldebug_info_start-4)
      00000A 00 00 05 64           2959 	.dw	0,4+Ldebug_info_end-Ldebug_info_start
      00000E 00 00 00 73           2960 	.dw	0,115
      000012 54 49 4D 34 5F 44 65  2961 	.ascii "TIM4_DeInit"
             49 6E 69 74
      00001D 00                    2962 	.db	0
      00001E 00 00 00 8D           2963 	.dw	0,141
      000022 54 49 4D 34 5F 54 69  2964 	.ascii "TIM4_TimeBaseInit"
             6D 65 42 61 73 65 49
             6E 69 74
      000033 00                    2965 	.db	0
      000034 00 00 00 E5           2966 	.dw	0,229
      000038 54 49 4D 34 5F 43 6D  2967 	.ascii "TIM4_Cmd"
             64
      000040 00                    2968 	.db	0
      000041 00 00 01 2D           2969 	.dw	0,301
      000045 54 49 4D 34 5F 49 54  2970 	.ascii "TIM4_ITConfig"
             43 6F 6E 66 69 67
      000052 00                    2971 	.db	0
      000053 00 00 01 79           2972 	.dw	0,377
      000057 54 49 4D 34 5F 55 70  2973 	.ascii "TIM4_UpdateDisableConfig"
             64 61 74 65 44 69 73
             61 62 6C 65 43 6F 6E
             66 69 67
      00006F 00                    2974 	.db	0
      000070 00 00 01 C8           2975 	.dw	0,456
      000074 54 49 4D 34 5F 55 70  2976 	.ascii "TIM4_UpdateRequestConfig"
             64 61 74 65 52 65 71
             75 65 73 74 43 6F 6E
             66 69 67
      00008C 00                    2977 	.db	0
      00008D 00 00 02 20           2978 	.dw	0,544
      000091 54 49 4D 34 5F 53 65  2979 	.ascii "TIM4_SelectOnePulseMode"
             6C 65 63 74 4F 6E 65
             50 75 6C 73 65 4D 6F
             64 65
      0000A8 00                    2980 	.db	0
      0000A9 00 00 02 71           2981 	.dw	0,625
      0000AD 54 49 4D 34 5F 50 72  2982 	.ascii "TIM4_PrescalerConfig"
             65 73 63 61 6C 65 72
             43 6F 6E 66 69 67
      0000C1 00                    2983 	.db	0
      0000C2 00 00 02 BD           2984 	.dw	0,701
      0000C6 54 49 4D 34 5F 41 52  2985 	.ascii "TIM4_ARRPreloadConfig"
             52 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      0000DB 00                    2986 	.db	0
      0000DC 00 00 03 09           2987 	.dw	0,777
      0000E0 54 49 4D 34 5F 47 65  2988 	.ascii "TIM4_GenerateEvent"
             6E 65 72 61 74 65 45
             76 65 6E 74
      0000F2 00                    2989 	.db	0
      0000F3 00 00 03 47           2990 	.dw	0,839
      0000F7 54 49 4D 34 5F 53 65  2991 	.ascii "TIM4_SetCounter"
             74 43 6F 75 6E 74 65
             72
      000106 00                    2992 	.db	0
      000107 00 00 03 79           2993 	.dw	0,889
      00010B 54 49 4D 34 5F 53 65  2994 	.ascii "TIM4_SetAutoreload"
             74 41 75 74 6F 72 65
             6C 6F 61 64
      00011D 00                    2995 	.db	0
      00011E 00 00 03 B1           2996 	.dw	0,945
      000122 54 49 4D 34 5F 47 65  2997 	.ascii "TIM4_GetCounter"
             74 43 6F 75 6E 74 65
             72
      000131 00                    2998 	.db	0
      000132 00 00 03 D3           2999 	.dw	0,979
      000136 54 49 4D 34 5F 47 65  3000 	.ascii "TIM4_GetPrescaler"
             74 50 72 65 73 63 61
             6C 65 72
      000147 00                    3001 	.db	0
      000148 00 00 03 F7           3002 	.dw	0,1015
      00014C 54 49 4D 34 5F 47 65  3003 	.ascii "TIM4_GetFlagStatus"
             74 46 6C 61 67 53 74
             61 74 75 73
      00015E 00                    3004 	.db	0
      00015F 00 00 04 56           3005 	.dw	0,1110
      000163 54 49 4D 34 5F 43 6C  3006 	.ascii "TIM4_ClearFlag"
             65 61 72 46 6C 61 67
      000171 00                    3007 	.db	0
      000172 00 00 04 89           3008 	.dw	0,1161
      000176 54 49 4D 34 5F 47 65  3009 	.ascii "TIM4_GetITStatus"
             74 49 54 53 74 61 74
             75 73
      000186 00                    3010 	.db	0
      000187 00 00 05 05           3011 	.dw	0,1285
      00018B 54 49 4D 34 5F 43 6C  3012 	.ascii "TIM4_ClearITPendingBit"
             65 61 72 49 54 50 65
             6E 64 69 6E 67 42 69
             74
      0001A1 00                    3013 	.db	0
      0001A2 00 00 00 00           3014 	.dw	0,0
      0001A6                       3015 Ldebug_pubnames_end:
                                   3016 
                                   3017 	.area .debug_frame (NOLOAD)
      000000 00 00                 3018 	.dw	0
      000002 00 10                 3019 	.dw	Ldebug_CIE0_end-Ldebug_CIE0_start
      000004                       3020 Ldebug_CIE0_start:
      000004 FF FF                 3021 	.dw	0xffff
      000006 FF FF                 3022 	.dw	0xffff
      000008 01                    3023 	.db	1
      000009 00                    3024 	.db	0
      00000A 01                    3025 	.uleb128	1
      00000B 7F                    3026 	.sleb128	-1
      00000C 09                    3027 	.db	9
      00000D 0C                    3028 	.db	12
      00000E 08                    3029 	.uleb128	8
      00000F 02                    3030 	.uleb128	2
      000010 89                    3031 	.db	137
      000011 01                    3032 	.uleb128	1
      000012 00                    3033 	.db	0
      000013 00                    3034 	.db	0
      000014                       3035 Ldebug_CIE0_end:
      000014 00 00 00 40           3036 	.dw	0,64
      000018 00 00r00r00           3037 	.dw	0,(Ldebug_CIE0_start-4)
      00001C 00 00r02r44           3038 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$283)	;initial loc
      000020 00 00 00 16           3039 	.dw	0,Sstm8s_tim4$TIM4_ClearITPendingBit$294-Sstm8s_tim4$TIM4_ClearITPendingBit$283
      000024 01                    3040 	.db	1
      000025 00 00r02r44           3041 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$283)
      000029 0E                    3042 	.db	14
      00002A 02                    3043 	.uleb128	2
      00002B 01                    3044 	.db	1
      00002C 00 00r02r48           3045 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$285)
      000030 0E                    3046 	.db	14
      000031 03                    3047 	.uleb128	3
      000032 01                    3048 	.db	1
      000033 00 00r02r4A           3049 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$286)
      000037 0E                    3050 	.db	14
      000038 04                    3051 	.uleb128	4
      000039 01                    3052 	.db	1
      00003A 00 00r02r4C           3053 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$287)
      00003E 0E                    3054 	.db	14
      00003F 05                    3055 	.uleb128	5
      000040 01                    3056 	.db	1
      000041 00 00r02r4E           3057 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$288)
      000045 0E                    3058 	.db	14
      000046 07                    3059 	.uleb128	7
      000047 01                    3060 	.db	1
      000048 00 00r02r54           3061 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$289)
      00004C 0E                    3062 	.db	14
      00004D 03                    3063 	.uleb128	3
      00004E 01                    3064 	.db	1
      00004F 00 00r02r55           3065 	.dw	0,(Sstm8s_tim4$TIM4_ClearITPendingBit$290)
      000053 0E                    3066 	.db	14
      000054 02                    3067 	.uleb128	2
      000055 00                    3068 	.db	0
      000056 00                    3069 	.db	0
      000057 00                    3070 	.db	0
                                   3071 
                                   3072 	.area .debug_frame (NOLOAD)
      000058 00 00                 3073 	.dw	0
      00005A 00 10                 3074 	.dw	Ldebug_CIE1_end-Ldebug_CIE1_start
      00005C                       3075 Ldebug_CIE1_start:
      00005C FF FF                 3076 	.dw	0xffff
      00005E FF FF                 3077 	.dw	0xffff
      000060 01                    3078 	.db	1
      000061 00                    3079 	.db	0
      000062 01                    3080 	.uleb128	1
      000063 7F                    3081 	.sleb128	-1
      000064 09                    3082 	.db	9
      000065 0C                    3083 	.db	12
      000066 08                    3084 	.uleb128	8
      000067 02                    3085 	.uleb128	2
      000068 89                    3086 	.db	137
      000069 01                    3087 	.uleb128	1
      00006A 00                    3088 	.db	0
      00006B 00                    3089 	.db	0
      00006C                       3090 Ldebug_CIE1_end:
      00006C 00 00 00 4C           3091 	.dw	0,76
      000070 00 00r00r58           3092 	.dw	0,(Ldebug_CIE1_start-4)
      000074 00 00r02r12           3093 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$259)	;initial loc
      000078 00 00 00 32           3094 	.dw	0,Sstm8s_tim4$TIM4_GetITStatus$281-Sstm8s_tim4$TIM4_GetITStatus$259
      00007C 01                    3095 	.db	1
      00007D 00 00r02r12           3096 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$259)
      000081 0E                    3097 	.db	14
      000082 02                    3098 	.uleb128	2
      000083 01                    3099 	.db	1
      000084 00 00r02r14           3100 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$260)
      000088 0E                    3101 	.db	14
      000089 05                    3102 	.uleb128	5
      00008A 01                    3103 	.db	1
      00008B 00 00r02r1A           3104 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$262)
      00008F 0E                    3105 	.db	14
      000090 06                    3106 	.uleb128	6
      000091 01                    3107 	.db	1
      000092 00 00r02r1C           3108 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$263)
      000096 0E                    3109 	.db	14
      000097 07                    3110 	.uleb128	7
      000098 01                    3111 	.db	1
      000099 00 00r02r1E           3112 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$264)
      00009D 0E                    3113 	.db	14
      00009E 09                    3114 	.uleb128	9
      00009F 01                    3115 	.db	1
      0000A0 00 00r02r24           3116 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$265)
      0000A4 0E                    3117 	.db	14
      0000A5 05                    3118 	.uleb128	5
      0000A6 01                    3119 	.db	1
      0000A7 00 00r02r28           3120 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$267)
      0000AB 0E                    3121 	.db	14
      0000AC 06                    3122 	.uleb128	6
      0000AD 01                    3123 	.db	1
      0000AE 00 00r02r2D           3124 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$268)
      0000B2 0E                    3125 	.db	14
      0000B3 05                    3126 	.uleb128	5
      0000B4 01                    3127 	.db	1
      0000B5 00 00r02r43           3128 	.dw	0,(Sstm8s_tim4$TIM4_GetITStatus$279)
      0000B9 0E                    3129 	.db	14
      0000BA 02                    3130 	.uleb128	2
      0000BB 00                    3131 	.db	0
                                   3132 
                                   3133 	.area .debug_frame (NOLOAD)
      0000BC 00 00                 3134 	.dw	0
      0000BE 00 10                 3135 	.dw	Ldebug_CIE2_end-Ldebug_CIE2_start
      0000C0                       3136 Ldebug_CIE2_start:
      0000C0 FF FF                 3137 	.dw	0xffff
      0000C2 FF FF                 3138 	.dw	0xffff
      0000C4 01                    3139 	.db	1
      0000C5 00                    3140 	.db	0
      0000C6 01                    3141 	.uleb128	1
      0000C7 7F                    3142 	.sleb128	-1
      0000C8 09                    3143 	.db	9
      0000C9 0C                    3144 	.db	12
      0000CA 08                    3145 	.uleb128	8
      0000CB 02                    3146 	.uleb128	2
      0000CC 89                    3147 	.db	137
      0000CD 01                    3148 	.uleb128	1
      0000CE 00                    3149 	.db	0
      0000CF 00                    3150 	.db	0
      0000D0                       3151 Ldebug_CIE2_end:
      0000D0 00 00 00 40           3152 	.dw	0,64
      0000D4 00 00r00rBC           3153 	.dw	0,(Ldebug_CIE2_start-4)
      0000D8 00 00r01rFC           3154 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$246)	;initial loc
      0000DC 00 00 00 16           3155 	.dw	0,Sstm8s_tim4$TIM4_ClearFlag$257-Sstm8s_tim4$TIM4_ClearFlag$246
      0000E0 01                    3156 	.db	1
      0000E1 00 00r01rFC           3157 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$246)
      0000E5 0E                    3158 	.db	14
      0000E6 02                    3159 	.uleb128	2
      0000E7 01                    3160 	.db	1
      0000E8 00 00r02r00           3161 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$248)
      0000EC 0E                    3162 	.db	14
      0000ED 03                    3163 	.uleb128	3
      0000EE 01                    3164 	.db	1
      0000EF 00 00r02r02           3165 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$249)
      0000F3 0E                    3166 	.db	14
      0000F4 04                    3167 	.uleb128	4
      0000F5 01                    3168 	.db	1
      0000F6 00 00r02r04           3169 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$250)
      0000FA 0E                    3170 	.db	14
      0000FB 05                    3171 	.uleb128	5
      0000FC 01                    3172 	.db	1
      0000FD 00 00r02r06           3173 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$251)
      000101 0E                    3174 	.db	14
      000102 07                    3175 	.uleb128	7
      000103 01                    3176 	.db	1
      000104 00 00r02r0C           3177 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$252)
      000108 0E                    3178 	.db	14
      000109 03                    3179 	.uleb128	3
      00010A 01                    3180 	.db	1
      00010B 00 00r02r0D           3181 	.dw	0,(Sstm8s_tim4$TIM4_ClearFlag$253)
      00010F 0E                    3182 	.db	14
      000110 02                    3183 	.uleb128	2
      000111 00                    3184 	.db	0
      000112 00                    3185 	.db	0
      000113 00                    3186 	.db	0
                                   3187 
                                   3188 	.area .debug_frame (NOLOAD)
      000114 00 00                 3189 	.dw	0
      000116 00 10                 3190 	.dw	Ldebug_CIE3_end-Ldebug_CIE3_start
      000118                       3191 Ldebug_CIE3_start:
      000118 FF FF                 3192 	.dw	0xffff
      00011A FF FF                 3193 	.dw	0xffff
      00011C 01                    3194 	.db	1
      00011D 00                    3195 	.db	0
      00011E 01                    3196 	.uleb128	1
      00011F 7F                    3197 	.sleb128	-1
      000120 09                    3198 	.db	9
      000121 0C                    3199 	.db	12
      000122 08                    3200 	.uleb128	8
      000123 02                    3201 	.uleb128	2
      000124 89                    3202 	.db	137
      000125 01                    3203 	.uleb128	1
      000126 00                    3204 	.db	0
      000127 00                    3205 	.db	0
      000128                       3206 Ldebug_CIE3_end:
      000128 00 00 00 40           3207 	.dw	0,64
      00012C 00 00r01r14           3208 	.dw	0,(Ldebug_CIE3_start-4)
      000130 00 00r01rDA           3209 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$226)	;initial loc
      000134 00 00 00 22           3210 	.dw	0,Sstm8s_tim4$TIM4_GetFlagStatus$244-Sstm8s_tim4$TIM4_GetFlagStatus$226
      000138 01                    3211 	.db	1
      000139 00 00r01rDA           3212 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$226)
      00013D 0E                    3213 	.db	14
      00013E 02                    3214 	.uleb128	2
      00013F 01                    3215 	.db	1
      000140 00 00r01rDB           3216 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$227)
      000144 0E                    3217 	.db	14
      000145 04                    3218 	.uleb128	4
      000146 01                    3219 	.db	1
      000147 00 00r01rE1           3220 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$229)
      00014B 0E                    3221 	.db	14
      00014C 05                    3222 	.uleb128	5
      00014D 01                    3223 	.db	1
      00014E 00 00r01rE3           3224 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$230)
      000152 0E                    3225 	.db	14
      000153 06                    3226 	.uleb128	6
      000154 01                    3227 	.db	1
      000155 00 00r01rE5           3228 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$231)
      000159 0E                    3229 	.db	14
      00015A 08                    3230 	.uleb128	8
      00015B 01                    3231 	.db	1
      00015C 00 00r01rEB           3232 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$232)
      000160 0E                    3233 	.db	14
      000161 04                    3234 	.uleb128	4
      000162 01                    3235 	.db	1
      000163 00 00r01rFB           3236 	.dw	0,(Sstm8s_tim4$TIM4_GetFlagStatus$242)
      000167 0E                    3237 	.db	14
      000168 02                    3238 	.uleb128	2
      000169 00                    3239 	.db	0
      00016A 00                    3240 	.db	0
      00016B 00                    3241 	.db	0
                                   3242 
                                   3243 	.area .debug_frame (NOLOAD)
      00016C 00 00                 3244 	.dw	0
      00016E 00 10                 3245 	.dw	Ldebug_CIE4_end-Ldebug_CIE4_start
      000170                       3246 Ldebug_CIE4_start:
      000170 FF FF                 3247 	.dw	0xffff
      000172 FF FF                 3248 	.dw	0xffff
      000174 01                    3249 	.db	1
      000175 00                    3250 	.db	0
      000176 01                    3251 	.uleb128	1
      000177 7F                    3252 	.sleb128	-1
      000178 09                    3253 	.db	9
      000179 0C                    3254 	.db	12
      00017A 08                    3255 	.uleb128	8
      00017B 02                    3256 	.uleb128	2
      00017C 89                    3257 	.db	137
      00017D 01                    3258 	.uleb128	1
      00017E 00                    3259 	.db	0
      00017F 00                    3260 	.db	0
      000180                       3261 Ldebug_CIE4_end:
      000180 00 00 00 14           3262 	.dw	0,20
      000184 00 00r01r6C           3263 	.dw	0,(Ldebug_CIE4_start-4)
      000188 00 00r01rD6           3264 	.dw	0,(Sstm8s_tim4$TIM4_GetPrescaler$220)	;initial loc
      00018C 00 00 00 04           3265 	.dw	0,Sstm8s_tim4$TIM4_GetPrescaler$224-Sstm8s_tim4$TIM4_GetPrescaler$220
      000190 01                    3266 	.db	1
      000191 00 00r01rD6           3267 	.dw	0,(Sstm8s_tim4$TIM4_GetPrescaler$220)
      000195 0E                    3268 	.db	14
      000196 02                    3269 	.uleb128	2
      000197 00                    3270 	.db	0
                                   3271 
                                   3272 	.area .debug_frame (NOLOAD)
      000198 00 00                 3273 	.dw	0
      00019A 00 10                 3274 	.dw	Ldebug_CIE5_end-Ldebug_CIE5_start
      00019C                       3275 Ldebug_CIE5_start:
      00019C FF FF                 3276 	.dw	0xffff
      00019E FF FF                 3277 	.dw	0xffff
      0001A0 01                    3278 	.db	1
      0001A1 00                    3279 	.db	0
      0001A2 01                    3280 	.uleb128	1
      0001A3 7F                    3281 	.sleb128	-1
      0001A4 09                    3282 	.db	9
      0001A5 0C                    3283 	.db	12
      0001A6 08                    3284 	.uleb128	8
      0001A7 02                    3285 	.uleb128	2
      0001A8 89                    3286 	.db	137
      0001A9 01                    3287 	.uleb128	1
      0001AA 00                    3288 	.db	0
      0001AB 00                    3289 	.db	0
      0001AC                       3290 Ldebug_CIE5_end:
      0001AC 00 00 00 14           3291 	.dw	0,20
      0001B0 00 00r01r98           3292 	.dw	0,(Ldebug_CIE5_start-4)
      0001B4 00 00r01rD2           3293 	.dw	0,(Sstm8s_tim4$TIM4_GetCounter$214)	;initial loc
      0001B8 00 00 00 04           3294 	.dw	0,Sstm8s_tim4$TIM4_GetCounter$218-Sstm8s_tim4$TIM4_GetCounter$214
      0001BC 01                    3295 	.db	1
      0001BD 00 00r01rD2           3296 	.dw	0,(Sstm8s_tim4$TIM4_GetCounter$214)
      0001C1 0E                    3297 	.db	14
      0001C2 02                    3298 	.uleb128	2
      0001C3 00                    3299 	.db	0
                                   3300 
                                   3301 	.area .debug_frame (NOLOAD)
      0001C4 00 00                 3302 	.dw	0
      0001C6 00 10                 3303 	.dw	Ldebug_CIE6_end-Ldebug_CIE6_start
      0001C8                       3304 Ldebug_CIE6_start:
      0001C8 FF FF                 3305 	.dw	0xffff
      0001CA FF FF                 3306 	.dw	0xffff
      0001CC 01                    3307 	.db	1
      0001CD 00                    3308 	.db	0
      0001CE 01                    3309 	.uleb128	1
      0001CF 7F                    3310 	.sleb128	-1
      0001D0 09                    3311 	.db	9
      0001D1 0C                    3312 	.db	12
      0001D2 08                    3313 	.uleb128	8
      0001D3 02                    3314 	.uleb128	2
      0001D4 89                    3315 	.db	137
      0001D5 01                    3316 	.uleb128	1
      0001D6 00                    3317 	.db	0
      0001D7 00                    3318 	.db	0
      0001D8                       3319 Ldebug_CIE6_end:
      0001D8 00 00 00 14           3320 	.dw	0,20
      0001DC 00 00r01rC4           3321 	.dw	0,(Ldebug_CIE6_start-4)
      0001E0 00 00r01rCE           3322 	.dw	0,(Sstm8s_tim4$TIM4_SetAutoreload$208)	;initial loc
      0001E4 00 00 00 04           3323 	.dw	0,Sstm8s_tim4$TIM4_SetAutoreload$212-Sstm8s_tim4$TIM4_SetAutoreload$208
      0001E8 01                    3324 	.db	1
      0001E9 00 00r01rCE           3325 	.dw	0,(Sstm8s_tim4$TIM4_SetAutoreload$208)
      0001ED 0E                    3326 	.db	14
      0001EE 02                    3327 	.uleb128	2
      0001EF 00                    3328 	.db	0
                                   3329 
                                   3330 	.area .debug_frame (NOLOAD)
      0001F0 00 00                 3331 	.dw	0
      0001F2 00 10                 3332 	.dw	Ldebug_CIE7_end-Ldebug_CIE7_start
      0001F4                       3333 Ldebug_CIE7_start:
      0001F4 FF FF                 3334 	.dw	0xffff
      0001F6 FF FF                 3335 	.dw	0xffff
      0001F8 01                    3336 	.db	1
      0001F9 00                    3337 	.db	0
      0001FA 01                    3338 	.uleb128	1
      0001FB 7F                    3339 	.sleb128	-1
      0001FC 09                    3340 	.db	9
      0001FD 0C                    3341 	.db	12
      0001FE 08                    3342 	.uleb128	8
      0001FF 02                    3343 	.uleb128	2
      000200 89                    3344 	.db	137
      000201 01                    3345 	.uleb128	1
      000202 00                    3346 	.db	0
      000203 00                    3347 	.db	0
      000204                       3348 Ldebug_CIE7_end:
      000204 00 00 00 14           3349 	.dw	0,20
      000208 00 00r01rF0           3350 	.dw	0,(Ldebug_CIE7_start-4)
      00020C 00 00r01rCA           3351 	.dw	0,(Sstm8s_tim4$TIM4_SetCounter$202)	;initial loc
      000210 00 00 00 04           3352 	.dw	0,Sstm8s_tim4$TIM4_SetCounter$206-Sstm8s_tim4$TIM4_SetCounter$202
      000214 01                    3353 	.db	1
      000215 00 00r01rCA           3354 	.dw	0,(Sstm8s_tim4$TIM4_SetCounter$202)
      000219 0E                    3355 	.db	14
      00021A 02                    3356 	.uleb128	2
      00021B 00                    3357 	.db	0
                                   3358 
                                   3359 	.area .debug_frame (NOLOAD)
      00021C 00 00                 3360 	.dw	0
      00021E 00 10                 3361 	.dw	Ldebug_CIE8_end-Ldebug_CIE8_start
      000220                       3362 Ldebug_CIE8_start:
      000220 FF FF                 3363 	.dw	0xffff
      000222 FF FF                 3364 	.dw	0xffff
      000224 01                    3365 	.db	1
      000225 00                    3366 	.db	0
      000226 01                    3367 	.uleb128	1
      000227 7F                    3368 	.sleb128	-1
      000228 09                    3369 	.db	9
      000229 0C                    3370 	.db	12
      00022A 08                    3371 	.uleb128	8
      00022B 02                    3372 	.uleb128	2
      00022C 89                    3373 	.db	137
      00022D 01                    3374 	.uleb128	1
      00022E 00                    3375 	.db	0
      00022F 00                    3376 	.db	0
      000230                       3377 Ldebug_CIE8_end:
      000230 00 00 00 40           3378 	.dw	0,64
      000234 00 00r02r1C           3379 	.dw	0,(Ldebug_CIE8_start-4)
      000238 00 00r01rB5           3380 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$189)	;initial loc
      00023C 00 00 00 15           3381 	.dw	0,Sstm8s_tim4$TIM4_GenerateEvent$200-Sstm8s_tim4$TIM4_GenerateEvent$189
      000240 01                    3382 	.db	1
      000241 00 00r01rB5           3383 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$189)
      000245 0E                    3384 	.db	14
      000246 02                    3385 	.uleb128	2
      000247 01                    3386 	.db	1
      000248 00 00r01rB9           3387 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$191)
      00024C 0E                    3388 	.db	14
      00024D 03                    3389 	.uleb128	3
      00024E 01                    3390 	.db	1
      00024F 00 00r01rBB           3391 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$192)
      000253 0E                    3392 	.db	14
      000254 04                    3393 	.uleb128	4
      000255 01                    3394 	.db	1
      000256 00 00r01rBD           3395 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$193)
      00025A 0E                    3396 	.db	14
      00025B 05                    3397 	.uleb128	5
      00025C 01                    3398 	.db	1
      00025D 00 00r01rBF           3399 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$194)
      000261 0E                    3400 	.db	14
      000262 07                    3401 	.uleb128	7
      000263 01                    3402 	.db	1
      000264 00 00r01rC5           3403 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$195)
      000268 0E                    3404 	.db	14
      000269 03                    3405 	.uleb128	3
      00026A 01                    3406 	.db	1
      00026B 00 00r01rC6           3407 	.dw	0,(Sstm8s_tim4$TIM4_GenerateEvent$196)
      00026F 0E                    3408 	.db	14
      000270 02                    3409 	.uleb128	2
      000271 00                    3410 	.db	0
      000272 00                    3411 	.db	0
      000273 00                    3412 	.db	0
                                   3413 
                                   3414 	.area .debug_frame (NOLOAD)
      000274 00 00                 3415 	.dw	0
      000276 00 10                 3416 	.dw	Ldebug_CIE9_end-Ldebug_CIE9_start
      000278                       3417 Ldebug_CIE9_start:
      000278 FF FF                 3418 	.dw	0xffff
      00027A FF FF                 3419 	.dw	0xffff
      00027C 01                    3420 	.db	1
      00027D 00                    3421 	.db	0
      00027E 01                    3422 	.uleb128	1
      00027F 7F                    3423 	.sleb128	-1
      000280 09                    3424 	.db	9
      000281 0C                    3425 	.db	12
      000282 08                    3426 	.uleb128	8
      000283 02                    3427 	.uleb128	2
      000284 89                    3428 	.db	137
      000285 01                    3429 	.uleb128	1
      000286 00                    3430 	.db	0
      000287 00                    3431 	.db	0
      000288                       3432 Ldebug_CIE9_end:
      000288 00 00 00 40           3433 	.dw	0,64
      00028C 00 00r02r74           3434 	.dw	0,(Ldebug_CIE9_start-4)
      000290 00 00r01r8B           3435 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$169)	;initial loc
      000294 00 00 00 2A           3436 	.dw	0,Sstm8s_tim4$TIM4_ARRPreloadConfig$187-Sstm8s_tim4$TIM4_ARRPreloadConfig$169
      000298 01                    3437 	.db	1
      000299 00 00r01r8B           3438 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$169)
      00029D 0E                    3439 	.db	14
      00029E 02                    3440 	.uleb128	2
      00029F 01                    3441 	.db	1
      0002A0 00 00r01r8C           3442 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$170)
      0002A4 0E                    3443 	.db	14
      0002A5 03                    3444 	.uleb128	3
      0002A6 01                    3445 	.db	1
      0002A7 00 00r01r96           3446 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$172)
      0002AB 0E                    3447 	.db	14
      0002AC 04                    3448 	.uleb128	4
      0002AD 01                    3449 	.db	1
      0002AE 00 00r01r98           3450 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$173)
      0002B2 0E                    3451 	.db	14
      0002B3 06                    3452 	.uleb128	6
      0002B4 01                    3453 	.db	1
      0002B5 00 00r01r9A           3454 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$174)
      0002B9 0E                    3455 	.db	14
      0002BA 07                    3456 	.uleb128	7
      0002BB 01                    3457 	.db	1
      0002BC 00 00r01rA0           3458 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$175)
      0002C0 0E                    3459 	.db	14
      0002C1 03                    3460 	.uleb128	3
      0002C2 01                    3461 	.db	1
      0002C3 00 00r01rB4           3462 	.dw	0,(Sstm8s_tim4$TIM4_ARRPreloadConfig$185)
      0002C7 0E                    3463 	.db	14
      0002C8 02                    3464 	.uleb128	2
      0002C9 00                    3465 	.db	0
      0002CA 00                    3466 	.db	0
      0002CB 00                    3467 	.db	0
                                   3468 
                                   3469 	.area .debug_frame (NOLOAD)
      0002CC 00 00                 3470 	.dw	0
      0002CE 00 10                 3471 	.dw	Ldebug_CIE10_end-Ldebug_CIE10_start
      0002D0                       3472 Ldebug_CIE10_start:
      0002D0 FF FF                 3473 	.dw	0xffff
      0002D2 FF FF                 3474 	.dw	0xffff
      0002D4 01                    3475 	.db	1
      0002D5 00                    3476 	.db	0
      0002D6 01                    3477 	.uleb128	1
      0002D7 7F                    3478 	.sleb128	-1
      0002D8 09                    3479 	.db	9
      0002D9 0C                    3480 	.db	12
      0002DA 08                    3481 	.uleb128	8
      0002DB 02                    3482 	.uleb128	2
      0002DC 89                    3483 	.db	137
      0002DD 01                    3484 	.uleb128	1
      0002DE 00                    3485 	.db	0
      0002DF 00                    3486 	.db	0
      0002E0                       3487 Ldebug_CIE10_end:
      0002E0 00 00 00 AC           3488 	.dw	0,172
      0002E4 00 00r02rCC           3489 	.dw	0,(Ldebug_CIE10_start-4)
      0002E8 00 00r01r3D           3490 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$140)	;initial loc
      0002EC 00 00 00 4E           3491 	.dw	0,Sstm8s_tim4$TIM4_PrescalerConfig$167-Sstm8s_tim4$TIM4_PrescalerConfig$140
      0002F0 01                    3492 	.db	1
      0002F1 00 00r01r3D           3493 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$140)
      0002F5 0E                    3494 	.db	14
      0002F6 02                    3495 	.uleb128	2
      0002F7 01                    3496 	.db	1
      0002F8 00 00r01r46           3497 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$142)
      0002FC 0E                    3498 	.db	14
      0002FD 03                    3499 	.uleb128	3
      0002FE 01                    3500 	.db	1
      0002FF 00 00r01r48           3501 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$143)
      000303 0E                    3502 	.db	14
      000304 04                    3503 	.uleb128	4
      000305 01                    3504 	.db	1
      000306 00 00r01r4A           3505 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$144)
      00030A 0E                    3506 	.db	14
      00030B 06                    3507 	.uleb128	6
      00030C 01                    3508 	.db	1
      00030D 00 00r01r4C           3509 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$145)
      000311 0E                    3510 	.db	14
      000312 07                    3511 	.uleb128	7
      000313 01                    3512 	.db	1
      000314 00 00r01r52           3513 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$146)
      000318 0E                    3514 	.db	14
      000319 03                    3515 	.uleb128	3
      00031A 01                    3516 	.db	1
      00031B 00 00r01r53           3517 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$147)
      00031F 0E                    3518 	.db	14
      000320 02                    3519 	.uleb128	2
      000321 01                    3520 	.db	1
      000322 00 00r01r5A           3521 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$149)
      000326 0E                    3522 	.db	14
      000327 02                    3523 	.uleb128	2
      000328 01                    3524 	.db	1
      000329 00 00r01r5E           3525 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$150)
      00032D 0E                    3526 	.db	14
      00032E 02                    3527 	.uleb128	2
      00032F 01                    3528 	.db	1
      000330 00 00r01r62           3529 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$151)
      000334 0E                    3530 	.db	14
      000335 02                    3531 	.uleb128	2
      000336 01                    3532 	.db	1
      000337 00 00r01r66           3533 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$152)
      00033B 0E                    3534 	.db	14
      00033C 02                    3535 	.uleb128	2
      00033D 01                    3536 	.db	1
      00033E 00 00r01r6A           3537 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$153)
      000342 0E                    3538 	.db	14
      000343 02                    3539 	.uleb128	2
      000344 01                    3540 	.db	1
      000345 00 00r01r6E           3541 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$154)
      000349 0E                    3542 	.db	14
      00034A 02                    3543 	.uleb128	2
      00034B 01                    3544 	.db	1
      00034C 00 00r01r72           3545 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$155)
      000350 0E                    3546 	.db	14
      000351 02                    3547 	.uleb128	2
      000352 01                    3548 	.db	1
      000353 00 00r01r73           3549 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$156)
      000357 0E                    3550 	.db	14
      000358 03                    3551 	.uleb128	3
      000359 01                    3552 	.db	1
      00035A 00 00r01r75           3553 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$157)
      00035E 0E                    3554 	.db	14
      00035F 04                    3555 	.uleb128	4
      000360 01                    3556 	.db	1
      000361 00 00r01r77           3557 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$158)
      000365 0E                    3558 	.db	14
      000366 06                    3559 	.uleb128	6
      000367 01                    3560 	.db	1
      000368 00 00r01r79           3561 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$159)
      00036C 0E                    3562 	.db	14
      00036D 07                    3563 	.uleb128	7
      00036E 01                    3564 	.db	1
      00036F 00 00r01r7F           3565 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$160)
      000373 0E                    3566 	.db	14
      000374 03                    3567 	.uleb128	3
      000375 01                    3568 	.db	1
      000376 00 00r01r80           3569 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$161)
      00037A 0E                    3570 	.db	14
      00037B 02                    3571 	.uleb128	2
      00037C 01                    3572 	.db	1
      00037D 00 00r01r89           3573 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$165)
      000381 0E                    3574 	.db	14
      000382 00                    3575 	.uleb128	0
      000383 01                    3576 	.db	1
      000384 00 00r01r8A           3577 	.dw	0,(Sstm8s_tim4$TIM4_PrescalerConfig$166)
      000388 0E                    3578 	.db	14
      000389 FF FF FF FF 0F        3579 	.uleb128	-1
      00038E 00                    3580 	.db	0
      00038F 00                    3581 	.db	0
                                   3582 
                                   3583 	.area .debug_frame (NOLOAD)
      000390 00 00                 3584 	.dw	0
      000392 00 10                 3585 	.dw	Ldebug_CIE11_end-Ldebug_CIE11_start
      000394                       3586 Ldebug_CIE11_start:
      000394 FF FF                 3587 	.dw	0xffff
      000396 FF FF                 3588 	.dw	0xffff
      000398 01                    3589 	.db	1
      000399 00                    3590 	.db	0
      00039A 01                    3591 	.uleb128	1
      00039B 7F                    3592 	.sleb128	-1
      00039C 09                    3593 	.db	9
      00039D 0C                    3594 	.db	12
      00039E 08                    3595 	.uleb128	8
      00039F 02                    3596 	.uleb128	2
      0003A0 89                    3597 	.db	137
      0003A1 01                    3598 	.uleb128	1
      0003A2 00                    3599 	.db	0
      0003A3 00                    3600 	.db	0
      0003A4                       3601 Ldebug_CIE11_end:
      0003A4 00 00 00 40           3602 	.dw	0,64
      0003A8 00 00r03r90           3603 	.dw	0,(Ldebug_CIE11_start-4)
      0003AC 00 00r01r13           3604 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$120)	;initial loc
      0003B0 00 00 00 2A           3605 	.dw	0,Sstm8s_tim4$TIM4_SelectOnePulseMode$138-Sstm8s_tim4$TIM4_SelectOnePulseMode$120
      0003B4 01                    3606 	.db	1
      0003B5 00 00r01r13           3607 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$120)
      0003B9 0E                    3608 	.db	14
      0003BA 02                    3609 	.uleb128	2
      0003BB 01                    3610 	.db	1
      0003BC 00 00r01r14           3611 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$121)
      0003C0 0E                    3612 	.db	14
      0003C1 03                    3613 	.uleb128	3
      0003C2 01                    3614 	.db	1
      0003C3 00 00r01r1E           3615 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$123)
      0003C7 0E                    3616 	.db	14
      0003C8 04                    3617 	.uleb128	4
      0003C9 01                    3618 	.db	1
      0003CA 00 00r01r20           3619 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$124)
      0003CE 0E                    3620 	.db	14
      0003CF 06                    3621 	.uleb128	6
      0003D0 01                    3622 	.db	1
      0003D1 00 00r01r22           3623 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$125)
      0003D5 0E                    3624 	.db	14
      0003D6 07                    3625 	.uleb128	7
      0003D7 01                    3626 	.db	1
      0003D8 00 00r01r28           3627 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$126)
      0003DC 0E                    3628 	.db	14
      0003DD 03                    3629 	.uleb128	3
      0003DE 01                    3630 	.db	1
      0003DF 00 00r01r3C           3631 	.dw	0,(Sstm8s_tim4$TIM4_SelectOnePulseMode$136)
      0003E3 0E                    3632 	.db	14
      0003E4 02                    3633 	.uleb128	2
      0003E5 00                    3634 	.db	0
      0003E6 00                    3635 	.db	0
      0003E7 00                    3636 	.db	0
                                   3637 
                                   3638 	.area .debug_frame (NOLOAD)
      0003E8 00 00                 3639 	.dw	0
      0003EA 00 10                 3640 	.dw	Ldebug_CIE12_end-Ldebug_CIE12_start
      0003EC                       3641 Ldebug_CIE12_start:
      0003EC FF FF                 3642 	.dw	0xffff
      0003EE FF FF                 3643 	.dw	0xffff
      0003F0 01                    3644 	.db	1
      0003F1 00                    3645 	.db	0
      0003F2 01                    3646 	.uleb128	1
      0003F3 7F                    3647 	.sleb128	-1
      0003F4 09                    3648 	.db	9
      0003F5 0C                    3649 	.db	12
      0003F6 08                    3650 	.uleb128	8
      0003F7 02                    3651 	.uleb128	2
      0003F8 89                    3652 	.db	137
      0003F9 01                    3653 	.uleb128	1
      0003FA 00                    3654 	.db	0
      0003FB 00                    3655 	.db	0
      0003FC                       3656 Ldebug_CIE12_end:
      0003FC 00 00 00 40           3657 	.dw	0,64
      000400 00 00r03rE8           3658 	.dw	0,(Ldebug_CIE12_start-4)
      000404 00 00r00rE9           3659 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$100)	;initial loc
      000408 00 00 00 2A           3660 	.dw	0,Sstm8s_tim4$TIM4_UpdateRequestConfig$118-Sstm8s_tim4$TIM4_UpdateRequestConfig$100
      00040C 01                    3661 	.db	1
      00040D 00 00r00rE9           3662 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$100)
      000411 0E                    3663 	.db	14
      000412 02                    3664 	.uleb128	2
      000413 01                    3665 	.db	1
      000414 00 00r00rEA           3666 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$101)
      000418 0E                    3667 	.db	14
      000419 03                    3668 	.uleb128	3
      00041A 01                    3669 	.db	1
      00041B 00 00r00rF4           3670 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$103)
      00041F 0E                    3671 	.db	14
      000420 04                    3672 	.uleb128	4
      000421 01                    3673 	.db	1
      000422 00 00r00rF6           3674 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$104)
      000426 0E                    3675 	.db	14
      000427 06                    3676 	.uleb128	6
      000428 01                    3677 	.db	1
      000429 00 00r00rF8           3678 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$105)
      00042D 0E                    3679 	.db	14
      00042E 07                    3680 	.uleb128	7
      00042F 01                    3681 	.db	1
      000430 00 00r00rFE           3682 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$106)
      000434 0E                    3683 	.db	14
      000435 03                    3684 	.uleb128	3
      000436 01                    3685 	.db	1
      000437 00 00r01r12           3686 	.dw	0,(Sstm8s_tim4$TIM4_UpdateRequestConfig$116)
      00043B 0E                    3687 	.db	14
      00043C 02                    3688 	.uleb128	2
      00043D 00                    3689 	.db	0
      00043E 00                    3690 	.db	0
      00043F 00                    3691 	.db	0
                                   3692 
                                   3693 	.area .debug_frame (NOLOAD)
      000440 00 00                 3694 	.dw	0
      000442 00 10                 3695 	.dw	Ldebug_CIE13_end-Ldebug_CIE13_start
      000444                       3696 Ldebug_CIE13_start:
      000444 FF FF                 3697 	.dw	0xffff
      000446 FF FF                 3698 	.dw	0xffff
      000448 01                    3699 	.db	1
      000449 00                    3700 	.db	0
      00044A 01                    3701 	.uleb128	1
      00044B 7F                    3702 	.sleb128	-1
      00044C 09                    3703 	.db	9
      00044D 0C                    3704 	.db	12
      00044E 08                    3705 	.uleb128	8
      00044F 02                    3706 	.uleb128	2
      000450 89                    3707 	.db	137
      000451 01                    3708 	.uleb128	1
      000452 00                    3709 	.db	0
      000453 00                    3710 	.db	0
      000454                       3711 Ldebug_CIE13_end:
      000454 00 00 00 40           3712 	.dw	0,64
      000458 00 00r04r40           3713 	.dw	0,(Ldebug_CIE13_start-4)
      00045C 00 00r00rBF           3714 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$80)	;initial loc
      000460 00 00 00 2A           3715 	.dw	0,Sstm8s_tim4$TIM4_UpdateDisableConfig$98-Sstm8s_tim4$TIM4_UpdateDisableConfig$80
      000464 01                    3716 	.db	1
      000465 00 00r00rBF           3717 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$80)
      000469 0E                    3718 	.db	14
      00046A 02                    3719 	.uleb128	2
      00046B 01                    3720 	.db	1
      00046C 00 00r00rC0           3721 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$81)
      000470 0E                    3722 	.db	14
      000471 03                    3723 	.uleb128	3
      000472 01                    3724 	.db	1
      000473 00 00r00rCA           3725 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$83)
      000477 0E                    3726 	.db	14
      000478 04                    3727 	.uleb128	4
      000479 01                    3728 	.db	1
      00047A 00 00r00rCC           3729 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$84)
      00047E 0E                    3730 	.db	14
      00047F 06                    3731 	.uleb128	6
      000480 01                    3732 	.db	1
      000481 00 00r00rCE           3733 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$85)
      000485 0E                    3734 	.db	14
      000486 07                    3735 	.uleb128	7
      000487 01                    3736 	.db	1
      000488 00 00r00rD4           3737 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$86)
      00048C 0E                    3738 	.db	14
      00048D 03                    3739 	.uleb128	3
      00048E 01                    3740 	.db	1
      00048F 00 00r00rE8           3741 	.dw	0,(Sstm8s_tim4$TIM4_UpdateDisableConfig$96)
      000493 0E                    3742 	.db	14
      000494 02                    3743 	.uleb128	2
      000495 00                    3744 	.db	0
      000496 00                    3745 	.db	0
      000497 00                    3746 	.db	0
                                   3747 
                                   3748 	.area .debug_frame (NOLOAD)
      000498 00 00                 3749 	.dw	0
      00049A 00 10                 3750 	.dw	Ldebug_CIE14_end-Ldebug_CIE14_start
      00049C                       3751 Ldebug_CIE14_start:
      00049C FF FF                 3752 	.dw	0xffff
      00049E FF FF                 3753 	.dw	0xffff
      0004A0 01                    3754 	.db	1
      0004A1 00                    3755 	.db	0
      0004A2 01                    3756 	.uleb128	1
      0004A3 7F                    3757 	.sleb128	-1
      0004A4 09                    3758 	.db	9
      0004A5 0C                    3759 	.db	12
      0004A6 08                    3760 	.uleb128	8
      0004A7 02                    3761 	.uleb128	2
      0004A8 89                    3762 	.db	137
      0004A9 01                    3763 	.uleb128	1
      0004AA 00                    3764 	.db	0
      0004AB 00                    3765 	.db	0
      0004AC                       3766 Ldebug_CIE14_end:
      0004AC 00 00 00 6C           3767 	.dw	0,108
      0004B0 00 00r04r98           3768 	.dw	0,(Ldebug_CIE14_start-4)
      0004B4 00 00r00r7C           3769 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$54)	;initial loc
      0004B8 00 00 00 43           3770 	.dw	0,Sstm8s_tim4$TIM4_ITConfig$78-Sstm8s_tim4$TIM4_ITConfig$54
      0004BC 01                    3771 	.db	1
      0004BD 00 00r00r7C           3772 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$54)
      0004C1 0E                    3773 	.db	14
      0004C2 02                    3774 	.uleb128	2
      0004C3 01                    3775 	.db	1
      0004C4 00 00r00r7D           3776 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$55)
      0004C8 0E                    3777 	.db	14
      0004C9 04                    3778 	.uleb128	4
      0004CA 01                    3779 	.db	1
      0004CB 00 00r00r83           3780 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$57)
      0004CF 0E                    3781 	.db	14
      0004D0 05                    3782 	.uleb128	5
      0004D1 01                    3783 	.db	1
      0004D2 00 00r00r85           3784 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$58)
      0004D6 0E                    3785 	.db	14
      0004D7 07                    3786 	.uleb128	7
      0004D8 01                    3787 	.db	1
      0004D9 00 00r00r87           3788 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$59)
      0004DD 0E                    3789 	.db	14
      0004DE 08                    3790 	.uleb128	8
      0004DF 01                    3791 	.db	1
      0004E0 00 00r00r8D           3792 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$60)
      0004E4 0E                    3793 	.db	14
      0004E5 04                    3794 	.uleb128	4
      0004E6 01                    3795 	.db	1
      0004E7 00 00r00r97           3796 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$62)
      0004EB 0E                    3797 	.db	14
      0004EC 05                    3798 	.uleb128	5
      0004ED 01                    3799 	.db	1
      0004EE 00 00r00r99           3800 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$63)
      0004F2 0E                    3801 	.db	14
      0004F3 07                    3802 	.uleb128	7
      0004F4 01                    3803 	.db	1
      0004F5 00 00r00r9B           3804 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$64)
      0004F9 0E                    3805 	.db	14
      0004FA 08                    3806 	.uleb128	8
      0004FB 01                    3807 	.db	1
      0004FC 00 00r00rA1           3808 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$65)
      000500 0E                    3809 	.db	14
      000501 04                    3810 	.uleb128	4
      000502 01                    3811 	.db	1
      000503 00 00r00rBC           3812 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$75)
      000507 0E                    3813 	.db	14
      000508 02                    3814 	.uleb128	2
      000509 01                    3815 	.db	1
      00050A 00 00r00rBD           3816 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$76)
      00050E 0E                    3817 	.db	14
      00050F 00                    3818 	.uleb128	0
      000510 01                    3819 	.db	1
      000511 00 00r00rBE           3820 	.dw	0,(Sstm8s_tim4$TIM4_ITConfig$77)
      000515 0E                    3821 	.db	14
      000516 FF FF FF FF 0F        3822 	.uleb128	-1
      00051B 00                    3823 	.db	0
                                   3824 
                                   3825 	.area .debug_frame (NOLOAD)
      00051C 00 00                 3826 	.dw	0
      00051E 00 10                 3827 	.dw	Ldebug_CIE15_end-Ldebug_CIE15_start
      000520                       3828 Ldebug_CIE15_start:
      000520 FF FF                 3829 	.dw	0xffff
      000522 FF FF                 3830 	.dw	0xffff
      000524 01                    3831 	.db	1
      000525 00                    3832 	.db	0
      000526 01                    3833 	.uleb128	1
      000527 7F                    3834 	.sleb128	-1
      000528 09                    3835 	.db	9
      000529 0C                    3836 	.db	12
      00052A 08                    3837 	.uleb128	8
      00052B 02                    3838 	.uleb128	2
      00052C 89                    3839 	.db	137
      00052D 01                    3840 	.uleb128	1
      00052E 00                    3841 	.db	0
      00052F 00                    3842 	.db	0
      000530                       3843 Ldebug_CIE15_end:
      000530 00 00 00 40           3844 	.dw	0,64
      000534 00 00r05r1C           3845 	.dw	0,(Ldebug_CIE15_start-4)
      000538 00 00r00r52           3846 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$34)	;initial loc
      00053C 00 00 00 2A           3847 	.dw	0,Sstm8s_tim4$TIM4_Cmd$52-Sstm8s_tim4$TIM4_Cmd$34
      000540 01                    3848 	.db	1
      000541 00 00r00r52           3849 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$34)
      000545 0E                    3850 	.db	14
      000546 02                    3851 	.uleb128	2
      000547 01                    3852 	.db	1
      000548 00 00r00r53           3853 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$35)
      00054C 0E                    3854 	.db	14
      00054D 03                    3855 	.uleb128	3
      00054E 01                    3856 	.db	1
      00054F 00 00r00r5D           3857 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$37)
      000553 0E                    3858 	.db	14
      000554 04                    3859 	.uleb128	4
      000555 01                    3860 	.db	1
      000556 00 00r00r5F           3861 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$38)
      00055A 0E                    3862 	.db	14
      00055B 06                    3863 	.uleb128	6
      00055C 01                    3864 	.db	1
      00055D 00 00r00r61           3865 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$39)
      000561 0E                    3866 	.db	14
      000562 07                    3867 	.uleb128	7
      000563 01                    3868 	.db	1
      000564 00 00r00r67           3869 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$40)
      000568 0E                    3870 	.db	14
      000569 03                    3871 	.uleb128	3
      00056A 01                    3872 	.db	1
      00056B 00 00r00r7B           3873 	.dw	0,(Sstm8s_tim4$TIM4_Cmd$50)
      00056F 0E                    3874 	.db	14
      000570 02                    3875 	.uleb128	2
      000571 00                    3876 	.db	0
      000572 00                    3877 	.db	0
      000573 00                    3878 	.db	0
                                   3879 
                                   3880 	.area .debug_frame (NOLOAD)
      000574 00 00                 3881 	.dw	0
      000576 00 10                 3882 	.dw	Ldebug_CIE16_end-Ldebug_CIE16_start
      000578                       3883 Ldebug_CIE16_start:
      000578 FF FF                 3884 	.dw	0xffff
      00057A FF FF                 3885 	.dw	0xffff
      00057C 01                    3886 	.db	1
      00057D 00                    3887 	.db	0
      00057E 01                    3888 	.uleb128	1
      00057F 7F                    3889 	.sleb128	-1
      000580 09                    3890 	.db	9
      000581 0C                    3891 	.db	12
      000582 08                    3892 	.uleb128	8
      000583 02                    3893 	.uleb128	2
      000584 89                    3894 	.db	137
      000585 01                    3895 	.uleb128	1
      000586 00                    3896 	.db	0
      000587 00                    3897 	.db	0
      000588                       3898 Ldebug_CIE16_end:
      000588 00 00 00 80           3899 	.dw	0,128
      00058C 00 00r05r74           3900 	.dw	0,(Ldebug_CIE16_start-4)
      000590 00 00r00r19           3901 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$12)	;initial loc
      000594 00 00 00 39           3902 	.dw	0,Sstm8s_tim4$TIM4_TimeBaseInit$32-Sstm8s_tim4$TIM4_TimeBaseInit$12
      000598 01                    3903 	.db	1
      000599 00 00r00r19           3904 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$12)
      00059D 0E                    3905 	.db	14
      00059E 02                    3906 	.uleb128	2
      00059F 01                    3907 	.db	1
      0005A0 00 00r00r20           3908 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$14)
      0005A4 0E                    3909 	.db	14
      0005A5 02                    3910 	.uleb128	2
      0005A6 01                    3911 	.db	1
      0005A7 00 00r00r24           3912 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$15)
      0005AB 0E                    3913 	.db	14
      0005AC 02                    3914 	.uleb128	2
      0005AD 01                    3915 	.db	1
      0005AE 00 00r00r28           3916 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$16)
      0005B2 0E                    3917 	.db	14
      0005B3 02                    3918 	.uleb128	2
      0005B4 01                    3919 	.db	1
      0005B5 00 00r00r2C           3920 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$17)
      0005B9 0E                    3921 	.db	14
      0005BA 02                    3922 	.uleb128	2
      0005BB 01                    3923 	.db	1
      0005BC 00 00r00r30           3924 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$18)
      0005C0 0E                    3925 	.db	14
      0005C1 02                    3926 	.uleb128	2
      0005C2 01                    3927 	.db	1
      0005C3 00 00r00r34           3928 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$19)
      0005C7 0E                    3929 	.db	14
      0005C8 02                    3930 	.uleb128	2
      0005C9 01                    3931 	.db	1
      0005CA 00 00r00r38           3932 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$20)
      0005CE 0E                    3933 	.db	14
      0005CF 02                    3934 	.uleb128	2
      0005D0 01                    3935 	.db	1
      0005D1 00 00r00r39           3936 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$21)
      0005D5 0E                    3937 	.db	14
      0005D6 03                    3938 	.uleb128	3
      0005D7 01                    3939 	.db	1
      0005D8 00 00r00r3B           3940 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$22)
      0005DC 0E                    3941 	.db	14
      0005DD 04                    3942 	.uleb128	4
      0005DE 01                    3943 	.db	1
      0005DF 00 00r00r3D           3944 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$23)
      0005E3 0E                    3945 	.db	14
      0005E4 06                    3946 	.uleb128	6
      0005E5 01                    3947 	.db	1
      0005E6 00 00r00r3F           3948 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$24)
      0005EA 0E                    3949 	.db	14
      0005EB 07                    3950 	.uleb128	7
      0005EC 01                    3951 	.db	1
      0005ED 00 00r00r45           3952 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$25)
      0005F1 0E                    3953 	.db	14
      0005F2 03                    3954 	.uleb128	3
      0005F3 01                    3955 	.db	1
      0005F4 00 00r00r46           3956 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$26)
      0005F8 0E                    3957 	.db	14
      0005F9 02                    3958 	.uleb128	2
      0005FA 01                    3959 	.db	1
      0005FB 00 00r00r50           3960 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$30)
      0005FF 0E                    3961 	.db	14
      000600 00                    3962 	.uleb128	0
      000601 01                    3963 	.db	1
      000602 00 00r00r51           3964 	.dw	0,(Sstm8s_tim4$TIM4_TimeBaseInit$31)
      000606 0E                    3965 	.db	14
      000607 FF FF FF FF 0F        3966 	.uleb128	-1
                                   3967 
                                   3968 	.area .debug_frame (NOLOAD)
      00060C 00 00                 3969 	.dw	0
      00060E 00 10                 3970 	.dw	Ldebug_CIE17_end-Ldebug_CIE17_start
      000610                       3971 Ldebug_CIE17_start:
      000610 FF FF                 3972 	.dw	0xffff
      000612 FF FF                 3973 	.dw	0xffff
      000614 01                    3974 	.db	1
      000615 00                    3975 	.db	0
      000616 01                    3976 	.uleb128	1
      000617 7F                    3977 	.sleb128	-1
      000618 09                    3978 	.db	9
      000619 0C                    3979 	.db	12
      00061A 08                    3980 	.uleb128	8
      00061B 02                    3981 	.uleb128	2
      00061C 89                    3982 	.db	137
      00061D 01                    3983 	.uleb128	1
      00061E 00                    3984 	.db	0
      00061F 00                    3985 	.db	0
      000620                       3986 Ldebug_CIE17_end:
      000620 00 00 00 14           3987 	.dw	0,20
      000624 00 00r06r0C           3988 	.dw	0,(Ldebug_CIE17_start-4)
      000628 00 00r00r00           3989 	.dw	0,(Sstm8s_tim4$TIM4_DeInit$1)	;initial loc
      00062C 00 00 00 19           3990 	.dw	0,Sstm8s_tim4$TIM4_DeInit$10-Sstm8s_tim4$TIM4_DeInit$1
      000630 01                    3991 	.db	1
      000631 00 00r00r00           3992 	.dw	0,(Sstm8s_tim4$TIM4_DeInit$1)
      000635 0E                    3993 	.db	14
      000636 02                    3994 	.uleb128	2
      000637 00                    3995 	.db	0
