============================================================
   Tang Dynasty, V5.0.19080
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/bin/td.exe
   Built at =   13:24:12 May  5 2020
   Run by =     admin
   Run Date =   Fri May 29 10:11:51 2020

   Run on =     DESKTOP-9BM44F6
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db VGA_Demo_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.19080.
RUN-1001 : Database version number 46126.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(19)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 5 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 230/3 useful/useless nets, 161/2 useful/useless insts
SYN-1015 : Optimize round 1, 21 better
SYN-1014 : Optimize round 2
SYN-1032 : 218/12 useful/useless nets, 149/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates             57
  #and                    5
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                    4
  #bufif1                 0
  #MX21                   0
  #FADD                   0
  #DFF                   48
  #LATCH                  0
#MACRO_ADD               13
#MACRO_EQ                 2
#MACRO_MULT               1
#MACRO_MUX               72

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |9      |48     |17     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 257/24 useful/useless nets, 189/24 useful/useless insts
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1173, tnet num: 427, tinst num: 354, tnode num: 1478, tedge num: 1735.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 427 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 80 (2.25), #lev = 4 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 80 (2.25), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 116 instances into 84 LUTs, name keeping = 95%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts             262
  #lut4                  80
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           178

Utilization Statistics
#lut                    262   out of  19600    1.34%
#reg                     24   out of  19600    0.12%
#le                       0
#dsp                      1   out of     29    3.45%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |262   |24    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (25 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 223 instances
RUN-1001 : 84 luts, 24 seqs, 63 mslices, 16 lslices, 30 pads, 0 brams, 1 dsps
RUN-1001 : There are total 291 nets
RUN-1001 : 256 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 221 instances, 84 luts, 24 seqs, 79 slices, 13 macros(79 instances: 63 mslices 16 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 867, tnet num: 289, tinst num: 221, tnode num: 953, tedge num: 1303.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.087850s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (88.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 74751.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 221.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 58020.5, overlap = 2.25
PHY-3002 : Step(2): len = 56061.3, overlap = 2.25
PHY-3002 : Step(3): len = 47757.1, overlap = 2.25
PHY-3002 : Step(4): len = 47468.2, overlap = 2.25
PHY-3002 : Step(5): len = 31145.7, overlap = 2.25
PHY-3002 : Step(6): len = 28634.4, overlap = 2.25
PHY-3002 : Step(7): len = 26645.2, overlap = 0
PHY-3002 : Step(8): len = 24887.4, overlap = 2.25
PHY-3002 : Step(9): len = 22488.6, overlap = 2.25
PHY-3002 : Step(10): len = 19990.3, overlap = 2.25
PHY-3002 : Step(11): len = 18717.6, overlap = 2.25
PHY-3002 : Step(12): len = 18678, overlap = 0
PHY-3002 : Step(13): len = 16963.7, overlap = 2.25
PHY-3002 : Step(14): len = 15219.2, overlap = 2.25
PHY-3002 : Step(15): len = 15608.7, overlap = 2.25
PHY-3002 : Step(16): len = 14507.5, overlap = 2.25
PHY-3002 : Step(17): len = 14449.2, overlap = 2.25
PHY-3002 : Step(18): len = 13936.8, overlap = 2.25
PHY-3002 : Step(19): len = 14003.1, overlap = 2.25
PHY-3002 : Step(20): len = 14154.6, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00116696
PHY-3002 : Step(21): len = 18609.8, overlap = 2.25
PHY-3002 : Step(22): len = 18973.1, overlap = 2.25
PHY-3002 : Step(23): len = 19048.8, overlap = 0
PHY-3002 : Step(24): len = 15035.5, overlap = 0
PHY-3002 : Step(25): len = 14543.4, overlap = 0
PHY-3002 : Step(26): len = 14510.3, overlap = 0
PHY-3002 : Step(27): len = 14074.8, overlap = 0
PHY-3002 : Step(28): len = 13839.2, overlap = 0
PHY-3002 : Step(29): len = 13664.8, overlap = 0
PHY-3002 : Step(30): len = 13782.5, overlap = 0
PHY-3002 : Step(31): len = 13734.5, overlap = 0
PHY-3002 : Step(32): len = 13703.3, overlap = 0
PHY-3002 : Step(33): len = 13311.9, overlap = 0
PHY-3002 : Step(34): len = 13300.9, overlap = 0
PHY-3002 : Step(35): len = 13248, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005632s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002519s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(36): len = 12568.3, overlap = 3.25
PHY-3002 : Step(37): len = 12776, overlap = 2.75
PHY-3002 : Step(38): len = 12101.7, overlap = 0.75
PHY-3002 : Step(39): len = 11149.7, overlap = 4.75
PHY-3002 : Step(40): len = 11125.4, overlap = 4.59375
PHY-3002 : Step(41): len = 10891.9, overlap = 3.21875
PHY-3002 : Step(42): len = 10769.8, overlap = 5.78125
PHY-3002 : Step(43): len = 10616.2, overlap = 6.375
PHY-3002 : Step(44): len = 10626.9, overlap = 6.71875
PHY-3002 : Step(45): len = 10479.6, overlap = 11.75
PHY-3002 : Step(46): len = 10384.6, overlap = 13.0625
PHY-3002 : Step(47): len = 10225, overlap = 15.2813
PHY-3002 : Step(48): len = 10181.9, overlap = 16.6563
PHY-3002 : Step(49): len = 10030.9, overlap = 18.0625
PHY-3002 : Step(50): len = 9986.1, overlap = 19.0938
PHY-3002 : Step(51): len = 9979.1, overlap = 19.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000838524
PHY-3002 : Step(52): len = 10043.6, overlap = 17.2813
PHY-3002 : Step(53): len = 10058.5, overlap = 17.1563
PHY-3002 : Step(54): len = 9986.1, overlap = 17
PHY-3002 : Step(55): len = 9986.1, overlap = 17
PHY-3002 : Step(56): len = 9872, overlap = 17
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002472s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.47442e-06
PHY-3002 : Step(57): len = 10198.7, overlap = 22.6875
PHY-3002 : Step(58): len = 10235.1, overlap = 22.625
PHY-3002 : Step(59): len = 10435.4, overlap = 22.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.94884e-06
PHY-3002 : Step(60): len = 10401.8, overlap = 21.6875
PHY-3002 : Step(61): len = 10401.8, overlap = 21.6875
PHY-3002 : Step(62): len = 10445.8, overlap = 22.4375
PHY-3002 : Step(63): len = 10467.5, overlap = 22.4375
PHY-3002 : Step(64): len = 10542.4, overlap = 21.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.38977e-05
PHY-3002 : Step(65): len = 10607.7, overlap = 21.5625
PHY-3002 : Step(66): len = 10607.7, overlap = 21.5625
PHY-3002 : Step(67): len = 10638.8, overlap = 20.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.77954e-05
PHY-3002 : Step(68): len = 10948, overlap = 14.6875
PHY-3002 : Step(69): len = 11005.5, overlap = 15.0625
PHY-3002 : Step(70): len = 11105.1, overlap = 14.5313
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.55907e-05
PHY-3002 : Step(71): len = 11021.2, overlap = 13.3438
PHY-3002 : Step(72): len = 11028.4, overlap = 13.3438
PHY-3002 : Step(73): len = 11029.4, overlap = 13.3438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000111181
PHY-3002 : Step(74): len = 11235.2, overlap = 14.4063
PHY-3002 : Step(75): len = 11302.7, overlap = 14.1563
PHY-3002 : Step(76): len = 11346.2, overlap = 14.0938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000222363
PHY-3002 : Step(77): len = 11313.1, overlap = 9.78125
PHY-3002 : Step(78): len = 11300, overlap = 9.53125
PHY-3002 : Step(79): len = 11225.3, overlap = 8.8125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 20.09 peak overflow 2.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13568, over cnt = 20(0%), over = 24, worst = 2
PHY-1002 : len = 13632, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 13736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023122s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (202.7%)

PHY-1001 : End incremental global routing;  0.094924s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (115.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.005041s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.112685s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (110.9%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13568, over cnt = 20(0%), over = 24, worst = 2
PHY-1002 : len = 13632, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 13736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025712s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (364.6%)

OPT-1001 : End congestion update;  0.116217s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (134.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002731s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.119114s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (131.2%)

OPT-1001 : End physical optimization;  0.235644s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (179.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 84 LUT to BLE ...
SYN-4008 : Packed 84 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 60 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 84/199 primitive instances ...
PHY-3001 : End packing;  0.010535s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 161 instances
RUN-1001 : 63 mslices, 62 lslices, 30 pads, 0 brams, 1 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 232 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 159 instances, 125 slices, 13 macros(79 instances: 63 mslices 16 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 11141.6, Over = 10.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 794, tnet num: 265, tinst num: 159, tnode num: 855, tedge num: 1215.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.106358s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (88.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.20917e-05
PHY-3002 : Step(80): len = 10877.1, overlap = 13.25
PHY-3002 : Step(81): len = 10877.1, overlap = 13.25
PHY-3002 : Step(82): len = 10636.3, overlap = 14
PHY-3002 : Step(83): len = 10636.3, overlap = 14
PHY-3002 : Step(84): len = 10585.6, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.41835e-05
PHY-3002 : Step(85): len = 10674.5, overlap = 15
PHY-3002 : Step(86): len = 10674.5, overlap = 15
PHY-3002 : Step(87): len = 10654, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.8367e-05
PHY-3002 : Step(88): len = 10778.5, overlap = 13.75
PHY-3002 : Step(89): len = 10778.5, overlap = 13.75
PHY-3002 : Step(90): len = 10750, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027961s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (223.5%)

PHY-3001 : Trial Legalized: Len = 12487.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002626s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000990084
PHY-3002 : Step(91): len = 11826.9, overlap = 1.75
PHY-3002 : Step(92): len = 11810.2, overlap = 2.25
PHY-3002 : Step(93): len = 11844.7, overlap = 1.75
PHY-3002 : Step(94): len = 11846, overlap = 1.75
PHY-3002 : Step(95): len = 11748.4, overlap = 2.25
PHY-3002 : Step(96): len = 11674.1, overlap = 2.5
PHY-3002 : Step(97): len = 11639.1, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005963s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 12185.6, Over = 0
PHY-3001 : End spreading;  0.002818s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 12185.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15904, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15920, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 15952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022655s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (206.9%)

PHY-1001 : End incremental global routing;  0.110627s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (113.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004409s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (708.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.126721s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (123.3%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15904, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15920, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 15952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023996s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.1%)

OPT-1001 : End congestion update;  0.110496s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (127.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002680s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.113341s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (124.1%)

OPT-1001 : End physical optimization;  0.243491s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (121.9%)

RUN-1003 : finish command "place" in  3.026821s wall, 4.000000s user + 1.359375s system = 5.359375s CPU (177.1%)

RUN-1004 : used memory is 244 MB, reserved memory is 183 MB, peak memory is 253 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 161 instances
RUN-1001 : 63 mslices, 62 lslices, 30 pads, 0 brams, 1 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 232 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15904, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15920, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 15952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021296s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.4%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 12 to 9
PHY-1001 : End pin swap;  0.002226s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.198426s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (110.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.061723s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (75.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 62% nets.
PHY-1002 : len = 22032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 22032
PHY-1001 : End Routed; 0.392890s wall, 0.500000s user + 0.171875s system = 0.671875s CPU (171.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.122907s wall, 4.937500s user + 0.453125s system = 5.390625s CPU (105.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.435956s wall, 5.265625s user + 0.468750s system = 5.734375s CPU (105.5%)

RUN-1004 : used memory is 353 MB, reserved memory is 299 MB, peak memory is 755 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                    242   out of  19600    1.23%
#reg                     24   out of  19600    0.12%
#le                     242
  #lut only             218   out of    242   90.08%
  #reg only               0   out of    242    0.00%
  #lut&reg               24   out of    242    9.92%
#dsp                      1   out of     29    3.45%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 794, tnet num: 265, tinst num: 159, tnode num: 855, tedge num: 1215.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 161
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 267, pip num: 1709
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 373 valid insts, and 5928 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  1.492096s wall, 4.515625s user + 0.125000s system = 4.640625s CPU (311.0%)

RUN-1004 : used memory is 760 MB, reserved memory is 703 MB, peak memory is 911 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.504916s wall, 1.406250s user + 0.203125s system = 1.609375s CPU (106.9%)

RUN-1004 : used memory is 897 MB, reserved memory is 842 MB, peak memory is 911 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.658945s wall, 0.671875s user + 0.703125s system = 1.375000s CPU (18.0%)

RUN-1004 : used memory is 924 MB, reserved memory is 871 MB, peak memory is 924 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.817401s wall, 2.250000s user + 0.968750s system = 3.218750s CPU (32.8%)

RUN-1004 : used memory is 799 MB, reserved memory is 742 MB, peak memory is 924 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(19)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 5 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 230/3 useful/useless nets, 161/2 useful/useless insts
SYN-1015 : Optimize round 1, 21 better
SYN-1014 : Optimize round 2
SYN-1032 : 218/12 useful/useless nets, 149/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates             57
  #and                    5
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                    4
  #bufif1                 0
  #MX21                   0
  #FADD                   0
  #DFF                   48
  #LATCH                  0
#MACRO_ADD               13
#MACRO_EQ                 2
#MACRO_MULT               1
#MACRO_MUX               72

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |9      |48     |17     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 257/24 useful/useless nets, 189/24 useful/useless insts
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1173, tnet num: 427, tinst num: 354, tnode num: 1478, tedge num: 1735.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 427 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 80 (2.25), #lev = 4 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 80 (2.25), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 116 instances into 84 LUTs, name keeping = 95%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts             262
  #lut4                  80
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           178

Utilization Statistics
#lut                    262   out of  19600    1.34%
#reg                     24   out of  19600    0.12%
#le                       0
#dsp                      1   out of     29    3.45%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |262   |24    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (25 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 223 instances
RUN-1001 : 84 luts, 24 seqs, 63 mslices, 16 lslices, 30 pads, 0 brams, 1 dsps
RUN-1001 : There are total 291 nets
RUN-1001 : 256 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 221 instances, 84 luts, 24 seqs, 79 slices, 13 macros(79 instances: 63 mslices 16 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 867, tnet num: 289, tinst num: 221, tnode num: 953, tedge num: 1303.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.079770s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (97.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 74751.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 221.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(98): len = 58020.5, overlap = 2.25
PHY-3002 : Step(99): len = 56061.3, overlap = 2.25
PHY-3002 : Step(100): len = 47757.1, overlap = 2.25
PHY-3002 : Step(101): len = 47468.2, overlap = 2.25
PHY-3002 : Step(102): len = 31145.7, overlap = 2.25
PHY-3002 : Step(103): len = 28634.4, overlap = 2.25
PHY-3002 : Step(104): len = 26645.2, overlap = 0
PHY-3002 : Step(105): len = 24887.4, overlap = 2.25
PHY-3002 : Step(106): len = 22488.6, overlap = 2.25
PHY-3002 : Step(107): len = 19990.3, overlap = 2.25
PHY-3002 : Step(108): len = 18717.6, overlap = 2.25
PHY-3002 : Step(109): len = 18678, overlap = 0
PHY-3002 : Step(110): len = 16963.7, overlap = 2.25
PHY-3002 : Step(111): len = 15219.2, overlap = 2.25
PHY-3002 : Step(112): len = 15608.7, overlap = 2.25
PHY-3002 : Step(113): len = 14507.5, overlap = 2.25
PHY-3002 : Step(114): len = 14449.2, overlap = 2.25
PHY-3002 : Step(115): len = 13936.8, overlap = 2.25
PHY-3002 : Step(116): len = 14003.1, overlap = 2.25
PHY-3002 : Step(117): len = 14154.6, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00116696
PHY-3002 : Step(118): len = 18609.8, overlap = 2.25
PHY-3002 : Step(119): len = 18973.1, overlap = 2.25
PHY-3002 : Step(120): len = 19048.8, overlap = 0
PHY-3002 : Step(121): len = 15035.5, overlap = 0
PHY-3002 : Step(122): len = 14543.4, overlap = 0
PHY-3002 : Step(123): len = 14510.3, overlap = 0
PHY-3002 : Step(124): len = 14074.8, overlap = 0
PHY-3002 : Step(125): len = 13839.2, overlap = 0
PHY-3002 : Step(126): len = 13664.8, overlap = 0
PHY-3002 : Step(127): len = 13782.5, overlap = 0
PHY-3002 : Step(128): len = 13734.5, overlap = 0
PHY-3002 : Step(129): len = 13703.3, overlap = 0
PHY-3002 : Step(130): len = 13311.9, overlap = 0
PHY-3002 : Step(131): len = 13300.9, overlap = 0
PHY-3002 : Step(132): len = 13248, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005593s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002495s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(133): len = 12568.3, overlap = 3.25
PHY-3002 : Step(134): len = 12776, overlap = 2.75
PHY-3002 : Step(135): len = 12101.7, overlap = 0.75
PHY-3002 : Step(136): len = 11149.7, overlap = 4.75
PHY-3002 : Step(137): len = 11125.4, overlap = 4.59375
PHY-3002 : Step(138): len = 10891.9, overlap = 3.21875
PHY-3002 : Step(139): len = 10769.8, overlap = 5.78125
PHY-3002 : Step(140): len = 10616.2, overlap = 6.375
PHY-3002 : Step(141): len = 10626.9, overlap = 6.71875
PHY-3002 : Step(142): len = 10479.6, overlap = 11.75
PHY-3002 : Step(143): len = 10384.6, overlap = 13.0625
PHY-3002 : Step(144): len = 10225, overlap = 15.2813
PHY-3002 : Step(145): len = 10181.9, overlap = 16.6563
PHY-3002 : Step(146): len = 10030.9, overlap = 18.0625
PHY-3002 : Step(147): len = 9986.1, overlap = 19.0938
PHY-3002 : Step(148): len = 9979.1, overlap = 19.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000838524
PHY-3002 : Step(149): len = 10043.6, overlap = 17.2813
PHY-3002 : Step(150): len = 10058.5, overlap = 17.1563
PHY-3002 : Step(151): len = 9986.1, overlap = 17
PHY-3002 : Step(152): len = 9986.1, overlap = 17
PHY-3002 : Step(153): len = 9872, overlap = 17
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002466s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.47442e-06
PHY-3002 : Step(154): len = 10198.7, overlap = 22.6875
PHY-3002 : Step(155): len = 10235.1, overlap = 22.625
PHY-3002 : Step(156): len = 10435.4, overlap = 22.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.94884e-06
PHY-3002 : Step(157): len = 10401.8, overlap = 21.6875
PHY-3002 : Step(158): len = 10401.8, overlap = 21.6875
PHY-3002 : Step(159): len = 10445.8, overlap = 22.4375
PHY-3002 : Step(160): len = 10467.5, overlap = 22.4375
PHY-3002 : Step(161): len = 10542.4, overlap = 21.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.38977e-05
PHY-3002 : Step(162): len = 10607.7, overlap = 21.5625
PHY-3002 : Step(163): len = 10607.7, overlap = 21.5625
PHY-3002 : Step(164): len = 10638.8, overlap = 20.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.77954e-05
PHY-3002 : Step(165): len = 10948, overlap = 14.6875
PHY-3002 : Step(166): len = 11005.5, overlap = 15.0625
PHY-3002 : Step(167): len = 11105.1, overlap = 14.5313
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.55907e-05
PHY-3002 : Step(168): len = 11021.2, overlap = 13.3438
PHY-3002 : Step(169): len = 11028.4, overlap = 13.3438
PHY-3002 : Step(170): len = 11029.4, overlap = 13.3438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000111181
PHY-3002 : Step(171): len = 11235.2, overlap = 14.4063
PHY-3002 : Step(172): len = 11302.7, overlap = 14.1563
PHY-3002 : Step(173): len = 11346.2, overlap = 14.0938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000222363
PHY-3002 : Step(174): len = 11313.1, overlap = 9.78125
PHY-3002 : Step(175): len = 11300, overlap = 9.53125
PHY-3002 : Step(176): len = 11225.3, overlap = 8.8125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 20.09 peak overflow 2.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13568, over cnt = 20(0%), over = 24, worst = 2
PHY-1002 : len = 13632, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 13736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027806s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.2%)

PHY-1001 : End incremental global routing;  0.136827s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (114.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.006906s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.159233s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (117.8%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13568, over cnt = 20(0%), over = 24, worst = 2
PHY-1002 : len = 13632, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 13736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026037s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (240.0%)

OPT-1001 : End congestion update;  0.130140s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (120.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002904s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.133192s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (117.3%)

OPT-1001 : End physical optimization;  0.298039s wall, 0.296875s user + 0.046875s system = 0.343750s CPU (115.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 84 LUT to BLE ...
SYN-4008 : Packed 84 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 60 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 84/199 primitive instances ...
PHY-3001 : End packing;  0.010793s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 161 instances
RUN-1001 : 63 mslices, 62 lslices, 30 pads, 0 brams, 1 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 232 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 159 instances, 125 slices, 13 macros(79 instances: 63 mslices 16 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 11141.6, Over = 10.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 794, tnet num: 265, tinst num: 159, tnode num: 855, tedge num: 1215.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.103839s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (90.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.20917e-05
PHY-3002 : Step(177): len = 10877.1, overlap = 13.25
PHY-3002 : Step(178): len = 10877.1, overlap = 13.25
PHY-3002 : Step(179): len = 10636.3, overlap = 14
PHY-3002 : Step(180): len = 10636.3, overlap = 14
PHY-3002 : Step(181): len = 10585.6, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.41835e-05
PHY-3002 : Step(182): len = 10674.5, overlap = 15
PHY-3002 : Step(183): len = 10674.5, overlap = 15
PHY-3002 : Step(184): len = 10654, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.8367e-05
PHY-3002 : Step(185): len = 10778.5, overlap = 13.75
PHY-3002 : Step(186): len = 10778.5, overlap = 13.75
PHY-3002 : Step(187): len = 10750, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036737s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (127.6%)

PHY-3001 : Trial Legalized: Len = 12487.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.003522s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000990084
PHY-3002 : Step(188): len = 11826.9, overlap = 1.75
PHY-3002 : Step(189): len = 11810.2, overlap = 2.25
PHY-3002 : Step(190): len = 11844.7, overlap = 1.75
PHY-3002 : Step(191): len = 11846, overlap = 1.75
PHY-3002 : Step(192): len = 11748.4, overlap = 2.25
PHY-3002 : Step(193): len = 11674.1, overlap = 2.5
PHY-3002 : Step(194): len = 11639.1, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006541s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (238.9%)

PHY-3001 : Legalized: Len = 12185.6, Over = 0
PHY-3001 : End spreading;  0.002632s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 12185.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15904, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15920, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 15952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023132s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.5%)

PHY-1001 : End incremental global routing;  0.116333s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (107.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004822s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (648.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.133024s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (117.5%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15904, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15920, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 15952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026798s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (174.9%)

OPT-1001 : End congestion update;  0.126209s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (136.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002587s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.128946s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (133.3%)

OPT-1001 : End physical optimization;  0.265469s wall, 0.265625s user + 0.062500s system = 0.328125s CPU (123.6%)

RUN-1003 : finish command "place" in  3.281569s wall, 4.171875s user + 1.593750s system = 5.765625s CPU (175.7%)

RUN-1004 : used memory is 391 MB, reserved memory is 345 MB, peak memory is 924 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 161 instances
RUN-1001 : 63 mslices, 62 lslices, 30 pads, 0 brams, 1 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 232 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15904, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15920, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 15952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024964s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (250.4%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 12 to 9
PHY-1001 : End pin swap;  0.002244s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.216469s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (101.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.058104s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (80.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 62% nets.
PHY-1002 : len = 22032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 22032
PHY-1001 : End Routed; 0.453553s wall, 0.531250s user + 0.140625s system = 0.671875s CPU (148.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.923617s wall, 1.671875s user + 0.359375s system = 2.031250s CPU (105.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.256094s wall, 1.968750s user + 0.406250s system = 2.375000s CPU (105.3%)

RUN-1004 : used memory is 384 MB, reserved memory is 330 MB, peak memory is 924 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                    242   out of  19600    1.23%
#reg                     24   out of  19600    0.12%
#le                     242
  #lut only             218   out of    242   90.08%
  #reg only               0   out of    242    0.00%
  #lut&reg               24   out of    242    9.92%
#dsp                      1   out of     29    3.45%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 794, tnet num: 265, tinst num: 159, tnode num: 855, tedge num: 1215.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 161
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 267, pip num: 1709
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 373 valid insts, and 5928 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  1.714696s wall, 4.734375s user + 0.171875s system = 4.906250s CPU (286.1%)

RUN-1004 : used memory is 794 MB, reserved memory is 741 MB, peak memory is 949 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.540884s wall, 1.500000s user + 0.093750s system = 1.593750s CPU (103.4%)

RUN-1004 : used memory is 904 MB, reserved memory is 853 MB, peak memory is 949 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.091478s wall, 0.546875s user + 0.406250s system = 0.953125s CPU (13.4%)

RUN-1004 : used memory is 932 MB, reserved memory is 882 MB, peak memory is 949 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.254333s wall, 2.250000s user + 0.546875s system = 2.796875s CPU (30.2%)

RUN-1004 : used memory is 807 MB, reserved memory is 750 MB, peak memory is 949 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(19)
HDL-5007 WARNING: Display is an empty box in source/rtl/Display.v(19)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 25 instances.
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "lcd_data[0]" in source/rtl/VGA_Demo.v(22)
SYN-5014 WARNING: the net's pin: pin "i1" in source/rtl/Driver.v(91)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 107/78 useful/useless nets, 83/32 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 1, 101 better
SYN-1014 : Optimize round 2
SYN-1032 : 94/13 useful/useless nets, 70/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates             31
  #and                    3
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                    4
  #bufif1                 0
  #MX21                   0
  #FADD                   0
  #DFF                   24
  #LATCH                  0
#MACRO_ADD                9
#MACRO_EQ                 2
#MACRO_MUX               24

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |7      |24     |12     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1016 : Merged 2 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 775, tnet num: 277, tinst num: 249, tnode num: 1078, tedge num: 1173.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 31 (2.58), #lev = 4 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 31 (2.58), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 66 instances into 35 LUTs, name keeping = 88%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts             159
  #lut4                  31
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           124

Utilization Statistics
#lut                    159   out of  19600    0.81%
#reg                     24   out of  19600    0.12%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |159   |24    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 98 adder to BLE ...
SYN-4008 : Packed 98 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (24 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 151 instances
RUN-1001 : 35 luts, 24 seqs, 49 mslices, 8 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 174 nets
RUN-1001 : 143 nets have 2 pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 149 instances, 35 luts, 24 seqs, 57 slices, 9 macros(57 instances: 49 mslices 8 lslices)
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 534, tnet num: 172, tinst num: 149, tnode num: 618, tedge num: 771.
TMR-2508 : Levelizing timing graph completed, there are 20 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.086833s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (90.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 38683
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 149.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(195): len = 24408.7, overlap = 0
PHY-3002 : Step(196): len = 21598.1, overlap = 0
PHY-3002 : Step(197): len = 11447.2, overlap = 0
PHY-3002 : Step(198): len = 9665.3, overlap = 0
PHY-3002 : Step(199): len = 6166.8, overlap = 0
PHY-3002 : Step(200): len = 5405.9, overlap = 0
PHY-3002 : Step(201): len = 3952.9, overlap = 1
PHY-3002 : Step(202): len = 2972.8, overlap = 0.75
PHY-3002 : Step(203): len = 2902.2, overlap = 0
PHY-3002 : Step(204): len = 2948.1, overlap = 0
PHY-3002 : Step(205): len = 2969.7, overlap = 0
PHY-3002 : Step(206): len = 2814.9, overlap = 0
PHY-3002 : Step(207): len = 2840.8, overlap = 0
PHY-3002 : Step(208): len = 2671.7, overlap = 0
PHY-3002 : Step(209): len = 2546.2, overlap = 0
PHY-3002 : Step(210): len = 2560, overlap = 0
PHY-3002 : Step(211): len = 2548.9, overlap = 0
PHY-3002 : Step(212): len = 2593.1, overlap = 0
PHY-3002 : Step(213): len = 2482.7, overlap = 0
PHY-3002 : Step(214): len = 2477.8, overlap = 0
PHY-3002 : Step(215): len = 2569.4, overlap = 0
PHY-3002 : Step(216): len = 2569.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003890s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002122s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(217): len = 2328, overlap = 2.4375
PHY-3002 : Step(218): len = 2282.7, overlap = 2.6875
PHY-3002 : Step(219): len = 2282.7, overlap = 2.6875
PHY-3002 : Step(220): len = 2221.9, overlap = 3.0625
PHY-3002 : Step(221): len = 2248.7, overlap = 3.0625
PHY-3002 : Step(222): len = 2248.7, overlap = 3.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001533s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (2038.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000106116
PHY-3002 : Step(223): len = 2725, overlap = 5.34375
PHY-3002 : Step(224): len = 2754.2, overlap = 6.40625
PHY-3002 : Step(225): len = 2783.6, overlap = 6.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000212232
PHY-3002 : Step(226): len = 2705.2, overlap = 5.4375
PHY-3002 : Step(227): len = 2715.1, overlap = 7.59375
PHY-3002 : Step(228): len = 2735.8, overlap = 7.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000424464
PHY-3002 : Step(229): len = 2724.8, overlap = 7.59375
PHY-3002 : Step(230): len = 2721.2, overlap = 7.59375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 12.53 peak overflow 3.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 3832, over cnt = 7(0%), over = 13, worst = 2
PHY-1002 : len = 3952, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 3968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023813s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (262.5%)

PHY-1001 : End incremental global routing;  0.111402s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (126.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002232s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (700.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.120494s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (129.7%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 3832, over cnt = 7(0%), over = 13, worst = 2
PHY-1002 : len = 3952, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 3968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021677s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (144.2%)

OPT-1001 : End congestion update;  0.117645s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (119.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.001754s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (1781.2%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.119542s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (143.8%)

OPT-1001 : End physical optimization;  0.243653s wall, 0.312500s user + 0.062500s system = 0.375000s CPU (153.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 35 LUT to BLE ...
SYN-4008 : Packed 35 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 11 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 35/127 primitive instances ...
PHY-3001 : End packing;  0.005980s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 114 instances
RUN-1001 : 49 mslices, 30 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 150 nets
RUN-1001 : 119 nets have 2 pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 112 instances, 79 slices, 9 macros(57 instances: 49 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 2655.2, Over = 5.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 461, tnet num: 148, tinst num: 112, tnode num: 520, tedge num: 683.
TMR-2508 : Levelizing timing graph completed, there are 20 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.086653s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (126.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000807227
PHY-3002 : Step(231): len = 2667.1, overlap = 5.75
PHY-3002 : Step(232): len = 2674.2, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00161445
PHY-3002 : Step(233): len = 2679.5, overlap = 5.75
PHY-3002 : Step(234): len = 2679.5, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00322891
PHY-3002 : Step(235): len = 2687.8, overlap = 6
PHY-3002 : Step(236): len = 2687.8, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020168s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.5%)

PHY-3001 : Trial Legalized: Len = 3898.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001498s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(237): len = 3369.9, overlap = 1.75
PHY-3002 : Step(238): len = 3337.4, overlap = 2.25
PHY-3002 : Step(239): len = 3320.3, overlap = 2.75
PHY-3002 : Step(240): len = 3310.8, overlap = 3.25
PHY-3002 : Step(241): len = 3258.5, overlap = 3.25
PHY-3002 : Step(242): len = 3219.3, overlap = 3.25
PHY-3002 : Step(243): len = 3219.3, overlap = 3.25
PHY-3002 : Step(244): len = 3228.6, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006013s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (519.7%)

PHY-3001 : Legalized: Len = 3554.2, Over = 0
PHY-3001 : End spreading;  0.002502s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 3554.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6136, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017415s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (448.6%)

PHY-1001 : End incremental global routing;  0.108438s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (129.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002274s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.116893s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (120.3%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6136, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018633s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (83.9%)

OPT-1001 : End congestion update;  0.107594s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (130.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.001578s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.109298s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (128.7%)

OPT-1001 : End physical optimization;  0.229376s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (136.2%)

RUN-1003 : finish command "place" in  1.965133s wall, 2.343750s user + 0.953125s system = 3.296875s CPU (167.8%)

RUN-1004 : used memory is 396 MB, reserved memory is 342 MB, peak memory is 949 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 114 instances
RUN-1001 : 49 mslices, 30 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 150 nets
RUN-1001 : 119 nets have 2 pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6136, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015910s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.2%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 5 to 3
PHY-1001 : End pin swap;  0.001332s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (2345.4%)

PHY-1001 : End global routing;  0.187325s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (83.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.060595s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (77.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 14% nets.
PHY-1001 : Routed 16% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 46% nets.
PHY-1002 : len = 9528, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 9528
PHY-1001 : End Routed; 0.123315s wall, 0.156250s user + 0.109375s system = 0.265625s CPU (215.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.436219s wall, 1.265625s user + 0.328125s system = 1.593750s CPU (111.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.727096s wall, 1.562500s user + 0.328125s system = 1.890625s CPU (109.5%)

RUN-1004 : used memory is 382 MB, reserved memory is 322 MB, peak memory is 949 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                    149   out of  19600    0.76%
#reg                     24   out of  19600    0.12%
#le                     149
  #lut only             125   out of    149   83.89%
  #reg only               0   out of    149    0.00%
  #lut&reg               24   out of    149   16.11%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 461, tnet num: 148, tinst num: 112, tnode num: 520, tedge num: 683.
TMR-2508 : Levelizing timing graph completed, there are 20 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 114
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 150, pip num: 921
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 227 valid insts, and 3500 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.470763s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (100.9%)

RUN-1004 : used memory is 899 MB, reserved memory is 847 MB, peak memory is 949 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.640595s wall, 0.890625s user + 0.703125s system = 1.593750s CPU (20.9%)

RUN-1004 : used memory is 928 MB, reserved memory is 877 MB, peak memory is 949 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.764772s wall, 2.562500s user + 0.750000s system = 3.312500s CPU (33.9%)

RUN-1004 : used memory is 801 MB, reserved memory is 743 MB, peak memory is 949 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(19)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 32 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 21 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 175/11 useful/useless nets, 133/6 useful/useless insts
SYN-1015 : Optimize round 1, 33 better
SYN-1014 : Optimize round 2
SYN-1032 : 163/12 useful/useless nets, 121/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates             41
  #and                    5
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                    4
  #bufif1                 0
  #MX21                   0
  #FADD                   0
  #DFF                   32
  #LATCH                  0
#MACRO_ADD               14
#MACRO_EQ                 2
#MACRO_MUX               60

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |9      |32     |17     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 193/8 useful/useless nets, 152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1016 : Merged 4 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1166, tnet num: 405, tinst num: 359, tnode num: 1573, tedge num: 1783.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 405 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 60 (2.60), #lev = 4 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 60 (2.60), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 104 instances into 64 LUTs, name keeping = 93%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts             252
  #lut4                  60
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           188

Utilization Statistics
#lut                    252   out of  19600    1.29%
#reg                     32   out of  19600    0.16%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |252   |32    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 32 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (32 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 216 instances
RUN-1001 : 64 luts, 32 seqs, 70 mslices, 15 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 257 nets
RUN-1001 : 205 nets have 2 pins
RUN-1001 : 18 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 214 instances, 64 luts, 32 seqs, 85 slices, 14 macros(85 instances: 70 mslices 15 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 820, tnet num: 255, tinst num: 214, tnode num: 928, tedge num: 1239.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 255 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081241s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (76.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 55939.6
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 214.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(245): len = 35734.6, overlap = 0
PHY-3002 : Step(246): len = 27436.9, overlap = 0
PHY-3002 : Step(247): len = 19725, overlap = 0
PHY-3002 : Step(248): len = 16728.1, overlap = 0
PHY-3002 : Step(249): len = 12573.5, overlap = 0
PHY-3002 : Step(250): len = 11052.8, overlap = 0.25
PHY-3002 : Step(251): len = 10137.9, overlap = 0
PHY-3002 : Step(252): len = 8787.4, overlap = 0
PHY-3002 : Step(253): len = 8315.6, overlap = 0.5
PHY-3002 : Step(254): len = 7611.4, overlap = 0
PHY-3002 : Step(255): len = 7444.7, overlap = 0
PHY-3002 : Step(256): len = 7463.3, overlap = 0
PHY-3002 : Step(257): len = 7350.5, overlap = 0
PHY-3002 : Step(258): len = 7299.1, overlap = 0.25
PHY-3002 : Step(259): len = 6802.4, overlap = 1.25
PHY-3002 : Step(260): len = 6802.4, overlap = 1.25
PHY-3002 : Step(261): len = 6596.6, overlap = 1.75
PHY-3002 : Step(262): len = 6596.6, overlap = 1.75
PHY-3002 : Step(263): len = 6471, overlap = 1.5
PHY-3002 : Step(264): len = 6471, overlap = 1.5
PHY-3002 : Step(265): len = 6417.7, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003791s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 255 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002913s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(266): len = 6385.7, overlap = 4.5
PHY-3002 : Step(267): len = 6385.7, overlap = 4.5
PHY-3002 : Step(268): len = 6367.9, overlap = 4.5
PHY-3002 : Step(269): len = 6367.9, overlap = 4.5
PHY-3002 : Step(270): len = 6325.2, overlap = 4.3125
PHY-3002 : Step(271): len = 6325.2, overlap = 4.3125
PHY-3002 : Step(272): len = 6317.3, overlap = 4.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000480816
PHY-3002 : Step(273): len = 6304.2, overlap = 4.25
PHY-3002 : Step(274): len = 6292.8, overlap = 4.25
PHY-3002 : Step(275): len = 6292.8, overlap = 4.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 255 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002744s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.03106e-05
PHY-3002 : Step(276): len = 6533.4, overlap = 16.9375
PHY-3002 : Step(277): len = 6533.4, overlap = 16.9375
PHY-3002 : Step(278): len = 6517.7, overlap = 17.5313
PHY-3002 : Step(279): len = 6528.5, overlap = 17.5313
PHY-3002 : Step(280): len = 6528.5, overlap = 17.5313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.06212e-05
PHY-3002 : Step(281): len = 6724.1, overlap = 17.75
PHY-3002 : Step(282): len = 6724.1, overlap = 17.75
PHY-3002 : Step(283): len = 6769.1, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.12425e-05
PHY-3002 : Step(284): len = 6946.1, overlap = 12.9063
PHY-3002 : Step(285): len = 6946.1, overlap = 12.9063
PHY-3002 : Step(286): len = 6962.6, overlap = 10.2188
PHY-3002 : Step(287): len = 6962.6, overlap = 10.2188
PHY-3002 : Step(288): len = 7024.2, overlap = 9.78125
PHY-3002 : Step(289): len = 7024.2, overlap = 9.78125
PHY-3002 : Step(290): len = 6981.7, overlap = 8.21875
PHY-3002 : Step(291): len = 6981.7, overlap = 8.21875
PHY-3002 : Step(292): len = 6986.1, overlap = 9.34375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.2485e-05
PHY-3002 : Step(293): len = 7071.9, overlap = 8.90625
PHY-3002 : Step(294): len = 7082.9, overlap = 8.71875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 18.25 peak overflow 1.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9384, over cnt = 15(0%), over = 20, worst = 2
PHY-1002 : len = 9480, over cnt = 12(0%), over = 14, worst = 2
PHY-1002 : len = 9584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021361s wall, 0.046875s user + 0.062500s system = 0.109375s CPU (512.0%)

PHY-1001 : End incremental global routing;  0.092015s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (203.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 255 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003896s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.109414s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (171.4%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9384, over cnt = 15(0%), over = 20, worst = 2
PHY-1002 : len = 9480, over cnt = 12(0%), over = 14, worst = 2
PHY-1002 : len = 9584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025289s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (185.4%)

OPT-1001 : End congestion update;  0.118372s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (158.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 255 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002505s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.121178s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (154.7%)

OPT-1001 : End physical optimization;  0.234115s wall, 0.296875s user + 0.078125s system = 0.375000s CPU (160.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 64 LUT to BLE ...
SYN-4008 : Packed 64 LUT and 32 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 32 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 64/184 primitive instances ...
PHY-3001 : End packing;  0.011719s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 155 instances
RUN-1001 : 70 mslices, 50 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 225 nets
RUN-1001 : 173 nets have 2 pins
RUN-1001 : 18 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 153 instances, 120 slices, 14 macros(85 instances: 70 mslices 15 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 7050.2, Over = 9.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 723, tnet num: 223, tinst num: 153, tnode num: 798, tedge num: 1123.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 223 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.090094s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (86.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.63704e-05
PHY-3002 : Step(295): len = 6931, overlap = 8
PHY-3002 : Step(296): len = 6931, overlap = 8
PHY-3002 : Step(297): len = 6877.2, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.27407e-05
PHY-3002 : Step(298): len = 6969.7, overlap = 9.25
PHY-3002 : Step(299): len = 6969.7, overlap = 9.25
PHY-3002 : Step(300): len = 6939.1, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100645
PHY-3002 : Step(301): len = 7041.4, overlap = 9.75
PHY-3002 : Step(302): len = 7065.9, overlap = 9.75
PHY-3002 : Step(303): len = 7065.9, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024650s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (126.8%)

PHY-3001 : Trial Legalized: Len = 8325.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 223 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002545s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(304): len = 7512.1, overlap = 2.5
PHY-3002 : Step(305): len = 7450, overlap = 3.25
PHY-3002 : Step(306): len = 7395.8, overlap = 3.5
PHY-3002 : Step(307): len = 7374.9, overlap = 3
PHY-3002 : Step(308): len = 7374.9, overlap = 3
PHY-3002 : Step(309): len = 7371.3, overlap = 3.25
PHY-3002 : Step(310): len = 7371.3, overlap = 3.25
PHY-3002 : Step(311): len = 7359.7, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005704s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 7769.2, Over = 0
PHY-3001 : End spreading;  0.002474s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 7769.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 11376, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 11384, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 11352, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 11312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026836s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (232.9%)

PHY-1001 : End incremental global routing;  0.114045s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (123.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 223 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003615s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.128427s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (121.7%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 11376, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 11384, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 11352, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 11312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026571s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (176.4%)

OPT-1001 : End congestion update;  0.111232s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (112.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 223 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002431s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.113793s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (109.8%)

OPT-1001 : End physical optimization;  0.245903s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (114.4%)

RUN-1003 : finish command "place" in  2.288393s wall, 3.234375s user + 1.156250s system = 4.390625s CPU (191.9%)

RUN-1004 : used memory is 405 MB, reserved memory is 356 MB, peak memory is 949 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 155 instances
RUN-1001 : 70 mslices, 50 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 225 nets
RUN-1001 : 173 nets have 2 pins
RUN-1001 : 18 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 11376, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 11384, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 11312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022287s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (350.5%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 223 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 11 to 9
PHY-1001 : End pin swap;  0.001773s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.182095s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (137.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.057936s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (134.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 53% nets.
PHY-1002 : len = 19784, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.460851s wall, 0.515625s user + 0.062500s system = 0.578125s CPU (125.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 19768, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 19768
PHY-1001 : End DR Iter 1; 0.006309s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (247.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.795073s wall, 1.593750s user + 0.359375s system = 1.953125s CPU (108.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.084294s wall, 1.953125s user + 0.375000s system = 2.328125s CPU (111.7%)

RUN-1004 : used memory is 393 MB, reserved memory is 333 MB, peak memory is 949 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                    234   out of  19600    1.19%
#reg                     32   out of  19600    0.16%
#le                     234
  #lut only             202   out of    234   86.32%
  #reg only               0   out of    234    0.00%
  #lut&reg               32   out of    234   13.68%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 723, tnet num: 223, tinst num: 153, tnode num: 798, tedge num: 1123.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 223 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 155
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 225, pip num: 1497
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 359 valid insts, and 5536 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  1.500138s wall, 4.468750s user + 0.109375s system = 4.578125s CPU (305.2%)

RUN-1004 : used memory is 819 MB, reserved memory is 772 MB, peak memory is 953 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.460306s wall, 1.406250s user + 0.078125s system = 1.484375s CPU (101.6%)

RUN-1004 : used memory is 911 MB, reserved memory is 859 MB, peak memory is 953 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.600494s wall, 0.796875s user + 0.953125s system = 1.750000s CPU (23.0%)

RUN-1004 : used memory is 941 MB, reserved memory is 890 MB, peak memory is 953 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.698894s wall, 2.390625s user + 1.125000s system = 3.515625s CPU (36.2%)

RUN-1004 : used memory is 814 MB, reserved memory is 755 MB, peak memory is 953 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(19)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 147 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 26 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 178/50 useful/useless nets, 143/15 useful/useless insts
SYN-1020 : Optimized 6 distributor mux.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 66 better
SYN-1014 : Optimize round 2
SYN-1032 : 172/14 useful/useless nets, 137/6 useful/useless insts
SYN-1015 : Optimize round 2, 6 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates             58
  #and                   17
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   13
  #bufif1                 0
  #MX21                   1
  #FADD                   0
  #DFF                   27
  #LATCH                  0
#MACRO_ADD               25
#MACRO_EQ                 2
#MACRO_MUX               48

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |31     |27     |28     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 204/21 useful/useless nets, 170/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 25 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 25 macro adder
SYN-1016 : Merged 3 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1588, tnet num: 563, tinst num: 524, tnode num: 1930, tedge num: 2267.
TMR-2508 : Levelizing timing graph completed, there are 83 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 563 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 58 (2.66), #lev = 4 (2.06)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 57 (2.65), #lev = 4 (2.06)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 115 instances into 61 LUTs, name keeping = 83%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts             408
  #lut4                  54
  #lut5                   7
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           347

Utilization Statistics
#lut                    408   out of  19600    2.08%
#reg                     27   out of  19600    0.14%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |408   |27    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 27 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 308 adder to BLE ...
SYN-4008 : Packed 308 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (27 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 289 instances
RUN-1001 : 61 luts, 27 seqs, 154 mslices, 12 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 323 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 12 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 287 instances, 61 luts, 27 seqs, 166 slices, 25 macros(166 instances: 154 mslices 12 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1072, tnet num: 321, tinst num: 287, tnode num: 1165, tedge num: 1588.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.086475s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (90.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 61046.8
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 287.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(312): len = 42040.8, overlap = 0
PHY-3002 : Step(313): len = 36465.4, overlap = 0
PHY-3002 : Step(314): len = 24078.2, overlap = 0
PHY-3002 : Step(315): len = 21406.9, overlap = 0
PHY-3002 : Step(316): len = 16330.2, overlap = 0
PHY-3002 : Step(317): len = 14653, overlap = 0
PHY-3002 : Step(318): len = 12039.1, overlap = 2.75
PHY-3002 : Step(319): len = 11287.8, overlap = 3.5
PHY-3002 : Step(320): len = 9397.1, overlap = 3.5
PHY-3002 : Step(321): len = 8404.6, overlap = 4.5
PHY-3002 : Step(322): len = 7577.6, overlap = 7.25
PHY-3002 : Step(323): len = 6765.5, overlap = 10.2813
PHY-3002 : Step(324): len = 6074.5, overlap = 10.5625
PHY-3002 : Step(325): len = 5455.1, overlap = 16.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.98231e-05
PHY-3002 : Step(326): len = 5688.1, overlap = 2
PHY-3002 : Step(327): len = 5688.1, overlap = 2
PHY-3002 : Step(328): len = 5507.8, overlap = 2
PHY-3002 : Step(329): len = 5507.8, overlap = 2
PHY-3002 : Step(330): len = 5381.3, overlap = 2.5
PHY-3002 : Step(331): len = 5408.6, overlap = 2.5
PHY-3002 : Step(332): len = 5462.8, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.96461e-05
PHY-3002 : Step(333): len = 5265.3, overlap = 3.75
PHY-3002 : Step(334): len = 5265.3, overlap = 3.75
PHY-3002 : Step(335): len = 5120.4, overlap = 3
PHY-3002 : Step(336): len = 5120.4, overlap = 3
PHY-3002 : Step(337): len = 5013.1, overlap = 3.75
PHY-3002 : Step(338): len = 5011.8, overlap = 3.75
PHY-3002 : Step(339): len = 5011.8, overlap = 3.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000159292
PHY-3002 : Step(340): len = 5018, overlap = 4.25
PHY-3002 : Step(341): len = 5018, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003777s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.003166s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.1289e-06
PHY-3002 : Step(342): len = 4752.1, overlap = 21.4688
PHY-3002 : Step(343): len = 4752.1, overlap = 21.4688
PHY-3002 : Step(344): len = 4707.8, overlap = 21.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.25781e-06
PHY-3002 : Step(345): len = 4720.3, overlap = 18.25
PHY-3002 : Step(346): len = 4720.3, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.51562e-06
PHY-3002 : Step(347): len = 4934.6, overlap = 17.9375
PHY-3002 : Step(348): len = 4934.6, overlap = 17.9375
PHY-3002 : Step(349): len = 4904.9, overlap = 14.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.003508s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.69777e-06
PHY-3002 : Step(350): len = 5479, overlap = 36.3125
PHY-3002 : Step(351): len = 5499.5, overlap = 35.4375
PHY-3002 : Step(352): len = 5416.4, overlap = 33.125
PHY-3002 : Step(353): len = 5441.9, overlap = 33.125
PHY-3002 : Step(354): len = 5570.2, overlap = 32.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.73955e-05
PHY-3002 : Step(355): len = 5660.8, overlap = 30.5
PHY-3002 : Step(356): len = 5690.1, overlap = 30.5
PHY-3002 : Step(357): len = 5743.4, overlap = 30.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.47911e-05
PHY-3002 : Step(358): len = 6334.7, overlap = 22.8125
PHY-3002 : Step(359): len = 6334.7, overlap = 22.8125
PHY-3002 : Step(360): len = 6323.1, overlap = 24.25
PHY-3002 : Step(361): len = 6341.1, overlap = 24
PHY-3002 : Step(362): len = 6356.9, overlap = 23.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.95822e-05
PHY-3002 : Step(363): len = 6620.2, overlap = 21.3125
PHY-3002 : Step(364): len = 6635.9, overlap = 21.3125
PHY-3002 : Step(365): len = 6755.8, overlap = 21.75
PHY-3002 : Step(366): len = 6794.5, overlap = 21.375
PHY-3002 : Step(367): len = 6872, overlap = 14.9063
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000139164
PHY-3002 : Step(368): len = 6837, overlap = 14.9688
PHY-3002 : Step(369): len = 6837, overlap = 14.9688
PHY-3002 : Step(370): len = 6924.1, overlap = 14.25
PHY-3002 : Step(371): len = 6941.2, overlap = 13.5
PHY-3002 : Step(372): len = 6965.7, overlap = 13.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000278329
PHY-3002 : Step(373): len = 7030.1, overlap = 14
PHY-3002 : Step(374): len = 7040.7, overlap = 14
PHY-3002 : Step(375): len = 7048, overlap = 14
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000556657
PHY-3002 : Step(376): len = 7077.6, overlap = 14
PHY-3002 : Step(377): len = 7092.4, overlap = 14.25
PHY-3002 : Step(378): len = 7109.7, overlap = 14.125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 39.00 peak overflow 2.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12160, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 12272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019995s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (234.4%)

PHY-1001 : End incremental global routing;  0.093952s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (116.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004305s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.113706s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (123.7%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12160, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 12272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021230s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (147.2%)

OPT-1001 : End congestion update;  0.114815s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (95.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003040s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.118001s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (92.7%)

OPT-1001 : End physical optimization;  0.235217s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (132.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 61 LUT to BLE ...
SYN-4008 : Packed 61 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 34 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 61/262 primitive instances ...
PHY-3001 : End packing;  0.009004s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (347.1%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 237 instances
RUN-1001 : 154 mslices, 48 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 296 nets
RUN-1001 : 237 nets have 2 pins
RUN-1001 : 12 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 235 instances, 202 slices, 25 macros(166 instances: 154 mslices 12 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7046.4, Over = 13.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 992, tnet num: 294, tinst num: 235, tnode num: 1059, tedge num: 1493.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.099213s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (157.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000200729
PHY-3002 : Step(379): len = 6910.3, overlap = 13.5
PHY-3002 : Step(380): len = 6931.7, overlap = 13.5
PHY-3002 : Step(381): len = 6931.7, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000401458
PHY-3002 : Step(382): len = 6979.4, overlap = 13
PHY-3002 : Step(383): len = 6994.7, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000802917
PHY-3002 : Step(384): len = 7021.5, overlap = 13
PHY-3002 : Step(385): len = 7021.5, overlap = 13
PHY-3002 : Step(386): len = 7038.2, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030306s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (154.7%)

PHY-3001 : Trial Legalized: Len = 8323.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.003172s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(387): len = 7712, overlap = 1
PHY-3002 : Step(388): len = 7688.7, overlap = 1
PHY-3002 : Step(389): len = 7680.6, overlap = 1.25
PHY-3002 : Step(390): len = 7593.7, overlap = 1.5
PHY-3002 : Step(391): len = 7581.6, overlap = 1.5
PHY-3002 : Step(392): len = 7571.7, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005943s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 7887.4, Over = 0
PHY-3001 : End spreading;  0.002946s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 7887.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 17808, over cnt = 4(0%), over = 8, worst = 2
PHY-1002 : len = 17800, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 17808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025311s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (246.9%)

PHY-1001 : End incremental global routing;  0.120852s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (142.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004605s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.140589s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (144.5%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 17808, over cnt = 4(0%), over = 8, worst = 2
PHY-1002 : len = 17800, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 17808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026890s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (174.3%)

OPT-1001 : End congestion update;  0.121716s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (115.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.124867s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (112.6%)

OPT-1001 : End physical optimization;  0.268607s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (128.0%)

RUN-1003 : finish command "place" in  2.825891s wall, 3.875000s user + 1.062500s system = 4.937500s CPU (174.7%)

RUN-1004 : used memory is 411 MB, reserved memory is 360 MB, peak memory is 953 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 237 instances
RUN-1001 : 154 mslices, 48 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 296 nets
RUN-1001 : 237 nets have 2 pins
RUN-1001 : 12 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 17808, over cnt = 4(0%), over = 8, worst = 2
PHY-1002 : len = 17800, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 17808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026293s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (356.6%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 9 to 6
PHY-1001 : End pin swap;  0.002150s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.198615s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (118.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.056538s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 13% nets.
PHY-1001 : Routed 14% nets.
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 41% nets.
PHY-1002 : len = 26408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.394446s wall, 0.593750s user + 0.140625s system = 0.734375s CPU (186.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 26408, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 26408
PHY-1001 : End DR Iter 1; 0.005300s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (589.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.733414s wall, 1.781250s user + 0.296875s system = 2.078125s CPU (119.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.049954s wall, 2.125000s user + 0.343750s system = 2.468750s CPU (120.4%)

RUN-1004 : used memory is 491 MB, reserved memory is 446 MB, peak memory is 953 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                    393   out of  19600    2.01%
#reg                     27   out of  19600    0.14%
#le                     393
  #lut only             366   out of    393   93.13%
  #reg only               0   out of    393    0.00%
  #lut&reg               27   out of    393    6.87%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 992, tnet num: 294, tinst num: 235, tnode num: 1059, tedge num: 1493.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 237
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 296, pip num: 2066
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 382 valid insts, and 7979 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  1.555879s wall, 4.875000s user + 0.109375s system = 4.984375s CPU (320.4%)

RUN-1004 : used memory is 829 MB, reserved memory is 783 MB, peak memory is 963 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  2.686214s wall, 2.593750s user + 0.078125s system = 2.671875s CPU (99.5%)

RUN-1004 : used memory is 922 MB, reserved memory is 870 MB, peak memory is 963 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.802195s wall, 0.812500s user + 0.437500s system = 1.250000s CPU (16.0%)

RUN-1004 : used memory is 951 MB, reserved memory is 901 MB, peak memory is 963 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.080205s wall, 3.625000s user + 0.609375s system = 4.234375s CPU (38.2%)

RUN-1004 : used memory is 826 MB, reserved memory is 768 MB, peak memory is 963 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near ''d' in source/rtl/Display.v(18)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near '0' in source/rtl/Display.v(128)
HDL-8007 ERROR: syntax error near 'endmodule' in source/rtl/Display.v(153)
HDL-8007 ERROR: Verilog 2000 keyword endmodule used in incorrect context in source/rtl/Display.v(153)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near ')' in source/rtl/Display.v(26)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near '0' in source/rtl/Display.v(127)
HDL-8007 ERROR: syntax error near 'endmodule' in source/rtl/Display.v(152)
HDL-8007 ERROR: Verilog 2000 keyword endmodule used in incorrect context in source/rtl/Display.v(152)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near 'for' in source/rtl/Display.v(128)
HDL-8007 ERROR: Verilog 2000 keyword for used in incorrect context in source/rtl/Display.v(128)
HDL-8007 ERROR: module 'Display' ignored due to previous errors in source/rtl/Display.v(153)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near '0' in source/rtl/Display.v(128)
HDL-8007 ERROR: module 'Display' ignored due to previous errors in source/rtl/Display.v(153)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near '<' in source/rtl/Display.v(128)
HDL-8007 ERROR: module 'Display' ignored due to previous errors in source/rtl/Display.v(153)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near '<' in source/rtl/Display.v(128)
HDL-8007 ERROR: module 'Display' ignored due to previous errors in source/rtl/Display.v(153)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near '<' in source/rtl/Display.v(128)
HDL-8007 ERROR: module 'Display' ignored due to previous errors in source/rtl/Display.v(153)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: 'i' is not declared in source/rtl/Display.v(130)
HDL-8007 ERROR: 'j' is not declared in source/rtl/Display.v(131)
HDL-8007 ERROR: 'i' is not declared in source/rtl/Display.v(132)
HDL-8007 ERROR: module 'Display' ignored due to previous errors in source/rtl/Display.v(153)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(22)
HDL-8007 ERROR: system function call 'random' not supported in source/rtl/Display.v(133)
HDL-1007 : module 'Display' remains a black box, due to errors in its contents in source/rtl/Display.v(22)
HDL-8007 ERROR: Display is a black box in source/rtl/Display.v(22)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(22)
HDL-8007 ERROR: system function call 'random' not supported in source/rtl/Display.v(133)
HDL-1007 : module 'Display' remains a black box, due to errors in its contents in source/rtl/Display.v(22)
HDL-8007 ERROR: Display is a black box in source/rtl/Display.v(22)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(22)
HDL-8007 ERROR: system function call 'random' not supported in source/rtl/Display.v(133)
HDL-1007 : module 'Display' remains a black box, due to errors in its contents in source/rtl/Display.v(22)
HDL-8007 ERROR: Display is a black box in source/rtl/Display.v(22)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(22)
HDL-8007 ERROR: system function call 'random' not supported in source/rtl/Display.v(133)
HDL-1007 : module 'Display' remains a black box, due to errors in its contents in source/rtl/Display.v(22)
HDL-8007 ERROR: Display is a black box in source/rtl/Display.v(22)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(22)
