#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 30 16:33:07 2024
# Process ID: 17316
# Current directory: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33108 D:\NEW\TYUT\FPGA\Code\1_Learning\PL\3_GoldDivision\TFT\uart_ram_tft\uart_ram_tft.xpr
# Log file: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/vivado.log
# Journal file: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.xpr
INFO: [Project 1-313] Project file moved from 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/CrazyBird.coe', nor could it be found using path 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/CrazyBird.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 772.105 ; gain = 145.105
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7z015clg485-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/CrazyBird.coe' provided. It will be converted relative to IP Instance files '../../../../CrazyBird.coe'
set_property -dict [list CONFIG.Coe_File {D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/CrazyBird.coe}] [get_ips RAM_DISPLAY]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/CrazyBird.coe' provided. It will be converted relative to IP Instance files '../../../../CrazyBird.coe'
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci' is already up-to-date
[Sat Mar 30 16:34:12 2024] Launched synth_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci] -no_script -reset -force -quiet
remove_files  D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name RAM_DISPLAY -dir d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {RAM_DISPLAY} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Depth_A {65536} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips RAM_DISPLAY]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'RAM_DISPLAY' to 'RAM_DISPLAY' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY_1/RAM_DISPLAY.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM_DISPLAY'...
generate_target all [get_files  d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY_1/RAM_DISPLAY.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM_DISPLAY'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM_DISPLAY'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM_DISPLAY'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM_DISPLAY'...
catch { config_ip_cache -export [get_ips -all RAM_DISPLAY] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP RAM_DISPLAY, cache-ID = 598e6f8e48fe1687; cache size = 4.678 MB.
export_ip_user_files -of_objects [get_files d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY_1/RAM_DISPLAY.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY_1/RAM_DISPLAY.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY_1/RAM_DISPLAY.xci'
export_simulation -of_objects [get_files d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY_1/RAM_DISPLAY.xci] -directory D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.ip_user_files/sim_scripts -ip_user_files_dir D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.ip_user_files -ipstatic_source_dir D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NEW/TYUT/Vivado/Vivado_library} {questa=D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.cache/compile_simlib/questa} {riviera=D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.cache/compile_simlib/riviera} {activehdl=D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY_1/RAM_DISPLAY.xci' is already up-to-date
[Sat Mar 30 16:35:57 2024] Launched synth_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/CrazyBird.coe] -no_script -reset -force -quiet
remove_files  D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/CrazyBird.coe
export_ip_user_files -of_objects  [get_files D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/CrazyBird.coe] -no_script -reset -force -quiet
remove_files  D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/CrazyBird.coe
export_ip_user_files -of_objects  [get_files D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/CrazyBird.coe] -no_script -reset -force -quiet
remove_files  D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/CrazyBird.coe
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY_1/RAM_DISPLAY.xci' is already up-to-date
[Sat Mar 30 16:36:41 2024] Launched synth_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY_1/RAM_DISPLAY.xci' is already up-to-date
[Sat Mar 30 16:37:27 2024] Launched impl_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY_1/RAM_DISPLAY.xci' is already up-to-date
[Sat Mar 30 16:37:33 2024] Launched impl_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1800.734 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1800.734 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1953.277 ; gain = 823.246
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305B4A1ABCD
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2927.262 ; gain = 888.410
set_property PROGRAM.FILE {D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.runs/impl_1/uart_ram_TFT.bit} [get_hw_devices xc7z015_1]
current_hw_device [get_hw_devices xc7z015_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z015_1] 0]
INFO: [Labtools 27-1434] Device xc7z015 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property PROGRAM.FILE {D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.runs/impl_1/uart_ram_TFT.bit} [get_hw_devices xc7z015_1]
program_hw_devices [get_hw_devices xc7z015_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z015_1] 0]
INFO: [Labtools 27-1434] Device xc7z015 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 30 16:40:37 2024...
