#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jan 24 14:27:04 2020
# Process ID: 13010
# Current directory: /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/synth_1
# Command line: vivado -log tdc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tdc.tcl
# Log file: /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/synth_1/tdc.vds
# Journal file: /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source tdc.tcl -notrace
Command: synth_design -top tdc -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13026 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1757.180 ; gain = 215.547 ; free physical = 4050 ; free virtual = 14560
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tdc' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/tdc.v:23]
	Parameter INITIAL bound to: 64 - type: integer 
	Parameter DELAY bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tdc' (1#1) [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/tdc.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1818.930 ; gain = 277.297 ; free physical = 4084 ; free virtual = 14595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1821.898 ; gain = 280.266 ; free physical = 4081 ; free virtual = 14592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1829.902 ; gain = 288.270 ; free physical = 4081 ; free virtual = 14592
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [Synth 8-327] inferring latch for variable 'latches_reg' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/tdc.v:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1835.840 ; gain = 294.207 ; free physical = 4080 ; free virtual = 14591
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tdc 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'delay_reg[0]' (FDR) to 'delay_reg[1]'
INFO: [Synth 8-3886] merging instance 'delay_reg[1]' (FDR) to 'delay_reg[2]'
INFO: [Synth 8-3886] merging instance 'delay_reg[2]' (FDR) to 'delay_reg[3]'
INFO: [Synth 8-3886] merging instance 'delay_reg[3]' (FDR) to 'delay_reg[4]'
INFO: [Synth 8-3886] merging instance 'delay_reg[4]' (FDR) to 'delay_reg[5]'
INFO: [Synth 8-3886] merging instance 'delay_reg[5]' (FDR) to 'delay_reg[6]'
INFO: [Synth 8-3886] merging instance 'delay_reg[6]' (FDR) to 'delay_reg[7]'
INFO: [Synth 8-3886] merging instance 'delay_reg[7]' (FDR) to 'delay_reg[8]'
INFO: [Synth 8-3886] merging instance 'delay_reg[8]' (FDR) to 'delay_reg[9]'
INFO: [Synth 8-3886] merging instance 'delay_reg[9]' (FDR) to 'delay_reg[10]'
INFO: [Synth 8-3886] merging instance 'delay_reg[10]' (FDR) to 'delay_reg[11]'
INFO: [Synth 8-3886] merging instance 'delay_reg[11]' (FDR) to 'delay_reg[12]'
INFO: [Synth 8-3886] merging instance 'delay_reg[12]' (FDR) to 'delay_reg[13]'
INFO: [Synth 8-3886] merging instance 'delay_reg[13]' (FDR) to 'delay_reg[14]'
INFO: [Synth 8-3886] merging instance 'delay_reg[14]' (FDR) to 'delay_reg[15]'
INFO: [Synth 8-3886] merging instance 'delay_reg[15]' (FDR) to 'delay_reg[16]'
INFO: [Synth 8-3886] merging instance 'delay_reg[16]' (FDR) to 'delay_reg[17]'
INFO: [Synth 8-3886] merging instance 'delay_reg[17]' (FDR) to 'delay_reg[18]'
INFO: [Synth 8-3886] merging instance 'delay_reg[18]' (FDR) to 'delay_reg[19]'
INFO: [Synth 8-3886] merging instance 'delay_reg[19]' (FDR) to 'delay_reg[20]'
INFO: [Synth 8-3886] merging instance 'delay_reg[20]' (FDR) to 'delay_reg[21]'
INFO: [Synth 8-3886] merging instance 'delay_reg[21]' (FDR) to 'delay_reg[22]'
INFO: [Synth 8-3886] merging instance 'delay_reg[22]' (FDR) to 'delay_reg[23]'
INFO: [Synth 8-3886] merging instance 'delay_reg[23]' (FDR) to 'delay_reg[24]'
INFO: [Synth 8-3886] merging instance 'delay_reg[24]' (FDR) to 'delay_reg[25]'
INFO: [Synth 8-3886] merging instance 'delay_reg[25]' (FDR) to 'delay_reg[26]'
INFO: [Synth 8-3886] merging instance 'delay_reg[26]' (FDR) to 'delay_reg[27]'
INFO: [Synth 8-3886] merging instance 'delay_reg[27]' (FDR) to 'delay_reg[28]'
INFO: [Synth 8-3886] merging instance 'delay_reg[28]' (FDR) to 'delay_reg[29]'
INFO: [Synth 8-3886] merging instance 'delay_reg[29]' (FDR) to 'delay_reg[30]'
INFO: [Synth 8-3886] merging instance 'delay_reg[30]' (FDR) to 'delay_reg[31]'
INFO: [Synth 8-3886] merging instance 'delay_reg[31]' (FDR) to 'delay_reg[32]'
INFO: [Synth 8-3886] merging instance 'delay_reg[32]' (FDR) to 'delay_reg[33]'
INFO: [Synth 8-3886] merging instance 'delay_reg[33]' (FDR) to 'delay_reg[34]'
INFO: [Synth 8-3886] merging instance 'delay_reg[34]' (FDR) to 'delay_reg[35]'
INFO: [Synth 8-3886] merging instance 'delay_reg[35]' (FDR) to 'delay_reg[36]'
INFO: [Synth 8-3886] merging instance 'delay_reg[36]' (FDR) to 'delay_reg[37]'
INFO: [Synth 8-3886] merging instance 'delay_reg[37]' (FDR) to 'delay_reg[38]'
INFO: [Synth 8-3886] merging instance 'delay_reg[38]' (FDR) to 'delay_reg[39]'
INFO: [Synth 8-3886] merging instance 'delay_reg[39]' (FDR) to 'delay_reg[40]'
INFO: [Synth 8-3886] merging instance 'delay_reg[40]' (FDR) to 'delay_reg[41]'
INFO: [Synth 8-3886] merging instance 'delay_reg[41]' (FDR) to 'delay_reg[42]'
INFO: [Synth 8-3886] merging instance 'delay_reg[42]' (FDR) to 'delay_reg[43]'
INFO: [Synth 8-3886] merging instance 'delay_reg[43]' (FDR) to 'delay_reg[44]'
INFO: [Synth 8-3886] merging instance 'delay_reg[44]' (FDR) to 'delay_reg[45]'
INFO: [Synth 8-3886] merging instance 'delay_reg[45]' (FDR) to 'delay_reg[46]'
INFO: [Synth 8-3886] merging instance 'delay_reg[46]' (FDR) to 'delay_reg[47]'
INFO: [Synth 8-3886] merging instance 'delay_reg[47]' (FDR) to 'delay_reg[48]'
INFO: [Synth 8-3886] merging instance 'delay_reg[48]' (FDR) to 'delay_reg[49]'
INFO: [Synth 8-3886] merging instance 'delay_reg[49]' (FDR) to 'delay_reg[50]'
INFO: [Synth 8-3886] merging instance 'delay_reg[50]' (FDR) to 'delay_reg[51]'
INFO: [Synth 8-3886] merging instance 'delay_reg[51]' (FDR) to 'delay_reg[52]'
INFO: [Synth 8-3886] merging instance 'delay_reg[52]' (FDR) to 'delay_reg[53]'
INFO: [Synth 8-3886] merging instance 'delay_reg[53]' (FDR) to 'delay_reg[54]'
INFO: [Synth 8-3886] merging instance 'delay_reg[54]' (FDR) to 'delay_reg[55]'
INFO: [Synth 8-3886] merging instance 'delay_reg[55]' (FDR) to 'delay_reg[56]'
INFO: [Synth 8-3886] merging instance 'delay_reg[56]' (FDR) to 'delay_reg[57]'
INFO: [Synth 8-3886] merging instance 'delay_reg[57]' (FDR) to 'delay_reg[58]'
INFO: [Synth 8-3886] merging instance 'delay_reg[58]' (FDR) to 'delay_reg[59]'
INFO: [Synth 8-3886] merging instance 'delay_reg[59]' (FDR) to 'delay_reg[60]'
INFO: [Synth 8-3886] merging instance 'delay_reg[60]' (FDR) to 'delay_reg[61]'
INFO: [Synth 8-3886] merging instance 'delay_reg[61]' (FDR) to 'delay_reg[62]'
INFO: [Synth 8-3886] merging instance 'delay_reg[62]' (FDR) to 'delay_reg[63]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1975.223 ; gain = 433.590 ; free physical = 3853 ; free virtual = 14366
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1975.223 ; gain = 433.590 ; free physical = 3851 ; free virtual = 14364
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1975.223 ; gain = 433.590 ; free physical = 3851 ; free virtual = 14364
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1975.223 ; gain = 433.590 ; free physical = 3850 ; free virtual = 14363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1975.223 ; gain = 433.590 ; free physical = 3850 ; free virtual = 14363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1975.223 ; gain = 433.590 ; free physical = 3850 ; free virtual = 14363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1975.223 ; gain = 433.590 ; free physical = 3850 ; free virtual = 14363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1975.223 ; gain = 433.590 ; free physical = 3850 ; free virtual = 14363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1975.223 ; gain = 433.590 ; free physical = 3850 ; free virtual = 14363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |FDRE |     1|
|4     |IBUF |     2|
|5     |OBUF |    64|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    69|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1975.223 ; gain = 433.590 ; free physical = 3850 ; free virtual = 14363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1975.223 ; gain = 433.590 ; free physical = 3851 ; free virtual = 14364
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1975.230 ; gain = 433.590 ; free physical = 3851 ; free virtual = 14364
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1983.160 ; gain = 0.000 ; free physical = 3915 ; free virtual = 14428
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2058.848 ; gain = 0.000 ; free physical = 3831 ; free virtual = 14344
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2058.848 ; gain = 540.137 ; free physical = 3958 ; free virtual = 14471
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2058.848 ; gain = 0.000 ; free physical = 3958 ; free virtual = 14471
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/synth_1/tdc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tdc_utilization_synth.rpt -pb tdc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 24 14:27:27 2020...
