//Exercicio 6
//Nome: Vitor Angelo Lima
//Matr√≠cula: 451621

module  xorgate( output c, input a, input b);
	assign c = (~a & b) | (a & ~b) ;
endmodule

module testgate;
	reg a, b;
	wire c;
	xorgate gate1 (c, a, b);
	
	initial begin
		a = 0; b = 0;
		#1 $monitor ("( %b ^ %b ) = %b", a, b, c);
		#1 a = 0; b = 0;
		#1 a = 0; b = 1;
		#1 a = 1; b = 1;
		#1 a = 1; b = 0;
	end
endmodule
		
		
		
			
