module sr_ff_async_reset (
    input clk,
    input rst,  
    input S, R,
    output reg Q,
    output Qbar
);
    assign Qbar = ~Q;
    always @(posedge clk or negedge rst) begin
        if (!rst)
            Q <= 0;
        else begin
            case ({S, R})
                2'b00: Q <= Q;
                2'b01: Q <= 0;
                2'b10: Q <= 1;
                2'b11: Q <= 1'bx;
            endcase
        end
    end

    
endmodule

