<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 6.3.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/font-awesome.min.css">
  <link rel="stylesheet" href="//cdn.jsdelivr.net/npm/pace-js@1/themes/blue/pace-theme-minimal.css">
  <script src="//cdn.jsdelivr.net/npm/pace-js@1/pace.min.js"></script>

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"xn--ssy-lq6e63gg6fuu2d.com","root":"/","scheme":"Gemini","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":true,"show_result":false,"style":"mac"},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"search.xml"};
  </script>

  <meta name="description" content="本节主要刷一些常见的面试手撕题，做一个简单记录。">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA设计之一些面试手撕2025">
<meta property="og:url" content="http://ssy的小天地.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/index.html">
<meta property="og:site_name" content="ssy的小天地">
<meta property="og:description" content="本节主要刷一些常见的面试手撕题，做一个简单记录。">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506114100665.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20241007154149216.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20241029153857911.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506160332802.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506161255456.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506162130847.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506162432413.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506171647259.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506171740202.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250508113234616.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250508150420889.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506182442101.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506182553646.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506190927432.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20240919150515791.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506221539741.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250508223155436.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250508223446670.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250509000241909.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250507160705626.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250507185953461.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250508205452370.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250507132011546.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20240925142232868.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250507124926098.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250507150647726.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250510173830681.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250510183654897.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250510124615840.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250510115329477.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250509024145855.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250509024333019.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250509023136597.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250509020755704.png">
<meta property="article:published_time" content="2025-05-06T02:07:12.000Z">
<meta property="article:modified_time" content="2025-05-10T11:26:45.410Z">
<meta property="article:author" content="ssy">
<meta property="article:tag" content="FPGA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506114100665.png">

<link rel="canonical" href="http://ssy的小天地.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>FPGA设计之一些面试手撕2025 | ssy的小天地</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

  <!--pjax：防止跳转页面音乐暂停-->
  <script src="https://cdn.jsdelivr.net/npm/pjax@0.2.8/pjax.js"></script>
</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>
    <a target="_blank" rel="noopener" href="https://github.com/ssy1938010014" class="github-corner" aria-label="View source on GitHub"><svg width="80" height="80" viewBox="0 0 250 250" style="fill:#151513; color:#fff; position: absolute; top: 0; border: 0; right: 0;" aria-hidden="true"><path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path><path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2" fill="currentColor" style="transform-origin: 130px 106px;" class="octo-arm"></path><path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z" fill="currentColor" class="octo-body"></path></svg></a><style>.github-corner:hover .octo-arm{animation:octocat-wave 560ms ease-in-out}@keyframes octocat-wave{0%,100%{transform:rotate(0)}20%,60%{transform:rotate(-25deg)}40%,80%{transform:rotate(10deg)}}@media (max-width:500px){.github-corner:hover .octo-arm{animation:none}.github-corner .octo-arm{animation:octocat-wave 560ms ease-in-out}}</style>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">ssy的小天地</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">愿汝如是 千金不换</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-fw fa-home"></i>首页</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-fw fa-user"></i>关于</a>

  </li>
        <li class="menu-item menu-item-works">

    <a href="/works/" rel="section"><i class="fa fa-fw fa-sitemap"></i>文章</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-fw fa-tags"></i>标签</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-fw fa-th"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-fw fa-archive"></i>归档</a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup">
        <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result">
  <div id="no-result">
    <i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>
  </div>
</div>

    </div>
  </div>

</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://ssy的小天地.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/ssy.png">
      <meta itemprop="name" content="ssy">
      <meta itemprop="description" content="满怀希望 就会所向披靡">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="ssy的小天地">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          FPGA设计之一些面试手撕2025
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">



              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2025-05-06 10:07:12" itemprop="dateCreated datePublished" datetime="2025-05-06T10:07:12+08:00">2025-05-06</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="fa fa-calendar-check-o"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2025-05-10 19:26:45" itemprop="dateModified" datetime="2025-05-10T19:26:45+08:00">2025-05-10</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/%E5%AD%A6%E4%B9%A0%E7%A7%AF%E7%B4%AF/" itemprop="url" rel="index"><span itemprop="name">学习积累</span></a>
                </span>
            </span>

          
            <span class="post-meta-item" title="阅读次数" id="busuanzi_container_page_pv" style="display: none;">
              <span class="post-meta-item-icon">
                <i class="fa fa-eye"></i>
              </span>
              <span class="post-meta-item-text">阅读次数：</span>
              <span id="busuanzi_value_page_pv"></span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <p>本节主要刷一些常见的面试手撕题，做一个简单记录。</p>
<span id="more"></span>

<h1 id="计数器相关"><a href="#计数器相关" class="headerlink" title="计数器相关"></a>计数器相关</h1><h2 id="1-从慢时钟域到快时钟域的计数采样start脉冲信号"><a href="#1-从慢时钟域到快时钟域的计数采样start脉冲信号" class="headerlink" title="1.从慢时钟域到快时钟域的计数采样start脉冲信号"></a>1.从慢时钟域到快时钟域的计数采样start脉冲信号</h2><ul>
<li><p>CLK1时钟域（50MHz）有一个3bit的二进制计数器CounterA，从0计数到7，再从7计数到0，计数步长为1；CLK2时钟域（300MHz）采样到计数器为CounterA出现了一次7的时候，产生一个单周期（CLK2周期）的脉冲start，请设计一个合理的方案。</p>
</li>
<li><p>分析：50MHz–&gt;300MHz采样start信号时，不能只打两拍，这样不能产生单周期（CLK2周期）的脉冲start，而是需要<strong>再通过一级上升沿检测得到clk2周期</strong>的start信号</p>
</li>
<li><p>写法：下面代码中利用cnt_r<strong>扩展1bit以实现从0到7递增，再从7到0递减</strong>有点意思</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> CNT_start_slow2fast(</span><br><span class="line">	<span class="keyword">input</span>  sys_clk_50    ,</span><br><span class="line">	<span class="keyword">input</span>  sys_clk_300   ,</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">input</span>  sys_rst       ,</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">output</span> start        </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span> : <span class="number">0</span>] cnt_r;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span> : <span class="number">0</span>] cnt_updown; <span class="comment">//利用cnt_r扩展1bit以实现从0到7递增，再从7到0递减</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> start_50M;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span> : <span class="number">0</span>] start_50M_2clk300M;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> edge_1clk300M;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//50M时钟域下计数</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk_50 <span class="keyword">or</span> <span class="keyword">negedge</span> sys_rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~sys_rst) <span class="keyword">begin</span></span><br><span class="line">            cnt_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            cnt_r &lt;= cnt_r + <span class="number">1&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//根据cnt_r实现cnt_updown的递增递减</span></span><br><span class="line">    <span class="keyword">assign</span> cnt_updown = cnt_r[<span class="number">3</span>] ? ~cnt_r[<span class="number">2</span> : <span class="number">0</span>]: cnt_r[<span class="number">2</span> : <span class="number">0</span>];</span><br><span class="line"></span><br><span class="line">    <span class="comment">//在50M时钟域下生成start信号</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk_50 <span class="keyword">or</span> <span class="keyword">negedge</span> sys_rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~sys_rst) <span class="keyword">begin</span></span><br><span class="line">            start_50M &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(&amp;cnt_updown) <span class="keyword">begin</span></span><br><span class="line">                start_50M &lt;= <span class="number">&#x27;d1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                start_50M &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//在300M时钟域下同步start_50M信号，即寄存两拍</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk_300 <span class="keyword">or</span> <span class="keyword">negedge</span> sys_rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~sys_rst) <span class="keyword">begin</span></span><br><span class="line">            start_50M_2clk300M &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            start_50M_2clk300M &lt;= &#123;start_50M_2clk300M[<span class="number">0</span>], start_50M&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//在300M时钟域下对寄存后的信号进行上升沿检测</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk_300 <span class="keyword">or</span> <span class="keyword">negedge</span> sys_rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~sys_rst) <span class="keyword">begin</span></span><br><span class="line">            edge_1clk300M &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            edge_1clk300M &lt;= start_50M_2clk300M[<span class="number">1</span>];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> start = ~edge_1clk300M &amp;&amp; start_50M_2clk300M[<span class="number">1</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li><p>仿真结果：</p>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506114100665.png" alt="image-20250506114100665"></p>
</li>
</ul>
</li>
</ul>
<h2 id="2-4bit约翰逊（Johnson）计数器"><a href="#2-4bit约翰逊（Johnson）计数器" class="headerlink" title="2.4bit约翰逊（Johnson）计数器"></a>2.4bit约翰逊（Johnson）计数器</h2><ul>
<li><p>浅浅了解一下Johnson计数器的优点（<strong>N个移位器实现2N个状态</strong>）：<a target="_blank" rel="noopener" href="https://blog.csdn.net/NJUzzf98/article/details/125191986">Johnson Counter/约翰逊计数器-CSDN博客</a></p>
</li>
<li><p>4bit约翰逊循环计数状态如下：</p>
<img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20241007154149216.png" alt="image-20241007154149216" style="zoom:50%;">
</li>
<li><p>4bit约翰逊循环计数电路如下：要做到心中有电路</p>
<img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20241029153857911.png" alt="image-20241029153857911" style="zoom:67%;">

<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> CNT_Johnson(</span><br><span class="line">    <span class="keyword">input</span>               clk         ,</span><br><span class="line">    <span class="keyword">input</span>               rst_n       ,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span> : <span class="number">0</span>]  johnson_cnt </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            johnson_cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            johnson_cnt &lt;= &#123;~johnson_cnt[<span class="number">0</span>], johnson_cnt[<span class="number">3</span> : <span class="number">1</span>]&#125;;       <span class="comment">//模式一</span></span><br><span class="line">            <span class="comment">// johnson_cnt &lt;= &#123;johnson_cnt[2 : 0], ~johnson_cnt[3]&#125;;    //模式二</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li><p>仿真结果：</p>
<ul>
<li>模式一：</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506160332802.png" alt="image-20250506160332802"></p>
<ul>
<li>模式二：其实就是上述循环计数状态反过来</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506161255456.png" alt="image-20250506161255456"></p>
</li>
</ul>
</li>
</ul>
<h2 id="3-4bit环形计数器"><a href="#3-4bit环形计数器" class="headerlink" title="3.4bit环形计数器"></a>3.4bit环形计数器</h2><ul>
<li><p>用verilog实现4bit环形计数器：复位有效时输出0001，复位释放后依次输出0010，0100，1000，0001，0010…  </p>
</li>
<li><p>思路：这里其实就是循环移位了，不过怎么移与初始状态有关</p>
</li>
<li><p>特点：<strong>N级的环形计数器计数长度为N，它有2^N-N个状态没有利用，它利用的有效状态很少</strong>。（4个触发器，计数长度只有4，效率低）</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> CNT_circleShift(</span><br><span class="line">    <span class="keyword">input</span>               clk     ,</span><br><span class="line">    <span class="keyword">input</span>               rst_n   ,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span> : <span class="number">0</span>]  cnt_shift</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            cnt_shift &lt;= <span class="number">4&#x27;b0001</span>;</span><br><span class="line">            <span class="comment">// cnt_shift &lt;= 4&#x27;b1000;</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            cnt_shift &lt;= &#123;cnt_shift[<span class="number">2</span> : <span class="number">0</span>], cnt_shift[<span class="number">3</span>]&#125;;</span><br><span class="line">            <span class="comment">// cnt_shift &lt;= &#123;cnt_shift[0], cnt_shift[3 : 1]&#125;;</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li><p>仿真结果：</p>
<ul>
<li>初始状态为4’b0001</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506162130847.png" alt="image-20250506162130847"></p>
<ul>
<li>初始状态为4’b1000</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506162432413.png" alt="image-20250506162432413"></p>
</li>
</ul>
</li>
</ul>
<h2 id="4-LFSR计数器"><a href="#4-LFSR计数器" class="headerlink" title="4.LFSR计数器"></a>4.LFSR计数器</h2><ul>
<li><p>详情可见另一篇专门讲lfsr的博客：<a target="_blank" rel="noopener" href="https://ssy1938010014.github.io/2024/04/13/FPGA数字信号处理之数据校验/">FPGA数字信号处理之数据校验 | ssy的小天地</a></p>
</li>
<li><p>这里以伽罗瓦LFSR型（一到多）为例，实现一个4bit的LFSR计数器</p>
</li>
<li><p>重点：<strong>一到多类型的LFSR能够具有比多到一类型的LFSR更快的工作速度，因为它需要的组合逻辑级数更少</strong>。</p>
<img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506171647259.png" alt="image-20250506171647259" style="zoom:67%;">

<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> CNT_lfsr(</span><br><span class="line">    <span class="keyword">input</span>                clk     ,</span><br><span class="line">    <span class="keyword">input</span>                rst_n   ,</span><br><span class="line">    <span class="keyword">input</span>                start   ,</span><br><span class="line">    <span class="keyword">output</span>               finish  ,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span> : <span class="number">0</span>]   cntOut  </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            cntOut &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(start) <span class="keyword">begin</span></span><br><span class="line">                cntOut &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                cntOut[<span class="number">0</span>] &lt;= cntOut[<span class="number">1</span>];</span><br><span class="line">                cntOut[<span class="number">1</span>] &lt;= cntOut[<span class="number">2</span>];</span><br><span class="line">                cntOut[<span class="number">2</span>] &lt;= cntOut[<span class="number">3</span>] ^ cntOut[<span class="number">0</span>];</span><br><span class="line">                cntOut[<span class="number">3</span>] &lt;= cntOut[<span class="number">0</span>];</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"> </span><br><span class="line">    <span class="keyword">assign</span> finish = (cntOut == <span class="number">4&#x27;b0111</span>) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li>仿真结果：</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506171740202.png" alt="image-20250506171740202"></p>
</li>
</ul>
<h2 id="5-PWM控制"><a href="#5-PWM控制" class="headerlink" title="5.PWM控制"></a>5.PWM控制</h2><ul>
<li><p>用verilog实现PWM控制呼吸灯。呼吸周期2秒：1秒逐渐变亮，1秒逐渐变暗（led_out高电平占空比多，led较亮，反之，led较暗，实现呼吸灯效果  ）。系统时钟24MHz，pwm周期1ms，精度1us 。</p>
</li>
<li><p>重点：<strong>用CNT_1ms与CNT_1s去比较大小，从而得到PWM波的高电平</strong>，很妙的办法</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> pwm_led(</span><br><span class="line">    <span class="keyword">input</span>       clk     ,      <span class="comment">//24MHz</span></span><br><span class="line">    <span class="keyword">input</span>       rst_n   ,</span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">reg</span> led_out </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">localparam</span>  CNT_1US_NUM = <span class="number">24</span>,</span><br><span class="line">                <span class="comment">// DELAY1000   = 1000;</span></span><br><span class="line">                DELAY1000   = <span class="number">5</span>;       <span class="comment">//仿真测试时用5</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="built_in">$clog2</span>(CNT_1US_NUM) - <span class="number">1</span> : <span class="number">0</span>] CNT_1us;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="built_in">$clog2</span>(DELAY1000) - <span class="number">1</span> : <span class="number">0</span>] CNT_1ms;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="built_in">$clog2</span>(DELAY1000) - <span class="number">1</span> : <span class="number">0</span>] CNT_1s;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> flag_1us, flag_1ms, flag_1s;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> change_flag;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//1us计数逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            CNT_1us &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(CNT_1us == CNT_1US_NUM - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                CNT_1us &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                CNT_1us &lt;= CNT_1us + <span class="number">&#x27;d1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> flag_1us = (CNT_1us == CNT_1US_NUM - <span class="number">1</span>) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//1ms计数逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            CNT_1ms &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(flag_1us) <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(CNT_1ms == DELAY1000 - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                    CNT_1ms &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    CNT_1ms &lt;= CNT_1ms + <span class="number">&#x27;d1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span>    </span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                CNT_1ms &lt;= CNT_1ms;</span><br><span class="line">            <span class="keyword">end</span>      </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> flag_1ms = ((CNT_1ms == DELAY1000 - <span class="number">1</span>) &amp;&amp; flag_1us) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//1s计数逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            CNT_1s &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(flag_1ms) <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(CNT_1s == DELAY1000 - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                    CNT_1s &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    CNT_1s &lt;= CNT_1s + <span class="number">&#x27;d1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span>    </span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                CNT_1s &lt;= CNT_1s;</span><br><span class="line">            <span class="keyword">end</span>      </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> flag_1s = ((CNT_1s == DELAY1000 - <span class="number">1</span>) &amp;&amp; flag_1ms) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//呼吸切换标志</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            change_flag &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(flag_1s) <span class="keyword">begin</span></span><br><span class="line">                change_flag &lt;= ~change_flag;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                change_flag &lt;= change_flag;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//led输出逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            led_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(change_flag) </span><br><span class="line">                <span class="number">1&#x27;b0</span>: led_out &lt;= (CNT_1ms &lt; CNT_1s) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line">                <span class="number">1&#x27;b1</span>: led_out &lt;= (CNT_1ms &lt; CNT_1s) ? <span class="number">1&#x27;b0</span> : <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li>仿真结果：</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250508113234616.png" alt="image-20250508113234616"></p>
</li>
</ul>
<h2 id="6-按键消抖"><a href="#6-按键消抖" class="headerlink" title="6.按键消抖"></a>6.按键消抖</h2><ul>
<li><p>用Verilog实现按键抖动消除电路，抖动小于20ms，输入时钟50MHz</p>
</li>
<li><p>关键：计数器复0时的判断条件是检测到抖动，而不是计数满20ms，计数满20ms + 1clk时反而要将计数保持，因为按键是在计数满20ms时更新一次，如果一直保持在计数满20ms，那么按键会一直更新，所以要计数完后，要让计数保持在20ms+1clk，以等待抖动清零后再次延迟更新。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> key_filter(</span><br><span class="line">    <span class="keyword">input</span>   clk     ,      <span class="comment">//输入时钟50MHz</span></span><br><span class="line">    <span class="keyword">input</span>   rst_n   ,</span><br><span class="line">    <span class="keyword">input</span>   key_in  ,</span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">reg</span> key_out </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">// localparam CNT_NUM = 100_0000;</span></span><br><span class="line">    <span class="keyword">localparam</span> CNT_NUM = <span class="number">10</span>;    <span class="comment">//仿真测试用10</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="built_in">$clog2</span>(CNT_NUM) - <span class="number">1</span> : <span class="number">0</span>] CNT_20ms;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> key_1clk, key_2clk;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> key_change_flag;  </span><br><span class="line"></span><br><span class="line">    <span class="comment">//20ms计数逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            CNT_20ms &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(key_change_flag) <span class="keyword">begin</span></span><br><span class="line">                CNT_20ms &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(CNT_20ms == CNT_NUM) <span class="keyword">begin</span></span><br><span class="line">                CNT_20ms &lt;= CNT_20ms;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                CNT_20ms &lt;= CNT_20ms + <span class="number">&#x27;d1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//输入按键值变化判断</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            key_1clk &lt;= <span class="number">&#x27;d1</span>;</span><br><span class="line">            key_2clk &lt;= <span class="number">&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            key_1clk &lt;= key_in;</span><br><span class="line">            key_2clk &lt;= key_1clk;            </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//变化标志位逻辑</span></span><br><span class="line">    <span class="keyword">assign</span> key_change_flag = key_1clk || key_2clk;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//消抖逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            key_out &lt;= <span class="number">&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(CNT_20ms == CNT_NUM - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                key_out &lt;= key_in;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                key_out &lt;= key_out;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li>仿真结果：</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250508150420889.png" alt="image-20250508150420889"></p>
</li>
</ul>
<hr>
<h1 id="数据位宽转换"><a href="#数据位宽转换" class="headerlink" title="数据位宽转换"></a>数据位宽转换</h1><h2 id="1-串转并"><a href="#1-串转并" class="headerlink" title="1.串转并"></a>1.串转并</h2><ul>
<li><p>肯定需要有个计数器，可以用过这个计数器控制输出，也可以直接通过移位的方式，但需要计数器来指示什么时候输出数据有效</p>
</li>
<li><p>这里分为先传输最低位和先传输最高位两种情况</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Data_serial2parallel(</span><br><span class="line">    <span class="keyword">input</span>               clk         ,</span><br><span class="line">    <span class="keyword">input</span>               rst_n       ,</span><br><span class="line">    <span class="keyword">input</span>               valid_in    ,</span><br><span class="line">    <span class="keyword">input</span>               data_in     ,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>          vaild_out   ,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span> : <span class="number">0</span>]  data_out        </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//移位计数器</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span> : <span class="number">0</span>] CNT_shift;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//计数器逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            CNT_shift &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_in) <span class="keyword">begin</span></span><br><span class="line">                CNT_shift &lt;= CNT_shift + <span class="number">&#x27;d1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                CNT_shift &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//并行输出逻辑</span></span><br><span class="line">    <span class="comment">//模式一：先传输的bit为最低位</span></span><br><span class="line">    <span class="comment">// always @(posedge clk or negedge rst_n) begin</span></span><br><span class="line">    <span class="comment">//     if(~rst_n) begin</span></span><br><span class="line">    <span class="comment">//         data_out &lt;= &#x27;d0;</span></span><br><span class="line">    <span class="comment">//     end</span></span><br><span class="line">    <span class="comment">//     else begin</span></span><br><span class="line">    <span class="comment">//         data_out[CNT_shift] &lt;= data_in;</span></span><br><span class="line">    <span class="comment">//         // data_out &lt;= &#123;data_in, data_out[7 : 1]&#125;;   //移位方法</span></span><br><span class="line">    <span class="comment">//     end</span></span><br><span class="line">    <span class="comment">// end</span></span><br><span class="line">    <span class="comment">//模式二：先传输的bit为最高</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            data_out[<span class="number">7</span> - CNT_shift] &lt;= data_in;</span><br><span class="line">            <span class="comment">// data_out &lt;= &#123;data_out[6 : 0], data_in&#125;;     //移位方法</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            vaild_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(CNT_shift == <span class="number">&#x27;d7</span>) <span class="keyword">begin</span></span><br><span class="line">                vaild_out &lt;= <span class="number">&#x27;d1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                vaild_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li><p>仿真结果</p>
<ul>
<li>先传送最高位</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506182442101.png" alt="image-20250506182442101"></p>
<ul>
<li>先传送最低位</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506182553646.png" alt="image-20250506182553646"></p>
</li>
</ul>
</li>
</ul>
<h2 id="2-并转串"><a href="#2-并转串" class="headerlink" title="2.并转串"></a>2.并转串</h2><ul>
<li><p>还是用移位寄存器的方式会比较快的实现，这里有做一个简单的输出有效信号逻辑</p>
</li>
<li><p>并转串主要是输入的并行data需要在串行输出没有读完时，保持不变</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Data_parallel2serial(</span><br><span class="line">    <span class="keyword">input</span>               clk         ,</span><br><span class="line">    <span class="keyword">input</span>               rst_n       ,</span><br><span class="line">    <span class="keyword">input</span>               valid_in    ,</span><br><span class="line">    <span class="keyword">input</span>      [<span class="number">7</span> : <span class="number">0</span>]  data_in     ,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>          vaild_out   ,</span><br><span class="line">    <span class="keyword">output</span>              data_out        </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span> : <span class="number">0</span>] shift_reg;  <span class="comment">//移位寄存器</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span> : <span class="number">0</span>] CNT_out;    <span class="comment">//输出有效计数器</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            shift_reg &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_in) <span class="keyword">begin</span></span><br><span class="line">                shift_reg &lt;= data_in;                               <span class="comment">//寄存输入数据</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                shift_reg &lt;= &#123;shift_reg[<span class="number">0</span>], shift_reg[<span class="number">7</span> : <span class="number">1</span>]&#125;;      <span class="comment">//移位寄存器右移</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> data_out = shift_reg[<span class="number">0</span>]; <span class="comment">//从低位开始输出</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            vaild_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_in) <span class="keyword">begin</span></span><br><span class="line">                vaild_out &lt;= <span class="number">&#x27;d1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(CNT_out == <span class="number">&#x27;d7</span>) <span class="keyword">begin</span></span><br><span class="line">                    vaild_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    vaild_out &lt;= vaild_out;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            CNT_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(vaild_out) <span class="keyword">begin</span></span><br><span class="line">                CNT_out &lt;= CNT_out + <span class="number">&#x27;d1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                CNT_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li>仿真结果：</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506190927432.png" alt="image-20250506190927432"></p>
</li>
</ul>
<h2 id="3-非整数倍24bit转128bit"><a href="#3-非整数倍24bit转128bit" class="headerlink" title="3.非整数倍24bit转128bit"></a>3.非整数倍24bit转128bit</h2><ul>
<li><p>实现数据位宽转换电路，实现24bit数据输入转换为128bit数据输出。其中，先到的数据应置于输出的高bit位。valid_in用来指示数据输入data_in的有效性，valid_out用来指示数据输出data_out的有效性；clk是时钟信号；rst_n是异步复位信号。</p>
</li>
<li><p>思路：找到输入输出位宽的<strong>最小公倍数</strong></p>
</li>
<li><p>因为128×3=24×16，<strong>所以每输入16个有效数据，就可以产生三个完整的输出</strong>。<strong>因此设置一个仅在输入数据有效时工作的计数器<code>cnt</code>，计数范围是0-15。</strong></p>
<img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20240919150515791.png" alt="image-20240919150515791" style="zoom: 67%;">

<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Data24to128bit(</span><br><span class="line">	<span class="keyword">input</span> 				    clk 		,   </span><br><span class="line">	<span class="keyword">input</span> 				    rst_n		,</span><br><span class="line">	<span class="keyword">input</span>				    valid_in	,</span><br><span class="line">	<span class="keyword">input</span>	[<span class="number">23</span> : <span class="number">0</span>]		data_in		,</span><br><span class="line"> </span><br><span class="line"> 	<span class="keyword">output</span>	<span class="keyword">reg</span>			    valid_out	,</span><br><span class="line">	<span class="keyword">output</span>  <span class="keyword">reg</span> [<span class="number">127</span> : <span class="number">0</span>]	data_out    </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//输入计数器</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span> : <span class="number">0</span>] CNT_inputData;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//输入移位寄存器</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">127</span> : <span class="number">0</span>] shiftReg_inputData;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//输入计数器逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            CNT_inputData &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_in) <span class="keyword">begin</span></span><br><span class="line">                CNT_inputData &lt;= CNT_inputData + <span class="number">&#x27;d1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                CNT_inputData &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//移位寄存器逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            shiftReg_inputData &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_in) <span class="keyword">begin</span></span><br><span class="line">                shiftReg_inputData &lt;= &#123;shiftReg_inputData[<span class="number">103</span> : <span class="number">0</span>], data_in&#125;;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                shiftReg_inputData &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//根据CNT_inputData判断输出</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(CNT_inputData) </span><br><span class="line">                <span class="number">&#x27;d5</span>: <span class="keyword">begin</span></span><br><span class="line">                    data_out &lt;= &#123;shiftReg_inputData[<span class="number">119</span> : <span class="number">0</span>], data_in[<span class="number">23</span> -: <span class="number">8</span>]&#125;;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="number">&#x27;d10</span>: <span class="keyword">begin</span></span><br><span class="line">                    data_out &lt;= &#123;shiftReg_inputData[<span class="number">111</span> : <span class="number">0</span>], data_in[<span class="number">23</span> -: <span class="number">16</span>]&#125;;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="number">&#x27;d15</span>: <span class="keyword">begin</span></span><br><span class="line">                    data_out &lt;= &#123;shiftReg_inputData[<span class="number">103</span> : <span class="number">0</span>], data_in&#125;;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">                    data_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//输出有效信号</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            valid_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(CNT_inputData) </span><br><span class="line">                <span class="number">&#x27;d5</span>: <span class="keyword">begin</span></span><br><span class="line">                    valid_out &lt;= <span class="number">&#x27;d1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="number">&#x27;d10</span>: <span class="keyword">begin</span></span><br><span class="line">                    valid_out &lt;= <span class="number">&#x27;d1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="number">&#x27;d15</span>: <span class="keyword">begin</span></span><br><span class="line">                    valid_out &lt;= <span class="number">&#x27;d1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">                    valid_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span>            </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li>仿真结果：</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250506221539741.png" alt="image-20250506221539741"></p>
</li>
</ul>
<hr>
<h1 id="握手协议处理"><a href="#握手协议处理" class="headerlink" title="握手协议处理"></a>握手协议处理</h1><h2 id="1-利用握手解决流水线断流、反压问题"><a href="#1-利用握手解决流水线断流、反压问题" class="headerlink" title="1.利用握手解决流水线断流、反压问题"></a>1.利用握手解决流水线断流、反压问题</h2><ul>
<li><p>详情见：<a target="_blank" rel="noopener" href="https://blog.csdn.net/qq_57502075/article/details/127146076">数字IC手撕代码-流水握手（利用握手解决流水线断流、反压问题）_数字电路手撕代码-CSDN博客</a>，就不粘贴完整代码了</p>
</li>
<li><p>关键：<strong>判断本级输出给上一级是否准备好的信号：当本级输出有效或者下一级没有准备好</strong>，关键代码如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//pipeline stage 1</span></span><br><span class="line"><span class="keyword">assign</span> ready_o = ~valid_r1 || ready_r1;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!rstn)<span class="keyword">begin</span></span><br><span class="line">        valid_r1 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(ready_o)<span class="keyword">begin</span>    <span class="comment">//如果本级准备好了，则将上一级的valid信号传递过来</span></span><br><span class="line">        valid_r1 &lt;= valid_i;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(ready_o &amp;&amp; valid_i)<span class="keyword">begin</span> <span class="comment">//输入数据ready_valid信号同时拉高时，数据有效并传入</span></span><br><span class="line">        a1 &lt;= c1 + c2;</span><br><span class="line">        b1 &lt;= c3 + c4;</span><br><span class="line">        a2_r1 &lt;= a2; a3_r1 &lt;= a3; a4_r1 &lt;= a4; <span class="comment">//数据进来打一拍到第二级流水</span></span><br><span class="line">        b2_r1 &lt;= b2; b3_r1 &lt;= b3; b4_r1 &lt;= b4;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<ul>
<li><p>仿真结果：</p>
<ul>
<li><strong>当顶层输入数据有效，但下一级反馈的ready信号无效时，该ready信号会立马反馈给本顶层模块的上一级</strong></li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250508223155436.png" alt="image-20250508223155436"></p>
<ul>
<li><strong>当输入数据无效结束后，立马拉低下一级给的ready信号，但此时不会立马反馈给上一级的ready上，因为输入数据在这之前无效了一段时间，现在流水线上是空的，只有重新把流水线填满后，该顶层模块才不能够继续输入数据了，此时才将反馈给上一级的ready拉低</strong></li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250508223446670.png" alt="image-20250508223446670"></p>
</li>
</ul>
</li>
</ul>
<h2 id="2-多bit跨时钟域握手信号"><a href="#2-多bit跨时钟域握手信号" class="headerlink" title="2.多bit跨时钟域握手信号"></a>2.多bit跨时钟域握手信号</h2><ul>
<li><p>主要就是请求信号与应答信号的产生，没有特别的难点，代码如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> syn_handshake(</span><br><span class="line">    <span class="keyword">input</span>                   clk_a        ,</span><br><span class="line">    <span class="keyword">input</span>                   clk_b        ,</span><br><span class="line">    <span class="keyword">input</span>                   rst_n        ,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">input</span>                   a_en         , <span class="comment">//来自于外部的使能信号，脉冲持续一个时钟周期</span></span><br><span class="line">    <span class="keyword">input</span>        [<span class="number">3</span> : <span class="number">0</span>]    data_a_in    , <span class="comment">//外部输入信号</span></span><br><span class="line">     </span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">reg</span>  [<span class="number">3</span> : <span class="number">0</span>]    data_b_out   ,</span><br><span class="line">    <span class="keyword">output</span>                  b_en         ,</span><br><span class="line">    <span class="keyword">output</span>                  ack_a</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//A域相关变量</span></span><br><span class="line">    <span class="keyword">reg</span> req_A;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> ack_B_delay1clka;</span><br><span class="line">    <span class="keyword">reg</span> ack_B_delay2clka;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//B域相关变量</span></span><br><span class="line">    <span class="keyword">reg</span> req_A_delay1clkb;</span><br><span class="line">    <span class="keyword">reg</span> req_A_delay2clkb;</span><br><span class="line">    <span class="keyword">reg</span> req_A_delay3clkb;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> ack_B;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="comment">//=====================A域相关操作========================</span></span><br><span class="line">    <span class="comment">//1.产生请求信号</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_a <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            req_A &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(a_en) <span class="keyword">begin</span></span><br><span class="line">                req_A &lt;= <span class="number">&#x27;d1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(ack_B_delay2clka) <span class="keyword">begin</span></span><br><span class="line">                req_A &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                req_A &lt;= req_A;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//2.同步应答信号</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_a <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            ack_B_delay1clka &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            ack_B_delay2clka &lt;= <span class="number">&#x27;d0</span>;            </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            ack_B_delay1clka &lt;= ack_B;</span><br><span class="line">            ack_B_delay2clka &lt;= ack_B_delay1clka;              </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> ack_a = ack_B_delay2clka;    </span><br><span class="line"></span><br><span class="line">    <span class="comment">//=====================B域相关操作========================</span></span><br><span class="line">    <span class="comment">//1.同步请求信号</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_b <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            req_A_delay1clkb &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            req_A_delay2clkb &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            req_A_delay1clkb &lt;= req_A;</span><br><span class="line">            req_A_delay2clkb &lt;= req_A_delay1clkb;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//2.产生请求信号的上升沿标志以同步数据</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_b <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            req_A_delay3clkb &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            req_A_delay3clkb &lt;= req_A_delay2clkb;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> b_en = ~req_A_delay3clkb &amp;&amp; req_A_delay2clkb;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//3.更新数据</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_b <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_b_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(b_en) <span class="keyword">begin</span></span><br><span class="line">                data_b_out &lt;= data_a_in;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                data_b_out &lt;= data_b_out;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//4.产生应答信号，因为b_en在req_A_delay2clkb花费了1clk去产生响应标志</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_b <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            ack_B &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            ack_B &lt;= req_A_delay2clkb;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span>    </span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li>仿真结果：</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250509000241909.png" alt="image-20250509000241909"></p>
</li>
</ul>
<hr>
<h1 id="仲裁器设计"><a href="#仲裁器设计" class="headerlink" title="仲裁器设计"></a>仲裁器设计</h1><h2 id="1-固定优先级仲裁器"><a href="#1-固定优先级仲裁器" class="headerlink" title="1.固定优先级仲裁器"></a>1.固定优先级仲裁器</h2><ul>
<li><p>固定优先级仲裁器即请求的优先级顺序是永远固定的，若规定优先级req[0]&gt;req[1]&gt;req[2]&gt;req[3]…，那么则永远遵循这个优先级顺序。</p>
</li>
<li><p>重点：<strong>利用补码特性来写</strong></p>
<ul>
<li><p>本质上，我们要做的是<strong>找req这个信号里从低到高第一个出现的1，那么我们给req减去1会得到什么？假设req的第i位是1，第0到第i-1位都是0，那么减去1之后我们知道低位不够减，得要向高位借位，直到哪一位可以借到呢？就是第一次出现1的位</strong>，即从第i位借位，第0到i-1位都变成了1，而第i位变为了0，更高位不变。</p>
</li>
<li><p>然后我们再给减1之后的结果取反，然后把结果再和req本身按位与，可以得出，只有第i位在取反之后又变成了1，而其余位都是和req本身相反的，按位与之后是0，这样就提取出来了第一个为1的那一位，也就是我们需要的grant。</p>
</li>
<li><p>再考虑一下特殊情况req全0，很明显，按位与之后gnt依然都是全0，没有任何问题。</p>
</li>
<li><p><strong>对二进制数来说，先减1后取反和先取反后加1得到的结果是一样的</strong></p>
</li>
<li><p><strong>一个数和它的补码相与，得到的结果是一个独热码，独热码为1的那一位是这个数最低的1。</strong></p>
</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> prior_arb2 #(</span><br><span class="line">    <span class="keyword">parameter</span> REQ_WIDTH = <span class="number">16</span></span><br><span class="line">)(</span><br><span class="line">    <span class="keyword">input</span>  [REQ_WIDTH-<span class="number">1</span> : <span class="number">0</span>]     req,</span><br><span class="line">    <span class="keyword">output</span> [REQ_WIDTH-<span class="number">1</span> : <span class="number">0</span>]     gnt</span><br><span class="line">);</span><br><span class="line">   </span><br><span class="line">   <span class="keyword">assign</span> gnt = req &amp; (~(req - <span class="number">1</span>));</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</li>
</ul>
<h2 id="2-RR轮询仲裁器"><a href="#2-RR轮询仲裁器" class="headerlink" title="2.RR轮询仲裁器"></a>2.RR轮询仲裁器</h2><ul>
<li><p>req每一位轮流当最高优先级，详情见：<a target="_blank" rel="noopener" href="https://blog.csdn.net/m0_52840978/article/details/123783465?ops_request_misc={" request_id"%3a"f253b250-3298-4700-9aa8-1b5246378f1e"%2c"scm"%3a"20140713.130102334.pc_blog."}&request_id="F253B250-3298-4700-9AA8-1B5246378F1E&biz_id=0&utm_medium=distribute.pc_search_result.none-task-blog-2~blog~first_rank_ecpm_v1~rank_v31_ecpm-1-123783465-null-null.nonecase&utm_term=轮询&spm=1018.2226.3001.4450"">仲裁器设计（2）RR轮询调度_rr仲裁器-CSDN博客</a></p>
</li>
<li><p>输入给定优先级的固定优先级仲裁器：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> arbiter_base #(</span><br><span class="line">    <span class="keyword">parameter</span> NUM_REQ = <span class="number">4</span></span><br><span class="line">)(</span><br><span class="line">    <span class="keyword">input</span> [NUM_REQ-<span class="number">1</span>:<span class="number">0</span>] req,</span><br><span class="line">    <span class="keyword">input</span> [NUM_REQ-<span class="number">1</span>:<span class="number">0</span>] base,</span><br><span class="line">    <span class="keyword">output</span> [NUM_REQ-<span class="number">1</span>:<span class="number">0</span>] gnt</span><br><span class="line">);</span><br><span class="line">   </span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span> * NUM_REQ - <span class="number">1</span> : <span class="number">0</span>] double_req;</span><br><span class="line">    <span class="keyword">assign</span> double_req = &#123;req, req&#125;;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span> * NUM_REQ -<span class="number">1</span> : <span class="number">0</span>] double_gnt;</span><br><span class="line">    <span class="keyword">assign</span> double_gnt = double_req &amp; ~(double_req - base);  </span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> gnt = double_gnt[NUM_REQ - <span class="number">1</span> : <span class="number">0</span>] | double_gnt[<span class="number">2</span>*NUM_REQ - <span class="number">1</span> : NUM_REQ];</span><br><span class="line"> </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>在这个模块中，<strong>base是一个onehot的信号，它为1的那一位表示这一位的优先级最高</strong>，然后其次是它的高位即左边的位，直到最高位后回到第0位绕回来，优先级依次降低，直到为1那一位右边的这位为最低。咱们以4位为例，<strong>如果base = 4’b0100, 那么优先级是bit[2] &gt; bit[3] &gt; bit[0] &gt; bit[1]</strong>。</p>
</li>
<li><p>这个设计的思路和前面补码特性写法很像，<strong>里面double_req &amp; ~(double_req-base)其实就是利用减法的借位去找出base以上第一个为1的那一位，只不过由于base值可能比req值要大，不够减，所以要扩展为{req, req}来去减。当base=4‘b0001的时候就是上一节里面的最后的算法（那一节的-1相当于是-base等于4’b0001的情况）。</strong>当然base=4’b0001的时候不存在req不够减的问题，所以不用扩展。</p>
</li>
<li><p>那么好了，既然有了可以根据输入给定优先级的固定优先级仲裁器，那么接下来的任务就简单了，<strong>每次grant之后，把优先级调整一下</strong>就可以了呗。<strong>而且这个设计妙就妙在，base要求是一个onehot signal，而且为1的那一位优先级最高。我们前面说过，grant一定是onehot，grant之后被grant的那一路优先级变为最低，它的高1位优先级变为最高</strong>，</p>
</li>
<li><p>所以，只需要一个history_reg，来去记录之前最后grant的值，然后只需要将grant的值左移一下就变成了下一个周期的base。比如说，<strong>假设上一个周期grant为4’b0010，那么bit[2]要变为最高优先级，那只需要base是grant的左移即可</strong>（妙啊）</p>
</li>
<li><p>最终，RTL代码如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> round_robin_arbiter #(</span><br><span class="line">    <span class="keyword">parameter</span> NUM_REQ = <span class="number">4</span></span><br><span class="line">)(</span><br><span class="line">    <span class="keyword">input</span>                      clk,</span><br><span class="line">    <span class="keyword">input</span>                      rstn,</span><br><span class="line">    <span class="keyword">input</span> [NUM_REQ-<span class="number">1</span>:<span class="number">0</span>]        req,</span><br><span class="line">    <span class="keyword">output</span> [NUM_REQ-<span class="number">1</span>:<span class="number">0</span>]       gnt </span><br><span class="line">);</span><br><span class="line"> </span><br><span class="line">    <span class="keyword">reg</span> [NUM_REQ-<span class="number">1</span>:<span class="number">0</span>] hist_q, hist_d;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rstn) <span class="keyword">begin</span></span><br><span class="line">            hist_q &lt;= &#123;&#123;NUM_REQ-<span class="number">1</span>&#123;<span class="number">1&#x27;b0</span>&#125;&#125;, <span class="number">1&#x27;b1</span>&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(|req) <span class="keyword">begin</span></span><br><span class="line">                hist_q &lt;= &#123;gnt[NUM_REQ-<span class="number">2</span>:<span class="number">0</span>], gnt[NUM_REQ-<span class="number">1</span>]&#125;; </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    arbiter_base #(</span><br><span class="line">      <span class="variable">.NUM_REQ</span>(NUM_REQ)</span><br><span class="line">    ) arbiter(</span><br><span class="line">      <span class="variable">.req</span>      (req),</span><br><span class="line">      <span class="variable">.gnt</span>      (gnt),</span><br><span class="line">      <span class="variable">.base</span>     (hist_q)</span><br><span class="line">    );</span><br><span class="line"> </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</li>
</ul>
<hr>
<h1 id="序列检测相关"><a href="#序列检测相关" class="headerlink" title="序列检测相关"></a>序列检测相关</h1><h2 id="1-用最少状态机实现“11011”检测"><a href="#1-用最少状态机实现“11011”检测" class="headerlink" title="1.用最少状态机实现“11011”检测"></a>1.用最少状态机实现“11011”检测</h2><ul>
<li><p>设计一个状态机，用最少寄存器个数检测出比特序列“11011”。如果检测到这个比特序列，则状态机在下一个时钟周期输出一个时钟周期的高电平脉冲。如果检测到如下比特序列：“…110111011…”，可以认为检测到两个11011比特序列，状态机将在检测到每个11011后一个时钟周期输出一个时钟周期的高电平脉冲</p>
</li>
<li><p>思路：由于题目要求用最少状态机实现，所以下面使用的是米粒状态机，所以输出会和当前状态和输入有关，可以节省一个状态</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> seqDetect_11011(</span><br><span class="line">    <span class="keyword">input</span>       clk     ,    </span><br><span class="line">    <span class="keyword">input</span>       rst_n   ,</span><br><span class="line">    <span class="keyword">input</span>       din     ,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>  flag    </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//状态定义</span></span><br><span class="line">    <span class="keyword">localparam</span>  IDLE = <span class="number">5&#x27;b00001</span>,    <span class="comment">//空闲</span></span><br><span class="line">                S1   = <span class="number">5&#x27;b00010</span>,    <span class="comment">//&#x27;1&#x27;</span></span><br><span class="line">                S2   = <span class="number">5&#x27;b00100</span>,    <span class="comment">//&#x27;11&#x27;</span></span><br><span class="line">                S3   = <span class="number">5&#x27;b01000</span>,    <span class="comment">//&#x27;110&#x27;</span></span><br><span class="line">                S4   = <span class="number">5&#x27;b10000</span>;    <span class="comment">//&#x27;1101&#x27;</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">4</span> : <span class="number">0</span>] cur_state, next_state;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//状态跳转</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= IDLE;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= next_state;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//次态判断</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        next_state = cur_state;</span><br><span class="line">        <span class="keyword">case</span>(cur_state)</span><br><span class="line">            IDLE: next_state = din ? S1 : IDLE;</span><br><span class="line">            S1  : next_state = din ? S2 : IDLE;</span><br><span class="line">            S2  : next_state = din ? S2 : S3;</span><br><span class="line">            S3  : next_state = din ? S4 : IDLE;</span><br><span class="line">            S4  : next_state = din ? S2 : IDLE;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//输出时序逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            flag &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cur_state == S4 &amp;&amp; din == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                flag &lt;= <span class="number">&#x27;d1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                flag &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li>仿真结果：</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250507160705626.png" alt="image-20250507160705626"></p>
</li>
</ul>
<h2 id="2-巴克码检测器"><a href="#2-巴克码检测器" class="headerlink" title="2.巴克码检测器"></a>2.巴克码检测器</h2><ul>
<li><p>设计一个巴克码检测器，输入是1位序列，需要先移至移位寄存器中，再将移位寄存器中的值与标准巴克码同或，通过判断同或值是否大于阈值来确定巴克码，给定巴克码序列为11’b11100010010</p>
</li>
<li><p>按照题目描述写就好，要注意的地方是这里的同或值指的是，同或结果为1，同或值加1，同或结果为0，同或值-1</p>
</li>
<li><p>易错点：这里写代码的时候发现，<strong>verilog中的比较器，在进行有符号与无符号的比较时，会出错</strong>，错误代码如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">        valid &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(<span class="built_in">$signed</span>(sum_pipeline4) &gt;= threshold) <span class="keyword">begin</span></span><br><span class="line">            valid &lt;= <span class="number">&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            valid &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>解决上述问题的办法：要么将无符号数转化为有符号数一起比较，要么按下面代码中的处理方式</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> buc(</span><br><span class="line">    <span class="keyword">input</span>                   clk         ,</span><br><span class="line">    <span class="keyword">input</span>                   rst_n       ,</span><br><span class="line">    <span class="keyword">input</span>                   din         ,</span><br><span class="line">    <span class="keyword">input</span>       [<span class="number">3</span> : <span class="number">0</span>]     threshold   ,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>              valid       </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">localparam</span> REF_BUC = <span class="number">11&#x27;b11100010010</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">10</span> : <span class="number">0</span>] shift_reg; <span class="comment">//移位寄存器</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> <span class="keyword">signed</span> [<span class="number">1</span> : <span class="number">0</span>] result [<span class="number">10</span> : <span class="number">0</span>];    <span class="comment">//同或结果，同或结果为0的直接赋值为-1，即2&#x27;b11;</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//加法树第一级流水线变量</span></span><br><span class="line">    <span class="keyword">reg</span> <span class="keyword">signed</span> [<span class="number">4</span> : <span class="number">0</span>] sum_pipeline1 [<span class="number">4</span> : <span class="number">0</span>];</span><br><span class="line">    <span class="keyword">reg</span> <span class="keyword">signed</span> [<span class="number">4</span> : <span class="number">0</span>] result11_1clk;    </span><br><span class="line"></span><br><span class="line">    <span class="comment">//加法树第二级流水线变量</span></span><br><span class="line">    <span class="keyword">reg</span> <span class="keyword">signed</span> [<span class="number">4</span> : <span class="number">0</span>] sum_pipeline2 [<span class="number">2</span> : <span class="number">0</span>];</span><br><span class="line"></span><br><span class="line">    <span class="comment">//加法树第三级流水线变量</span></span><br><span class="line">    <span class="keyword">reg</span> <span class="keyword">signed</span> [<span class="number">4</span> : <span class="number">0</span>] sum_pipeline3 [<span class="number">1</span> : <span class="number">0</span>];</span><br><span class="line"></span><br><span class="line">    <span class="comment">//加法树第四级流水线变量</span></span><br><span class="line">    <span class="keyword">reg</span> <span class="keyword">signed</span> [<span class="number">4</span> : <span class="number">0</span>] sum_pipeline4;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//移位寄存器逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            shift_reg &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            shift_reg &lt;= &#123;shift_reg[<span class="number">9</span> : <span class="number">0</span>], din&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//移位寄存器与标准巴克码同或</span></span><br><span class="line">    <span class="keyword">generate</span></span><br><span class="line">        <span class="keyword">genvar</span> i;</span><br><span class="line">        <span class="keyword">for</span>(i = <span class="number">0</span>; i &lt; <span class="number">11</span>; i = i + <span class="number">1</span>) <span class="keyword">begin</span>: shift_compare_result</span><br><span class="line">            <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">                    result[i] &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    <span class="keyword">if</span>(shift_reg[i] ^~ REF_BUC[i]) <span class="keyword">begin</span></span><br><span class="line">                        result[i] &lt;= <span class="number">&#x27;d1</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                        result[i] &lt;= -<span class="number">&#x27;d1</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endgenerate</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//加法树求和以得到同或值</span></span><br><span class="line">    <span class="comment">//流水线1</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            result11_1clk &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            result11_1clk &lt;= result[<span class="number">10</span>];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">generate</span></span><br><span class="line">        <span class="keyword">genvar</span> j;</span><br><span class="line">        <span class="keyword">for</span>(j = <span class="number">0</span>; j &lt; <span class="number">5</span>; j = j + <span class="number">1</span>) <span class="keyword">begin</span>: sum_pipeline1_unit</span><br><span class="line">            <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">                    sum_pipeline1[j] &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    sum_pipeline1[j] &lt;= result[j * <span class="number">2</span> + <span class="number">1</span>] + result[j * <span class="number">2</span>];</span><br><span class="line">                <span class="keyword">end</span> </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endgenerate</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//流水线2</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            sum_pipeline2[<span class="number">0</span>] &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            sum_pipeline2[<span class="number">0</span>] &lt;= sum_pipeline1[<span class="number">1</span>] + sum_pipeline1[<span class="number">0</span>];</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">    <span class="keyword">end</span>   </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            sum_pipeline2[<span class="number">1</span>] &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            sum_pipeline2[<span class="number">1</span>] &lt;= sum_pipeline1[<span class="number">3</span>] + sum_pipeline1[<span class="number">2</span>];</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">    <span class="keyword">end</span>    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            sum_pipeline2[<span class="number">2</span>] &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            sum_pipeline2[<span class="number">2</span>] &lt;= sum_pipeline1[<span class="number">4</span>] + result11_1clk;</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">    <span class="keyword">end</span>   </span><br><span class="line"></span><br><span class="line">    <span class="comment">//流水线3</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            sum_pipeline3[<span class="number">0</span>] &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            sum_pipeline3[<span class="number">0</span>] &lt;= sum_pipeline2[<span class="number">0</span>] + sum_pipeline2[<span class="number">1</span>];</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">    <span class="keyword">end</span>   </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            sum_pipeline3[<span class="number">1</span>] &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            sum_pipeline3[<span class="number">1</span>] &lt;= sum_pipeline2[<span class="number">2</span>];</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">    <span class="keyword">end</span>   </span><br><span class="line"></span><br><span class="line">    <span class="comment">//流水线4</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            sum_pipeline4 &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            sum_pipeline4 &lt;= sum_pipeline3[<span class="number">0</span>] + sum_pipeline3[<span class="number">1</span>];</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">    <span class="keyword">end</span>   </span><br><span class="line"></span><br><span class="line">    <span class="comment">//阈值比较输出逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            valid &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(sum_pipeline4[<span class="number">4</span>] == <span class="number">0</span>) <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(sum_pipeline4[<span class="number">3</span> : <span class="number">0</span>] &gt;= threshold) <span class="keyword">begin</span></span><br><span class="line">                    valid &lt;= <span class="number">&#x27;d1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    valid &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                valid &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li>仿真结果：</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250507185953461.png" alt="image-20250507185953461"></p>
</li>
</ul>
<h2 id="3-输入“010”开始，输入“101”停止的序列检测"><a href="#3-输入“010”开始，输入“101”停止的序列检测" class="headerlink" title="3.输入“010”开始，输入“101”停止的序列检测"></a>3.输入“010”开始，输入“101”停止的序列检测</h2><ul>
<li><p>请编写一个序列检测模块，当输入010时开始输出序列，当输入101时停止输出序列如输入din为11010100010101011101，输出dout为xxxx1000xxxxxx11xxx, dout_vld为00000111100000011000</p>
</li>
<li><p>思考：初看题目移位一个移位寄存器就能解决问题，结果发现这里面有两个坑。第一大坑：如果只用移位寄存器，那么移位寄存器里面的值会被重复利用的，比如010之后如果跟一个1，实际上代表的是开始标志后跟了一个正确数据1，但移位寄存器那么做的话，会认为前一拍是010，后一拍是101，10被复用了，从而会导致识别到的是开始又停止。第二大坑：其实可以说是本题难点吧，就是101的数据不要输出，只输出101之前的数据，但我得先判断是否是101，才能知道是否停止，有种提前预知的感觉。</p>
</li>
<li><p>解决办法：针对第一大坑，我把开始标志检测和输出数据用状态机隔开了，而结束标志是在输出数据的状态，用移位寄存器去判断的。针对第二大坑，采用的方法是，移位寄存器的作用不仅是缓存数据以判断停止标志，有一个更关键的点在于，我<strong>在移位寄存器中，先移入3拍数据，判断是否是停止标志后，再输出这3拍数据中的最旧的那个数据，即下面代码中的<code>shift_reg_stop[2]</code></strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> seqDetect_start010Stop101(</span><br><span class="line">    <span class="keyword">input</span>           clk         ,</span><br><span class="line">    <span class="keyword">input</span>           rst_n       ,</span><br><span class="line">    <span class="keyword">input</span>           din         ,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span>          dout        ,</span><br><span class="line">    <span class="keyword">output</span>          dout_valid  </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span> : <span class="number">0</span>] shift_reg_stop; <span class="comment">//结束的移位寄存器</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span> : <span class="number">0</span>] cnt_shift;      <span class="comment">//移位计数器，要等当前三个数据都移进来后再判断</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//状态定义</span></span><br><span class="line">    <span class="keyword">localparam</span>  IDLE     = <span class="number">4&#x27;b0001</span>,</span><br><span class="line">                DETECT0  = <span class="number">4&#x27;b0010</span>,</span><br><span class="line">                DETECT01 = <span class="number">4&#x27;b0100</span>,</span><br><span class="line">                OUTDATA  = <span class="number">4&#x27;b1000</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//现态与次态定义</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span> : <span class="number">0</span>] cur_state, next_state;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//状态跳转</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= IDLE;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= next_state;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//次态判断</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        next_state = cur_state;</span><br><span class="line">        <span class="keyword">case</span>(cur_state)</span><br><span class="line">            IDLE: <span class="keyword">begin</span></span><br><span class="line">                next_state = din ? IDLE : DETECT0;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            DETECT0: <span class="keyword">begin</span></span><br><span class="line">                next_state = din ? DETECT01 : IDLE;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            DETECT01: <span class="keyword">begin</span></span><br><span class="line">                next_state = din ? IDLE : OUTDATA;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            OUTDATA: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(shift_reg_stop == <span class="number">3&#x27;b101</span>) <span class="keyword">begin</span></span><br><span class="line">                    <span class="keyword">if</span>(din) <span class="keyword">begin</span></span><br><span class="line">                        next_state = IDLE;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                        next_state = DETECT0;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    next_state = OUTDATA;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//停止移位寄存器逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            shift_reg_stop &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cur_state == OUTDATA) <span class="keyword">begin</span></span><br><span class="line">                shift_reg_stop &lt;= &#123;shift_reg_stop[<span class="number">1</span> : <span class="number">0</span>], din&#125;;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                shift_reg_stop &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//移位计数器逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            cnt_shift &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cur_state == OUTDATA) <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(cnt_shift == <span class="number">3</span>) <span class="keyword">begin</span></span><br><span class="line">                    cnt_shift &lt;= cnt_shift;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    cnt_shift &lt;= cnt_shift + <span class="number">&#x27;d1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                cnt_shift &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//输出逻辑</span></span><br><span class="line">    <span class="keyword">assign</span> dout_valid = (cur_state == OUTDATA) &amp;&amp; (cnt_shift == <span class="number">&#x27;d3</span>) &amp;&amp; (shift_reg_stop != <span class="number">3&#x27;b101</span>);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> dout =  dout_valid ? shift_reg_stop[<span class="number">2</span>] : <span class="number">&#x27;dx</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li>仿真结果：</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250508205452370.png" alt="image-20250508205452370"></p>
</li>
</ul>
<hr>
<h1 id="典型状态机"><a href="#典型状态机" class="headerlink" title="典型状态机"></a>典型状态机</h1><h2 id="1-交通灯设计"><a href="#1-交通灯设计" class="headerlink" title="1.交通灯设计"></a>1.交通灯设计</h2><h2 id="2-饮料机设计"><a href="#2-饮料机设计" class="headerlink" title="2.饮料机设计"></a>2.饮料机设计</h2><h2 id="3-模三检测器"><a href="#3-模三检测器" class="headerlink" title="3.模三检测器"></a>3.模三检测器</h2><h2 id="4-布斯乘法设计"><a href="#4-布斯乘法设计" class="headerlink" title="4.布斯乘法设计"></a>4.布斯乘法设计</h2><h1 id="时钟分频"><a href="#时钟分频" class="headerlink" title="时钟分频"></a>时钟分频</h1><ul>
<li>分频电路图可参考：<a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/295000552">常用电路设计——“分频电路” - 知乎</a></li>
</ul>
<h2 id="1-任意偶数分频"><a href="#1-任意偶数分频" class="headerlink" title="1.任意偶数分频"></a>1.任意偶数分频</h2><ul>
<li><p>偶数分频除了下面方法外，其实也可以根据计数器的变化得出分频结果，比如8分频就为<code>clk_out = CNT_clkin[3]</code></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> clk_evenDivider #(</span><br><span class="line">    <span class="keyword">parameter</span> DIVIDOR_NUM = <span class="number">8</span></span><br><span class="line">)(</span><br><span class="line">    <span class="keyword">input</span>       clk     ,</span><br><span class="line">    <span class="keyword">input</span>       rst_n   ,</span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">reg</span> clk_out </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="built_in">$clog2</span>(DIVIDOR_NUM) - <span class="number">1</span> : <span class="number">0</span>] CNT_clkin;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            CNT_clkin &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(CNT_clkin == DIVIDOR_NUM - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                CNT_clkin &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                CNT_clkin &lt;= CNT_clkin + <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            clk_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(CNT_clkin == DIVIDOR_NUM / <span class="number">2</span> - <span class="number">1</span> || CNT_clkin == DIVIDOR_NUM - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                clk_out &lt;= ~clk_out;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                clk_out &lt;= clk_out;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li>仿真结果：</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250507132011546.png" alt="image-20250507132011546"></p>
</li>
</ul>
<h2 id="2-任意奇数分频"><a href="#2-任意奇数分频" class="headerlink" title="2.任意奇数分频"></a>2.任意奇数分频</h2><ul>
<li><p>重点：<strong>分别利用上升沿和下降沿对计数器进行判断，最后对结果取或</strong></p>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20240925142232868.png" alt="image-20240925142232868"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> clk_oddDivider #(</span><br><span class="line">    <span class="keyword">parameter</span> DIVIDOR_NUM = <span class="number">5</span></span><br><span class="line">)(</span><br><span class="line">    <span class="keyword">input</span>   clk     ,</span><br><span class="line">    <span class="keyword">input</span>   rst_n   ,</span><br><span class="line">    <span class="keyword">output</span>  clk_out </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="built_in">$clog2</span>(DIVIDOR_NUM) - <span class="number">1</span> : <span class="number">0</span>] CNT_clkin;    <span class="comment">//输入时钟计数器</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> clk_up, clk_down;   <span class="comment">//上升沿判断时钟与下降沿判断时钟</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//计数器逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            CNT_clkin &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(CNT_clkin == DIVIDOR_NUM - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                CNT_clkin &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                CNT_clkin &lt;= CNT_clkin + <span class="number">&#x27;d1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//上升沿逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            clk_up &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(CNT_clkin == DIVIDOR_NUM / <span class="number">2</span> || CNT_clkin == DIVIDOR_NUM - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                clk_up &lt;= ~clk_up;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                clk_up &lt;= clk_up;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//下降沿逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">negedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            clk_down &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(CNT_clkin == DIVIDOR_NUM / <span class="number">2</span> || CNT_clkin == DIVIDOR_NUM - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                clk_down &lt;= ~clk_down;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                clk_down &lt;= clk_down;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//奇数分频时钟输出</span></span><br><span class="line">    <span class="keyword">assign</span> clk_out = clk_up || clk_down;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li>仿真结果：</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250507124926098.png" alt="image-20250507124926098"></p>
</li>
</ul>
<h2 id="3-小数分频"><a href="#3-小数分频" class="headerlink" title="3.小数分频"></a>3.小数分频</h2><ul>
<li><p>设计一个6.3分频</p>
</li>
<li><p>关键：6.3等效为63/10，相当于输入63个时钟周期，输出10个时钟周期，而这10个时钟周期通常用会用两个小分频来组成，通常取小数附近的两个整数分频来表示，比如6&lt;6.3&lt;7，就用6分频和7分频的组合来表示6.3分频，上述描述存在两个等式，即：<br>$$<br>6x+7y=87\<br>x+y=10<br>$$</p>
</li>
<li><p>其中，$x$表示10个输出时钟中有$x$个6分频，$y$表示10个输出时钟中有$y$个7分频</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//6.3小数分频</span></span><br><span class="line"><span class="comment">//输出7个6分频，3个7分频的循环</span></span><br><span class="line"><span class="keyword">module</span> clk_pointDivider(</span><br><span class="line">    <span class="keyword">input</span>       clk     ,</span><br><span class="line">    <span class="keyword">input</span>       rst_n   ,</span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">reg</span> clk_out </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">localparam</span>  INPUTCLK_CYCLE  = <span class="number">63</span> ,</span><br><span class="line">                CHANGE_CYCLE    = <span class="number">42</span> ,</span><br><span class="line">                DIVIDE1         = <span class="number">6</span>  ,</span><br><span class="line">                DIVIDE2         = <span class="number">7</span>  ;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="built_in">$clog2</span>(INPUTCLK_CYCLE) - <span class="number">1</span> : <span class="number">0</span>] CNT_inputClk;  <span class="comment">//输入计数器</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> change_flag;                                    <span class="comment">//切换标志位</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span> : <span class="number">0</span>] CNT_inter;                              <span class="comment">//分频内部计数器</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//输入时钟计数器逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            CNT_inputClk &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(CNT_inputClk == INPUTCLK_CYCLE - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                CNT_inputClk &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                CNT_inputClk &lt;= CNT_inputClk + <span class="number">&#x27;d1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//切换标志位逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            change_flag &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(CNT_inputClk == CHANGE_CYCLE - <span class="number">1</span> || CNT_inputClk == INPUTCLK_CYCLE - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                change_flag &lt;= ~change_flag;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                change_flag &lt;= change_flag;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//分频内部计数器逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            CNT_inter &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(~change_flag) <span class="keyword">begin</span>      <span class="comment">//对于DIVIDE1情况</span></span><br><span class="line">                <span class="keyword">if</span>(CNT_inter == DIVIDE1 - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                    CNT_inter &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    CNT_inter &lt;= CNT_inter + <span class="number">&#x27;d1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span>                  <span class="comment">//对于DIVIDE2情况</span></span><br><span class="line">                <span class="keyword">if</span>(CNT_inter == DIVIDE2 - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                    CNT_inter &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    CNT_inter &lt;= CNT_inter + <span class="number">&#x27;d1</span>;</span><br><span class="line">                <span class="keyword">end</span>                </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//输出时钟逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            clk_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(~change_flag) <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(CNT_inter == DIVIDE1 / <span class="number">2</span> - <span class="number">1</span> || CNT_inter == DIVIDE1 - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                    clk_out &lt;= ~clk_out;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    clk_out &lt;= clk_out;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(CNT_inter == DIVIDE2 / <span class="number">2</span> || CNT_inter == DIVIDE2 - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                    clk_out &lt;= ~clk_out;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    clk_out &lt;= clk_out;</span><br><span class="line">                <span class="keyword">end</span>                </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li>仿真结果：</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250507150647726.png" alt="image-20250507150647726"></p>
</li>
</ul>
<hr>
<h1 id="同步-异步相关"><a href="#同步-异步相关" class="headerlink" title="同步/异步相关"></a>同步/异步相关</h1><h2 id="1-同步FIFO"><a href="#1-同步FIFO" class="headerlink" title="1.同步FIFO"></a>1.同步FIFO</h2><ul>
<li><p>重点：<strong>fifo中目标已有的数量，等于扩展1bit后的写地址-读地址，fifo_num也要扩展1bit</strong>，毕竟3bit是无法表示8的</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sync_fifo_test #(</span><br><span class="line">    <span class="keyword">parameter</span>   DATA_WIDTH          = <span class="number">16</span>,</span><br><span class="line">                FIFO_DEPTH          = <span class="number">8</span> ,</span><br><span class="line">                ALMOST_FULL_DEPTH   = <span class="number">7</span> ,</span><br><span class="line">                ALMOST_EMPTY_DEPTH  = <span class="number">1</span></span><br><span class="line">)(</span><br><span class="line">    <span class="keyword">input</span>                                clk          ,</span><br><span class="line">    <span class="keyword">input</span>                                rst_n        ,</span><br><span class="line">    <span class="keyword">input</span>                                wr_en        ,</span><br><span class="line">    <span class="keyword">input</span>                                rd_en        ,</span><br><span class="line">    <span class="keyword">input</span>       [DATA_WIDTH - <span class="number">1</span> : <span class="number">0</span>]     data_write   ,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>  [DATA_WIDTH - <span class="number">1</span> : <span class="number">0</span>]     data_read    ,</span><br><span class="line">    <span class="keyword">output</span>                               full         ,</span><br><span class="line">    <span class="keyword">output</span>                               empty        ,</span><br><span class="line">    <span class="keyword">output</span>                               almost_full  ,</span><br><span class="line">    <span class="keyword">output</span>                               almost_empty        </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [DATA_WIDTH - <span class="number">1</span> : <span class="number">0</span>] BRAM [FIFO_DEPTH - <span class="number">1</span> : <span class="number">0</span>];     <span class="comment">//定义BRAM</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="built_in">$clog2</span>(FIFO_DEPTH) : <span class="number">0</span>] write_addr;    <span class="comment">//扩展1bit</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="built_in">$clog2</span>(FIFO_DEPTH) : <span class="number">0</span>] read_addr;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//写地址逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            write_addr &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(wr_en &amp;&amp; ~full) <span class="keyword">begin</span></span><br><span class="line">                write_addr &lt;= write_addr + <span class="number">&#x27;d1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                write_addr &lt;= write_addr;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//读地址逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            read_addr &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(rd_en &amp;&amp; ~empty) <span class="keyword">begin</span></span><br><span class="line">                read_addr &lt;= read_addr + <span class="number">&#x27;d1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                read_addr &lt;= read_addr;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//写数据逻辑</span></span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">for</span>(i = <span class="number">0</span>; i &lt; FIFO_DEPTH; i = i + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                BRAM[i] &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(wr_en &amp;&amp; ~full) <span class="keyword">begin</span></span><br><span class="line">                BRAM[write_addr[<span class="built_in">$clog2</span>(FIFO_DEPTH) - <span class="number">1</span> : <span class="number">0</span>]] &lt;= data_write;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//读数据逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_read &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(rd_en &amp;&amp; ~empty) <span class="keyword">begin</span></span><br><span class="line">                data_read &lt;= BRAM[read_addr[<span class="built_in">$clog2</span>(FIFO_DEPTH) - <span class="number">1</span> : <span class="number">0</span>]];</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//空满标志判断</span></span><br><span class="line">    <span class="keyword">assign</span> full = (write_addr == &#123;~read_addr[<span class="built_in">$clog2</span>(FIFO_DEPTH)], read_addr[<span class="built_in">$clog2</span>(FIFO_DEPTH) - <span class="number">1</span> : <span class="number">0</span>]&#125;) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">assign</span> empty = (write_addr == read_addr) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//将满标志判断</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="built_in">$clog2</span>(FIFO_DEPTH) : <span class="number">0</span>] fifo_num; <span class="comment">//fifo中已经有的数据量</span></span><br><span class="line">    <span class="keyword">assign</span> fifo_num = write_addr - read_addr;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> almost_full = fifo_num &gt;= ALMOST_FULL_DEPTH ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">assign</span> almost_empty = fifo_num &lt;= ALMOST_EMPTY_DEPTH ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li>仿真结果：</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250510173830681.png" alt="image-20250510173830681"></p>
</li>
</ul>
<h2 id="2-格雷码与二进制码互转"><a href="#2-格雷码与二进制码互转" class="headerlink" title="2.格雷码与二进制码互转"></a>2.格雷码与二进制码互转</h2><ul>
<li><p>二进制码转格雷码，即二进制码右移^二进制码本身</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> bin2gray</span><br><span class="line">#(</span><br><span class="line">	<span class="keyword">parameter</span>	data_width  = <span class="number">&#x27;d4</span>			<span class="comment">//数据位宽</span></span><br><span class="line">)</span><br><span class="line">(</span><br><span class="line">    <span class="keyword">input</span>	[data_width - <span class="number">1</span> : <span class="number">0</span>]	bin	,  	<span class="comment">//二进制</span></span><br><span class="line">	<span class="keyword">output</span>	[data_width - <span class="number">1</span> : <span class="number">0</span>]	gray	<span class="comment">//格雷码	</span></span><br><span class="line">); </span><br><span class="line"> </span><br><span class="line"><span class="keyword">assign</span> gray = (bin &gt;&gt; <span class="number">1</span>) ^ bin;</span><br></pre></td></tr></table></figure>
</li>
<li><p>格雷码转二进制码：<a target="_blank" rel="noopener" href="https://blog.csdn.net/wuzhikaidetb/article/details/121133013">Verilog实现的格雷码与二进制码的互相转换_二进制转格雷码verilog-CSDN博客</a></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//格雷码转二进制</span></span><br><span class="line"><span class="keyword">module</span> gray2bin</span><br><span class="line">#(</span><br><span class="line">	<span class="keyword">parameter</span>	data_width  = <span class="number">&#x27;d4</span>						<span class="comment">//数据位宽</span></span><br><span class="line">)			</span><br><span class="line">(			</span><br><span class="line">	<span class="keyword">input</span>	[data_width - <span class="number">1</span> : <span class="number">0</span>]	gray, 				<span class="comment">//格雷码</span></span><br><span class="line">    <span class="keyword">output</span> 	[data_width - <span class="number">1</span> : <span class="number">0</span>]	bin	    			<span class="comment">//二进制</span></span><br><span class="line">); </span><br><span class="line"> </span><br><span class="line"><span class="keyword">assign</span> bin[data_width - <span class="number">1</span>] = gray[data_width - <span class="number">1</span>];		<span class="comment">//最高位直接相等</span></span><br><span class="line"><span class="comment">//从次高位到0，二进制的高位和次高位格雷码相异或</span></span><br><span class="line"><span class="keyword">genvar</span> i;</span><br><span class="line"><span class="keyword">generate</span></span><br><span class="line">	<span class="keyword">for</span>(i = <span class="number">0</span>; i &lt;= data_width-<span class="number">2</span>; i = i + <span class="number">1</span>) </span><br><span class="line">		<span class="keyword">begin</span>: gray										<span class="comment">//需要有名字</span></span><br><span class="line">			<span class="keyword">assign</span> bin[i] = bin[i + <span class="number">1</span>] ^ gray[i];</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endgenerate</span></span><br><span class="line"> </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>


</li>
</ul>
<h2 id="3-异步FIFO"><a href="#3-异步FIFO" class="headerlink" title="3.异步FIFO"></a>3.异步FIFO</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> async_fifo_test #(</span><br><span class="line">    <span class="keyword">parameter</span>   DATA_WIDTH          = <span class="number">16</span>,</span><br><span class="line">                FIFO_DEPTH          = <span class="number">8</span> ,</span><br><span class="line">                ALMOST_FULL_DEPTH   = <span class="number">7</span> ,</span><br><span class="line">                ALMOST_EMPTY_DEPTH  = <span class="number">1</span></span><br><span class="line">)(</span><br><span class="line">    <span class="keyword">input</span>                                wr_clk       ,</span><br><span class="line">    <span class="keyword">input</span>                                wr_rst_n     ,</span><br><span class="line">    <span class="keyword">input</span>                                wr_en        ,</span><br><span class="line">    <span class="keyword">input</span>       [DATA_WIDTH - <span class="number">1</span> : <span class="number">0</span>]     data_write   ,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">input</span>                                rd_clk       ,</span><br><span class="line">    <span class="keyword">input</span>                                rd_rst_n     ,</span><br><span class="line">    <span class="keyword">input</span>                                rd_en        ,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>  [DATA_WIDTH - <span class="number">1</span> : <span class="number">0</span>]     data_read    ,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span>                               full         ,</span><br><span class="line">    <span class="keyword">output</span>                               empty        ,</span><br><span class="line">    <span class="keyword">output</span>                               almost_full  ,</span><br><span class="line">    <span class="keyword">output</span>                               almost_empty        </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [DATA_WIDTH - <span class="number">1</span> : <span class="number">0</span>] BRAM [FIFO_DEPTH - <span class="number">1</span> : <span class="number">0</span>];     <span class="comment">//定义BRAM</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="built_in">$clog2</span>(FIFO_DEPTH) : <span class="number">0</span>] write_addr;    </span><br><span class="line">    <span class="keyword">reg</span> [<span class="built_in">$clog2</span>(FIFO_DEPTH) : <span class="number">0</span>] read_addr;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="built_in">$clog2</span>(FIFO_DEPTH) : <span class="number">0</span>] write_addr_bin2gray;    </span><br><span class="line">    <span class="keyword">wire</span> [<span class="built_in">$clog2</span>(FIFO_DEPTH) : <span class="number">0</span>] read_addr_bin2gray;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="built_in">$clog2</span>(FIFO_DEPTH) : <span class="number">0</span>] write_addr_bin2gray_1clk;    </span><br><span class="line">    <span class="keyword">reg</span> [<span class="built_in">$clog2</span>(FIFO_DEPTH) : <span class="number">0</span>] write_addr_bin2gray_2clk;    </span><br><span class="line">    <span class="keyword">reg</span> [<span class="built_in">$clog2</span>(FIFO_DEPTH) : <span class="number">0</span>] read_addr_bin2gray_1clk;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="built_in">$clog2</span>(FIFO_DEPTH) : <span class="number">0</span>] read_addr_bin2gray_2clk;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="built_in">$clog2</span>(FIFO_DEPTH) : <span class="number">0</span>] write_addr_gray2bin;    </span><br><span class="line">    <span class="keyword">wire</span> [<span class="built_in">$clog2</span>(FIFO_DEPTH) : <span class="number">0</span>] read_addr_gray2bin;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//二进制码转格雷码</span></span><br><span class="line">    <span class="keyword">assign</span> write_addr_bin2gray = (write_addr &gt;&gt; <span class="number">1</span>) ^ write_addr;</span><br><span class="line">    <span class="keyword">assign</span> read_addr_bin2gray = (read_addr &gt;&gt; <span class="number">1</span>) ^ read_addr;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//写地址逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> wr_clk <span class="keyword">or</span> <span class="keyword">negedge</span> wr_rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~wr_rst_n) <span class="keyword">begin</span></span><br><span class="line">            write_addr &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(wr_en &amp;&amp; ~full) <span class="keyword">begin</span></span><br><span class="line">                write_addr &lt;= write_addr + <span class="number">&#x27;d1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                write_addr &lt;= write_addr;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//读地址逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> rd_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rd_rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rd_rst_n) <span class="keyword">begin</span></span><br><span class="line">            read_addr &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(rd_en &amp;&amp; ~empty) <span class="keyword">begin</span></span><br><span class="line">                read_addr &lt;= read_addr + <span class="number">&#x27;d1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                read_addr &lt;= read_addr;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//写数据逻辑</span></span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> wr_clk <span class="keyword">or</span> <span class="keyword">negedge</span> wr_rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~wr_rst_n) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">for</span>(i = <span class="number">0</span>; i &lt; FIFO_DEPTH; i = i + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                BRAM[i] &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(wr_en &amp;&amp; ~full) <span class="keyword">begin</span></span><br><span class="line">                BRAM[write_addr[<span class="built_in">$clog2</span>(FIFO_DEPTH) - <span class="number">1</span> : <span class="number">0</span>]] &lt;= data_write;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//读数据逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> rd_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rd_rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rd_rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_read &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(rd_en &amp;&amp; ~empty) <span class="keyword">begin</span></span><br><span class="line">                data_read &lt;= BRAM[read_addr[<span class="built_in">$clog2</span>(FIFO_DEPTH) - <span class="number">1</span> : <span class="number">0</span>]];</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//空满标志判断</span></span><br><span class="line">    <span class="comment">//将读地址格雷码编码同步到写时钟下</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> wr_clk <span class="keyword">or</span> <span class="keyword">negedge</span> wr_rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~wr_rst_n) <span class="keyword">begin</span></span><br><span class="line">            read_addr_bin2gray_1clk &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            read_addr_bin2gray_2clk &lt;= <span class="number">&#x27;d0</span>;            </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            read_addr_bin2gray_1clk &lt;= read_addr_bin2gray;</span><br><span class="line">            read_addr_bin2gray_2clk &lt;= read_addr_bin2gray_1clk;  </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> full = (write_addr_bin2gray == &#123;~read_addr_bin2gray_2clk[<span class="built_in">$clog2</span>(FIFO_DEPTH) : <span class="built_in">$clog2</span>(FIFO_DEPTH) - <span class="number">1</span>], read_addr_bin2gray_2clk[<span class="built_in">$clog2</span>(FIFO_DEPTH) - <span class="number">2</span> : <span class="number">0</span>]&#125;) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//将写地址格雷码编码同步到读时钟下</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> rd_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rd_rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rd_rst_n) <span class="keyword">begin</span></span><br><span class="line">            write_addr_bin2gray_1clk &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            write_addr_bin2gray_2clk &lt;= <span class="number">&#x27;d0</span>;            </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            write_addr_bin2gray_1clk &lt;= write_addr_bin2gray;</span><br><span class="line">            write_addr_bin2gray_2clk &lt;= write_addr_bin2gray_1clk;  </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> empty = (write_addr_bin2gray_2clk == read_addr_bin2gray) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//将满标志判断</span></span><br><span class="line">    <span class="comment">//将读写时钟域分别同步过来的写地址与读地址的格雷码形式转化为二进制码的形式</span></span><br><span class="line">    gray_to_binary #(</span><br><span class="line">        <span class="variable">.DATA_WIDTH</span>(<span class="built_in">$clog2</span>(FIFO_DEPTH) + <span class="number">1</span>)</span><br><span class="line">    ) gray_to_binary_rd (</span><br><span class="line">        <span class="variable">.gray_value</span>     (read_addr_bin2gray_2clk),</span><br><span class="line">        <span class="variable">.binary_value</span>   (read_addr_gray2bin)</span><br><span class="line">    );</span><br><span class="line">    gray_to_binary #(</span><br><span class="line">        <span class="variable">.DATA_WIDTH</span>(<span class="built_in">$clog2</span>(FIFO_DEPTH) + <span class="number">1</span>)</span><br><span class="line">    ) gray_to_binary_wr (</span><br><span class="line">        <span class="variable">.gray_value</span>     (write_addr_bin2gray_2clk),</span><br><span class="line">        <span class="variable">.binary_value</span>   (write_addr_gray2bin)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="built_in">$clog2</span>(FIFO_DEPTH) : <span class="number">0</span>] fifo_num_wr; <span class="comment">//从写端来看，fifo中已经有的数据量</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="built_in">$clog2</span>(FIFO_DEPTH) : <span class="number">0</span>] fifo_num_rd; <span class="comment">//从读端来看，fifo中已经有的数据量</span></span><br><span class="line">    <span class="keyword">assign</span> fifo_num_wr = write_addr - read_addr_gray2bin;</span><br><span class="line">    <span class="keyword">assign</span> fifo_num_rd = write_addr_gray2bin - read_addr;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> almost_full = fifo_num_wr &gt;= ALMOST_FULL_DEPTH ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">assign</span> almost_empty = fifo_num_rd &lt;= ALMOST_EMPTY_DEPTH ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> gray_to_binary #(</span><br><span class="line">    <span class="keyword">parameter</span>   DATA_WIDTH = <span class="number">8</span></span><br><span class="line">    )(</span><br><span class="line">        <span class="keyword">input</span>   [DATA_WIDTH - <span class="number">1</span> : <span class="number">0</span>]    gray_value,</span><br><span class="line">        <span class="keyword">output</span>  [DATA_WIDTH - <span class="number">1</span> : <span class="number">0</span>]    binary_value</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> binary_value[DATA_WIDTH - <span class="number">1</span>] = gray_value[DATA_WIDTH - <span class="number">1</span>];</span><br><span class="line"></span><br><span class="line">    <span class="keyword">genvar</span> i;</span><br><span class="line">    <span class="keyword">generate</span></span><br><span class="line">        <span class="keyword">for</span>(i = <span class="number">0</span>; i &lt; DATA_WIDTH - <span class="number">1</span>; i = i + <span class="number">1</span>) <span class="keyword">begin</span>: gray2bin</span><br><span class="line">            <span class="keyword">assign</span> binary_value[i] = binary_value[i + <span class="number">1</span>] ^ gray_value[i];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endgenerate</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li>仿真结果：</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250510183654897.png" alt="image-20250510183654897"></p>
<h2 id="4-FIFO深度计算"><a href="#4-FIFO深度计算" class="headerlink" title="4.FIFO深度计算"></a>4.FIFO深度计算</h2><ul>
<li><a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/452245233">FIFO设计中与深度depth相关的问题 - 知乎</a></li>
<li><a target="_blank" rel="noopener" href="https://ssy1938010014.github.io/2024/11/08/FPGA系统设计之FIFO深度计算/">FPGA系统设计之FIFO深度计算 | ssy的小天地</a></li>
</ul>
<hr>
<h2 id="5-异步复位同步释放"><a href="#5-异步复位同步释放" class="headerlink" title="5.异步复位同步释放"></a>5.异步复位同步释放</h2><ul>
<li><p>参考：<a target="_blank" rel="noopener" href="https://blog.csdn.net/zhoutaopower/article/details/102831660">Verilog HDL 同步复位和异步复位（转）_同步复位与异步复位verilog-CSDN博客</a></p>
</li>
<li><p>电路结构如下：</p>
<img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250510124615840.png" alt="image-20250510124615840" style="zoom:50%;">

<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk, <span class="keyword">negedge</span> rst_async_n)  </span><br><span class="line"><span class="keyword">if</span> (!rst_async_n) <span class="keyword">begin</span>   </span><br><span class="line">  rst_s1 &lt;= <span class="number">1&#x27;b0</span>;  </span><br><span class="line">  rst_s2 &lt;= <span class="number">1&#x27;b0</span>;  </span><br><span class="line"><span class="keyword">end</span>  </span><br><span class="line"><span class="keyword">else</span> <span class="keyword">begin</span>  </span><br><span class="line">  rst_s1 &lt;= <span class="number">1&#x27;b1</span>;  </span><br><span class="line">  rst_s2 &lt;= rst_s1;  </span><br><span class="line"><span class="keyword">end</span>  </span><br><span class="line">  </span><br><span class="line"><span class="keyword">assign</span> rst_sync_n = rst_s2; </span><br></pre></td></tr></table></figure>

</li>
</ul>
<hr>
<h1 id="存储相关"><a href="#存储相关" class="headerlink" title="存储相关"></a>存储相关</h1><h2 id="1-ROM"><a href="#1-ROM" class="headerlink" title="1.ROM"></a>1.ROM</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> single_port_rom #(       <span class="comment">//read only</span></span><br><span class="line">    <span class="keyword">parameter</span>   ROM_WIDTH = <span class="number">64</span>,                       </span><br><span class="line">                ROM_DEPTH = <span class="number">512</span>,       </span><br><span class="line">                INIT_FILE = <span class="string">&quot;&quot;</span>                        </span><br><span class="line">)(</span><br><span class="line">    <span class="keyword">input</span>                                        clk ,</span><br><span class="line">    <span class="keyword">input</span>       [<span class="built_in">$clog2</span>(ROM_DEPTH) - <span class="number">1</span> : <span class="number">0</span>]      addr,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>  [ROM_WIDTH - <span class="number">1</span> : <span class="number">0</span>]              dout</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [ROM_WIDTH - <span class="number">1</span> : <span class="number">0</span>] ROM [ROM_DEPTH - <span class="number">1</span> : <span class="number">0</span>];</span><br><span class="line"></span><br><span class="line">    <span class="comment">//初始化</span></span><br><span class="line">    <span class="keyword">generate</span></span><br><span class="line">        <span class="keyword">if</span>(INIT_FILE != <span class="string">&quot;&quot;</span>) <span class="keyword">begin</span>: use_init_file</span><br><span class="line">            <span class="keyword">initial</span></span><br><span class="line">                <span class="built_in">$readmemh</span>(INIT_FILE, ROM, <span class="number">0</span>, ROM_DEPTH - <span class="number">1</span>); <span class="comment">//将INIT_FILE读出的数据写入BRAM的0~RAM_DEPTH - 1对应位置</span></span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span>: init_bram_to_zero</span><br><span class="line">            <span class="keyword">integer</span> rom_index;</span><br><span class="line">            <span class="keyword">initial</span></span><br><span class="line">                <span class="keyword">for</span> (rom_index = <span class="number">0</span>; rom_index &lt; ROM_DEPTH; rom_index = rom_index + <span class="number">1</span>)</span><br><span class="line">                    ROM[rom_index] = &#123;ROM_WIDTH&#123;<span class="number">1&#x27;b0</span>&#125;&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endgenerate</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//根据地址读取数据</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        dout &lt;= ROM[addr];</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="2-单端口RAM"><a href="#2-单端口RAM" class="headerlink" title="2.单端口RAM"></a>2.单端口RAM</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> single_port_ram #(</span><br><span class="line">    <span class="keyword">parameter</span>   DATA_WIDTH = <span class="number">16</span>,</span><br><span class="line">                RAM_DEPTH  = <span class="number">8</span> ,</span><br><span class="line">                INIT_FILE  = <span class="string">&quot;&quot;</span></span><br><span class="line">)(</span><br><span class="line">    <span class="keyword">input</span>                                       clk         ,</span><br><span class="line">    <span class="keyword">input</span>                                       rst_n       ,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">input</span>                                       cs_en       ,       <span class="comment">//片选</span></span><br><span class="line">    <span class="keyword">input</span>                                       we          ,       <span class="comment">//读写使能，wea拉高时写，拉低读</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">input</span>       [<span class="built_in">$clog2</span>(RAM_DEPTH) - <span class="number">1</span> : <span class="number">0</span>]     addr        ,</span><br><span class="line">    <span class="keyword">input</span>       [DATA_WIDTH - <span class="number">1</span> : <span class="number">0</span>]            din         ,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">reg</span> [DATA_WIDTH - <span class="number">1</span> : <span class="number">0</span>]            dout        </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [DATA_WIDTH - <span class="number">1</span> : <span class="number">0</span>] BRAM [RAM_DEPTH - <span class="number">1</span> : <span class="number">0</span>];</span><br><span class="line"></span><br><span class="line">    <span class="comment">//初始化</span></span><br><span class="line">    <span class="keyword">generate</span></span><br><span class="line">        <span class="keyword">if</span>(INIT_FILE != <span class="string">&quot;&quot;</span>) <span class="keyword">begin</span>: initial_with_init_file</span><br><span class="line">            <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">                <span class="built_in">$readmemh</span>(INIT_FILE, BRAM, <span class="number">0</span>, RAM_DEPTH - <span class="number">1</span>);</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span>: initial_with_zeros</span><br><span class="line">            <span class="keyword">integer</span> ram_index;</span><br><span class="line">            <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">for</span>(ram_index = <span class="number">0</span>; ram_index &lt;= RAM_DEPTH; ram_index = ram_index + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                    BRAM[ram_index] = &#123;DATA_WIDTH&#123;<span class="number">1&#x27;b0</span>&#125;&#125;;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endgenerate</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//读写操作</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(cs_en) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(we) <span class="keyword">begin</span></span><br><span class="line">                BRAM[addr] &lt;= din;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                dout &lt;= BRAM[addr];</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="3-伪双端口RAM"><a href="#3-伪双端口RAM" class="headerlink" title="3.伪双端口RAM"></a>3.伪双端口RAM</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> single_dual_ram #(</span><br><span class="line">    <span class="keyword">parameter</span>   DATA_WIDTH = <span class="number">16</span>,</span><br><span class="line">                RAM_DEPTH  = <span class="number">8</span> ,</span><br><span class="line">                INIT_FILE  = <span class="string">&quot;&quot;</span></span><br><span class="line">)(</span><br><span class="line">    <span class="keyword">input</span>                                       clk         ,</span><br><span class="line">    <span class="keyword">input</span>                                       rst_n       ,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">input</span>                                       cs_en       ,       </span><br><span class="line">    <span class="keyword">input</span>                                       wr_en       ,   </span><br><span class="line">    <span class="keyword">input</span>                                       rd_en       ,   </span><br><span class="line"></span><br><span class="line">    <span class="keyword">input</span>       [<span class="built_in">$clog2</span>(RAM_DEPTH) - <span class="number">1</span> : <span class="number">0</span>]     addr_read   ,</span><br><span class="line">    <span class="keyword">input</span>       [DATA_WIDTH - <span class="number">1</span> : <span class="number">0</span>]            din         ,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">input</span>       [<span class="built_in">$clog2</span>(RAM_DEPTH) - <span class="number">1</span> : <span class="number">0</span>]     addr_write  ,</span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">reg</span> [DATA_WIDTH - <span class="number">1</span> : <span class="number">0</span>]            dout        </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [DATA_WIDTH - <span class="number">1</span> : <span class="number">0</span>] BRAM [RAM_DEPTH - <span class="number">1</span> : <span class="number">0</span>];</span><br><span class="line"></span><br><span class="line">    <span class="comment">//初始化</span></span><br><span class="line">    <span class="keyword">generate</span></span><br><span class="line">        <span class="keyword">if</span>(INIT_FILE != <span class="string">&quot;&quot;</span>) <span class="keyword">begin</span>: initial_with_init_file</span><br><span class="line">            <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">                <span class="built_in">$readmemh</span>(INIT_FILE, BRAM, <span class="number">0</span>, RAM_DEPTH - <span class="number">1</span>);</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span>: initial_with_zeros</span><br><span class="line">            <span class="keyword">integer</span> ram_index;</span><br><span class="line">            <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">for</span>(ram_index = <span class="number">0</span>; ram_index &lt;= RAM_DEPTH; ram_index = ram_index + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                    BRAM[ram_index] = &#123;DATA_WIDTH&#123;<span class="number">1&#x27;b0</span>&#125;&#125;;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endgenerate</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//读操作</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(cs_en &amp;&amp; wr_en) <span class="keyword">begin</span></span><br><span class="line">            BRAM[addr_write] &lt;= din;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//写操作</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            dout &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cs_en &amp;&amp; rd_en) <span class="keyword">begin</span></span><br><span class="line">            dout &lt;= BRAM[addr_read];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<hr>
<h1 id="时钟切换电路"><a href="#时钟切换电路" class="headerlink" title="时钟切换电路"></a>时钟切换电路</h1><ul>
<li><p>这里直接做的是异步时钟的切换电路</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> clk_change(</span><br><span class="line">    <span class="keyword">input</span>   clka    ,</span><br><span class="line">    <span class="keyword">input</span>   clkb    ,</span><br><span class="line">    <span class="keyword">input</span>   rst_n   ,</span><br><span class="line">    <span class="keyword">input</span>   select  ,</span><br><span class="line">    <span class="keyword">output</span>  outclk  </span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//A域相关参数 </span></span><br><span class="line">    <span class="keyword">reg</span> pos_reg1_A;</span><br><span class="line">    <span class="keyword">reg</span> pos_reg2_A;</span><br><span class="line">    <span class="keyword">reg</span> neg_reg_A;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//B域相关参数</span></span><br><span class="line">    <span class="keyword">reg</span> pos_reg1_B;</span><br><span class="line">    <span class="keyword">reg</span> pos_reg2_B;</span><br><span class="line">    <span class="keyword">reg</span> neg_reg_B;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//在A时钟域下</span></span><br><span class="line">    <span class="comment">//1.同步B域的寄存器输出</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clka <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            pos_reg1_A &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            pos_reg2_A &lt;= <span class="number">&#x27;d0</span>;            </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            pos_reg1_A &lt;= (~neg_reg_B) &amp; select;</span><br><span class="line">            pos_reg2_A &lt;= pos_reg1_A;             </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//2.下降沿寄存</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">negedge</span> clka <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            neg_reg_A &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            neg_reg_A &lt;= pos_reg2_A;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//在B时钟域下</span></span><br><span class="line">    <span class="comment">//1.同步A域的寄存器输出</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clkb <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            pos_reg1_B &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            pos_reg2_B &lt;= <span class="number">&#x27;d0</span>;            </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            pos_reg1_B &lt;= (~neg_reg_A) &amp; select;</span><br><span class="line">            pos_reg2_B &lt;= pos_reg1_B;             </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//2.下降沿寄存</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">negedge</span> clkb <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            neg_reg_B &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            neg_reg_B &lt;= pos_reg2_B;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//结果输出</span></span><br><span class="line">    <span class="keyword">assign</span> outclk = (neg_reg_A &amp; clka) || (neg_reg_B &amp; clkb);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>这里我觉得关键是为什么要用下降沿触发去锁存一拍select而不是上升沿，<a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/553426616">手撕代码2 | 无毛刺时钟切换 - 知乎</a>这篇文章里面已经解释得很清楚了，如果用上升沿，那实际电路中，寄存器输出会在时钟上升沿之后晚一点点到达，这晚一点的时钟就可能产生毛刺</p>
</li>
</ul>
<hr>
<h1 id="频率检测计"><a href="#频率检测计" class="headerlink" title="频率检测计"></a>频率检测计</h1><ul>
<li><p>参考时钟 50Mhz，检测时钟为 1-200Mhz，写出Verilog来</p>
</li>
<li><p>参考：<a target="_blank" rel="noopener" href="https://www.cnblogs.com/xianyuIC/p/13495788.html">校招Verilog——频率检测计 - 咸鱼IC - 博客园</a></p>
</li>
<li><p>重点：<strong>产生一个门控，在该门控下进行基准时钟与待测时钟的计数，门控的意义是为了保证两个时钟计数的时间是相同的，那么就存在基准时钟周期$\times$基准时钟计数个数=待测时钟周期$\times$待测时钟计数个数的关系，从而得到待测频率。</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> frequency_detect</span><br><span class="line"><span class="comment">//========================&lt; 参数 &gt;==========================================</span></span><br><span class="line">#(</span><br><span class="line"><span class="keyword">parameter</span> CLK_S_FRE         = <span class="number">31&#x27;d50</span>                ,   <span class="comment">// 基准时钟频率值</span></span><br><span class="line"><span class="keyword">parameter</span> GATE_TIME         = <span class="number">31&#x27;d5000</span>                  <span class="comment">// 门控时间设置</span></span><br><span class="line">)</span><br><span class="line"><span class="comment">//========================&lt; 端口 &gt;==========================================</span></span><br><span class="line">(</span><br><span class="line"><span class="keyword">input</span>                       clk_s                   ,   <span class="comment">// 基准时钟信号</span></span><br><span class="line"><span class="keyword">input</span>                       rst_n                   ,   <span class="comment">// 复位信号</span></span><br><span class="line"><span class="keyword">input</span>                       clk_x                   ,   <span class="comment">// 被测时钟信号</span></span><br><span class="line"><span class="keyword">output</span>  <span class="keyword">reg</span>     [<span class="number">31</span>:<span class="number">0</span>]      data_x                      <span class="comment">// 被测时钟频率输出</span></span><br><span class="line">);</span><br><span class="line">    <span class="comment">//========================&lt; 信号 &gt;==========================================</span></span><br><span class="line">    <span class="keyword">reg</span>    [<span class="number">31</span>:<span class="number">0</span>]               gate_cnt                ;</span><br><span class="line">    <span class="keyword">reg</span>                         gate                    ;</span><br><span class="line">    <span class="keyword">reg</span>                         gate_s_r1               ;</span><br><span class="line">    <span class="keyword">reg</span>                         gate_s_r2               ;</span><br><span class="line">    <span class="keyword">reg</span>                         gate_x_r1               ;</span><br><span class="line">    <span class="keyword">reg</span>                         gate_x_r2               ;</span><br><span class="line">    <span class="keyword">reg</span>    [<span class="number">31</span>:<span class="number">0</span>]               s_cnt                   ;</span><br><span class="line">    <span class="keyword">reg</span>    [<span class="number">31</span>:<span class="number">0</span>]               s_cnt_r                 ;</span><br><span class="line">    <span class="keyword">reg</span>    [<span class="number">31</span>:<span class="number">0</span>]               x_cnt                   ;</span><br><span class="line">    <span class="keyword">reg</span>    [<span class="number">31</span>:<span class="number">0</span>]               x_cnt_r                 ;</span><br><span class="line">    <span class="keyword">wire</span>                        neg_gate_s              ;</span><br><span class="line">    <span class="keyword">wire</span>                        neg_gate_x              ;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//==========================================================================</span></span><br><span class="line">    <span class="comment">//==                 ________________     _______________</span></span><br><span class="line">    <span class="comment">//==    gate门控  ___|                |___|               |____</span></span><br><span class="line">    <span class="comment">//==    gate_cnt    0 1           5000   0 1           5000</span></span><br><span class="line">    <span class="comment">//==========================================================================</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_x <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst_n)</span><br><span class="line">            gate_cnt &lt;= <span class="number">&#x27;d0</span>; </span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(gate_cnt == GATE_TIME + <span class="number">20</span>)</span><br><span class="line">            gate_cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            gate_cnt &lt;= gate_cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_x <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst_n)</span><br><span class="line">            gate &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(gate_cnt &lt; GATE_TIME)</span><br><span class="line">            gate &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            gate &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//==========================================================================</span></span><br><span class="line">    <span class="comment">//==    打拍检测下降沿</span></span><br><span class="line">    <span class="comment">//==========================================================================</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_s) <span class="keyword">begin</span></span><br><span class="line">        gate_s_r1  &lt;= gate;</span><br><span class="line">        gate_s_r2  &lt;= gate_s_r1;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_x) <span class="keyword">begin</span></span><br><span class="line">        gate_x_r1 &lt;= gate;</span><br><span class="line">        gate_x_r2 &lt;= gate_x_r1;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> neg_gate_s = gate_s_r2 &amp; (~gate_s_r1);</span><br><span class="line">    <span class="keyword">assign</span> neg_gate_x = gate_x_r2 &amp; (~gate_x_r1);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//==========================================================================</span></span><br><span class="line">    <span class="comment">//==    门控下的计数</span></span><br><span class="line">    <span class="comment">//==========================================================================</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_s <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst_n) <span class="keyword">begin</span></span><br><span class="line">            s_cnt &lt;= <span class="number">&#x27;d0</span>;     s_cnt_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(neg_gate_s) <span class="keyword">begin</span></span><br><span class="line">            s_cnt &lt;= <span class="number">&#x27;d0</span>;     s_cnt_r &lt;= s_cnt;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(gate_s_r1) <span class="keyword">begin</span></span><br><span class="line">            s_cnt &lt;= s_cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_x <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst_n) <span class="keyword">begin</span></span><br><span class="line">            x_cnt &lt;= <span class="number">&#x27;d0</span>;     x_cnt_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(neg_gate_x) <span class="keyword">begin</span></span><br><span class="line">            x_cnt &lt;= <span class="number">&#x27;d0</span>;     x_cnt_r &lt;= x_cnt;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(gate_x_r1) <span class="keyword">begin</span></span><br><span class="line">            x_cnt &lt;= x_cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//==========================================================================</span></span><br><span class="line">    <span class="comment">//==    输出频率值</span></span><br><span class="line">    <span class="comment">//==========================================================================</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_s <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_x &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(~gate_s_r2 &amp; gate_s_r1) <span class="keyword">begin</span></span><br><span class="line">            data_x &lt;= (CLK_S_FRE * x_cnt_r ) / s_cnt_r;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>

<ul>
<li>仿真结果：</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250510115329477.png" alt="image-20250510115329477"></p>
</li>
</ul>
<hr>
<h1 id="奇偶校验"><a href="#奇偶校验" class="headerlink" title="奇偶校验"></a>奇偶校验</h1><ul>
<li><p>奇校验：如果数据单元中1的数量已经是奇数，则校验位设置为0；否则，校验位设置为1</p>
</li>
<li><p>偶校验：如果数据单元中1的数量已经是偶数，则校验位设置为0；否则，校验位设置为1</p>
</li>
<li><p>按位异或，结果为1，代表有奇数个1；结果为0，代表有偶数个1</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Parity_Check(</span><br><span class="line">    <span class="keyword">input</span>                   clk         ,</span><br><span class="line">    <span class="keyword">input</span>                   rst_n       ,</span><br><span class="line">    <span class="keyword">input</span>                   in_bit      ,       <span class="comment">//输入的比特位</span></span><br><span class="line">    <span class="keyword">input</span>       [<span class="number">7</span> : <span class="number">0</span>]     in_byte     ,       <span class="comment">//输入的字节数</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>              odd_bit     ,       <span class="comment">//比特位奇校验输出</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>              even_bit    ,       <span class="comment">//比特位偶校验输出</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>              odd_byte    ,       <span class="comment">//字节数奇校验输出</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>              even_byte           <span class="comment">//字节数偶校验输出</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">//对输入的比特位进行奇偶校验</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            odd_bit &lt;= <span class="number">&#x27;d1</span>;</span><br><span class="line">            even_bit &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(in_bit) <span class="keyword">begin</span></span><br><span class="line">                odd_bit &lt;= ~odd_bit;</span><br><span class="line">                even_bit &lt;= ~even_bit;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                odd_bit &lt;= odd_bit;</span><br><span class="line">                even_bit &lt;= even_bit;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//对输出的字节数进行奇偶校验</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            odd_byte &lt;= <span class="number">&#x27;d1</span>;</span><br><span class="line">            even_byte &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            odd_byte &lt;= ~(^in_byte);</span><br><span class="line">            even_byte &lt;= ^in_byte;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</li>
</ul>
<hr>
<p>​    </p>
<h1 id="双边沿敏感"><a href="#双边沿敏感" class="headerlink" title="双边沿敏感"></a>双边沿敏感</h1><ul>
<li><p>实现对时钟上下沿的采样，但是一个信号不能同时在上升沿和下降沿赋值</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Double_edge_trigger(</span><br><span class="line">    <span class="keyword">input</span>   clk ,</span><br><span class="line">    <span class="keyword">input</span>   rst_n,</span><br><span class="line">    <span class="keyword">input</span>   d   ,</span><br><span class="line">    <span class="keyword">output</span>  q   </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> pos_q, neg_q;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            pos_q &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            pos_q &lt;= d ^ neg_q;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">negedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            neg_q &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            neg_q &lt;= d ^ pos_q;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> q = neg_q ^ pos_q;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li>仿真结果：</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250509024145855.png" alt="image-20250509024145855"></p>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250509024333019.png" alt="image-20250509024333019"></p>
</li>
</ul>
<hr>
<h1 id="半加器、全加器"><a href="#半加器、全加器" class="headerlink" title="半加器、全加器"></a>半加器、全加器</h1><ul>
<li><p>半加器：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> half_adder(</span><br><span class="line">    <span class="keyword">input</span>   a   ,</span><br><span class="line">    <span class="keyword">input</span>   b   ,</span><br><span class="line">    <span class="keyword">output</span>  c   ,</span><br><span class="line">    <span class="keyword">output</span>  cout    <span class="comment">//进位</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> c = a ^ b;</span><br><span class="line">    <span class="keyword">assign</span> cout = a &amp; b;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>全加器：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> full_adder(</span><br><span class="line">    <span class="keyword">input</span>   a   ,</span><br><span class="line">    <span class="keyword">input</span>   b   ,</span><br><span class="line">    <span class="keyword">input</span>   cin ,</span><br><span class="line">    <span class="keyword">output</span>  c   ,</span><br><span class="line">    <span class="keyword">output</span>  cout </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> c = a ^ b ^ c;   <span class="comment">//有奇数个1的时候结果为1</span></span><br><span class="line">    <span class="keyword">assign</span> cout = a &amp; b | cin &amp; (a ^ b);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</li>
</ul>
<hr>
<h1 id="查找相关"><a href="#查找相关" class="headerlink" title="查找相关"></a>查找相关</h1><h2 id="1-寻找第一个1（高位）的位置"><a href="#1-寻找第一个1（高位）的位置" class="headerlink" title="1.寻找第一个1（高位）的位置"></a>1.寻找第一个1（高位）的位置</h2><ul>
<li><p>与仲裁器中提到的掩码写法很类似</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Find_First1_index #(</span><br><span class="line">    <span class="keyword">parameter</span> DATA_WIDTH = <span class="number">16</span></span><br><span class="line">)(</span><br><span class="line">    <span class="keyword">input</span>                                       clk     ,</span><br><span class="line">    <span class="keyword">input</span>                                       rst_n   ,</span><br><span class="line">    <span class="keyword">input</span>       [DATA_WIDTH - <span class="number">1</span> : <span class="number">0</span>]            din     ,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>  [<span class="built_in">$clog2</span>(DATA_WIDTH) : <span class="number">0</span>]        index   </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [DATA_WIDTH - <span class="number">1</span> : <span class="number">0</span>] one_hot;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [DATA_WIDTH - <span class="number">1</span> : <span class="number">0</span>] pre_din;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> pre_din[DATA_WIDTH - <span class="number">1</span>] = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">assign</span> pre_din[DATA_WIDTH - <span class="number">2</span> : <span class="number">0</span>] = pre_din[DATA_WIDTH - <span class="number">1</span> : <span class="number">1</span>] | din[DATA_WIDTH - <span class="number">1</span> : <span class="number">1</span>];</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> one_hot = din &amp; ~pre_din;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//利用(N-$clog2(one_hot)-1)输出最终位置</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            index &lt;= <span class="number">&#x27;d16</span>;  <span class="comment">//表示一个非法值，代表此时没有1</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(one_hot) <span class="keyword">begin</span></span><br><span class="line">                index &lt;= DATA_WIDTH - <span class="built_in">$clog2</span>(one_hot) - <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                index &lt;= <span class="number">&#x27;d16</span>; </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li>仿真结果：</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250509023136597.png" alt="image-20250509023136597"></p>
</li>
</ul>
<h2 id="2-寻找最后一个1（低位）的位置"><a href="#2-寻找最后一个1（低位）的位置" class="headerlink" title="2.寻找最后一个1（低位）的位置"></a>2.寻找最后一个1（低位）的位置</h2><ul>
<li><p>这里可以直接参考仲裁器中补码的写法</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Find_last1_index #(</span><br><span class="line">    <span class="keyword">parameter</span> DATA_WIDTH = <span class="number">16</span></span><br><span class="line">)(</span><br><span class="line">    <span class="keyword">input</span>                                       clk     ,</span><br><span class="line">    <span class="keyword">input</span>                                       rst_n   ,</span><br><span class="line">    <span class="keyword">input</span>       [DATA_WIDTH - <span class="number">1</span> : <span class="number">0</span>]            din     ,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>  [<span class="built_in">$clog2</span>(DATA_WIDTH) : <span class="number">0</span>]        index   </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [DATA_WIDTH - <span class="number">1</span> : <span class="number">0</span>] one_hot;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> one_hot = din &amp; (~(din - <span class="number">1</span>));</span><br><span class="line"></span><br><span class="line">    <span class="comment">//利用(N-$clog2(one_hot)-1)输出最终位置</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            index &lt;= <span class="number">&#x27;d16</span>;  <span class="comment">//表示一个非法值，代表此时没有1</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(one_hot) <span class="keyword">begin</span></span><br><span class="line">                index &lt;= DATA_WIDTH - <span class="built_in">$clog2</span>(one_hot) - <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                index &lt;= <span class="number">&#x27;d16</span>; </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li>仿真结果：</li>
</ul>
<p><img src="/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/image-20250509020755704.png" alt="image-20250509020755704"></p>
</li>
</ul>
<hr>

    </div>

    
    
    
        <div class="reward-container">
  <div>欢迎来到ssy的世界</div>
  <button onclick="var qr = document.getElementById('qr'); qr.style.display = (qr.style.display === 'none') ? 'block' : 'none';">
    打赏
  </button>
  <div id="qr" style="display: none;">
      
      <div style="display: inline-block;">
        <img src="/images/WeChaPay.jpg" alt="ssy 微信支付">
        <p>微信支付</p>
      </div>

  </div>
</div>

        

<div>
<ul class="post-copyright">
  <li class="post-copyright-author">
    <strong>本文作者： </strong>ssy
  </li>
  <li class="post-copyright-link">
    <strong>本文链接：</strong>
    <a href="http://ssy的小天地.com/2025/05/06/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E4%B8%80%E4%BA%9B%E9%9D%A2%E8%AF%95%E6%89%8B%E6%92%952025/" title="FPGA设计之一些面试手撕2025">http://ssy的小天地.com/2025/05/06/FPGA设计之一些面试手撕2025/</a>
  </li>
  <li class="post-copyright-license">
    <strong>版权声明： </strong>本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" rel="noopener" target="_blank"><i class="fa fa-fw fa-creative-commons"></i>BY-NC-SA</a> 许可协议。转载请注明出处！
  </li>
</ul>
</div>


      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/FPGA/" rel="tag"># FPGA</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2025/04/07/FPGA%E8%AE%BE%E8%AE%A1%E4%B9%8B%E5%90%84%E7%A7%8D%E5%AD%98%E5%82%A8/" rel="prev" title="FPGA设计之各种存储">
      <i class="fa fa-chevron-left"></i> FPGA设计之各种存储
    </a></div>
      <div class="post-nav-item"></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#%E8%AE%A1%E6%95%B0%E5%99%A8%E7%9B%B8%E5%85%B3"><span class="nav-number">1.</span> <span class="nav-text">计数器相关</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E4%BB%8E%E6%85%A2%E6%97%B6%E9%92%9F%E5%9F%9F%E5%88%B0%E5%BF%AB%E6%97%B6%E9%92%9F%E5%9F%9F%E7%9A%84%E8%AE%A1%E6%95%B0%E9%87%87%E6%A0%B7start%E8%84%89%E5%86%B2%E4%BF%A1%E5%8F%B7"><span class="nav-number">1.1.</span> <span class="nav-text">1.从慢时钟域到快时钟域的计数采样start脉冲信号</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-4bit%E7%BA%A6%E7%BF%B0%E9%80%8A%EF%BC%88Johnson%EF%BC%89%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="nav-number">1.2.</span> <span class="nav-text">2.4bit约翰逊（Johnson）计数器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-4bit%E7%8E%AF%E5%BD%A2%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="nav-number">1.3.</span> <span class="nav-text">3.4bit环形计数器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#4-LFSR%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="nav-number">1.4.</span> <span class="nav-text">4.LFSR计数器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#5-PWM%E6%8E%A7%E5%88%B6"><span class="nav-number">1.5.</span> <span class="nav-text">5.PWM控制</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#6-%E6%8C%89%E9%94%AE%E6%B6%88%E6%8A%96"><span class="nav-number">1.6.</span> <span class="nav-text">6.按键消抖</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%95%B0%E6%8D%AE%E4%BD%8D%E5%AE%BD%E8%BD%AC%E6%8D%A2"><span class="nav-number">2.</span> <span class="nav-text">数据位宽转换</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E4%B8%B2%E8%BD%AC%E5%B9%B6"><span class="nav-number">2.1.</span> <span class="nav-text">1.串转并</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E5%B9%B6%E8%BD%AC%E4%B8%B2"><span class="nav-number">2.2.</span> <span class="nav-text">2.并转串</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-%E9%9D%9E%E6%95%B4%E6%95%B0%E5%80%8D24bit%E8%BD%AC128bit"><span class="nav-number">2.3.</span> <span class="nav-text">3.非整数倍24bit转128bit</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%8F%A1%E6%89%8B%E5%8D%8F%E8%AE%AE%E5%A4%84%E7%90%86"><span class="nav-number">3.</span> <span class="nav-text">握手协议处理</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E5%88%A9%E7%94%A8%E6%8F%A1%E6%89%8B%E8%A7%A3%E5%86%B3%E6%B5%81%E6%B0%B4%E7%BA%BF%E6%96%AD%E6%B5%81%E3%80%81%E5%8F%8D%E5%8E%8B%E9%97%AE%E9%A2%98"><span class="nav-number">3.1.</span> <span class="nav-text">1.利用握手解决流水线断流、反压问题</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E5%A4%9Abit%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E6%8F%A1%E6%89%8B%E4%BF%A1%E5%8F%B7"><span class="nav-number">3.2.</span> <span class="nav-text">2.多bit跨时钟域握手信号</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E4%BB%B2%E8%A3%81%E5%99%A8%E8%AE%BE%E8%AE%A1"><span class="nav-number">4.</span> <span class="nav-text">仲裁器设计</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E5%9B%BA%E5%AE%9A%E4%BC%98%E5%85%88%E7%BA%A7%E4%BB%B2%E8%A3%81%E5%99%A8"><span class="nav-number">4.1.</span> <span class="nav-text">1.固定优先级仲裁器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-RR%E8%BD%AE%E8%AF%A2%E4%BB%B2%E8%A3%81%E5%99%A8"><span class="nav-number">4.2.</span> <span class="nav-text">2.RR轮询仲裁器</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B%E7%9B%B8%E5%85%B3"><span class="nav-number">5.</span> <span class="nav-text">序列检测相关</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E7%94%A8%E6%9C%80%E5%B0%91%E7%8A%B6%E6%80%81%E6%9C%BA%E5%AE%9E%E7%8E%B0%E2%80%9C11011%E2%80%9D%E6%A3%80%E6%B5%8B"><span class="nav-number">5.1.</span> <span class="nav-text">1.用最少状态机实现“11011”检测</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E5%B7%B4%E5%85%8B%E7%A0%81%E6%A3%80%E6%B5%8B%E5%99%A8"><span class="nav-number">5.2.</span> <span class="nav-text">2.巴克码检测器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-%E8%BE%93%E5%85%A5%E2%80%9C010%E2%80%9D%E5%BC%80%E5%A7%8B%EF%BC%8C%E8%BE%93%E5%85%A5%E2%80%9C101%E2%80%9D%E5%81%9C%E6%AD%A2%E7%9A%84%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B"><span class="nav-number">5.3.</span> <span class="nav-text">3.输入“010”开始，输入“101”停止的序列检测</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%85%B8%E5%9E%8B%E7%8A%B6%E6%80%81%E6%9C%BA"><span class="nav-number">6.</span> <span class="nav-text">典型状态机</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E4%BA%A4%E9%80%9A%E7%81%AF%E8%AE%BE%E8%AE%A1"><span class="nav-number">6.1.</span> <span class="nav-text">1.交通灯设计</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E9%A5%AE%E6%96%99%E6%9C%BA%E8%AE%BE%E8%AE%A1"><span class="nav-number">6.2.</span> <span class="nav-text">2.饮料机设计</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-%E6%A8%A1%E4%B8%89%E6%A3%80%E6%B5%8B%E5%99%A8"><span class="nav-number">6.3.</span> <span class="nav-text">3.模三检测器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#4-%E5%B8%83%E6%96%AF%E4%B9%98%E6%B3%95%E8%AE%BE%E8%AE%A1"><span class="nav-number">6.4.</span> <span class="nav-text">4.布斯乘法设计</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%97%B6%E9%92%9F%E5%88%86%E9%A2%91"><span class="nav-number">7.</span> <span class="nav-text">时钟分频</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E4%BB%BB%E6%84%8F%E5%81%B6%E6%95%B0%E5%88%86%E9%A2%91"><span class="nav-number">7.1.</span> <span class="nav-text">1.任意偶数分频</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E4%BB%BB%E6%84%8F%E5%A5%87%E6%95%B0%E5%88%86%E9%A2%91"><span class="nav-number">7.2.</span> <span class="nav-text">2.任意奇数分频</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-%E5%B0%8F%E6%95%B0%E5%88%86%E9%A2%91"><span class="nav-number">7.3.</span> <span class="nav-text">3.小数分频</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%90%8C%E6%AD%A5-%E5%BC%82%E6%AD%A5%E7%9B%B8%E5%85%B3"><span class="nav-number">8.</span> <span class="nav-text">同步&#x2F;异步相关</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E5%90%8C%E6%AD%A5FIFO"><span class="nav-number">8.1.</span> <span class="nav-text">1.同步FIFO</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E6%A0%BC%E9%9B%B7%E7%A0%81%E4%B8%8E%E4%BA%8C%E8%BF%9B%E5%88%B6%E7%A0%81%E4%BA%92%E8%BD%AC"><span class="nav-number">8.2.</span> <span class="nav-text">2.格雷码与二进制码互转</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-%E5%BC%82%E6%AD%A5FIFO"><span class="nav-number">8.3.</span> <span class="nav-text">3.异步FIFO</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#4-FIFO%E6%B7%B1%E5%BA%A6%E8%AE%A1%E7%AE%97"><span class="nav-number">8.4.</span> <span class="nav-text">4.FIFO深度计算</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#5-%E5%BC%82%E6%AD%A5%E5%A4%8D%E4%BD%8D%E5%90%8C%E6%AD%A5%E9%87%8A%E6%94%BE"><span class="nav-number">8.5.</span> <span class="nav-text">5.异步复位同步释放</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%AD%98%E5%82%A8%E7%9B%B8%E5%85%B3"><span class="nav-number">9.</span> <span class="nav-text">存储相关</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-ROM"><span class="nav-number">9.1.</span> <span class="nav-text">1.ROM</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E5%8D%95%E7%AB%AF%E5%8F%A3RAM"><span class="nav-number">9.2.</span> <span class="nav-text">2.单端口RAM</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-%E4%BC%AA%E5%8F%8C%E7%AB%AF%E5%8F%A3RAM"><span class="nav-number">9.3.</span> <span class="nav-text">3.伪双端口RAM</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%97%B6%E9%92%9F%E5%88%87%E6%8D%A2%E7%94%B5%E8%B7%AF"><span class="nav-number">10.</span> <span class="nav-text">时钟切换电路</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E9%A2%91%E7%8E%87%E6%A3%80%E6%B5%8B%E8%AE%A1"><span class="nav-number">11.</span> <span class="nav-text">频率检测计</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%A5%87%E5%81%B6%E6%A0%A1%E9%AA%8C"><span class="nav-number">12.</span> <span class="nav-text">奇偶校验</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%8F%8C%E8%BE%B9%E6%B2%BF%E6%95%8F%E6%84%9F"><span class="nav-number">13.</span> <span class="nav-text">双边沿敏感</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%8D%8A%E5%8A%A0%E5%99%A8%E3%80%81%E5%85%A8%E5%8A%A0%E5%99%A8"><span class="nav-number">14.</span> <span class="nav-text">半加器、全加器</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%9F%A5%E6%89%BE%E7%9B%B8%E5%85%B3"><span class="nav-number">15.</span> <span class="nav-text">查找相关</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E5%AF%BB%E6%89%BE%E7%AC%AC%E4%B8%80%E4%B8%AA1%EF%BC%88%E9%AB%98%E4%BD%8D%EF%BC%89%E7%9A%84%E4%BD%8D%E7%BD%AE"><span class="nav-number">15.1.</span> <span class="nav-text">1.寻找第一个1（高位）的位置</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E5%AF%BB%E6%89%BE%E6%9C%80%E5%90%8E%E4%B8%80%E4%B8%AA1%EF%BC%88%E4%BD%8E%E4%BD%8D%EF%BC%89%E7%9A%84%E4%BD%8D%E7%BD%AE"><span class="nav-number">15.2.</span> <span class="nav-text">2.寻找最后一个1（低位）的位置</span></a></li></ol></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="ssy"
      src="/images/ssy.png">
  <p class="site-author-name" itemprop="name">ssy</p>
  <div class="site-description" itemprop="description">满怀希望 就会所向披靡</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">164</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">4</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">42</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/ssy1938010014" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;ssy1938010014" rel="noopener" target="_blank"><i class="fa fa-fw fa-github"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://m.weibo.cn/u/5469432500?uid=5469432500&t=0&luicode=10000011&lfid=100103type=1&q=JIE%E7%88%B1%E4%BA%86%E6%95%B4%E4%B8%AA%E9%9D%92%E6%98%A5%E7%9A%84%E4%BA%BA" title="Weibo → https:&#x2F;&#x2F;m.weibo.cn&#x2F;u&#x2F;5469432500?uid&#x3D;5469432500&amp;t&#x3D;0&amp;luicode&#x3D;10000011&amp;lfid&#x3D;100103type%3D1%26q%3DJIE%E7%88%B1%E4%BA%86%E6%95%B4%E4%B8%AA%E9%9D%92%E6%98%A5%E7%9A%84%E4%BA%BA" rel="noopener" target="_blank"><i class="fa fa-fw fa-weibo"></i>Weibo</a>
      </span>
  </div>
  <div class="cc-license motion-element" itemprop="license">
    <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" class="cc-opacity" rel="noopener" target="_blank"><img src="/images/cc-by-nc-sa.svg" alt="Creative Commons"></a>
  </div>


  <div class="links-of-blogroll motion-element">
    <div class="links-of-blogroll-title">
      <i class="fa fa-fw fa-link"></i>
      Links
    </div>
    <ul class="links-of-blogroll-list">
        <li class="links-of-blogroll-item">
          <a href="http://ssy1938010014.github.io/" title="http:&#x2F;&#x2F;ssy1938010014.github.io" rel="noopener" target="_blank">ssy的小天地</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="http://y006.github.io/" title="http:&#x2F;&#x2F;y006.github.io" rel="noopener" target="_blank">邱院士的Blog</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="http://bengoooo.github.io/" title="http:&#x2F;&#x2F;BENgoooo.github.io" rel="noopener" target="_blank">赵总的Blog</a>
        </li>
    </ul>
  </div>

      </div>
        <iframe frameborder="no" border="0" marginwidth="0" marginheight="0" width=330 height=86 src="//music.163.com/outchain/player?type=2&id=1469041281&auto=1&height=66"></iframe>
    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2025</span>
  <span class="with-love">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">ssy</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动
  </div>

        
<div class="busuanzi-count">
  <script data-pjax async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
    <span class="post-meta-item" id="busuanzi_container_site_uv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-user"></i>
      </span>
      <span class="site-uv" title="总访客量">
        <span id="busuanzi_value_site_uv"></span>
      </span>
    </span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item" id="busuanzi_container_site_pv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-eye"></i>
      </span>
      <span class="site-pv" title="总访问量">
        <span id="busuanzi_value_site_pv"></span>
      </span>
    </span>
</div>








      </div>
    </footer>
  </div>

  
  <script size="300" alpha="0.6" zIndex="-1" src="//cdn.jsdelivr.net/gh/theme-next/theme-next-canvas-ribbon@1/canvas-ribbon.js"></script>
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/pjax/pjax.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>

  <script>
var pjax = new Pjax({
  selectors: [
    'head title',
    '#page-configurations',
    '.content-wrap',
    '.post-toc-wrap',
    '.languages',
    '#pjax'
  ],
  switches: {
    '.post-toc-wrap': Pjax.switches.innerHTML
  },
  analytics: false,
  cacheBust: false,
  scrollTo : !CONFIG.bookmark.enable
});

window.addEventListener('pjax:success', () => {
  document.querySelectorAll('script[data-pjax], script#page-configurations, #pjax script').forEach(element => {
    var code = element.text || element.textContent || element.innerHTML || '';
    var parent = element.parentNode;
    parent.removeChild(element);
    var script = document.createElement('script');
    if (element.id) {
      script.id = element.id;
    }
    if (element.className) {
      script.className = element.className;
    }
    if (element.type) {
      script.type = element.type;
    }
    if (element.src) {
      script.src = element.src;
      // Force synchronous loading of peripheral JS.
      script.async = false;
    }
    if (element.dataset.pjax !== undefined) {
      script.dataset.pjax = '';
    }
    if (code !== '') {
      script.appendChild(document.createTextNode(code));
    }
    parent.appendChild(script);
  });
  NexT.boot.refresh();
  // Define Motion Sequence & Bootstrap Motion.
  if (CONFIG.motion.enable) {
    NexT.motion.integrator
      .init()
      .add(NexT.motion.middleWares.subMenu)
      .add(NexT.motion.middleWares.postList)
      .bootstrap();
  }
  NexT.utils.updateSidebarPosition();
});
</script>


  <script defer src="//cdn.jsdelivr.net/gh/theme-next/theme-next-three@1/three.min.js"></script>
    <script defer src="//cdn.jsdelivr.net/gh/theme-next/theme-next-three@1/three-waves.min.js"></script>


  




  
<script src="/js/local-search.js"></script>









<script data-pjax>
document.querySelectorAll('.pdfobject-container').forEach(element => {
  let url = element.dataset.target;
  let pdfOpenParams = {
    navpanes : 0,
    toolbar  : 0,
    statusbar: 0,
    pagemode : 'thumbs',
    view     : 'FitH'
  };
  let pdfOpenFragment = '#' + Object.entries(pdfOpenParams).map(([key, value]) => `${key}=${encodeURIComponent(value)}`).join('&');
  let fullURL = `/lib/pdf/web/viewer.html?file=${encodeURIComponent(url)}${pdfOpenFragment}`;

  if (NexT.utils.supportsPDFs()) {
    element.innerHTML = `<embed class="pdfobject" src="${url + pdfOpenFragment}" type="application/pdf" style="height: ${element.dataset.height};">`;
  } else {
    element.innerHTML = `<iframe src="${fullURL}" style="height: ${element.dataset.height};" frameborder="0"></iframe>`;
  }
});
</script>




    <div id="pjax">
  

  
      

<script>
  if (typeof MathJax === 'undefined') {
    window.MathJax = {
      loader: {
          load: ['[tex]/mhchem'],
        source: {
          '[tex]/amsCd': '[tex]/amscd',
          '[tex]/AMScd': '[tex]/amscd'
        }
      },
      tex: {
        inlineMath: {'[+]': [['$', '$']]},
          packages: {'[+]': ['mhchem']},
        tags: 'ams'
      },
      options: {
        renderActions: {
          findScript: [10, doc => {
            document.querySelectorAll('script[type^="math/tex"]').forEach(node => {
              const display = !!node.type.match(/; *mode=display/);
              const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display);
              const text = document.createTextNode('');
              node.parentNode.replaceChild(text, node);
              math.start = {node: text, delim: '', n: 0};
              math.end = {node: text, delim: '', n: 0};
              doc.math.push(math);
            });
          }, '', false],
          insertedScript: [200, () => {
            document.querySelectorAll('mjx-container').forEach(node => {
              let target = node.parentNode;
              if (target.nodeName.toLowerCase() === 'li') {
                target.parentNode.classList.add('has-jax');
              }
            });
          }, '', false]
        }
      }
    };
    (function () {
      var script = document.createElement('script');
      script.src = '//cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js';
      script.defer = true;
      document.head.appendChild(script);
    })();
  } else {
    MathJax.startup.document.state(0);
    MathJax.texReset();
    MathJax.typeset();
  }
</script>

    

  

    </div>
</body>
</html>
