Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec 29 21:30:04 2024
| Host         : DESKTOP-U3T2UJ9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file madgwick_timing_summary_routed.rpt -pb madgwick_timing_summary_routed.pb -rpx madgwick_timing_summary_routed.rpx -warn_on_violation
| Design       : madgwick
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 120 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 66 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.331        0.000                      0                 3630        0.067        0.000                      0                 3630        4.500        0.000                       0                   543  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.331        0.000                      0                 3630        0.067        0.000                      0                 3630        4.500        0.000                       0                   543  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 f1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            q_hat_dot_mag_sqr_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.154ns  (logic 7.809ns (48.341%)  route 8.345ns (51.659%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 24.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         1.703     5.305    clk_IBUF_BUFG
    DSP48_X0Y49          DSP48E1                                      r  f1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.739 r  f1_reg/P[14]
                         net (fo=4, routed)           4.690    10.429    f1_reg_n_91
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[0]_P[35])
                                                      3.841    14.270 r  q_hat_dot_x_temp2/P[35]
                         net (fo=13, routed)          1.146    15.416    q_hat_dot_x_temp2_n_70
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016    17.432 r  q_hat_dot_x_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.434    q_hat_dot_x_temp0_n_106
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    18.952 r  q_hat_dot_x_temp0__0/P[35]
                         net (fo=33, routed)          2.507    21.459    q_hat_dot_x_temp0__0_n_70
    DSP48_X1Y43          DSP48E1                                      r  q_hat_dot_mag_sqr_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         1.577    24.999    clk_IBUF_BUFG
    DSP48_X1Y43          DSP48E1                                      r  q_hat_dot_mag_sqr_reg/CLK
                         clock pessimism              0.188    25.188    
                         clock uncertainty           -0.035    25.152    
    DSP48_X1Y43          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362    24.790    q_hat_dot_mag_sqr_reg
  -------------------------------------------------------------------
                         required time                         24.790    
                         arrival time                         -21.459    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 f1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            q_hat_dot_mag_sqr_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.154ns  (logic 7.809ns (48.341%)  route 8.345ns (51.659%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 24.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         1.703     5.305    clk_IBUF_BUFG
    DSP48_X0Y49          DSP48E1                                      r  f1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.739 r  f1_reg/P[14]
                         net (fo=4, routed)           4.690    10.429    f1_reg_n_91
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[0]_P[35])
                                                      3.841    14.270 r  q_hat_dot_x_temp2/P[35]
                         net (fo=13, routed)          1.146    15.416    q_hat_dot_x_temp2_n_70
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016    17.432 r  q_hat_dot_x_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.434    q_hat_dot_x_temp0_n_106
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    18.952 r  q_hat_dot_x_temp0__0/P[35]
                         net (fo=33, routed)          2.507    21.459    q_hat_dot_x_temp0__0_n_70
    DSP48_X1Y43          DSP48E1                                      r  q_hat_dot_mag_sqr_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         1.577    24.999    clk_IBUF_BUFG
    DSP48_X1Y43          DSP48E1                                      r  q_hat_dot_mag_sqr_reg/CLK
                         clock pessimism              0.188    25.188    
                         clock uncertainty           -0.035    25.152    
    DSP48_X1Y43          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362    24.790    q_hat_dot_mag_sqr_reg
  -------------------------------------------------------------------
                         required time                         24.790    
                         arrival time                         -21.459    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 f1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            q_hat_dot_mag_sqr_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.154ns  (logic 7.809ns (48.341%)  route 8.345ns (51.659%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 24.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         1.703     5.305    clk_IBUF_BUFG
    DSP48_X0Y49          DSP48E1                                      r  f1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.739 r  f1_reg/P[14]
                         net (fo=4, routed)           4.690    10.429    f1_reg_n_91
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[0]_P[35])
                                                      3.841    14.270 r  q_hat_dot_x_temp2/P[35]
                         net (fo=13, routed)          1.146    15.416    q_hat_dot_x_temp2_n_70
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016    17.432 r  q_hat_dot_x_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.434    q_hat_dot_x_temp0_n_106
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    18.952 r  q_hat_dot_x_temp0__0/P[35]
                         net (fo=33, routed)          2.507    21.459    q_hat_dot_x_temp0__0_n_70
    DSP48_X1Y43          DSP48E1                                      r  q_hat_dot_mag_sqr_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         1.577    24.999    clk_IBUF_BUFG
    DSP48_X1Y43          DSP48E1                                      r  q_hat_dot_mag_sqr_reg/CLK
                         clock pessimism              0.188    25.188    
                         clock uncertainty           -0.035    25.152    
    DSP48_X1Y43          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.362    24.790    q_hat_dot_mag_sqr_reg
  -------------------------------------------------------------------
                         required time                         24.790    
                         arrival time                         -21.459    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 f1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            q_hat_dot_mag_sqr_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.154ns  (logic 7.809ns (48.341%)  route 8.345ns (51.659%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 24.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         1.703     5.305    clk_IBUF_BUFG
    DSP48_X0Y49          DSP48E1                                      r  f1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.739 r  f1_reg/P[14]
                         net (fo=4, routed)           4.690    10.429    f1_reg_n_91
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[0]_P[35])
                                                      3.841    14.270 r  q_hat_dot_x_temp2/P[35]
                         net (fo=13, routed)          1.146    15.416    q_hat_dot_x_temp2_n_70
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016    17.432 r  q_hat_dot_x_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.434    q_hat_dot_x_temp0_n_106
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    18.952 r  q_hat_dot_x_temp0__0/P[35]
                         net (fo=33, routed)          2.507    21.459    q_hat_dot_x_temp0__0_n_70
    DSP48_X1Y43          DSP48E1                                      r  q_hat_dot_mag_sqr_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         1.577    24.999    clk_IBUF_BUFG
    DSP48_X1Y43          DSP48E1                                      r  q_hat_dot_mag_sqr_reg/CLK
                         clock pessimism              0.188    25.188    
                         clock uncertainty           -0.035    25.152    
    DSP48_X1Y43          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.362    24.790    q_hat_dot_mag_sqr_reg
  -------------------------------------------------------------------
                         required time                         24.790    
                         arrival time                         -21.459    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 f1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            q_hat_dot_mag_sqr_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.987ns  (logic 7.809ns (48.846%)  route 8.178ns (51.154%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 24.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         1.703     5.305    clk_IBUF_BUFG
    DSP48_X0Y49          DSP48E1                                      r  f1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.739 r  f1_reg/P[14]
                         net (fo=4, routed)           4.690    10.429    f1_reg_n_91
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[0]_P[35])
                                                      3.841    14.270 r  q_hat_dot_x_temp2/P[35]
                         net (fo=13, routed)          1.146    15.416    q_hat_dot_x_temp2_n_70
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016    17.432 r  q_hat_dot_x_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.434    q_hat_dot_x_temp0_n_106
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    18.952 r  q_hat_dot_x_temp0__0/P[35]
                         net (fo=33, routed)          2.340    21.292    q_hat_dot_x_temp0__0_n_70
    DSP48_X1Y43          DSP48E1                                      r  q_hat_dot_mag_sqr_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         1.577    24.999    clk_IBUF_BUFG
    DSP48_X1Y43          DSP48E1                                      r  q_hat_dot_mag_sqr_reg/CLK
                         clock pessimism              0.188    25.188    
                         clock uncertainty           -0.035    25.152    
    DSP48_X1Y43          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.362    24.790    q_hat_dot_mag_sqr_reg
  -------------------------------------------------------------------
                         required time                         24.790    
                         arrival time                         -21.292    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 f1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            q_hat_dot_mag_sqr_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.987ns  (logic 7.809ns (48.846%)  route 8.178ns (51.154%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 24.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         1.703     5.305    clk_IBUF_BUFG
    DSP48_X0Y49          DSP48E1                                      r  f1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.739 r  f1_reg/P[14]
                         net (fo=4, routed)           4.690    10.429    f1_reg_n_91
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[0]_P[35])
                                                      3.841    14.270 r  q_hat_dot_x_temp2/P[35]
                         net (fo=13, routed)          1.146    15.416    q_hat_dot_x_temp2_n_70
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016    17.432 r  q_hat_dot_x_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.434    q_hat_dot_x_temp0_n_106
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    18.952 r  q_hat_dot_x_temp0__0/P[35]
                         net (fo=33, routed)          2.340    21.292    q_hat_dot_x_temp0__0_n_70
    DSP48_X1Y43          DSP48E1                                      r  q_hat_dot_mag_sqr_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         1.577    24.999    clk_IBUF_BUFG
    DSP48_X1Y43          DSP48E1                                      r  q_hat_dot_mag_sqr_reg/CLK
                         clock pessimism              0.188    25.188    
                         clock uncertainty           -0.035    25.152    
    DSP48_X1Y43          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.362    24.790    q_hat_dot_mag_sqr_reg
  -------------------------------------------------------------------
                         required time                         24.790    
                         arrival time                         -21.292    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 f1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            q_hat_dot_mag_sqr_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.987ns  (logic 7.809ns (48.846%)  route 8.178ns (51.154%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 24.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         1.703     5.305    clk_IBUF_BUFG
    DSP48_X0Y49          DSP48E1                                      r  f1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.739 r  f1_reg/P[14]
                         net (fo=4, routed)           4.690    10.429    f1_reg_n_91
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[0]_P[35])
                                                      3.841    14.270 r  q_hat_dot_x_temp2/P[35]
                         net (fo=13, routed)          1.146    15.416    q_hat_dot_x_temp2_n_70
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016    17.432 r  q_hat_dot_x_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.434    q_hat_dot_x_temp0_n_106
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    18.952 r  q_hat_dot_x_temp0__0/P[35]
                         net (fo=33, routed)          2.340    21.292    q_hat_dot_x_temp0__0_n_70
    DSP48_X1Y43          DSP48E1                                      r  q_hat_dot_mag_sqr_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         1.577    24.999    clk_IBUF_BUFG
    DSP48_X1Y43          DSP48E1                                      r  q_hat_dot_mag_sqr_reg/CLK
                         clock pessimism              0.188    25.188    
                         clock uncertainty           -0.035    25.152    
    DSP48_X1Y43          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.362    24.790    q_hat_dot_mag_sqr_reg
  -------------------------------------------------------------------
                         required time                         24.790    
                         arrival time                         -21.292    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 f1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            q_hat_dot_mag_sqr_reg/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.987ns  (logic 7.809ns (48.846%)  route 8.178ns (51.154%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 24.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         1.703     5.305    clk_IBUF_BUFG
    DSP48_X0Y49          DSP48E1                                      r  f1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.739 r  f1_reg/P[14]
                         net (fo=4, routed)           4.690    10.429    f1_reg_n_91
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[0]_P[35])
                                                      3.841    14.270 r  q_hat_dot_x_temp2/P[35]
                         net (fo=13, routed)          1.146    15.416    q_hat_dot_x_temp2_n_70
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016    17.432 r  q_hat_dot_x_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.434    q_hat_dot_x_temp0_n_106
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    18.952 r  q_hat_dot_x_temp0__0/P[35]
                         net (fo=33, routed)          2.340    21.292    q_hat_dot_x_temp0__0_n_70
    DSP48_X1Y43          DSP48E1                                      r  q_hat_dot_mag_sqr_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         1.577    24.999    clk_IBUF_BUFG
    DSP48_X1Y43          DSP48E1                                      r  q_hat_dot_mag_sqr_reg/CLK
                         clock pessimism              0.188    25.188    
                         clock uncertainty           -0.035    25.152    
    DSP48_X1Y43          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.362    24.790    q_hat_dot_mag_sqr_reg
  -------------------------------------------------------------------
                         required time                         24.790    
                         arrival time                         -21.292    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 f1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            q_hat_dot_mag_sqr_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.810ns  (logic 7.809ns (49.393%)  route 8.001ns (50.607%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 24.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         1.703     5.305    clk_IBUF_BUFG
    DSP48_X0Y49          DSP48E1                                      r  f1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.739 r  f1_reg/P[14]
                         net (fo=4, routed)           4.690    10.429    f1_reg_n_91
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[0]_P[35])
                                                      3.841    14.270 r  q_hat_dot_x_temp2/P[35]
                         net (fo=13, routed)          1.146    15.416    q_hat_dot_x_temp2_n_70
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016    17.432 r  q_hat_dot_x_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.434    q_hat_dot_x_temp0_n_106
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    18.952 r  q_hat_dot_x_temp0__0/P[35]
                         net (fo=33, routed)          2.163    21.115    q_hat_dot_x_temp0__0_n_70
    DSP48_X1Y43          DSP48E1                                      r  q_hat_dot_mag_sqr_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         1.577    24.999    clk_IBUF_BUFG
    DSP48_X1Y43          DSP48E1                                      r  q_hat_dot_mag_sqr_reg/CLK
                         clock pessimism              0.188    25.188    
                         clock uncertainty           -0.035    25.152    
    DSP48_X1Y43          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362    24.790    q_hat_dot_mag_sqr_reg
  -------------------------------------------------------------------
                         required time                         24.790    
                         arrival time                         -21.115    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 f1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            q_hat_dot_mag_sqr_reg/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.810ns  (logic 7.809ns (49.393%)  route 8.001ns (50.607%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 24.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         1.703     5.305    clk_IBUF_BUFG
    DSP48_X0Y49          DSP48E1                                      r  f1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.739 r  f1_reg/P[14]
                         net (fo=4, routed)           4.690    10.429    f1_reg_n_91
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[0]_P[35])
                                                      3.841    14.270 r  q_hat_dot_x_temp2/P[35]
                         net (fo=13, routed)          1.146    15.416    q_hat_dot_x_temp2_n_70
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016    17.432 r  q_hat_dot_x_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.434    q_hat_dot_x_temp0_n_106
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    18.952 r  q_hat_dot_x_temp0__0/P[35]
                         net (fo=33, routed)          2.163    21.115    q_hat_dot_x_temp0__0_n_70
    DSP48_X1Y43          DSP48E1                                      r  q_hat_dot_mag_sqr_reg/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         1.577    24.999    clk_IBUF_BUFG
    DSP48_X1Y43          DSP48E1                                      r  q_hat_dot_mag_sqr_reg/CLK
                         clock pessimism              0.188    25.188    
                         clock uncertainty           -0.035    25.152    
    DSP48_X1Y43          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362    24.790    q_hat_dot_mag_sqr_reg
  -------------------------------------------------------------------
                         required time                         24.790    
                         arrival time                         -21.115    
  -------------------------------------------------------------------
                         slack                                  3.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 start_quat_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            q_x_temp_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.465%)  route 0.252ns (60.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         0.546     1.465    clk_IBUF_BUFG
    SLICE_X50Y124        FDRE                                         r  start_quat_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.164     1.629 r  start_quat_int_reg/Q
                         net (fo=6, routed)           0.252     1.881    start_quat_int
    DSP48_X1Y49          DSP48E1                                      r  q_x_temp_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         0.903     2.068    clk_IBUF_BUFG
    DSP48_X1Y49          DSP48E1                                      r  q_x_temp_reg/CLK
                         clock pessimism             -0.250     1.818    
    DSP48_X1Y49          DSP48E1 (Hold_dsp48e1_CLK_CEP)
                                                     -0.004     1.814    q_x_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 FSM_onehot_acc_norm_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            FSM_onehot_acc_norm_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         0.558     1.477    clk_IBUF_BUFG
    SLICE_X37Y132        FDSE                                         r  FSM_onehot_acc_norm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y132        FDSE (Prop_fdse_C_Q)         0.141     1.618 r  FSM_onehot_acc_norm_state_reg[0]/Q
                         net (fo=2, routed)           0.068     1.686    FSM_onehot_acc_norm_state_reg_n_0_[0]
    SLICE_X37Y132        FDRE                                         r  FSM_onehot_acc_norm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         0.827     1.992    clk_IBUF_BUFG
    SLICE_X37Y132        FDRE                                         r  FSM_onehot_acc_norm_state_reg[1]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X37Y132        FDRE (Hold_fdre_C_D)         0.075     1.552    FSM_onehot_acc_norm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 q_x_norm_output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            q_x_temp_reg/C[29]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.453%)  route 0.199ns (58.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         0.549     1.468    clk_IBUF_BUFG
    SLICE_X57Y121        FDRE                                         r  q_x_norm_output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  q_x_norm_output_reg[11]/Q
                         net (fo=2, routed)           0.199     1.809    q_x_norm_output_OBUF[11]
    DSP48_X1Y49          DSP48E1                                      r  q_x_temp_reg/C[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         0.903     2.068    clk_IBUF_BUFG
    DSP48_X1Y49          DSP48E1                                      r  q_x_temp_reg/CLK
                         clock pessimism             -0.499     1.569    
    DSP48_X1Y49          DSP48E1 (Hold_dsp48e1_CLK_C[29])
                                                      0.096     1.665    q_x_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 q_x_norm_output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            q_x_temp_reg/C[30]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.070%)  route 0.202ns (58.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         0.549     1.468    clk_IBUF_BUFG
    SLICE_X57Y121        FDRE                                         r  q_x_norm_output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  q_x_norm_output_reg[12]/Q
                         net (fo=2, routed)           0.202     1.812    q_x_norm_output_OBUF[12]
    DSP48_X1Y49          DSP48E1                                      r  q_x_temp_reg/C[30]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         0.903     2.068    clk_IBUF_BUFG
    DSP48_X1Y49          DSP48E1                                      r  q_x_temp_reg/CLK
                         clock pessimism             -0.499     1.569    
    DSP48_X1Y49          DSP48E1 (Hold_dsp48e1_CLK_C[30])
                                                      0.096     1.665    q_x_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 invSqrtQuatNorm/y0_single_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            invSqrtQuatNorm/data_in_singleToFix_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.322%)  route 0.119ns (45.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         0.585     1.504    invSqrtQuatNorm/clk_IBUF_BUFG
    SLICE_X75Y132        FDRE                                         r  invSqrtQuatNorm/y0_single_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y132        FDRE (Prop_fdre_C_Q)         0.141     1.645 r  invSqrtQuatNorm/y0_single_reg[23]/Q
                         net (fo=1, routed)           0.119     1.764    invSqrtQuatNorm/y0_single__0[23]
    SLICE_X73Y132        FDRE                                         r  invSqrtQuatNorm/data_in_singleToFix_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         0.853     2.018    invSqrtQuatNorm/clk_IBUF_BUFG
    SLICE_X73Y132        FDRE                                         r  invSqrtQuatNorm/data_in_singleToFix_reg[23]/C
                         clock pessimism             -0.479     1.538    
    SLICE_X73Y132        FDRE (Hold_fdre_C_D)         0.072     1.610    invSqrtQuatNorm/data_in_singleToFix_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 invSqrtAccNorm/newt_raph_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            invSqrtAccNorm/newt_raph_inst/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         0.560     1.479    invSqrtAccNorm/newt_raph_inst/clk_IBUF_BUFG
    SLICE_X36Y135        FDSE                                         r  invSqrtAccNorm/newt_raph_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDSE (Prop_fdse_C_Q)         0.141     1.620 r  invSqrtAccNorm/newt_raph_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.089     1.709    invSqrtAccNorm/newt_raph_inst/FSM_onehot_state_reg_n_0_[0]
    SLICE_X36Y135        FDRE                                         r  invSqrtAccNorm/newt_raph_inst/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         0.830     1.995    invSqrtAccNorm/newt_raph_inst/clk_IBUF_BUFG
    SLICE_X36Y135        FDRE                                         r  invSqrtAccNorm/newt_raph_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X36Y135        FDRE (Hold_fdre_C_D)         0.075     1.554    invSqrtAccNorm/newt_raph_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 invSqrtQuatNorm/y0_single_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            invSqrtQuatNorm/data_in_singleToFix_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.530%)  route 0.118ns (45.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         0.586     1.505    invSqrtQuatNorm/clk_IBUF_BUFG
    SLICE_X75Y133        FDRE                                         r  invSqrtQuatNorm/y0_single_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y133        FDRE (Prop_fdre_C_Q)         0.141     1.646 r  invSqrtQuatNorm/y0_single_reg[25]/Q
                         net (fo=1, routed)           0.118     1.764    invSqrtQuatNorm/y0_single__0[25]
    SLICE_X73Y133        FDRE                                         r  invSqrtQuatNorm/data_in_singleToFix_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         0.854     2.019    invSqrtQuatNorm/clk_IBUF_BUFG
    SLICE_X73Y133        FDRE                                         r  invSqrtQuatNorm/data_in_singleToFix_reg[25]/C
                         clock pessimism             -0.479     1.539    
    SLICE_X73Y133        FDRE (Hold_fdre_C_D)         0.070     1.609    invSqrtQuatNorm/data_in_singleToFix_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 invSqrtQuatNorm/y0_single_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            invSqrtQuatNorm/data_in_singleToFix_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.530%)  route 0.118ns (45.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         0.586     1.505    invSqrtQuatNorm/clk_IBUF_BUFG
    SLICE_X75Y133        FDRE                                         r  invSqrtQuatNorm/y0_single_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y133        FDRE (Prop_fdre_C_Q)         0.141     1.646 r  invSqrtQuatNorm/y0_single_reg[27]/Q
                         net (fo=1, routed)           0.118     1.764    invSqrtQuatNorm/y0_single__0[27]
    SLICE_X73Y133        FDRE                                         r  invSqrtQuatNorm/data_in_singleToFix_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         0.854     2.019    invSqrtQuatNorm/clk_IBUF_BUFG
    SLICE_X73Y133        FDRE                                         r  invSqrtQuatNorm/data_in_singleToFix_reg[27]/C
                         clock pessimism             -0.479     1.539    
    SLICE_X73Y133        FDRE (Hold_fdre_C_D)         0.070     1.609    invSqrtQuatNorm/data_in_singleToFix_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 invSqrtQuatNorm/y0_single_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            invSqrtQuatNorm/data_in_singleToFix_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.322%)  route 0.119ns (45.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         0.587     1.506    invSqrtQuatNorm/clk_IBUF_BUFG
    SLICE_X75Y134        FDRE                                         r  invSqrtQuatNorm/y0_single_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y134        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  invSqrtQuatNorm/y0_single_reg[30]/Q
                         net (fo=1, routed)           0.119     1.766    invSqrtQuatNorm/y0_single__0[30]
    SLICE_X72Y134        FDRE                                         r  invSqrtQuatNorm/data_in_singleToFix_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         0.855     2.020    invSqrtQuatNorm/clk_IBUF_BUFG
    SLICE_X72Y134        FDRE                                         r  invSqrtQuatNorm/data_in_singleToFix_reg[30]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X72Y134        FDRE (Hold_fdre_C_D)         0.070     1.610    invSqrtQuatNorm/data_in_singleToFix_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 data_in_invSqrtGradErrNorm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            invSqrtErrGradNorm/data_in_fixToSingle_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         0.553     1.472    clk_IBUF_BUFG
    SLICE_X57Y132        FDRE                                         r  data_in_invSqrtGradErrNorm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y132        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  data_in_invSqrtGradErrNorm_reg[1]/Q
                         net (fo=1, routed)           0.108     1.722    invSqrtErrGradNorm/data_in_fixToSingle_reg[15]_0[1]
    SLICE_X56Y133        FDRE                                         r  invSqrtErrGradNorm/data_in_fixToSingle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=552, routed)         0.822     1.987    invSqrtErrGradNorm/clk_IBUF_BUFG
    SLICE_X56Y133        FDRE                                         r  invSqrtErrGradNorm/data_in_fixToSingle_reg[1]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X56Y133        FDRE (Hold_fdre_C_D)         0.076     1.563    invSqrtErrGradNorm/data_in_fixToSingle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y62    invSqrtErrGradNorm/newt_raph_inst/A_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y57    invSqrtAccNorm/newt_raph_inst/A_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y45    q_hat_dot_x_norm_rounded/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y44    q_hat_dot_y_norm_rounded/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y43    q_hat_dot_mag_sqr_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y39    q_hat_dot_z_norm_rounded/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y38    q_hat_dot_w_norm_rounded/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X0Y39    q_dot_y_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X0Y52    a_x_norm_rounded/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X0Y51    a_y_norm_rounded/CLK
Low Pulse Width   Fast    FDSE/C       n/a            0.500         15.000      14.500     SLICE_X37Y132  FSM_onehot_acc_norm_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         15.000      14.500     SLICE_X37Y132  FSM_onehot_acc_norm_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         15.000      14.500     SLICE_X37Y132  FSM_onehot_acc_norm_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         15.000      14.500     SLICE_X36Y132  FSM_onehot_acc_norm_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         15.000      14.500     SLICE_X36Y132  FSM_onehot_acc_norm_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         15.000      14.500     SLICE_X36Y132  FSM_onehot_acc_norm_state_reg[5]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         15.000      14.500     SLICE_X36Y132  FSM_onehot_acc_norm_state_reg[6]/C
Low Pulse Width   Slow    FDSE/C       n/a            0.500         15.000      14.500     SLICE_X58Y127  FSM_onehot_err_grad_norm_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.500         15.000      14.500     SLICE_X58Y127  FSM_onehot_err_grad_norm_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         15.000      14.500     SLICE_X58Y127  FSM_onehot_err_grad_norm_state_reg[1]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X37Y132  FSM_onehot_acc_norm_state_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X37Y132  FSM_onehot_acc_norm_state_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X37Y132  FSM_onehot_acc_norm_state_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y132  FSM_onehot_acc_norm_state_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y132  FSM_onehot_acc_norm_state_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y132  FSM_onehot_acc_norm_state_reg[5]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y132  FSM_onehot_acc_norm_state_reg[6]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y132  ready_out_invSqrtAccNorm_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y132  valid_in_invSqrtAccNorm_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X38Y132  data_in_invSqrtAccNorm_reg[0]/C



