###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         2225   # Number of WRITE/WRITEP commands
num_reads_done                 =       246405   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       210142   # Number of read row buffer hits
num_read_cmds                  =       246408   # Number of READ/READP commands
num_writes_done                =         2226   # Number of read requests issued
num_write_row_hits             =         1459   # Number of write row buffer hits
num_act_cmds                   =        37083   # Number of ACT commands
num_pre_cmds                   =        37064   # Number of PRE commands
num_ondemand_pres              =        19171   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8923905   # Cyles of rank active rank.0
rank_active_cycles.1           =      8476888   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1076095   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1523112   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       222819   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          804   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          134   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          119   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          165   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          303   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          744   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          736   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           48   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          133   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22635   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            8   # Write cmd latency (cycles)
write_latency[60-79]           =           17   # Write cmd latency (cycles)
write_latency[80-99]           =           51   # Write cmd latency (cycles)
write_latency[100-119]         =           59   # Write cmd latency (cycles)
write_latency[120-139]         =           85   # Write cmd latency (cycles)
write_latency[140-159]         =           48   # Write cmd latency (cycles)
write_latency[160-179]         =           54   # Write cmd latency (cycles)
write_latency[180-199]         =           33   # Write cmd latency (cycles)
write_latency[200-]            =         1868   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       142486   # Read request latency (cycles)
read_latency[40-59]            =        45024   # Read request latency (cycles)
read_latency[60-79]            =        25181   # Read request latency (cycles)
read_latency[80-99]            =         5693   # Read request latency (cycles)
read_latency[100-119]          =         4404   # Read request latency (cycles)
read_latency[120-139]          =         3073   # Read request latency (cycles)
read_latency[140-159]          =         1554   # Read request latency (cycles)
read_latency[160-179]          =         1409   # Read request latency (cycles)
read_latency[180-199]          =         1294   # Read request latency (cycles)
read_latency[200-]             =        16287   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.11072e+07   # Write energy
read_energy                    =  9.93517e+08   # Read energy
act_energy                     =  1.01459e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.16526e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.31094e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.56852e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.28958e+09   # Active standby energy rank.1
average_read_latency           =      68.9999   # Average read request latency (cycles)
average_interarrival           =      40.2188   # Average request interarrival latency (cycles)
total_energy                   =  1.39164e+10   # Total energy (pJ)
average_power                  =      1391.64   # Average power (mW)
average_bandwidth              =      2.12165   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4284   # Number of WRITE/WRITEP commands
num_reads_done                 =       256207   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       211120   # Number of read row buffer hits
num_read_cmds                  =       256213   # Number of READ/READP commands
num_writes_done                =         4290   # Number of read requests issued
num_write_row_hits             =         3143   # Number of write row buffer hits
num_act_cmds                   =        46307   # Number of ACT commands
num_pre_cmds                   =        46284   # Number of PRE commands
num_ondemand_pres              =        29002   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8667056   # Cyles of rank active rank.0
rank_active_cycles.1           =      8612155   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1332944   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1387845   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       234912   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          723   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          160   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          118   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          148   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          292   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          699   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          696   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           38   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          127   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22596   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =           11   # Write cmd latency (cycles)
write_latency[60-79]           =           19   # Write cmd latency (cycles)
write_latency[80-99]           =           69   # Write cmd latency (cycles)
write_latency[100-119]         =          102   # Write cmd latency (cycles)
write_latency[120-139]         =          100   # Write cmd latency (cycles)
write_latency[140-159]         =          141   # Write cmd latency (cycles)
write_latency[160-179]         =          134   # Write cmd latency (cycles)
write_latency[180-199]         =          112   # Write cmd latency (cycles)
write_latency[200-]            =         3591   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       140773   # Read request latency (cycles)
read_latency[40-59]            =        43553   # Read request latency (cycles)
read_latency[60-79]            =        31076   # Read request latency (cycles)
read_latency[80-99]            =         6821   # Read request latency (cycles)
read_latency[100-119]          =         5806   # Read request latency (cycles)
read_latency[120-139]          =         4327   # Read request latency (cycles)
read_latency[140-159]          =         1839   # Read request latency (cycles)
read_latency[160-179]          =         1592   # Read request latency (cycles)
read_latency[180-199]          =         1386   # Read request latency (cycles)
read_latency[200-]             =        19034   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.13857e+07   # Write energy
read_energy                    =  1.03305e+09   # Read energy
act_energy                     =  1.26696e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.39813e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.66166e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.40824e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.37398e+09   # Active standby energy rank.1
average_read_latency           =      72.4319   # Average read request latency (cycles)
average_interarrival           =      38.3864   # Average request interarrival latency (cycles)
total_energy                   =   1.3974e+10   # Total energy (pJ)
average_power                  =       1397.4   # Average power (mW)
average_bandwidth              =      2.22291   # Average bandwidth
