
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//printf_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401260 <.init>:
  401260:	stp	x29, x30, [sp, #-16]!
  401264:	mov	x29, sp
  401268:	bl	40221c <ferror@plt+0xc3c>
  40126c:	ldp	x29, x30, [sp], #16
  401270:	ret

Disassembly of section .plt:

0000000000401280 <mbrtowc@plt-0x20>:
  401280:	stp	x16, x30, [sp, #-16]!
  401284:	adrp	x16, 418000 <ferror@plt+0x16a20>
  401288:	ldr	x17, [x16, #4088]
  40128c:	add	x16, x16, #0xff8
  401290:	br	x17
  401294:	nop
  401298:	nop
  40129c:	nop

00000000004012a0 <mbrtowc@plt>:
  4012a0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4012a4:	ldr	x17, [x16]
  4012a8:	add	x16, x16, #0x0
  4012ac:	br	x17

00000000004012b0 <memcpy@plt>:
  4012b0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4012b4:	ldr	x17, [x16, #8]
  4012b8:	add	x16, x16, #0x8
  4012bc:	br	x17

00000000004012c0 <_exit@plt>:
  4012c0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4012c4:	ldr	x17, [x16, #16]
  4012c8:	add	x16, x16, #0x10
  4012cc:	br	x17

00000000004012d0 <strlen@plt>:
  4012d0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4012d4:	ldr	x17, [x16, #24]
  4012d8:	add	x16, x16, #0x18
  4012dc:	br	x17

00000000004012e0 <exit@plt>:
  4012e0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4012e4:	ldr	x17, [x16, #32]
  4012e8:	add	x16, x16, #0x20
  4012ec:	br	x17

00000000004012f0 <error@plt>:
  4012f0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4012f4:	ldr	x17, [x16, #40]
  4012f8:	add	x16, x16, #0x28
  4012fc:	br	x17

0000000000401300 <__cxa_atexit@plt>:
  401300:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401304:	ldr	x17, [x16, #48]
  401308:	add	x16, x16, #0x30
  40130c:	br	x17

0000000000401310 <lseek@plt>:
  401310:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401314:	ldr	x17, [x16, #56]
  401318:	add	x16, x16, #0x38
  40131c:	br	x17

0000000000401320 <__fpending@plt>:
  401320:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401324:	ldr	x17, [x16, #64]
  401328:	add	x16, x16, #0x40
  40132c:	br	x17

0000000000401330 <fileno@plt>:
  401330:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401334:	ldr	x17, [x16, #72]
  401338:	add	x16, x16, #0x48
  40133c:	br	x17

0000000000401340 <fclose@plt>:
  401340:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401344:	ldr	x17, [x16, #80]
  401348:	add	x16, x16, #0x50
  40134c:	br	x17

0000000000401350 <nl_langinfo@plt>:
  401350:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401354:	ldr	x17, [x16, #88]
  401358:	add	x16, x16, #0x58
  40135c:	br	x17

0000000000401360 <malloc@plt>:
  401360:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401364:	ldr	x17, [x16, #96]
  401368:	add	x16, x16, #0x60
  40136c:	br	x17

0000000000401370 <__strtol_internal@plt>:
  401370:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401374:	ldr	x17, [x16, #104]
  401378:	add	x16, x16, #0x68
  40137c:	br	x17

0000000000401380 <strncmp@plt>:
  401380:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401384:	ldr	x17, [x16, #112]
  401388:	add	x16, x16, #0x70
  40138c:	br	x17

0000000000401390 <bindtextdomain@plt>:
  401390:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401394:	ldr	x17, [x16, #120]
  401398:	add	x16, x16, #0x78
  40139c:	br	x17

00000000004013a0 <__libc_start_main@plt>:
  4013a0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4013a4:	ldr	x17, [x16, #128]
  4013a8:	add	x16, x16, #0x80
  4013ac:	br	x17

00000000004013b0 <__printf_chk@plt>:
  4013b0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4013b4:	ldr	x17, [x16, #136]
  4013b8:	add	x16, x16, #0x88
  4013bc:	br	x17

00000000004013c0 <memset@plt>:
  4013c0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4013c4:	ldr	x17, [x16, #144]
  4013c8:	add	x16, x16, #0x90
  4013cc:	br	x17

00000000004013d0 <__vfprintf_chk@plt>:
  4013d0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4013d4:	ldr	x17, [x16, #152]
  4013d8:	add	x16, x16, #0x98
  4013dc:	br	x17

00000000004013e0 <__strtoul_internal@plt>:
  4013e0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4013e4:	ldr	x17, [x16, #160]
  4013e8:	add	x16, x16, #0xa0
  4013ec:	br	x17

00000000004013f0 <calloc@plt>:
  4013f0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4013f4:	ldr	x17, [x16, #168]
  4013f8:	add	x16, x16, #0xa8
  4013fc:	br	x17

0000000000401400 <realloc@plt>:
  401400:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401404:	ldr	x17, [x16, #176]
  401408:	add	x16, x16, #0xb0
  40140c:	br	x17

0000000000401410 <strrchr@plt>:
  401410:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401414:	ldr	x17, [x16, #184]
  401418:	add	x16, x16, #0xb8
  40141c:	br	x17

0000000000401420 <__gmon_start__@plt>:
  401420:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401424:	ldr	x17, [x16, #192]
  401428:	add	x16, x16, #0xc0
  40142c:	br	x17

0000000000401430 <abort@plt>:
  401430:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401434:	ldr	x17, [x16, #200]
  401438:	add	x16, x16, #0xc8
  40143c:	br	x17

0000000000401440 <mbsinit@plt>:
  401440:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401444:	ldr	x17, [x16, #208]
  401448:	add	x16, x16, #0xd0
  40144c:	br	x17

0000000000401450 <__overflow@plt>:
  401450:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401454:	ldr	x17, [x16, #216]
  401458:	add	x16, x16, #0xd8
  40145c:	br	x17

0000000000401460 <memcmp@plt>:
  401460:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401464:	ldr	x17, [x16, #224]
  401468:	add	x16, x16, #0xe0
  40146c:	br	x17

0000000000401470 <textdomain@plt>:
  401470:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401474:	ldr	x17, [x16, #232]
  401478:	add	x16, x16, #0xe8
  40147c:	br	x17

0000000000401480 <__fprintf_chk@plt>:
  401480:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401484:	ldr	x17, [x16, #240]
  401488:	add	x16, x16, #0xf0
  40148c:	br	x17

0000000000401490 <strcmp@plt>:
  401490:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401494:	ldr	x17, [x16, #248]
  401498:	add	x16, x16, #0xf8
  40149c:	br	x17

00000000004014a0 <iconv@plt>:
  4014a0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4014a4:	ldr	x17, [x16, #256]
  4014a8:	add	x16, x16, #0x100
  4014ac:	br	x17

00000000004014b0 <__ctype_b_loc@plt>:
  4014b0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4014b4:	ldr	x17, [x16, #264]
  4014b8:	add	x16, x16, #0x108
  4014bc:	br	x17

00000000004014c0 <uselocale@plt>:
  4014c0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4014c4:	ldr	x17, [x16, #272]
  4014c8:	add	x16, x16, #0x110
  4014cc:	br	x17

00000000004014d0 <fseeko@plt>:
  4014d0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4014d4:	ldr	x17, [x16, #280]
  4014d8:	add	x16, x16, #0x118
  4014dc:	br	x17

00000000004014e0 <strtold@plt>:
  4014e0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4014e4:	ldr	x17, [x16, #288]
  4014e8:	add	x16, x16, #0x120
  4014ec:	br	x17

00000000004014f0 <free@plt>:
  4014f0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4014f4:	ldr	x17, [x16, #296]
  4014f8:	add	x16, x16, #0x128
  4014fc:	br	x17

0000000000401500 <__ctype_get_mb_cur_max@plt>:
  401500:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401504:	ldr	x17, [x16, #304]
  401508:	add	x16, x16, #0x130
  40150c:	br	x17

0000000000401510 <mempcpy@plt>:
  401510:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401514:	ldr	x17, [x16, #312]
  401518:	add	x16, x16, #0x138
  40151c:	br	x17

0000000000401520 <strchr@plt>:
  401520:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401524:	ldr	x17, [x16, #320]
  401528:	add	x16, x16, #0x140
  40152c:	br	x17

0000000000401530 <fwrite@plt>:
  401530:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401534:	ldr	x17, [x16, #328]
  401538:	add	x16, x16, #0x148
  40153c:	br	x17

0000000000401540 <fflush@plt>:
  401540:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401544:	ldr	x17, [x16, #336]
  401548:	add	x16, x16, #0x150
  40154c:	br	x17

0000000000401550 <iconv_open@plt>:
  401550:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401554:	ldr	x17, [x16, #344]
  401558:	add	x16, x16, #0x158
  40155c:	br	x17

0000000000401560 <dcgettext@plt>:
  401560:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401564:	ldr	x17, [x16, #352]
  401568:	add	x16, x16, #0x160
  40156c:	br	x17

0000000000401570 <fputs_unlocked@plt>:
  401570:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401574:	ldr	x17, [x16, #360]
  401578:	add	x16, x16, #0x168
  40157c:	br	x17

0000000000401580 <__freading@plt>:
  401580:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401584:	ldr	x17, [x16, #368]
  401588:	add	x16, x16, #0x170
  40158c:	br	x17

0000000000401590 <iswprint@plt>:
  401590:	adrp	x16, 419000 <ferror@plt+0x17a20>
  401594:	ldr	x17, [x16, #376]
  401598:	add	x16, x16, #0x178
  40159c:	br	x17

00000000004015a0 <__errno_location@plt>:
  4015a0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4015a4:	ldr	x17, [x16, #384]
  4015a8:	add	x16, x16, #0x180
  4015ac:	br	x17

00000000004015b0 <getenv@plt>:
  4015b0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4015b4:	ldr	x17, [x16, #392]
  4015b8:	add	x16, x16, #0x188
  4015bc:	br	x17

00000000004015c0 <newlocale@plt>:
  4015c0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4015c4:	ldr	x17, [x16, #400]
  4015c8:	add	x16, x16, #0x190
  4015cc:	br	x17

00000000004015d0 <setlocale@plt>:
  4015d0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4015d4:	ldr	x17, [x16, #408]
  4015d8:	add	x16, x16, #0x198
  4015dc:	br	x17

00000000004015e0 <ferror@plt>:
  4015e0:	adrp	x16, 419000 <ferror@plt+0x17a20>
  4015e4:	ldr	x17, [x16, #416]
  4015e8:	add	x16, x16, #0x1a0
  4015ec:	br	x17

Disassembly of section .text:

00000000004015f0 <.text>:
  4015f0:	stp	x29, x30, [sp, #-432]!
  4015f4:	mov	x29, sp
  4015f8:	stp	x21, x22, [sp, #32]
  4015fc:	mov	w22, w0
  401600:	ldr	x0, [x1]
  401604:	stp	x19, x20, [sp, #16]
  401608:	mov	x19, x1
  40160c:	adrp	x20, 405000 <ferror@plt+0x3a20>
  401610:	add	x20, x20, #0xd80
  401614:	bl	402f28 <ferror@plt+0x1948>
  401618:	adrp	x0, 405000 <ferror@plt+0x3a20>
  40161c:	add	x0, x0, #0xfc0
  401620:	mov	x1, x0
  401624:	str	x0, [sp, #152]
  401628:	mov	w0, #0x6                   	// #6
  40162c:	bl	4015d0 <setlocale@plt>
  401630:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401634:	add	x1, x1, #0x608
  401638:	mov	x0, x20
  40163c:	bl	401390 <bindtextdomain@plt>
  401640:	mov	x0, x20
  401644:	bl	401470 <textdomain@plt>
  401648:	adrp	x0, 402000 <ferror@plt+0xa20>
  40164c:	add	x0, x0, #0xe48
  401650:	bl	405d30 <ferror@plt+0x4750>
  401654:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401658:	str	wzr, [x0, #580]
  40165c:	adrp	x0, 406000 <ferror@plt+0x4a20>
  401660:	add	x0, x0, #0x620
  401664:	bl	4015b0 <getenv@plt>
  401668:	adrp	x1, 419000 <ferror@plt+0x17a20>
  40166c:	add	x1, x1, #0x244
  401670:	cmp	x0, #0x0
  401674:	cset	w0, ne  // ne = any
  401678:	cmp	w22, #0x2
  40167c:	strb	w0, [x1, #4]
  401680:	b.eq	401c10 <ferror@plt+0x630>  // b.none
  401684:	stp	x23, x24, [sp, #48]
  401688:	cmp	w22, #0x1
  40168c:	stp	x25, x26, [sp, #64]
  401690:	stp	x27, x28, [sp, #80]
  401694:	b.gt	4016c4 <ferror@plt+0xe4>
  401698:	mov	w2, #0x5                   	// #5
  40169c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4016a0:	mov	x0, #0x0                   	// #0
  4016a4:	add	x1, x1, #0x660
  4016a8:	bl	401560 <dcgettext@plt>
  4016ac:	mov	x2, x0
  4016b0:	mov	w1, #0x0                   	// #0
  4016b4:	mov	w0, #0x0                   	// #0
  4016b8:	bl	4012f0 <error@plt>
  4016bc:	mov	w0, #0x1                   	// #1
  4016c0:	bl	402a30 <ferror@plt+0x1450>
  4016c4:	ldr	x0, [x19, #8]
  4016c8:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4016cc:	add	x1, x1, #0x658
  4016d0:	bl	401490 <strcmp@plt>
  4016d4:	cbnz	w0, 4016e0 <ferror@plt+0x100>
  4016d8:	sub	w22, w22, #0x1
  4016dc:	add	x19, x19, #0x8
  4016e0:	ldr	x0, [x19, #8]
  4016e4:	str	x0, [sp, #144]
  4016e8:	sub	w22, w22, #0x2
  4016ec:	add	x24, x19, #0x10
  4016f0:	ldr	x23, [sp, #144]
  4016f4:	ldrb	w1, [x23]
  4016f8:	cbz	w1, 4017bc <ferror@plt+0x1dc>
  4016fc:	nop
  401700:	str	wzr, [sp, #116]
  401704:	mov	x21, x24
  401708:	str	wzr, [sp, #132]
  40170c:	mov	w19, w22
  401710:	cmp	w1, #0x25
  401714:	b.eq	40175c <ferror@plt+0x17c>  // b.none
  401718:	cmp	w1, #0x5c
  40171c:	b.eq	40183c <ferror@plt+0x25c>  // b.none
  401720:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401724:	add	x20, x23, #0x1
  401728:	mov	x27, x23
  40172c:	ldr	x0, [x0, #560]
  401730:	ldp	x2, x3, [x0, #40]
  401734:	cmp	x2, x3
  401738:	b.cs	401834 <ferror@plt+0x254>  // b.hs, b.nlast
  40173c:	add	x3, x2, #0x1
  401740:	str	x3, [x0, #40]
  401744:	strb	w1, [x2]
  401748:	ldrb	w1, [x27, #1]
  40174c:	cbz	w1, 401798 <ferror@plt+0x1b8>
  401750:	mov	x23, x20
  401754:	cmp	w1, #0x25
  401758:	b.ne	401718 <ferror@plt+0x138>  // b.any
  40175c:	ldrb	w26, [x23, #1]
  401760:	add	x27, x23, #0x1
  401764:	add	x20, x23, #0x2
  401768:	cmp	w26, #0x25
  40176c:	b.eq	401820 <ferror@plt+0x240>  // b.none
  401770:	cmp	w26, #0x62
  401774:	b.eq	401874 <ferror@plt+0x294>  // b.none
  401778:	cmp	w26, #0x71
  40177c:	b.ne	4018e4 <ferror@plt+0x304>  // b.any
  401780:	cbnz	w19, 401854 <ferror@plt+0x274>
  401784:	ldrb	w1, [x23, #2]
  401788:	cbz	w1, 4017f8 <ferror@plt+0x218>
  40178c:	mov	x23, x20
  401790:	mov	w19, #0x0                   	// #0
  401794:	b	401754 <ferror@plt+0x174>
  401798:	sub	w22, w22, w19
  40179c:	cmp	w22, #0x0
  4017a0:	ccmp	w19, #0x0, #0x4, gt
  4017a4:	add	x24, x24, w22, sxtw #3
  4017a8:	b.le	4017c0 <ferror@plt+0x1e0>
  4017ac:	ldr	x23, [sp, #144]
  4017b0:	mov	w22, w19
  4017b4:	ldrb	w1, [x23]
  4017b8:	cbnz	w1, 401700 <ferror@plt+0x120>
  4017bc:	mov	w19, w22
  4017c0:	cbz	w19, 4017f8 <ferror@plt+0x218>
  4017c4:	mov	w2, #0x5                   	// #5
  4017c8:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4017cc:	mov	x0, #0x0                   	// #0
  4017d0:	add	x1, x1, #0x6c8
  4017d4:	bl	401560 <dcgettext@plt>
  4017d8:	mov	x19, x0
  4017dc:	ldr	x0, [x24]
  4017e0:	bl	404a38 <ferror@plt+0x3458>
  4017e4:	mov	x3, x0
  4017e8:	mov	x2, x19
  4017ec:	mov	w1, #0x0                   	// #0
  4017f0:	mov	w0, #0x0                   	// #0
  4017f4:	bl	4012f0 <error@plt>
  4017f8:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4017fc:	ldp	x23, x24, [sp, #48]
  401800:	ldp	x25, x26, [sp, #64]
  401804:	ldp	x27, x28, [sp, #80]
  401808:	ldr	w20, [x0, #580]
  40180c:	mov	w0, w20
  401810:	ldp	x19, x20, [sp, #16]
  401814:	ldp	x21, x22, [sp, #32]
  401818:	ldp	x29, x30, [sp], #432
  40181c:	ret
  401820:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401824:	ldr	x0, [x0, #560]
  401828:	ldp	x2, x3, [x0, #40]
  40182c:	cmp	x2, x3
  401830:	b.cc	40173c <ferror@plt+0x15c>  // b.lo, b.ul, b.last
  401834:	bl	401450 <__overflow@plt>
  401838:	b	401748 <ferror@plt+0x168>
  40183c:	mov	x0, x23
  401840:	mov	w1, #0x0                   	// #0
  401844:	bl	4022d8 <ferror@plt+0xcf8>
  401848:	add	x27, x23, w0, sxtw
  40184c:	add	x20, x27, #0x1
  401850:	b	401748 <ferror@plt+0x168>
  401854:	ldr	x1, [x21], #8
  401858:	mov	w0, #0x3                   	// #3
  40185c:	sub	w19, w19, #0x1
  401860:	bl	4047f0 <ferror@plt+0x3210>
  401864:	adrp	x1, 419000 <ferror@plt+0x17a20>
  401868:	ldr	x1, [x1, #560]
  40186c:	bl	401570 <fputs_unlocked@plt>
  401870:	b	401748 <ferror@plt+0x168>
  401874:	cbz	w19, 401784 <ferror@plt+0x1a4>
  401878:	ldr	x28, [x21]
  40187c:	adrp	x23, 419000 <ferror@plt+0x17a20>
  401880:	ldrb	w1, [x28]
  401884:	cbnz	w1, 4018b4 <ferror@plt+0x2d4>
  401888:	b	4018d8 <ferror@plt+0x2f8>
  40188c:	ldr	x0, [x23, #560]
  401890:	ldp	x2, x3, [x0, #40]
  401894:	cmp	x2, x3
  401898:	b.cs	401c00 <ferror@plt+0x620>  // b.hs, b.nlast
  40189c:	add	x3, x2, #0x1
  4018a0:	str	x3, [x0, #40]
  4018a4:	strb	w1, [x2]
  4018a8:	ldrb	w1, [x28, #1]
  4018ac:	add	x28, x28, #0x1
  4018b0:	cbz	w1, 4018d8 <ferror@plt+0x2f8>
  4018b4:	cmp	w1, #0x5c
  4018b8:	b.ne	40188c <ferror@plt+0x2ac>  // b.any
  4018bc:	mov	x0, x28
  4018c0:	mov	w1, #0x1                   	// #1
  4018c4:	bl	4022d8 <ferror@plt+0xcf8>
  4018c8:	add	x28, x28, w0, sxtw
  4018cc:	add	x28, x28, #0x1
  4018d0:	ldrb	w1, [x28]
  4018d4:	cbnz	w1, 4018b4 <ferror@plt+0x2d4>
  4018d8:	add	x21, x21, #0x8
  4018dc:	sub	w19, w19, #0x1
  4018e0:	b	401748 <ferror@plt+0x168>
  4018e4:	mov	w1, #0x0                   	// #0
  4018e8:	add	x0, sp, #0xb0
  4018ec:	mov	x2, #0x100                 	// #256
  4018f0:	bl	4013c0 <memset@plt>
  4018f4:	mov	w0, #0x1                   	// #1
  4018f8:	mov	w8, #0x1                   	// #1
  4018fc:	mov	w10, #0x101                 	// #257
  401900:	mov	w6, #0x1010101             	// #16843009
  401904:	mov	w4, w8
  401908:	mov	w5, w8
  40190c:	mov	w9, #0x0                   	// #0
  401910:	mov	w1, #0x0                   	// #0
  401914:	mov	w7, #0x0                   	// #0
  401918:	mov	x28, #0x1                   	// #1
  40191c:	strb	w0, [sp, #241]
  401920:	strb	w0, [sp, #245]
  401924:	strh	w10, [sp, #246]
  401928:	strb	w0, [sp, #264]
  40192c:	strb	w0, [sp, #273]
  401930:	strb	w0, [sp, #275]
  401934:	str	w6, [sp, #276]
  401938:	strb	w0, [sp, #281]
  40193c:	strb	w0, [sp, #287]
  401940:	strb	w0, [sp, #291]
  401944:	strb	w0, [sp, #293]
  401948:	strb	w0, [sp, #296]
  40194c:	b	401978 <ferror@plt+0x398>
  401950:	cmp	w26, #0x23
  401954:	b.eq	401bd4 <ferror@plt+0x5f4>  // b.none
  401958:	cmp	w26, #0x27
  40195c:	b.ne	4019ac <ferror@plt+0x3cc>  // b.any
  401960:	mov	w1, #0x1                   	// #1
  401964:	mov	w7, w1
  401968:	mov	w4, #0x0                   	// #0
  40196c:	mov	w5, #0x0                   	// #0
  401970:	add	x28, x28, #0x1
  401974:	ldrb	w26, [x23, x28]
  401978:	cmp	w26, #0x2b
  40197c:	add	x6, x28, x23
  401980:	b.eq	401970 <ferror@plt+0x390>  // b.none
  401984:	b.ls	401950 <ferror@plt+0x370>  // b.plast
  401988:	cmp	w26, #0x30
  40198c:	b.eq	401bf4 <ferror@plt+0x614>  // b.none
  401990:	cmp	w26, #0x49
  401994:	b.ne	401be8 <ferror@plt+0x608>  // b.any
  401998:	mov	w1, #0x1                   	// #1
  40199c:	mov	w4, #0x0                   	// #0
  4019a0:	mov	w7, w1
  4019a4:	mov	w5, #0x0                   	// #0
  4019a8:	b	401970 <ferror@plt+0x390>
  4019ac:	cmp	w26, #0x20
  4019b0:	b.eq	401970 <ferror@plt+0x390>  // b.none
  4019b4:	cbz	w7, 4019c0 <ferror@plt+0x3e0>
  4019b8:	strb	w5, [sp, #264]
  4019bc:	strb	w5, [sp, #296]
  4019c0:	cbz	w1, 4019c8 <ferror@plt+0x3e8>
  4019c4:	strb	w4, [sp, #291]
  4019c8:	cbz	w7, 401c08 <ferror@plt+0x628>
  4019cc:	strb	w5, [sp, #245]
  4019d0:	strb	w5, [sp, #277]
  4019d4:	strb	w5, [sp, #287]
  4019d8:	cbz	w1, 4019e4 <ferror@plt+0x404>
  4019dc:	strb	w4, [sp, #275]
  4019e0:	cbz	w7, 4019ec <ferror@plt+0x40c>
  4019e4:	strb	w5, [sp, #241]
  4019e8:	strb	w5, [sp, #273]
  4019ec:	cbz	w9, 4019fc <ferror@plt+0x41c>
  4019f0:	strb	w8, [sp, #276]
  4019f4:	strb	w8, [sp, #281]
  4019f8:	strb	w8, [sp, #293]
  4019fc:	add	x27, x6, #0x1
  401a00:	cmp	w26, #0x2a
  401a04:	mov	x0, x27
  401a08:	b.ne	401e60 <ferror@plt+0x880>  // b.any
  401a0c:	add	x28, x28, #0x1
  401a10:	cbnz	w19, 401ef0 <ferror@plt+0x910>
  401a14:	ldrb	w26, [x6, #1]
  401a18:	add	x20, x6, #0x2
  401a1c:	mov	w0, #0x1                   	// #1
  401a20:	str	wzr, [sp, #116]
  401a24:	str	w0, [sp, #136]
  401a28:	cmp	w26, #0x2e
  401a2c:	b.ne	401e58 <ferror@plt+0x878>  // b.any
  401a30:	ldrb	w26, [x27, #1]
  401a34:	strb	wzr, [sp, #275]
  401a38:	cmp	w26, #0x2a
  401a3c:	b.ne	401ea0 <ferror@plt+0x8c0>  // b.any
  401a40:	add	x28, x28, #0x2
  401a44:	add	x25, x27, #0x2
  401a48:	cbz	w19, 401f7c <ferror@plt+0x99c>
  401a4c:	ldr	x0, [x21]
  401a50:	bl	402980 <ferror@plt+0x13a0>
  401a54:	mov	x26, x0
  401a58:	tbnz	x0, #63, 401f98 <ferror@plt+0x9b8>
  401a5c:	mov	x0, #0x7fffffff            	// #2147483647
  401a60:	cmp	x26, x0
  401a64:	b.gt	4021ac <ferror@plt+0xbcc>
  401a68:	str	w26, [sp, #132]
  401a6c:	ldrb	w26, [x27, #2]
  401a70:	add	x20, x27, #0x3
  401a74:	add	x21, x21, #0x8
  401a78:	sub	w19, w19, #0x1
  401a7c:	mov	x27, x25
  401a80:	mov	w0, #0x1                   	// #1
  401a84:	str	w0, [sp, #140]
  401a88:	and	w1, w26, #0xfffffffd
  401a8c:	and	w0, w26, #0xffffffdf
  401a90:	cmp	w1, #0x68
  401a94:	mov	w1, #0x4c                  	// #76
  401a98:	ccmp	w0, w1, #0x4, ne  // ne = any
  401a9c:	mov	w0, #0x7a                  	// #122
  401aa0:	cset	w1, eq  // eq = none
  401aa4:	cmp	w26, #0x74
  401aa8:	ccmp	w26, w0, #0x4, ne  // ne = any
  401aac:	csinc	w1, w1, wzr, ne  // ne = any
  401ab0:	cbz	w1, 401ae8 <ferror@plt+0x508>
  401ab4:	mov	w6, #0x68                  	// #104
  401ab8:	mov	x20, x27
  401abc:	ldrb	w26, [x27, #1]!
  401ac0:	and	w4, w26, #0xffffffdf
  401ac4:	and	w1, w26, #0xfffffffd
  401ac8:	cmp	w4, #0x4c
  401acc:	ccmp	w1, w6, #0x4, ne  // ne = any
  401ad0:	cset	w1, eq  // eq = none
  401ad4:	cmp	w26, #0x74
  401ad8:	ccmp	w26, w0, #0x4, ne  // ne = any
  401adc:	csinc	w1, w1, wzr, ne  // ne = any
  401ae0:	cbnz	w1, 401ab8 <ferror@plt+0x4d8>
  401ae4:	add	x20, x20, #0x2
  401ae8:	add	x0, sp, #0xb0
  401aec:	ldrb	w0, [x0, w26, sxtw]
  401af0:	cbz	w0, 40214c <ferror@plt+0xb6c>
  401af4:	ldr	x25, [sp, #152]
  401af8:	cbz	w19, 401b04 <ferror@plt+0x524>
  401afc:	ldr	x25, [x21], #8
  401b00:	sub	w19, w19, #0x1
  401b04:	sub	w4, w26, #0x41
  401b08:	and	w4, w4, #0xff
  401b0c:	cmp	w4, #0x37
  401b10:	b.hi	401f38 <ferror@plt+0x958>  // b.pmore
  401b14:	mov	x0, #0x1                   	// #1
  401b18:	mov	x1, #0x71                  	// #113
  401b1c:	movk	x1, #0x71, lsl #32
  401b20:	lsl	x4, x0, x4
  401b24:	tst	x4, x1
  401b28:	b.ne	401c64 <ferror@plt+0x684>  // b.any
  401b2c:	mov	x1, #0x800000              	// #8388608
  401b30:	mov	x6, x23
  401b34:	movk	x1, #0x4108, lsl #32
  401b38:	movk	x1, #0x90, lsl #48
  401b3c:	ands	x4, x4, x1
  401b40:	b.ne	401c74 <ferror@plt+0x694>  // b.any
  401b44:	add	x0, x28, #0x2
  401b48:	str	x4, [sp, #96]
  401b4c:	add	x0, x0, x4
  401b50:	str	x6, [sp, #120]
  401b54:	bl	4053b0 <ferror@plt+0x3dd0>
  401b58:	mov	x1, x23
  401b5c:	mov	x2, x28
  401b60:	mov	x23, x0
  401b64:	bl	401510 <mempcpy@plt>
  401b68:	ldr	x4, [sp, #96]
  401b6c:	ldr	x6, [sp, #120]
  401b70:	mov	x2, x4
  401b74:	mov	x1, x6
  401b78:	bl	401510 <mempcpy@plt>
  401b7c:	strb	w26, [x0]
  401b80:	strb	wzr, [x0, #1]
  401b84:	cmp	w26, #0x67
  401b88:	b.hi	401c84 <ferror@plt+0x6a4>  // b.pmore
  401b8c:	cmp	w26, #0x64
  401b90:	b.hi	401d88 <ferror@plt+0x7a8>  // b.pmore
  401b94:	cmp	w26, #0x63
  401b98:	b.eq	401f44 <ferror@plt+0x964>  // b.none
  401b9c:	cmp	w26, #0x64
  401ba0:	b.ne	401d74 <ferror@plt+0x794>  // b.any
  401ba4:	mov	x0, x25
  401ba8:	bl	402980 <ferror@plt+0x13a0>
  401bac:	ldr	w1, [sp, #136]
  401bb0:	cbnz	w1, 401fa4 <ferror@plt+0x9c4>
  401bb4:	ldr	w1, [sp, #140]
  401bb8:	cbnz	w1, 40206c <ferror@plt+0xa8c>
  401bbc:	mov	x1, x0
  401bc0:	mov	x0, x23
  401bc4:	bl	4056f8 <ferror@plt+0x4118>
  401bc8:	mov	x0, x23
  401bcc:	bl	4014f0 <free@plt>
  401bd0:	b	401748 <ferror@plt+0x168>
  401bd4:	mov	w9, #0x1                   	// #1
  401bd8:	mov	w8, #0x0                   	// #0
  401bdc:	mov	w1, w9
  401be0:	mov	w4, #0x0                   	// #0
  401be4:	b	401970 <ferror@plt+0x390>
  401be8:	cmp	w26, #0x2d
  401bec:	b.eq	401970 <ferror@plt+0x390>  // b.none
  401bf0:	b	4019b4 <ferror@plt+0x3d4>
  401bf4:	mov	w1, #0x1                   	// #1
  401bf8:	mov	w4, #0x0                   	// #0
  401bfc:	b	401970 <ferror@plt+0x390>
  401c00:	bl	401450 <__overflow@plt>
  401c04:	b	4018a8 <ferror@plt+0x2c8>
  401c08:	cbnz	w1, 4019dc <ferror@plt+0x3fc>
  401c0c:	b	4019ec <ferror@plt+0x40c>
  401c10:	ldr	x21, [x19, #8]
  401c14:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401c18:	add	x1, x1, #0x630
  401c1c:	mov	x0, x21
  401c20:	bl	401490 <strcmp@plt>
  401c24:	cbz	w0, 4021bc <ferror@plt+0xbdc>
  401c28:	mov	x0, x21
  401c2c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401c30:	add	x1, x1, #0x638
  401c34:	bl	401490 <strcmp@plt>
  401c38:	mov	w20, w0
  401c3c:	cbz	w0, 4020b8 <ferror@plt+0xad8>
  401c40:	adrp	x1, 406000 <ferror@plt+0x4a20>
  401c44:	mov	x0, x21
  401c48:	add	x1, x1, #0x658
  401c4c:	stp	x23, x24, [sp, #48]
  401c50:	stp	x25, x26, [sp, #64]
  401c54:	stp	x27, x28, [sp, #80]
  401c58:	bl	401490 <strcmp@plt>
  401c5c:	cbnz	w0, 4016e0 <ferror@plt+0x100>
  401c60:	b	401698 <ferror@plt+0xb8>
  401c64:	adrp	x6, 406000 <ferror@plt+0x4a20>
  401c68:	mov	x4, x0
  401c6c:	add	x6, x6, #0x5f8
  401c70:	b	401b44 <ferror@plt+0x564>
  401c74:	adrp	x6, 406000 <ferror@plt+0x4a20>
  401c78:	mov	x4, x0
  401c7c:	add	x6, x6, #0x600
  401c80:	b	401b44 <ferror@plt+0x564>
  401c84:	cmp	w26, #0x73
  401c88:	b.eq	401f5c <ferror@plt+0x97c>  // b.none
  401c8c:	b.ls	401cfc <ferror@plt+0x71c>  // b.plast
  401c90:	cmp	w26, #0x75
  401c94:	b.eq	401ca0 <ferror@plt+0x6c0>  // b.none
  401c98:	cmp	w26, #0x78
  401c9c:	b.ne	401bc8 <ferror@plt+0x5e8>  // b.any
  401ca0:	ldrb	w0, [x25]
  401ca4:	mov	w1, #0x27                  	// #39
  401ca8:	cmp	w0, #0x22
  401cac:	ccmp	w0, w1, #0x4, ne  // ne = any
  401cb0:	b.ne	401d20 <ferror@plt+0x740>  // b.any
  401cb4:	nop
  401cb8:	ldrb	w4, [x25, #1]
  401cbc:	cbz	w4, 401d20 <ferror@plt+0x740>
  401cc0:	ldrb	w0, [x25, #2]
  401cc4:	and	x26, x4, #0xff
  401cc8:	cbz	w0, 401cdc <ferror@plt+0x6fc>
  401ccc:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401cd0:	add	x0, x0, #0x244
  401cd4:	ldrb	w0, [x0, #4]
  401cd8:	cbz	w0, 4020ec <ferror@plt+0xb0c>
  401cdc:	ldr	w0, [sp, #136]
  401ce0:	cbnz	w0, 401d58 <ferror@plt+0x778>
  401ce4:	ldr	w0, [sp, #140]
  401ce8:	cbnz	w0, 402014 <ferror@plt+0xa34>
  401cec:	mov	x1, x26
  401cf0:	mov	x0, x23
  401cf4:	bl	4056f8 <ferror@plt+0x4118>
  401cf8:	b	401bc8 <ferror@plt+0x5e8>
  401cfc:	cmp	w26, #0x69
  401d00:	b.eq	401ba4 <ferror@plt+0x5c4>  // b.none
  401d04:	cmp	w26, #0x6f
  401d08:	b.ne	401bc8 <ferror@plt+0x5e8>  // b.any
  401d0c:	ldrb	w0, [x25]
  401d10:	mov	w1, #0x27                  	// #39
  401d14:	cmp	w0, #0x22
  401d18:	ccmp	w0, w1, #0x4, ne  // ne = any
  401d1c:	b.eq	401cb8 <ferror@plt+0x6d8>  // b.none
  401d20:	bl	4015a0 <__errno_location@plt>
  401d24:	mov	x4, x0
  401d28:	add	x1, sp, #0xa8
  401d2c:	mov	w3, #0x0                   	// #0
  401d30:	mov	w2, #0x0                   	// #0
  401d34:	mov	x0, x25
  401d38:	str	wzr, [x4]
  401d3c:	bl	4013e0 <__strtoul_internal@plt>
  401d40:	mov	x26, x0
  401d44:	ldr	x1, [sp, #168]
  401d48:	mov	x0, x25
  401d4c:	bl	402888 <ferror@plt+0x12a8>
  401d50:	ldr	w0, [sp, #136]
  401d54:	cbz	w0, 401ce4 <ferror@plt+0x704>
  401d58:	ldr	w0, [sp, #140]
  401d5c:	cbnz	w0, 40203c <ferror@plt+0xa5c>
  401d60:	ldr	w1, [sp, #116]
  401d64:	mov	x2, x26
  401d68:	mov	x0, x23
  401d6c:	bl	4056f8 <ferror@plt+0x4118>
  401d70:	b	401bc8 <ferror@plt+0x5e8>
  401d74:	cmp	w26, #0x58
  401d78:	b.eq	401ca0 <ferror@plt+0x6c0>  // b.none
  401d7c:	b.ls	401de0 <ferror@plt+0x800>  // b.plast
  401d80:	cmp	w26, #0x61
  401d84:	b.ne	401bc8 <ferror@plt+0x5e8>  // b.any
  401d88:	ldrb	w0, [x25]
  401d8c:	mov	w1, #0x27                  	// #39
  401d90:	cmp	w0, #0x22
  401d94:	ccmp	w0, w1, #0x4, ne  // ne = any
  401d98:	b.ne	401e0c <ferror@plt+0x82c>  // b.any
  401d9c:	nop
  401da0:	ldrb	w0, [x25, #1]
  401da4:	cbz	w0, 401e0c <ferror@plt+0x82c>
  401da8:	bl	405c40 <ferror@plt+0x4660>
  401dac:	ldrb	w0, [x25, #2]
  401db0:	cbz	w0, 401dc4 <ferror@plt+0x7e4>
  401db4:	adrp	x0, 419000 <ferror@plt+0x17a20>
  401db8:	add	x0, x0, #0x244
  401dbc:	ldrb	w0, [x0, #4]
  401dc0:	cbz	w0, 402118 <ferror@plt+0xb38>
  401dc4:	ldr	w0, [sp, #136]
  401dc8:	cbnz	w0, 401e40 <ferror@plt+0x860>
  401dcc:	ldr	w0, [sp, #140]
  401dd0:	cbnz	w0, 402080 <ferror@plt+0xaa0>
  401dd4:	mov	x0, x23
  401dd8:	bl	4056f8 <ferror@plt+0x4118>
  401ddc:	b	401bc8 <ferror@plt+0x5e8>
  401de0:	cmp	w26, #0x41
  401de4:	b.eq	401d88 <ferror@plt+0x7a8>  // b.none
  401de8:	sub	w3, w26, #0x45
  401dec:	and	w3, w3, #0xff
  401df0:	cmp	w3, #0x2
  401df4:	b.hi	401bc8 <ferror@plt+0x5e8>  // b.pmore
  401df8:	ldrb	w0, [x25]
  401dfc:	mov	w1, #0x27                  	// #39
  401e00:	cmp	w0, #0x22
  401e04:	ccmp	w0, w1, #0x4, ne  // ne = any
  401e08:	b.eq	401da0 <ferror@plt+0x7c0>  // b.none
  401e0c:	bl	4015a0 <__errno_location@plt>
  401e10:	mov	x2, x0
  401e14:	add	x1, sp, #0xa8
  401e18:	mov	x0, x25
  401e1c:	str	wzr, [x2]
  401e20:	bl	402d90 <ferror@plt+0x17b0>
  401e24:	str	q0, [sp, #96]
  401e28:	ldr	x1, [sp, #168]
  401e2c:	mov	x0, x25
  401e30:	bl	402888 <ferror@plt+0x12a8>
  401e34:	ldr	w0, [sp, #136]
  401e38:	ldr	q0, [sp, #96]
  401e3c:	cbz	w0, 401dcc <ferror@plt+0x7ec>
  401e40:	ldr	w0, [sp, #140]
  401e44:	cbnz	w0, 402028 <ferror@plt+0xa48>
  401e48:	ldr	w1, [sp, #116]
  401e4c:	mov	x0, x23
  401e50:	bl	4056f8 <ferror@plt+0x4118>
  401e54:	b	401bc8 <ferror@plt+0x5e8>
  401e58:	str	wzr, [sp, #140]
  401e5c:	b	401a88 <ferror@plt+0x4a8>
  401e60:	sub	w1, w26, #0x30
  401e64:	cmp	w1, #0x9
  401e68:	b.ls	401e74 <ferror@plt+0x894>  // b.plast
  401e6c:	b	401ff0 <ferror@plt+0xa10>
  401e70:	add	x0, x0, #0x1
  401e74:	ldrb	w26, [x0]
  401e78:	mov	x20, x6
  401e7c:	sub	x28, x0, x23
  401e80:	mov	x6, x0
  401e84:	sub	w1, w26, #0x30
  401e88:	cmp	w1, #0x9
  401e8c:	b.ls	401e70 <ferror@plt+0x890>  // b.plast
  401e90:	add	x20, x20, #0x2
  401e94:	mov	x27, x0
  401e98:	str	wzr, [sp, #136]
  401e9c:	b	401a28 <ferror@plt+0x448>
  401ea0:	sub	w0, w26, #0x30
  401ea4:	add	x1, x28, #0x1
  401ea8:	cmp	w0, #0x9
  401eac:	sub	x4, x28, x20
  401eb0:	mov	x27, x20
  401eb4:	add	x0, x20, #0x1
  401eb8:	b.hi	4020a8 <ferror@plt+0xac8>  // b.pmore
  401ebc:	nop
  401ec0:	mov	x20, x27
  401ec4:	mov	x27, x0
  401ec8:	add	x0, x0, #0x1
  401ecc:	add	x2, x0, x4
  401ed0:	ldrb	w26, [x27]
  401ed4:	sub	w1, w26, #0x30
  401ed8:	cmp	w1, #0x9
  401edc:	b.ls	401ec0 <ferror@plt+0x8e0>  // b.plast
  401ee0:	add	x20, x20, #0x2
  401ee4:	mov	x28, x2
  401ee8:	str	wzr, [sp, #140]
  401eec:	b	401a88 <ferror@plt+0x4a8>
  401ef0:	ldr	x0, [x21]
  401ef4:	str	x6, [sp, #96]
  401ef8:	bl	402980 <ferror@plt+0x13a0>
  401efc:	mov	x25, x0
  401f00:	mov	x0, #0x80000000            	// #2147483648
  401f04:	add	x0, x25, x0
  401f08:	mov	x1, #0xffffffff            	// #4294967295
  401f0c:	cmp	x0, x1
  401f10:	b.hi	402178 <ferror@plt+0xb98>  // b.pmore
  401f14:	ldr	x6, [sp, #96]
  401f18:	mov	w0, #0x1                   	// #1
  401f1c:	add	x21, x21, #0x8
  401f20:	sub	w19, w19, #0x1
  401f24:	add	x20, x6, #0x2
  401f28:	str	w25, [sp, #116]
  401f2c:	ldrb	w26, [x6, #1]
  401f30:	str	w0, [sp, #136]
  401f34:	b	401a28 <ferror@plt+0x448>
  401f38:	mov	x6, x23
  401f3c:	mov	x4, #0x0                   	// #0
  401f40:	b	401b44 <ferror@plt+0x564>
  401f44:	ldr	w0, [sp, #136]
  401f48:	ldrb	w1, [x25]
  401f4c:	cbnz	w0, 401fc0 <ferror@plt+0x9e0>
  401f50:	mov	x0, x23
  401f54:	bl	4056f8 <ferror@plt+0x4118>
  401f58:	b	401bc8 <ferror@plt+0x5e8>
  401f5c:	ldr	w0, [sp, #136]
  401f60:	cbnz	w0, 401fd4 <ferror@plt+0x9f4>
  401f64:	ldr	w0, [sp, #140]
  401f68:	cbnz	w0, 402000 <ferror@plt+0xa20>
  401f6c:	mov	x1, x25
  401f70:	mov	x0, x23
  401f74:	bl	4056f8 <ferror@plt+0x4118>
  401f78:	b	401bc8 <ferror@plt+0x5e8>
  401f7c:	ldrb	w26, [x27, #2]
  401f80:	add	x20, x27, #0x3
  401f84:	mov	w0, #0x1                   	// #1
  401f88:	mov	x27, x25
  401f8c:	str	wzr, [sp, #132]
  401f90:	str	w0, [sp, #140]
  401f94:	b	401a88 <ferror@plt+0x4a8>
  401f98:	mov	w0, #0xffffffff            	// #-1
  401f9c:	str	w0, [sp, #132]
  401fa0:	b	401a6c <ferror@plt+0x48c>
  401fa4:	ldr	w1, [sp, #140]
  401fa8:	cbnz	w1, 402054 <ferror@plt+0xa74>
  401fac:	ldr	w1, [sp, #116]
  401fb0:	mov	x2, x0
  401fb4:	mov	x0, x23
  401fb8:	bl	4056f8 <ferror@plt+0x4118>
  401fbc:	b	401bc8 <ferror@plt+0x5e8>
  401fc0:	mov	w2, w1
  401fc4:	ldr	w1, [sp, #116]
  401fc8:	mov	x0, x23
  401fcc:	bl	4056f8 <ferror@plt+0x4118>
  401fd0:	b	401bc8 <ferror@plt+0x5e8>
  401fd4:	ldr	w0, [sp, #140]
  401fd8:	cbnz	w0, 402090 <ferror@plt+0xab0>
  401fdc:	ldr	w1, [sp, #116]
  401fe0:	mov	x2, x25
  401fe4:	mov	x0, x23
  401fe8:	bl	4056f8 <ferror@plt+0x4118>
  401fec:	b	401bc8 <ferror@plt+0x5e8>
  401ff0:	mov	x20, x27
  401ff4:	mov	x27, x6
  401ff8:	str	wzr, [sp, #136]
  401ffc:	b	401a28 <ferror@plt+0x448>
  402000:	ldr	w1, [sp, #132]
  402004:	mov	x2, x25
  402008:	mov	x0, x23
  40200c:	bl	4056f8 <ferror@plt+0x4118>
  402010:	b	401bc8 <ferror@plt+0x5e8>
  402014:	ldr	w1, [sp, #132]
  402018:	mov	x2, x26
  40201c:	mov	x0, x23
  402020:	bl	4056f8 <ferror@plt+0x4118>
  402024:	b	401bc8 <ferror@plt+0x5e8>
  402028:	ldr	w1, [sp, #116]
  40202c:	mov	x0, x23
  402030:	ldr	w2, [sp, #132]
  402034:	bl	4056f8 <ferror@plt+0x4118>
  402038:	b	401bc8 <ferror@plt+0x5e8>
  40203c:	ldr	w1, [sp, #116]
  402040:	mov	x3, x26
  402044:	ldr	w2, [sp, #132]
  402048:	mov	x0, x23
  40204c:	bl	4056f8 <ferror@plt+0x4118>
  402050:	b	401bc8 <ferror@plt+0x5e8>
  402054:	ldr	w1, [sp, #116]
  402058:	mov	x3, x0
  40205c:	ldr	w2, [sp, #132]
  402060:	mov	x0, x23
  402064:	bl	4056f8 <ferror@plt+0x4118>
  402068:	b	401bc8 <ferror@plt+0x5e8>
  40206c:	ldr	w1, [sp, #132]
  402070:	mov	x2, x0
  402074:	mov	x0, x23
  402078:	bl	4056f8 <ferror@plt+0x4118>
  40207c:	b	401bc8 <ferror@plt+0x5e8>
  402080:	ldr	w1, [sp, #132]
  402084:	mov	x0, x23
  402088:	bl	4056f8 <ferror@plt+0x4118>
  40208c:	b	401bc8 <ferror@plt+0x5e8>
  402090:	ldr	w1, [sp, #116]
  402094:	mov	x3, x25
  402098:	ldr	w2, [sp, #132]
  40209c:	mov	x0, x23
  4020a0:	bl	4056f8 <ferror@plt+0x4118>
  4020a4:	b	401bc8 <ferror@plt+0x5e8>
  4020a8:	mov	x28, x1
  4020ac:	mov	x20, x0
  4020b0:	str	wzr, [sp, #140]
  4020b4:	b	401a88 <ferror@plt+0x4a8>
  4020b8:	adrp	x1, 419000 <ferror@plt+0x17a20>
  4020bc:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4020c0:	adrp	x4, 406000 <ferror@plt+0x4a20>
  4020c4:	adrp	x2, 406000 <ferror@plt+0x4a20>
  4020c8:	ldr	x3, [x1, #440]
  4020cc:	add	x4, x4, #0x648
  4020d0:	ldr	x0, [x0, #560]
  4020d4:	add	x2, x2, #0x540
  4020d8:	adrp	x1, 405000 <ferror@plt+0x3a20>
  4020dc:	mov	x5, #0x0                   	// #0
  4020e0:	add	x1, x1, #0xf00
  4020e4:	bl	405268 <ferror@plt+0x3c88>
  4020e8:	b	40180c <ferror@plt+0x22c>
  4020ec:	mov	w2, #0x5                   	// #5
  4020f0:	adrp	x1, 405000 <ferror@plt+0x3a20>
  4020f4:	mov	x0, #0x0                   	// #0
  4020f8:	add	x1, x1, #0xeb0
  4020fc:	bl	401560 <dcgettext@plt>
  402100:	mov	x2, x0
  402104:	add	x3, x25, #0x2
  402108:	mov	w1, #0x0                   	// #0
  40210c:	mov	w0, #0x0                   	// #0
  402110:	bl	4012f0 <error@plt>
  402114:	b	401cdc <ferror@plt+0x6fc>
  402118:	mov	w2, #0x5                   	// #5
  40211c:	adrp	x1, 405000 <ferror@plt+0x3a20>
  402120:	mov	x0, #0x0                   	// #0
  402124:	add	x1, x1, #0xeb0
  402128:	str	q0, [sp, #96]
  40212c:	bl	401560 <dcgettext@plt>
  402130:	add	x3, x25, #0x2
  402134:	mov	x2, x0
  402138:	mov	w1, #0x0                   	// #0
  40213c:	mov	w0, #0x0                   	// #0
  402140:	bl	4012f0 <error@plt>
  402144:	ldr	q0, [sp, #96]
  402148:	b	401dc4 <ferror@plt+0x7e4>
  40214c:	mov	w2, #0x5                   	// #5
  402150:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402154:	mov	x0, #0x0                   	// #0
  402158:	add	x1, x1, #0x6a0
  40215c:	bl	401560 <dcgettext@plt>
  402160:	mov	x2, x0
  402164:	mov	x4, x23
  402168:	sub	w3, w20, w23
  40216c:	mov	w1, #0x0                   	// #0
  402170:	mov	w0, #0x1                   	// #1
  402174:	bl	4012f0 <error@plt>
  402178:	adrp	x1, 406000 <ferror@plt+0x4a20>
  40217c:	add	x1, x1, #0x670
  402180:	mov	w2, #0x5                   	// #5
  402184:	mov	x0, #0x0                   	// #0
  402188:	bl	401560 <dcgettext@plt>
  40218c:	mov	x19, x0
  402190:	ldr	x0, [x21]
  402194:	bl	404a38 <ferror@plt+0x3458>
  402198:	mov	x3, x0
  40219c:	mov	x2, x19
  4021a0:	mov	w1, #0x0                   	// #0
  4021a4:	mov	w0, #0x1                   	// #1
  4021a8:	bl	4012f0 <error@plt>
  4021ac:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4021b0:	mov	w2, #0x5                   	// #5
  4021b4:	add	x1, x1, #0x688
  4021b8:	b	402184 <ferror@plt+0xba4>
  4021bc:	stp	x23, x24, [sp, #48]
  4021c0:	stp	x25, x26, [sp, #64]
  4021c4:	stp	x27, x28, [sp, #80]
  4021c8:	bl	402a30 <ferror@plt+0x1450>
  4021cc:	mov	x29, #0x0                   	// #0
  4021d0:	mov	x30, #0x0                   	// #0
  4021d4:	mov	x5, x0
  4021d8:	ldr	x1, [sp]
  4021dc:	add	x2, sp, #0x8
  4021e0:	mov	x6, sp
  4021e4:	movz	x0, #0x0, lsl #48
  4021e8:	movk	x0, #0x0, lsl #32
  4021ec:	movk	x0, #0x40, lsl #16
  4021f0:	movk	x0, #0x15f0
  4021f4:	movz	x3, #0x0, lsl #48
  4021f8:	movk	x3, #0x0, lsl #32
  4021fc:	movk	x3, #0x40, lsl #16
  402200:	movk	x3, #0x5ca8
  402204:	movz	x4, #0x0, lsl #48
  402208:	movk	x4, #0x0, lsl #32
  40220c:	movk	x4, #0x40, lsl #16
  402210:	movk	x4, #0x5d28
  402214:	bl	4013a0 <__libc_start_main@plt>
  402218:	bl	401430 <abort@plt>
  40221c:	adrp	x0, 418000 <ferror@plt+0x16a20>
  402220:	ldr	x0, [x0, #4064]
  402224:	cbz	x0, 40222c <ferror@plt+0xc4c>
  402228:	b	401420 <__gmon_start__@plt>
  40222c:	ret
  402230:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402234:	add	x0, x0, #0x220
  402238:	adrp	x1, 419000 <ferror@plt+0x17a20>
  40223c:	add	x1, x1, #0x220
  402240:	cmp	x1, x0
  402244:	b.eq	40225c <ferror@plt+0xc7c>  // b.none
  402248:	adrp	x1, 405000 <ferror@plt+0x3a20>
  40224c:	ldr	x1, [x1, #3416]
  402250:	cbz	x1, 40225c <ferror@plt+0xc7c>
  402254:	mov	x16, x1
  402258:	br	x16
  40225c:	ret
  402260:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402264:	add	x0, x0, #0x220
  402268:	adrp	x1, 419000 <ferror@plt+0x17a20>
  40226c:	add	x1, x1, #0x220
  402270:	sub	x1, x1, x0
  402274:	lsr	x2, x1, #63
  402278:	add	x1, x2, x1, asr #3
  40227c:	cmp	xzr, x1, asr #1
  402280:	asr	x1, x1, #1
  402284:	b.eq	40229c <ferror@plt+0xcbc>  // b.none
  402288:	adrp	x2, 405000 <ferror@plt+0x3a20>
  40228c:	ldr	x2, [x2, #3424]
  402290:	cbz	x2, 40229c <ferror@plt+0xcbc>
  402294:	mov	x16, x2
  402298:	br	x16
  40229c:	ret
  4022a0:	stp	x29, x30, [sp, #-32]!
  4022a4:	mov	x29, sp
  4022a8:	str	x19, [sp, #16]
  4022ac:	adrp	x19, 419000 <ferror@plt+0x17a20>
  4022b0:	ldrb	w0, [x19, #576]
  4022b4:	cbnz	w0, 4022c4 <ferror@plt+0xce4>
  4022b8:	bl	402230 <ferror@plt+0xc50>
  4022bc:	mov	w0, #0x1                   	// #1
  4022c0:	strb	w0, [x19, #576]
  4022c4:	ldr	x19, [sp, #16]
  4022c8:	ldp	x29, x30, [sp], #32
  4022cc:	ret
  4022d0:	b	402260 <ferror@plt+0xc80>
  4022d4:	nop
  4022d8:	stp	x29, x30, [sp, #-64]!
  4022dc:	mov	x29, sp
  4022e0:	stp	x19, x20, [sp, #16]
  4022e4:	stp	x21, x22, [sp, #32]
  4022e8:	mov	x21, x0
  4022ec:	ldrb	w22, [x0, #1]
  4022f0:	cmp	w22, #0x78
  4022f4:	b.eq	4023e0 <ferror@plt+0xe00>  // b.none
  4022f8:	sub	w2, w22, #0x30
  4022fc:	and	w2, w2, #0xff
  402300:	cmp	w2, #0x7
  402304:	b.hi	402388 <ferror@plt+0xda8>  // b.pmore
  402308:	and	w1, w1, #0xff
  40230c:	cmp	w22, #0x30
  402310:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  402314:	mov	w5, #0x0                   	// #0
  402318:	cset	x2, ne  // ne = any
  40231c:	add	x2, x2, #0x1
  402320:	add	x2, x0, x2
  402324:	add	x1, x2, #0x3
  402328:	ldrb	w3, [x2]
  40232c:	sub	w3, w3, #0x30
  402330:	and	w0, w3, #0xff
  402334:	cmp	w0, #0x7
  402338:	b.hi	40275c <ferror@plt+0x117c>  // b.pmore
  40233c:	add	x2, x2, #0x1
  402340:	add	w5, w3, w5, lsl #3
  402344:	cmp	x2, x1
  402348:	b.ne	402328 <ferror@plt+0xd48>  // b.any
  40234c:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402350:	sub	x19, x1, x21
  402354:	sub	w19, w19, #0x1
  402358:	ldr	x0, [x0, #560]
  40235c:	ldp	x1, x2, [x0, #40]
  402360:	cmp	x1, x2
  402364:	b.cs	40279c <ferror@plt+0x11bc>  // b.hs, b.nlast
  402368:	add	x2, x1, #0x1
  40236c:	str	x2, [x0, #40]
  402370:	strb	w5, [x1]
  402374:	mov	w0, w19
  402378:	ldp	x19, x20, [sp, #16]
  40237c:	ldp	x21, x22, [sp, #32]
  402380:	ldp	x29, x30, [sp], #64
  402384:	ret
  402388:	cbnz	w22, 402490 <ferror@plt+0xeb0>
  40238c:	adrp	x20, 419000 <ferror@plt+0x17a20>
  402390:	ldr	x0, [x20, #560]
  402394:	ldp	x1, x2, [x0, #40]
  402398:	cmp	x1, x2
  40239c:	b.cs	4027a8 <ferror@plt+0x11c8>  // b.hs, b.nlast
  4023a0:	add	x2, x1, #0x1
  4023a4:	str	x2, [x0, #40]
  4023a8:	mov	w0, #0x5c                  	// #92
  4023ac:	strb	w0, [x1]
  4023b0:	ldrb	w1, [x21, #1]
  4023b4:	mov	w19, #0x0                   	// #0
  4023b8:	cbz	w1, 402374 <ferror@plt+0xd94>
  4023bc:	ldr	x0, [x20, #560]
  4023c0:	ldp	x2, x3, [x0, #40]
  4023c4:	cmp	x2, x3
  4023c8:	b.cs	402840 <ferror@plt+0x1260>  // b.hs, b.nlast
  4023cc:	add	x3, x2, #0x1
  4023d0:	str	x3, [x0, #40]
  4023d4:	mov	w19, #0x1                   	// #1
  4023d8:	strb	w1, [x2]
  4023dc:	b	402374 <ferror@plt+0xd94>
  4023e0:	bl	4014b0 <__ctype_b_loc@plt>
  4023e4:	ldr	x6, [x0]
  4023e8:	add	x4, x21, #0x2
  4023ec:	mov	w5, #0x0                   	// #0
  4023f0:	mov	w1, #0x0                   	// #0
  4023f4:	ldrb	w2, [x4]
  4023f8:	ubfiz	x0, x2, #1, #8
  4023fc:	ldrh	w0, [x6, x0]
  402400:	tbz	w0, #12, 402770 <ferror@plt+0x1190>
  402404:	sub	w3, w2, #0x61
  402408:	lsl	w1, w1, #4
  40240c:	and	w3, w3, #0xff
  402410:	cmp	w3, #0x5
  402414:	b.hi	402464 <ferror@plt+0xe84>  // b.pmore
  402418:	sub	w2, w2, #0x57
  40241c:	add	x4, x4, #0x1
  402420:	add	w1, w1, w2
  402424:	cbz	w5, 402488 <ferror@plt+0xea8>
  402428:	adrp	x0, 419000 <ferror@plt+0x17a20>
  40242c:	sub	x4, x4, x21
  402430:	sub	w19, w4, #0x1
  402434:	ldr	x0, [x0, #560]
  402438:	ldp	x2, x3, [x0, #40]
  40243c:	cmp	x2, x3
  402440:	b.cs	402764 <ferror@plt+0x1184>  // b.hs, b.nlast
  402444:	add	x3, x2, #0x1
  402448:	str	x3, [x0, #40]
  40244c:	strb	w1, [x2]
  402450:	mov	w0, w19
  402454:	ldp	x19, x20, [sp, #16]
  402458:	ldp	x21, x22, [sp, #32]
  40245c:	ldp	x29, x30, [sp], #64
  402460:	ret
  402464:	sub	w0, w2, #0x41
  402468:	sub	w3, w2, #0x37
  40246c:	and	w0, w0, #0xff
  402470:	sub	w2, w2, #0x30
  402474:	cmp	w0, #0x5
  402478:	add	x4, x4, #0x1
  40247c:	csel	w2, w2, w3, hi  // hi = pmore
  402480:	add	w1, w1, w2
  402484:	cbnz	w5, 402428 <ferror@plt+0xe48>
  402488:	mov	w5, #0x1                   	// #1
  40248c:	b	4023f4 <ferror@plt+0xe14>
  402490:	adrp	x0, 405000 <ferror@plt+0x3a20>
  402494:	mov	w1, w22
  402498:	add	x0, x0, #0xe20
  40249c:	bl	401520 <strchr@plt>
  4024a0:	cbz	x0, 4025a8 <ferror@plt+0xfc8>
  4024a4:	cmp	w22, #0x66
  4024a8:	b.eq	4027b4 <ferror@plt+0x11d4>  // b.none
  4024ac:	b.ls	4024f0 <ferror@plt+0xf10>  // b.plast
  4024b0:	cmp	w22, #0x74
  4024b4:	b.eq	402808 <ferror@plt+0x1228>  // b.none
  4024b8:	b.ls	40256c <ferror@plt+0xf8c>  // b.plast
  4024bc:	cmp	w22, #0x76
  4024c0:	b.ne	4027e0 <ferror@plt+0x1200>  // b.any
  4024c4:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4024c8:	mov	w19, #0x1                   	// #1
  4024cc:	ldr	x0, [x0, #560]
  4024d0:	ldp	x1, x2, [x0, #40]
  4024d4:	cmp	x1, x2
  4024d8:	b.cs	40272c <ferror@plt+0x114c>  // b.hs, b.nlast
  4024dc:	add	x2, x1, #0x1
  4024e0:	str	x2, [x0, #40]
  4024e4:	mov	w0, #0xb                   	// #11
  4024e8:	strb	w0, [x1]
  4024ec:	b	402374 <ferror@plt+0xd94>
  4024f0:	cmp	w22, #0x63
  4024f4:	b.eq	402834 <ferror@plt+0x1254>  // b.none
  4024f8:	b.ls	402530 <ferror@plt+0xf50>  // b.plast
  4024fc:	cmp	w22, #0x65
  402500:	b.ne	4027e0 <ferror@plt+0x1200>  // b.any
  402504:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402508:	mov	w19, #0x1                   	// #1
  40250c:	ldr	x0, [x0, #560]
  402510:	ldp	x1, x2, [x0, #40]
  402514:	cmp	x1, x2
  402518:	b.cs	402744 <ferror@plt+0x1164>  // b.hs, b.nlast
  40251c:	add	x2, x1, #0x1
  402520:	str	x2, [x0, #40]
  402524:	mov	w0, #0x1b                  	// #27
  402528:	strb	w0, [x1]
  40252c:	b	402374 <ferror@plt+0xd94>
  402530:	cmp	w22, #0x61
  402534:	b.eq	402700 <ferror@plt+0x1120>  // b.none
  402538:	cmp	w22, #0x62
  40253c:	b.ne	4027e0 <ferror@plt+0x1200>  // b.any
  402540:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402544:	mov	w19, #0x1                   	// #1
  402548:	ldr	x0, [x0, #560]
  40254c:	ldp	x1, x2, [x0, #40]
  402550:	cmp	x1, x2
  402554:	b.cs	402750 <ferror@plt+0x1170>  // b.hs, b.nlast
  402558:	add	x2, x1, #0x1
  40255c:	str	x2, [x0, #40]
  402560:	mov	w0, #0x8                   	// #8
  402564:	strb	w0, [x1]
  402568:	b	402374 <ferror@plt+0xd94>
  40256c:	cmp	w22, #0x6e
  402570:	b.eq	4026d4 <ferror@plt+0x10f4>  // b.none
  402574:	cmp	w22, #0x72
  402578:	b.ne	4027e0 <ferror@plt+0x1200>  // b.any
  40257c:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402580:	mov	w19, #0x1                   	// #1
  402584:	ldr	x0, [x0, #560]
  402588:	ldp	x1, x2, [x0, #40]
  40258c:	cmp	x1, x2
  402590:	b.cs	402738 <ferror@plt+0x1158>  // b.hs, b.nlast
  402594:	add	x2, x1, #0x1
  402598:	str	x2, [x0, #40]
  40259c:	mov	w0, #0xd                   	// #13
  4025a0:	strb	w0, [x1]
  4025a4:	b	402374 <ferror@plt+0xd94>
  4025a8:	and	w0, w22, #0xffffffdf
  4025ac:	cmp	w0, #0x55
  4025b0:	b.ne	40238c <ferror@plt+0xdac>  // b.any
  4025b4:	cmp	w22, #0x75
  4025b8:	mov	w4, #0x8                   	// #8
  4025bc:	mov	w19, #0x4                   	// #4
  4025c0:	str	x23, [sp, #48]
  4025c4:	csel	w23, w19, w4, eq  // eq = none
  4025c8:	add	x20, x21, #0x2
  4025cc:	bl	4014b0 <__ctype_b_loc@plt>
  4025d0:	mov	w19, #0x0                   	// #0
  4025d4:	sub	w1, w23, #0x1
  4025d8:	add	x1, x1, #0x3
  4025dc:	ldr	x7, [x0]
  4025e0:	add	x0, x21, x1
  4025e4:	b	4025fc <ferror@plt+0x101c>
  4025e8:	sub	w2, w2, #0x57
  4025ec:	add	x20, x20, #0x1
  4025f0:	add	w19, w19, w2
  4025f4:	cmp	x20, x0
  4025f8:	b.eq	402648 <ferror@plt+0x1068>  // b.none
  4025fc:	ldrb	w2, [x20]
  402600:	ubfiz	x1, x2, #1, #8
  402604:	ldrh	w1, [x7, x1]
  402608:	tbz	w1, #12, 402778 <ferror@plt+0x1198>
  40260c:	sub	w6, w2, #0x61
  402610:	lsl	w19, w19, #4
  402614:	and	w6, w6, #0xff
  402618:	cmp	w6, #0x5
  40261c:	b.ls	4025e8 <ferror@plt+0x1008>  // b.plast
  402620:	sub	w1, w2, #0x41
  402624:	sub	w5, w2, #0x37
  402628:	and	w1, w1, #0xff
  40262c:	sub	w2, w2, #0x30
  402630:	cmp	w1, #0x5
  402634:	add	x20, x20, #0x1
  402638:	csel	w2, w2, w5, hi  // hi = pmore
  40263c:	cmp	x20, x0
  402640:	add	w19, w19, w2
  402644:	b.ne	4025fc <ferror@plt+0x101c>  // b.any
  402648:	cmp	w19, #0x9f
  40264c:	mov	w0, #0x24                  	// #36
  402650:	ccmp	w19, w0, #0x4, ls  // ls = plast
  402654:	b.eq	402694 <ferror@plt+0x10b4>  // b.none
  402658:	and	w0, w19, #0xffffffdf
  40265c:	cmp	w0, #0x40
  402660:	b.ne	4026a4 <ferror@plt+0x10c4>  // b.any
  402664:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402668:	mov	w1, w19
  40266c:	mov	w2, #0x0                   	// #0
  402670:	add	w19, w23, #0x1
  402674:	ldr	x0, [x0, #560]
  402678:	bl	404d70 <ferror@plt+0x3790>
  40267c:	mov	w0, w19
  402680:	ldp	x19, x20, [sp, #16]
  402684:	ldp	x21, x22, [sp, #32]
  402688:	ldr	x23, [sp, #48]
  40268c:	ldp	x29, x30, [sp], #64
  402690:	ret
  402694:	mov	w0, #0xffff2800            	// #-55296
  402698:	add	w0, w19, w0
  40269c:	cmp	w0, #0x7ff
  4026a0:	b.hi	402664 <ferror@plt+0x1084>  // b.pmore
  4026a4:	mov	w2, #0x5                   	// #5
  4026a8:	adrp	x1, 405000 <ferror@plt+0x3a20>
  4026ac:	mov	x0, #0x0                   	// #0
  4026b0:	add	x1, x1, #0xe30
  4026b4:	bl	401560 <dcgettext@plt>
  4026b8:	mov	x2, x0
  4026bc:	mov	w5, w19
  4026c0:	mov	w4, w23
  4026c4:	mov	w3, w22
  4026c8:	mov	w1, #0x0                   	// #0
  4026cc:	mov	w0, #0x1                   	// #1
  4026d0:	bl	4012f0 <error@plt>
  4026d4:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4026d8:	mov	w19, #0x1                   	// #1
  4026dc:	ldr	x0, [x0, #560]
  4026e0:	ldp	x1, x2, [x0, #40]
  4026e4:	cmp	x1, x2
  4026e8:	b.cs	402858 <ferror@plt+0x1278>  // b.hs, b.nlast
  4026ec:	add	x2, x1, #0x1
  4026f0:	str	x2, [x0, #40]
  4026f4:	mov	w0, #0xa                   	// #10
  4026f8:	strb	w0, [x1]
  4026fc:	b	402374 <ferror@plt+0xd94>
  402700:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402704:	mov	w19, #0x1                   	// #1
  402708:	ldr	x0, [x0, #560]
  40270c:	ldp	x1, x2, [x0, #40]
  402710:	cmp	x1, x2
  402714:	b.cs	40284c <ferror@plt+0x126c>  // b.hs, b.nlast
  402718:	add	x2, x1, #0x1
  40271c:	str	x2, [x0, #40]
  402720:	mov	w0, #0x7                   	// #7
  402724:	strb	w0, [x1]
  402728:	b	402374 <ferror@plt+0xd94>
  40272c:	mov	w1, #0xb                   	// #11
  402730:	bl	401450 <__overflow@plt>
  402734:	b	402374 <ferror@plt+0xd94>
  402738:	mov	w1, #0xd                   	// #13
  40273c:	bl	401450 <__overflow@plt>
  402740:	b	402374 <ferror@plt+0xd94>
  402744:	mov	w1, #0x1b                  	// #27
  402748:	bl	401450 <__overflow@plt>
  40274c:	b	402374 <ferror@plt+0xd94>
  402750:	mov	w1, #0x8                   	// #8
  402754:	bl	401450 <__overflow@plt>
  402758:	b	402374 <ferror@plt+0xd94>
  40275c:	mov	x1, x2
  402760:	b	40234c <ferror@plt+0xd6c>
  402764:	and	w1, w1, #0xff
  402768:	bl	401450 <__overflow@plt>
  40276c:	b	402374 <ferror@plt+0xd94>
  402770:	cbnz	w5, 402428 <ferror@plt+0xe48>
  402774:	str	x23, [sp, #48]
  402778:	mov	w2, #0x5                   	// #5
  40277c:	adrp	x1, 405000 <ferror@plt+0x3a20>
  402780:	mov	x0, #0x0                   	// #0
  402784:	add	x1, x1, #0xdf8
  402788:	bl	401560 <dcgettext@plt>
  40278c:	mov	x2, x0
  402790:	mov	w1, #0x0                   	// #0
  402794:	mov	w0, #0x1                   	// #1
  402798:	bl	4012f0 <error@plt>
  40279c:	and	w1, w5, #0xff
  4027a0:	bl	401450 <__overflow@plt>
  4027a4:	b	402374 <ferror@plt+0xd94>
  4027a8:	mov	w1, #0x5c                  	// #92
  4027ac:	bl	401450 <__overflow@plt>
  4027b0:	b	4023b0 <ferror@plt+0xdd0>
  4027b4:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4027b8:	mov	w19, #0x1                   	// #1
  4027bc:	ldr	x0, [x0, #560]
  4027c0:	ldp	x1, x2, [x0, #40]
  4027c4:	cmp	x1, x2
  4027c8:	b.cs	402870 <ferror@plt+0x1290>  // b.hs, b.nlast
  4027cc:	add	x2, x1, #0x1
  4027d0:	str	x2, [x0, #40]
  4027d4:	mov	w0, #0xc                   	// #12
  4027d8:	strb	w0, [x1]
  4027dc:	b	402374 <ferror@plt+0xd94>
  4027e0:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4027e4:	mov	w19, #0x1                   	// #1
  4027e8:	ldr	x0, [x0, #560]
  4027ec:	ldp	x1, x2, [x0, #40]
  4027f0:	cmp	x1, x2
  4027f4:	b.cs	402864 <ferror@plt+0x1284>  // b.hs, b.nlast
  4027f8:	add	x2, x1, #0x1
  4027fc:	str	x2, [x0, #40]
  402800:	strb	w22, [x1]
  402804:	b	402374 <ferror@plt+0xd94>
  402808:	adrp	x0, 419000 <ferror@plt+0x17a20>
  40280c:	mov	w19, #0x1                   	// #1
  402810:	ldr	x0, [x0, #560]
  402814:	ldp	x1, x2, [x0, #40]
  402818:	cmp	x1, x2
  40281c:	b.cs	40287c <ferror@plt+0x129c>  // b.hs, b.nlast
  402820:	add	x2, x1, #0x1
  402824:	str	x2, [x0, #40]
  402828:	mov	w0, #0x9                   	// #9
  40282c:	strb	w0, [x1]
  402830:	b	402374 <ferror@plt+0xd94>
  402834:	mov	w0, #0x0                   	// #0
  402838:	str	x23, [sp, #48]
  40283c:	bl	4012e0 <exit@plt>
  402840:	mov	w19, #0x1                   	// #1
  402844:	bl	401450 <__overflow@plt>
  402848:	b	402374 <ferror@plt+0xd94>
  40284c:	mov	w1, #0x7                   	// #7
  402850:	bl	401450 <__overflow@plt>
  402854:	b	402374 <ferror@plt+0xd94>
  402858:	mov	w1, #0xa                   	// #10
  40285c:	bl	401450 <__overflow@plt>
  402860:	b	402374 <ferror@plt+0xd94>
  402864:	mov	w1, w22
  402868:	bl	401450 <__overflow@plt>
  40286c:	b	402374 <ferror@plt+0xd94>
  402870:	mov	w1, #0xc                   	// #12
  402874:	bl	401450 <__overflow@plt>
  402878:	b	402374 <ferror@plt+0xd94>
  40287c:	mov	w1, #0x9                   	// #9
  402880:	bl	401450 <__overflow@plt>
  402884:	b	402374 <ferror@plt+0xd94>
  402888:	stp	x29, x30, [sp, #-48]!
  40288c:	mov	x29, sp
  402890:	stp	x19, x20, [sp, #16]
  402894:	mov	x20, x0
  402898:	mov	x19, x1
  40289c:	str	x21, [sp, #32]
  4028a0:	bl	4015a0 <__errno_location@plt>
  4028a4:	ldr	w21, [x0]
  4028a8:	cbnz	w21, 40290c <ferror@plt+0x132c>
  4028ac:	ldrb	w0, [x19]
  4028b0:	cbz	w0, 4028fc <ferror@plt+0x131c>
  4028b4:	cmp	x19, x20
  4028b8:	b.eq	402948 <ferror@plt+0x1368>  // b.none
  4028bc:	adrp	x1, 405000 <ferror@plt+0x3a20>
  4028c0:	add	x1, x1, #0xe88
  4028c4:	mov	w2, #0x5                   	// #5
  4028c8:	mov	x0, #0x0                   	// #0
  4028cc:	bl	401560 <dcgettext@plt>
  4028d0:	mov	x19, x0
  4028d4:	mov	x0, x20
  4028d8:	bl	404a38 <ferror@plt+0x3458>
  4028dc:	mov	x2, x19
  4028e0:	mov	x3, x0
  4028e4:	mov	w1, #0x0                   	// #0
  4028e8:	mov	w0, #0x0                   	// #0
  4028ec:	bl	4012f0 <error@plt>
  4028f0:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4028f4:	mov	w1, #0x1                   	// #1
  4028f8:	str	w1, [x0, #580]
  4028fc:	ldp	x19, x20, [sp, #16]
  402900:	ldr	x21, [sp, #32]
  402904:	ldp	x29, x30, [sp], #48
  402908:	ret
  40290c:	mov	x0, x20
  402910:	bl	404a38 <ferror@plt+0x3458>
  402914:	mov	w1, w21
  402918:	mov	x3, x0
  40291c:	adrp	x2, 405000 <ferror@plt+0x3a20>
  402920:	mov	w0, #0x0                   	// #0
  402924:	add	x2, x2, #0xe60
  402928:	bl	4012f0 <error@plt>
  40292c:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402930:	mov	w1, #0x1                   	// #1
  402934:	ldp	x19, x20, [sp, #16]
  402938:	str	w1, [x0, #580]
  40293c:	ldr	x21, [sp, #32]
  402940:	ldp	x29, x30, [sp], #48
  402944:	ret
  402948:	adrp	x1, 405000 <ferror@plt+0x3a20>
  40294c:	add	x1, x1, #0xe68
  402950:	mov	w2, #0x5                   	// #5
  402954:	mov	x0, #0x0                   	// #0
  402958:	bl	401560 <dcgettext@plt>
  40295c:	mov	x20, x0
  402960:	mov	x0, x19
  402964:	bl	404a38 <ferror@plt+0x3458>
  402968:	mov	x2, x20
  40296c:	mov	x3, x0
  402970:	mov	w1, #0x0                   	// #0
  402974:	mov	w0, #0x0                   	// #0
  402978:	bl	4012f0 <error@plt>
  40297c:	b	4028f0 <ferror@plt+0x1310>
  402980:	stp	x29, x30, [sp, #-48]!
  402984:	mov	w1, #0x27                  	// #39
  402988:	mov	x29, sp
  40298c:	stp	x19, x20, [sp, #16]
  402990:	mov	x19, x0
  402994:	ldrb	w0, [x0]
  402998:	cmp	w0, #0x22
  40299c:	ccmp	w0, w1, #0x4, ne  // ne = any
  4029a0:	b.ne	4029ac <ferror@plt+0x13cc>  // b.any
  4029a4:	ldrb	w20, [x19, #1]
  4029a8:	cbnz	w20, 4029ec <ferror@plt+0x140c>
  4029ac:	bl	4015a0 <__errno_location@plt>
  4029b0:	mov	x4, x0
  4029b4:	add	x1, sp, #0x28
  4029b8:	mov	x0, x19
  4029bc:	mov	w3, #0x0                   	// #0
  4029c0:	mov	w2, #0x0                   	// #0
  4029c4:	str	wzr, [x4]
  4029c8:	bl	401370 <__strtol_internal@plt>
  4029cc:	mov	x20, x0
  4029d0:	ldr	x1, [sp, #40]
  4029d4:	mov	x0, x19
  4029d8:	bl	402888 <ferror@plt+0x12a8>
  4029dc:	mov	x0, x20
  4029e0:	ldp	x19, x20, [sp, #16]
  4029e4:	ldp	x29, x30, [sp], #48
  4029e8:	ret
  4029ec:	ldrb	w0, [x19, #2]
  4029f0:	and	x20, x20, #0xff
  4029f4:	cbz	w0, 4029dc <ferror@plt+0x13fc>
  4029f8:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4029fc:	ldrb	w0, [x0, #584]
  402a00:	cbnz	w0, 4029dc <ferror@plt+0x13fc>
  402a04:	mov	w2, #0x5                   	// #5
  402a08:	adrp	x1, 405000 <ferror@plt+0x3a20>
  402a0c:	mov	x0, #0x0                   	// #0
  402a10:	add	x1, x1, #0xeb0
  402a14:	bl	401560 <dcgettext@plt>
  402a18:	mov	x2, x0
  402a1c:	add	x3, x19, #0x2
  402a20:	mov	w1, #0x0                   	// #0
  402a24:	mov	w0, #0x0                   	// #0
  402a28:	bl	4012f0 <error@plt>
  402a2c:	b	4029dc <ferror@plt+0x13fc>
  402a30:	stp	x29, x30, [sp, #-176]!
  402a34:	mov	x29, sp
  402a38:	stp	x19, x20, [sp, #16]
  402a3c:	mov	w19, w0
  402a40:	stp	x21, x22, [sp, #32]
  402a44:	str	x23, [sp, #48]
  402a48:	cbz	w0, 402a88 <ferror@plt+0x14a8>
  402a4c:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402a50:	mov	w2, #0x5                   	// #5
  402a54:	adrp	x1, 405000 <ferror@plt+0x3a20>
  402a58:	add	x1, x1, #0xf18
  402a5c:	ldr	x20, [x0, #552]
  402a60:	mov	x0, #0x0                   	// #0
  402a64:	bl	401560 <dcgettext@plt>
  402a68:	mov	x2, x0
  402a6c:	adrp	x3, 419000 <ferror@plt+0x17a20>
  402a70:	mov	x0, x20
  402a74:	mov	w1, #0x1                   	// #1
  402a78:	ldr	x3, [x3, #608]
  402a7c:	bl	401480 <__fprintf_chk@plt>
  402a80:	mov	w0, w19
  402a84:	bl	4012e0 <exit@plt>
  402a88:	mov	w2, #0x5                   	// #5
  402a8c:	adrp	x1, 405000 <ferror@plt+0x3a20>
  402a90:	mov	x0, #0x0                   	// #0
  402a94:	add	x1, x1, #0xf40
  402a98:	bl	401560 <dcgettext@plt>
  402a9c:	adrp	x20, 419000 <ferror@plt+0x17a20>
  402aa0:	adrp	x2, 419000 <ferror@plt+0x17a20>
  402aa4:	mov	x1, x0
  402aa8:	mov	w0, #0x1                   	// #1
  402aac:	adrp	x21, 405000 <ferror@plt+0x3a20>
  402ab0:	ldr	x3, [x2, #608]
  402ab4:	add	x21, x21, #0xf00
  402ab8:	add	x22, sp, #0x40
  402abc:	mov	x2, x3
  402ac0:	bl	4013b0 <__printf_chk@plt>
  402ac4:	mov	w2, #0x5                   	// #5
  402ac8:	adrp	x1, 405000 <ferror@plt+0x3a20>
  402acc:	mov	x0, #0x0                   	// #0
  402ad0:	add	x1, x1, #0xf78
  402ad4:	bl	401560 <dcgettext@plt>
  402ad8:	ldr	x1, [x20, #560]
  402adc:	bl	401570 <fputs_unlocked@plt>
  402ae0:	mov	w2, #0x5                   	// #5
  402ae4:	adrp	x1, 405000 <ferror@plt+0x3a20>
  402ae8:	mov	x0, #0x0                   	// #0
  402aec:	add	x1, x1, #0xfc8
  402af0:	bl	401560 <dcgettext@plt>
  402af4:	ldr	x1, [x20, #560]
  402af8:	bl	401570 <fputs_unlocked@plt>
  402afc:	mov	w2, #0x5                   	// #5
  402b00:	adrp	x1, 405000 <ferror@plt+0x3a20>
  402b04:	mov	x0, #0x0                   	// #0
  402b08:	add	x1, x1, #0xff8
  402b0c:	bl	401560 <dcgettext@plt>
  402b10:	ldr	x1, [x20, #560]
  402b14:	bl	401570 <fputs_unlocked@plt>
  402b18:	mov	w2, #0x5                   	// #5
  402b1c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402b20:	mov	x0, #0x0                   	// #0
  402b24:	add	x1, x1, #0x30
  402b28:	bl	401560 <dcgettext@plt>
  402b2c:	ldr	x1, [x20, #560]
  402b30:	bl	401570 <fputs_unlocked@plt>
  402b34:	mov	w2, #0x5                   	// #5
  402b38:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402b3c:	mov	x0, #0x0                   	// #0
  402b40:	add	x1, x1, #0x98
  402b44:	bl	401560 <dcgettext@plt>
  402b48:	ldr	x1, [x20, #560]
  402b4c:	bl	401570 <fputs_unlocked@plt>
  402b50:	mov	w2, #0x5                   	// #5
  402b54:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402b58:	mov	x0, #0x0                   	// #0
  402b5c:	add	x1, x1, #0x180
  402b60:	bl	401560 <dcgettext@plt>
  402b64:	ldr	x1, [x20, #560]
  402b68:	bl	401570 <fputs_unlocked@plt>
  402b6c:	mov	w2, #0x5                   	// #5
  402b70:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402b74:	mov	x0, #0x0                   	// #0
  402b78:	add	x1, x1, #0x280
  402b7c:	bl	401560 <dcgettext@plt>
  402b80:	ldr	x1, [x20, #560]
  402b84:	bl	401570 <fputs_unlocked@plt>
  402b88:	mov	w2, #0x5                   	// #5
  402b8c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402b90:	mov	x0, #0x0                   	// #0
  402b94:	add	x1, x1, #0x440
  402b98:	bl	401560 <dcgettext@plt>
  402b9c:	mov	x1, x0
  402ba0:	mov	x2, x21
  402ba4:	mov	w0, #0x1                   	// #1
  402ba8:	bl	4013b0 <__printf_chk@plt>
  402bac:	adrp	x2, 406000 <ferror@plt+0x4a20>
  402bb0:	add	x2, x2, #0x700
  402bb4:	ldp	x4, x5, [x2, #16]
  402bb8:	stp	x4, x5, [sp, #80]
  402bbc:	ldp	x1, x0, [x2]
  402bc0:	stp	x1, x0, [sp, #64]
  402bc4:	ldp	x4, x5, [x2, #32]
  402bc8:	stp	x4, x5, [sp, #96]
  402bcc:	ldp	x4, x5, [x2, #48]
  402bd0:	stp	x4, x5, [sp, #112]
  402bd4:	ldp	x4, x5, [x2, #64]
  402bd8:	stp	x4, x5, [sp, #128]
  402bdc:	ldp	x4, x5, [x2, #80]
  402be0:	stp	x4, x5, [sp, #144]
  402be4:	ldp	x2, x3, [x2, #96]
  402be8:	stp	x2, x3, [sp, #160]
  402bec:	cbnz	x1, 402cc0 <ferror@plt+0x16e0>
  402bf0:	ldr	x23, [x22, #8]
  402bf4:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402bf8:	mov	w2, #0x5                   	// #5
  402bfc:	add	x1, x1, #0x500
  402c00:	mov	x0, #0x0                   	// #0
  402c04:	cbz	x23, 402cd0 <ferror@plt+0x16f0>
  402c08:	bl	401560 <dcgettext@plt>
  402c0c:	adrp	x22, 406000 <ferror@plt+0x4a20>
  402c10:	add	x22, x22, #0x518
  402c14:	adrp	x2, 406000 <ferror@plt+0x4a20>
  402c18:	mov	x3, x22
  402c1c:	add	x2, x2, #0x540
  402c20:	mov	x1, x0
  402c24:	mov	w0, #0x1                   	// #1
  402c28:	bl	4013b0 <__printf_chk@plt>
  402c2c:	mov	x1, #0x0                   	// #0
  402c30:	mov	w0, #0x5                   	// #5
  402c34:	bl	4015d0 <setlocale@plt>
  402c38:	cbz	x0, 402c50 <ferror@plt+0x1670>
  402c3c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402c40:	mov	x2, #0x3                   	// #3
  402c44:	add	x1, x1, #0x550
  402c48:	bl	401380 <strncmp@plt>
  402c4c:	cbnz	w0, 402d6c <ferror@plt+0x178c>
  402c50:	mov	w2, #0x5                   	// #5
  402c54:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402c58:	mov	x0, #0x0                   	// #0
  402c5c:	add	x1, x1, #0x5a0
  402c60:	bl	401560 <dcgettext@plt>
  402c64:	mov	x1, x0
  402c68:	mov	x3, x21
  402c6c:	mov	x2, x22
  402c70:	mov	w0, #0x1                   	// #1
  402c74:	bl	4013b0 <__printf_chk@plt>
  402c78:	mov	w2, #0x5                   	// #5
  402c7c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402c80:	mov	x0, #0x0                   	// #0
  402c84:	add	x1, x1, #0x5c0
  402c88:	bl	401560 <dcgettext@plt>
  402c8c:	mov	x1, x0
  402c90:	cmp	x23, x21
  402c94:	adrp	x2, 405000 <ferror@plt+0x3a20>
  402c98:	adrp	x3, 405000 <ferror@plt+0x3a20>
  402c9c:	add	x2, x2, #0xfc0
  402ca0:	add	x3, x3, #0xf08
  402ca4:	csel	x3, x3, x2, eq  // eq = none
  402ca8:	mov	x2, x23
  402cac:	mov	w0, #0x1                   	// #1
  402cb0:	bl	4013b0 <__printf_chk@plt>
  402cb4:	b	402a80 <ferror@plt+0x14a0>
  402cb8:	ldr	x1, [x22, #16]!
  402cbc:	cbz	x1, 402bf0 <ferror@plt+0x1610>
  402cc0:	mov	x0, x21
  402cc4:	bl	401490 <strcmp@plt>
  402cc8:	cbnz	w0, 402cb8 <ferror@plt+0x16d8>
  402ccc:	b	402bf0 <ferror@plt+0x1610>
  402cd0:	bl	401560 <dcgettext@plt>
  402cd4:	adrp	x22, 406000 <ferror@plt+0x4a20>
  402cd8:	add	x22, x22, #0x518
  402cdc:	adrp	x2, 406000 <ferror@plt+0x4a20>
  402ce0:	mov	x3, x22
  402ce4:	add	x2, x2, #0x540
  402ce8:	mov	x1, x0
  402cec:	mov	w0, #0x1                   	// #1
  402cf0:	bl	4013b0 <__printf_chk@plt>
  402cf4:	mov	x1, #0x0                   	// #0
  402cf8:	mov	w0, #0x5                   	// #5
  402cfc:	bl	4015d0 <setlocale@plt>
  402d00:	cbz	x0, 402d18 <ferror@plt+0x1738>
  402d04:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402d08:	mov	x2, #0x3                   	// #3
  402d0c:	add	x1, x1, #0x550
  402d10:	bl	401380 <strncmp@plt>
  402d14:	cbnz	w0, 402d68 <ferror@plt+0x1788>
  402d18:	mov	w2, #0x5                   	// #5
  402d1c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402d20:	mov	x0, #0x0                   	// #0
  402d24:	add	x1, x1, #0x5a0
  402d28:	bl	401560 <dcgettext@plt>
  402d2c:	mov	x1, x0
  402d30:	mov	x3, x21
  402d34:	mov	x2, x22
  402d38:	mov	w0, #0x1                   	// #1
  402d3c:	bl	4013b0 <__printf_chk@plt>
  402d40:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402d44:	mov	w2, #0x5                   	// #5
  402d48:	add	x1, x1, #0x5c0
  402d4c:	mov	x0, #0x0                   	// #0
  402d50:	bl	401560 <dcgettext@plt>
  402d54:	mov	x23, x21
  402d58:	adrp	x3, 405000 <ferror@plt+0x3a20>
  402d5c:	mov	x1, x0
  402d60:	add	x3, x3, #0xf08
  402d64:	b	402ca8 <ferror@plt+0x16c8>
  402d68:	mov	x23, x21
  402d6c:	mov	w2, #0x5                   	// #5
  402d70:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402d74:	mov	x0, #0x0                   	// #0
  402d78:	add	x1, x1, #0x558
  402d7c:	bl	401560 <dcgettext@plt>
  402d80:	ldr	x1, [x20, #560]
  402d84:	bl	401570 <fputs_unlocked@plt>
  402d88:	b	402c50 <ferror@plt+0x1670>
  402d8c:	nop
  402d90:	stp	x29, x30, [sp, #-80]!
  402d94:	mov	x29, sp
  402d98:	stp	x19, x20, [sp, #16]
  402d9c:	mov	x20, x0
  402da0:	mov	x19, x1
  402da4:	add	x1, sp, #0x40
  402da8:	bl	4014e0 <strtold@plt>
  402dac:	ldr	x0, [sp, #64]
  402db0:	mov	v2.16b, v0.16b
  402db4:	ldrb	w0, [x0]
  402db8:	cbnz	w0, 402dd8 <ferror@plt+0x17f8>
  402dbc:	cbz	x19, 402dc8 <ferror@plt+0x17e8>
  402dc0:	ldr	x0, [sp, #64]
  402dc4:	str	x0, [x19]
  402dc8:	mov	v0.16b, v2.16b
  402dcc:	ldp	x19, x20, [sp, #16]
  402dd0:	ldp	x29, x30, [sp], #80
  402dd4:	ret
  402dd8:	str	x21, [sp, #32]
  402ddc:	str	q0, [sp, #48]
  402de0:	bl	4015a0 <__errno_location@plt>
  402de4:	mov	x21, x0
  402de8:	add	x1, sp, #0x48
  402dec:	mov	x0, x20
  402df0:	ldr	w20, [x21]
  402df4:	bl	405908 <ferror@plt+0x4328>
  402df8:	ldp	x1, x0, [sp, #64]
  402dfc:	ldr	q2, [sp, #48]
  402e00:	cmp	x1, x0
  402e04:	b.cs	402e18 <ferror@plt+0x1838>  // b.hs, b.nlast
  402e08:	mov	v2.16b, v0.16b
  402e0c:	str	x0, [sp, #64]
  402e10:	ldr	x21, [sp, #32]
  402e14:	b	402dbc <ferror@plt+0x17dc>
  402e18:	str	w20, [x21]
  402e1c:	ldr	x21, [sp, #32]
  402e20:	b	402dbc <ferror@plt+0x17dc>
  402e24:	nop
  402e28:	adrp	x1, 419000 <ferror@plt+0x17a20>
  402e2c:	str	x0, [x1, #592]
  402e30:	ret
  402e34:	nop
  402e38:	adrp	x1, 419000 <ferror@plt+0x17a20>
  402e3c:	strb	w0, [x1, #600]
  402e40:	ret
  402e44:	nop
  402e48:	stp	x29, x30, [sp, #-48]!
  402e4c:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402e50:	mov	x29, sp
  402e54:	ldr	x0, [x0, #560]
  402e58:	bl	4059c0 <ferror@plt+0x43e0>
  402e5c:	cbz	w0, 402e94 <ferror@plt+0x18b4>
  402e60:	stp	x19, x20, [sp, #16]
  402e64:	adrp	x20, 419000 <ferror@plt+0x17a20>
  402e68:	add	x0, x20, #0x250
  402e6c:	str	x21, [sp, #32]
  402e70:	ldrb	w21, [x0, #8]
  402e74:	bl	4015a0 <__errno_location@plt>
  402e78:	mov	x19, x0
  402e7c:	cbz	w21, 402eac <ferror@plt+0x18cc>
  402e80:	ldr	w0, [x0]
  402e84:	cmp	w0, #0x20
  402e88:	b.ne	402eac <ferror@plt+0x18cc>  // b.any
  402e8c:	ldp	x19, x20, [sp, #16]
  402e90:	ldr	x21, [sp, #32]
  402e94:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402e98:	ldr	x0, [x0, #552]
  402e9c:	bl	4059c0 <ferror@plt+0x43e0>
  402ea0:	cbnz	w0, 402f00 <ferror@plt+0x1920>
  402ea4:	ldp	x29, x30, [sp], #48
  402ea8:	ret
  402eac:	mov	w2, #0x5                   	// #5
  402eb0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402eb4:	mov	x0, #0x0                   	// #0
  402eb8:	add	x1, x1, #0x778
  402ebc:	bl	401560 <dcgettext@plt>
  402ec0:	ldr	x2, [x20, #592]
  402ec4:	mov	x20, x0
  402ec8:	cbz	x2, 402f0c <ferror@plt+0x192c>
  402ecc:	ldr	w19, [x19]
  402ed0:	mov	x0, x2
  402ed4:	bl	4048a8 <ferror@plt+0x32c8>
  402ed8:	mov	x3, x0
  402edc:	adrp	x2, 406000 <ferror@plt+0x4a20>
  402ee0:	mov	w1, w19
  402ee4:	mov	x4, x20
  402ee8:	add	x2, x2, #0x788
  402eec:	mov	w0, #0x0                   	// #0
  402ef0:	bl	4012f0 <error@plt>
  402ef4:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402ef8:	ldr	w0, [x0, #448]
  402efc:	bl	4012c0 <_exit@plt>
  402f00:	stp	x19, x20, [sp, #16]
  402f04:	str	x21, [sp, #32]
  402f08:	b	402ef4 <ferror@plt+0x1914>
  402f0c:	ldr	w1, [x19]
  402f10:	mov	x3, x0
  402f14:	adrp	x2, 405000 <ferror@plt+0x3a20>
  402f18:	mov	w0, #0x0                   	// #0
  402f1c:	add	x2, x2, #0xe60
  402f20:	bl	4012f0 <error@plt>
  402f24:	b	402ef4 <ferror@plt+0x1914>
  402f28:	stp	x29, x30, [sp, #-48]!
  402f2c:	mov	x29, sp
  402f30:	stp	x19, x20, [sp, #16]
  402f34:	cbz	x0, 40300c <ferror@plt+0x1a2c>
  402f38:	mov	x19, x0
  402f3c:	mov	w1, #0x2f                  	// #47
  402f40:	bl	401410 <strrchr@plt>
  402f44:	mov	x20, x0
  402f48:	cbz	x0, 402fac <ferror@plt+0x19cc>
  402f4c:	str	x21, [sp, #32]
  402f50:	add	x21, x0, #0x1
  402f54:	sub	x0, x21, x19
  402f58:	cmp	x0, #0x6
  402f5c:	b.le	402fc8 <ferror@plt+0x19e8>
  402f60:	adrp	x1, 406000 <ferror@plt+0x4a20>
  402f64:	sub	x0, x20, #0x6
  402f68:	add	x1, x1, #0x7c8
  402f6c:	mov	x2, #0x7                   	// #7
  402f70:	bl	401380 <strncmp@plt>
  402f74:	cbnz	w0, 402fc8 <ferror@plt+0x19e8>
  402f78:	ldrb	w0, [x20, #1]
  402f7c:	cmp	w0, #0x6c
  402f80:	b.ne	402fe8 <ferror@plt+0x1a08>  // b.any
  402f84:	ldrb	w0, [x21, #1]
  402f88:	cmp	w0, #0x74
  402f8c:	b.ne	402fe8 <ferror@plt+0x1a08>  // b.any
  402f90:	ldrb	w0, [x21, #2]
  402f94:	cmp	w0, #0x2d
  402f98:	b.ne	402fe8 <ferror@plt+0x1a08>  // b.any
  402f9c:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402fa0:	add	x19, x20, #0x4
  402fa4:	ldr	x21, [sp, #32]
  402fa8:	str	x19, [x0, #568]
  402fac:	adrp	x1, 419000 <ferror@plt+0x17a20>
  402fb0:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402fb4:	str	x19, [x1, #608]
  402fb8:	str	x19, [x0, #544]
  402fbc:	ldp	x19, x20, [sp, #16]
  402fc0:	ldp	x29, x30, [sp], #48
  402fc4:	ret
  402fc8:	adrp	x1, 419000 <ferror@plt+0x17a20>
  402fcc:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402fd0:	ldr	x21, [sp, #32]
  402fd4:	str	x19, [x1, #608]
  402fd8:	str	x19, [x0, #544]
  402fdc:	ldp	x19, x20, [sp, #16]
  402fe0:	ldp	x29, x30, [sp], #48
  402fe4:	ret
  402fe8:	adrp	x1, 419000 <ferror@plt+0x17a20>
  402fec:	adrp	x0, 419000 <ferror@plt+0x17a20>
  402ff0:	mov	x19, x21
  402ff4:	str	x19, [x1, #608]
  402ff8:	str	x19, [x0, #544]
  402ffc:	ldp	x19, x20, [sp, #16]
  403000:	ldr	x21, [sp, #32]
  403004:	ldp	x29, x30, [sp], #48
  403008:	ret
  40300c:	adrp	x3, 419000 <ferror@plt+0x17a20>
  403010:	mov	x2, #0x37                  	// #55
  403014:	mov	x1, #0x1                   	// #1
  403018:	adrp	x0, 406000 <ferror@plt+0x4a20>
  40301c:	ldr	x3, [x3, #552]
  403020:	add	x0, x0, #0x790
  403024:	str	x21, [sp, #32]
  403028:	bl	401530 <fwrite@plt>
  40302c:	bl	401430 <abort@plt>
  403030:	stp	xzr, xzr, [x8]
  403034:	cmp	w0, #0xa
  403038:	stp	xzr, xzr, [x8, #16]
  40303c:	stp	xzr, xzr, [x8, #32]
  403040:	str	xzr, [x8, #48]
  403044:	b.eq	403050 <ferror@plt+0x1a70>  // b.none
  403048:	str	w0, [x8]
  40304c:	ret
  403050:	stp	x29, x30, [sp, #-16]!
  403054:	mov	x29, sp
  403058:	bl	401430 <abort@plt>
  40305c:	nop
  403060:	stp	x29, x30, [sp, #-48]!
  403064:	mov	w2, #0x5                   	// #5
  403068:	mov	x29, sp
  40306c:	stp	x19, x20, [sp, #16]
  403070:	mov	x20, x0
  403074:	str	x21, [sp, #32]
  403078:	mov	w21, w1
  40307c:	mov	x1, x0
  403080:	mov	x0, #0x0                   	// #0
  403084:	bl	401560 <dcgettext@plt>
  403088:	mov	x19, x0
  40308c:	cmp	x20, x0
  403090:	b.eq	4030a8 <ferror@plt+0x1ac8>  // b.none
  403094:	mov	x0, x19
  403098:	ldp	x19, x20, [sp, #16]
  40309c:	ldr	x21, [sp, #32]
  4030a0:	ldp	x29, x30, [sp], #48
  4030a4:	ret
  4030a8:	bl	405a90 <ferror@plt+0x44b0>
  4030ac:	ldrb	w1, [x0]
  4030b0:	and	w1, w1, #0xffffffdf
  4030b4:	cmp	w1, #0x55
  4030b8:	b.ne	40311c <ferror@plt+0x1b3c>  // b.any
  4030bc:	ldrb	w1, [x0, #1]
  4030c0:	and	w1, w1, #0xffffffdf
  4030c4:	cmp	w1, #0x54
  4030c8:	b.ne	403198 <ferror@plt+0x1bb8>  // b.any
  4030cc:	ldrb	w1, [x0, #2]
  4030d0:	and	w1, w1, #0xffffffdf
  4030d4:	cmp	w1, #0x46
  4030d8:	b.ne	403198 <ferror@plt+0x1bb8>  // b.any
  4030dc:	ldrb	w1, [x0, #3]
  4030e0:	cmp	w1, #0x2d
  4030e4:	b.ne	403198 <ferror@plt+0x1bb8>  // b.any
  4030e8:	ldrb	w1, [x0, #4]
  4030ec:	cmp	w1, #0x38
  4030f0:	b.ne	403198 <ferror@plt+0x1bb8>  // b.any
  4030f4:	ldrb	w0, [x0, #5]
  4030f8:	cbnz	w0, 403198 <ferror@plt+0x1bb8>
  4030fc:	ldrb	w1, [x19]
  403100:	adrp	x0, 406000 <ferror@plt+0x4a20>
  403104:	adrp	x19, 406000 <ferror@plt+0x4a20>
  403108:	add	x0, x0, #0x7d8
  40310c:	cmp	w1, #0x60
  403110:	add	x19, x19, #0x7f0
  403114:	csel	x19, x19, x0, eq  // eq = none
  403118:	b	403094 <ferror@plt+0x1ab4>
  40311c:	cmp	w1, #0x47
  403120:	b.ne	403198 <ferror@plt+0x1bb8>  // b.any
  403124:	ldrb	w1, [x0, #1]
  403128:	and	w1, w1, #0xffffffdf
  40312c:	cmp	w1, #0x42
  403130:	b.ne	403198 <ferror@plt+0x1bb8>  // b.any
  403134:	ldrb	w1, [x0, #2]
  403138:	cmp	w1, #0x31
  40313c:	b.ne	403198 <ferror@plt+0x1bb8>  // b.any
  403140:	ldrb	w1, [x0, #3]
  403144:	cmp	w1, #0x38
  403148:	b.ne	403198 <ferror@plt+0x1bb8>  // b.any
  40314c:	ldrb	w1, [x0, #4]
  403150:	cmp	w1, #0x30
  403154:	b.ne	403198 <ferror@plt+0x1bb8>  // b.any
  403158:	ldrb	w1, [x0, #5]
  40315c:	cmp	w1, #0x33
  403160:	b.ne	403198 <ferror@plt+0x1bb8>  // b.any
  403164:	ldrb	w1, [x0, #6]
  403168:	cmp	w1, #0x30
  40316c:	b.ne	403198 <ferror@plt+0x1bb8>  // b.any
  403170:	ldrb	w0, [x0, #7]
  403174:	cbnz	w0, 403198 <ferror@plt+0x1bb8>
  403178:	ldrb	w1, [x19]
  40317c:	adrp	x0, 406000 <ferror@plt+0x4a20>
  403180:	adrp	x19, 406000 <ferror@plt+0x4a20>
  403184:	add	x0, x0, #0x7e0
  403188:	cmp	w1, #0x60
  40318c:	add	x19, x19, #0x7e8
  403190:	csel	x19, x19, x0, eq  // eq = none
  403194:	b	403094 <ferror@plt+0x1ab4>
  403198:	cmp	w21, #0x9
  40319c:	adrp	x0, 406000 <ferror@plt+0x4a20>
  4031a0:	adrp	x19, 406000 <ferror@plt+0x4a20>
  4031a4:	add	x0, x0, #0x7f8
  4031a8:	add	x19, x19, #0x7d0
  4031ac:	csel	x19, x19, x0, eq  // eq = none
  4031b0:	mov	x0, x19
  4031b4:	ldp	x19, x20, [sp, #16]
  4031b8:	ldr	x21, [sp, #32]
  4031bc:	ldp	x29, x30, [sp], #48
  4031c0:	ret
  4031c4:	nop
  4031c8:	sub	sp, sp, #0xf0
  4031cc:	stp	x29, x30, [sp, #16]
  4031d0:	add	x29, sp, #0x10
  4031d4:	stp	x19, x20, [sp, #32]
  4031d8:	mov	w19, w5
  4031dc:	and	w20, w5, #0x2
  4031e0:	stp	x21, x22, [sp, #48]
  4031e4:	stp	x23, x24, [sp, #64]
  4031e8:	mov	x23, x1
  4031ec:	stp	x25, x26, [sp, #80]
  4031f0:	mov	w26, w4
  4031f4:	mov	x25, x3
  4031f8:	stp	x27, x28, [sp, #96]
  4031fc:	mov	x28, x0
  403200:	mov	x27, x2
  403204:	str	x6, [sp, #112]
  403208:	str	w5, [sp, #200]
  40320c:	str	x7, [sp, #208]
  403210:	bl	401500 <__ctype_get_mb_cur_max@plt>
  403214:	mov	x1, x19
  403218:	str	x0, [sp, #192]
  40321c:	cmp	w26, #0x4
  403220:	ubfx	x11, x1, #1, #1
  403224:	ldr	x6, [sp, #112]
  403228:	b.eq	403ec0 <ferror@plt+0x28e0>  // b.none
  40322c:	b.ls	403294 <ferror@plt+0x1cb4>  // b.plast
  403230:	cmp	w26, #0x7
  403234:	b.eq	403d50 <ferror@plt+0x2770>  // b.none
  403238:	b.ls	4039bc <ferror@plt+0x23dc>  // b.plast
  40323c:	sub	w0, w26, #0x8
  403240:	cmp	w0, #0x2
  403244:	b.hi	4041dc <ferror@plt+0x2bfc>  // b.pmore
  403248:	cmp	w26, #0xa
  40324c:	b.ne	403dc4 <ferror@plt+0x27e4>  // b.any
  403250:	mov	x19, #0x0                   	// #0
  403254:	cbz	w20, 40403c <ferror@plt+0x2a5c>
  403258:	ldr	x0, [sp, #240]
  40325c:	str	w11, [sp, #136]
  403260:	str	x6, [sp, #144]
  403264:	bl	4012d0 <strlen@plt>
  403268:	mov	x12, x0
  40326c:	ldr	x0, [sp, #240]
  403270:	mov	w10, #0x1                   	// #1
  403274:	ldr	w11, [sp, #136]
  403278:	mov	w5, w10
  40327c:	mov	w7, #0x0                   	// #0
  403280:	str	x0, [sp, #112]
  403284:	str	wzr, [sp, #120]
  403288:	str	xzr, [sp, #128]
  40328c:	ldr	x6, [sp, #144]
  403290:	b	4032d8 <ferror@plt+0x1cf8>
  403294:	cmp	w26, #0x1
  403298:	b.eq	403d1c <ferror@plt+0x273c>  // b.none
  40329c:	b.ls	403990 <ferror@plt+0x23b0>  // b.plast
  4032a0:	cmp	w26, #0x2
  4032a4:	b.eq	403ee4 <ferror@plt+0x2904>  // b.none
  4032a8:	mov	w10, #0x1                   	// #1
  4032ac:	adrp	x26, 406000 <ferror@plt+0x4a20>
  4032b0:	mov	w11, w10
  4032b4:	mov	w5, w10
  4032b8:	add	x0, x26, #0x7f8
  4032bc:	mov	w7, #0x0                   	// #0
  4032c0:	mov	x12, #0x1                   	// #1
  4032c4:	mov	x19, #0x0                   	// #0
  4032c8:	mov	w26, #0x2                   	// #2
  4032cc:	str	x0, [sp, #112]
  4032d0:	str	wzr, [sp, #120]
  4032d4:	str	xzr, [sp, #128]
  4032d8:	mov	w22, w5
  4032dc:	mov	w24, w7
  4032e0:	mov	x20, #0x0                   	// #0
  4032e4:	nop
  4032e8:	cmp	x25, x20
  4032ec:	cset	w21, ne  // ne = any
  4032f0:	cmn	x25, #0x1
  4032f4:	b.eq	4033c4 <ferror@plt+0x1de4>  // b.none
  4032f8:	cbz	w21, 4033d4 <ferror@plt+0x1df4>
  4032fc:	cmp	w26, #0x2
  403300:	add	x3, x27, x20
  403304:	cset	w5, ne  // ne = any
  403308:	ands	w5, w22, w5
  40330c:	b.eq	4038dc <ferror@plt+0x22fc>  // b.none
  403310:	cbz	x12, 4035d0 <ferror@plt+0x1ff0>
  403314:	cmp	x12, #0x1
  403318:	add	x1, x20, x12
  40331c:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  403320:	b.ne	403358 <ferror@plt+0x1d78>  // b.any
  403324:	mov	x0, x27
  403328:	str	x1, [sp, #136]
  40332c:	str	w5, [sp, #144]
  403330:	stp	x3, x12, [sp, #152]
  403334:	stp	w11, w10, [sp, #172]
  403338:	str	x6, [sp, #184]
  40333c:	bl	4012d0 <strlen@plt>
  403340:	ldp	x3, x12, [sp, #152]
  403344:	mov	x25, x0
  403348:	ldr	w5, [sp, #144]
  40334c:	ldp	w11, w10, [sp, #172]
  403350:	ldr	x1, [sp, #136]
  403354:	ldr	x6, [sp, #184]
  403358:	cmp	x1, x25
  40335c:	b.hi	4035d0 <ferror@plt+0x1ff0>  // b.pmore
  403360:	ldr	x1, [sp, #112]
  403364:	mov	x2, x12
  403368:	mov	x0, x3
  40336c:	stp	x3, x12, [sp, #136]
  403370:	str	w5, [sp, #152]
  403374:	str	w11, [sp, #160]
  403378:	str	w10, [sp, #172]
  40337c:	str	x6, [sp, #176]
  403380:	bl	401460 <memcmp@plt>
  403384:	ldr	w5, [sp, #152]
  403388:	ldr	w11, [sp, #160]
  40338c:	ldr	w10, [sp, #172]
  403390:	ldp	x3, x12, [sp, #136]
  403394:	ldr	x6, [sp, #176]
  403398:	cbnz	w0, 4035d0 <ferror@plt+0x1ff0>
  40339c:	cbnz	w11, 4036c8 <ferror@plt+0x20e8>
  4033a0:	ldrb	w4, [x3]
  4033a4:	cmp	w4, #0x7e
  4033a8:	b.hi	4035e0 <ferror@plt+0x2000>  // b.pmore
  4033ac:	adrp	x0, 406000 <ferror@plt+0x4a20>
  4033b0:	add	x0, x0, #0x878
  4033b4:	ldrh	w0, [x0, w4, uxtw #1]
  4033b8:	adr	x1, 4033c4 <ferror@plt+0x1de4>
  4033bc:	add	x0, x1, w0, sxth #2
  4033c0:	br	x0
  4033c4:	ldrb	w0, [x27, x20]
  4033c8:	cmp	w0, #0x0
  4033cc:	cset	w21, ne  // ne = any
  4033d0:	cbnz	w21, 4032fc <ferror@plt+0x1d1c>
  4033d4:	cmp	w26, #0x2
  4033d8:	mov	w5, w22
  4033dc:	cset	w0, eq  // eq = none
  4033e0:	mov	w7, w24
  4033e4:	cmp	w0, #0x0
  4033e8:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  4033ec:	ccmp	x19, #0x0, #0x0, ne  // ne = any
  4033f0:	b.eq	404184 <ferror@plt+0x2ba4>  // b.none
  4033f4:	eor	w11, w11, #0x1
  4033f8:	ands	w0, w0, w11
  4033fc:	b.eq	4040e4 <ferror@plt+0x2b04>  // b.none
  403400:	ldr	w1, [sp, #120]
  403404:	cbz	w1, 4040e8 <ferror@plt+0x2b08>
  403408:	cbnz	w10, 404140 <ferror@plt+0x2b60>
  40340c:	ldr	x2, [sp, #128]
  403410:	cmp	x23, #0x0
  403414:	cset	w0, eq  // eq = none
  403418:	cmp	x2, #0x0
  40341c:	mov	x1, x2
  403420:	csel	w0, w0, wzr, ne  // ne = any
  403424:	cbz	w0, 404170 <ferror@plt+0x2b90>
  403428:	adrp	x26, 406000 <ferror@plt+0x4a20>
  40342c:	mov	x12, #0x1                   	// #1
  403430:	mov	w11, #0x0                   	// #0
  403434:	mov	x19, x12
  403438:	str	w0, [sp, #120]
  40343c:	mov	w0, #0x27                  	// #39
  403440:	strb	w0, [x28]
  403444:	ldr	x23, [sp, #128]
  403448:	str	x1, [sp, #128]
  40344c:	add	x1, x26, #0x7f8
  403450:	mov	w26, #0x2                   	// #2
  403454:	str	x1, [sp, #112]
  403458:	b	4032d8 <ferror@plt+0x1cf8>
  40345c:	mov	w0, w5
  403460:	mov	w21, w5
  403464:	mov	w5, w0
  403468:	mov	w1, #0x0                   	// #0
  40346c:	nop
  403470:	cbz	x6, 403588 <ferror@plt+0x1fa8>
  403474:	ubfx	x0, x4, #5, #8
  403478:	ldr	w0, [x6, x0, lsl #2]
  40347c:	lsr	w0, w0, w4
  403480:	tbz	w0, #0, 403588 <ferror@plt+0x1fa8>
  403484:	cmp	w26, #0x2
  403488:	cset	w0, eq  // eq = none
  40348c:	cbnz	w11, 403808 <ferror@plt+0x2228>
  403490:	eor	w1, w24, #0x1
  403494:	ands	w0, w0, w1
  403498:	b.eq	4034dc <ferror@plt+0x1efc>  // b.none
  40349c:	cmp	x23, x19
  4034a0:	b.ls	4034ac <ferror@plt+0x1ecc>  // b.plast
  4034a4:	mov	w1, #0x27                  	// #39
  4034a8:	strb	w1, [x28, x19]
  4034ac:	add	x1, x19, #0x1
  4034b0:	cmp	x23, x1
  4034b4:	b.ls	4034c0 <ferror@plt+0x1ee0>  // b.plast
  4034b8:	mov	w2, #0x24                  	// #36
  4034bc:	strb	w2, [x28, x1]
  4034c0:	add	x1, x19, #0x2
  4034c4:	cmp	x23, x1
  4034c8:	b.ls	4034d4 <ferror@plt+0x1ef4>  // b.plast
  4034cc:	mov	w2, #0x27                  	// #39
  4034d0:	strb	w2, [x28, x1]
  4034d4:	add	x19, x19, #0x3
  4034d8:	mov	w24, w0
  4034dc:	cmp	x19, x23
  4034e0:	b.cs	4034ec <ferror@plt+0x1f0c>  // b.hs, b.nlast
  4034e4:	mov	w0, #0x5c                  	// #92
  4034e8:	strb	w0, [x28, x19]
  4034ec:	add	x19, x19, #0x1
  4034f0:	add	x20, x20, #0x1
  4034f4:	cmp	x19, x23
  4034f8:	b.cs	403500 <ferror@plt+0x1f20>  // b.hs, b.nlast
  4034fc:	strb	w4, [x28, x19]
  403500:	cmp	w21, #0x0
  403504:	add	x19, x19, #0x1
  403508:	csel	w10, w10, wzr, ne  // ne = any
  40350c:	b	4032e8 <ferror@plt+0x1d08>
  403510:	cbnz	w11, 40412c <ferror@plt+0x2b4c>
  403514:	ldr	x1, [sp, #128]
  403518:	cmp	x23, #0x0
  40351c:	mov	x0, #0x0                   	// #0
  403520:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  403524:	b.eq	403568 <ferror@plt+0x1f88>  // b.none
  403528:	cmp	x23, x19
  40352c:	b.ls	403538 <ferror@plt+0x1f58>  // b.plast
  403530:	mov	w0, #0x27                  	// #39
  403534:	strb	w0, [x28, x19]
  403538:	add	x0, x19, #0x1
  40353c:	cmp	x23, x0
  403540:	b.ls	40354c <ferror@plt+0x1f6c>  // b.plast
  403544:	mov	w1, #0x5c                  	// #92
  403548:	strb	w1, [x28, x0]
  40354c:	add	x1, x19, #0x2
  403550:	mov	x0, x23
  403554:	cmp	x23, x1
  403558:	b.ls	4041bc <ferror@plt+0x2bdc>  // b.plast
  40355c:	ldr	x23, [sp, #128]
  403560:	mov	w2, #0x27                  	// #39
  403564:	strb	w2, [x28, x1]
  403568:	add	x19, x19, #0x3
  40356c:	str	x23, [sp, #128]
  403570:	mov	x23, x0
  403574:	mov	w1, #0x0                   	// #0
  403578:	mov	w24, #0x0                   	// #0
  40357c:	mov	w4, #0x27                  	// #39
  403580:	str	w21, [sp, #120]
  403584:	nop
  403588:	cbnz	w5, 403484 <ferror@plt+0x1ea4>
  40358c:	eor	w1, w1, #0x1
  403590:	add	x20, x20, #0x1
  403594:	and	w1, w24, w1
  403598:	and	w1, w1, #0xff
  40359c:	cbz	w1, 4034f4 <ferror@plt+0x1f14>
  4035a0:	cmp	x23, x19
  4035a4:	b.ls	4035b0 <ferror@plt+0x1fd0>  // b.plast
  4035a8:	mov	w0, #0x27                  	// #39
  4035ac:	strb	w0, [x28, x19]
  4035b0:	add	x0, x19, #0x1
  4035b4:	cmp	x23, x0
  4035b8:	b.ls	4035c4 <ferror@plt+0x1fe4>  // b.plast
  4035bc:	mov	w1, #0x27                  	// #39
  4035c0:	strb	w1, [x28, x0]
  4035c4:	add	x19, x19, #0x2
  4035c8:	mov	w24, #0x0                   	// #0
  4035cc:	b	4034f4 <ferror@plt+0x1f14>
  4035d0:	ldrb	w4, [x3]
  4035d4:	cmp	w4, #0x7e
  4035d8:	b.ls	403964 <ferror@plt+0x2384>  // b.plast
  4035dc:	mov	w5, #0x0                   	// #0
  4035e0:	ldr	x0, [sp, #192]
  4035e4:	cmp	x0, #0x1
  4035e8:	b.ne	403a90 <ferror@plt+0x24b0>  // b.any
  4035ec:	str	w4, [sp, #136]
  4035f0:	str	w5, [sp, #144]
  4035f4:	str	x12, [sp, #152]
  4035f8:	str	w11, [sp, #160]
  4035fc:	str	w10, [sp, #172]
  403600:	str	x6, [sp, #176]
  403604:	bl	4014b0 <__ctype_b_loc@plt>
  403608:	ldr	w4, [sp, #136]
  40360c:	ldr	x0, [x0]
  403610:	ldr	w5, [sp, #144]
  403614:	ldr	w11, [sp, #160]
  403618:	ldrh	w21, [x0, w4, uxtw #1]
  40361c:	ldr	w10, [sp, #172]
  403620:	ands	w0, w21, #0x4000
  403624:	cset	w2, eq  // eq = none
  403628:	ubfx	x21, x21, #14, #1
  40362c:	ldr	x12, [sp, #152]
  403630:	and	w2, w22, w2
  403634:	ldr	x6, [sp, #176]
  403638:	ldr	x8, [sp, #192]
  40363c:	cbnz	w2, 403ea4 <ferror@plt+0x28c4>
  403640:	cmp	w26, #0x2
  403644:	cset	w1, eq  // eq = none
  403648:	eor	w0, w22, #0x1
  40364c:	orr	w1, w1, w0
  403650:	cbz	w1, 403470 <ferror@plt+0x1e90>
  403654:	mov	w1, #0x0                   	// #0
  403658:	cbnz	w11, 403470 <ferror@plt+0x1e90>
  40365c:	nop
  403660:	cbnz	w5, 403484 <ferror@plt+0x1ea4>
  403664:	b	40358c <ferror@plt+0x1fac>
  403668:	mov	w5, #0x0                   	// #0
  40366c:	cmp	x25, #0x1
  403670:	cset	w0, ne  // ne = any
  403674:	cmn	x25, #0x1
  403678:	b.ne	403688 <ferror@plt+0x20a8>  // b.any
  40367c:	ldrb	w0, [x27, #1]
  403680:	cmp	w0, #0x0
  403684:	cset	w0, ne  // ne = any
  403688:	cmp	w26, #0x2
  40368c:	cset	w1, eq  // eq = none
  403690:	cbz	w0, 4036a4 <ferror@plt+0x20c4>
  403694:	mov	w21, #0x0                   	// #0
  403698:	b	403648 <ferror@plt+0x2068>
  40369c:	cmp	w26, #0x2
  4036a0:	cset	w1, eq  // eq = none
  4036a4:	cbnz	x20, 403694 <ferror@plt+0x20b4>
  4036a8:	cmp	w11, #0x0
  4036ac:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4036b0:	b.eq	403648 <ferror@plt+0x2068>  // b.none
  4036b4:	mov	w5, w22
  4036b8:	mov	w26, #0x2                   	// #2
  4036bc:	cmp	w5, #0x0
  4036c0:	mov	w0, #0x4                   	// #4
  4036c4:	csel	w26, w26, w0, eq  // eq = none
  4036c8:	ldr	x7, [sp, #208]
  4036cc:	mov	w4, w26
  4036d0:	ldr	x0, [sp, #240]
  4036d4:	str	x0, [sp]
  4036d8:	ldr	w0, [sp, #200]
  4036dc:	mov	x3, x25
  4036e0:	mov	x2, x27
  4036e4:	mov	x1, x23
  4036e8:	and	w5, w0, #0xfffffffd
  4036ec:	mov	x6, #0x0                   	// #0
  4036f0:	mov	x0, x28
  4036f4:	bl	4031c8 <ferror@plt+0x1be8>
  4036f8:	mov	x19, x0
  4036fc:	mov	x0, x19
  403700:	ldp	x29, x30, [sp, #16]
  403704:	ldp	x19, x20, [sp, #32]
  403708:	ldp	x21, x22, [sp, #48]
  40370c:	ldp	x23, x24, [sp, #64]
  403710:	ldp	x25, x26, [sp, #80]
  403714:	ldp	x27, x28, [sp, #96]
  403718:	add	sp, sp, #0xf0
  40371c:	ret
  403720:	mov	w5, #0x0                   	// #0
  403724:	cmp	w26, #0x2
  403728:	b.eq	403a60 <ferror@plt+0x2480>  // b.none
  40372c:	cmp	w22, #0x0
  403730:	mov	w4, #0x5c                  	// #92
  403734:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  403738:	mov	w0, w4
  40373c:	ccmp	x12, #0x0, #0x4, ne  // ne = any
  403740:	b.ne	403d90 <ferror@plt+0x27b0>  // b.any
  403744:	cbnz	w22, 403e00 <ferror@plt+0x2820>
  403748:	mov	w21, #0x0                   	// #0
  40374c:	mov	w1, #0x0                   	// #0
  403750:	cbnz	w11, 403470 <ferror@plt+0x1e90>
  403754:	b	403660 <ferror@plt+0x2080>
  403758:	mov	w5, #0x0                   	// #0
  40375c:	cmp	w26, #0x2
  403760:	b.eq	403a78 <ferror@plt+0x2498>  // b.none
  403764:	cmp	w26, #0x5
  403768:	b.ne	403790 <ferror@plt+0x21b0>  // b.any
  40376c:	ldr	x0, [sp, #200]
  403770:	tbz	w0, #2, 403790 <ferror@plt+0x21b0>
  403774:	add	x7, x20, #0x2
  403778:	cmp	x7, x25
  40377c:	b.cs	403790 <ferror@plt+0x21b0>  // b.hs, b.nlast
  403780:	ldrb	w4, [x3, #1]
  403784:	cmp	w4, #0x3f
  403788:	b.eq	403f6c <ferror@plt+0x298c>  // b.none
  40378c:	nop
  403790:	mov	w1, #0x0                   	// #0
  403794:	mov	w21, #0x0                   	// #0
  403798:	mov	w4, #0x3f                  	// #63
  40379c:	b	403648 <ferror@plt+0x2068>
  4037a0:	mov	w5, #0x0                   	// #0
  4037a4:	cmp	w26, #0x2
  4037a8:	b.eq	403510 <ferror@plt+0x1f30>  // b.none
  4037ac:	mov	w1, #0x0                   	// #0
  4037b0:	mov	w4, #0x27                  	// #39
  4037b4:	str	w21, [sp, #120]
  4037b8:	b	403648 <ferror@plt+0x2068>
  4037bc:	mov	w0, #0x74                  	// #116
  4037c0:	cmp	w11, #0x0
  4037c4:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  4037c8:	b.eq	4036b4 <ferror@plt+0x20d4>  // b.none
  4037cc:	cbz	w22, 403748 <ferror@plt+0x2168>
  4037d0:	b	403e00 <ferror@plt+0x2820>
  4037d4:	mov	w4, #0x62                  	// #98
  4037d8:	cmp	w26, #0x2
  4037dc:	cset	w0, eq  // eq = none
  4037e0:	cbnz	w11, 403808 <ferror@plt+0x2228>
  4037e4:	mov	w21, #0x0                   	// #0
  4037e8:	b	4034dc <ferror@plt+0x1efc>
  4037ec:	mov	w4, #0x66                  	// #102
  4037f0:	b	4037d8 <ferror@plt+0x21f8>
  4037f4:	mov	w4, #0x6e                  	// #110
  4037f8:	mov	w21, #0x0                   	// #0
  4037fc:	cmp	w26, #0x2
  403800:	cset	w0, eq  // eq = none
  403804:	cbz	w11, 403490 <ferror@plt+0x1eb0>
  403808:	and	w5, w22, w0
  40380c:	b	4036bc <ferror@plt+0x20dc>
  403810:	mov	w4, #0x72                  	// #114
  403814:	mov	w21, #0x0                   	// #0
  403818:	b	4037fc <ferror@plt+0x221c>
  40381c:	mov	w4, #0x61                  	// #97
  403820:	b	4037d8 <ferror@plt+0x21f8>
  403824:	cbnz	w11, 404134 <ferror@plt+0x2b54>
  403828:	mov	w5, #0x0                   	// #0
  40382c:	cmp	w26, #0x2
  403830:	eor	w1, w24, #0x1
  403834:	cset	w0, eq  // eq = none
  403838:	ands	w1, w0, w1
  40383c:	b.eq	403a40 <ferror@plt+0x2460>  // b.none
  403840:	cmp	x23, x19
  403844:	b.ls	403850 <ferror@plt+0x2270>  // b.plast
  403848:	mov	w2, #0x27                  	// #39
  40384c:	strb	w2, [x28, x19]
  403850:	add	x2, x19, #0x1
  403854:	cmp	x23, x2
  403858:	b.ls	403864 <ferror@plt+0x2284>  // b.plast
  40385c:	mov	w3, #0x24                  	// #36
  403860:	strb	w3, [x28, x2]
  403864:	add	x2, x19, #0x2
  403868:	cmp	x23, x2
  40386c:	b.ls	403878 <ferror@plt+0x2298>  // b.plast
  403870:	mov	w3, #0x27                  	// #39
  403874:	strb	w3, [x28, x2]
  403878:	add	x2, x19, #0x3
  40387c:	cmp	x23, x2
  403880:	b.ls	403d78 <ferror@plt+0x2798>  // b.plast
  403884:	mov	w24, w1
  403888:	mov	w1, #0x5c                  	// #92
  40388c:	strb	w1, [x28, x2]
  403890:	cmp	w26, #0x2
  403894:	add	x19, x2, #0x1
  403898:	b.eq	403f58 <ferror@plt+0x2978>  // b.none
  40389c:	add	x1, x20, #0x1
  4038a0:	mov	w4, #0x30                  	// #48
  4038a4:	cmp	x1, x25
  4038a8:	b.cs	4038c0 <ferror@plt+0x22e0>  // b.hs, b.nlast
  4038ac:	ldrb	w1, [x27, x1]
  4038b0:	sub	w1, w1, #0x30
  4038b4:	and	w1, w1, #0xff
  4038b8:	cmp	w1, #0x9
  4038bc:	b.ls	403e0c <ferror@plt+0x282c>  // b.plast
  4038c0:	eor	w1, w22, #0x1
  4038c4:	orr	w0, w0, w1
  4038c8:	mov	w1, w21
  4038cc:	mov	w21, #0x0                   	// #0
  4038d0:	cbz	w0, 403470 <ferror@plt+0x1e90>
  4038d4:	cbnz	w5, 403484 <ferror@plt+0x1ea4>
  4038d8:	b	40358c <ferror@plt+0x1fac>
  4038dc:	ldrb	w4, [x27, x20]
  4038e0:	cmp	w4, #0x7e
  4038e4:	b.hi	4035e0 <ferror@plt+0x2000>  // b.pmore
  4038e8:	adrp	x0, 406000 <ferror@plt+0x4a20>
  4038ec:	add	x0, x0, #0x978
  4038f0:	ldrh	w0, [x0, w4, uxtw #1]
  4038f4:	adr	x1, 403900 <ferror@plt+0x2320>
  4038f8:	add	x0, x1, w0, sxth #2
  4038fc:	br	x0
  403900:	cmp	w26, #0x2
  403904:	mov	w21, #0x0                   	// #0
  403908:	cset	w1, eq  // eq = none
  40390c:	cmp	w11, #0x0
  403910:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403914:	b.eq	403648 <ferror@plt+0x2068>  // b.none
  403918:	b	4036b4 <ferror@plt+0x20d4>
  40391c:	cmp	w26, #0x2
  403920:	cset	w1, eq  // eq = none
  403924:	cmp	w11, #0x0
  403928:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40392c:	b.eq	403648 <ferror@plt+0x2068>  // b.none
  403930:	b	4036b4 <ferror@plt+0x20d4>
  403934:	cbnz	w22, 403824 <ferror@plt+0x2244>
  403938:	ldr	x0, [sp, #200]
  40393c:	mov	w5, #0x0                   	// #0
  403940:	tbz	w0, #0, 403748 <ferror@plt+0x2168>
  403944:	add	x20, x20, #0x1
  403948:	b	4032e8 <ferror@plt+0x1d08>
  40394c:	mov	w0, #0x66                  	// #102
  403950:	cbz	w22, 403748 <ferror@plt+0x2168>
  403954:	b	403e00 <ferror@plt+0x2820>
  403958:	mov	w0, #0x62                  	// #98
  40395c:	cbz	w22, 403748 <ferror@plt+0x2168>
  403960:	b	403e00 <ferror@plt+0x2820>
  403964:	adrp	x0, 406000 <ferror@plt+0x4a20>
  403968:	add	x0, x0, #0xa78
  40396c:	ldrh	w0, [x0, w4, uxtw #1]
  403970:	adr	x1, 40397c <ferror@plt+0x239c>
  403974:	add	x0, x1, w0, sxth #2
  403978:	br	x0
  40397c:	mov	w0, #0x0                   	// #0
  403980:	b	403460 <ferror@plt+0x1e80>
  403984:	mov	w0, #0x0                   	// #0
  403988:	mov	w5, #0x0                   	// #0
  40398c:	b	403460 <ferror@plt+0x1e80>
  403990:	cbnz	w26, 4041dc <ferror@plt+0x2bfc>
  403994:	mov	w10, #0x1                   	// #1
  403998:	mov	w7, #0x0                   	// #0
  40399c:	mov	w11, #0x0                   	// #0
  4039a0:	mov	w5, #0x0                   	// #0
  4039a4:	mov	x12, #0x0                   	// #0
  4039a8:	mov	x19, #0x0                   	// #0
  4039ac:	str	xzr, [sp, #112]
  4039b0:	str	wzr, [sp, #120]
  4039b4:	str	xzr, [sp, #128]
  4039b8:	b	4032d8 <ferror@plt+0x1cf8>
  4039bc:	cmp	w26, #0x5
  4039c0:	b.ne	403a04 <ferror@plt+0x2424>  // b.any
  4039c4:	cbnz	w20, 403ffc <ferror@plt+0x2a1c>
  4039c8:	cbz	x23, 403f28 <ferror@plt+0x2948>
  4039cc:	mov	w0, #0x22                  	// #34
  4039d0:	mov	w10, #0x1                   	// #1
  4039d4:	mov	x12, #0x1                   	// #1
  4039d8:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4039dc:	mov	w5, w10
  4039e0:	add	x1, x1, #0x7d0
  4039e4:	mov	x19, x12
  4039e8:	mov	w7, #0x0                   	// #0
  4039ec:	mov	w11, #0x0                   	// #0
  4039f0:	strb	w0, [x28]
  4039f4:	str	x1, [sp, #112]
  4039f8:	str	wzr, [sp, #120]
  4039fc:	str	xzr, [sp, #128]
  403a00:	b	4032d8 <ferror@plt+0x1cf8>
  403a04:	cmp	w26, #0x6
  403a08:	b.ne	4041dc <ferror@plt+0x2bfc>  // b.any
  403a0c:	adrp	x26, 406000 <ferror@plt+0x4a20>
  403a10:	mov	w10, #0x1                   	// #1
  403a14:	add	x0, x26, #0x7d0
  403a18:	mov	w11, w10
  403a1c:	mov	w5, w10
  403a20:	mov	w7, #0x0                   	// #0
  403a24:	mov	x12, #0x1                   	// #1
  403a28:	mov	x19, #0x0                   	// #0
  403a2c:	mov	w26, #0x5                   	// #5
  403a30:	str	x0, [sp, #112]
  403a34:	str	wzr, [sp, #120]
  403a38:	str	xzr, [sp, #128]
  403a3c:	b	4032d8 <ferror@plt+0x1cf8>
  403a40:	mov	x2, x19
  403a44:	cmp	x23, x19
  403a48:	b.ls	403890 <ferror@plt+0x22b0>  // b.plast
  403a4c:	mov	w1, w24
  403a50:	mov	w24, w1
  403a54:	mov	w1, #0x5c                  	// #92
  403a58:	strb	w1, [x28, x2]
  403a5c:	b	403890 <ferror@plt+0x22b0>
  403a60:	cbnz	w11, 40412c <ferror@plt+0x2b4c>
  403a64:	add	x20, x20, #0x1
  403a68:	mov	w1, w24
  403a6c:	mov	w21, #0x0                   	// #0
  403a70:	mov	w4, #0x5c                  	// #92
  403a74:	b	40359c <ferror@plt+0x1fbc>
  403a78:	cbnz	w11, 40412c <ferror@plt+0x2b4c>
  403a7c:	mov	w21, #0x0                   	// #0
  403a80:	mov	w1, #0x0                   	// #0
  403a84:	mov	w4, #0x3f                  	// #63
  403a88:	cbnz	w5, 403484 <ferror@plt+0x1ea4>
  403a8c:	b	40358c <ferror@plt+0x1fac>
  403a90:	str	xzr, [sp, #232]
  403a94:	cmn	x25, #0x1
  403a98:	b.ne	403ad8 <ferror@plt+0x24f8>  // b.any
  403a9c:	mov	x0, x27
  403aa0:	str	w4, [sp, #136]
  403aa4:	str	w5, [sp, #144]
  403aa8:	str	x12, [sp, #152]
  403aac:	str	w11, [sp, #160]
  403ab0:	str	w10, [sp, #172]
  403ab4:	str	x6, [sp, #176]
  403ab8:	bl	4012d0 <strlen@plt>
  403abc:	ldr	w4, [sp, #136]
  403ac0:	mov	x25, x0
  403ac4:	ldr	w5, [sp, #144]
  403ac8:	ldr	w11, [sp, #160]
  403acc:	ldr	w10, [sp, #172]
  403ad0:	ldr	x12, [sp, #152]
  403ad4:	ldr	x6, [sp, #176]
  403ad8:	mov	x8, #0x0                   	// #0
  403adc:	str	x19, [sp, #184]
  403ae0:	mov	w19, w21
  403ae4:	mov	x21, x8
  403ae8:	str	w11, [sp, #136]
  403aec:	str	x12, [sp, #144]
  403af0:	str	w24, [sp, #152]
  403af4:	str	w10, [sp, #160]
  403af8:	stp	w4, w5, [sp, #172]
  403afc:	str	x6, [sp, #216]
  403b00:	add	x24, x20, x21
  403b04:	add	x3, sp, #0xe8
  403b08:	sub	x2, x25, x24
  403b0c:	add	x1, x27, x24
  403b10:	add	x0, sp, #0xe4
  403b14:	bl	405888 <ferror@plt+0x42a8>
  403b18:	mov	x13, #0x2b                  	// #43
  403b1c:	mov	x3, x0
  403b20:	movk	x13, #0x2, lsl #32
  403b24:	cbz	x0, 403b6c <ferror@plt+0x258c>
  403b28:	cmn	x0, #0x1
  403b2c:	b.eq	404064 <ferror@plt+0x2a84>  // b.none
  403b30:	cmn	x0, #0x2
  403b34:	mov	x7, #0x1                   	// #1
  403b38:	b.eq	404090 <ferror@plt+0x2ab0>  // b.none
  403b3c:	ldr	w0, [sp, #136]
  403b40:	cmp	w0, #0x0
  403b44:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  403b48:	b.eq	403cd0 <ferror@plt+0x26f0>  // b.none
  403b4c:	ldr	w0, [sp, #228]
  403b50:	add	x21, x21, x3
  403b54:	bl	401590 <iswprint@plt>
  403b58:	cmp	w0, #0x0
  403b5c:	csel	w19, w19, wzr, ne  // ne = any
  403b60:	add	x0, sp, #0xe8
  403b64:	bl	401440 <mbsinit@plt>
  403b68:	cbz	w0, 403b00 <ferror@plt+0x2520>
  403b6c:	eor	w2, w19, #0x1
  403b70:	mov	x8, x21
  403b74:	ldr	w11, [sp, #136]
  403b78:	mov	w21, w19
  403b7c:	ldr	w24, [sp, #152]
  403b80:	and	w2, w22, w2
  403b84:	ldr	w10, [sp, #160]
  403b88:	ldp	w4, w5, [sp, #172]
  403b8c:	ldr	x12, [sp, #144]
  403b90:	ldr	x19, [sp, #184]
  403b94:	ldr	x6, [sp, #216]
  403b98:	cmp	x8, #0x1
  403b9c:	b.ls	40363c <ferror@plt+0x205c>  // b.plast
  403ba0:	add	x8, x8, x20
  403ba4:	mov	w14, #0x0                   	// #0
  403ba8:	mov	w3, #0x27                  	// #39
  403bac:	mov	w7, #0x5c                  	// #92
  403bb0:	mov	w9, #0x24                  	// #36
  403bb4:	cbz	w2, 403c74 <ferror@plt+0x2694>
  403bb8:	cmp	w26, #0x2
  403bbc:	cset	w0, eq  // eq = none
  403bc0:	cbnz	w11, 403eb8 <ferror@plt+0x28d8>
  403bc4:	eor	w1, w24, #0x1
  403bc8:	ands	w0, w0, w1
  403bcc:	b.eq	403c04 <ferror@plt+0x2624>  // b.none
  403bd0:	cmp	x23, x19
  403bd4:	b.ls	403bdc <ferror@plt+0x25fc>  // b.plast
  403bd8:	strb	w3, [x28, x19]
  403bdc:	add	x1, x19, #0x1
  403be0:	cmp	x23, x1
  403be4:	b.ls	403bec <ferror@plt+0x260c>  // b.plast
  403be8:	strb	w9, [x28, x1]
  403bec:	add	x1, x19, #0x2
  403bf0:	cmp	x23, x1
  403bf4:	b.ls	403bfc <ferror@plt+0x261c>  // b.plast
  403bf8:	strb	w3, [x28, x1]
  403bfc:	add	x19, x19, #0x3
  403c00:	mov	w24, w0
  403c04:	cmp	x23, x19
  403c08:	b.ls	403c10 <ferror@plt+0x2630>  // b.plast
  403c0c:	strb	w7, [x28, x19]
  403c10:	add	x0, x19, #0x1
  403c14:	cmp	x23, x0
  403c18:	b.ls	403c28 <ferror@plt+0x2648>  // b.plast
  403c1c:	lsr	w1, w4, #6
  403c20:	add	w1, w1, #0x30
  403c24:	strb	w1, [x28, x0]
  403c28:	add	x0, x19, #0x2
  403c2c:	cmp	x23, x0
  403c30:	b.ls	403c40 <ferror@plt+0x2660>  // b.plast
  403c34:	ubfx	x1, x4, #3, #3
  403c38:	add	w1, w1, #0x30
  403c3c:	strb	w1, [x28, x0]
  403c40:	and	w4, w4, #0x7
  403c44:	add	x20, x20, #0x1
  403c48:	add	w4, w4, #0x30
  403c4c:	cmp	x20, x8
  403c50:	add	x19, x19, #0x3
  403c54:	b.cs	4034f4 <ferror@plt+0x1f14>  // b.hs, b.nlast
  403c58:	mov	w14, w2
  403c5c:	cmp	x23, x19
  403c60:	b.ls	403c68 <ferror@plt+0x2688>  // b.plast
  403c64:	strb	w4, [x28, x19]
  403c68:	ldrb	w4, [x27, x20]
  403c6c:	add	x19, x19, #0x1
  403c70:	cbnz	w2, 403bb8 <ferror@plt+0x25d8>
  403c74:	eor	w0, w14, #0x1
  403c78:	and	w0, w24, w0
  403c7c:	and	w0, w0, #0xff
  403c80:	cbz	w5, 403c94 <ferror@plt+0x26b4>
  403c84:	cmp	x23, x19
  403c88:	b.ls	403c90 <ferror@plt+0x26b0>  // b.plast
  403c8c:	strb	w7, [x28, x19]
  403c90:	add	x19, x19, #0x1
  403c94:	add	x20, x20, #0x1
  403c98:	cmp	x20, x8
  403c9c:	b.cs	403eb0 <ferror@plt+0x28d0>  // b.hs, b.nlast
  403ca0:	cbz	w0, 403f20 <ferror@plt+0x2940>
  403ca4:	cmp	x23, x19
  403ca8:	b.ls	403cb0 <ferror@plt+0x26d0>  // b.plast
  403cac:	strb	w3, [x28, x19]
  403cb0:	add	x0, x19, #0x1
  403cb4:	cmp	x23, x0
  403cb8:	b.ls	403cc0 <ferror@plt+0x26e0>  // b.plast
  403cbc:	strb	w3, [x28, x0]
  403cc0:	add	x19, x19, #0x2
  403cc4:	mov	w5, #0x0                   	// #0
  403cc8:	mov	w24, #0x0                   	// #0
  403ccc:	b	403c5c <ferror@plt+0x267c>
  403cd0:	cmp	x3, #0x1
  403cd4:	b.eq	403b4c <ferror@plt+0x256c>  // b.none
  403cd8:	add	x2, x24, #0x1
  403cdc:	add	x0, x27, x3
  403ce0:	add	x2, x27, x2
  403ce4:	add	x9, x0, x24
  403ce8:	b	403cf8 <ferror@plt+0x2718>
  403cec:	add	x2, x2, #0x1
  403cf0:	cmp	x9, x2
  403cf4:	b.eq	403b4c <ferror@plt+0x256c>  // b.none
  403cf8:	ldrb	w0, [x2]
  403cfc:	sub	w0, w0, #0x5b
  403d00:	and	w0, w0, #0xff
  403d04:	cmp	w0, #0x21
  403d08:	b.hi	403cec <ferror@plt+0x270c>  // b.pmore
  403d0c:	lsl	x0, x7, x0
  403d10:	tst	x0, x13
  403d14:	b.eq	403cec <ferror@plt+0x270c>  // b.none
  403d18:	b	4036b4 <ferror@plt+0x20d4>
  403d1c:	mov	w10, w26
  403d20:	mov	w11, w26
  403d24:	adrp	x26, 406000 <ferror@plt+0x4a20>
  403d28:	add	x0, x26, #0x7f8
  403d2c:	str	x0, [sp, #112]
  403d30:	str	wzr, [sp, #120]
  403d34:	mov	w7, #0x0                   	// #0
  403d38:	mov	w5, #0x0                   	// #0
  403d3c:	mov	x12, #0x1                   	// #1
  403d40:	mov	x19, #0x0                   	// #0
  403d44:	mov	w26, #0x2                   	// #2
  403d48:	str	xzr, [sp, #128]
  403d4c:	b	4032d8 <ferror@plt+0x1cf8>
  403d50:	mov	w10, #0x1                   	// #1
  403d54:	mov	w7, #0x0                   	// #0
  403d58:	mov	w5, w10
  403d5c:	mov	w11, #0x0                   	// #0
  403d60:	mov	x12, #0x0                   	// #0
  403d64:	mov	x19, #0x0                   	// #0
  403d68:	str	xzr, [sp, #112]
  403d6c:	str	wzr, [sp, #120]
  403d70:	str	xzr, [sp, #128]
  403d74:	b	4032d8 <ferror@plt+0x1cf8>
  403d78:	add	x19, x19, #0x4
  403d7c:	mov	w24, w1
  403d80:	mov	w21, #0x0                   	// #0
  403d84:	mov	w4, #0x30                  	// #48
  403d88:	cbnz	w5, 403484 <ferror@plt+0x1ea4>
  403d8c:	b	40358c <ferror@plt+0x1fac>
  403d90:	add	x20, x20, #0x1
  403d94:	mov	w1, w24
  403d98:	mov	w21, #0x0                   	// #0
  403d9c:	b	40359c <ferror@plt+0x1fbc>
  403da0:	mov	w0, w5
  403da4:	mov	w5, #0x0                   	// #0
  403da8:	b	403460 <ferror@plt+0x1e80>
  403dac:	mov	w0, #0x0                   	// #0
  403db0:	cbnz	x20, 403e94 <ferror@plt+0x28b4>
  403db4:	mov	w21, w5
  403db8:	mov	w1, #0x0                   	// #0
  403dbc:	mov	w5, w0
  403dc0:	b	403648 <ferror@plt+0x2068>
  403dc4:	mov	w1, w26
  403dc8:	adrp	x0, 406000 <ferror@plt+0x4a20>
  403dcc:	add	x0, x0, #0x800
  403dd0:	str	w11, [sp, #112]
  403dd4:	str	x6, [sp, #120]
  403dd8:	bl	403060 <ferror@plt+0x1a80>
  403ddc:	adrp	x1, 406000 <ferror@plt+0x4a20>
  403de0:	str	x0, [sp, #208]
  403de4:	add	x0, x1, #0x7f8
  403de8:	mov	w1, w26
  403dec:	bl	403060 <ferror@plt+0x1a80>
  403df0:	str	x0, [sp, #240]
  403df4:	ldr	w11, [sp, #112]
  403df8:	ldr	x6, [sp, #120]
  403dfc:	b	403250 <ferror@plt+0x1c70>
  403e00:	mov	w4, w0
  403e04:	mov	w21, #0x0                   	// #0
  403e08:	b	4037fc <ferror@plt+0x221c>
  403e0c:	cmp	x23, x19
  403e10:	b.ls	403e18 <ferror@plt+0x2838>  // b.plast
  403e14:	strb	w4, [x28, x19]
  403e18:	add	x1, x2, #0x2
  403e1c:	cmp	x23, x1
  403e20:	b.ls	403e2c <ferror@plt+0x284c>  // b.plast
  403e24:	mov	w3, #0x30                  	// #48
  403e28:	strb	w3, [x28, x1]
  403e2c:	add	x19, x2, #0x3
  403e30:	mov	w4, #0x30                  	// #48
  403e34:	b	4038c0 <ferror@plt+0x22e0>
  403e38:	mov	w0, #0x76                  	// #118
  403e3c:	cbz	w22, 403748 <ferror@plt+0x2168>
  403e40:	b	403e00 <ferror@plt+0x2820>
  403e44:	mov	w0, #0x72                  	// #114
  403e48:	b	4037c0 <ferror@plt+0x21e0>
  403e4c:	mov	w0, #0x61                  	// #97
  403e50:	cbz	w22, 403748 <ferror@plt+0x2168>
  403e54:	b	403e00 <ferror@plt+0x2820>
  403e58:	mov	w0, #0x6e                  	// #110
  403e5c:	b	4037c0 <ferror@plt+0x21e0>
  403e60:	mov	w0, #0x0                   	// #0
  403e64:	mov	w21, w5
  403e68:	mov	w1, #0x0                   	// #0
  403e6c:	mov	w5, w0
  403e70:	mov	w4, #0x20                  	// #32
  403e74:	b	403648 <ferror@plt+0x2068>
  403e78:	mov	w5, #0x0                   	// #0
  403e7c:	mov	w0, #0x74                  	// #116
  403e80:	b	4037c0 <ferror@plt+0x21e0>
  403e84:	mov	w5, #0x0                   	// #0
  403e88:	mov	w0, #0x76                  	// #118
  403e8c:	cbz	w22, 403748 <ferror@plt+0x2168>
  403e90:	b	403e00 <ferror@plt+0x2820>
  403e94:	mov	w5, w0
  403e98:	mov	w21, #0x0                   	// #0
  403e9c:	mov	w1, #0x0                   	// #0
  403ea0:	b	403470 <ferror@plt+0x1e90>
  403ea4:	mov	w2, w22
  403ea8:	mov	w21, #0x0                   	// #0
  403eac:	b	403ba0 <ferror@plt+0x25c0>
  403eb0:	mov	w1, w0
  403eb4:	b	40359c <ferror@plt+0x1fbc>
  403eb8:	mov	w5, w0
  403ebc:	b	4036bc <ferror@plt+0x20dc>
  403ec0:	mov	w5, #0x1                   	// #1
  403ec4:	cbz	w20, 403eec <ferror@plt+0x290c>
  403ec8:	mov	w10, #0x1                   	// #1
  403ecc:	adrp	x26, 406000 <ferror@plt+0x4a20>
  403ed0:	mov	w11, w10
  403ed4:	add	x0, x26, #0x7f8
  403ed8:	str	x0, [sp, #112]
  403edc:	str	wzr, [sp, #120]
  403ee0:	b	403d34 <ferror@plt+0x2754>
  403ee4:	cbnz	w20, 40418c <ferror@plt+0x2bac>
  403ee8:	mov	w5, #0x0                   	// #0
  403eec:	cbnz	x23, 4041c4 <ferror@plt+0x2be4>
  403ef0:	adrp	x26, 406000 <ferror@plt+0x4a20>
  403ef4:	mov	x12, #0x1                   	// #1
  403ef8:	add	x0, x26, #0x7f8
  403efc:	mov	x19, x12
  403f00:	mov	w10, #0x1                   	// #1
  403f04:	mov	w7, #0x0                   	// #0
  403f08:	mov	w11, #0x0                   	// #0
  403f0c:	mov	w26, #0x2                   	// #2
  403f10:	str	x0, [sp, #112]
  403f14:	str	wzr, [sp, #120]
  403f18:	str	xzr, [sp, #128]
  403f1c:	b	4032d8 <ferror@plt+0x1cf8>
  403f20:	mov	w5, #0x0                   	// #0
  403f24:	b	403c5c <ferror@plt+0x267c>
  403f28:	mov	w10, #0x1                   	// #1
  403f2c:	mov	x12, #0x1                   	// #1
  403f30:	adrp	x0, 406000 <ferror@plt+0x4a20>
  403f34:	mov	w5, w10
  403f38:	add	x0, x0, #0x7d0
  403f3c:	mov	x19, x12
  403f40:	mov	w7, #0x0                   	// #0
  403f44:	mov	w11, #0x0                   	// #0
  403f48:	str	x0, [sp, #112]
  403f4c:	str	wzr, [sp, #120]
  403f50:	str	xzr, [sp, #128]
  403f54:	b	4032d8 <ferror@plt+0x1cf8>
  403f58:	mov	w1, w21
  403f5c:	mov	w4, #0x30                  	// #48
  403f60:	mov	w21, #0x0                   	// #0
  403f64:	cbnz	w5, 403484 <ferror@plt+0x1ea4>
  403f68:	b	40358c <ferror@plt+0x1fac>
  403f6c:	ldrb	w3, [x27, x7]
  403f70:	cmp	w3, #0x3e
  403f74:	b.hi	404178 <ferror@plt+0x2b98>  // b.pmore
  403f78:	mov	x0, #0x1                   	// #1
  403f7c:	mov	x2, #0xa38200000000        	// #179778741075968
  403f80:	movk	x2, #0x7000, lsl #48
  403f84:	lsl	x0, x0, x3
  403f88:	mov	w1, #0x0                   	// #0
  403f8c:	tst	x0, x2
  403f90:	mov	w21, #0x0                   	// #0
  403f94:	b.eq	403648 <ferror@plt+0x2068>  // b.none
  403f98:	cbnz	w11, 4036c8 <ferror@plt+0x20e8>
  403f9c:	cmp	x23, x19
  403fa0:	b.ls	403fa8 <ferror@plt+0x29c8>  // b.plast
  403fa4:	strb	w4, [x28, x19]
  403fa8:	add	x0, x19, #0x1
  403fac:	cmp	x23, x0
  403fb0:	b.ls	403fbc <ferror@plt+0x29dc>  // b.plast
  403fb4:	mov	w1, #0x22                  	// #34
  403fb8:	strb	w1, [x28, x0]
  403fbc:	add	x0, x19, #0x2
  403fc0:	cmp	x23, x0
  403fc4:	b.ls	403fd0 <ferror@plt+0x29f0>  // b.plast
  403fc8:	mov	w1, #0x22                  	// #34
  403fcc:	strb	w1, [x28, x0]
  403fd0:	add	x0, x19, #0x3
  403fd4:	cmp	x23, x0
  403fd8:	b.ls	403fe4 <ferror@plt+0x2a04>  // b.plast
  403fdc:	mov	w1, #0x3f                  	// #63
  403fe0:	strb	w1, [x28, x0]
  403fe4:	add	x19, x19, #0x4
  403fe8:	mov	w4, w3
  403fec:	mov	x20, x7
  403ff0:	mov	w0, #0x0                   	// #0
  403ff4:	mov	w21, #0x0                   	// #0
  403ff8:	b	4038c0 <ferror@plt+0x22e0>
  403ffc:	mov	w10, #0x1                   	// #1
  404000:	adrp	x0, 406000 <ferror@plt+0x4a20>
  404004:	mov	w11, w10
  404008:	add	x0, x0, #0x7d0
  40400c:	mov	w5, w10
  404010:	mov	w7, #0x0                   	// #0
  404014:	mov	x12, #0x1                   	// #1
  404018:	mov	x19, #0x0                   	// #0
  40401c:	str	x0, [sp, #112]
  404020:	str	wzr, [sp, #120]
  404024:	str	xzr, [sp, #128]
  404028:	b	4032d8 <ferror@plt+0x1cf8>
  40402c:	mov	w0, w5
  404030:	b	403db0 <ferror@plt+0x27d0>
  404034:	mov	w0, w5
  404038:	b	403e64 <ferror@plt+0x2884>
  40403c:	ldr	x1, [sp, #208]
  404040:	ldrb	w0, [x1]
  404044:	cbz	w0, 403258 <ferror@plt+0x1c78>
  404048:	cmp	x23, x19
  40404c:	b.ls	404054 <ferror@plt+0x2a74>  // b.plast
  404050:	strb	w0, [x28, x19]
  404054:	add	x19, x19, #0x1
  404058:	ldrb	w0, [x1, x19]
  40405c:	cbnz	w0, 404048 <ferror@plt+0x2a68>
  404060:	b	403258 <ferror@plt+0x1c78>
  404064:	mov	x8, x21
  404068:	ldr	w11, [sp, #136]
  40406c:	ldr	w24, [sp, #152]
  404070:	mov	w2, w22
  404074:	ldr	w10, [sp, #160]
  404078:	mov	w21, #0x0                   	// #0
  40407c:	ldp	w4, w5, [sp, #172]
  404080:	ldr	x12, [sp, #144]
  404084:	ldr	x19, [sp, #184]
  404088:	ldr	x6, [sp, #216]
  40408c:	b	403b98 <ferror@plt+0x25b8>
  404090:	mov	x9, x24
  404094:	cmp	x24, x25
  404098:	ldr	w11, [sp, #136]
  40409c:	mov	x8, x21
  4040a0:	ldr	w24, [sp, #152]
  4040a4:	ldr	w10, [sp, #160]
  4040a8:	ldp	w4, w5, [sp, #172]
  4040ac:	ldr	x12, [sp, #144]
  4040b0:	ldr	x19, [sp, #184]
  4040b4:	ldr	x6, [sp, #216]
  4040b8:	b.cc	4040d0 <ferror@plt+0x2af0>  // b.lo, b.ul, b.last
  4040bc:	b	4040d8 <ferror@plt+0x2af8>
  4040c0:	add	x8, x8, #0x1
  4040c4:	add	x9, x20, x8
  4040c8:	cmp	x25, x9
  4040cc:	b.ls	4040d8 <ferror@plt+0x2af8>  // b.plast
  4040d0:	ldrb	w0, [x27, x9]
  4040d4:	cbnz	w0, 4040c0 <ferror@plt+0x2ae0>
  4040d8:	mov	w2, w22
  4040dc:	mov	w21, #0x0                   	// #0
  4040e0:	b	403b98 <ferror@plt+0x25b8>
  4040e4:	mov	w0, w11
  4040e8:	ldr	x1, [sp, #112]
  4040ec:	cmp	x1, #0x0
  4040f0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4040f4:	b.eq	40411c <ferror@plt+0x2b3c>  // b.none
  4040f8:	ldrb	w0, [x1]
  4040fc:	cbz	w0, 40411c <ferror@plt+0x2b3c>
  404100:	sub	x26, x1, x19
  404104:	cmp	x23, x19
  404108:	b.ls	404110 <ferror@plt+0x2b30>  // b.plast
  40410c:	strb	w0, [x28, x19]
  404110:	add	x19, x19, #0x1
  404114:	ldrb	w0, [x26, x19]
  404118:	cbnz	w0, 404104 <ferror@plt+0x2b24>
  40411c:	cmp	x23, x19
  404120:	b.ls	4036fc <ferror@plt+0x211c>  // b.plast
  404124:	strb	wzr, [x28, x19]
  404128:	b	4036fc <ferror@plt+0x211c>
  40412c:	mov	w5, w22
  404130:	b	4036bc <ferror@plt+0x20dc>
  404134:	cmp	w26, #0x2
  404138:	cset	w5, eq  // eq = none
  40413c:	b	4036bc <ferror@plt+0x20dc>
  404140:	ldr	w5, [sp, #200]
  404144:	mov	x3, x25
  404148:	ldr	x1, [sp, #128]
  40414c:	mov	x2, x27
  404150:	ldr	x7, [sp, #208]
  404154:	mov	w4, #0x5                   	// #5
  404158:	ldr	x0, [sp, #240]
  40415c:	str	x0, [sp]
  404160:	mov	x0, x28
  404164:	bl	4031c8 <ferror@plt+0x1be8>
  404168:	mov	x19, x0
  40416c:	b	4036fc <ferror@plt+0x211c>
  404170:	ldr	w0, [sp, #120]
  404174:	b	4040e8 <ferror@plt+0x2b08>
  404178:	mov	w1, #0x0                   	// #0
  40417c:	mov	w21, #0x0                   	// #0
  404180:	b	403648 <ferror@plt+0x2068>
  404184:	mov	w26, #0x2                   	// #2
  404188:	b	4036bc <ferror@plt+0x20dc>
  40418c:	mov	w10, #0x1                   	// #1
  404190:	adrp	x0, 406000 <ferror@plt+0x4a20>
  404194:	mov	w11, w10
  404198:	add	x0, x0, #0x7f8
  40419c:	mov	w7, #0x0                   	// #0
  4041a0:	mov	w5, #0x0                   	// #0
  4041a4:	mov	x12, #0x1                   	// #1
  4041a8:	mov	x19, #0x0                   	// #0
  4041ac:	str	x0, [sp, #112]
  4041b0:	str	wzr, [sp, #120]
  4041b4:	str	xzr, [sp, #128]
  4041b8:	b	4032d8 <ferror@plt+0x1cf8>
  4041bc:	ldr	x23, [sp, #128]
  4041c0:	b	403568 <ferror@plt+0x1f88>
  4041c4:	mov	w7, #0x0                   	// #0
  4041c8:	mov	w0, #0x0                   	// #0
  4041cc:	mov	w10, #0x1                   	// #1
  4041d0:	mov	x1, #0x0                   	// #0
  4041d4:	str	x23, [sp, #128]
  4041d8:	b	403428 <ferror@plt+0x1e48>
  4041dc:	bl	401430 <abort@plt>
  4041e0:	sub	sp, sp, #0x80
  4041e4:	stp	x29, x30, [sp, #16]
  4041e8:	add	x29, sp, #0x10
  4041ec:	stp	x19, x20, [sp, #32]
  4041f0:	mov	w19, w0
  4041f4:	mov	x20, x3
  4041f8:	stp	x21, x22, [sp, #48]
  4041fc:	stp	x23, x24, [sp, #64]
  404200:	mov	x23, x1
  404204:	mov	x24, x2
  404208:	stp	x25, x26, [sp, #80]
  40420c:	stp	x27, x28, [sp, #96]
  404210:	bl	4015a0 <__errno_location@plt>
  404214:	mov	x22, x0
  404218:	ldr	w0, [x0]
  40421c:	adrp	x27, 419000 <ferror@plt+0x17a20>
  404220:	str	w0, [sp, #116]
  404224:	ldr	x21, [x27, #456]
  404228:	tbnz	w19, #31, 404380 <ferror@plt+0x2da0>
  40422c:	add	x26, x27, #0x1c8
  404230:	ldr	w0, [x26, #8]
  404234:	cmp	w0, w19
  404238:	b.gt	404288 <ferror@plt+0x2ca8>
  40423c:	mov	w0, #0x7fffffff            	// #2147483647
  404240:	cmp	w19, w0
  404244:	b.eq	40437c <ferror@plt+0x2d9c>  // b.none
  404248:	add	w28, w19, #0x1
  40424c:	add	x0, x26, #0x10
  404250:	cmp	x21, x0
  404254:	sbfiz	x1, x28, #4, #32
  404258:	b.eq	404360 <ferror@plt+0x2d80>  // b.none
  40425c:	mov	x0, x21
  404260:	bl	405410 <ferror@plt+0x3e30>
  404264:	mov	x21, x0
  404268:	str	x0, [x27, #456]
  40426c:	ldr	w0, [x26, #8]
  404270:	mov	w1, #0x0                   	// #0
  404274:	sub	w2, w28, w0
  404278:	add	x0, x21, w0, sxtw #4
  40427c:	sbfiz	x2, x2, #4, #32
  404280:	bl	4013c0 <memset@plt>
  404284:	str	w28, [x26, #8]
  404288:	sbfiz	x19, x19, #4, #32
  40428c:	add	x26, x20, #0x8
  404290:	add	x0, x21, x19
  404294:	str	x0, [sp, #120]
  404298:	ldp	w4, w5, [x20]
  40429c:	mov	x6, x26
  4042a0:	ldr	x7, [x20, #40]
  4042a4:	orr	w25, w5, #0x1
  4042a8:	ldr	x27, [x21, x19]
  4042ac:	mov	x3, x24
  4042b0:	ldr	x28, [x0, #8]
  4042b4:	mov	x1, x27
  4042b8:	ldr	x0, [x20, #48]
  4042bc:	str	x0, [sp]
  4042c0:	mov	x2, x23
  4042c4:	mov	w5, w25
  4042c8:	mov	x0, x28
  4042cc:	bl	4031c8 <ferror@plt+0x1be8>
  4042d0:	cmp	x27, x0
  4042d4:	b.hi	404334 <ferror@plt+0x2d54>  // b.pmore
  4042d8:	add	x27, x0, #0x1
  4042dc:	str	x27, [x21, x19]
  4042e0:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4042e4:	add	x0, x0, #0x268
  4042e8:	cmp	x28, x0
  4042ec:	b.eq	4042f8 <ferror@plt+0x2d18>  // b.none
  4042f0:	mov	x0, x28
  4042f4:	bl	4014f0 <free@plt>
  4042f8:	mov	x0, x27
  4042fc:	bl	4053b0 <ferror@plt+0x3dd0>
  404300:	ldr	x1, [sp, #120]
  404304:	mov	x28, x0
  404308:	ldr	w4, [x20]
  40430c:	mov	x6, x26
  404310:	ldr	x7, [x20, #40]
  404314:	str	x0, [x1, #8]
  404318:	ldr	x1, [x20, #48]
  40431c:	str	x1, [sp]
  404320:	mov	w5, w25
  404324:	mov	x3, x24
  404328:	mov	x2, x23
  40432c:	mov	x1, x27
  404330:	bl	4031c8 <ferror@plt+0x1be8>
  404334:	ldr	w0, [sp, #116]
  404338:	ldp	x29, x30, [sp, #16]
  40433c:	ldp	x19, x20, [sp, #32]
  404340:	ldp	x23, x24, [sp, #64]
  404344:	ldp	x25, x26, [sp, #80]
  404348:	str	w0, [x22]
  40434c:	mov	x0, x28
  404350:	ldp	x21, x22, [sp, #48]
  404354:	ldp	x27, x28, [sp, #96]
  404358:	add	sp, sp, #0x80
  40435c:	ret
  404360:	mov	x0, #0x0                   	// #0
  404364:	bl	405410 <ferror@plt+0x3e30>
  404368:	mov	x21, x0
  40436c:	str	x0, [x27, #456]
  404370:	ldp	x0, x1, [x26, #16]
  404374:	stp	x0, x1, [x21]
  404378:	b	40426c <ferror@plt+0x2c8c>
  40437c:	bl	405608 <ferror@plt+0x4028>
  404380:	bl	401430 <abort@plt>
  404384:	nop
  404388:	stp	x29, x30, [sp, #-48]!
  40438c:	mov	x29, sp
  404390:	stp	x19, x20, [sp, #16]
  404394:	mov	x20, x0
  404398:	str	x21, [sp, #32]
  40439c:	bl	4015a0 <__errno_location@plt>
  4043a0:	adrp	x2, 419000 <ferror@plt+0x17a20>
  4043a4:	mov	x19, x0
  4043a8:	add	x2, x2, #0x268
  4043ac:	cmp	x20, #0x0
  4043b0:	add	x2, x2, #0x100
  4043b4:	mov	x1, #0x38                  	// #56
  4043b8:	ldr	w21, [x19]
  4043bc:	csel	x0, x2, x20, eq  // eq = none
  4043c0:	bl	4055a8 <ferror@plt+0x3fc8>
  4043c4:	str	w21, [x19]
  4043c8:	ldp	x19, x20, [sp, #16]
  4043cc:	ldr	x21, [sp, #32]
  4043d0:	ldp	x29, x30, [sp], #48
  4043d4:	ret
  4043d8:	adrp	x1, 419000 <ferror@plt+0x17a20>
  4043dc:	add	x1, x1, #0x268
  4043e0:	cmp	x0, #0x0
  4043e4:	add	x1, x1, #0x100
  4043e8:	csel	x0, x1, x0, eq  // eq = none
  4043ec:	ldr	w0, [x0]
  4043f0:	ret
  4043f4:	nop
  4043f8:	adrp	x2, 419000 <ferror@plt+0x17a20>
  4043fc:	add	x2, x2, #0x268
  404400:	cmp	x0, #0x0
  404404:	add	x2, x2, #0x100
  404408:	csel	x0, x2, x0, eq  // eq = none
  40440c:	str	w1, [x0]
  404410:	ret
  404414:	nop
  404418:	adrp	x3, 419000 <ferror@plt+0x17a20>
  40441c:	add	x3, x3, #0x268
  404420:	cmp	x0, #0x0
  404424:	add	x3, x3, #0x100
  404428:	csel	x0, x3, x0, eq  // eq = none
  40442c:	ubfx	x4, x1, #5, #3
  404430:	add	x3, x0, #0x8
  404434:	and	w1, w1, #0x1f
  404438:	ldr	w5, [x3, x4, lsl #2]
  40443c:	lsr	w0, w5, w1
  404440:	eor	w2, w0, w2
  404444:	and	w2, w2, #0x1
  404448:	and	w0, w0, #0x1
  40444c:	lsl	w2, w2, w1
  404450:	eor	w2, w2, w5
  404454:	str	w2, [x3, x4, lsl #2]
  404458:	ret
  40445c:	nop
  404460:	adrp	x3, 419000 <ferror@plt+0x17a20>
  404464:	add	x3, x3, #0x268
  404468:	cmp	x0, #0x0
  40446c:	add	x3, x3, #0x100
  404470:	csel	x2, x3, x0, eq  // eq = none
  404474:	ldr	w0, [x2, #4]
  404478:	str	w1, [x2, #4]
  40447c:	ret
  404480:	adrp	x3, 419000 <ferror@plt+0x17a20>
  404484:	add	x3, x3, #0x268
  404488:	cmp	x0, #0x0
  40448c:	add	x3, x3, #0x100
  404490:	csel	x0, x3, x0, eq  // eq = none
  404494:	mov	w3, #0xa                   	// #10
  404498:	cmp	x1, #0x0
  40449c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4044a0:	str	w3, [x0]
  4044a4:	b.eq	4044b0 <ferror@plt+0x2ed0>  // b.none
  4044a8:	stp	x1, x2, [x0, #40]
  4044ac:	ret
  4044b0:	stp	x29, x30, [sp, #-16]!
  4044b4:	mov	x29, sp
  4044b8:	bl	401430 <abort@plt>
  4044bc:	nop
  4044c0:	sub	sp, sp, #0x50
  4044c4:	adrp	x5, 419000 <ferror@plt+0x17a20>
  4044c8:	stp	x29, x30, [sp, #16]
  4044cc:	add	x29, sp, #0x10
  4044d0:	stp	x19, x20, [sp, #32]
  4044d4:	mov	x19, x4
  4044d8:	add	x4, x5, #0x268
  4044dc:	cmp	x19, #0x0
  4044e0:	add	x4, x4, #0x100
  4044e4:	csel	x19, x4, x19, eq  // eq = none
  4044e8:	mov	x20, x3
  4044ec:	stp	x21, x22, [sp, #48]
  4044f0:	mov	x21, x0
  4044f4:	mov	x22, x1
  4044f8:	str	x23, [sp, #64]
  4044fc:	mov	x23, x2
  404500:	bl	4015a0 <__errno_location@plt>
  404504:	ldp	x7, x8, [x19, #40]
  404508:	mov	x3, x20
  40450c:	mov	x20, x0
  404510:	mov	x0, x21
  404514:	ldp	w4, w5, [x19]
  404518:	mov	x2, x23
  40451c:	ldr	w21, [x20]
  404520:	mov	x1, x22
  404524:	str	x8, [sp]
  404528:	add	x6, x19, #0x8
  40452c:	bl	4031c8 <ferror@plt+0x1be8>
  404530:	ldp	x29, x30, [sp, #16]
  404534:	ldr	x23, [sp, #64]
  404538:	str	w21, [x20]
  40453c:	ldp	x19, x20, [sp, #32]
  404540:	ldp	x21, x22, [sp, #48]
  404544:	add	sp, sp, #0x50
  404548:	ret
  40454c:	nop
  404550:	sub	sp, sp, #0x70
  404554:	adrp	x4, 419000 <ferror@plt+0x17a20>
  404558:	add	x4, x4, #0x268
  40455c:	cmp	x3, #0x0
  404560:	add	x4, x4, #0x100
  404564:	stp	x29, x30, [sp, #16]
  404568:	add	x29, sp, #0x10
  40456c:	stp	x19, x20, [sp, #32]
  404570:	csel	x19, x4, x3, eq  // eq = none
  404574:	mov	x20, x2
  404578:	stp	x21, x22, [sp, #48]
  40457c:	mov	x22, x0
  404580:	stp	x23, x24, [sp, #64]
  404584:	mov	x23, x1
  404588:	stp	x25, x26, [sp, #80]
  40458c:	stp	x27, x28, [sp, #96]
  404590:	bl	4015a0 <__errno_location@plt>
  404594:	ldr	w28, [x0]
  404598:	ldp	w4, w5, [x19]
  40459c:	mov	x21, x0
  4045a0:	ldp	x7, x0, [x19, #40]
  4045a4:	cmp	x20, #0x0
  4045a8:	cset	w24, eq  // eq = none
  4045ac:	add	x27, x19, #0x8
  4045b0:	orr	w24, w24, w5
  4045b4:	mov	x6, x27
  4045b8:	mov	x3, x23
  4045bc:	mov	x2, x22
  4045c0:	mov	w5, w24
  4045c4:	str	x0, [sp]
  4045c8:	mov	x1, #0x0                   	// #0
  4045cc:	mov	x0, #0x0                   	// #0
  4045d0:	bl	4031c8 <ferror@plt+0x1be8>
  4045d4:	add	x26, x0, #0x1
  4045d8:	mov	x25, x0
  4045dc:	mov	x0, x26
  4045e0:	bl	4053b0 <ferror@plt+0x3dd0>
  4045e4:	ldp	x7, x1, [x19, #40]
  4045e8:	mov	w5, w24
  4045ec:	ldr	w4, [x19]
  4045f0:	mov	x6, x27
  4045f4:	str	x1, [sp]
  4045f8:	mov	x3, x23
  4045fc:	mov	x2, x22
  404600:	mov	x19, x0
  404604:	mov	x1, x26
  404608:	bl	4031c8 <ferror@plt+0x1be8>
  40460c:	str	w28, [x21]
  404610:	cbz	x20, 404618 <ferror@plt+0x3038>
  404614:	str	x25, [x20]
  404618:	mov	x0, x19
  40461c:	ldp	x29, x30, [sp, #16]
  404620:	ldp	x19, x20, [sp, #32]
  404624:	ldp	x21, x22, [sp, #48]
  404628:	ldp	x23, x24, [sp, #64]
  40462c:	ldp	x25, x26, [sp, #80]
  404630:	ldp	x27, x28, [sp, #96]
  404634:	add	sp, sp, #0x70
  404638:	ret
  40463c:	nop
  404640:	mov	x3, x2
  404644:	mov	x2, #0x0                   	// #0
  404648:	b	404550 <ferror@plt+0x2f70>
  40464c:	nop
  404650:	stp	x29, x30, [sp, #-64]!
  404654:	mov	x29, sp
  404658:	stp	x21, x22, [sp, #32]
  40465c:	str	x23, [sp, #48]
  404660:	adrp	x23, 419000 <ferror@plt+0x17a20>
  404664:	add	x22, x23, #0x1c8
  404668:	stp	x19, x20, [sp, #16]
  40466c:	ldr	x21, [x23, #456]
  404670:	ldr	w20, [x22, #8]
  404674:	cmp	w20, #0x1
  404678:	b.le	4046a0 <ferror@plt+0x30c0>
  40467c:	sub	w0, w20, #0x2
  404680:	add	x20, x21, #0x28
  404684:	add	x19, x21, #0x18
  404688:	add	x20, x20, w0, uxtw #4
  40468c:	nop
  404690:	ldr	x0, [x19], #16
  404694:	bl	4014f0 <free@plt>
  404698:	cmp	x19, x20
  40469c:	b.ne	404690 <ferror@plt+0x30b0>  // b.any
  4046a0:	ldr	x0, [x21, #8]
  4046a4:	adrp	x19, 419000 <ferror@plt+0x17a20>
  4046a8:	add	x19, x19, #0x268
  4046ac:	cmp	x0, x19
  4046b0:	b.eq	4046c0 <ferror@plt+0x30e0>  // b.none
  4046b4:	bl	4014f0 <free@plt>
  4046b8:	mov	x0, #0x100                 	// #256
  4046bc:	stp	x0, x19, [x22, #16]
  4046c0:	add	x19, x22, #0x10
  4046c4:	cmp	x21, x19
  4046c8:	b.eq	4046d8 <ferror@plt+0x30f8>  // b.none
  4046cc:	mov	x0, x21
  4046d0:	bl	4014f0 <free@plt>
  4046d4:	str	x19, [x23, #456]
  4046d8:	mov	w0, #0x1                   	// #1
  4046dc:	str	w0, [x22, #8]
  4046e0:	ldp	x19, x20, [sp, #16]
  4046e4:	ldp	x21, x22, [sp, #32]
  4046e8:	ldr	x23, [sp, #48]
  4046ec:	ldp	x29, x30, [sp], #64
  4046f0:	ret
  4046f4:	nop
  4046f8:	adrp	x3, 419000 <ferror@plt+0x17a20>
  4046fc:	add	x3, x3, #0x268
  404700:	add	x3, x3, #0x100
  404704:	mov	x2, #0xffffffffffffffff    	// #-1
  404708:	b	4041e0 <ferror@plt+0x2c00>
  40470c:	nop
  404710:	adrp	x3, 419000 <ferror@plt+0x17a20>
  404714:	add	x3, x3, #0x268
  404718:	add	x3, x3, #0x100
  40471c:	b	4041e0 <ferror@plt+0x2c00>
  404720:	adrp	x3, 419000 <ferror@plt+0x17a20>
  404724:	add	x3, x3, #0x268
  404728:	mov	x1, x0
  40472c:	add	x3, x3, #0x100
  404730:	mov	x2, #0xffffffffffffffff    	// #-1
  404734:	mov	w0, #0x0                   	// #0
  404738:	b	4041e0 <ferror@plt+0x2c00>
  40473c:	nop
  404740:	adrp	x3, 419000 <ferror@plt+0x17a20>
  404744:	add	x3, x3, #0x268
  404748:	mov	x2, x1
  40474c:	add	x3, x3, #0x100
  404750:	mov	x1, x0
  404754:	mov	w0, #0x0                   	// #0
  404758:	b	4041e0 <ferror@plt+0x2c00>
  40475c:	nop
  404760:	stp	x29, x30, [sp, #-96]!
  404764:	add	x8, sp, #0x28
  404768:	mov	x29, sp
  40476c:	stp	x19, x20, [sp, #16]
  404770:	mov	x20, x2
  404774:	mov	w19, w0
  404778:	mov	w0, w1
  40477c:	bl	403030 <ferror@plt+0x1a50>
  404780:	add	x3, sp, #0x28
  404784:	mov	x1, x20
  404788:	mov	w0, w19
  40478c:	mov	x2, #0xffffffffffffffff    	// #-1
  404790:	bl	4041e0 <ferror@plt+0x2c00>
  404794:	ldp	x19, x20, [sp, #16]
  404798:	ldp	x29, x30, [sp], #96
  40479c:	ret
  4047a0:	stp	x29, x30, [sp, #-112]!
  4047a4:	add	x8, sp, #0x38
  4047a8:	mov	x29, sp
  4047ac:	stp	x19, x20, [sp, #16]
  4047b0:	mov	x20, x2
  4047b4:	mov	w19, w0
  4047b8:	mov	w0, w1
  4047bc:	str	x21, [sp, #32]
  4047c0:	mov	x21, x3
  4047c4:	bl	403030 <ferror@plt+0x1a50>
  4047c8:	add	x3, sp, #0x38
  4047cc:	mov	x2, x21
  4047d0:	mov	x1, x20
  4047d4:	mov	w0, w19
  4047d8:	bl	4041e0 <ferror@plt+0x2c00>
  4047dc:	ldp	x19, x20, [sp, #16]
  4047e0:	ldr	x21, [sp, #32]
  4047e4:	ldp	x29, x30, [sp], #112
  4047e8:	ret
  4047ec:	nop
  4047f0:	mov	x2, x1
  4047f4:	mov	w1, w0
  4047f8:	mov	w0, #0x0                   	// #0
  4047fc:	b	404760 <ferror@plt+0x3180>
  404800:	mov	x4, x1
  404804:	mov	x3, x2
  404808:	mov	w1, w0
  40480c:	mov	x2, x4
  404810:	mov	w0, #0x0                   	// #0
  404814:	b	4047a0 <ferror@plt+0x31c0>
  404818:	adrp	x3, 419000 <ferror@plt+0x17a20>
  40481c:	add	x3, x3, #0x268
  404820:	stp	x29, x30, [sp, #-80]!
  404824:	add	x5, x3, #0x100
  404828:	ubfx	x7, x2, #5, #3
  40482c:	mov	x29, sp
  404830:	ldp	x8, x9, [x3, #256]
  404834:	stp	x8, x9, [sp, #24]
  404838:	add	x6, sp, #0x20
  40483c:	and	w8, w2, #0x1f
  404840:	add	x4, sp, #0x18
  404844:	ldp	x2, x3, [x3, #272]
  404848:	stp	x2, x3, [sp, #40]
  40484c:	ldp	x2, x3, [x5, #32]
  404850:	stp	x2, x3, [sp, #56]
  404854:	mov	x2, x1
  404858:	mov	x3, x4
  40485c:	ldr	x1, [x5, #48]
  404860:	str	x1, [sp, #72]
  404864:	mov	x1, x0
  404868:	mov	w0, #0x0                   	// #0
  40486c:	ldr	w5, [x6, x7, lsl #2]
  404870:	lsr	w4, w5, w8
  404874:	mvn	w4, w4
  404878:	and	w4, w4, #0x1
  40487c:	lsl	w4, w4, w8
  404880:	eor	w4, w4, w5
  404884:	str	w4, [x6, x7, lsl #2]
  404888:	bl	4041e0 <ferror@plt+0x2c00>
  40488c:	ldp	x29, x30, [sp], #80
  404890:	ret
  404894:	nop
  404898:	mov	w2, w1
  40489c:	mov	x1, #0xffffffffffffffff    	// #-1
  4048a0:	b	404818 <ferror@plt+0x3238>
  4048a4:	nop
  4048a8:	mov	w2, #0x3a                  	// #58
  4048ac:	mov	x1, #0xffffffffffffffff    	// #-1
  4048b0:	b	404818 <ferror@plt+0x3238>
  4048b4:	nop
  4048b8:	mov	w2, #0x3a                  	// #58
  4048bc:	b	404818 <ferror@plt+0x3238>
  4048c0:	stp	x29, x30, [sp, #-160]!
  4048c4:	mov	x29, sp
  4048c8:	add	x8, sp, #0x20
  4048cc:	stp	x19, x20, [sp, #16]
  4048d0:	mov	x20, x2
  4048d4:	mov	w19, w0
  4048d8:	mov	w0, w1
  4048dc:	bl	403030 <ferror@plt+0x1a50>
  4048e0:	ldp	x0, x1, [sp, #32]
  4048e4:	stp	x0, x1, [sp, #104]
  4048e8:	add	x3, sp, #0x68
  4048ec:	ldr	w2, [sp, #116]
  4048f0:	mov	x1, x20
  4048f4:	ldp	x6, x7, [sp, #48]
  4048f8:	mvn	w4, w2
  4048fc:	ldp	x8, x9, [sp, #64]
  404900:	and	w4, w4, #0x4000000
  404904:	ldr	x5, [sp, #80]
  404908:	eor	w4, w4, w2
  40490c:	mov	w0, w19
  404910:	mov	x2, #0xffffffffffffffff    	// #-1
  404914:	str	w4, [sp, #116]
  404918:	stp	x6, x7, [sp, #120]
  40491c:	stp	x8, x9, [sp, #136]
  404920:	str	x5, [sp, #152]
  404924:	bl	4041e0 <ferror@plt+0x2c00>
  404928:	ldp	x19, x20, [sp, #16]
  40492c:	ldp	x29, x30, [sp], #160
  404930:	ret
  404934:	nop
  404938:	adrp	x5, 419000 <ferror@plt+0x17a20>
  40493c:	add	x5, x5, #0x268
  404940:	stp	x29, x30, [sp, #-80]!
  404944:	mov	x6, x1
  404948:	mov	w1, #0xa                   	// #10
  40494c:	mov	x29, sp
  404950:	ldp	x8, x9, [x5, #256]
  404954:	stp	x8, x9, [sp, #24]
  404958:	cmp	x6, #0x0
  40495c:	str	w1, [sp, #24]
  404960:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404964:	ldp	x10, x11, [x5, #272]
  404968:	stp	x10, x11, [sp, #40]
  40496c:	ldp	x8, x9, [x5, #288]
  404970:	stp	x8, x9, [sp, #56]
  404974:	ldr	x1, [x5, #304]
  404978:	str	x1, [sp, #72]
  40497c:	b.eq	4049a0 <ferror@plt+0x33c0>  // b.none
  404980:	mov	x5, x2
  404984:	mov	x1, x3
  404988:	mov	x2, x4
  40498c:	add	x3, sp, #0x18
  404990:	stp	x6, x5, [sp, #64]
  404994:	bl	4041e0 <ferror@plt+0x2c00>
  404998:	ldp	x29, x30, [sp], #80
  40499c:	ret
  4049a0:	bl	401430 <abort@plt>
  4049a4:	nop
  4049a8:	mov	x4, #0xffffffffffffffff    	// #-1
  4049ac:	b	404938 <ferror@plt+0x3358>
  4049b0:	mov	x4, x1
  4049b4:	mov	x3, x2
  4049b8:	mov	x1, x0
  4049bc:	mov	x2, x4
  4049c0:	mov	w0, #0x0                   	// #0
  4049c4:	mov	x4, #0xffffffffffffffff    	// #-1
  4049c8:	b	404938 <ferror@plt+0x3358>
  4049cc:	nop
  4049d0:	mov	x4, x1
  4049d4:	mov	x5, x2
  4049d8:	mov	x1, x0
  4049dc:	mov	x2, x4
  4049e0:	mov	w0, #0x0                   	// #0
  4049e4:	mov	x4, x3
  4049e8:	mov	x3, x5
  4049ec:	b	404938 <ferror@plt+0x3358>
  4049f0:	adrp	x3, 419000 <ferror@plt+0x17a20>
  4049f4:	add	x3, x3, #0x1c8
  4049f8:	add	x3, x3, #0x20
  4049fc:	b	4041e0 <ferror@plt+0x2c00>
  404a00:	adrp	x3, 419000 <ferror@plt+0x17a20>
  404a04:	add	x3, x3, #0x1c8
  404a08:	mov	x2, x1
  404a0c:	add	x3, x3, #0x20
  404a10:	mov	x1, x0
  404a14:	mov	w0, #0x0                   	// #0
  404a18:	b	4041e0 <ferror@plt+0x2c00>
  404a1c:	nop
  404a20:	adrp	x3, 419000 <ferror@plt+0x17a20>
  404a24:	add	x3, x3, #0x1c8
  404a28:	add	x3, x3, #0x20
  404a2c:	mov	x2, #0xffffffffffffffff    	// #-1
  404a30:	b	4041e0 <ferror@plt+0x2c00>
  404a34:	nop
  404a38:	adrp	x3, 419000 <ferror@plt+0x17a20>
  404a3c:	add	x3, x3, #0x1c8
  404a40:	mov	x1, x0
  404a44:	add	x3, x3, #0x20
  404a48:	mov	x2, #0xffffffffffffffff    	// #-1
  404a4c:	mov	w0, #0x0                   	// #0
  404a50:	b	4041e0 <ferror@plt+0x2c00>
  404a54:	nop
  404a58:	stp	x29, x30, [sp, #-16]!
  404a5c:	mov	x3, x2
  404a60:	mov	x2, x1
  404a64:	mov	x29, sp
  404a68:	mov	x1, #0x1                   	// #1
  404a6c:	bl	401530 <fwrite@plt>
  404a70:	mov	x0, #0x0                   	// #0
  404a74:	ldp	x29, x30, [sp], #16
  404a78:	ret
  404a7c:	nop
  404a80:	stp	x29, x30, [sp, #-16]!
  404a84:	mov	w3, w0
  404a88:	mov	w1, #0xffff                	// #65535
  404a8c:	mov	x29, sp
  404a90:	mov	x0, x2
  404a94:	cmp	w3, w1
  404a98:	b.hi	404ab8 <ferror@plt+0x34d8>  // b.pmore
  404a9c:	mov	w1, #0x1                   	// #1
  404aa0:	adrp	x2, 406000 <ferror@plt+0x4a20>
  404aa4:	add	x2, x2, #0xbf8
  404aa8:	bl	401480 <__fprintf_chk@plt>
  404aac:	mov	x0, #0xffffffffffffffff    	// #-1
  404ab0:	ldp	x29, x30, [sp], #16
  404ab4:	ret
  404ab8:	mov	w1, #0x1                   	// #1
  404abc:	adrp	x2, 406000 <ferror@plt+0x4a20>
  404ac0:	add	x2, x2, #0xc00
  404ac4:	bl	401480 <__fprintf_chk@plt>
  404ac8:	mov	x0, #0xffffffffffffffff    	// #-1
  404acc:	ldp	x29, x30, [sp], #16
  404ad0:	ret
  404ad4:	nop
  404ad8:	stp	x29, x30, [sp, #-48]!
  404adc:	mov	x29, sp
  404ae0:	stp	x19, x20, [sp, #16]
  404ae4:	mov	w20, w0
  404ae8:	cbz	x1, 404b48 <ferror@plt+0x3568>
  404aec:	mov	x19, x1
  404af0:	mov	w2, #0x5                   	// #5
  404af4:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404af8:	mov	x0, #0x0                   	// #0
  404afc:	add	x1, x1, #0xc38
  404b00:	str	x21, [sp, #32]
  404b04:	bl	401560 <dcgettext@plt>
  404b08:	mov	x21, x0
  404b0c:	mov	x1, x19
  404b10:	mov	w2, #0x5                   	// #5
  404b14:	mov	x0, #0x0                   	// #0
  404b18:	bl	401560 <dcgettext@plt>
  404b1c:	mov	w3, w20
  404b20:	mov	x4, x0
  404b24:	mov	x2, x21
  404b28:	mov	w1, #0x0                   	// #0
  404b2c:	mov	w0, #0x1                   	// #1
  404b30:	bl	4012f0 <error@plt>
  404b34:	mov	x0, #0xffffffffffffffff    	// #-1
  404b38:	ldp	x19, x20, [sp, #16]
  404b3c:	ldr	x21, [sp, #32]
  404b40:	ldp	x29, x30, [sp], #48
  404b44:	ret
  404b48:	mov	w2, #0x5                   	// #5
  404b4c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404b50:	mov	x0, #0x0                   	// #0
  404b54:	add	x1, x1, #0xc08
  404b58:	bl	401560 <dcgettext@plt>
  404b5c:	mov	x2, x0
  404b60:	mov	w3, w20
  404b64:	mov	w1, #0x0                   	// #0
  404b68:	mov	w0, #0x1                   	// #1
  404b6c:	bl	4012f0 <error@plt>
  404b70:	mov	x0, #0xffffffffffffffff    	// #-1
  404b74:	ldp	x19, x20, [sp, #16]
  404b78:	ldp	x29, x30, [sp], #48
  404b7c:	ret
  404b80:	stp	x29, x30, [sp, #-160]!
  404b84:	mov	x29, sp
  404b88:	stp	x21, x22, [sp, #32]
  404b8c:	adrp	x22, 419000 <ferror@plt+0x17a20>
  404b90:	mov	x21, x2
  404b94:	ldr	w4, [x22, #928]
  404b98:	stp	x19, x20, [sp, #16]
  404b9c:	mov	w19, w0
  404ba0:	mov	x20, x1
  404ba4:	stp	x23, x24, [sp, #48]
  404ba8:	mov	x23, x3
  404bac:	add	x24, x22, #0x3a0
  404bb0:	cbz	w4, 404c04 <ferror@plt+0x3624>
  404bb4:	ldr	w4, [x24, #4]
  404bb8:	cbnz	w4, 404bc8 <ferror@plt+0x35e8>
  404bbc:	ldr	x0, [x24, #8]
  404bc0:	cmn	x0, #0x1
  404bc4:	b.eq	404d04 <ferror@plt+0x3724>  // b.none
  404bc8:	cmp	w19, #0x7f
  404bcc:	b.hi	404c40 <ferror@plt+0x3660>  // b.pmore
  404bd0:	strb	w19, [sp, #88]
  404bd4:	add	x22, sp, #0x58
  404bd8:	mov	x5, #0x1                   	// #1
  404bdc:	cbz	w4, 404c64 <ferror@plt+0x3684>
  404be0:	mov	x2, x23
  404be4:	mov	x1, x5
  404be8:	mov	x0, x22
  404bec:	blr	x20
  404bf0:	ldp	x19, x20, [sp, #16]
  404bf4:	ldp	x21, x22, [sp, #32]
  404bf8:	ldp	x23, x24, [sp, #48]
  404bfc:	ldp	x29, x30, [sp], #160
  404c00:	ret
  404c04:	stp	x25, x26, [sp, #64]
  404c08:	bl	405a90 <ferror@plt+0x44b0>
  404c0c:	adrp	x26, 406000 <ferror@plt+0x4a20>
  404c10:	add	x26, x26, #0xc70
  404c14:	mov	x25, x0
  404c18:	mov	x1, x26
  404c1c:	bl	401490 <strcmp@plt>
  404c20:	cmp	w0, #0x0
  404c24:	cset	w4, eq  // eq = none
  404c28:	str	w4, [x24, #4]
  404c2c:	cbnz	w0, 404d1c <ferror@plt+0x373c>
  404c30:	mov	w0, #0x1                   	// #1
  404c34:	str	w0, [x22, #928]
  404c38:	ldp	x25, x26, [sp, #64]
  404c3c:	b	404bb8 <ferror@plt+0x35d8>
  404c40:	add	x22, sp, #0x58
  404c44:	mov	w1, w19
  404c48:	mov	x0, x22
  404c4c:	mov	w2, #0x6                   	// #6
  404c50:	bl	404da0 <ferror@plt+0x37c0>
  404c54:	tbnz	w0, #31, 404d3c <ferror@plt+0x375c>
  404c58:	ldr	w4, [x24, #4]
  404c5c:	sxtw	x5, w0
  404c60:	cbnz	w4, 404be0 <ferror@plt+0x3600>
  404c64:	ldr	x0, [x24, #8]
  404c68:	mov	x6, #0x19                  	// #25
  404c6c:	add	x1, sp, #0x60
  404c70:	add	x4, sp, #0x78
  404c74:	add	x3, sp, #0x70
  404c78:	add	x2, sp, #0x68
  404c7c:	stp	x25, x26, [sp, #64]
  404c80:	add	x25, sp, #0x80
  404c84:	stp	x22, x5, [sp, #96]
  404c88:	stp	x25, x6, [sp, #112]
  404c8c:	bl	4014a0 <iconv@plt>
  404c90:	ldr	x1, [sp, #104]
  404c94:	cmp	x1, #0x0
  404c98:	ccmn	x0, #0x1, #0x4, eq  // eq = none
  404c9c:	b.ne	404cc8 <ferror@plt+0x36e8>  // b.any
  404ca0:	mov	x2, x23
  404ca4:	mov	w0, w19
  404ca8:	mov	x1, #0x0                   	// #0
  404cac:	blr	x21
  404cb0:	ldp	x19, x20, [sp, #16]
  404cb4:	ldp	x21, x22, [sp, #32]
  404cb8:	ldp	x23, x24, [sp, #48]
  404cbc:	ldp	x25, x26, [sp, #64]
  404cc0:	ldp	x29, x30, [sp], #160
  404cc4:	ret
  404cc8:	ldr	x0, [x24, #8]
  404ccc:	add	x4, sp, #0x78
  404cd0:	add	x3, sp, #0x70
  404cd4:	mov	x2, #0x0                   	// #0
  404cd8:	mov	x1, #0x0                   	// #0
  404cdc:	bl	4014a0 <iconv@plt>
  404ce0:	cmn	x0, #0x1
  404ce4:	b.eq	404ca0 <ferror@plt+0x36c0>  // b.none
  404ce8:	ldr	x1, [sp, #112]
  404cec:	mov	x0, x25
  404cf0:	mov	x2, x23
  404cf4:	sub	x1, x1, x25
  404cf8:	blr	x20
  404cfc:	ldp	x25, x26, [sp, #64]
  404d00:	b	404bf0 <ferror@plt+0x3610>
  404d04:	mov	x2, x23
  404d08:	mov	w0, w19
  404d0c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404d10:	add	x1, x1, #0xc80
  404d14:	blr	x21
  404d18:	b	404bf0 <ferror@plt+0x3610>
  404d1c:	mov	x0, x25
  404d20:	mov	x1, x26
  404d24:	bl	401550 <iconv_open@plt>
  404d28:	str	x0, [x24, #8]
  404d2c:	cmn	x0, #0x1
  404d30:	b.eq	404d54 <ferror@plt+0x3774>  // b.none
  404d34:	ldr	w4, [x24, #4]
  404d38:	b	404c30 <ferror@plt+0x3650>
  404d3c:	mov	x2, x23
  404d40:	mov	w0, w19
  404d44:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404d48:	add	x1, x1, #0xca0
  404d4c:	blr	x21
  404d50:	b	404bf0 <ferror@plt+0x3610>
  404d54:	mov	x1, x26
  404d58:	adrp	x0, 406000 <ferror@plt+0x4a20>
  404d5c:	add	x0, x0, #0xc78
  404d60:	bl	401550 <iconv_open@plt>
  404d64:	ldr	w4, [x24, #4]
  404d68:	str	x0, [x24, #8]
  404d6c:	b	404c30 <ferror@plt+0x3650>
  404d70:	cmp	w2, #0x0
  404d74:	adrp	x4, 404000 <ferror@plt+0x2a20>
  404d78:	adrp	x2, 404000 <ferror@plt+0x2a20>
  404d7c:	add	x4, x4, #0xa80
  404d80:	add	x2, x2, #0xad8
  404d84:	mov	x3, x0
  404d88:	csel	x2, x2, x4, ne  // ne = any
  404d8c:	mov	w0, w1
  404d90:	adrp	x1, 404000 <ferror@plt+0x2a20>
  404d94:	add	x1, x1, #0xa58
  404d98:	b	404b80 <ferror@plt+0x35a0>
  404d9c:	nop
  404da0:	cmp	w1, #0x7f
  404da4:	mov	x3, x0
  404da8:	b.ls	404e4c <ferror@plt+0x386c>  // b.plast
  404dac:	cmp	w1, #0x7ff
  404db0:	b.ls	404e0c <ferror@plt+0x382c>  // b.plast
  404db4:	mov	w0, #0xffff                	// #65535
  404db8:	cmp	w1, w0
  404dbc:	b.hi	404e1c <ferror@plt+0x383c>  // b.pmore
  404dc0:	mov	w0, #0xffff2800            	// #-55296
  404dc4:	add	w0, w1, w0
  404dc8:	cmp	w0, #0x7ff
  404dcc:	b.ls	404e54 <ferror@plt+0x3874>  // b.plast
  404dd0:	cmp	w2, #0x2
  404dd4:	b.le	404e4c <ferror@plt+0x386c>
  404dd8:	mov	w0, #0x3                   	// #3
  404ddc:	lsr	w4, w1, #6
  404de0:	and	w2, w1, #0x3f
  404de4:	orr	w1, w4, #0x800
  404de8:	orr	w2, w2, #0xffffff80
  404dec:	strb	w2, [x3, #2]
  404df0:	and	w2, w1, #0x3f
  404df4:	lsr	w1, w1, #6
  404df8:	orr	w2, w2, #0xffffff80
  404dfc:	orr	w1, w1, #0xc0
  404e00:	strb	w1, [x3]
  404e04:	strb	w2, [x3, #1]
  404e08:	ret
  404e0c:	cmp	w2, #0x1
  404e10:	b.le	404e4c <ferror@plt+0x386c>
  404e14:	mov	w0, #0x2                   	// #2
  404e18:	b	404df0 <ferror@plt+0x3810>
  404e1c:	mov	w0, #0x10ffff              	// #1114111
  404e20:	cmp	w1, w0
  404e24:	b.hi	404e54 <ferror@plt+0x3874>  // b.pmore
  404e28:	cmp	w2, #0x3
  404e2c:	b.le	404e4c <ferror@plt+0x386c>
  404e30:	lsr	w0, w1, #6
  404e34:	and	w2, w1, #0x3f
  404e38:	orr	w2, w2, #0xffffff80
  404e3c:	orr	w1, w0, #0x10000
  404e40:	mov	w0, #0x4                   	// #4
  404e44:	strb	w2, [x3, #3]
  404e48:	b	404ddc <ferror@plt+0x37fc>
  404e4c:	mov	w0, #0xfffffffe            	// #-2
  404e50:	ret
  404e54:	mov	w0, #0xffffffff            	// #-1
  404e58:	ret
  404e5c:	nop
  404e60:	sub	sp, sp, #0x50
  404e64:	stp	x29, x30, [sp, #32]
  404e68:	add	x29, sp, #0x20
  404e6c:	stp	x19, x20, [sp, #48]
  404e70:	mov	x19, x5
  404e74:	mov	x20, x4
  404e78:	str	x21, [sp, #64]
  404e7c:	mov	x5, x3
  404e80:	mov	x21, x0
  404e84:	cbz	x1, 405060 <ferror@plt+0x3a80>
  404e88:	mov	x4, x2
  404e8c:	mov	x3, x1
  404e90:	adrp	x2, 406000 <ferror@plt+0x4a20>
  404e94:	mov	w1, #0x1                   	// #1
  404e98:	add	x2, x2, #0xcb8
  404e9c:	bl	401480 <__fprintf_chk@plt>
  404ea0:	mov	w2, #0x5                   	// #5
  404ea4:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404ea8:	mov	x0, #0x0                   	// #0
  404eac:	add	x1, x1, #0xcd0
  404eb0:	bl	401560 <dcgettext@plt>
  404eb4:	mov	x3, x0
  404eb8:	mov	w4, #0x7e3                 	// #2019
  404ebc:	mov	w1, #0x1                   	// #1
  404ec0:	mov	x0, x21
  404ec4:	adrp	x2, 406000 <ferror@plt+0x4a20>
  404ec8:	add	x2, x2, #0xfc8
  404ecc:	bl	401480 <__fprintf_chk@plt>
  404ed0:	mov	w2, #0x5                   	// #5
  404ed4:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404ed8:	mov	x0, #0x0                   	// #0
  404edc:	add	x1, x1, #0xcd8
  404ee0:	bl	401560 <dcgettext@plt>
  404ee4:	mov	x1, x21
  404ee8:	bl	401570 <fputs_unlocked@plt>
  404eec:	cmp	x19, #0x5
  404ef0:	b.eq	40507c <ferror@plt+0x3a9c>  // b.none
  404ef4:	b.hi	404f48 <ferror@plt+0x3968>  // b.pmore
  404ef8:	cmp	x19, #0x2
  404efc:	b.eq	4050bc <ferror@plt+0x3adc>  // b.none
  404f00:	b.ls	404fbc <ferror@plt+0x39dc>  // b.plast
  404f04:	cmp	x19, #0x3
  404f08:	b.eq	40513c <ferror@plt+0x3b5c>  // b.none
  404f0c:	mov	w2, #0x5                   	// #5
  404f10:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404f14:	mov	x0, #0x0                   	// #0
  404f18:	add	x1, x1, #0xdf0
  404f1c:	bl	401560 <dcgettext@plt>
  404f20:	mov	x2, x0
  404f24:	ldp	x3, x4, [x20]
  404f28:	mov	x0, x21
  404f2c:	ldp	x5, x6, [x20, #16]
  404f30:	mov	w1, #0x1                   	// #1
  404f34:	ldp	x29, x30, [sp, #32]
  404f38:	ldp	x19, x20, [sp, #48]
  404f3c:	ldr	x21, [sp, #64]
  404f40:	add	sp, sp, #0x50
  404f44:	b	401480 <__fprintf_chk@plt>
  404f48:	cmp	x19, #0x8
  404f4c:	b.eq	405178 <ferror@plt+0x3b98>  // b.none
  404f50:	b.ls	405000 <ferror@plt+0x3a20>  // b.plast
  404f54:	cmp	x19, #0x9
  404f58:	b.ne	40512c <ferror@plt+0x3b4c>  // b.any
  404f5c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404f60:	add	x1, x1, #0xec0
  404f64:	mov	w2, #0x5                   	// #5
  404f68:	mov	x0, #0x0                   	// #0
  404f6c:	bl	401560 <dcgettext@plt>
  404f70:	ldp	x7, x8, [x20, #32]
  404f74:	mov	x2, x0
  404f78:	ldp	x3, x4, [x20]
  404f7c:	mov	x0, x21
  404f80:	ldp	x5, x6, [x20, #16]
  404f84:	str	x8, [sp]
  404f88:	mov	w1, #0x1                   	// #1
  404f8c:	ldr	x8, [x20, #48]
  404f90:	str	x8, [sp, #8]
  404f94:	ldr	x8, [x20, #56]
  404f98:	str	x8, [sp, #16]
  404f9c:	ldr	x8, [x20, #64]
  404fa0:	str	x8, [sp, #24]
  404fa4:	bl	401480 <__fprintf_chk@plt>
  404fa8:	ldp	x29, x30, [sp, #32]
  404fac:	ldp	x19, x20, [sp, #48]
  404fb0:	ldr	x21, [sp, #64]
  404fb4:	add	sp, sp, #0x50
  404fb8:	ret
  404fbc:	cbz	x19, 40504c <ferror@plt+0x3a6c>
  404fc0:	cmp	x19, #0x1
  404fc4:	b.ne	40512c <ferror@plt+0x3b4c>  // b.any
  404fc8:	mov	w2, #0x5                   	// #5
  404fcc:	adrp	x1, 406000 <ferror@plt+0x4a20>
  404fd0:	mov	x0, #0x0                   	// #0
  404fd4:	add	x1, x1, #0xda8
  404fd8:	bl	401560 <dcgettext@plt>
  404fdc:	mov	x2, x0
  404fe0:	mov	w1, w19
  404fe4:	mov	x0, x21
  404fe8:	ldr	x3, [x20]
  404fec:	ldp	x29, x30, [sp, #32]
  404ff0:	ldp	x19, x20, [sp, #48]
  404ff4:	ldr	x21, [sp, #64]
  404ff8:	add	sp, sp, #0x50
  404ffc:	b	401480 <__fprintf_chk@plt>
  405000:	cmp	x19, #0x6
  405004:	b.eq	4050f4 <ferror@plt+0x3b14>  // b.none
  405008:	cmp	x19, #0x7
  40500c:	b.ne	40512c <ferror@plt+0x3b4c>  // b.any
  405010:	mov	w2, #0x5                   	// #5
  405014:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405018:	mov	x0, #0x0                   	// #0
  40501c:	add	x1, x1, #0xe60
  405020:	bl	401560 <dcgettext@plt>
  405024:	mov	x2, x0
  405028:	ldp	x7, x8, [x20, #32]
  40502c:	mov	x0, x21
  405030:	ldp	x3, x4, [x20]
  405034:	mov	w1, #0x1                   	// #1
  405038:	ldp	x5, x6, [x20, #16]
  40503c:	str	x8, [sp]
  405040:	ldr	x8, [x20, #48]
  405044:	str	x8, [sp, #8]
  405048:	bl	401480 <__fprintf_chk@plt>
  40504c:	ldp	x29, x30, [sp, #32]
  405050:	ldp	x19, x20, [sp, #48]
  405054:	ldr	x21, [sp, #64]
  405058:	add	sp, sp, #0x50
  40505c:	ret
  405060:	mov	x4, x3
  405064:	mov	w1, #0x1                   	// #1
  405068:	mov	x3, x2
  40506c:	adrp	x2, 406000 <ferror@plt+0x4a20>
  405070:	add	x2, x2, #0xcc8
  405074:	bl	401480 <__fprintf_chk@plt>
  405078:	b	404ea0 <ferror@plt+0x38c0>
  40507c:	mov	w2, w19
  405080:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405084:	mov	x0, #0x0                   	// #0
  405088:	add	x1, x1, #0xe10
  40508c:	bl	401560 <dcgettext@plt>
  405090:	mov	x2, x0
  405094:	ldp	x3, x4, [x20]
  405098:	mov	x0, x21
  40509c:	ldp	x5, x6, [x20, #16]
  4050a0:	mov	w1, #0x1                   	// #1
  4050a4:	ldp	x29, x30, [sp, #32]
  4050a8:	ldr	x7, [x20, #32]
  4050ac:	ldp	x19, x20, [sp, #48]
  4050b0:	ldr	x21, [sp, #64]
  4050b4:	add	sp, sp, #0x50
  4050b8:	b	401480 <__fprintf_chk@plt>
  4050bc:	mov	w2, #0x5                   	// #5
  4050c0:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4050c4:	mov	x0, #0x0                   	// #0
  4050c8:	add	x1, x1, #0xdb8
  4050cc:	bl	401560 <dcgettext@plt>
  4050d0:	mov	x2, x0
  4050d4:	ldp	x3, x4, [x20]
  4050d8:	mov	x0, x21
  4050dc:	ldp	x29, x30, [sp, #32]
  4050e0:	mov	w1, #0x1                   	// #1
  4050e4:	ldp	x19, x20, [sp, #48]
  4050e8:	ldr	x21, [sp, #64]
  4050ec:	add	sp, sp, #0x50
  4050f0:	b	401480 <__fprintf_chk@plt>
  4050f4:	mov	w2, #0x5                   	// #5
  4050f8:	adrp	x1, 406000 <ferror@plt+0x4a20>
  4050fc:	mov	x0, #0x0                   	// #0
  405100:	add	x1, x1, #0xe38
  405104:	bl	401560 <dcgettext@plt>
  405108:	mov	x2, x0
  40510c:	ldp	x3, x4, [x20]
  405110:	mov	x0, x21
  405114:	ldp	x5, x6, [x20, #16]
  405118:	mov	w1, #0x1                   	// #1
  40511c:	ldp	x7, x8, [x20, #32]
  405120:	str	x8, [sp]
  405124:	bl	401480 <__fprintf_chk@plt>
  405128:	b	40504c <ferror@plt+0x3a6c>
  40512c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405130:	mov	w2, #0x5                   	// #5
  405134:	add	x1, x1, #0xef8
  405138:	b	404f68 <ferror@plt+0x3988>
  40513c:	mov	w2, #0x5                   	// #5
  405140:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405144:	mov	x0, #0x0                   	// #0
  405148:	add	x1, x1, #0xdd0
  40514c:	bl	401560 <dcgettext@plt>
  405150:	mov	x2, x0
  405154:	ldp	x3, x4, [x20]
  405158:	mov	x0, x21
  40515c:	ldr	x5, [x20, #16]
  405160:	mov	w1, #0x1                   	// #1
  405164:	ldp	x29, x30, [sp, #32]
  405168:	ldp	x19, x20, [sp, #48]
  40516c:	ldr	x21, [sp, #64]
  405170:	add	sp, sp, #0x50
  405174:	b	401480 <__fprintf_chk@plt>
  405178:	mov	w2, #0x5                   	// #5
  40517c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405180:	mov	x0, #0x0                   	// #0
  405184:	add	x1, x1, #0xe90
  405188:	bl	401560 <dcgettext@plt>
  40518c:	mov	x2, x0
  405190:	ldp	x7, x8, [x20, #32]
  405194:	mov	x0, x21
  405198:	ldp	x3, x4, [x20]
  40519c:	mov	w1, #0x1                   	// #1
  4051a0:	ldp	x5, x6, [x20, #16]
  4051a4:	str	x8, [sp]
  4051a8:	ldr	x8, [x20, #48]
  4051ac:	str	x8, [sp, #8]
  4051b0:	ldr	x8, [x20, #56]
  4051b4:	str	x8, [sp, #16]
  4051b8:	bl	401480 <__fprintf_chk@plt>
  4051bc:	b	40504c <ferror@plt+0x3a6c>
  4051c0:	ldr	x5, [x4]
  4051c4:	cbz	x5, 4051e0 <ferror@plt+0x3c00>
  4051c8:	mov	x5, #0x0                   	// #0
  4051cc:	nop
  4051d0:	add	x5, x5, #0x1
  4051d4:	ldr	x6, [x4, x5, lsl #3]
  4051d8:	cbnz	x6, 4051d0 <ferror@plt+0x3bf0>
  4051dc:	b	404e60 <ferror@plt+0x3880>
  4051e0:	mov	x5, #0x0                   	// #0
  4051e4:	b	404e60 <ferror@plt+0x3880>
  4051e8:	stp	x29, x30, [sp, #-96]!
  4051ec:	mov	x5, #0x0                   	// #0
  4051f0:	mov	x29, sp
  4051f4:	add	x8, sp, #0x10
  4051f8:	ldr	w7, [x4, #24]
  4051fc:	ldp	x6, x11, [x4]
  405200:	b	405228 <ferror@plt+0x3c48>
  405204:	mov	x4, x6
  405208:	add	x8, x8, #0x8
  40520c:	and	x6, x10, #0xfffffffffffffff8
  405210:	ldr	x4, [x4]
  405214:	stur	x4, [x8, #-8]
  405218:	cbz	x4, 405258 <ferror@plt+0x3c78>
  40521c:	add	x5, x5, #0x1
  405220:	cmp	x5, #0xa
  405224:	b.eq	405258 <ferror@plt+0x3c78>  // b.none
  405228:	add	x10, x6, #0xf
  40522c:	add	w9, w7, #0x8
  405230:	tbz	w7, #31, 405204 <ferror@plt+0x3c24>
  405234:	add	x4, x11, w7, sxtw
  405238:	add	x10, x6, #0xf
  40523c:	mov	w7, w9
  405240:	cmp	w9, #0x0
  405244:	b.gt	405204 <ferror@plt+0x3c24>
  405248:	ldr	x4, [x4]
  40524c:	str	x4, [x8]
  405250:	add	x8, x8, #0x8
  405254:	cbnz	x4, 40521c <ferror@plt+0x3c3c>
  405258:	add	x4, sp, #0x10
  40525c:	bl	404e60 <ferror@plt+0x3880>
  405260:	ldp	x29, x30, [sp], #96
  405264:	ret
  405268:	stp	x29, x30, [sp, #-288]!
  40526c:	mov	w12, #0xffffffe0            	// #-32
  405270:	mov	w13, #0xffffff80            	// #-128
  405274:	mov	x29, sp
  405278:	add	x14, sp, #0x100
  40527c:	add	x11, sp, #0x120
  405280:	add	x9, sp, #0x30
  405284:	mov	w8, w12
  405288:	mov	x10, #0x0                   	// #0
  40528c:	stp	x11, x11, [sp, #16]
  405290:	str	x14, [sp, #32]
  405294:	stp	w12, w13, [sp, #40]
  405298:	str	q0, [sp, #128]
  40529c:	str	q1, [sp, #144]
  4052a0:	str	q2, [sp, #160]
  4052a4:	str	q3, [sp, #176]
  4052a8:	str	q4, [sp, #192]
  4052ac:	str	q5, [sp, #208]
  4052b0:	str	q6, [sp, #224]
  4052b4:	str	q7, [sp, #240]
  4052b8:	stp	x4, x5, [sp, #256]
  4052bc:	stp	x6, x7, [sp, #272]
  4052c0:	b	4052e8 <ferror@plt+0x3d08>
  4052c4:	mov	x4, x11
  4052c8:	add	x9, x9, #0x8
  4052cc:	add	x11, x11, #0x8
  4052d0:	ldr	x4, [x4]
  4052d4:	stur	x4, [x9, #-8]
  4052d8:	cbz	x4, 405314 <ferror@plt+0x3d34>
  4052dc:	add	x10, x10, #0x1
  4052e0:	cmp	x10, #0xa
  4052e4:	b.eq	405314 <ferror@plt+0x3d34>  // b.none
  4052e8:	add	w5, w8, #0x8
  4052ec:	tbz	w8, #31, 4052c4 <ferror@plt+0x3ce4>
  4052f0:	add	x4, sp, #0x120
  4052f4:	cmp	w5, #0x0
  4052f8:	add	x4, x4, w8, sxtw
  4052fc:	mov	w8, w5
  405300:	b.gt	4052c4 <ferror@plt+0x3ce4>
  405304:	ldr	x4, [x4]
  405308:	str	x4, [x9]
  40530c:	add	x9, x9, #0x8
  405310:	cbnz	x4, 4052dc <ferror@plt+0x3cfc>
  405314:	add	x4, sp, #0x30
  405318:	mov	x5, x10
  40531c:	bl	404e60 <ferror@plt+0x3880>
  405320:	ldp	x29, x30, [sp], #288
  405324:	ret
  405328:	stp	x29, x30, [sp, #-16]!
  40532c:	mov	w2, #0x5                   	// #5
  405330:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405334:	mov	x29, sp
  405338:	add	x1, x1, #0xf38
  40533c:	mov	x0, #0x0                   	// #0
  405340:	bl	401560 <dcgettext@plt>
  405344:	mov	x1, x0
  405348:	adrp	x2, 406000 <ferror@plt+0x4a20>
  40534c:	mov	w0, #0x1                   	// #1
  405350:	add	x2, x2, #0xf50
  405354:	bl	4013b0 <__printf_chk@plt>
  405358:	mov	w2, #0x5                   	// #5
  40535c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405360:	mov	x0, #0x0                   	// #0
  405364:	add	x1, x1, #0xf68
  405368:	bl	401560 <dcgettext@plt>
  40536c:	mov	x1, x0
  405370:	adrp	x3, 406000 <ferror@plt+0x4a20>
  405374:	add	x3, x3, #0x518
  405378:	adrp	x2, 406000 <ferror@plt+0x4a20>
  40537c:	mov	w0, #0x1                   	// #1
  405380:	add	x2, x2, #0x540
  405384:	bl	4013b0 <__printf_chk@plt>
  405388:	mov	w2, #0x5                   	// #5
  40538c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405390:	mov	x0, #0x0                   	// #0
  405394:	add	x1, x1, #0xf80
  405398:	bl	401560 <dcgettext@plt>
  40539c:	ldp	x29, x30, [sp], #16
  4053a0:	adrp	x1, 419000 <ferror@plt+0x17a20>
  4053a4:	ldr	x1, [x1, #560]
  4053a8:	b	401570 <fputs_unlocked@plt>
  4053ac:	nop
  4053b0:	stp	x29, x30, [sp, #-32]!
  4053b4:	mov	x29, sp
  4053b8:	str	x19, [sp, #16]
  4053bc:	mov	x19, x0
  4053c0:	bl	401360 <malloc@plt>
  4053c4:	cmp	x0, #0x0
  4053c8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4053cc:	b.ne	4053dc <ferror@plt+0x3dfc>  // b.any
  4053d0:	ldr	x19, [sp, #16]
  4053d4:	ldp	x29, x30, [sp], #32
  4053d8:	ret
  4053dc:	bl	405608 <ferror@plt+0x4028>
  4053e0:	umulh	x2, x0, x1
  4053e4:	mul	x0, x0, x1
  4053e8:	cmp	x2, #0x0
  4053ec:	cset	x1, ne  // ne = any
  4053f0:	tbnz	x0, #63, 4053fc <ferror@plt+0x3e1c>
  4053f4:	cbnz	x1, 4053fc <ferror@plt+0x3e1c>
  4053f8:	b	4053b0 <ferror@plt+0x3dd0>
  4053fc:	stp	x29, x30, [sp, #-16]!
  405400:	mov	x29, sp
  405404:	bl	405608 <ferror@plt+0x4028>
  405408:	b	4053b0 <ferror@plt+0x3dd0>
  40540c:	nop
  405410:	stp	x29, x30, [sp, #-32]!
  405414:	cmp	x1, #0x0
  405418:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40541c:	mov	x29, sp
  405420:	b.ne	405448 <ferror@plt+0x3e68>  // b.any
  405424:	str	x19, [sp, #16]
  405428:	mov	x19, x1
  40542c:	bl	401400 <realloc@plt>
  405430:	cmp	x0, #0x0
  405434:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405438:	b.ne	405458 <ferror@plt+0x3e78>  // b.any
  40543c:	ldr	x19, [sp, #16]
  405440:	ldp	x29, x30, [sp], #32
  405444:	ret
  405448:	bl	4014f0 <free@plt>
  40544c:	mov	x0, #0x0                   	// #0
  405450:	ldp	x29, x30, [sp], #32
  405454:	ret
  405458:	bl	405608 <ferror@plt+0x4028>
  40545c:	nop
  405460:	umulh	x3, x1, x2
  405464:	mul	x1, x1, x2
  405468:	cmp	x3, #0x0
  40546c:	cset	x2, ne  // ne = any
  405470:	tbnz	x1, #63, 40547c <ferror@plt+0x3e9c>
  405474:	cbnz	x2, 40547c <ferror@plt+0x3e9c>
  405478:	b	405410 <ferror@plt+0x3e30>
  40547c:	stp	x29, x30, [sp, #-16]!
  405480:	mov	x29, sp
  405484:	bl	405608 <ferror@plt+0x4028>
  405488:	mov	x4, x1
  40548c:	ldr	x3, [x1]
  405490:	cbz	x0, 4054bc <ferror@plt+0x3edc>
  405494:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  405498:	movk	x1, #0x5554
  40549c:	udiv	x1, x1, x2
  4054a0:	cmp	x1, x3
  4054a4:	b.ls	4054d8 <ferror@plt+0x3ef8>  // b.plast
  4054a8:	add	x1, x3, #0x1
  4054ac:	add	x3, x1, x3, lsr #1
  4054b0:	mul	x1, x3, x2
  4054b4:	str	x3, [x4]
  4054b8:	b	405410 <ferror@plt+0x3e30>
  4054bc:	cbz	x3, 4054e4 <ferror@plt+0x3f04>
  4054c0:	umulh	x5, x3, x2
  4054c4:	mul	x1, x3, x2
  4054c8:	cmp	x5, #0x0
  4054cc:	cset	x2, ne  // ne = any
  4054d0:	tbnz	x1, #63, 4054d8 <ferror@plt+0x3ef8>
  4054d4:	cbz	x2, 4054b4 <ferror@plt+0x3ed4>
  4054d8:	stp	x29, x30, [sp, #-16]!
  4054dc:	mov	x29, sp
  4054e0:	bl	405608 <ferror@plt+0x4028>
  4054e4:	mov	x3, #0x80                  	// #128
  4054e8:	cmp	x2, x3
  4054ec:	udiv	x3, x3, x2
  4054f0:	cinc	x3, x3, hi  // hi = pmore
  4054f4:	b	4054c0 <ferror@plt+0x3ee0>
  4054f8:	mov	x2, x1
  4054fc:	ldr	x1, [x1]
  405500:	cbz	x0, 405524 <ferror@plt+0x3f44>
  405504:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  405508:	movk	x3, #0x5553
  40550c:	cmp	x1, x3
  405510:	b.hi	40553c <ferror@plt+0x3f5c>  // b.pmore
  405514:	add	x3, x1, #0x1
  405518:	add	x1, x3, x1, lsr #1
  40551c:	str	x1, [x2]
  405520:	b	405410 <ferror@plt+0x3e30>
  405524:	cmp	x1, #0x0
  405528:	cbnz	x1, 405538 <ferror@plt+0x3f58>
  40552c:	mov	x1, #0x80                  	// #128
  405530:	str	x1, [x2]
  405534:	b	405410 <ferror@plt+0x3e30>
  405538:	b.ge	40551c <ferror@plt+0x3f3c>  // b.tcont
  40553c:	stp	x29, x30, [sp, #-16]!
  405540:	mov	x29, sp
  405544:	bl	405608 <ferror@plt+0x4028>
  405548:	stp	x29, x30, [sp, #-32]!
  40554c:	mov	x29, sp
  405550:	str	x19, [sp, #16]
  405554:	mov	x19, x0
  405558:	bl	4053b0 <ferror@plt+0x3dd0>
  40555c:	mov	x2, x19
  405560:	mov	w1, #0x0                   	// #0
  405564:	ldr	x19, [sp, #16]
  405568:	ldp	x29, x30, [sp], #32
  40556c:	b	4013c0 <memset@plt>
  405570:	umulh	x4, x0, x1
  405574:	stp	x29, x30, [sp, #-16]!
  405578:	mul	x2, x0, x1
  40557c:	cmp	x4, #0x0
  405580:	mov	x29, sp
  405584:	cset	x3, ne  // ne = any
  405588:	tbnz	x2, #63, 4055a0 <ferror@plt+0x3fc0>
  40558c:	cbnz	x3, 4055a0 <ferror@plt+0x3fc0>
  405590:	bl	4013f0 <calloc@plt>
  405594:	cbz	x0, 4055a0 <ferror@plt+0x3fc0>
  405598:	ldp	x29, x30, [sp], #16
  40559c:	ret
  4055a0:	bl	405608 <ferror@plt+0x4028>
  4055a4:	nop
  4055a8:	stp	x29, x30, [sp, #-32]!
  4055ac:	mov	x29, sp
  4055b0:	stp	x19, x20, [sp, #16]
  4055b4:	mov	x19, x1
  4055b8:	mov	x20, x0
  4055bc:	mov	x0, x1
  4055c0:	bl	4053b0 <ferror@plt+0x3dd0>
  4055c4:	mov	x2, x19
  4055c8:	mov	x1, x20
  4055cc:	ldp	x19, x20, [sp, #16]
  4055d0:	ldp	x29, x30, [sp], #32
  4055d4:	b	4012b0 <memcpy@plt>
  4055d8:	stp	x29, x30, [sp, #-32]!
  4055dc:	mov	x29, sp
  4055e0:	str	x19, [sp, #16]
  4055e4:	mov	x19, x0
  4055e8:	bl	4012d0 <strlen@plt>
  4055ec:	mov	x1, x0
  4055f0:	mov	x0, x19
  4055f4:	add	x1, x1, #0x1
  4055f8:	ldr	x19, [sp, #16]
  4055fc:	ldp	x29, x30, [sp], #32
  405600:	b	4055a8 <ferror@plt+0x3fc8>
  405604:	nop
  405608:	stp	x29, x30, [sp, #-32]!
  40560c:	adrp	x0, 419000 <ferror@plt+0x17a20>
  405610:	mov	w2, #0x5                   	// #5
  405614:	mov	x29, sp
  405618:	str	x19, [sp, #16]
  40561c:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405620:	ldr	w19, [x0, #448]
  405624:	add	x1, x1, #0xff8
  405628:	mov	x0, #0x0                   	// #0
  40562c:	bl	401560 <dcgettext@plt>
  405630:	adrp	x2, 405000 <ferror@plt+0x3a20>
  405634:	mov	x3, x0
  405638:	add	x2, x2, #0xe60
  40563c:	mov	w0, w19
  405640:	mov	w1, #0x0                   	// #0
  405644:	bl	4012f0 <error@plt>
  405648:	bl	401430 <abort@plt>
  40564c:	nop
  405650:	stp	x29, x30, [sp, #-112]!
  405654:	mov	x2, x0
  405658:	mov	x29, sp
  40565c:	stp	x19, x20, [sp, #16]
  405660:	adrp	x20, 419000 <ferror@plt+0x17a20>
  405664:	add	x3, sp, #0x30
  405668:	ldp	x6, x7, [x1]
  40566c:	stp	x6, x7, [sp, #80]
  405670:	ldp	x4, x5, [x1, #16]
  405674:	mov	w1, #0x1                   	// #1
  405678:	ldr	x0, [x20, #560]
  40567c:	stp	x6, x7, [sp, #48]
  405680:	stp	x4, x5, [sp, #64]
  405684:	stp	x4, x5, [sp, #96]
  405688:	bl	4013d0 <__vfprintf_chk@plt>
  40568c:	mov	w19, w0
  405690:	tbnz	w0, #31, 4056a4 <ferror@plt+0x40c4>
  405694:	mov	w0, w19
  405698:	ldp	x19, x20, [sp, #16]
  40569c:	ldp	x29, x30, [sp], #112
  4056a0:	ret
  4056a4:	ldr	x0, [x20, #560]
  4056a8:	bl	4015e0 <ferror@plt>
  4056ac:	cbnz	w0, 405694 <ferror@plt+0x40b4>
  4056b0:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4056b4:	str	x21, [sp, #32]
  4056b8:	ldr	w20, [x0, #448]
  4056bc:	bl	4015a0 <__errno_location@plt>
  4056c0:	mov	x3, x0
  4056c4:	mov	w2, #0x5                   	// #5
  4056c8:	adrp	x1, 407000 <ferror@plt+0x5a20>
  4056cc:	mov	x0, #0x0                   	// #0
  4056d0:	add	x1, x1, #0x10
  4056d4:	ldr	w21, [x3]
  4056d8:	bl	401560 <dcgettext@plt>
  4056dc:	mov	x2, x0
  4056e0:	mov	w0, w20
  4056e4:	mov	w1, w21
  4056e8:	bl	4012f0 <error@plt>
  4056ec:	ldr	x21, [sp, #32]
  4056f0:	b	405694 <ferror@plt+0x40b4>
  4056f4:	nop
  4056f8:	stp	x29, x30, [sp, #-272]!
  4056fc:	mov	w9, #0xffffffc8            	// #-56
  405700:	mov	w8, #0xffffff80            	// #-128
  405704:	mov	x29, sp
  405708:	add	x10, sp, #0xd0
  40570c:	add	x11, sp, #0x110
  405710:	stp	x11, x11, [sp, #48]
  405714:	str	x10, [sp, #64]
  405718:	stp	w9, w8, [sp, #72]
  40571c:	ldp	x10, x11, [sp, #48]
  405720:	stp	x10, x11, [sp, #16]
  405724:	ldp	x8, x9, [sp, #64]
  405728:	stp	x8, x9, [sp, #32]
  40572c:	str	q0, [sp, #80]
  405730:	str	q1, [sp, #96]
  405734:	str	q2, [sp, #112]
  405738:	str	q3, [sp, #128]
  40573c:	str	q4, [sp, #144]
  405740:	str	q5, [sp, #160]
  405744:	str	q6, [sp, #176]
  405748:	str	q7, [sp, #192]
  40574c:	stp	x1, x2, [sp, #216]
  405750:	add	x1, sp, #0x10
  405754:	stp	x3, x4, [sp, #232]
  405758:	stp	x5, x6, [sp, #248]
  40575c:	str	x7, [sp, #264]
  405760:	bl	405650 <ferror@plt+0x4070>
  405764:	ldp	x29, x30, [sp], #272
  405768:	ret
  40576c:	nop
  405770:	mov	x4, x2
  405774:	stp	x29, x30, [sp, #-112]!
  405778:	mov	x2, x1
  40577c:	mov	x29, sp
  405780:	ldp	x6, x7, [x4]
  405784:	stp	x6, x7, [sp, #48]
  405788:	add	x3, sp, #0x30
  40578c:	ldp	x4, x5, [x4, #16]
  405790:	mov	w1, #0x1                   	// #1
  405794:	stp	x19, x20, [sp, #16]
  405798:	mov	x20, x0
  40579c:	stp	x4, x5, [sp, #64]
  4057a0:	stp	x6, x7, [sp, #80]
  4057a4:	stp	x4, x5, [sp, #96]
  4057a8:	bl	4013d0 <__vfprintf_chk@plt>
  4057ac:	mov	w19, w0
  4057b0:	tbnz	w0, #31, 4057c4 <ferror@plt+0x41e4>
  4057b4:	mov	w0, w19
  4057b8:	ldp	x19, x20, [sp, #16]
  4057bc:	ldp	x29, x30, [sp], #112
  4057c0:	ret
  4057c4:	mov	x0, x20
  4057c8:	bl	4015e0 <ferror@plt>
  4057cc:	cbnz	w0, 4057b4 <ferror@plt+0x41d4>
  4057d0:	adrp	x0, 419000 <ferror@plt+0x17a20>
  4057d4:	str	x21, [sp, #32]
  4057d8:	ldr	w20, [x0, #448]
  4057dc:	bl	4015a0 <__errno_location@plt>
  4057e0:	mov	x3, x0
  4057e4:	mov	w2, #0x5                   	// #5
  4057e8:	adrp	x1, 407000 <ferror@plt+0x5a20>
  4057ec:	mov	x0, #0x0                   	// #0
  4057f0:	add	x1, x1, #0x10
  4057f4:	ldr	w21, [x3]
  4057f8:	bl	401560 <dcgettext@plt>
  4057fc:	mov	x2, x0
  405800:	mov	w0, w20
  405804:	mov	w1, w21
  405808:	bl	4012f0 <error@plt>
  40580c:	ldr	x21, [sp, #32]
  405810:	b	4057b4 <ferror@plt+0x41d4>
  405814:	nop
  405818:	stp	x29, x30, [sp, #-256]!
  40581c:	mov	w9, #0xffffffd0            	// #-48
  405820:	mov	w8, #0xffffff80            	// #-128
  405824:	mov	x29, sp
  405828:	add	x10, sp, #0xd0
  40582c:	add	x11, sp, #0x100
  405830:	stp	x11, x11, [sp, #48]
  405834:	str	x10, [sp, #64]
  405838:	stp	w9, w8, [sp, #72]
  40583c:	ldp	x10, x11, [sp, #48]
  405840:	stp	x10, x11, [sp, #16]
  405844:	ldp	x8, x9, [sp, #64]
  405848:	stp	x8, x9, [sp, #32]
  40584c:	str	q0, [sp, #80]
  405850:	str	q1, [sp, #96]
  405854:	str	q2, [sp, #112]
  405858:	str	q3, [sp, #128]
  40585c:	str	q4, [sp, #144]
  405860:	str	q5, [sp, #160]
  405864:	str	q6, [sp, #176]
  405868:	str	q7, [sp, #192]
  40586c:	stp	x2, x3, [sp, #208]
  405870:	add	x2, sp, #0x10
  405874:	stp	x4, x5, [sp, #224]
  405878:	stp	x6, x7, [sp, #240]
  40587c:	bl	405770 <ferror@plt+0x4190>
  405880:	ldp	x29, x30, [sp], #256
  405884:	ret
  405888:	stp	x29, x30, [sp, #-64]!
  40588c:	cmp	x0, #0x0
  405890:	add	x4, sp, #0x3c
  405894:	mov	x29, sp
  405898:	stp	x19, x20, [sp, #16]
  40589c:	csel	x19, x4, x0, eq  // eq = none
  4058a0:	mov	x20, x2
  4058a4:	mov	x0, x19
  4058a8:	str	x21, [sp, #32]
  4058ac:	mov	x21, x1
  4058b0:	bl	4012a0 <mbrtowc@plt>
  4058b4:	cmp	x20, #0x0
  4058b8:	mov	x20, x0
  4058bc:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  4058c0:	b.hi	4058d8 <ferror@plt+0x42f8>  // b.pmore
  4058c4:	mov	x0, x20
  4058c8:	ldp	x19, x20, [sp, #16]
  4058cc:	ldr	x21, [sp, #32]
  4058d0:	ldp	x29, x30, [sp], #64
  4058d4:	ret
  4058d8:	mov	w0, #0x0                   	// #0
  4058dc:	bl	405a30 <ferror@plt+0x4450>
  4058e0:	tst	w0, #0xff
  4058e4:	b.ne	4058c4 <ferror@plt+0x42e4>  // b.any
  4058e8:	ldrb	w0, [x21]
  4058ec:	mov	x20, #0x1                   	// #1
  4058f0:	str	w0, [x19]
  4058f4:	mov	x0, x20
  4058f8:	ldp	x19, x20, [sp, #16]
  4058fc:	ldr	x21, [sp, #32]
  405900:	ldp	x29, x30, [sp], #64
  405904:	ret
  405908:	stp	x29, x30, [sp, #-64]!
  40590c:	mov	x29, sp
  405910:	str	x21, [sp, #32]
  405914:	adrp	x21, 419000 <ferror@plt+0x17a20>
  405918:	stp	x19, x20, [sp, #16]
  40591c:	mov	x20, x0
  405920:	mov	x19, x1
  405924:	ldr	x0, [x21, #944]
  405928:	cbz	x0, 40599c <ferror@plt+0x43bc>
  40592c:	ldr	x0, [x21, #944]
  405930:	cbz	x0, 405980 <ferror@plt+0x43a0>
  405934:	bl	4014c0 <uselocale@plt>
  405938:	mov	x21, x0
  40593c:	cbz	x0, 405980 <ferror@plt+0x43a0>
  405940:	mov	x1, x19
  405944:	mov	x0, x20
  405948:	bl	4014e0 <strtold@plt>
  40594c:	str	q0, [sp, #48]
  405950:	bl	4015a0 <__errno_location@plt>
  405954:	mov	x19, x0
  405958:	mov	x0, x21
  40595c:	ldr	w20, [x19]
  405960:	bl	4014c0 <uselocale@plt>
  405964:	ldr	q0, [sp, #48]
  405968:	cbz	x0, 4059b8 <ferror@plt+0x43d8>
  40596c:	str	w20, [x19]
  405970:	ldp	x19, x20, [sp, #16]
  405974:	ldr	x21, [sp, #32]
  405978:	ldp	x29, x30, [sp], #64
  40597c:	ret
  405980:	movi	v0.2d, #0x0
  405984:	cbz	x19, 405970 <ferror@plt+0x4390>
  405988:	str	x20, [x19]
  40598c:	ldp	x19, x20, [sp, #16]
  405990:	ldr	x21, [sp, #32]
  405994:	ldp	x29, x30, [sp], #64
  405998:	ret
  40599c:	adrp	x1, 407000 <ferror@plt+0x5a20>
  4059a0:	mov	x2, #0x0                   	// #0
  4059a4:	add	x1, x1, #0x30
  4059a8:	mov	w0, #0x1fbf                	// #8127
  4059ac:	bl	4015c0 <newlocale@plt>
  4059b0:	str	x0, [x21, #944]
  4059b4:	b	40592c <ferror@plt+0x434c>
  4059b8:	bl	401430 <abort@plt>
  4059bc:	nop
  4059c0:	stp	x29, x30, [sp, #-32]!
  4059c4:	mov	x29, sp
  4059c8:	stp	x19, x20, [sp, #16]
  4059cc:	mov	x19, x0
  4059d0:	bl	401320 <__fpending@plt>
  4059d4:	mov	x20, x0
  4059d8:	mov	x0, x19
  4059dc:	ldr	w19, [x19]
  4059e0:	and	w19, w19, #0x20
  4059e4:	bl	405ad0 <ferror@plt+0x44f0>
  4059e8:	cbnz	w19, 405a10 <ferror@plt+0x4430>
  4059ec:	cbz	w0, 405a04 <ferror@plt+0x4424>
  4059f0:	cbnz	x20, 405a28 <ferror@plt+0x4448>
  4059f4:	bl	4015a0 <__errno_location@plt>
  4059f8:	ldr	w0, [x0]
  4059fc:	cmp	w0, #0x9
  405a00:	csetm	w0, ne  // ne = any
  405a04:	ldp	x19, x20, [sp, #16]
  405a08:	ldp	x29, x30, [sp], #32
  405a0c:	ret
  405a10:	cbnz	w0, 405a28 <ferror@plt+0x4448>
  405a14:	bl	4015a0 <__errno_location@plt>
  405a18:	mov	x1, x0
  405a1c:	mov	w0, #0xffffffff            	// #-1
  405a20:	str	wzr, [x1]
  405a24:	b	405a04 <ferror@plt+0x4424>
  405a28:	mov	w0, #0xffffffff            	// #-1
  405a2c:	b	405a04 <ferror@plt+0x4424>
  405a30:	stp	x29, x30, [sp, #-16]!
  405a34:	mov	x1, #0x0                   	// #0
  405a38:	mov	x29, sp
  405a3c:	bl	4015d0 <setlocale@plt>
  405a40:	mov	w1, #0x1                   	// #1
  405a44:	cbz	x0, 405a68 <ferror@plt+0x4488>
  405a48:	ldrb	w1, [x0]
  405a4c:	cmp	w1, #0x43
  405a50:	b.eq	405a74 <ferror@plt+0x4494>  // b.none
  405a54:	adrp	x1, 407000 <ferror@plt+0x5a20>
  405a58:	add	x1, x1, #0x38
  405a5c:	bl	401490 <strcmp@plt>
  405a60:	cmp	w0, #0x0
  405a64:	cset	w1, ne  // ne = any
  405a68:	mov	w0, w1
  405a6c:	ldp	x29, x30, [sp], #16
  405a70:	ret
  405a74:	ldrb	w2, [x0, #1]
  405a78:	mov	w1, #0x0                   	// #0
  405a7c:	cbnz	w2, 405a54 <ferror@plt+0x4474>
  405a80:	mov	w0, w1
  405a84:	ldp	x29, x30, [sp], #16
  405a88:	ret
  405a8c:	nop
  405a90:	stp	x29, x30, [sp, #-16]!
  405a94:	mov	w0, #0xe                   	// #14
  405a98:	mov	x29, sp
  405a9c:	bl	401350 <nl_langinfo@plt>
  405aa0:	cbz	x0, 405ac0 <ferror@plt+0x44e0>
  405aa4:	ldrb	w2, [x0]
  405aa8:	adrp	x1, 406000 <ferror@plt+0x4a20>
  405aac:	add	x1, x1, #0xc78
  405ab0:	cmp	w2, #0x0
  405ab4:	csel	x0, x1, x0, eq  // eq = none
  405ab8:	ldp	x29, x30, [sp], #16
  405abc:	ret
  405ac0:	ldp	x29, x30, [sp], #16
  405ac4:	adrp	x0, 406000 <ferror@plt+0x4a20>
  405ac8:	add	x0, x0, #0xc78
  405acc:	ret
  405ad0:	stp	x29, x30, [sp, #-32]!
  405ad4:	mov	x29, sp
  405ad8:	stp	x19, x20, [sp, #16]
  405adc:	mov	x19, x0
  405ae0:	bl	401330 <fileno@plt>
  405ae4:	tbnz	w0, #31, 405b40 <ferror@plt+0x4560>
  405ae8:	mov	x0, x19
  405aec:	bl	401580 <__freading@plt>
  405af0:	cbnz	w0, 405b24 <ferror@plt+0x4544>
  405af4:	mov	x0, x19
  405af8:	bl	405b60 <ferror@plt+0x4580>
  405afc:	cbz	w0, 405b40 <ferror@plt+0x4560>
  405b00:	bl	4015a0 <__errno_location@plt>
  405b04:	mov	x20, x0
  405b08:	mov	x0, x19
  405b0c:	ldr	w19, [x20]
  405b10:	bl	401340 <fclose@plt>
  405b14:	cbnz	w19, 405b50 <ferror@plt+0x4570>
  405b18:	ldp	x19, x20, [sp, #16]
  405b1c:	ldp	x29, x30, [sp], #32
  405b20:	ret
  405b24:	mov	x0, x19
  405b28:	bl	401330 <fileno@plt>
  405b2c:	mov	w2, #0x1                   	// #1
  405b30:	mov	x1, #0x0                   	// #0
  405b34:	bl	401310 <lseek@plt>
  405b38:	cmn	x0, #0x1
  405b3c:	b.ne	405af4 <ferror@plt+0x4514>  // b.any
  405b40:	mov	x0, x19
  405b44:	ldp	x19, x20, [sp, #16]
  405b48:	ldp	x29, x30, [sp], #32
  405b4c:	b	401340 <fclose@plt>
  405b50:	mov	w0, #0xffffffff            	// #-1
  405b54:	str	w19, [x20]
  405b58:	b	405b18 <ferror@plt+0x4538>
  405b5c:	nop
  405b60:	stp	x29, x30, [sp, #-32]!
  405b64:	mov	x29, sp
  405b68:	str	x19, [sp, #16]
  405b6c:	mov	x19, x0
  405b70:	cbz	x0, 405b84 <ferror@plt+0x45a4>
  405b74:	bl	401580 <__freading@plt>
  405b78:	cbz	w0, 405b84 <ferror@plt+0x45a4>
  405b7c:	ldr	w0, [x19]
  405b80:	tbnz	w0, #8, 405b94 <ferror@plt+0x45b4>
  405b84:	mov	x0, x19
  405b88:	ldr	x19, [sp, #16]
  405b8c:	ldp	x29, x30, [sp], #32
  405b90:	b	401540 <fflush@plt>
  405b94:	mov	x0, x19
  405b98:	mov	w2, #0x1                   	// #1
  405b9c:	mov	x1, #0x0                   	// #0
  405ba0:	bl	405bb8 <ferror@plt+0x45d8>
  405ba4:	mov	x0, x19
  405ba8:	ldr	x19, [sp, #16]
  405bac:	ldp	x29, x30, [sp], #32
  405bb0:	b	401540 <fflush@plt>
  405bb4:	nop
  405bb8:	stp	x29, x30, [sp, #-48]!
  405bbc:	mov	x29, sp
  405bc0:	ldp	x3, x4, [x0, #8]
  405bc4:	str	x19, [sp, #16]
  405bc8:	mov	x19, x0
  405bcc:	cmp	x4, x3
  405bd0:	b.eq	405be4 <ferror@plt+0x4604>  // b.none
  405bd4:	mov	x0, x19
  405bd8:	ldr	x19, [sp, #16]
  405bdc:	ldp	x29, x30, [sp], #48
  405be0:	b	4014d0 <fseeko@plt>
  405be4:	ldp	x3, x4, [x0, #32]
  405be8:	cmp	x4, x3
  405bec:	b.ne	405bd4 <ferror@plt+0x45f4>  // b.any
  405bf0:	ldr	x3, [x0, #72]
  405bf4:	cbnz	x3, 405bd4 <ferror@plt+0x45f4>
  405bf8:	str	x1, [sp, #32]
  405bfc:	str	w2, [sp, #44]
  405c00:	bl	401330 <fileno@plt>
  405c04:	ldr	w2, [sp, #44]
  405c08:	ldr	x1, [sp, #32]
  405c0c:	bl	401310 <lseek@plt>
  405c10:	mov	x1, x0
  405c14:	cmn	x0, #0x1
  405c18:	b.eq	405c30 <ferror@plt+0x4650>  // b.none
  405c1c:	ldr	w2, [x19]
  405c20:	mov	w0, #0x0                   	// #0
  405c24:	str	x1, [x19, #144]
  405c28:	and	w1, w2, #0xffffffef
  405c2c:	str	w1, [x19]
  405c30:	ldr	x19, [sp, #16]
  405c34:	ldp	x29, x30, [sp], #48
  405c38:	ret
  405c3c:	nop
  405c40:	cbz	w0, 405c84 <ferror@plt+0x46a4>
  405c44:	mov	w0, w0
  405c48:	mov	w1, #0x403e                	// #16446
  405c4c:	clz	x3, x0
  405c50:	mov	w2, #0x402f                	// #16431
  405c54:	sub	w1, w1, w3
  405c58:	mov	x3, #0x0                   	// #0
  405c5c:	sub	w2, w2, w1
  405c60:	and	w1, w1, #0x7fff
  405c64:	lsl	x0, x0, x2
  405c68:	and	x0, x0, #0xffffffffffff
  405c6c:	mov	x2, #0x0                   	// #0
  405c70:	fmov	d0, x2
  405c74:	bfxil	x3, x0, #0, #48
  405c78:	bfi	x3, x1, #48, #16
  405c7c:	fmov	v0.d[1], x3
  405c80:	ret
  405c84:	mov	x0, #0x0                   	// #0
  405c88:	mov	x3, #0x0                   	// #0
  405c8c:	bfxil	x3, x0, #0, #48
  405c90:	mov	x2, #0x0                   	// #0
  405c94:	fmov	d0, x2
  405c98:	mov	w1, #0x0                   	// #0
  405c9c:	bfi	x3, x1, #48, #16
  405ca0:	fmov	v0.d[1], x3
  405ca4:	ret
  405ca8:	stp	x29, x30, [sp, #-64]!
  405cac:	mov	x29, sp
  405cb0:	stp	x19, x20, [sp, #16]
  405cb4:	adrp	x20, 418000 <ferror@plt+0x16a20>
  405cb8:	add	x20, x20, #0xdf0
  405cbc:	stp	x21, x22, [sp, #32]
  405cc0:	adrp	x21, 418000 <ferror@plt+0x16a20>
  405cc4:	add	x21, x21, #0xde8
  405cc8:	sub	x20, x20, x21
  405ccc:	mov	w22, w0
  405cd0:	stp	x23, x24, [sp, #48]
  405cd4:	mov	x23, x1
  405cd8:	mov	x24, x2
  405cdc:	bl	401260 <mbrtowc@plt-0x40>
  405ce0:	cmp	xzr, x20, asr #3
  405ce4:	b.eq	405d10 <ferror@plt+0x4730>  // b.none
  405ce8:	asr	x20, x20, #3
  405cec:	mov	x19, #0x0                   	// #0
  405cf0:	ldr	x3, [x21, x19, lsl #3]
  405cf4:	mov	x2, x24
  405cf8:	add	x19, x19, #0x1
  405cfc:	mov	x1, x23
  405d00:	mov	w0, w22
  405d04:	blr	x3
  405d08:	cmp	x20, x19
  405d0c:	b.ne	405cf0 <ferror@plt+0x4710>  // b.any
  405d10:	ldp	x19, x20, [sp, #16]
  405d14:	ldp	x21, x22, [sp, #32]
  405d18:	ldp	x23, x24, [sp, #48]
  405d1c:	ldp	x29, x30, [sp], #64
  405d20:	ret
  405d24:	nop
  405d28:	ret
  405d2c:	nop
  405d30:	adrp	x2, 419000 <ferror@plt+0x17a20>
  405d34:	mov	x1, #0x0                   	// #0
  405d38:	ldr	x2, [x2, #432]
  405d3c:	b	401300 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405d40 <.fini>:
  405d40:	stp	x29, x30, [sp, #-16]!
  405d44:	mov	x29, sp
  405d48:	ldp	x29, x30, [sp], #16
  405d4c:	ret
