{"Source Block": ["hdl/library/common/ad_rst.v@53:63@HdlIdDef", "  input           clk;\n  output          rst;\n\n  // internal registers\n\n  reg             rst_p = 'd0;\n  reg             rst = 'd0;\n\n  // simple reset gen\n\n  always @(posedge clk or posedge preset) begin\n"], "Clone Blocks": [["hdl/library/common/ad_rst.v@53:63", "  input           clk;\n  output          rst;\n\n  // internal registers\n\n  reg             rst_p = 'd0;\n  reg             rst = 'd0;\n\n  // simple reset gen\n\n  always @(posedge clk or posedge preset) begin\n"]], "Diff Content": {"Delete": [[58, "  reg             rst_p = 'd0;\n"]], "Add": [[58, "  reg             ad_rst_sync_m1 = 'd0 /* synthesis preserve */;\n"], [58, "  reg             ad_rst_sync = 'd0 /* synthesis preserve */;\n"]]}}