# GraFlex
<!---
[![DOI](https://zenodo.org/badge/DOI/10.5281/zenodo.10416731.svg)](https://doi.org/10.5281/zenodo.10416731)
--->

GraFlex: Flexible Graph Processing on FPGAs through Customized Scalable Interconnection Network

---

## Code Structure
- applications -> Example implementations of graph applications
- automation -> Python scripts to generate Tcl scripts for GraFlex automation flow
- UTIL_IP -> Infrastructure IP library packaged with Vivado 2020.2

## Prerequisites
### Software
- Python >= 3.7
- Vivado & Vitis & Vitis HLS 2020.2
- XRT Version: *xrt_202110.2.11.634* or *xrt_202020.2.8.743* (newer ones not verified)
### Hardware
- AMD Xilinx Alveo U280 Acceleration Board

## Artifact Evaluation
Current release is not fully stable. To access the graph datasets and directly reproduce the results, please visit the following Zenodo link:
[![DOI](https://zenodo.org/badge/DOI/10.5281/zenodo.10426527.svg)](https://doi.org/10.5281/zenodo.10426527)
<!---
> [GraFlex_FPGA24_AE](https://hkustconnect-my.sharepoint.com/:f:/g/personal/csuae_connect_ust_hk/EupDPx5WCC9Auo7X8-OhTXsBLQWv4-FL87pnrYbjh2VXhA?e=Qffsfd)
--->
