<profile>

<section name = "Vitis HLS Report for 'ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6'" level="0">
<item name = "Date">Fri Jun 14 11:19:42 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">HLS_examen</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 5.840 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_52_5_VITIS_LOOP_53_6">?, ?, 13, 3, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 948, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 157, -</column>
<column name="Register">-, -, 988, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln52_1_fu_212_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln52_fu_195_p2">+, 0, 0, 135, 128, 1</column>
<column name="add_ln53_1_fu_285_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln53_2_fu_271_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln53_3_fu_266_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln53_fu_281_p2">+, 0, 0, 64, 64, 64</column>
<column name="sub_ln52_fu_241_p2">-, 0, 0, 71, 64, 64</column>
<column name="sub_ln53_fu_261_p2">-, 0, 0, 64, 64, 64</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln52_fu_190_p2">icmp, 0, 0, 135, 128, 128</column>
<column name="icmp_ln53_fu_207_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="select_ln52_fu_224_p3">select, 0, 0, 64, 1, 64</column>
<column name="select_ln53_fu_218_p3">select, 0, 0, 64, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="indvar21_fu_82">9, 2, 64, 128</column>
<column name="indvar23_fu_78">9, 2, 64, 128</column>
<column name="indvar_flatten6_fu_86">9, 2, 128, 256</column>
<column name="m_axi_output_r_WDATA">20, 4, 8, 32</column>
<column name="output_r_blk_n_AW">9, 2, 1, 2</column>
<column name="output_r_blk_n_B">9, 2, 1, 2</column>
<column name="output_r_blk_n_W">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln52_1_reg_377">64, 0, 64, 0</column>
<column name="add_ln52_reg_356">128, 0, 128, 0</column>
<column name="add_ln53_3_reg_394">64, 0, 64, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="icmp_ln52_reg_352">1, 0, 1, 0</column>
<column name="icmp_ln53_reg_371">1, 0, 1, 0</column>
<column name="indvar21_fu_82">64, 0, 64, 0</column>
<column name="indvar21_load_reg_366">64, 0, 64, 0</column>
<column name="indvar23_fu_78">64, 0, 64, 0</column>
<column name="indvar23_load_reg_361">64, 0, 64, 0</column>
<column name="indvar_flatten6_fu_86">128, 0, 128, 0</column>
<column name="output_r_addr_reg_399">64, 0, 64, 0</column>
<column name="select_ln53_reg_382">64, 0, 64, 0</column>
<column name="sext_ln27_cast_reg_347">64, 0, 64, 0</column>
<column name="sub_ln52_reg_389">57, 0, 64, 7</column>
<column name="zext_ln28_1_cast_reg_342">21, 0, 64, 43</column>
<column name="icmp_ln52_reg_352">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6, return value</column>
<column name="m_axi_output_r_AWVALID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWREADY">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWADDR">out, 64, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWLEN">out, 32, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWSIZE">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWBURST">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWLOCK">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWCACHE">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWPROT">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWQOS">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWREGION">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWUSER">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WVALID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WREADY">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WDATA">out, 8, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WSTRB">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WLAST">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WUSER">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARVALID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARREADY">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARADDR">out, 64, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARLEN">out, 32, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARSIZE">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARBURST">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARLOCK">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARCACHE">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARPROT">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARQOS">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARREGION">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARUSER">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RVALID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RREADY">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RDATA">in, 8, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RLAST">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RFIFONUM">in, 11, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RUSER">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RRESP">in, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BVALID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BREADY">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BRESP">in, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BUSER">in, 1, m_axi, output_r, pointer</column>
<column name="mul_ln31">in, 128, ap_none, mul_ln31, scalar</column>
<column name="sext_ln27">in, 11, ap_none, sext_ln27, scalar</column>
<column name="zext_ln28_1">in, 21, ap_none, zext_ln28_1, scalar</column>
<column name="output_r_offset">in, 64, ap_none, output_r_offset, scalar</column>
<column name="empty_64">in, 8, ap_none, empty_64, scalar</column>
<column name="empty_65">in, 8, ap_none, empty_65, scalar</column>
<column name="empty">in, 8, ap_none, empty, scalar</column>
</table>
</item>
</section>
</profile>
