// Seed: 2762275182
`define pp_12 0
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input id_5
);
  logic id_6, id_7;
  type_12();
  assign id_0 = (id_1);
endmodule
`define pp_13 0
`define pp_14 0
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input id_11;
  input id_10;
  inout id_9;
  inout id_8;
  inout id_7;
  output id_6;
  output id_5;
  input id_4;
  output id_3;
  output id_2;
  output id_1;
  logic id_12;
  int   id_13;
endmodule
