Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Oct 20 20:24:03 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pwm_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_pwm_0_1 (xilinx.com:user:pwm:1.0) from (Rev. 18) to (Rev. 19)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Oct 20 20:09:20 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pwm_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_pwm_0_1 (xilinx.com:user:pwm:1.0) from (Rev. 17) to (Rev. 18)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_pwm_0_1'. These changes may impact your design.


-Upgrade has added port 'led4_b'

-Upgrade has added port 'led4_g'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Oct 20 19:25:20 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pwm_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_pwm_0_1 (xilinx.com:user:pwm:1.0) from (Rev. 16) to (Rev. 17)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_pwm_0_1'. These changes may impact your design.


-Upgrade has removed port 'led'

-Upgrade has added port 'led4_r'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Oct 18 14:00:18 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pwm_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_pwm_0_1 (xilinx.com:user:pwm:1.0 (Rev. 16)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Oct 18 13:59:34 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pwm_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_pwm_0_1 (xilinx.com:user:pwm:1.0) from (Rev. 15) to (Rev. 16)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_pwm_0_1'. These changes may impact your design.


-Upgrade has removed port 'r_led'

-Upgrade has added port 'led'


