
           Lattice Mapping Report File for Design Module 'subsal00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     alu01_alu.ngd -o alu01_alu_map.ncd -pr alu01_alu.prf -mp alu01_alu.mrp -lpf
     C:/Users/Valery Garibay/Documents/nuevoG/alu01/alu/alu01_alu_synplify.lpf
     -lpf C:/Users/Valery Garibay/Documents/nuevoG/alu01/alu01.lpf -c 0 -gui
     -msgset C:/Users/Valery Garibay/Documents/nuevoG/alu01/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  04/09/19  12:02:08

Design Summary
--------------

   Number of registers:     13 out of  7209 (0%)
      PFU registers:            2 out of  6864 (0%)
      PIO registers:           11 out of   345 (3%)
   Number of SLICEs:         5 out of  3432 (0%)
      SLICEs as Logic/ROM:      5 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:         10 out of  6864 (0%)
      Number used as logic LUTs:         10
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 27 + 4(JTAG) out of 115 (27%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clksubs_c: 12 loads, 12 rising, 0 falling (Driver: PIO clksubs )
   Number of Clock Enables:  2
     Net outsubs_1ce[0]: 9 loads, 0 LSLICEs

                                    Page 1




Design:  subsal00                                      Date:  04/09/19  12:02:08

Design Summary (cont)
---------------------
     Net aux_0_sqmuxa_i: 1 loads, 1 LSLICEs
   Number of LSRs:  1
     Net opcodesubs_c[0]: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net outsubs_cl[7]: 10 loads
     Net outsubs_1ce[0]: 9 loads
     Net aux: 4 loads
     Net inFlagsubs_c: 4 loads
     Net opcodesubs_c[0]: 3 loads
     Net opcodesubs_c[3]: 3 loads
     Net opcodesubs_c[4]: 3 loads
     Net psubs.un1_opcodesubs: 3 loads
     Net opcodesubs_c[1]: 2 loads
     Net opcodesubs_c[2]: 2 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| outsubs[0]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outSLsubs           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clksubs             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outLEDoverfsubs     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagsubs         | OUTPUT    | LVCMOS25  | OUT/TRI    |
+---------------------+-----------+-----------+------------+
| outsubs[7]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outsubs[6]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outsubs[5]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outsubs[4]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outsubs[3]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outsubs[2]          | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  subsal00                                      Date:  04/09/19  12:02:08

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| outsubs[1]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| insubs[7]           | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| insubs[6]           | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| insubs[5]           | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| insubs[4]           | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| insubs[3]           | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| insubs[2]           | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| insubs[1]           | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| insubs[0]           | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| inLEDoverfsubs      | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| inFlagsubs          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| opcodesubs[4]       | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| opcodesubs[3]       | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| opcodesubs[2]       | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| opcodesubs[1]       | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| opcodesubs[0]       | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal outsubs_cl_i[7] was merged into signal outsubs_cl[7]
Signal VCC undriven or does not drive anything - clipped.
Block outsubs_cl_RNIINN5[7] was optimized away.

Memory Usage
------------


     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 34 MB
        

                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
