TimeQuest Timing Analyzer report for top
Sun Nov 06 01:57:59 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLK'
 14. Slow 1200mV 85C Model Hold: 'CLK'
 15. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Setup: 'CLK'
 25. Slow 1200mV 0C Model Hold: 'CLK'
 26. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'CLK'
 35. Fast 1200mV 0C Model Hold: 'CLK'
 36. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; CLK                                                  ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { CLK }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 7.692  ; 130.01 MHz ; 0.000 ; 3.846  ; 50.00      ; 24        ; 65          ;       ;        ;           ;            ; false    ; CLK    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                            ;
+------------+-----------------+------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                    ;
+------------+-----------------+------------------------------------------------------+-------------------------+
; 191.86 MHz ; 182.22 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to hold check ;
; 192.42 MHz ; 192.42 MHz      ; CLK                                                  ;                         ;
+------------+-----------------+------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -6.497 ; -327.186      ;
; CLK                                                  ; -3.885 ; -66.382       ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLK                                                  ; -4.108 ; -10.089       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.651 ; -2.651        ;
+------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.515  ; 0.000         ;
; CLK                                                  ; 10.177 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+--------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -6.497 ; state.s_init_pll                                       ; pll_reset                                               ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 5.117      ;
; -6.432 ; state.s_write_wait2                                    ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 5.052      ;
; -6.325 ; state.s_write                                          ; state.s_write_wait                                      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.945      ;
; -6.299 ; state.s_idle                                           ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.919      ;
; -6.291 ; state.s_read_wait                                      ; leds[0]                                                 ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.911      ;
; -6.291 ; state.s_read_wait                                      ; leds[1]                                                 ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.911      ;
; -6.291 ; state.s_read_wait                                      ; leds[2]                                                 ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.911      ;
; -6.291 ; state.s_read_wait                                      ; leds[3]                                                 ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.911      ;
; -6.279 ; sdram_cmd_en                                           ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.899      ;
; -6.271 ; state.s_init_pll                                       ; state.s_init                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.891      ;
; -6.268 ; state.s_init_wait                                      ; state.s_write                                           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.888      ;
; -6.262 ; state.s_read_wait                                      ; state.s_idle                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.649     ; 4.881      ;
; -6.261 ; state.s_init                                           ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.881      ;
; -6.241 ; state.s_write_wait                                     ; state.s_write_wait2                                     ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.861      ;
; -6.230 ; sdram_cmd_byte_en[0]                                   ; sdram_cmd_byte_en[0]                                    ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.850      ;
; -6.219 ; state.s_write_wait2                                    ; state.s_read                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.839      ;
; -6.185 ; state.s_init                                           ; pll_reset                                               ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.805      ;
; -6.182 ; state.s_read                                           ; state.s_read_wait                                       ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.802      ;
; -6.180 ; restart_system                                         ; restart_system                                          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.800      ;
; -6.173 ; state.s_read                                           ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.793      ;
; -6.159 ; state.s_init                                           ; state.s_init_wait                                       ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.779      ;
; -6.157 ; state.s_init                                           ; sdram_cmd_byte_en[0]                                    ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.651     ; 4.774      ;
; -6.154 ; sdram_cmd_data_in[2]                                   ; sdram_cmd_data_in[2]                                    ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.649     ; 4.773      ;
; -6.140 ; state.s_write                                          ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.760      ;
; -6.096 ; state.s_init                                           ; restart_system                                          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.649     ; 4.715      ;
; -6.094 ; sdram_cmd_wr                                           ; sdram_cmd_wr                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.649     ; 4.713      ;
; -5.975 ; state.s_init_wait                                      ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.595      ;
; -5.965 ; state.s_write                                          ; sdram_cmd_data_in[2]                                    ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.585      ;
; -5.932 ; state.s_write                                          ; sdram_cmd_wr                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.552      ;
; -5.691 ; state.s_init_pll                                       ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.311      ;
; -5.589 ; state.s_init_wait                                      ; restart_system                                          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.649     ; 4.208      ;
; -5.578 ; state.s_read                                           ; sdram_cmd_wr                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.198      ;
; -5.547 ; state.s_read                                           ; sdram_cmd_data_in[2]                                    ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.167      ;
; -5.545 ; state.s_write_wait                                     ; sdram_cmd_wr                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 4.165      ;
; -5.487 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.882     ; 1.873      ;
; -5.487 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.882     ; 1.873      ;
; -5.487 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.882     ; 1.873      ;
; -5.487 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.882     ; 1.873      ;
; -5.419 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.882     ; 1.805      ;
; -5.340 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|state.s_read_4         ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.881     ; 1.727      ;
; -5.339 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.881     ; 1.726      ;
; -5.339 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.881     ; 1.726      ;
; -5.338 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|state.s_read_3         ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.881     ; 1.725      ;
; -5.337 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.881     ; 1.724      ;
; -5.332 ; sdram_cmd_en                                           ; DRAM_Controller:DRAM_Controller1|got_transaction        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.883     ; 1.717      ;
; -5.285 ; sdram_cmd_en                                           ; DRAM_Controller:DRAM_Controller1|save_byte_en[0]        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.444     ; 2.109      ;
; -5.285 ; sdram_cmd_en                                           ; DRAM_Controller:DRAM_Controller1|save_d_in[2]           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.444     ; 2.109      ;
; -5.285 ; sdram_cmd_en                                           ; DRAM_Controller:DRAM_Controller1|save_wr                ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.444     ; 2.109      ;
; -5.190 ; sdram_cmd_en                                           ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.883     ; 1.575      ;
; -5.098 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.882     ; 1.484      ;
; -5.097 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.882     ; 1.483      ;
; -5.095 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.882     ; 1.481      ;
; -5.094 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.882     ; 1.480      ;
; -5.091 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.882     ; 1.477      ;
; -5.091 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.882     ; 1.477      ;
; -5.090 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.882     ; 1.476      ;
; -5.089 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.882     ; 1.475      ;
; -5.068 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.883     ; 1.453      ;
; -5.064 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.883     ; 1.449      ;
; -5.023 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.882     ; 1.409      ;
; -5.021 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.882     ; 1.407      ;
; -5.021 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.882     ; 1.407      ;
; -5.001 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.883     ; 1.386      ;
; -4.998 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.883     ; 1.383      ;
; -4.737 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.410     ; 1.595      ;
; -4.737 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.410     ; 1.595      ;
; -4.737 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.410     ; 1.595      ;
; -4.736 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.410     ; 1.594      ;
; -4.692 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.883     ; 1.077      ;
; -4.690 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.883     ; 1.075      ;
; -4.689 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.883     ; 1.074      ;
; -4.688 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.883     ; 1.073      ;
; -4.686 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.883     ; 1.071      ;
; -4.684 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.883     ; 1.069      ;
; -4.683 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.883     ; 1.068      ;
; -4.680 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.883     ; 1.065      ;
; -4.679 ; restart_system                                         ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.883     ; 1.064      ;
; -4.606 ; sdram_cmd_byte_en[0]                                   ; DRAM_Controller:DRAM_Controller1|save_byte_en[0]        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.441     ; 1.433      ;
; -4.421 ; sdram_cmd_data_in[2]                                   ; DRAM_Controller:DRAM_Controller1|save_d_in[2]           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.445     ; 1.244      ;
; -4.244 ; sdram_cmd_wr                                           ; DRAM_Controller:DRAM_Controller1|save_wr                ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.445     ; 1.067      ;
; -2.203 ; state.s_read_wait                                      ; state.s_read_wait                                       ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.649     ; 0.822      ;
; -2.202 ; pll_running                                            ; pll_running                                             ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 0.822      ;
; -2.202 ; state.s_write_wait                                     ; state.s_write_wait                                      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 0.822      ;
; -2.202 ; state.s_write_wait2                                    ; state.s_write_wait2                                     ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 0.822      ;
; -2.202 ; state.s_init_wait                                      ; state.s_init_wait                                       ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 0.822      ;
; -2.202 ; pll_reset                                              ; pll_reset                                               ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 0.822      ;
; 2.480  ; DRAM_Controller:DRAM_Controller1|ready_for_new         ; state.s_read                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 2.154      ; 7.357      ;
; 2.485  ; state.s_init_pll                                       ; pll_reset                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.117      ;
; 2.544  ; DRAM_Controller:DRAM_Controller1|data_ready            ; leds[3]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 2.154      ; 7.293      ;
; 2.544  ; DRAM_Controller:DRAM_Controller1|data_ready            ; leds[2]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 2.154      ; 7.293      ;
; 2.544  ; DRAM_Controller:DRAM_Controller1|data_ready            ; leds[1]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 2.154      ; 7.293      ;
; 2.544  ; DRAM_Controller:DRAM_Controller1|data_ready            ; leds[0]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 2.154      ; 7.293      ;
; 2.550  ; state.s_write_wait2                                    ; sdram_cmd_en                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.052      ;
; 2.554  ; DRAM_Controller:DRAM_Controller1|ready_for_new         ; state.s_write                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 2.154      ; 7.283      ;
; 2.564  ; DRAM_Controller:DRAM_Controller1|ready_for_new         ; state.s_init_wait                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 2.154      ; 7.273      ;
; 2.573  ; DRAM_Controller:DRAM_Controller1|data_ready            ; state.s_idle                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 2.153      ; 7.263      ;
; 2.621  ; DRAM_Controller:DRAM_Controller1|ready_for_new         ; state.s_write_wait2                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 2.154      ; 7.216      ;
; 2.630  ; DRAM_Controller:DRAM_Controller1|ready_for_new         ; state.s_write_wait                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 2.154      ; 7.207      ;
; 2.638  ; DRAM_Controller:DRAM_Controller1|data_out[0]           ; leds[0]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 2.153      ; 7.198      ;
; 2.643  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.082     ; 4.958      ;
+--------+--------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                 ;
+--------+------------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.885 ; state.s_init_pll                                     ; pll_reset            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 5.117      ;
; -3.820 ; state.s_write_wait2                                  ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 5.052      ;
; -3.797 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_read         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 3.310      ; 7.357      ;
; -3.733 ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 3.310      ; 7.293      ;
; -3.733 ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 3.310      ; 7.293      ;
; -3.733 ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 3.310      ; 7.293      ;
; -3.733 ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 3.310      ; 7.293      ;
; -3.723 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_write        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 3.310      ; 7.283      ;
; -3.713 ; state.s_write                                        ; state.s_write_wait   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.945      ;
; -3.713 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_init_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 3.310      ; 7.273      ;
; -3.704 ; DRAM_Controller:DRAM_Controller1|data_ready          ; state.s_idle         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 3.309      ; 7.263      ;
; -3.687 ; state.s_idle                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.919      ;
; -3.679 ; state.s_read_wait                                    ; leds[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.911      ;
; -3.679 ; state.s_read_wait                                    ; leds[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.911      ;
; -3.679 ; state.s_read_wait                                    ; leds[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.911      ;
; -3.679 ; state.s_read_wait                                    ; leds[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.911      ;
; -3.667 ; sdram_cmd_en                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.899      ;
; -3.659 ; state.s_init_pll                                     ; state.s_init         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.891      ;
; -3.656 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_write_wait2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 3.310      ; 7.216      ;
; -3.656 ; state.s_init_wait                                    ; state.s_write        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.888      ;
; -3.650 ; state.s_read_wait                                    ; state.s_idle         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.981      ; 4.881      ;
; -3.649 ; state.s_init                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.881      ;
; -3.647 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_write_wait   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 3.310      ; 7.207      ;
; -3.639 ; DRAM_Controller:DRAM_Controller1|data_out[0]         ; leds[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 3.309      ; 7.198      ;
; -3.629 ; state.s_write_wait                                   ; state.s_write_wait2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.861      ;
; -3.618 ; sdram_cmd_byte_en[0]                                 ; sdram_cmd_byte_en[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.850      ;
; -3.607 ; state.s_write_wait2                                  ; state.s_read         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.839      ;
; -3.573 ; state.s_init                                         ; pll_reset            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.805      ;
; -3.570 ; state.s_read                                         ; state.s_read_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.802      ;
; -3.568 ; restart_system                                       ; restart_system       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.800      ;
; -3.561 ; DRAM_Controller:DRAM_Controller1|data_out[3]         ; leds[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 3.309      ; 7.120      ;
; -3.561 ; state.s_read                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.793      ;
; -3.547 ; state.s_init                                         ; state.s_init_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.779      ;
; -3.545 ; state.s_init                                         ; sdram_cmd_byte_en[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.979      ; 4.774      ;
; -3.542 ; sdram_cmd_data_in[2]                                 ; sdram_cmd_data_in[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.981      ; 4.773      ;
; -3.528 ; state.s_write                                        ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.760      ;
; -3.492 ; DRAM_Controller:DRAM_Controller1|data_ready          ; state.s_read_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 3.309      ; 7.051      ;
; -3.484 ; state.s_init                                         ; restart_system       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.981      ; 4.715      ;
; -3.482 ; sdram_cmd_wr                                         ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.981      ; 4.713      ;
; -3.470 ; DRAM_Controller:DRAM_Controller1|data_out[1]         ; leds[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 3.309      ; 7.029      ;
; -3.437 ; DRAM_Controller:DRAM_Controller1|data_out[2]         ; leds[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 3.309      ; 6.996      ;
; -3.363 ; state.s_init_wait                                    ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.595      ;
; -3.353 ; state.s_write                                        ; sdram_cmd_data_in[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.585      ;
; -3.320 ; state.s_write                                        ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.552      ;
; -3.079 ; state.s_init_pll                                     ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.311      ;
; -2.977 ; state.s_init_wait                                    ; restart_system       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.981      ; 4.208      ;
; -2.966 ; state.s_read                                         ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.198      ;
; -2.935 ; state.s_read                                         ; sdram_cmd_data_in[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.167      ;
; -2.934 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 3.310      ; 6.494      ;
; -2.933 ; state.s_write_wait                                   ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 4.165      ;
; 0.409  ; state.s_read_wait                                    ; state.s_read_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.981      ; 0.822      ;
; 0.410  ; pll_running                                          ; pll_running          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 0.822      ;
; 0.410  ; state.s_write_wait                                   ; state.s_write_wait   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 0.822      ;
; 0.410  ; state.s_write_wait2                                  ; state.s_write_wait2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 0.822      ;
; 0.410  ; state.s_init_wait                                    ; state.s_init_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 0.822      ;
; 0.410  ; pll_reset                                            ; pll_reset            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.982      ; 0.822      ;
; 3.225  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_running          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.006        ; 7.257      ; 3.959      ;
; 3.495  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_running          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 7.257      ; 4.012      ;
; 15.636 ; state.s_init_pll                                     ; pll_reset            ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 5.117      ;
; 15.701 ; state.s_write_wait2                                  ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 5.052      ;
; 15.808 ; state.s_write                                        ; state.s_write_wait   ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.945      ;
; 15.834 ; state.s_idle                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.919      ;
; 15.842 ; state.s_read_wait                                    ; leds[0]              ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.911      ;
; 15.842 ; state.s_read_wait                                    ; leds[1]              ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.911      ;
; 15.842 ; state.s_read_wait                                    ; leds[2]              ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.911      ;
; 15.842 ; state.s_read_wait                                    ; leds[3]              ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.911      ;
; 15.854 ; sdram_cmd_en                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.899      ;
; 15.862 ; state.s_init_pll                                     ; state.s_init         ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.891      ;
; 15.865 ; state.s_init_wait                                    ; state.s_write        ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.888      ;
; 15.871 ; state.s_read_wait                                    ; state.s_idle         ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 4.881      ;
; 15.872 ; state.s_init                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.881      ;
; 15.892 ; state.s_write_wait                                   ; state.s_write_wait2  ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.861      ;
; 15.903 ; sdram_cmd_byte_en[0]                                 ; sdram_cmd_byte_en[0] ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.850      ;
; 15.914 ; state.s_write_wait2                                  ; state.s_read         ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.839      ;
; 15.948 ; state.s_init                                         ; pll_reset            ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.805      ;
; 15.951 ; state.s_read                                         ; state.s_read_wait    ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.802      ;
; 15.953 ; restart_system                                       ; restart_system       ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.800      ;
; 15.960 ; state.s_read                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.793      ;
; 15.974 ; state.s_init                                         ; state.s_init_wait    ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.779      ;
; 15.976 ; state.s_init                                         ; sdram_cmd_byte_en[0] ; CLK                                                  ; CLK         ; 20.833       ; -0.084     ; 4.774      ;
; 15.979 ; sdram_cmd_data_in[2]                                 ; sdram_cmd_data_in[2] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 4.773      ;
; 15.993 ; state.s_write                                        ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.760      ;
; 16.037 ; state.s_init                                         ; restart_system       ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 4.715      ;
; 16.039 ; sdram_cmd_wr                                         ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 4.713      ;
; 16.158 ; state.s_init_wait                                    ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.595      ;
; 16.168 ; state.s_write                                        ; sdram_cmd_data_in[2] ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.585      ;
; 16.201 ; state.s_write                                        ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.552      ;
; 16.442 ; state.s_init_pll                                     ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.311      ;
; 16.544 ; state.s_init_wait                                    ; restart_system       ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 4.208      ;
; 16.555 ; state.s_read                                         ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.198      ;
; 16.586 ; state.s_read                                         ; sdram_cmd_data_in[2] ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.167      ;
; 16.588 ; state.s_write_wait                                   ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 4.165      ;
; 19.930 ; state.s_read_wait                                    ; state.s_read_wait    ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 0.822      ;
; 19.931 ; pll_running                                          ; pll_running          ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 0.822      ;
; 19.931 ; state.s_write_wait                                   ; state.s_write_wait   ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 0.822      ;
; 19.931 ; state.s_write_wait2                                  ; state.s_write_wait2  ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 0.822      ;
; 19.931 ; state.s_init_wait                                    ; state.s_init_wait    ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 0.822      ;
; 19.931 ; pll_reset                                            ; pll_reset            ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 0.822      ;
+--------+------------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                  ;
+--------+------------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -4.108 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_running          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 7.650      ; 3.836      ;
; -3.848 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_running          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; -0.311       ; 7.650      ; 3.773      ;
; -1.197 ; state.s_read_wait                                    ; state.s_read_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.649      ; 0.746      ;
; -1.196 ; pll_running                                          ; pll_running          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 0.746      ;
; -1.196 ; state.s_write_wait                                   ; state.s_write_wait   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 0.746      ;
; -1.196 ; state.s_write_wait2                                  ; state.s_write_wait2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 0.746      ;
; -1.196 ; state.s_init_wait                                    ; state.s_init_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 0.746      ;
; -1.196 ; pll_reset                                            ; pll_reset            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 0.746      ;
; 0.452  ; state.s_read_wait                                    ; state.s_read_wait    ; CLK                                                  ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; pll_reset                                            ; pll_reset            ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; state.s_init_wait                                    ; state.s_init_wait    ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; state.s_write_wait2                                  ; state.s_write_wait2  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; state.s_write_wait                                   ; state.s_write_wait   ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; pll_running                                          ; pll_running          ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 1.880  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.883      ; 6.057      ;
; 1.894  ; DRAM_Controller:DRAM_Controller1|data_out[2]         ; leds[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.883      ; 6.071      ;
; 1.942  ; DRAM_Controller:DRAM_Controller1|data_out[1]         ; leds[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.883      ; 6.119      ;
; 1.971  ; state.s_init_wait                                    ; restart_system       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.647      ; 3.912      ;
; 1.985  ; DRAM_Controller:DRAM_Controller1|data_out[3]         ; leds[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.883      ; 6.162      ;
; 2.005  ; DRAM_Controller:DRAM_Controller1|data_ready          ; state.s_read_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.883      ; 6.182      ;
; 2.037  ; state.s_read                                         ; sdram_cmd_data_in[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.649      ; 3.980      ;
; 2.038  ; state.s_write_wait                                   ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.649      ; 3.981      ;
; 2.049  ; state.s_read                                         ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.649      ; 3.992      ;
; 2.063  ; DRAM_Controller:DRAM_Controller1|data_out[0]         ; leds[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.883      ; 6.240      ;
; 2.065  ; state.s_init_pll                                     ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 4.007      ;
; 2.105  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_write_wait2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.883      ; 6.282      ;
; 2.105  ; state.s_write                                        ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.649      ; 4.048      ;
; 2.117  ; state.s_init_wait                                    ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 4.059      ;
; 2.127  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_write_wait   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.883      ; 6.304      ;
; 2.135  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_write        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.883      ; 6.312      ;
; 2.168  ; state.s_write                                        ; sdram_cmd_data_in[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.649      ; 4.111      ;
; 2.178  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_init_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.883      ; 6.355      ;
; 2.186  ; state.s_init                                         ; restart_system       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.647      ; 4.127      ;
; 2.219  ; state.s_write                                        ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 4.161      ;
; 2.238  ; state.s_init_pll                                     ; state.s_init         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 4.180      ;
; 2.252  ; sdram_cmd_en                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 4.194      ;
; 2.260  ; state.s_init                                         ; state.s_init_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 4.202      ;
; 2.266  ; sdram_cmd_data_in[2]                                 ; sdram_cmd_data_in[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.649      ; 4.209      ;
; 2.274  ; sdram_cmd_wr                                         ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.649      ; 4.217      ;
; 2.288  ; state.s_init                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 4.230      ;
; 2.308  ; sdram_cmd_byte_en[0]                                 ; sdram_cmd_byte_en[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 4.250      ;
; 2.309  ; state.s_init                                         ; pll_reset            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 4.251      ;
; 2.317  ; state.s_write                                        ; state.s_write_wait   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 4.259      ;
; 2.325  ; state.s_init                                         ; sdram_cmd_byte_en[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.645      ; 4.264      ;
; 2.337  ; restart_system                                       ; restart_system       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 4.279      ;
; 2.347  ; state.s_write_wait2                                  ; state.s_read         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 4.289      ;
; 2.378  ; state.s_init_pll                                     ; pll_reset            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 4.320      ;
; 2.407  ; state.s_idle                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 4.349      ;
; 2.411  ; state.s_init_wait                                    ; state.s_write        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 4.353      ;
; 2.417  ; state.s_read                                         ; state.s_read_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.649      ; 4.360      ;
; 2.421  ; state.s_write_wait                                   ; state.s_write_wait2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 4.363      ;
; 2.433  ; DRAM_Controller:DRAM_Controller1|data_ready          ; state.s_idle         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.882      ; 6.609      ;
; 2.470  ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.883      ; 6.647      ;
; 2.470  ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.883      ; 6.647      ;
; 2.470  ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.883      ; 6.647      ;
; 2.470  ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.883      ; 6.647      ;
; 2.488  ; state.s_read                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 4.430      ;
; 2.488  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_read         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.883      ; 6.665      ;
; 2.499  ; state.s_read_wait                                    ; state.s_idle         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 4.441      ;
; 2.514  ; state.s_write_wait2                                  ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.648      ; 4.456      ;
; 2.536  ; state.s_read_wait                                    ; leds[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.649      ; 4.479      ;
; 2.536  ; state.s_read_wait                                    ; leds[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.649      ; 4.479      ;
; 2.536  ; state.s_read_wait                                    ; leds[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.649      ; 4.479      ;
; 2.536  ; state.s_read_wait                                    ; leds[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.649      ; 4.479      ;
; 3.620  ; state.s_init_wait                                    ; restart_system       ; CLK                                                  ; CLK         ; 0.000        ; 0.080      ; 3.912      ;
; 3.686  ; state.s_read                                         ; sdram_cmd_data_in[2] ; CLK                                                  ; CLK         ; 0.000        ; 0.082      ; 3.980      ;
; 3.687  ; state.s_write_wait                                   ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 0.000        ; 0.082      ; 3.981      ;
; 3.698  ; state.s_read                                         ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 0.000        ; 0.082      ; 3.992      ;
; 3.714  ; state.s_init_pll                                     ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 4.007      ;
; 3.754  ; state.s_write                                        ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 0.000        ; 0.082      ; 4.048      ;
; 3.766  ; state.s_init_wait                                    ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 4.059      ;
; 3.817  ; state.s_write                                        ; sdram_cmd_data_in[2] ; CLK                                                  ; CLK         ; 0.000        ; 0.082      ; 4.111      ;
; 3.835  ; state.s_init                                         ; restart_system       ; CLK                                                  ; CLK         ; 0.000        ; 0.080      ; 4.127      ;
; 3.868  ; state.s_write                                        ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 4.161      ;
; 3.887  ; state.s_init_pll                                     ; state.s_init         ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 4.180      ;
; 3.901  ; sdram_cmd_en                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 4.194      ;
; 3.909  ; state.s_init                                         ; state.s_init_wait    ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 4.202      ;
; 3.915  ; sdram_cmd_data_in[2]                                 ; sdram_cmd_data_in[2] ; CLK                                                  ; CLK         ; 0.000        ; 0.082      ; 4.209      ;
; 3.923  ; sdram_cmd_wr                                         ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 0.000        ; 0.082      ; 4.217      ;
; 3.937  ; state.s_init                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 4.230      ;
; 3.957  ; sdram_cmd_byte_en[0]                                 ; sdram_cmd_byte_en[0] ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 4.250      ;
; 3.958  ; state.s_init                                         ; pll_reset            ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 4.251      ;
; 3.966  ; state.s_write                                        ; state.s_write_wait   ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 4.259      ;
; 3.974  ; state.s_init                                         ; sdram_cmd_byte_en[0] ; CLK                                                  ; CLK         ; 0.000        ; 0.078      ; 4.264      ;
; 3.986  ; restart_system                                       ; restart_system       ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 4.279      ;
; 3.996  ; state.s_write_wait2                                  ; state.s_read         ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 4.289      ;
; 4.027  ; state.s_init_pll                                     ; pll_reset            ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 4.320      ;
; 4.056  ; state.s_idle                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 4.349      ;
; 4.060  ; state.s_init_wait                                    ; state.s_write        ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 4.353      ;
; 4.066  ; state.s_read                                         ; state.s_read_wait    ; CLK                                                  ; CLK         ; 0.000        ; 0.082      ; 4.360      ;
; 4.070  ; state.s_write_wait                                   ; state.s_write_wait2  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 4.363      ;
; 4.137  ; state.s_read                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 4.430      ;
; 4.148  ; state.s_read_wait                                    ; state.s_idle         ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 4.441      ;
; 4.163  ; state.s_write_wait2                                  ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 4.456      ;
; 4.185  ; state.s_read_wait                                    ; leds[0]              ; CLK                                                  ; CLK         ; 0.000        ; 0.082      ; 4.479      ;
; 4.185  ; state.s_read_wait                                    ; leds[1]              ; CLK                                                  ; CLK         ; 0.000        ; 0.082      ; 4.479      ;
; 4.185  ; state.s_read_wait                                    ; leds[2]              ; CLK                                                  ; CLK         ; 0.000        ; 0.082      ; 4.479      ;
; 4.185  ; state.s_read_wait                                    ; leds[3]              ; CLK                                                  ; CLK         ; 0.000        ; 0.082      ; 4.479      ;
+--------+------------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+--------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.651 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]   ; pll_running                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.275      ; 3.836      ;
; 0.452  ; state.s_read_wait                                      ; state.s_read_wait                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; DRAM_Controller:DRAM_Controller1|iob_cke               ; DRAM_Controller:DRAM_Controller1|iob_cke             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|state.s_startup     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; pll_reset                                              ; pll_reset                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; state.s_init_wait                                      ; state.s_init_wait                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; state.s_write_wait2                                    ; state.s_write_wait2                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; state.s_write_wait                                     ; state.s_write_wait                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; pll_running                                            ; pll_running                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]         ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; DRAM_Controller:DRAM_Controller1|pending_refresh       ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.686  ; DRAM_Controller:DRAM_Controller1|captured_data_last[2] ; DRAM_Controller:DRAM_Controller1|data_out[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.979      ;
; 0.699  ; DRAM_Controller:DRAM_Controller1|data_ready_delay[3]   ; DRAM_Controller:DRAM_Controller1|data_ready_delay[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700  ; DRAM_Controller:DRAM_Controller1|data_ready_delay[4]   ; DRAM_Controller:DRAM_Controller1|data_ready_delay[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.711  ; DRAM_Controller:DRAM_Controller1|captured_data_last[1] ; DRAM_Controller:DRAM_Controller1|data_out[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.004      ;
; 0.727  ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0]   ; DRAM_Controller:DRAM_Controller1|data_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.020      ;
; 0.741  ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1]   ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742  ; DRAM_Controller:DRAM_Controller1|state.s_write_1       ; DRAM_Controller:DRAM_Controller1|iob_data[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.036      ;
; 0.743  ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744  ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.747  ; DRAM_Controller:DRAM_Controller1|refresh_count[6]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.769  ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.774  ; DRAM_Controller:DRAM_Controller1|state.s_read_1        ; DRAM_Controller:DRAM_Controller1|data_ready_delay[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.788  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.791  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.084      ;
; 0.805  ; DRAM_Controller:DRAM_Controller1|state.s_idle          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.098      ;
; 0.805  ; DRAM_Controller:DRAM_Controller1|state.s_idle          ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.098      ;
; 0.816  ; DRAM_Controller:DRAM_Controller1|state.s_precharge     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.109      ;
; 0.816  ; DRAM_Controller:DRAM_Controller1|state.s_read_2        ; DRAM_Controller:DRAM_Controller1|state.s_read_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.109      ;
; 0.823  ; DRAM_Controller:DRAM_Controller1|state.s_read_1        ; DRAM_Controller:DRAM_Controller1|state.s_read_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.116      ;
; 0.828  ; DRAM_Controller:DRAM_Controller1|state.s_idle          ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.121      ;
; 0.842  ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|iob_cke             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.136      ;
; 0.845  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1     ; DRAM_Controller:DRAM_Controller1|state.s_idle        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.138      ;
; 0.847  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.140      ;
; 0.849  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.142      ;
; 0.850  ; DRAM_Controller:DRAM_Controller1|state.s_read_3        ; DRAM_Controller:DRAM_Controller1|state.s_read_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.143      ;
; 0.851  ; DRAM_Controller:DRAM_Controller1|pending_refresh       ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.144      ;
; 0.851  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.144      ;
; 0.853  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.146      ;
; 0.853  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.146      ;
; 0.864  ; DRAM_Controller:DRAM_Controller1|pending_refresh       ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.157      ;
; 0.893  ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|got_transaction     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.187      ;
; 0.896  ; DRAM_Controller:DRAM_Controller1|state.s_read_1        ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.189      ;
; 0.906  ; DRAM_Controller:DRAM_Controller1|state.s_write_3       ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.198      ;
; 0.918  ; DRAM_Controller:DRAM_Controller1|data_ready_delay[2]   ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.211      ;
; 0.928  ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1     ; DRAM_Controller:DRAM_Controller1|state.s_write_1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.222      ;
; 0.949  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.242      ;
; 0.964  ; DRAM_Controller:DRAM_Controller1|got_transaction       ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.257      ;
; 0.966  ; DRAM_Controller:DRAM_Controller1|refresh_count[9]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.259      ;
; 0.969  ; DRAM_Controller:DRAM_Controller1|state.s_write_3       ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.262      ;
; 1.002  ; DRAM_Controller:DRAM_Controller1|captured_data_last[3] ; DRAM_Controller:DRAM_Controller1|data_out[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.298      ;
; 1.074  ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.367      ;
; 1.075  ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2     ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.369      ;
; 1.098  ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.099  ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.102  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]   ; pll_running                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.846       ; 6.275      ; 3.773      ;
; 1.107  ; DRAM_Controller:DRAM_Controller1|state.s_read_4        ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.399      ;
; 1.108  ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.110  ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.111  ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.404      ;
; 1.116  ; DRAM_Controller:DRAM_Controller1|state.s_write_1       ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.410      ;
; 1.117  ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.120  ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.413      ;
; 1.129  ; DRAM_Controller:DRAM_Controller1|state.s_write_1       ; DRAM_Controller:DRAM_Controller1|state.s_write_2     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.421      ;
; 1.136  ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1     ; DRAM_Controller:DRAM_Controller1|state.s_read_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.430      ;
; 1.192  ; DRAM_Controller:DRAM_Controller1|captured_data_last[0] ; DRAM_Controller:DRAM_Controller1|data_out[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.486      ;
; 1.204  ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.497      ;
; 1.204  ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.497      ;
; 1.227  ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1     ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.521      ;
; 1.229  ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.522      ;
; 1.232  ; DRAM_Controller:DRAM_Controller1|refresh_count[7]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.238  ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.531      ;
; 1.242  ; DRAM_Controller:DRAM_Controller1|state.s_precharge     ; DRAM_Controller:DRAM_Controller1|iob_address[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.533      ;
; 1.247  ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.248  ; DRAM_Controller:DRAM_Controller1|state.s_precharge     ; DRAM_Controller:DRAM_Controller1|iob_command[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.539      ;
; 1.248  ; DRAM_Controller:DRAM_Controller1|refresh_count[6]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.251  ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.544      ;
; 1.254  ; DRAM_Controller:DRAM_Controller1|save_byte_en[0]       ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.357     ; 1.109      ;
; 1.256  ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.258  ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.260  ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.553      ;
; 1.280  ; DRAM_Controller:DRAM_Controller1|state.s_read_2        ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.573      ;
; 1.286  ; DRAM_Controller:DRAM_Controller1|refresh_count[7]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.579      ;
; 1.291  ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.584      ;
; 1.330  ; DRAM_Controller:DRAM_Controller1|state.s_write_2       ; DRAM_Controller:DRAM_Controller1|state.s_write_3     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.625      ;
; 1.330  ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.623      ;
; 1.370  ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.663      ;
; 1.378  ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|state.s_idle        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.671      ;
; 1.381  ; DRAM_Controller:DRAM_Controller1|save_d_in[2]          ; DRAM_Controller:DRAM_Controller1|iob_data[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.357     ; 1.236      ;
; 1.383  ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.676      ;
; 1.387  ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.680      ;
; 1.388  ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.393  ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|iob_address[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.684      ;
; 1.396  ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.689      ;
; 1.398  ; DRAM_Controller:DRAM_Controller1|refresh_count[9]      ; DRAM_Controller:DRAM_Controller1|refresh_count[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.691      ;
; 1.398  ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|iob_command[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.689      ;
; 1.408  ; DRAM_Controller:DRAM_Controller1|save_wr               ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.357     ; 1.263      ;
; 1.427  ; state.s_read_wait                                      ; state.s_read_wait                                    ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.012       ; -0.981     ; 0.746      ;
; 1.428  ; pll_reset                                              ; pll_reset                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.012       ; -0.982     ; 0.746      ;
+--------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 195.35 MHz ; 195.35 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 198.85 MHz ; 198.85 MHz      ; CLK                                                  ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -6.089 ; -296.810      ;
; CLK                                                  ; -3.899 ; -67.465       ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLK                                                  ; -3.656 ; -8.696        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.417 ; -2.417        ;
+------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.464  ; 0.000         ;
; CLK                                                  ; 10.192 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+--------+------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -6.089 ; state.s_init_pll                               ; pll_reset                                               ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.958      ;
; -6.001 ; state.s_write_wait2                            ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.870      ;
; -5.900 ; state.s_write                                  ; state.s_write_wait                                      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.769      ;
; -5.889 ; state.s_init_pll                               ; state.s_init                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.758      ;
; -5.861 ; state.s_idle                                   ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.730      ;
; -5.844 ; sdram_cmd_en                                   ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.713      ;
; -5.843 ; state.s_init                                   ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.712      ;
; -5.842 ; state.s_read_wait                              ; leds[0]                                                 ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.711      ;
; -5.842 ; state.s_read_wait                              ; leds[1]                                                 ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.711      ;
; -5.842 ; state.s_read_wait                              ; leds[2]                                                 ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.711      ;
; -5.842 ; state.s_read_wait                              ; leds[3]                                                 ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.711      ;
; -5.824 ; state.s_init_wait                              ; state.s_write                                           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.693      ;
; -5.823 ; state.s_write_wait                             ; state.s_write_wait2                                     ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.692      ;
; -5.821 ; state.s_read_wait                              ; state.s_idle                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.401     ; 4.689      ;
; -5.816 ; sdram_cmd_byte_en[0]                           ; sdram_cmd_byte_en[0]                                    ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.685      ;
; -5.773 ; state.s_write_wait2                            ; state.s_read                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.642      ;
; -5.763 ; state.s_read                                   ; state.s_read_wait                                       ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.399     ; 4.633      ;
; -5.756 ; state.s_init                                   ; pll_reset                                               ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.625      ;
; -5.754 ; state.s_read                                   ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.623      ;
; -5.745 ; restart_system                                 ; restart_system                                          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.399     ; 4.615      ;
; -5.739 ; state.s_init                                   ; state.s_init_wait                                       ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.608      ;
; -5.734 ; sdram_cmd_data_in[2]                           ; sdram_cmd_data_in[2]                                    ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.603      ;
; -5.724 ; state.s_init                                   ; sdram_cmd_byte_en[0]                                    ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.402     ; 4.591      ;
; -5.723 ; state.s_write                                  ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.592      ;
; -5.663 ; state.s_init                                   ; restart_system                                          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.403     ; 4.529      ;
; -5.650 ; sdram_cmd_wr                                   ; sdram_cmd_wr                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.519      ;
; -5.568 ; state.s_init_wait                              ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.437      ;
; -5.518 ; state.s_write                                  ; sdram_cmd_data_in[2]                                    ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.399     ; 4.388      ;
; -5.505 ; state.s_write                                  ; sdram_cmd_wr                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.399     ; 4.375      ;
; -5.159 ; state.s_init_pll                               ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 4.028      ;
; -5.060 ; state.s_init_wait                              ; restart_system                                          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.403     ; 3.926      ;
; -5.026 ; state.s_read                                   ; sdram_cmd_wr                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.399     ; 3.896      ;
; -5.010 ; state.s_write_wait                             ; sdram_cmd_wr                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.399     ; 3.880      ;
; -4.995 ; state.s_read                                   ; sdram_cmd_data_in[2]                                    ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.399     ; 3.865      ;
; -4.950 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.449     ; 1.770      ;
; -4.950 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.449     ; 1.770      ;
; -4.950 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.449     ; 1.770      ;
; -4.950 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.449     ; 1.770      ;
; -4.875 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.449     ; 1.695      ;
; -4.822 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_4         ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.448     ; 1.643      ;
; -4.821 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.448     ; 1.642      ;
; -4.820 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.448     ; 1.641      ;
; -4.819 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_3         ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.448     ; 1.640      ;
; -4.819 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.448     ; 1.640      ;
; -4.790 ; sdram_cmd_en                                   ; DRAM_Controller:DRAM_Controller1|got_transaction        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.452     ; 1.607      ;
; -4.762 ; sdram_cmd_en                                   ; DRAM_Controller:DRAM_Controller1|save_byte_en[0]        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.043     ; 1.988      ;
; -4.762 ; sdram_cmd_en                                   ; DRAM_Controller:DRAM_Controller1|save_d_in[2]           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.043     ; 1.988      ;
; -4.762 ; sdram_cmd_en                                   ; DRAM_Controller:DRAM_Controller1|save_wr                ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.043     ; 1.988      ;
; -4.653 ; sdram_cmd_en                                   ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.453     ; 1.469      ;
; -4.571 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.449     ; 1.391      ;
; -4.570 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.449     ; 1.390      ;
; -4.568 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.449     ; 1.388      ;
; -4.568 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.449     ; 1.388      ;
; -4.565 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.449     ; 1.385      ;
; -4.565 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.449     ; 1.385      ;
; -4.564 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.449     ; 1.384      ;
; -4.563 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.449     ; 1.383      ;
; -4.513 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.448     ; 1.334      ;
; -4.511 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.448     ; 1.332      ;
; -4.511 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.448     ; 1.332      ;
; -4.486 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.452     ; 1.303      ;
; -4.482 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.452     ; 1.299      ;
; -4.424 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.452     ; 1.241      ;
; -4.421 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.452     ; 1.238      ;
; -4.233 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.008     ; 1.494      ;
; -4.232 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.008     ; 1.493      ;
; -4.232 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.008     ; 1.493      ;
; -4.231 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.008     ; 1.492      ;
; -4.154 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.452     ; 0.971      ;
; -4.153 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.452     ; 0.970      ;
; -4.152 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.452     ; 0.969      ;
; -4.151 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.452     ; 0.968      ;
; -4.149 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.452     ; 0.966      ;
; -4.147 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.452     ; 0.964      ;
; -4.146 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.452     ; 0.963      ;
; -4.143 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.452     ; 0.960      ;
; -4.142 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.452     ; 0.959      ;
; -4.136 ; sdram_cmd_byte_en[0]                           ; DRAM_Controller:DRAM_Controller1|save_byte_en[0]        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.041     ; 1.364      ;
; -3.921 ; sdram_cmd_data_in[2]                           ; DRAM_Controller:DRAM_Controller1|save_d_in[2]           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.044     ; 1.146      ;
; -3.782 ; sdram_cmd_wr                                   ; DRAM_Controller:DRAM_Controller1|save_wr                ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -3.044     ; 1.007      ;
; -1.876 ; pll_running                                    ; pll_running                                             ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 0.745      ;
; -1.876 ; state.s_write_wait                             ; state.s_write_wait                                      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 0.745      ;
; -1.876 ; state.s_write_wait2                            ; state.s_write_wait2                                     ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 0.745      ;
; -1.876 ; state.s_read_wait                              ; state.s_read_wait                                       ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 0.745      ;
; -1.876 ; state.s_init_wait                              ; state.s_init_wait                                       ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 0.745      ;
; -1.876 ; pll_reset                                      ; pll_reset                                               ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.400     ; 0.745      ;
; 2.573  ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_read                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 1.980      ; 7.091      ;
; 2.630  ; DRAM_Controller:DRAM_Controller1|data_ready    ; leds[3]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 1.980      ; 7.034      ;
; 2.630  ; DRAM_Controller:DRAM_Controller1|data_ready    ; leds[2]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 1.980      ; 7.034      ;
; 2.630  ; DRAM_Controller:DRAM_Controller1|data_ready    ; leds[1]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 1.980      ; 7.034      ;
; 2.630  ; DRAM_Controller:DRAM_Controller1|data_ready    ; leds[0]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 1.980      ; 7.034      ;
; 2.647  ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_write                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 1.980      ; 7.017      ;
; 2.651  ; DRAM_Controller:DRAM_Controller1|data_ready    ; state.s_idle                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 1.979      ; 7.012      ;
; 2.653  ; state.s_init_pll                               ; pll_reset                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 4.958      ;
; 2.663  ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_init_wait                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 1.980      ; 7.001      ;
; 2.688  ; DRAM_Controller:DRAM_Controller1|data_out[0]   ; leds[0]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 1.979      ; 6.975      ;
; 2.693  ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_write_wait2                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 1.980      ; 6.971      ;
; 2.709  ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_write_wait                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 1.980      ; 6.955      ;
; 2.741  ; state.s_write_wait2                            ; sdram_cmd_en                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 4.870      ;
; 2.821  ; DRAM_Controller:DRAM_Controller1|data_ready    ; state.s_read_wait                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 1.980      ; 6.843      ;
+--------+------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                  ;
+--------+------------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.899 ; state.s_init_pll                                     ; pll_reset            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.958      ;
; -3.895 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_read         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.945      ; 7.091      ;
; -3.838 ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.945      ; 7.034      ;
; -3.838 ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.945      ; 7.034      ;
; -3.838 ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.945      ; 7.034      ;
; -3.838 ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.945      ; 7.034      ;
; -3.821 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_write        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.945      ; 7.017      ;
; -3.817 ; DRAM_Controller:DRAM_Controller1|data_ready          ; state.s_idle         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.944      ; 7.012      ;
; -3.811 ; state.s_write_wait2                                  ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.870      ;
; -3.805 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_init_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.945      ; 7.001      ;
; -3.780 ; DRAM_Controller:DRAM_Controller1|data_out[0]         ; leds[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.944      ; 6.975      ;
; -3.775 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_write_wait2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.945      ; 6.971      ;
; -3.759 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_write_wait   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.945      ; 6.955      ;
; -3.710 ; state.s_write                                        ; state.s_write_wait   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.769      ;
; -3.699 ; state.s_init_pll                                     ; state.s_init         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.758      ;
; -3.671 ; state.s_idle                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.730      ;
; -3.654 ; sdram_cmd_en                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.713      ;
; -3.653 ; state.s_init                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.712      ;
; -3.652 ; state.s_read_wait                                    ; leds[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.711      ;
; -3.652 ; state.s_read_wait                                    ; leds[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.711      ;
; -3.652 ; state.s_read_wait                                    ; leds[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.711      ;
; -3.652 ; state.s_read_wait                                    ; leds[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.711      ;
; -3.647 ; DRAM_Controller:DRAM_Controller1|data_ready          ; state.s_read_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.945      ; 6.843      ;
; -3.641 ; DRAM_Controller:DRAM_Controller1|data_out[3]         ; leds[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.944      ; 6.836      ;
; -3.634 ; state.s_init_wait                                    ; state.s_write        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.693      ;
; -3.633 ; state.s_write_wait                                   ; state.s_write_wait2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.692      ;
; -3.631 ; state.s_read_wait                                    ; state.s_idle         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.807      ; 4.689      ;
; -3.626 ; sdram_cmd_byte_en[0]                                 ; sdram_cmd_byte_en[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.685      ;
; -3.604 ; DRAM_Controller:DRAM_Controller1|data_out[1]         ; leds[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.944      ; 6.799      ;
; -3.583 ; state.s_write_wait2                                  ; state.s_read         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.642      ;
; -3.573 ; state.s_read                                         ; state.s_read_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.809      ; 4.633      ;
; -3.566 ; state.s_init                                         ; pll_reset            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.625      ;
; -3.564 ; state.s_read                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.623      ;
; -3.555 ; restart_system                                       ; restart_system       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.809      ; 4.615      ;
; -3.549 ; state.s_init                                         ; state.s_init_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.608      ;
; -3.544 ; sdram_cmd_data_in[2]                                 ; sdram_cmd_data_in[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.603      ;
; -3.534 ; state.s_init                                         ; sdram_cmd_byte_en[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.806      ; 4.591      ;
; -3.533 ; state.s_write                                        ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.592      ;
; -3.531 ; DRAM_Controller:DRAM_Controller1|data_out[2]         ; leds[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.944      ; 6.726      ;
; -3.473 ; state.s_init                                         ; restart_system       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.805      ; 4.529      ;
; -3.460 ; sdram_cmd_wr                                         ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.519      ;
; -3.378 ; state.s_init_wait                                    ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.437      ;
; -3.328 ; state.s_write                                        ; sdram_cmd_data_in[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.809      ; 4.388      ;
; -3.315 ; state.s_write                                        ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.809      ; 4.375      ;
; -2.969 ; state.s_init_pll                                     ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 4.028      ;
; -2.924 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.945      ; 6.120      ;
; -2.870 ; state.s_init_wait                                    ; restart_system       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.805      ; 3.926      ;
; -2.836 ; state.s_read                                         ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.809      ; 3.896      ;
; -2.820 ; state.s_write_wait                                   ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.809      ; 3.880      ;
; -2.805 ; state.s_read                                         ; sdram_cmd_data_in[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.809      ; 3.865      ;
; 0.314  ; pll_running                                          ; pll_running          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 0.745      ;
; 0.314  ; state.s_write_wait2                                  ; state.s_write_wait2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 0.745      ;
; 0.314  ; state.s_write_wait                                   ; state.s_write_wait   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 0.745      ;
; 0.314  ; state.s_read_wait                                    ; state.s_read_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 0.745      ;
; 0.314  ; state.s_init_wait                                    ; state.s_init_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 0.745      ;
; 0.314  ; pll_reset                                            ; pll_reset            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.808      ; 0.745      ;
; 2.892  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_running          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.006        ; 6.436      ; 3.472      ;
; 3.123  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_running          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 6.436      ; 3.564      ;
; 15.804 ; state.s_init_pll                                     ; pll_reset            ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.958      ;
; 15.892 ; state.s_write_wait2                                  ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.870      ;
; 15.993 ; state.s_write                                        ; state.s_write_wait   ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.769      ;
; 16.004 ; state.s_init_pll                                     ; state.s_init         ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.758      ;
; 16.032 ; state.s_idle                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.730      ;
; 16.049 ; sdram_cmd_en                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.713      ;
; 16.050 ; state.s_init                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.712      ;
; 16.051 ; state.s_read_wait                                    ; leds[0]              ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.711      ;
; 16.051 ; state.s_read_wait                                    ; leds[1]              ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.711      ;
; 16.051 ; state.s_read_wait                                    ; leds[2]              ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.711      ;
; 16.051 ; state.s_read_wait                                    ; leds[3]              ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.711      ;
; 16.069 ; state.s_init_wait                                    ; state.s_write        ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.693      ;
; 16.070 ; state.s_write_wait                                   ; state.s_write_wait2  ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.692      ;
; 16.072 ; state.s_read_wait                                    ; state.s_idle         ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 4.689      ;
; 16.077 ; sdram_cmd_byte_en[0]                                 ; sdram_cmd_byte_en[0] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.685      ;
; 16.120 ; state.s_write_wait2                                  ; state.s_read         ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.642      ;
; 16.130 ; state.s_read                                         ; state.s_read_wait    ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 4.633      ;
; 16.137 ; state.s_init                                         ; pll_reset            ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.625      ;
; 16.139 ; state.s_read                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.623      ;
; 16.148 ; restart_system                                       ; restart_system       ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 4.615      ;
; 16.154 ; state.s_init                                         ; state.s_init_wait    ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.608      ;
; 16.159 ; sdram_cmd_data_in[2]                                 ; sdram_cmd_data_in[2] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.603      ;
; 16.169 ; state.s_init                                         ; sdram_cmd_byte_en[0] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 4.591      ;
; 16.170 ; state.s_write                                        ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.592      ;
; 16.230 ; state.s_init                                         ; restart_system       ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 4.529      ;
; 16.243 ; sdram_cmd_wr                                         ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.519      ;
; 16.325 ; state.s_init_wait                                    ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.437      ;
; 16.375 ; state.s_write                                        ; sdram_cmd_data_in[2] ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 4.388      ;
; 16.388 ; state.s_write                                        ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 4.375      ;
; 16.734 ; state.s_init_pll                                     ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 4.028      ;
; 16.833 ; state.s_init_wait                                    ; restart_system       ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 3.926      ;
; 16.867 ; state.s_read                                         ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 3.896      ;
; 16.883 ; state.s_write_wait                                   ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 3.880      ;
; 16.898 ; state.s_read                                         ; sdram_cmd_data_in[2] ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 3.865      ;
; 20.017 ; pll_running                                          ; pll_running          ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 0.745      ;
; 20.017 ; state.s_write_wait                                   ; state.s_write_wait   ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 0.745      ;
; 20.017 ; state.s_write_wait2                                  ; state.s_write_wait2  ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 0.745      ;
; 20.017 ; state.s_read_wait                                    ; state.s_read_wait    ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 0.745      ;
; 20.017 ; state.s_init_wait                                    ; state.s_init_wait    ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 0.745      ;
; 20.017 ; pll_reset                                            ; pll_reset            ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 0.745      ;
+--------+------------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                   ;
+--------+------------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.656 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_running          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 6.785      ; 3.406      ;
; -3.431 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_running          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; -0.311       ; 6.785      ; 3.308      ;
; -1.008 ; pll_running                                          ; pll_running          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 0.669      ;
; -1.008 ; state.s_write_wait                                   ; state.s_write_wait   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 0.669      ;
; -1.008 ; state.s_write_wait2                                  ; state.s_write_wait2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 0.669      ;
; -1.008 ; state.s_read_wait                                    ; state.s_read_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 0.669      ;
; -1.008 ; state.s_init_wait                                    ; state.s_init_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 0.669      ;
; -1.008 ; pll_reset                                            ; pll_reset            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 0.669      ;
; 0.401  ; pll_reset                                            ; pll_reset            ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; state.s_init_wait                                    ; state.s_init_wait    ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; state.s_read_wait                                    ; state.s_read_wait    ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; state.s_write_wait2                                  ; state.s_write_wait2  ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; state.s_write_wait                                   ; state.s_write_wait   ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; pll_running                                          ; pll_running          ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 1.721  ; DRAM_Controller:DRAM_Controller1|data_out[2]         ; leds[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.452      ; 5.450      ;
; 1.749  ; DRAM_Controller:DRAM_Controller1|data_out[1]         ; leds[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.452      ; 5.478      ;
; 1.787  ; DRAM_Controller:DRAM_Controller1|data_ready          ; state.s_read_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.452      ; 5.516      ;
; 1.814  ; DRAM_Controller:DRAM_Controller1|data_out[3]         ; leds[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.452      ; 5.543      ;
; 1.844  ; DRAM_Controller:DRAM_Controller1|data_out[0]         ; leds[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.452      ; 5.573      ;
; 1.859  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.453      ; 5.589      ;
; 1.908  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_write_wait2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.453      ; 5.638      ;
; 1.932  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_write_wait   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.453      ; 5.662      ;
; 1.934  ; state.s_init_wait                                    ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 3.611      ;
; 1.945  ; state.s_write                                        ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.401      ; 3.623      ;
; 1.949  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_write        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.453      ; 5.679      ;
; 1.954  ; state.s_init_wait                                    ; restart_system       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.396      ; 3.627      ;
; 1.982  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_init_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.453      ; 5.712      ;
; 2.005  ; state.s_write_wait                                   ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.401      ; 3.683      ;
; 2.011  ; state.s_write                                        ; sdram_cmd_data_in[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.401      ; 3.689      ;
; 2.014  ; state.s_init_pll                                     ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 3.691      ;
; 2.021  ; state.s_init                                         ; restart_system       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.396      ; 3.694      ;
; 2.022  ; state.s_read                                         ; sdram_cmd_data_in[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.401      ; 3.700      ;
; 2.038  ; state.s_read                                         ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.401      ; 3.716      ;
; 2.042  ; state.s_write                                        ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 3.719      ;
; 2.046  ; state.s_init_pll                                     ; state.s_init         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 3.723      ;
; 2.059  ; sdram_cmd_en                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 3.736      ;
; 2.085  ; state.s_init                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 3.762      ;
; 2.088  ; state.s_init                                         ; state.s_init_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 3.765      ;
; 2.092  ; sdram_cmd_data_in[2]                                 ; sdram_cmd_data_in[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 3.769      ;
; 2.103  ; sdram_cmd_wr                                         ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 3.780      ;
; 2.121  ; sdram_cmd_byte_en[0]                                 ; sdram_cmd_byte_en[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 3.798      ;
; 2.122  ; state.s_write                                        ; state.s_write_wait   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 3.799      ;
; 2.135  ; state.s_init                                         ; pll_reset            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 3.812      ;
; 2.142  ; state.s_init                                         ; sdram_cmd_byte_en[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.398      ; 3.817      ;
; 2.153  ; restart_system                                       ; restart_system       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.399      ; 3.829      ;
; 2.166  ; state.s_init_pll                                     ; pll_reset            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 3.843      ;
; 2.179  ; state.s_write_wait2                                  ; state.s_read         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 3.856      ;
; 2.192  ; state.s_idle                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 3.869      ;
; 2.200  ; DRAM_Controller:DRAM_Controller1|data_ready          ; state.s_idle         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.451      ; 5.928      ;
; 2.221  ; state.s_init_wait                                    ; state.s_write        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 3.898      ;
; 2.222  ; state.s_write_wait                                   ; state.s_write_wait2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 3.899      ;
; 2.228  ; state.s_read                                         ; state.s_read_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.401      ; 3.906      ;
; 2.243  ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.452      ; 5.972      ;
; 2.243  ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.452      ; 5.972      ;
; 2.243  ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.452      ; 5.972      ;
; 2.243  ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.452      ; 5.972      ;
; 2.262  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_read         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.453      ; 5.992      ;
; 2.294  ; state.s_read                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 3.971      ;
; 2.294  ; state.s_write_wait2                                  ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 3.971      ;
; 2.312  ; state.s_read_wait                                    ; state.s_idle         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.399      ; 3.988      ;
; 2.355  ; state.s_read_wait                                    ; leds[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 4.032      ;
; 2.355  ; state.s_read_wait                                    ; leds[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 4.032      ;
; 2.355  ; state.s_read_wait                                    ; leds[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 4.032      ;
; 2.355  ; state.s_read_wait                                    ; leds[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.400      ; 4.032      ;
; 3.343  ; state.s_init_wait                                    ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 3.611      ;
; 3.354  ; state.s_write                                        ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 0.000        ; 0.074      ; 3.623      ;
; 3.363  ; state.s_init_wait                                    ; restart_system       ; CLK                                                  ; CLK         ; 0.000        ; 0.069      ; 3.627      ;
; 3.414  ; state.s_write_wait                                   ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 0.000        ; 0.074      ; 3.683      ;
; 3.420  ; state.s_write                                        ; sdram_cmd_data_in[2] ; CLK                                                  ; CLK         ; 0.000        ; 0.074      ; 3.689      ;
; 3.423  ; state.s_init_pll                                     ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 3.691      ;
; 3.430  ; state.s_init                                         ; restart_system       ; CLK                                                  ; CLK         ; 0.000        ; 0.069      ; 3.694      ;
; 3.431  ; state.s_read                                         ; sdram_cmd_data_in[2] ; CLK                                                  ; CLK         ; 0.000        ; 0.074      ; 3.700      ;
; 3.447  ; state.s_read                                         ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 0.000        ; 0.074      ; 3.716      ;
; 3.451  ; state.s_write                                        ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 3.719      ;
; 3.455  ; state.s_init_pll                                     ; state.s_init         ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 3.723      ;
; 3.468  ; sdram_cmd_en                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 3.736      ;
; 3.494  ; state.s_init                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 3.762      ;
; 3.497  ; state.s_init                                         ; state.s_init_wait    ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 3.765      ;
; 3.501  ; sdram_cmd_data_in[2]                                 ; sdram_cmd_data_in[2] ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 3.769      ;
; 3.512  ; sdram_cmd_wr                                         ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 3.780      ;
; 3.530  ; sdram_cmd_byte_en[0]                                 ; sdram_cmd_byte_en[0] ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 3.798      ;
; 3.531  ; state.s_write                                        ; state.s_write_wait   ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 3.799      ;
; 3.544  ; state.s_init                                         ; pll_reset            ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 3.812      ;
; 3.551  ; state.s_init                                         ; sdram_cmd_byte_en[0] ; CLK                                                  ; CLK         ; 0.000        ; 0.071      ; 3.817      ;
; 3.562  ; restart_system                                       ; restart_system       ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 3.829      ;
; 3.575  ; state.s_init_pll                                     ; pll_reset            ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 3.843      ;
; 3.588  ; state.s_write_wait2                                  ; state.s_read         ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 3.856      ;
; 3.601  ; state.s_idle                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 3.869      ;
; 3.630  ; state.s_init_wait                                    ; state.s_write        ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 3.898      ;
; 3.631  ; state.s_write_wait                                   ; state.s_write_wait2  ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 3.899      ;
; 3.637  ; state.s_read                                         ; state.s_read_wait    ; CLK                                                  ; CLK         ; 0.000        ; 0.074      ; 3.906      ;
; 3.703  ; state.s_read                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 3.971      ;
; 3.703  ; state.s_write_wait2                                  ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 3.971      ;
; 3.721  ; state.s_read_wait                                    ; state.s_idle         ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 3.988      ;
; 3.764  ; state.s_read_wait                                    ; leds[0]              ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 4.032      ;
; 3.764  ; state.s_read_wait                                    ; leds[1]              ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 4.032      ;
; 3.764  ; state.s_read_wait                                    ; leds[2]              ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 4.032      ;
; 3.764  ; state.s_read_wait                                    ; leds[3]              ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 4.032      ;
+--------+------------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+--------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.417 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]   ; pll_running                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.628      ; 3.406      ;
; 0.401  ; pll_reset                                              ; pll_reset                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; state.s_init_wait                                      ; state.s_init_wait                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; state.s_read_wait                                      ; state.s_read_wait                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; state.s_write_wait2                                    ; state.s_write_wait2                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; state.s_write_wait                                     ; state.s_write_wait                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; pll_running                                            ; pll_running                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; DRAM_Controller:DRAM_Controller1|iob_cke               ; DRAM_Controller:DRAM_Controller1|iob_cke             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]         ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; DRAM_Controller:DRAM_Controller1|pending_refresh       ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|state.s_startup     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.607  ; DRAM_Controller:DRAM_Controller1|captured_data_last[2] ; DRAM_Controller:DRAM_Controller1|data_out[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.875      ;
; 0.628  ; DRAM_Controller:DRAM_Controller1|captured_data_last[1] ; DRAM_Controller:DRAM_Controller1|data_out[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.896      ;
; 0.645  ; DRAM_Controller:DRAM_Controller1|data_ready_delay[3]   ; DRAM_Controller:DRAM_Controller1|data_ready_delay[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.647  ; DRAM_Controller:DRAM_Controller1|data_ready_delay[4]   ; DRAM_Controller:DRAM_Controller1|data_ready_delay[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.659  ; DRAM_Controller:DRAM_Controller1|state.s_write_1       ; DRAM_Controller:DRAM_Controller1|iob_data[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.927      ;
; 0.670  ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0]   ; DRAM_Controller:DRAM_Controller1|data_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.937      ;
; 0.689  ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1]   ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.690  ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691  ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.695  ; DRAM_Controller:DRAM_Controller1|refresh_count[6]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696  ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.718  ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.719  ; DRAM_Controller:DRAM_Controller1|state.s_read_1        ; DRAM_Controller:DRAM_Controller1|data_ready_delay[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.731  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.999      ;
; 0.736  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.004      ;
; 0.754  ; DRAM_Controller:DRAM_Controller1|state.s_idle          ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.022      ;
; 0.755  ; DRAM_Controller:DRAM_Controller1|state.s_idle          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.023      ;
; 0.756  ; DRAM_Controller:DRAM_Controller1|state.s_precharge     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.024      ;
; 0.757  ; DRAM_Controller:DRAM_Controller1|state.s_read_2        ; DRAM_Controller:DRAM_Controller1|state.s_read_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.025      ;
; 0.764  ; DRAM_Controller:DRAM_Controller1|state.s_read_1        ; DRAM_Controller:DRAM_Controller1|state.s_read_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.032      ;
; 0.769  ; DRAM_Controller:DRAM_Controller1|state.s_idle          ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.037      ;
; 0.773  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.041      ;
; 0.774  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.042      ;
; 0.775  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.043      ;
; 0.775  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.043      ;
; 0.776  ; DRAM_Controller:DRAM_Controller1|state.s_read_3        ; DRAM_Controller:DRAM_Controller1|state.s_read_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.044      ;
; 0.777  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.045      ;
; 0.780  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1     ; DRAM_Controller:DRAM_Controller1|state.s_idle        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.048      ;
; 0.785  ; DRAM_Controller:DRAM_Controller1|pending_refresh       ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.053      ;
; 0.787  ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|iob_cke             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.055      ;
; 0.800  ; DRAM_Controller:DRAM_Controller1|pending_refresh       ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.068      ;
; 0.804  ; DRAM_Controller:DRAM_Controller1|state.s_write_3       ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.071      ;
; 0.805  ; DRAM_Controller:DRAM_Controller1|state.s_read_1        ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.073      ;
; 0.809  ; DRAM_Controller:DRAM_Controller1|data_ready_delay[2]   ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.077      ;
; 0.838  ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|got_transaction     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.106      ;
; 0.845  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.113      ;
; 0.849  ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1     ; DRAM_Controller:DRAM_Controller1|state.s_write_1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.117      ;
; 0.854  ; DRAM_Controller:DRAM_Controller1|got_transaction       ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.121      ;
; 0.882  ; DRAM_Controller:DRAM_Controller1|refresh_count[9]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.150      ;
; 0.884  ; DRAM_Controller:DRAM_Controller1|state.s_write_3       ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.152      ;
; 0.891  ; DRAM_Controller:DRAM_Controller1|captured_data_last[3] ; DRAM_Controller:DRAM_Controller1|data_out[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.162      ;
; 0.957  ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2     ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.226      ;
; 0.990  ; DRAM_Controller:DRAM_Controller1|state.s_read_4        ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.257      ;
; 1.007  ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.275      ;
; 1.011  ; DRAM_Controller:DRAM_Controller1|state.s_write_1       ; DRAM_Controller:DRAM_Controller1|state.s_write_2     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.275      ;
; 1.012  ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
; 1.013  ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.281      ;
; 1.014  ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1     ; DRAM_Controller:DRAM_Controller1|state.s_read_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.282      ;
; 1.015  ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.283      ;
; 1.017  ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.285      ;
; 1.019  ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.287      ;
; 1.030  ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.034  ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.302      ;
; 1.037  ; DRAM_Controller:DRAM_Controller1|state.s_write_1       ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.305      ;
; 1.060  ; DRAM_Controller:DRAM_Controller1|captured_data_last[0] ; DRAM_Controller:DRAM_Controller1|data_out[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.329      ;
; 1.092  ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1     ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.360      ;
; 1.106  ; DRAM_Controller:DRAM_Controller1|state.s_precharge     ; DRAM_Controller:DRAM_Controller1|iob_address[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.369      ;
; 1.110  ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.378      ;
; 1.114  ; DRAM_Controller:DRAM_Controller1|state.s_precharge     ; DRAM_Controller:DRAM_Controller1|iob_command[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.377      ;
; 1.117  ; DRAM_Controller:DRAM_Controller1|refresh_count[7]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.385      ;
; 1.121  ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.388      ;
; 1.133  ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.401      ;
; 1.134  ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.402      ;
; 1.135  ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.403      ;
; 1.135  ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.403      ;
; 1.136  ; DRAM_Controller:DRAM_Controller1|refresh_count[6]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.404      ;
; 1.137  ; DRAM_Controller:DRAM_Controller1|state.s_read_2        ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.405      ;
; 1.141  ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.409      ;
; 1.150  ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.156  ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.424      ;
; 1.173  ; DRAM_Controller:DRAM_Controller1|save_byte_en[0]       ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.336     ; 1.032      ;
; 1.175  ; DRAM_Controller:DRAM_Controller1|state.s_write_2       ; DRAM_Controller:DRAM_Controller1|state.s_write_3     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.447      ;
; 1.188  ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.455      ;
; 1.194  ; pll_reset                                              ; pll_reset                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.012       ; -0.808     ; 0.669      ;
; 1.194  ; state.s_init_wait                                      ; state.s_init_wait                                    ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.012       ; -0.808     ; 0.669      ;
; 1.194  ; state.s_read_wait                                      ; state.s_read_wait                                    ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.012       ; -0.808     ; 0.669      ;
; 1.194  ; state.s_write_wait2                                    ; state.s_write_wait2                                  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.012       ; -0.808     ; 0.669      ;
; 1.194  ; state.s_write_wait                                     ; state.s_write_wait                                   ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.012       ; -0.808     ; 0.669      ;
; 1.194  ; pll_running                                            ; pll_running                                          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.012       ; -0.808     ; 0.669      ;
; 1.204  ; DRAM_Controller:DRAM_Controller1|refresh_count[7]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.472      ;
; 1.209  ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.477      ;
; 1.228  ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|state.s_idle        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.495      ;
; 1.230  ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.498      ;
; 1.236  ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.504      ;
; 1.255  ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|iob_address[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.517      ;
; 1.257  ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.525      ;
; 1.259  ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|iob_command[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.521      ;
; 1.259  ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.527      ;
; 1.265  ; DRAM_Controller:DRAM_Controller1|save_wr               ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.336     ; 1.124      ;
+--------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.894 ; -143.171      ;
; CLK                                                  ; -1.735 ; -26.272       ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLK                                                  ; -1.993 ; -5.543        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.188 ; -1.188        ;
+------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.592 ; 0.000         ;
; CLK                                                  ; 9.825 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+--------+------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.894 ; state.s_read                                         ; state.s_read_wait                                       ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.850     ; 2.298      ;
; -2.877 ; state.s_read                                         ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 2.280      ;
; -2.877 ; state.s_write_wait                                   ; state.s_write_wait2                                     ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 2.280      ;
; -2.868 ; state.s_init_wait                                    ; state.s_write                                           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 2.271      ;
; -2.841 ; state.s_write_wait2                                  ; state.s_read                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 2.244      ;
; -2.817 ; state.s_write                                        ; state.s_write_wait                                      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 2.220      ;
; -2.789 ; state.s_init                                         ; pll_reset                                               ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 2.192      ;
; -2.785 ; state.s_init                                         ; state.s_init_wait                                       ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 2.188      ;
; -2.782 ; state.s_write_wait2                                  ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 2.185      ;
; -2.779 ; state.s_init_pll                                     ; pll_reset                                               ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 2.182      ;
; -2.754 ; sdram_cmd_byte_en[0]                                 ; sdram_cmd_byte_en[0]                                    ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 2.157      ;
; -2.747 ; state.s_read_wait                                    ; leds[0]                                                 ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.850     ; 2.151      ;
; -2.747 ; state.s_read_wait                                    ; leds[1]                                                 ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.850     ; 2.151      ;
; -2.747 ; state.s_read_wait                                    ; leds[2]                                                 ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.850     ; 2.151      ;
; -2.747 ; state.s_read_wait                                    ; leds[3]                                                 ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.850     ; 2.151      ;
; -2.732 ; sdram_cmd_en                                         ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 2.135      ;
; -2.725 ; state.s_idle                                         ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 2.128      ;
; -2.718 ; state.s_init                                         ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 2.121      ;
; -2.717 ; state.s_init                                         ; sdram_cmd_byte_en[0]                                    ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.852     ; 2.119      ;
; -2.714 ; state.s_write                                        ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 2.117      ;
; -2.706 ; state.s_read_wait                                    ; state.s_idle                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.852     ; 2.108      ;
; -2.693 ; sdram_cmd_wr                                         ; sdram_cmd_wr                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 2.096      ;
; -2.674 ; restart_system                                       ; restart_system                                          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 2.077      ;
; -2.652 ; state.s_init_pll                                     ; state.s_init                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 2.055      ;
; -2.648 ; state.s_init                                         ; restart_system                                          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.852     ; 2.050      ;
; -2.644 ; sdram_cmd_data_in[2]                                 ; sdram_cmd_data_in[2]                                    ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 2.047      ;
; -2.633 ; state.s_write                                        ; sdram_cmd_data_in[2]                                    ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.850     ; 2.037      ;
; -2.628 ; state.s_write                                        ; sdram_cmd_wr                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.850     ; 2.032      ;
; -2.611 ; state.s_init_wait                                    ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 2.014      ;
; -2.423 ; state.s_init_pll                                     ; sdram_cmd_en                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 1.826      ;
; -2.416 ; state.s_read                                         ; sdram_cmd_wr                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.850     ; 1.820      ;
; -2.397 ; state.s_write_wait                                   ; sdram_cmd_wr                                            ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.850     ; 1.801      ;
; -2.387 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.813      ;
; -2.385 ; state.s_read                                         ; sdram_cmd_data_in[2]                                    ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.850     ; 1.789      ;
; -2.374 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.800      ;
; -2.374 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.800      ;
; -2.374 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.800      ;
; -2.374 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.800      ;
; -2.369 ; state.s_init_wait                                    ; restart_system                                          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.852     ; 1.771      ;
; -2.324 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|state.s_read_4         ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.826     ; 0.752      ;
; -2.323 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.826     ; 0.751      ;
; -2.323 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.826     ; 0.751      ;
; -2.322 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|state.s_read_3         ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.826     ; 0.750      ;
; -2.321 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.826     ; 0.749      ;
; -2.316 ; sdram_cmd_en                                         ; DRAM_Controller:DRAM_Controller1|got_transaction        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.742      ;
; -2.296 ; sdram_cmd_en                                         ; DRAM_Controller:DRAM_Controller1|save_byte_en[0]        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 0.902      ;
; -2.296 ; sdram_cmd_en                                         ; DRAM_Controller:DRAM_Controller1|save_d_in[2]           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 0.902      ;
; -2.296 ; sdram_cmd_en                                         ; DRAM_Controller:DRAM_Controller1|save_wr                ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.648     ; 0.902      ;
; -2.239 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.665      ;
; -2.238 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.664      ;
; -2.236 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.662      ;
; -2.235 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.661      ;
; -2.233 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.659      ;
; -2.232 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.658      ;
; -2.231 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.657      ;
; -2.230 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.656      ;
; -2.205 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.631      ;
; -2.203 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.629      ;
; -2.200 ; sdram_cmd_en                                         ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.829     ; 0.625      ;
; -2.190 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.827     ; 0.617      ;
; -2.188 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.827     ; 0.615      ;
; -2.188 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.827     ; 0.615      ;
; -2.169 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.595      ;
; -2.166 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.592      ;
; -2.065 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.638     ; 0.681      ;
; -2.065 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.638     ; 0.681      ;
; -2.064 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.638     ; 0.680      ;
; -2.063 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.638     ; 0.679      ;
; -2.032 ; sdram_cmd_byte_en[0]                                 ; DRAM_Controller:DRAM_Controller1|save_byte_en[0]        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.647     ; 0.639      ;
; -2.031 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.457      ;
; -2.030 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.456      ;
; -2.029 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.455      ;
; -2.028 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.454      ;
; -2.026 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.452      ;
; -2.023 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.449      ;
; -2.022 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.448      ;
; -2.019 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.445      ;
; -2.018 ; restart_system                                       ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.828     ; 0.444      ;
; -1.927 ; sdram_cmd_data_in[2]                                 ; DRAM_Controller:DRAM_Controller1|save_d_in[2]           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.649     ; 0.532      ;
; -1.857 ; sdram_cmd_wr                                         ; DRAM_Controller:DRAM_Controller1|save_wr                ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.649     ; 0.462      ;
; -0.947 ; state.s_read_wait                                    ; state.s_read_wait                                       ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 0.350      ;
; -0.947 ; state.s_write_wait2                                  ; state.s_write_wait2                                     ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 0.350      ;
; -0.947 ; state.s_write_wait                                   ; state.s_write_wait                                      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 0.350      ;
; -0.947 ; state.s_init_wait                                    ; state.s_init_wait                                       ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 0.350      ;
; -0.947 ; pll_reset                                            ; pll_reset                                               ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.851     ; 0.350      ;
; -0.946 ; pll_running                                          ; pll_running                                             ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -0.850     ; 0.350      ;
; 3.375  ; DRAM_Controller:DRAM_Controller1|captured_data[2]    ; DRAM_Controller:DRAM_Controller1|captured_data_last[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.846        ; -0.075     ; 0.373      ;
; 3.376  ; DRAM_Controller:DRAM_Controller1|captured_data[1]    ; DRAM_Controller:DRAM_Controller1|captured_data_last[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.846        ; -0.075     ; 0.372      ;
; 3.376  ; DRAM_Controller:DRAM_Controller1|captured_data[0]    ; DRAM_Controller:DRAM_Controller1|captured_data_last[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.846        ; -0.074     ; 0.373      ;
; 3.377  ; DRAM_Controller:DRAM_Controller1|captured_data[3]    ; DRAM_Controller:DRAM_Controller1|captured_data_last[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.846        ; -0.073     ; 0.373      ;
; 4.670  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_running                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.846        ; 2.770      ; 1.923      ;
; 5.080  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_read                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.940      ; 3.529      ;
; 5.255  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_write                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.940      ; 3.354      ;
; 5.256  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_init_wait                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.940      ; 3.353      ;
; 5.282  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_write_wait2                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.940      ; 3.327      ;
; 5.289  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_write_wait                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.940      ; 3.320      ;
; 5.292  ; DRAM_Controller:DRAM_Controller1|data_out[3]         ; leds[3]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.940      ; 3.317      ;
; 5.334  ; state.s_read                                         ; state.s_read_wait                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.298      ;
; 5.348  ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[3]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.940      ; 3.261      ;
; 5.348  ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[2]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.940      ; 3.261      ;
+--------+------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                  ;
+--------+------------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.735 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_read         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.558      ; 3.529      ;
; -1.560 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_write        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.558      ; 3.354      ;
; -1.559 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_init_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.558      ; 3.353      ;
; -1.533 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_write_wait2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.558      ; 3.327      ;
; -1.526 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_write_wait   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.558      ; 3.320      ;
; -1.523 ; state.s_read                                         ; state.s_read_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.539      ; 2.298      ;
; -1.523 ; DRAM_Controller:DRAM_Controller1|data_out[3]         ; leds[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.558      ; 3.317      ;
; -1.506 ; state.s_read                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 2.280      ;
; -1.506 ; state.s_write_wait                                   ; state.s_write_wait2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 2.280      ;
; -1.497 ; state.s_init_wait                                    ; state.s_write        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 2.271      ;
; -1.470 ; state.s_write_wait2                                  ; state.s_read         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 2.244      ;
; -1.467 ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.558      ; 3.261      ;
; -1.467 ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.558      ; 3.261      ;
; -1.467 ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.558      ; 3.261      ;
; -1.467 ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.558      ; 3.261      ;
; -1.465 ; DRAM_Controller:DRAM_Controller1|data_out[1]         ; leds[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.558      ; 3.259      ;
; -1.462 ; DRAM_Controller:DRAM_Controller1|data_out[2]         ; leds[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.558      ; 3.256      ;
; -1.456 ; DRAM_Controller:DRAM_Controller1|data_out[0]         ; leds[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.558      ; 3.250      ;
; -1.446 ; state.s_write                                        ; state.s_write_wait   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 2.220      ;
; -1.426 ; DRAM_Controller:DRAM_Controller1|data_ready          ; state.s_idle         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.556      ; 3.218      ;
; -1.418 ; state.s_init                                         ; pll_reset            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 2.192      ;
; -1.414 ; state.s_init                                         ; state.s_init_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 2.188      ;
; -1.411 ; state.s_write_wait2                                  ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 2.185      ;
; -1.408 ; state.s_init_pll                                     ; pll_reset            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 2.182      ;
; -1.384 ; DRAM_Controller:DRAM_Controller1|data_ready          ; state.s_read_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.557      ; 3.177      ;
; -1.383 ; sdram_cmd_byte_en[0]                                 ; sdram_cmd_byte_en[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 2.157      ;
; -1.376 ; state.s_read_wait                                    ; leds[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.539      ; 2.151      ;
; -1.376 ; state.s_read_wait                                    ; leds[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.539      ; 2.151      ;
; -1.376 ; state.s_read_wait                                    ; leds[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.539      ; 2.151      ;
; -1.376 ; state.s_read_wait                                    ; leds[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.539      ; 2.151      ;
; -1.361 ; sdram_cmd_en                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 2.135      ;
; -1.354 ; state.s_idle                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 2.128      ;
; -1.347 ; state.s_init                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 2.121      ;
; -1.346 ; state.s_init                                         ; sdram_cmd_byte_en[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.537      ; 2.119      ;
; -1.343 ; state.s_write                                        ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 2.117      ;
; -1.335 ; state.s_read_wait                                    ; state.s_idle         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.537      ; 2.108      ;
; -1.322 ; sdram_cmd_wr                                         ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 2.096      ;
; -1.303 ; restart_system                                       ; restart_system       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 2.077      ;
; -1.281 ; state.s_init_pll                                     ; state.s_init         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 2.055      ;
; -1.277 ; state.s_init                                         ; restart_system       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.537      ; 2.050      ;
; -1.273 ; sdram_cmd_data_in[2]                                 ; sdram_cmd_data_in[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 2.047      ;
; -1.262 ; state.s_write                                        ; sdram_cmd_data_in[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.539      ; 2.037      ;
; -1.257 ; state.s_write                                        ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.539      ; 2.032      ;
; -1.240 ; state.s_init_wait                                    ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 2.014      ;
; -1.052 ; state.s_init_pll                                     ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 1.826      ;
; -1.045 ; state.s_read                                         ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.539      ; 1.820      ;
; -1.040 ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.558      ; 2.834      ;
; -1.026 ; state.s_write_wait                                   ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.539      ; 1.801      ;
; -1.014 ; state.s_read                                         ; sdram_cmd_data_in[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.539      ; 1.789      ;
; -0.998 ; state.s_init_wait                                    ; restart_system       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.537      ; 1.771      ;
; 0.424  ; state.s_write_wait2                                  ; state.s_write_wait2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 0.350      ;
; 0.424  ; state.s_read_wait                                    ; state.s_read_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 0.350      ;
; 0.424  ; state.s_write_wait                                   ; state.s_write_wait   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 0.350      ;
; 0.424  ; state.s_init_wait                                    ; state.s_init_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 0.350      ;
; 0.424  ; pll_reset                                            ; pll_reset            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.538      ; 0.350      ;
; 0.425  ; pll_running                                          ; pll_running          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.539      ; 0.350      ;
; 1.426  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_running          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.006        ; 3.436      ; 1.923      ;
; 1.799  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_running          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 3.436      ; 1.873      ;
; 18.485 ; state.s_read                                         ; state.s_read_wait    ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 2.298      ;
; 18.502 ; state.s_read                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 2.280      ;
; 18.502 ; state.s_write_wait                                   ; state.s_write_wait2  ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 2.280      ;
; 18.511 ; state.s_init_wait                                    ; state.s_write        ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 2.271      ;
; 18.538 ; state.s_write_wait2                                  ; state.s_read         ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 2.244      ;
; 18.562 ; state.s_write                                        ; state.s_write_wait   ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 2.220      ;
; 18.590 ; state.s_init                                         ; pll_reset            ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 2.192      ;
; 18.594 ; state.s_init                                         ; state.s_init_wait    ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 2.188      ;
; 18.597 ; state.s_write_wait2                                  ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 2.185      ;
; 18.600 ; state.s_init_pll                                     ; pll_reset            ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 2.182      ;
; 18.625 ; sdram_cmd_byte_en[0]                                 ; sdram_cmd_byte_en[0] ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 2.157      ;
; 18.632 ; state.s_read_wait                                    ; leds[0]              ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 2.151      ;
; 18.632 ; state.s_read_wait                                    ; leds[1]              ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 2.151      ;
; 18.632 ; state.s_read_wait                                    ; leds[2]              ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 2.151      ;
; 18.632 ; state.s_read_wait                                    ; leds[3]              ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 2.151      ;
; 18.647 ; sdram_cmd_en                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 2.135      ;
; 18.654 ; state.s_idle                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 2.128      ;
; 18.661 ; state.s_init                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 2.121      ;
; 18.662 ; state.s_init                                         ; sdram_cmd_byte_en[0] ; CLK                                                  ; CLK         ; 20.833       ; -0.039     ; 2.119      ;
; 18.665 ; state.s_write                                        ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 2.117      ;
; 18.673 ; state.s_read_wait                                    ; state.s_idle         ; CLK                                                  ; CLK         ; 20.833       ; -0.039     ; 2.108      ;
; 18.686 ; sdram_cmd_wr                                         ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 2.096      ;
; 18.705 ; restart_system                                       ; restart_system       ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 2.077      ;
; 18.727 ; state.s_init_pll                                     ; state.s_init         ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 2.055      ;
; 18.731 ; state.s_init                                         ; restart_system       ; CLK                                                  ; CLK         ; 20.833       ; -0.039     ; 2.050      ;
; 18.735 ; sdram_cmd_data_in[2]                                 ; sdram_cmd_data_in[2] ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 2.047      ;
; 18.746 ; state.s_write                                        ; sdram_cmd_data_in[2] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 2.037      ;
; 18.751 ; state.s_write                                        ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 2.032      ;
; 18.768 ; state.s_init_wait                                    ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 2.014      ;
; 18.956 ; state.s_init_pll                                     ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 1.826      ;
; 18.963 ; state.s_read                                         ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 1.820      ;
; 18.982 ; state.s_write_wait                                   ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 1.801      ;
; 18.994 ; state.s_read                                         ; sdram_cmd_data_in[2] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 1.789      ;
; 19.010 ; state.s_init_wait                                    ; restart_system       ; CLK                                                  ; CLK         ; 20.833       ; -0.039     ; 1.771      ;
; 20.432 ; state.s_read_wait                                    ; state.s_read_wait    ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 0.350      ;
; 20.432 ; state.s_write_wait2                                  ; state.s_write_wait2  ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 0.350      ;
; 20.432 ; state.s_write_wait                                   ; state.s_write_wait   ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 0.350      ;
; 20.432 ; state.s_init_wait                                    ; state.s_init_wait    ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 0.350      ;
; 20.432 ; pll_reset                                            ; pll_reset            ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 0.350      ;
; 20.433 ; pll_running                                          ; pll_running          ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 0.350      ;
+--------+------------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                   ;
+--------+------------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.993 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_running          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 3.620      ; 1.793      ;
; -1.629 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_running          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; -0.311       ; 3.620      ; 1.834      ;
; -0.710 ; state.s_write_wait                                   ; state.s_write_wait   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 0.307      ;
; -0.710 ; state.s_write_wait2                                  ; state.s_write_wait2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 0.307      ;
; -0.710 ; state.s_read_wait                                    ; state.s_read_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 0.307      ;
; -0.710 ; state.s_init_wait                                    ; state.s_init_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 0.307      ;
; -0.710 ; pll_reset                                            ; pll_reset            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 0.307      ;
; -0.709 ; pll_running                                          ; pll_running          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.850      ; 0.307      ;
; 0.185  ; pll_reset                                            ; pll_reset            ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; state.s_init_wait                                    ; state.s_init_wait    ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; state.s_read_wait                                    ; state.s_read_wait    ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; state.s_write_wait2                                  ; state.s_write_wait2  ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; state.s_write_wait                                   ; state.s_write_wait   ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.186  ; pll_running                                          ; pll_running          ; CLK                                                  ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.632  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.829      ; 2.627      ;
; 0.653  ; state.s_read                                         ; sdram_cmd_data_in[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.852      ; 1.671      ;
; 0.676  ; state.s_init_wait                                    ; restart_system       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.850      ; 1.692      ;
; 0.679  ; state.s_write_wait                                   ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.852      ; 1.697      ;
; 0.692  ; state.s_read                                         ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.852      ; 1.710      ;
; 0.699  ; state.s_write                                        ; sdram_cmd_data_in[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.852      ; 1.717      ;
; 0.707  ; state.s_init                                         ; restart_system       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.850      ; 1.723      ;
; 0.715  ; state.s_write                                        ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.852      ; 1.733      ;
; 0.717  ; state.s_init_wait                                    ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.734      ;
; 0.722  ; DRAM_Controller:DRAM_Controller1|data_ready          ; state.s_read_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.828      ; 2.716      ;
; 0.726  ; state.s_init_pll                                     ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.743      ;
; 0.733  ; DRAM_Controller:DRAM_Controller1|data_out[0]         ; leds[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.828      ; 2.727      ;
; 0.740  ; DRAM_Controller:DRAM_Controller1|data_out[1]         ; leds[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.828      ; 2.734      ;
; 0.750  ; DRAM_Controller:DRAM_Controller1|data_out[2]         ; leds[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.828      ; 2.744      ;
; 0.760  ; sdram_cmd_en                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.777      ;
; 0.761  ; sdram_cmd_data_in[2]                                 ; sdram_cmd_data_in[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.778      ;
; 0.776  ; restart_system                                       ; restart_system       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.793      ;
; 0.778  ; sdram_cmd_wr                                         ; sdram_cmd_wr         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.795      ;
; 0.782  ; state.s_init_pll                                     ; state.s_init         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.799      ;
; 0.783  ; state.s_init                                         ; sdram_cmd_byte_en[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.850      ; 1.799      ;
; 0.786  ; state.s_init                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.803      ;
; 0.787  ; sdram_cmd_byte_en[0]                                 ; sdram_cmd_byte_en[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.804      ;
; 0.798  ; state.s_write                                        ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.815      ;
; 0.801  ; DRAM_Controller:DRAM_Controller1|data_out[3]         ; leds[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.828      ; 2.795      ;
; 0.825  ; state.s_idle                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.842      ;
; 0.835  ; state.s_init_pll                                     ; pll_reset            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.852      ;
; 0.840  ; state.s_write                                        ; state.s_write_wait   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.857      ;
; 0.845  ; DRAM_Controller:DRAM_Controller1|data_ready          ; state.s_idle         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.827      ; 2.838      ;
; 0.849  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_write_wait2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.829      ; 2.844      ;
; 0.851  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_write_wait   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.829      ; 2.846      ;
; 0.853  ; state.s_read                                         ; state.s_read_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.852      ; 1.871      ;
; 0.856  ; state.s_init                                         ; state.s_init_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.873      ;
; 0.858  ; state.s_read_wait                                    ; state.s_idle         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.850      ; 1.874      ;
; 0.865  ; state.s_write_wait2                                  ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.882      ;
; 0.866  ; state.s_init                                         ; pll_reset            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.883      ;
; 0.877  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_init_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.829      ; 2.872      ;
; 0.879  ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.828      ; 2.873      ;
; 0.879  ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.828      ; 2.873      ;
; 0.879  ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.828      ; 2.873      ;
; 0.879  ; DRAM_Controller:DRAM_Controller1|data_ready          ; leds[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.828      ; 2.873      ;
; 0.886  ; state.s_write_wait                                   ; state.s_write_wait2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.903      ;
; 0.888  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_write        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.829      ; 2.883      ;
; 0.888  ; state.s_read                                         ; sdram_cmd_en         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.905      ;
; 0.892  ; state.s_read_wait                                    ; leds[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.909      ;
; 0.892  ; state.s_read_wait                                    ; leds[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.909      ;
; 0.892  ; state.s_read_wait                                    ; leds[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.909      ;
; 0.892  ; state.s_read_wait                                    ; leds[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.909      ;
; 0.892  ; state.s_init_wait                                    ; state.s_write        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.909      ;
; 0.906  ; state.s_write_wait2                                  ; state.s_read         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 0.851      ; 1.923      ;
; 0.991  ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; state.s_read         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.829      ; 2.986      ;
; 1.548  ; state.s_read                                         ; sdram_cmd_data_in[2] ; CLK                                                  ; CLK         ; 0.000        ; 0.039      ; 1.671      ;
; 1.571  ; state.s_init_wait                                    ; restart_system       ; CLK                                                  ; CLK         ; 0.000        ; 0.037      ; 1.692      ;
; 1.574  ; state.s_write_wait                                   ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 0.000        ; 0.039      ; 1.697      ;
; 1.587  ; state.s_read                                         ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 0.000        ; 0.039      ; 1.710      ;
; 1.594  ; state.s_write                                        ; sdram_cmd_data_in[2] ; CLK                                                  ; CLK         ; 0.000        ; 0.039      ; 1.717      ;
; 1.602  ; state.s_init                                         ; restart_system       ; CLK                                                  ; CLK         ; 0.000        ; 0.037      ; 1.723      ;
; 1.610  ; state.s_write                                        ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 0.000        ; 0.039      ; 1.733      ;
; 1.612  ; state.s_init_wait                                    ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.734      ;
; 1.621  ; state.s_init_pll                                     ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.743      ;
; 1.655  ; sdram_cmd_en                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.777      ;
; 1.656  ; sdram_cmd_data_in[2]                                 ; sdram_cmd_data_in[2] ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.778      ;
; 1.671  ; restart_system                                       ; restart_system       ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.793      ;
; 1.673  ; sdram_cmd_wr                                         ; sdram_cmd_wr         ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.795      ;
; 1.677  ; state.s_init_pll                                     ; state.s_init         ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.799      ;
; 1.678  ; state.s_init                                         ; sdram_cmd_byte_en[0] ; CLK                                                  ; CLK         ; 0.000        ; 0.037      ; 1.799      ;
; 1.681  ; state.s_init                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.803      ;
; 1.682  ; sdram_cmd_byte_en[0]                                 ; sdram_cmd_byte_en[0] ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.804      ;
; 1.693  ; state.s_write                                        ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.815      ;
; 1.720  ; state.s_idle                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.842      ;
; 1.730  ; state.s_init_pll                                     ; pll_reset            ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.852      ;
; 1.735  ; state.s_write                                        ; state.s_write_wait   ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.857      ;
; 1.748  ; state.s_read                                         ; state.s_read_wait    ; CLK                                                  ; CLK         ; 0.000        ; 0.039      ; 1.871      ;
; 1.751  ; state.s_init                                         ; state.s_init_wait    ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.873      ;
; 1.753  ; state.s_read_wait                                    ; state.s_idle         ; CLK                                                  ; CLK         ; 0.000        ; 0.037      ; 1.874      ;
; 1.760  ; state.s_write_wait2                                  ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.882      ;
; 1.761  ; state.s_init                                         ; pll_reset            ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.883      ;
; 1.781  ; state.s_write_wait                                   ; state.s_write_wait2  ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.903      ;
; 1.783  ; state.s_read                                         ; sdram_cmd_en         ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.905      ;
; 1.787  ; state.s_init_wait                                    ; state.s_write        ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.909      ;
; 1.787  ; state.s_read_wait                                    ; leds[0]              ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.909      ;
; 1.787  ; state.s_read_wait                                    ; leds[1]              ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.909      ;
; 1.787  ; state.s_read_wait                                    ; leds[2]              ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.909      ;
; 1.787  ; state.s_read_wait                                    ; leds[3]              ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.909      ;
; 1.801  ; state.s_write_wait2                                  ; state.s_read         ; CLK                                                  ; CLK         ; 0.000        ; 0.038      ; 1.923      ;
+--------+------------------------------------------------------+----------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.188 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]    ; pll_running                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.897      ; 1.793      ;
; 0.185  ; pll_reset                                               ; pll_reset                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; state.s_init_wait                                       ; state.s_init_wait                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; state.s_read_wait                                       ; state.s_read_wait                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; state.s_write_wait2                                     ; state.s_write_wait2                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; state.s_write_wait                                      ; state.s_write_wait                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186  ; pll_running                                             ; pll_running                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]          ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.258  ; DRAM_Controller:DRAM_Controller1|captured_data_last[2]  ; DRAM_Controller:DRAM_Controller1|data_out[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.380      ;
; 0.266  ; DRAM_Controller:DRAM_Controller1|data_ready_delay[3]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267  ; DRAM_Controller:DRAM_Controller1|captured_data_last[1]  ; DRAM_Controller:DRAM_Controller1|data_out[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.389      ;
; 0.268  ; DRAM_Controller:DRAM_Controller1|data_ready_delay[4]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.279  ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0]    ; DRAM_Controller:DRAM_Controller1|data_ready             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.401      ;
; 0.283  ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_data[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.405      ;
; 0.293  ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.415      ;
; 0.296  ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297  ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.299  ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.308  ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.310  ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|data_ready_delay[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.315  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.437      ;
; 0.316  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.438      ;
; 0.319  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.441      ;
; 0.319  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.441      ;
; 0.321  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.443      ;
; 0.321  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.443      ;
; 0.321  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.443      ;
; 0.322  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.444      ;
; 0.323  ; DRAM_Controller:DRAM_Controller1|state.s_read_3         ; DRAM_Controller:DRAM_Controller1|state.s_read_4         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.444      ;
; 0.325  ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.447      ;
; 0.325  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.447      ;
; 0.325  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.447      ;
; 0.327  ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; DRAM_Controller:DRAM_Controller1|state.s_read_3         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.330  ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.452      ;
; 0.330  ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.452      ;
; 0.331  ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.452      ;
; 0.340  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.462      ;
; 0.346  ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.467      ;
; 0.346  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_cke                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.468      ;
; 0.358  ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.480      ;
; 0.360  ; DRAM_Controller:DRAM_Controller1|data_ready_delay[2]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.482      ;
; 0.362  ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.482      ;
; 0.362  ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.484      ;
; 0.367  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|got_transaction        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.489      ;
; 0.371  ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.492      ;
; 0.375  ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.496      ;
; 0.382  ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.503      ;
; 0.407  ; DRAM_Controller:DRAM_Controller1|captured_data_last[3]  ; DRAM_Controller:DRAM_Controller1|data_out[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.531      ;
; 0.415  ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.538      ;
; 0.430  ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.551      ;
; 0.432  ; DRAM_Controller:DRAM_Controller1|state.s_read_4         ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.552      ;
; 0.443  ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.565      ;
; 0.443  ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.445  ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.446  ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.456  ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.578      ;
; 0.457  ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458  ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.460  ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460  ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.463  ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.481  ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.602      ;
; 0.481  ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.602      ;
; 0.487  ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.609      ;
; 0.491  ; DRAM_Controller:DRAM_Controller1|captured_data_last[0]  ; DRAM_Controller:DRAM_Controller1|data_out[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.613      ;
; 0.494  ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.613      ;
; 0.504  ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.624      ;
; 0.506  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506  ; DRAM_Controller:DRAM_Controller1|save_byte_en[0]        ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 0.448      ;
; 0.509  ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.630      ;
; 0.512  ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.633      ;
; 0.512  ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.633      ;
; 0.512  ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.633      ;
; 0.512  ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.633      ;
; 0.516  ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.521  ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.523  ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.524  ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.647      ;
; 0.524  ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.526  ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.529  ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.540  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.661      ;
; 0.541  ; DRAM_Controller:DRAM_Controller1|save_d_in[2]           ; DRAM_Controller:DRAM_Controller1|iob_data[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 0.483      ;
; 0.554  ; DRAM_Controller:DRAM_Controller1|iob_data[2]            ; DRAM_Controller:DRAM_Controller1|iob_data[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.676      ;
; 0.556  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.677      ;
; 0.561  ; DRAM_Controller:DRAM_Controller1|save_wr                ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 0.503      ;
; 0.562  ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.684      ;
; 0.568  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.687      ;
; 0.571  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.693      ;
; 0.572  ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.693      ;
; 0.573  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.694      ;
; 0.574  ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.695      ;
; 0.574  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.692      ;
; 0.578  ; DRAM_Controller:DRAM_Controller1|save_wr                ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 0.520      ;
; 0.578  ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.699      ;
; 0.581  ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.704      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                 ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                      ; -6.497   ; -4.108  ; N/A      ; N/A     ; 3.464               ;
;  CLK                                                  ; -3.899   ; -4.108  ; N/A      ; N/A     ; 9.825               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -6.497   ; -2.651  ; N/A      ; N/A     ; 3.464               ;
; Design-wide TNS                                       ; -393.568 ; -12.74  ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                                  ; -67.465  ; -10.089 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -327.186 ; -2.651  ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDRAM_CKE     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WE_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A0      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A2      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A3      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A4      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A5      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A6      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A7      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A8      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A9      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A10     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A11     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A12     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQML    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQMH    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_DP         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_G          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_C          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_D          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ2     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ3     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ4     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ5     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ6     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ7     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ8     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ9     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ10    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ11    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ12    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ13    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ14    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ15    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDRAM_DQ0               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ1               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ2               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ3               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ4               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ5               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ6               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ7               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ8               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ9               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ10              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ11              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ12              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ13              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ14              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ15              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                  ; CLK                                                  ; 41       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK                                                  ; 58       ; 1        ; 0        ; 0        ;
; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 87       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 699      ; 5        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                  ; CLK                                                  ; 41       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK                                                  ; 58       ; 1        ; 0        ; 0        ;
; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 87       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 699      ; 5        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; CLK                                                  ; CLK                                                  ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SDRAM_DQ0  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ1  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ2  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ3  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DS_C        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_D        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_DP       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_G        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A5    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A10   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CKE   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ4   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ5   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ6   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ7   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ8   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ9   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ10  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ11  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ12  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ13  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ14  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ15  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMH  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SDRAM_DQ0  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ1  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ2  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ3  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DS_C        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_D        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_DP       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_G        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A5    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A10   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CKE   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ4   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ5   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ6   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ7   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ8   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ9   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ10  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ11  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ12  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ13  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ14  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ15  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMH  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Nov 06 01:57:55 2016
Info: Command: quartus_sta FISC -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name CLK CLK
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 24 -multiply_by 65 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.497
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.497            -327.186 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.885             -66.382 CLK 
Info (332146): Worst-case hold slack is -4.108
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.108             -10.089 CLK 
    Info (332119):    -2.651              -2.651 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.515
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.515               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.177               0.000 CLK 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.089
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.089            -296.810 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.899             -67.465 CLK 
Info (332146): Worst-case hold slack is -3.656
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.656              -8.696 CLK 
    Info (332119):    -2.417              -2.417 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.464
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.464               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.192               0.000 CLK 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.894
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.894            -143.171 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.735             -26.272 CLK 
Info (332146): Worst-case hold slack is -1.993
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.993              -5.543 CLK 
    Info (332119):    -1.188              -1.188 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.592
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.592               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.825               0.000 CLK 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 783 megabytes
    Info: Processing ended: Sun Nov 06 01:57:59 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


