0.6
2018.3
Dec  7 2018
00:33:28
C:/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_beh.sv,1687027727,systemVerilog,,,,Taylor_mod_beh,,,,,,,,
C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim/glbl.v,1687099694,verilog,,,,glbl,,,,,,,,
C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb.sv,1687101381,systemVerilog,,,,Taylor_mod_rtl_tb,,,,,,,,
C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv,1687100584,systemVerilog,,C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb.sv,,Taylor_mod_rtl,,,,,,,,
