Clock interconnect
##################


Bitstream — bottom tile
=======================

.. raw:: html
   :file: ../gen-xilinx-tile-xc6s-REG_B.html

Bitstream — top tile
====================

.. raw:: html
   :file: ../gen-xilinx-tile-xc6s-REG_T.html
