<?xml version="1.0" encoding="UTF-8"?>
<Module name="brus16_top" Register="27" Alu="4" Lut="47" T_Register="3892(27)" T_Alu="109(4)" T_Lut="4333(47)" T_Bsram="8(0)" T_Ssram="16(0)">
 <SubModule name="vga_controller" Register="23" Alu="9" Lut="31" T_Register="23(23)" T_Alu="9(9)" T_Lut="31(31)"/>
 <SubModule name="brus16_controller" Register="1" Lut="1" T_Register="1(1)" T_Lut="1(1)"/>
 <SubModule name="cpu" Register="5" Lut="75" T_Register="5(5)" T_Alu="15(0)" T_Lut="93(75)" T_Ssram="16(0)">
  <SubModule name="stack" Lut="2" Ssram="16" T_Lut="2(2)" T_Ssram="16(16)"/>
  <SubModule name="alu" Alu="15" Lut="16" T_Alu="15(15)" T_Lut="16(16)"/>
 </SubModule>
 <SubModule name="rect_copy_controller" Register="65" Alu="44" Lut="50" T_Register="65(65)" T_Alu="44(44)" T_Lut="50(50)"/>
 <SubModule name="memory" Bsram="8" T_Bsram="8(8)"/>
 <SubModule name="gpu" Register="146" Lut="3566" T_Register="3771(146)" T_Alu="37(0)" T_Lut="4111(3566)">
  <SubModule name="gpu_receiver_fsm" Register="41" Alu="37" Lut="82" T_Register="41(41)" T_Alu="37(37)" T_Lut="82(82)"/>
  <SubModule name="mem0" Register="640" Lut="143" T_Register="640(640)" T_Lut="143(143)"/>
  <SubModule name="mem1" Register="640" Lut="64" T_Register="640(640)" T_Lut="64(64)"/>
  <SubModule name="mem2" Register="640" Lut="64" T_Register="640(640)" T_Lut="64(64)"/>
  <SubModule name="mem3" Register="640" Lut="64" T_Register="640(640)" T_Lut="64(64)"/>
  <SubModule name="mem4" Register="1024" Lut="64" T_Register="1024(1024)" T_Lut="64(64)"/>
  <SubModule name="[0].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[1].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[2].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[3].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[4].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[5].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[6].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[7].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[8].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[9].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[10].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[11].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[12].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[13].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[14].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[15].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[16].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[17].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[18].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[19].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[20].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[21].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[22].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[23].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[24].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[25].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[26].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[27].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[28].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[29].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[30].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[31].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[32].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[33].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[34].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[35].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[36].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[37].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[38].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[39].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[40].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[41].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[42].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[43].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[44].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[45].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[46].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[47].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[48].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[49].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[50].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[51].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[52].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[53].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[54].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[55].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[56].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[57].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[58].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[59].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[60].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[61].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[62].comp" Lut="1" T_Lut="1(1)"/>
  <SubModule name="[63].comp" Lut="1" T_Lut="1(1)"/>
 </SubModule>
</Module>
