/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_memc_l2_1_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 6/14/12 1:33p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jun 13 16:43:50 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7429/rdb/b0/bchp_memc_l2_1_0.h $
 * 
 * Hydra_Software_Devel/1   6/14/12 1:33p pntruong
 * SW7429-185: Initial version.
 *
 ***************************************************************************/

#ifndef BCHP_MEMC_L2_1_0_H__
#define BCHP_MEMC_L2_1_0_H__

/***************************************************************************
 *MEMC_L2_1_0 - MEMSYS L2_1 Interrupt Controller Registers 0
 ***************************************************************************/
#define BCHP_MEMC_L2_1_0_R5F_STATUS              0x003b3800 /* R5f interrupt Status Register */
#define BCHP_MEMC_L2_1_0_R5F_SET                 0x003b3804 /* R5f interrupt Set Register */
#define BCHP_MEMC_L2_1_0_R5F_CLEAR               0x003b3808 /* R5f interrupt Clear Register */
#define BCHP_MEMC_L2_1_0_R5F_MASK_STATUS         0x003b380c /* R5f interrupt Mask Status Register */
#define BCHP_MEMC_L2_1_0_R5F_MASK_SET            0x003b3810 /* R5f interrupt Mask Set Register */
#define BCHP_MEMC_L2_1_0_R5F_MASK_CLEAR          0x003b3814 /* R5f interrupt Mask Clear Register */
#define BCHP_MEMC_L2_1_0_PCI_STATUS              0x003b3818 /* PCI interrupt Status Register */
#define BCHP_MEMC_L2_1_0_PCI_SET                 0x003b381c /* PCI interrupt Set Register */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR               0x003b3820 /* PCI interrupt Clear Register */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS         0x003b3824 /* PCI interrupt Mask Status Register */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET            0x003b3828 /* PCI interrupt Mask Set Register */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR          0x003b382c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: R5F_STATUS :: reserved0 [31:04] */
#define BCHP_MEMC_L2_1_0_R5F_STATUS_reserved0_MASK                 0xfffffff0
#define BCHP_MEMC_L2_1_0_R5F_STATUS_reserved0_SHIFT                4

/* MEMC_L2_1_0 :: R5F_STATUS :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_1_0_R5F_STATUS_PAGE_BREAK_INTR_PFRI_4_MASK    0x00000008
#define BCHP_MEMC_L2_1_0_R5F_STATUS_PAGE_BREAK_INTR_PFRI_4_SHIFT   3
#define BCHP_MEMC_L2_1_0_R5F_STATUS_PAGE_BREAK_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: R5F_STATUS :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_1_0_R5F_STATUS_MISSING_EOG_INTR_PFRI_4_MASK   0x00000004
#define BCHP_MEMC_L2_1_0_R5F_STATUS_MISSING_EOG_INTR_PFRI_4_SHIFT  2
#define BCHP_MEMC_L2_1_0_R5F_STATUS_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: R5F_STATUS :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_1_0_R5F_STATUS_MISSING_SOG_INTR_PFRI_4_MASK   0x00000002
#define BCHP_MEMC_L2_1_0_R5F_STATUS_MISSING_SOG_INTR_PFRI_4_SHIFT  1
#define BCHP_MEMC_L2_1_0_R5F_STATUS_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: R5F_STATUS :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_1_0_R5F_STATUS_GSIZE_VIOL_INTR_PFRI_4_MASK    0x00000001
#define BCHP_MEMC_L2_1_0_R5F_STATUS_GSIZE_VIOL_INTR_PFRI_4_SHIFT   0
#define BCHP_MEMC_L2_1_0_R5F_STATUS_GSIZE_VIOL_INTR_PFRI_4_DEFAULT 0x00000000

/***************************************************************************
 *R5F_SET - R5f interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: R5F_SET :: reserved0 [31:04] */
#define BCHP_MEMC_L2_1_0_R5F_SET_reserved0_MASK                    0xfffffff0
#define BCHP_MEMC_L2_1_0_R5F_SET_reserved0_SHIFT                   4

/* MEMC_L2_1_0 :: R5F_SET :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_1_0_R5F_SET_PAGE_BREAK_INTR_PFRI_4_MASK       0x00000008
#define BCHP_MEMC_L2_1_0_R5F_SET_PAGE_BREAK_INTR_PFRI_4_SHIFT      3
#define BCHP_MEMC_L2_1_0_R5F_SET_PAGE_BREAK_INTR_PFRI_4_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: R5F_SET :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_1_0_R5F_SET_MISSING_EOG_INTR_PFRI_4_MASK      0x00000004
#define BCHP_MEMC_L2_1_0_R5F_SET_MISSING_EOG_INTR_PFRI_4_SHIFT     2
#define BCHP_MEMC_L2_1_0_R5F_SET_MISSING_EOG_INTR_PFRI_4_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: R5F_SET :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_1_0_R5F_SET_MISSING_SOG_INTR_PFRI_4_MASK      0x00000002
#define BCHP_MEMC_L2_1_0_R5F_SET_MISSING_SOG_INTR_PFRI_4_SHIFT     1
#define BCHP_MEMC_L2_1_0_R5F_SET_MISSING_SOG_INTR_PFRI_4_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: R5F_SET :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_1_0_R5F_SET_GSIZE_VIOL_INTR_PFRI_4_MASK       0x00000001
#define BCHP_MEMC_L2_1_0_R5F_SET_GSIZE_VIOL_INTR_PFRI_4_SHIFT      0
#define BCHP_MEMC_L2_1_0_R5F_SET_GSIZE_VIOL_INTR_PFRI_4_DEFAULT    0x00000000

/***************************************************************************
 *R5F_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: R5F_CLEAR :: reserved0 [31:04] */
#define BCHP_MEMC_L2_1_0_R5F_CLEAR_reserved0_MASK                  0xfffffff0
#define BCHP_MEMC_L2_1_0_R5F_CLEAR_reserved0_SHIFT                 4

/* MEMC_L2_1_0 :: R5F_CLEAR :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_1_0_R5F_CLEAR_PAGE_BREAK_INTR_PFRI_4_MASK     0x00000008
#define BCHP_MEMC_L2_1_0_R5F_CLEAR_PAGE_BREAK_INTR_PFRI_4_SHIFT    3
#define BCHP_MEMC_L2_1_0_R5F_CLEAR_PAGE_BREAK_INTR_PFRI_4_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: R5F_CLEAR :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_1_0_R5F_CLEAR_MISSING_EOG_INTR_PFRI_4_MASK    0x00000004
#define BCHP_MEMC_L2_1_0_R5F_CLEAR_MISSING_EOG_INTR_PFRI_4_SHIFT   2
#define BCHP_MEMC_L2_1_0_R5F_CLEAR_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: R5F_CLEAR :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_1_0_R5F_CLEAR_MISSING_SOG_INTR_PFRI_4_MASK    0x00000002
#define BCHP_MEMC_L2_1_0_R5F_CLEAR_MISSING_SOG_INTR_PFRI_4_SHIFT   1
#define BCHP_MEMC_L2_1_0_R5F_CLEAR_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: R5F_CLEAR :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_1_0_R5F_CLEAR_GSIZE_VIOL_INTR_PFRI_4_MASK     0x00000001
#define BCHP_MEMC_L2_1_0_R5F_CLEAR_GSIZE_VIOL_INTR_PFRI_4_SHIFT    0
#define BCHP_MEMC_L2_1_0_R5F_CLEAR_GSIZE_VIOL_INTR_PFRI_4_DEFAULT  0x00000000

/***************************************************************************
 *R5F_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: R5F_MASK_STATUS :: reserved0 [31:04] */
#define BCHP_MEMC_L2_1_0_R5F_MASK_STATUS_reserved0_MASK            0xfffffff0
#define BCHP_MEMC_L2_1_0_R5F_MASK_STATUS_reserved0_SHIFT           4

/* MEMC_L2_1_0 :: R5F_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_1_0_R5F_MASK_STATUS_PAGE_BREAK_INTR_PFRI_4_MASK 0x00000008
#define BCHP_MEMC_L2_1_0_R5F_MASK_STATUS_PAGE_BREAK_INTR_PFRI_4_SHIFT 3
#define BCHP_MEMC_L2_1_0_R5F_MASK_STATUS_PAGE_BREAK_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: R5F_MASK_STATUS :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_1_0_R5F_MASK_STATUS_MISSING_EOG_INTR_PFRI_4_MASK 0x00000004
#define BCHP_MEMC_L2_1_0_R5F_MASK_STATUS_MISSING_EOG_INTR_PFRI_4_SHIFT 2
#define BCHP_MEMC_L2_1_0_R5F_MASK_STATUS_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: R5F_MASK_STATUS :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_1_0_R5F_MASK_STATUS_MISSING_SOG_INTR_PFRI_4_MASK 0x00000002
#define BCHP_MEMC_L2_1_0_R5F_MASK_STATUS_MISSING_SOG_INTR_PFRI_4_SHIFT 1
#define BCHP_MEMC_L2_1_0_R5F_MASK_STATUS_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: R5F_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_1_0_R5F_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_4_MASK 0x00000001
#define BCHP_MEMC_L2_1_0_R5F_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_4_SHIFT 0
#define BCHP_MEMC_L2_1_0_R5F_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/***************************************************************************
 *R5F_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: R5F_MASK_SET :: reserved0 [31:04] */
#define BCHP_MEMC_L2_1_0_R5F_MASK_SET_reserved0_MASK               0xfffffff0
#define BCHP_MEMC_L2_1_0_R5F_MASK_SET_reserved0_SHIFT              4

/* MEMC_L2_1_0 :: R5F_MASK_SET :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_1_0_R5F_MASK_SET_PAGE_BREAK_INTR_PFRI_4_MASK  0x00000008
#define BCHP_MEMC_L2_1_0_R5F_MASK_SET_PAGE_BREAK_INTR_PFRI_4_SHIFT 3
#define BCHP_MEMC_L2_1_0_R5F_MASK_SET_PAGE_BREAK_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: R5F_MASK_SET :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_1_0_R5F_MASK_SET_MISSING_EOG_INTR_PFRI_4_MASK 0x00000004
#define BCHP_MEMC_L2_1_0_R5F_MASK_SET_MISSING_EOG_INTR_PFRI_4_SHIFT 2
#define BCHP_MEMC_L2_1_0_R5F_MASK_SET_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: R5F_MASK_SET :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_1_0_R5F_MASK_SET_MISSING_SOG_INTR_PFRI_4_MASK 0x00000002
#define BCHP_MEMC_L2_1_0_R5F_MASK_SET_MISSING_SOG_INTR_PFRI_4_SHIFT 1
#define BCHP_MEMC_L2_1_0_R5F_MASK_SET_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: R5F_MASK_SET :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_1_0_R5F_MASK_SET_GSIZE_VIOL_INTR_PFRI_4_MASK  0x00000001
#define BCHP_MEMC_L2_1_0_R5F_MASK_SET_GSIZE_VIOL_INTR_PFRI_4_SHIFT 0
#define BCHP_MEMC_L2_1_0_R5F_MASK_SET_GSIZE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/***************************************************************************
 *R5F_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: R5F_MASK_CLEAR :: reserved0 [31:04] */
#define BCHP_MEMC_L2_1_0_R5F_MASK_CLEAR_reserved0_MASK             0xfffffff0
#define BCHP_MEMC_L2_1_0_R5F_MASK_CLEAR_reserved0_SHIFT            4

/* MEMC_L2_1_0 :: R5F_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_1_0_R5F_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_4_MASK 0x00000008
#define BCHP_MEMC_L2_1_0_R5F_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_4_SHIFT 3
#define BCHP_MEMC_L2_1_0_R5F_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: R5F_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_1_0_R5F_MASK_CLEAR_MISSING_EOG_INTR_PFRI_4_MASK 0x00000004
#define BCHP_MEMC_L2_1_0_R5F_MASK_CLEAR_MISSING_EOG_INTR_PFRI_4_SHIFT 2
#define BCHP_MEMC_L2_1_0_R5F_MASK_CLEAR_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: R5F_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_1_0_R5F_MASK_CLEAR_MISSING_SOG_INTR_PFRI_4_MASK 0x00000002
#define BCHP_MEMC_L2_1_0_R5F_MASK_CLEAR_MISSING_SOG_INTR_PFRI_4_SHIFT 1
#define BCHP_MEMC_L2_1_0_R5F_MASK_CLEAR_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: R5F_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_1_0_R5F_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_4_MASK 0x00000001
#define BCHP_MEMC_L2_1_0_R5F_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_4_SHIFT 0
#define BCHP_MEMC_L2_1_0_R5F_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: PCI_STATUS :: reserved0 [31:04] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_reserved0_MASK                 0xfffffff0
#define BCHP_MEMC_L2_1_0_PCI_STATUS_reserved0_SHIFT                4

/* MEMC_L2_1_0 :: PCI_STATUS :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_4_MASK    0x00000008
#define BCHP_MEMC_L2_1_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_4_SHIFT   3
#define BCHP_MEMC_L2_1_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_4_MASK   0x00000004
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_4_SHIFT  2
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_4_MASK   0x00000002
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_4_SHIFT  1
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_4_MASK    0x00000001
#define BCHP_MEMC_L2_1_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_4_SHIFT   0
#define BCHP_MEMC_L2_1_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_4_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: PCI_SET :: reserved0 [31:04] */
#define BCHP_MEMC_L2_1_0_PCI_SET_reserved0_MASK                    0xfffffff0
#define BCHP_MEMC_L2_1_0_PCI_SET_reserved0_SHIFT                   4

/* MEMC_L2_1_0 :: PCI_SET :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_1_0_PCI_SET_PAGE_BREAK_INTR_PFRI_4_MASK       0x00000008
#define BCHP_MEMC_L2_1_0_PCI_SET_PAGE_BREAK_INTR_PFRI_4_SHIFT      3
#define BCHP_MEMC_L2_1_0_PCI_SET_PAGE_BREAK_INTR_PFRI_4_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_EOG_INTR_PFRI_4_MASK      0x00000004
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_EOG_INTR_PFRI_4_SHIFT     2
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_EOG_INTR_PFRI_4_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_SOG_INTR_PFRI_4_MASK      0x00000002
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_SOG_INTR_PFRI_4_SHIFT     1
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_SOG_INTR_PFRI_4_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_1_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_4_MASK       0x00000001
#define BCHP_MEMC_L2_1_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_4_SHIFT      0
#define BCHP_MEMC_L2_1_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_4_DEFAULT    0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: PCI_CLEAR :: reserved0 [31:04] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_reserved0_MASK                  0xfffffff0
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_reserved0_SHIFT                 4

/* MEMC_L2_1_0 :: PCI_CLEAR :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_4_MASK     0x00000008
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_4_SHIFT    3
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_4_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_4_MASK    0x00000004
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_4_SHIFT   2
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_4_MASK    0x00000002
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_4_SHIFT   1
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_4_MASK     0x00000001
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_4_SHIFT    0
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_4_DEFAULT  0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: reserved0 [31:04] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_reserved0_MASK            0xfffffff0
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_reserved0_SHIFT           4

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_4_MASK 0x00000008
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_4_SHIFT 3
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_4_MASK 0x00000004
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_4_SHIFT 2
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_4_MASK 0x00000002
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_4_SHIFT 1
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_4_MASK 0x00000001
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_4_SHIFT 0
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: PCI_MASK_SET :: reserved0 [31:04] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_reserved0_MASK               0xfffffff0
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_reserved0_SHIFT              4

/* MEMC_L2_1_0 :: PCI_MASK_SET :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_4_MASK  0x00000008
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_4_SHIFT 3
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_4_MASK 0x00000004
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_4_SHIFT 2
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_4_MASK 0x00000002
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_4_SHIFT 1
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_4_MASK  0x00000001
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_4_SHIFT 0
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: reserved0 [31:04] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_reserved0_MASK             0xfffffff0
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_reserved0_SHIFT            4

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_4_MASK 0x00000008
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_4_SHIFT 3
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_4_MASK 0x00000004
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_4_SHIFT 2
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_4_MASK 0x00000002
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_4_SHIFT 1
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_4_MASK 0x00000001
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_4_SHIFT 0
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

#endif /* #ifndef BCHP_MEMC_L2_1_0_H__ */

/* End of File */
