abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/alu4.blif
abc command print_stats
[1;37malu4                          :[0m i/o =   14/    8  lat =    0  nd =  1114  edge =   2789  area =2798.00  delay =12.70  lev = 11
--------------- round 1 ---------------
seed = 2531465778
maxLevel = 4
n688 is replaced by n305 with estimated error 0
error = 0
area = 2793
delay = 12.7
#gates = 1114
output circuit appNtk/alu4_1_0_2793_12.7.blif
time = 40636756 us
--------------- round 2 ---------------
seed = 2531465778
maxLevel = 4
n900 is replaced by n1129 with estimated error 0
error = 0
area = 2789
delay = 12.7
#gates = 1112
output circuit appNtk/alu4_2_0_2789_12.7.blif
time = 80503276 us
--------------- round 3 ---------------
seed = 2531465778
maxLevel = 4
n409 is replaced by n770 with estimated error 0
error = 0
area = 2786
delay = 12.7
#gates = 1111
output circuit appNtk/alu4_3_0_2786_12.7.blif
time = 119260010 us
--------------- round 4 ---------------
seed = 2531465778
maxLevel = 4
n1106 is replaced by n1059 with estimated error 0
error = 0
area = 2783
delay = 12.7
#gates = 1110
output circuit appNtk/alu4_4_0_2783_12.7.blif
time = 158162197 us
--------------- round 5 ---------------
seed = 2531465778
maxLevel = 4
n1115 is replaced by n441 with estimated error 0
error = 0
area = 2780
delay = 12.7
#gates = 1109
output circuit appNtk/alu4_5_0_2780_12.7.blif
time = 196649740 us
--------------- round 6 ---------------
seed = 2531465778
maxLevel = 4
n569 is replaced by one with estimated error 0
error = 0
area = 2777
delay = 12.7
#gates = 1108
output circuit appNtk/alu4_6_0_2777_12.7.blif
time = 234216004 us
--------------- round 7 ---------------
seed = 2531465778
maxLevel = 4
n108 is replaced by n39 with estimated error 0
error = 0
area = 2775
delay = 12.7
#gates = 1107
output circuit appNtk/alu4_7_0_2775_12.7.blif
time = 270307237 us
--------------- round 8 ---------------
seed = 2531465778
maxLevel = 4
n325 is replaced by n286 with estimated error 0
error = 0
area = 2773
delay = 12.7
#gates = 1106
output circuit appNtk/alu4_8_0_2773_12.7.blif
time = 305028045 us
--------------- round 9 ---------------
seed = 2531465778
maxLevel = 4
n967 is replaced by n345 with estimated error 0
error = 0
area = 2771
delay = 12.7
#gates = 1105
output circuit appNtk/alu4_9_0_2771_12.7.blif
time = 338168929 us
--------------- round 10 ---------------
seed = 2531465778
maxLevel = 4
n659 is replaced by n611 with estimated error 0
error = 0
area = 2769
delay = 12.7
#gates = 1104
output circuit appNtk/alu4_10_0_2769_12.7.blif
time = 371219615 us
--------------- round 11 ---------------
seed = 2531465778
maxLevel = 4
n588 is replaced by n327 with estimated error 0
error = 0
area = 2767
delay = 12.7
#gates = 1103
output circuit appNtk/alu4_11_0_2767_12.7.blif
time = 394889448 us
--------------- round 12 ---------------
seed = 2531465778
maxLevel = 4
n292 is replaced by n574 with estimated error 0
error = 0
area = 2765
delay = 12.7
#gates = 1102
output circuit appNtk/alu4_12_0_2765_12.7.blif
time = 412630360 us
--------------- round 13 ---------------
seed = 2531465778
maxLevel = 4
n799 is replaced by n797 with estimated error 0
error = 0
area = 2764
delay = 12.7
#gates = 1101
output circuit appNtk/alu4_13_0_2764_12.7.blif
time = 425911524 us
--------------- round 14 ---------------
seed = 2531465778
maxLevel = 4
n334 is replaced by n408 with estimated error 0
error = 0
area = 2763
delay = 12.7
#gates = 1100
output circuit appNtk/alu4_14_0_2763_12.7.blif
time = 443666982 us
--------------- round 15 ---------------
seed = 2531465778
maxLevel = 4
n1127 is replaced by one with estimated error 2e-05
error = 2e-05
area = 2758
delay = 12.7
#gates = 1098
output circuit appNtk/alu4_15_2e-05_2758_12.7.blif
time = 458745721 us
--------------- round 16 ---------------
seed = 2531465778
maxLevel = 4
n560 is replaced by n134 with estimated error 4e-05
error = 4e-05
area = 2754
delay = 12.7
#gates = 1097
output circuit appNtk/alu4_16_4e-05_2754_12.7.blif
time = 475808934 us
--------------- round 17 ---------------
seed = 2531465778
maxLevel = 4
n317 is replaced by n1076 with estimated error 0.00013
error = 0.00013
area = 2745
delay = 12.7
#gates = 1094
output circuit appNtk/alu4_17_0.00013_2745_12.7.blif
time = 491372331 us
--------------- round 18 ---------------
seed = 2531465778
maxLevel = 4
n858 is replaced by one with estimated error 0.0002
error = 0.0002
area = 2738
delay = 12.7
#gates = 1091
output circuit appNtk/alu4_18_0.0002_2738_12.7.blif
time = 505035067 us
--------------- round 19 ---------------
seed = 2531465778
maxLevel = 4
n559 is replaced by one with estimated error 0.00024
error = 0.00024
area = 2734
delay = 12.7
#gates = 1090
output circuit appNtk/alu4_19_0.00024_2734_12.7.blif
time = 520516846 us
--------------- round 20 ---------------
seed = 2531465778
maxLevel = 4
n629 is replaced by one with estimated error 0.00027
error = 0.00027
area = 2731
delay = 12.7
#gates = 1089
output circuit appNtk/alu4_20_0.00027_2731_12.7.blif
time = 541051974 us
--------------- round 21 ---------------
seed = 2531465778
maxLevel = 4
n496 is replaced by one with estimated error 0.0003
error = 0.0003
area = 2728
delay = 12.7
#gates = 1088
output circuit appNtk/alu4_21_0.0003_2728_12.7.blif
time = 558029361 us
--------------- round 22 ---------------
seed = 2531465778
maxLevel = 4
n940 is replaced by zero with estimated error 0.00032
error = 0.00032
area = 2724
delay = 12.7
#gates = 1087
output circuit appNtk/alu4_22_0.00032_2724_12.7.blif
time = 571124513 us
--------------- round 23 ---------------
seed = 2531465778
maxLevel = 4
n507 is replaced by one with estimated error 0.00049
error = 0.00049
area = 2709
delay = 12.7
#gates = 1081
output circuit appNtk/alu4_23_0.00049_2709_12.7.blif
time = 586317714 us
--------------- round 24 ---------------
seed = 2531465778
maxLevel = 4
n928 is replaced by one with estimated error 0.00049
error = 0.00049
area = 2705
delay = 12.7
#gates = 1080
output circuit appNtk/alu4_24_0.00049_2705_12.7.blif
time = 602363294 us
--------------- round 25 ---------------
seed = 2531465778
maxLevel = 4
n515 is replaced by one with estimated error 0.00067
error = 0.00067
area = 2690
delay = 12.7
#gates = 1075
output circuit appNtk/alu4_25_0.00067_2690_12.7.blif
time = 622255719 us
--------------- round 26 ---------------
seed = 2531465778
maxLevel = 4
n469 is replaced by one with estimated error 0.00077
error = 0.00077
area = 2682
delay = 12.7
#gates = 1072
output circuit appNtk/alu4_26_0.00077_2682_12.7.blif
time = 640045714 us
--------------- round 27 ---------------
seed = 2531465778
maxLevel = 4
n950 is replaced by one with estimated error 0.00077
error = 0.00077
area = 2680
delay = 12.7
#gates = 1071
output circuit appNtk/alu4_27_0.00077_2680_12.7.blif
time = 654593997 us
--------------- round 28 ---------------
seed = 2531465778
maxLevel = 4
n198 is replaced by n259 with estimated error 0.0008
error = 0.0008
area = 2677
delay = 12.7
#gates = 1069
output circuit appNtk/alu4_28_0.0008_2677_12.7.blif
time = 667559985 us
--------------- round 29 ---------------
seed = 2531465778
maxLevel = 4
n640 is replaced by n1042 with estimated error 0.00088
error = 0.00088
area = 2671
delay = 12.7
#gates = 1067
output circuit appNtk/alu4_29_0.00088_2671_12.7.blif
time = 680157235 us
--------------- round 30 ---------------
seed = 2531465778
maxLevel = 4
n497 is replaced by one with estimated error 0.00092
error = 0.00092
area = 2668
delay = 12.7
#gates = 1066
output circuit appNtk/alu4_30_0.00092_2668_12.7.blif
time = 696706317 us
--------------- round 31 ---------------
seed = 2531465778
maxLevel = 4
n896 is replaced by zero with estimated error 0.00096
error = 0.00096
area = 2665
delay = 12.7
#gates = 1065
output circuit appNtk/alu4_31_0.00096_2665_12.7.blif
time = 708616199 us
--------------- round 32 ---------------
seed = 2531465778
maxLevel = 4
n476 is replaced by one with estimated error 0.00119
error = 0.00119
area = 2648
delay = 12.7
#gates = 1060
output circuit appNtk/alu4_32_0.00119_2648_12.7.blif
time = 720748590 us
--------------- round 33 ---------------
seed = 2531465778
maxLevel = 4
n404 is replaced by n1077 with estimated error 0.00128
error = 0.00128
area = 2639
delay = 12.7
#gates = 1057
output circuit appNtk/alu4_33_0.00128_2639_12.7.blif
time = 732660649 us
--------------- round 34 ---------------
seed = 2531465778
maxLevel = 4
n318 is replaced by one with estimated error 0.00128
error = 0.00128
area = 2637
delay = 12.7
#gates = 1056
output circuit appNtk/alu4_34_0.00128_2637_12.7.blif
time = 744396442 us
--------------- round 35 ---------------
seed = 2531465778
maxLevel = 4
n489 is replaced by one with estimated error 0.00144
error = 0.00144
area = 2622
delay = 12.7
#gates = 1051
output circuit appNtk/alu4_35_0.00144_2622_12.7.blif
time = 756104026 us
--------------- round 36 ---------------
seed = 2531465778
maxLevel = 4
n285 is replaced by zero with estimated error 0.00152
error = 0.00152
area = 2616
delay = 12.7
#gates = 1049
output circuit appNtk/alu4_36_0.00152_2616_12.7.blif
time = 767763190 us
--------------- round 37 ---------------
seed = 2531465778
maxLevel = 4
n941 is replaced by one with estimated error 0.00164
error = 0.00164
area = 2608
delay = 12.7
#gates = 1046
output circuit appNtk/alu4_37_0.00164_2608_12.7.blif
time = 779412233 us
--------------- round 38 ---------------
seed = 2531465778
maxLevel = 4
n543 is replaced by one with estimated error 0.00173
error = 0.00173
area = 2602
delay = 12.7
#gates = 1044
output circuit appNtk/alu4_38_0.00173_2602_12.7.blif
time = 790826869 us
--------------- round 39 ---------------
seed = 2531465778
maxLevel = 4
n1084 is replaced by one with estimated error 0.00173
error = 0.00173
area = 2600
delay = 12.7
#gates = 1043
output circuit appNtk/alu4_39_0.00173_2600_12.7.blif
time = 802480802 us
--------------- round 40 ---------------
seed = 2531465778
maxLevel = 4
n834 is replaced by one with estimated error 0.00176
error = 0.00176
area = 2598
delay = 12.7
#gates = 1042
output circuit appNtk/alu4_40_0.00176_2598_12.7.blif
time = 814093347 us
--------------- round 41 ---------------
seed = 2531465778
maxLevel = 4
n343 is replaced by one with estimated error 0.00179
error = 0.00179
area = 2596
delay = 12.7
#gates = 1041
output circuit appNtk/alu4_41_0.00179_2596_12.7.blif
time = 825498992 us
--------------- round 42 ---------------
seed = 2531465778
maxLevel = 4
n562 is replaced by one with estimated error 0.00187
error = 0.00187
area = 2591
delay = 12.7
#gates = 1039
output circuit appNtk/alu4_42_0.00187_2591_12.7.blif
time = 836913516 us
--------------- round 43 ---------------
seed = 2531465778
maxLevel = 4
n379 is replaced by one with estimated error 0.00197
error = 0.00197
area = 2585
delay = 12.7
#gates = 1036
output circuit appNtk/alu4_43_0.00197_2585_12.7.blif
time = 848378567 us
--------------- round 44 ---------------
seed = 2531465778
maxLevel = 4
n633 is replaced by one with estimated error 0.00202
error = 0.00202
area = 2582
delay = 12.7
#gates = 1035
output circuit appNtk/alu4_44_0.00202_2582_12.7.blif
time = 859565004 us
--------------- round 45 ---------------
seed = 2531465778
maxLevel = 4
n230 is replaced by one with estimated error 0.00207
error = 0.00207
area = 2579
delay = 12.7
#gates = 1034
output circuit appNtk/alu4_45_0.00207_2579_12.7.blif
time = 870981793 us
--------------- round 46 ---------------
seed = 2531465778
maxLevel = 4
n995 is replaced by one with estimated error 0.00212
error = 0.00212
area = 2576
delay = 12.7
#gates = 1033
output circuit appNtk/alu4_46_0.00212_2576_12.7.blif
time = 882503985 us
--------------- round 47 ---------------
seed = 2531465778
maxLevel = 4
n568 is replaced by one with estimated error 0.00217
error = 0.00217
area = 2573
delay = 12.7
#gates = 1032
output circuit appNtk/alu4_47_0.00217_2573_12.7.blif
time = 893804530 us
--------------- round 48 ---------------
seed = 2531465778
maxLevel = 4
n933 is replaced by n267 with estimated error 0.00224
error = 0.00224
area = 2569
delay = 12.7
#gates = 1030
output circuit appNtk/alu4_48_0.00224_2569_12.7.blif
time = 905118464 us
--------------- round 49 ---------------
seed = 2531465778
maxLevel = 4
n843 is replaced by one with estimated error 0.00231
error = 0.00231
area = 2565
delay = 12.7
#gates = 1029
output circuit appNtk/alu4_49_0.00231_2565_12.7.blif
time = 916023074 us
--------------- round 50 ---------------
seed = 2531465778
maxLevel = 4
n391 is replaced by n1070 with estimated error 0.00287
error = 0.00287
area = 2537
delay = 12.7
#gates = 1018
output circuit appNtk/alu4_50_0.00287_2537_12.7.blif
time = 926974824 us
--------------- round 51 ---------------
seed = 2531465778
maxLevel = 4
n631 is replaced by one with estimated error 0.00287
error = 0.00287
area = 2534
delay = 12.7
#gates = 1016
output circuit appNtk/alu4_51_0.00287_2534_12.7.blif
time = 937520959 us
--------------- round 52 ---------------
seed = 2531465778
maxLevel = 4
n893 is replaced by zero with estimated error 0.00299
error = 0.00299
area = 2528
delay = 12.7
#gates = 1013
output circuit appNtk/alu4_52_0.00299_2528_12.7.blif
time = 948222073 us
--------------- round 53 ---------------
seed = 2531465778
maxLevel = 4
n887 is replaced by zero with estimated error 0.00299
error = 0.00299
area = 2527
delay = 12.7
#gates = 1012
output circuit appNtk/alu4_53_0.00299_2527_12.7.blif
time = 958894303 us
--------------- round 54 ---------------
seed = 2531465778
maxLevel = 4
n901 is replaced by one with estimated error 0.00311
error = 0.00311
area = 2521
delay = 12.7
#gates = 1010
output circuit appNtk/alu4_54_0.00311_2521_12.7.blif
time = 969382294 us
--------------- round 55 ---------------
seed = 2531465778
maxLevel = 4
n1129 is replaced by zero with estimated error 0.00319
error = 0.00319
area = 2516
delay = 12.7
#gates = 1008
output circuit appNtk/alu4_55_0.00319_2516_12.7.blif
time = 979990696 us
--------------- round 56 ---------------
seed = 2531465778
maxLevel = 4
n1130 is replaced by zero with estimated error 0.00319
error = 0.00319
area = 2514
delay = 12.7
#gates = 1007
output circuit appNtk/alu4_56_0.00319_2514_12.7.blif
time = 990593496 us
--------------- round 57 ---------------
seed = 2531465778
maxLevel = 4
n635 is replaced by one with estimated error 0.00327
error = 0.00327
area = 2510
delay = 12.7
#gates = 1006
output circuit appNtk/alu4_57_0.00327_2510_12.7.blif
time = 1000909454 us
--------------- round 58 ---------------
seed = 2531465778
maxLevel = 4
n993 is replaced by n572 with estimated error 0.00333
error = 0.00333
area = 2507
delay = 12.7
#gates = 1004
output circuit appNtk/alu4_58_0.00333_2507_12.7.blif
time = 1011477794 us
--------------- round 59 ---------------
seed = 2531465778
maxLevel = 4
n1004 is replaced by one with estimated error 0.00333
error = 0.00333
area = 2504
delay = 12.7
#gates = 1003
output circuit appNtk/alu4_59_0.00333_2504_12.7.blif
time = 1022099994 us
--------------- round 60 ---------------
seed = 2531465778
maxLevel = 4
n308 is replaced by n1027 with estimated error 0.00369
error = 0.00369
area = 2486
delay = 12.7
#gates = 996
output circuit appNtk/alu4_60_0.00369_2486_12.7.blif
time = 1032628147 us
--------------- round 61 ---------------
seed = 2531465778
maxLevel = 4
n1018 is replaced by n258 with estimated error 0.00366
error = 0.00366
area = 2484
delay = 12.7
#gates = 995
output circuit appNtk/alu4_61_0.00366_2484_12.7.blif
time = 1042829999 us
--------------- round 62 ---------------
seed = 2531465778
maxLevel = 4
n1113 is replaced by zero with estimated error 0.00366
error = 0.00366
area = 2479
delay = 12.7
#gates = 993
output circuit appNtk/alu4_62_0.00366_2479_12.7.blif
time = 1053258267 us
--------------- round 63 ---------------
seed = 2531465778
maxLevel = 4
n1114 is replaced by one with estimated error 0.00369
error = 0.00369
area = 2476
delay = 12.7
#gates = 992
output circuit appNtk/alu4_63_0.00369_2476_12.7.blif
time = 1063338424 us
--------------- round 64 ---------------
seed = 2531465778
maxLevel = 4
n957 is replaced by one with estimated error 0.00388
error = 0.00388
area = 2466
delay = 12.7
#gates = 988
output circuit appNtk/alu4_64_0.00388_2466_12.7.blif
time = 1073152042 us
--------------- round 65 ---------------
seed = 2531465778
maxLevel = 4
n1026 is replaced by one with estimated error 0.00394
error = 0.00394
area = 2463
delay = 12.7
#gates = 987
output circuit appNtk/alu4_65_0.00394_2463_12.7.blif
time = 1082925603 us
--------------- round 66 ---------------
seed = 2531465778
maxLevel = 4
n844 is replaced by zero with estimated error 0.00411
error = 0.00411
area = 2455
delay = 12.7
#gates = 984
output circuit appNtk/alu4_66_0.00411_2455_12.7.blif
time = 1092642934 us
--------------- round 67 ---------------
seed = 2531465778
maxLevel = 4
n840 is replaced by n789 with estimated error 0.00415
error = 0.00415
area = 2451
delay = 12.7
#gates = 982
output circuit appNtk/alu4_67_0.00415_2451_12.7.blif
time = 1102317191 us
--------------- round 68 ---------------
seed = 2531465778
maxLevel = 4
n465 is replaced by one with estimated error 0.00439
error = 0.00439
area = 2440
delay = 12.7
#gates = 977
output circuit appNtk/alu4_68_0.00439_2440_12.7.blif
time = 1111968379 us
--------------- round 69 ---------------
seed = 2531465778
maxLevel = 4
n1055 is replaced by n770 with estimated error 0.00463
error = 0.00463
area = 2426
delay = 12.7
#gates = 971
output circuit appNtk/alu4_69_0.00463_2426_12.7.blif
time = 1121511795 us
--------------- round 70 ---------------
seed = 2531465778
maxLevel = 4
n931 is replaced by n929 with estimated error 0.0047
error = 0.0047
area = 2420
delay = 12.7
#gates = 968
output circuit appNtk/alu4_70_0.0047_2420_12.7.blif
time = 1130919694 us
--------------- round 71 ---------------
seed = 2531465778
maxLevel = 4
n1070 is replaced by one with estimated error 0.00492
error = 0.00492
area = 2406
delay = 12.7
#gates = 962
output circuit appNtk/alu4_71_0.00492_2406_12.7.blif
time = 1140302786 us
--------------- round 72 ---------------
seed = 2531465778
maxLevel = 4
n1025 is replaced by n602 with estimated error 0.00502
error = 0.00502
area = 2399
delay = 12.7
#gates = 960
output circuit appNtk/alu4_72_0.00502_2399_12.7.blif
time = 1149550725 us
--------------- round 73 ---------------
seed = 2531465778
maxLevel = 4
n449 is replaced by one with estimated error 0.00532
error = 0.00532
area = 2383
delay = 12.7
#gates = 953
output circuit appNtk/alu4_73_0.00532_2383_12.7.blif
time = 1158754285 us
--------------- round 74 ---------------
seed = 2531465778
maxLevel = 4
n1116 is replaced by zero with estimated error 0.00541
error = 0.00541
area = 2378
delay = 12.7
#gates = 951
output circuit appNtk/alu4_74_0.00541_2378_12.7.blif
time = 1167843243 us
--------------- round 75 ---------------
seed = 2531465778
maxLevel = 4
n999 is replaced by n997 with estimated error 0.00574
error = 0.00574
area = 2363
delay = 12.7
#gates = 945
output circuit appNtk/alu4_75_0.00574_2363_12.7.blif
time = 1176907417 us
--------------- round 76 ---------------
seed = 2531465778
maxLevel = 4
n1077 is replaced by one with estimated error 0.00596
error = 0.00596
area = 2353
delay = 12.7
#gates = 941
output circuit appNtk/alu4_76_0.00596_2353_12.7.blif
time = 1185860851 us
--------------- round 77 ---------------
seed = 2531465778
maxLevel = 4
n1086 is replaced by n1104 with estimated error 0.00605
error = 0.00605
area = 2349
delay = 12.7
#gates = 940
output circuit appNtk/alu4_77_0.00605_2349_12.7.blif
time = 1194741171 us
--------------- round 78 ---------------
seed = 2531465778
maxLevel = 4
n958 is replaced by n945 with estimated error 0.0064
error = 0.0064
area = 2334
delay = 12.7
#gates = 935
output circuit appNtk/alu4_78_0.0064_2334_12.7.blif
time = 1203608314 us
--------------- round 79 ---------------
seed = 2531465778
maxLevel = 4
n240 is replaced by zero with estimated error 0.00647
error = 0.00647
area = 2329
delay = 12.7
#gates = 933
output circuit appNtk/alu4_79_0.00647_2329_12.7.blif
time = 1212365820 us
--------------- round 80 ---------------
seed = 2531465778
maxLevel = 4
n871 is replaced by one with estimated error 0.00662
error = 0.00662
area = 2323
delay = 12.7
#gates = 931
output circuit appNtk/alu4_80_0.00662_2323_12.7.blif
time = 1221114307 us
--------------- round 81 ---------------
seed = 2531465778
maxLevel = 4
n986 is replaced by zero with estimated error 0.00667
error = 0.00667
area = 2321
delay = 12.7
#gates = 930
output circuit appNtk/alu4_81_0.00667_2321_12.7.blif
time = 1229887145 us
--------------- round 82 ---------------
seed = 2531465778
maxLevel = 4
n996 is replaced by n508 with estimated error 0.00672
error = 0.00672
area = 2319
delay = 12.7
#gates = 929
output circuit appNtk/alu4_82_0.00672_2319_12.7.blif
time = 1238655220 us
--------------- round 83 ---------------
seed = 2531465778
maxLevel = 4
n419 is replaced by zero with estimated error 0.00677
error = 0.00677
area = 2317
delay = 12.7
#gates = 928
output circuit appNtk/alu4_83_0.00677_2317_12.7.blif
time = 1247394350 us
--------------- round 84 ---------------
seed = 2531465778
maxLevel = 4
n988 is replaced by one with estimated error 0.007
error = 0.007
area = 2308
delay = 12.7
#gates = 925
output circuit appNtk/alu4_84_0.007_2308_12.7.blif
time = 1256113195 us
--------------- round 85 ---------------
seed = 2531465778
maxLevel = 4
n347 is replaced by zero with estimated error 0.00713
error = 0.00713
area = 2303
delay = 12.7
#gates = 923
output circuit appNtk/alu4_85_0.00713_2303_12.7.blif
time = 1264664632 us
--------------- round 86 ---------------
seed = 2531465778
maxLevel = 4
n345 is replaced by n444 with estimated error 0.00713
error = 0.00713
area = 2301
delay = 12.7
#gates = 922
output circuit appNtk/alu4_86_0.00713_2301_12.7.blif
time = 1273185403 us
--------------- round 87 ---------------
seed = 2531465778
maxLevel = 4
n289 is replaced by one with estimated error 0.00721
error = 0.00721
area = 2298
delay = 12.7
#gates = 921
output circuit appNtk/alu4_87_0.00721_2298_12.7.blif
time = 1281686353 us
--------------- round 88 ---------------
seed = 2531465778
maxLevel = 4
n883 is replaced by one with estimated error 0.0073
error = 0.0073
area = 2294
delay = 12.7
#gates = 920
output circuit appNtk/alu4_88_0.0073_2294_12.7.blif
time = 1290151761 us
--------------- round 89 ---------------
seed = 2531465778
maxLevel = 4
n944 is replaced by one with estimated error 0.00738
error = 0.00738
area = 2291
delay = 12.7
#gates = 919
output circuit appNtk/alu4_89_0.00738_2291_12.7.blif
time = 1298624087 us
--------------- round 90 ---------------
seed = 2531465778
maxLevel = 4
n1005 is replaced by zero with estimated error 0.00746
error = 0.00746
area = 2288
delay = 12.7
#gates = 918
output circuit appNtk/alu4_90_0.00746_2288_12.7.blif
time = 1307111237 us
--------------- round 91 ---------------
seed = 2531465778
maxLevel = 4
n1120 is replaced by one with estimated error 0.00773
error = 0.00773
area = 2279
delay = 12.7
#gates = 915
output circuit appNtk/alu4_91_0.00773_2279_12.7.blif
time = 1315558842 us
--------------- round 92 ---------------
seed = 2531465778
maxLevel = 4
n874 is replaced by one with estimated error 0.00785
error = 0.00785
area = 2275
delay = 12.7
#gates = 914
output circuit appNtk/alu4_92_0.00785_2275_12.7.blif
time = 1323959359 us
--------------- round 93 ---------------
seed = 2531465778
maxLevel = 4
n1087 is replaced by one with estimated error 0.00798
error = 0.00798
area = 2271
delay = 12.7
#gates = 912
output circuit appNtk/alu4_93_0.00798_2271_12.7.blif
time = 1332326978 us
--------------- round 94 ---------------
seed = 2531465778
maxLevel = 4
n52 is replaced by n807 with estimated error 0.00798
error = 0.00798
area = 2270
delay = 12.7
#gates = 911
output circuit appNtk/alu4_94_0.00798_2270_12.7.blif
time = 1340653854 us
--------------- round 95 ---------------
seed = 2531465778
maxLevel = 4
n1102 is replaced by n740 with estimated error 0.00804
error = 0.00804
area = 2268
delay = 12.7
#gates = 910
output circuit appNtk/alu4_95_0.00804_2268_12.7.blif
time = 1348879879 us
--------------- round 96 ---------------
seed = 2531465778
maxLevel = 4
n1006 is replaced by one with estimated error 0.0084
error = 0.0084
area = 2257
delay = 12.7
#gates = 905
output circuit appNtk/alu4_96_0.0084_2257_12.7.blif
time = 1357002503 us
--------------- round 97 ---------------
seed = 2531465778
maxLevel = 4
n906 is replaced by one with estimated error 0.00859
error = 0.00859
area = 2249
delay = 12.7
#gates = 902
output circuit appNtk/alu4_97_0.00859_2249_12.7.blif
time = 1365040595 us
--------------- round 98 ---------------
seed = 2531465778
maxLevel = 4
n407 is replaced by zero with estimated error 0.00869
error = 0.00869
area = 2246
delay = 12.7
#gates = 901
output circuit appNtk/alu4_98_0.00869_2246_12.7.blif
time = 1373032012 us
--------------- round 99 ---------------
seed = 2531465778
maxLevel = 4
n450 is replaced by one with estimated error 0.00879
error = 0.00879
area = 2243
delay = 12.7
#gates = 900
output circuit appNtk/alu4_99_0.00879_2243_12.7.blif
time = 1381004258 us
--------------- round 100 ---------------
seed = 2531465778
maxLevel = 4
n434 is replaced by n78 with estimated error 0.00885
error = 0.00885
area = 2240
delay = 12.7
#gates = 899
output circuit appNtk/alu4_100_0.00885_2240_12.7.blif
time = 1388956607 us
--------------- round 101 ---------------
seed = 2531465778
maxLevel = 4
n438 is replaced by one with estimated error 0.00911
error = 0.00911
area = 2229
delay = 12.7
#gates = 895
output circuit appNtk/alu4_101_0.00911_2229_12.7.blif
time = 1396908360 us
--------------- round 102 ---------------
seed = 2531465778
maxLevel = 4
n907 is replaced by zero with estimated error 0.00945
error = 0.00945
area = 2219
delay = 12.7
#gates = 891
output circuit appNtk/alu4_102_0.00945_2219_12.7.blif
time = 1404765240 us
--------------- round 103 ---------------
seed = 2531465778
maxLevel = 4
n1000 is replaced by zero with estimated error 0.00969
error = 0.00969
area = 2212
delay = 12.7
#gates = 889
output circuit appNtk/alu4_103_0.00969_2212_12.7.blif
time = 1412551565 us
--------------- round 104 ---------------
seed = 2531465778
maxLevel = 4
n624 is replaced by one with estimated error 0.01
error = 0.01
area = 2203
delay = 12.7
#gates = 886
output circuit appNtk/alu4_104_0.01_2203_12.7.blif
time = 1420298944 us
--------------- round 105 ---------------
seed = 2531465778
maxLevel = 4
n613 is replaced by n160 with estimated error 0.01003
error = 0.01003
area = 2201
delay = 12.7
#gates = 885
output circuit appNtk/alu4_105_0.01003_2201_12.7.blif
time = 1427970503 us
--------------- round 106 ---------------
seed = 2531465778
maxLevel = 4
n728 is replaced by one with estimated error 0.01024
error = 0.01024
area = 2195
delay = 12.7
#gates = 882
output circuit appNtk/alu4_106_0.01024_2195_12.7.blif
time = 1435634266 us
--------------- round 107 ---------------
seed = 2531465778
maxLevel = 4
n547 is replaced by one with estimated error 0.01031
error = 0.01031
area = 2193
delay = 12.7
#gates = 881
output circuit appNtk/alu4_107_0.01031_2193_12.7.blif
time = 1443244560 us
--------------- round 108 ---------------
seed = 2531465778
maxLevel = 4
n1081 is replaced by one with estimated error 0.01038
error = 0.01038
area = 2191
delay = 12.7
#gates = 880
output circuit appNtk/alu4_108_0.01038_2191_12.7.blif
time = 1450832716 us
--------------- round 109 ---------------
seed = 2531465778
maxLevel = 4
n885 is replaced by one with estimated error 0.01149
error = 0.01149
area = 2160
delay = 12.7
#gates = 870
output circuit appNtk/alu4_109_0.01149_2160_12.7.blif
time = 1458398715 us
--------------- round 110 ---------------
seed = 2531465778
maxLevel = 4
n570 is replaced by zero with estimated error 0.01167
error = 0.01167
area = 2155
delay = 12.7
#gates = 868
output circuit appNtk/alu4_110_0.01167_2155_12.7.blif
time = 1465792529 us
--------------- round 111 ---------------
seed = 2531465778
maxLevel = 4
n552 is replaced by one with estimated error 0.01207
error = 0.01207
area = 2144
delay = 12.7
#gates = 864
output circuit appNtk/alu4_111_0.01207_2144_12.7.blif
time = 1473143492 us
--------------- round 112 ---------------
seed = 2531465778
maxLevel = 4
n610 is replaced by one with estimated error 0.01222
error = 0.01222
area = 2140
delay = 12.7
#gates = 863
output circuit appNtk/alu4_112_0.01222_2140_12.7.blif
time = 1480434032 us
--------------- round 113 ---------------
seed = 2531465778
maxLevel = 4
n662 is replaced by n40 with estimated error 0.01225
error = 0.01225
area = 2138
delay = 12.7
#gates = 862
output circuit appNtk/alu4_113_0.01225_2138_12.7.blif
time = 1487706476 us
--------------- round 114 ---------------
seed = 2531465778
maxLevel = 4
n1013 is replaced by one with estimated error 0.01259
error = 0.01259
area = 2129
delay = 12.7
#gates = 858
output circuit appNtk/alu4_114_0.01259_2129_12.7.blif
time = 1494967698 us
--------------- round 115 ---------------
seed = 2531465778
maxLevel = 4
n1027 is replaced by one with estimated error 0.01298
error = 0.01298
area = 2119
delay = 12.7
#gates = 854
output circuit appNtk/alu4_115_0.01298_2119_12.7.blif
time = 1502155938 us
--------------- round 116 ---------------
seed = 2531465778
maxLevel = 4
n572 is replaced by zero with estimated error 0.01298
error = 0.01298
area = 2117
delay = 12.7
#gates = 853
output circuit appNtk/alu4_116_0.01298_2117_12.7.blif
time = 1509276219 us
--------------- round 117 ---------------
seed = 2531465778
maxLevel = 4
n191 is replaced by zero with estimated error 0.01306
error = 0.01306
area = 2114
delay = 12.7
#gates = 852
output circuit appNtk/alu4_117_0.01306_2114_12.7.blif
time = 1516377815 us
--------------- round 118 ---------------
seed = 2531465778
maxLevel = 4
n1042 is replaced by n890 with inverter with estimated error 0.0133
error = 0.0133
area = 2108
delay = 12.7
#gates = 850
output circuit appNtk/alu4_118_0.0133_2108_12.7.blif
time = 1523464781 us
--------------- round 119 ---------------
seed = 2531465778
maxLevel = 4
n894 is replaced by n1139 with estimated error 0.0133
error = 0.0133
area = 2105
delay = 12.7
#gates = 849
output circuit appNtk/alu4_119_0.0133_2105_12.7.blif
time = 1530516682 us
--------------- round 120 ---------------
seed = 2531465778
maxLevel = 4
n592 is replaced by n845 with estimated error 0.01349
error = 0.01349
area = 2098
delay = 12.7
#gates = 847
output circuit appNtk/alu4_120_0.01349_2098_12.7.blif
time = 1537554635 us
--------------- round 121 ---------------
seed = 2531465778
maxLevel = 4
n1036 is replaced by one with estimated error 0.01351
error = 0.01351
area = 2096
delay = 12.7
#gates = 846
output circuit appNtk/alu4_121_0.01351_2096_12.7.blif
time = 1544554099 us
--------------- round 122 ---------------
seed = 2531465778
maxLevel = 4
n586 is replaced by n322 with inverter with estimated error 0.01367
error = 0.01367
area = 2092
delay = 12.7
#gates = 845
output circuit appNtk/alu4_122_0.01367_2092_12.7.blif
time = 1551531279 us
--------------- round 123 ---------------
seed = 2531465778
maxLevel = 4
n1044 is replaced by zero with estimated error 0.01375
error = 0.01375
area = 2090
delay = 12.7
#gates = 844
output circuit appNtk/alu4_123_0.01375_2090_12.7.blif
time = 1558492646 us
--------------- round 124 ---------------
seed = 2531465778
maxLevel = 4
n1043 is replaced by zero with estimated error 0.01375
error = 0.01375
area = 2089
delay = 12.7
#gates = 843
output circuit appNtk/alu4_124_0.01375_2089_12.7.blif
time = 1565441461 us
--------------- round 125 ---------------
seed = 2531465778
maxLevel = 4
n934 is replaced by zero with estimated error 0.01397
error = 0.01397
area = 2081
delay = 12.7
#gates = 840
output circuit appNtk/alu4_125_0.01397_2081_12.7.blif
time = 1572369158 us
--------------- round 126 ---------------
seed = 2531465778
maxLevel = 4
n1122 is replaced by zero with estimated error 0.01405
error = 0.01405
area = 2079
delay = 12.7
#gates = 839
output circuit appNtk/alu4_126_0.01405_2079_12.7.blif
time = 1579251786 us
--------------- round 127 ---------------
seed = 2531465778
maxLevel = 4
n1032 is replaced by one with estimated error 0.01442
error = 0.01442
area = 2070
delay = 12.7
#gates = 836
output circuit appNtk/alu4_127_0.01442_2070_12.7.blif
time = 1586121662 us
--------------- round 128 ---------------
seed = 2531465778
maxLevel = 4
n564 is replaced by zero with estimated error 0.01468
error = 0.01468
area = 2064
delay = 12.7
#gates = 834
output circuit appNtk/alu4_128_0.01468_2064_12.7.blif
time = 1592938327 us
--------------- round 129 ---------------
seed = 2531465778
maxLevel = 4
n344 is replaced by n443 with estimated error 0.01481
error = 0.01481
area = 2061
delay = 12.7
#gates = 833
output circuit appNtk/alu4_129_0.01481_2061_12.7.blif
time = 1599730286 us
--------------- round 130 ---------------
seed = 2531465778
maxLevel = 4
n776 is replaced by n178 with estimated error 0.01494
error = 0.01494
area = 2058
delay = 12.7
#gates = 832
output circuit appNtk/alu4_130_0.01494_2058_12.7.blif
time = 1606508295 us
--------------- round 131 ---------------
seed = 2531465778
maxLevel = 4
n1074 is replaced by zero with estimated error 0.01516
error = 0.01516
area = 2053
delay = 12.7
#gates = 830
output circuit appNtk/alu4_131_0.01516_2053_12.7.blif
time = 1613266463 us
--------------- round 132 ---------------
seed = 2531465778
maxLevel = 4
n1131 is replaced by one with estimated error 0.01534
error = 0.01534
area = 2049
delay = 12.7
#gates = 829
output circuit appNtk/alu4_132_0.01534_2049_12.7.blif
time = 1619989001 us
--------------- round 133 ---------------
seed = 2531465778
maxLevel = 4
n921 is replaced by one with estimated error 0.01543
error = 0.01543
area = 2047
delay = 12.7
#gates = 828
output circuit appNtk/alu4_133_0.01543_2047_12.7.blif
time = 1626693522 us
--------------- round 134 ---------------
seed = 2531465778
maxLevel = 4
n1090 is replaced by one with estimated error 0.017
error = 0.017
area = 2010
delay = 12.7
#gates = 816
output circuit appNtk/alu4_134_0.017_2010_12.7.blif
time = 1633379777 us
--------------- round 135 ---------------
seed = 2531465778
maxLevel = 4
n920 is replaced by one with estimated error 0.01722
error = 0.01722
area = 1997
delay = 12.7
#gates = 810
output circuit appNtk/alu4_135_0.01722_1997_12.7.blif
time = 1639869952 us
--------------- round 136 ---------------
seed = 2531465778
maxLevel = 4
n923 is replaced by zero with estimated error 0.0177
error = 0.0177
area = 1982
delay = 12.7
#gates = 804
output circuit appNtk/alu4_136_0.0177_1982_12.7.blif
time = 1646270178 us
--------------- round 137 ---------------
seed = 2531465778
maxLevel = 4
n910 is replaced by zero with estimated error 0.0177
error = 0.0177
area = 1978
delay = 12.7
#gates = 802
output circuit appNtk/alu4_137_0.0177_1978_12.7.blif
time = 1652580137 us
--------------- round 138 ---------------
seed = 2531465778
maxLevel = 4
n352 is replaced by one with estimated error 0.01774
error = 0.01774
area = 1976
delay = 12.7
#gates = 801
output circuit appNtk/alu4_138_0.01774_1976_12.7.blif
time = 1658873752 us
--------------- round 139 ---------------
seed = 2531465778
maxLevel = 4
n312 is replaced by one with estimated error 0.01788
error = 0.01788
area = 1972
delay = 12.7
#gates = 800
output circuit appNtk/alu4_139_0.01788_1972_12.7.blif
time = 1665143515 us
--------------- round 140 ---------------
seed = 2531465778
maxLevel = 4
n742 is replaced by one with estimated error 0.01809
error = 0.01809
area = 1966
delay = 12.7
#gates = 798
output circuit appNtk/alu4_140_0.01809_1966_12.7.blif
time = 1671399565 us
--------------- round 141 ---------------
seed = 2531465778
maxLevel = 4
n860 is replaced by one with estimated error 0.01882
error = 0.01882
area = 1948
delay = 12.7
#gates = 790
output circuit appNtk/alu4_141_0.01882_1948_12.7.blif
time = 1677621867 us
--------------- round 142 ---------------
seed = 2531465778
maxLevel = 4
n845 is replaced by zero with estimated error 0.01882
error = 0.01882
area = 1946
delay = 12.7
#gates = 789
output circuit appNtk/alu4_142_0.01882_1946_12.7.blif
time = 1683718579 us
--------------- round 143 ---------------
seed = 2531465778
maxLevel = 4
n1045 is replaced by one with estimated error 0.01903
error = 0.01903
area = 1937
delay = 12.7
#gates = 786
output circuit appNtk/alu4_143_0.01903_1937_12.7.blif
time = 1689800416 us
--------------- round 144 ---------------
seed = 2531465778
maxLevel = 4
n1121 is replaced by zero with estimated error 0.01944
error = 0.01944
area = 1927
delay = 12.7
#gates = 782
output circuit appNtk/alu4_144_0.01944_1927_12.7.blif
time = 1695838191 us
--------------- round 145 ---------------
seed = 2531465778
maxLevel = 4
n1123 is replaced by n724 with estimated error 0.01957
error = 0.01957
area = 1923
delay = 12.7
#gates = 780
output circuit appNtk/alu4_145_0.01957_1923_12.7.blif
time = 1701806496 us
--------------- round 146 ---------------
seed = 2531465778
maxLevel = 4
n917 is replaced by n512 with estimated error 0.0197
error = 0.0197
area = 1920
delay = 12.7
#gates = 778
output circuit appNtk/alu4_146_0.0197_1920_12.7.blif
time = 1707743165 us
--------------- round 147 ---------------
seed = 2531465778
maxLevel = 4
n490 is replaced by zero with estimated error 0.01984
error = 0.01984
area = 1917
delay = 12.7
#gates = 777
output circuit appNtk/alu4_147_0.01984_1917_12.7.blif
time = 1713657739 us
--------------- round 148 ---------------
seed = 2531465778
maxLevel = 4
n362 is replaced by n422 with estimated error 0.01998
error = 0.01998
area = 1914
delay = 12.7
#gates = 776
output circuit appNtk/alu4_148_0.01998_1914_12.7.blif
time = 1719559024 us
--------------- round 149 ---------------
seed = 2531465778
maxLevel = 4
n361 is replaced by n336 with estimated error 0.01998
error = 0.01998
area = 1911
delay = 12.7
#gates = 774
output circuit appNtk/alu4_149_0.01998_1911_12.7.blif
time = 1725454341 us
--------------- round 150 ---------------
seed = 2531465778
maxLevel = 4
n732 is replaced by n365 with inverter with estimated error 0.02032
error = 0.02032
area = 1904
delay = 12.7
#gates = 772
output circuit appNtk/alu4_150_0.02032_1904_12.7.blif
time = 1731311783 us
--------------- round 151 ---------------
seed = 2531465778
maxLevel = 4
n265 is replaced by n171 with estimated error 0.02081
error = 0.02081
area = 1894
delay = 12.7
#gates = 768
output circuit appNtk/alu4_151_0.02081_1894_12.7.blif
time = 1737140370 us
--------------- round 152 ---------------
seed = 2531465778
maxLevel = 4
n259 is replaced by zero with estimated error 0.02087
error = 0.02087
area = 1891
delay = 12.7
#gates = 767
output circuit appNtk/alu4_152_0.02087_1891_12.7.blif
time = 1742907458 us
--------------- round 153 ---------------
seed = 2531465778
maxLevel = 4
n761 is replaced by one with estimated error 0.02151
error = 0.02151
area = 1878
delay = 12.7
#gates = 761
output circuit appNtk/alu4_153_0.02151_1878_12.7.blif
time = 1748663362 us
--------------- round 154 ---------------
seed = 2531465778
maxLevel = 4
n195 is replaced by zero with estimated error 0.02151
error = 0.02151
area = 1877
delay = 12.7
#gates = 760
output circuit appNtk/alu4_154_0.02151_1877_12.7.blif
time = 1754324773 us
--------------- round 155 ---------------
seed = 2531465778
maxLevel = 4
n244 is replaced by one with estimated error 0.02167
error = 0.02167
area = 1873
delay = 12.7
#gates = 758
output circuit appNtk/alu4_155_0.02167_1873_12.7.blif
time = 1759969577 us
--------------- round 156 ---------------
seed = 2531465778
maxLevel = 4
n501 is replaced by one with estimated error 0.02247
error = 0.02247
area = 1857
delay = 12.7
#gates = 752
output circuit appNtk/alu4_156_0.02247_1857_12.7.blif
time = 1765583496 us
--------------- round 157 ---------------
seed = 2531465778
maxLevel = 4
n258 is replaced by one with estimated error 0.02317
error = 0.02317
area = 1843
delay = 12.7
#gates = 747
output circuit appNtk/alu4_157_0.02317_1843_12.7.blif
time = 1771113311 us
--------------- round 158 ---------------
seed = 2531465778
maxLevel = 4
n279 is replaced by n1017 with estimated error 0.02317
error = 0.02317
area = 1839
delay = 12.7
#gates = 746
output circuit appNtk/alu4_158_0.02317_1839_12.7.blif
time = 1776571218 us
--------------- round 159 ---------------
seed = 2531465778
maxLevel = 4
n531 is replaced by one with estimated error 0.02343
error = 0.02343
area = 1834
delay = 12.7
#gates = 744
output circuit appNtk/alu4_159_0.02343_1834_12.7.blif
time = 1782014561 us
--------------- round 160 ---------------
seed = 2531465778
maxLevel = 4
n185 is replaced by n1061 with estimated error 0.02365
error = 0.02365
area = 1828
delay = 12.7
#gates = 741
output circuit appNtk/alu4_160_0.02365_1828_12.7.blif
time = 1787425816 us
--------------- round 161 ---------------
seed = 2531465778
maxLevel = 4
n213 is replaced by n139 with estimated error 0.02446
error = 0.02446
area = 1805
delay = 12.7
#gates = 732
output circuit appNtk/alu4_161_0.02446_1805_12.7.blif
time = 1792793597 us
--------------- round 162 ---------------
seed = 2531465778
maxLevel = 4
n252 is replaced by n1019 with estimated error 0.0243
error = 0.0243
area = 1782
delay = 12.7
#gates = 724
output circuit appNtk/alu4_162_0.0243_1782_12.7.blif
time = 1798002981 us
--------------- round 163 ---------------
seed = 2531465778
maxLevel = 4
n220 is replaced by n1019 with estimated error 0.02357
error = 0.02357
area = 1779
delay = 12.7
#gates = 723
output circuit appNtk/alu4_163_0.02357_1779_12.7.blif
time = 1803101190 us
--------------- round 164 ---------------
seed = 2531465778
maxLevel = 4
n158 is replaced by n156 with estimated error 0.02357
error = 0.02357
area = 1769
delay = 12.7
#gates = 719
output circuit appNtk/alu4_164_0.02357_1769_12.7.blif
time = 1808179022 us
--------------- round 165 ---------------
seed = 2531465778
maxLevel = 4
n145 is replaced by n168 with estimated error 0.02357
error = 0.02357
area = 1760
delay = 12.7
#gates = 716
output circuit appNtk/alu4_165_0.02357_1760_12.7.blif
time = 1813189706 us
--------------- round 166 ---------------
seed = 2531465778
maxLevel = 4
n163 is replaced by one with estimated error 0.02357
error = 0.02357
area = 1757
delay = 12.7
#gates = 714
output circuit appNtk/alu4_166_0.02357_1757_12.7.blif
time = 1818150808 us
--------------- round 167 ---------------
seed = 2531465778
maxLevel = 4
n657 is replaced by one with estimated error 0.02372
error = 0.02372
area = 1752
delay = 12.7
#gates = 711
output circuit appNtk/alu4_167_0.02372_1752_12.7.blif
time = 1823081093 us
--------------- round 168 ---------------
seed = 2531465778
maxLevel = 4
n959 is replaced by one with estimated error 0.02416
error = 0.02416
area = 1742
delay = 12.7
#gates = 708
output circuit appNtk/alu4_168_0.02416_1742_12.7.blif
time = 1827977488 us
--------------- round 169 ---------------
seed = 2531465778
maxLevel = 4
n664 is replaced by n1033 with estimated error 0.02464
error = 0.02464
area = 1732
delay = 12.7
#gates = 704
output circuit appNtk/alu4_169_0.02464_1732_12.7.blif
time = 1832823862 us
--------------- round 170 ---------------
seed = 2531465778
maxLevel = 4
n612 is replaced by zero with estimated error 0.02495
error = 0.02495
area = 1726
delay = 12.7
#gates = 702
output circuit appNtk/alu4_170_0.02495_1726_12.7.blif
time = 1837619370 us
--------------- round 171 ---------------
seed = 2531465778
maxLevel = 4
n1033 is replaced by one with estimated error 0.02495
error = 0.02495
area = 1724
delay = 12.7
#gates = 701
output circuit appNtk/alu4_171_0.02495_1724_12.7.blif
time = 1842380464 us
--------------- round 172 ---------------
seed = 2531465778
maxLevel = 4
n1030 is replaced by one with estimated error 0.0257
error = 0.0257
area = 1708
delay = 12.7
#gates = 694
output circuit appNtk/alu4_172_0.0257_1708_12.7.blif
time = 1847129704 us
--------------- round 173 ---------------
seed = 2531465778
maxLevel = 4
n762 is replaced by one with estimated error 0.02596
error = 0.02596
area = 1703
delay = 12.7
#gates = 692
output circuit appNtk/alu4_173_0.02596_1703_12.7.blif
time = 1851787759 us
--------------- round 174 ---------------
seed = 2531465778
maxLevel = 4
n410 is replaced by n1056 with estimated error 0.02612
error = 0.02612
area = 1700
delay = 12.7
#gates = 691
output circuit appNtk/alu4_174_0.02612_1700_12.7.blif
time = 1856417432 us
--------------- round 175 ---------------
seed = 2531465778
maxLevel = 4
n914 is replaced by n443 with estimated error 0.02623
error = 0.02623
area = 1698
delay = 12.7
#gates = 690
output circuit appNtk/alu4_175_0.02623_1698_12.7.blif
time = 1861029801 us
--------------- round 176 ---------------
seed = 2531465778
maxLevel = 4
n1039 is replaced by zero with estimated error 0.02647
error = 0.02647
area = 1694
delay = 12.7
#gates = 688
output circuit appNtk/alu4_176_0.02647_1694_12.7.blif
time = 1865632151 us
--------------- round 177 ---------------
seed = 2531465778
maxLevel = 4
n393 is replaced by one with estimated error 0.02665
error = 0.02665
area = 1691
delay = 12.7
#gates = 687
output circuit appNtk/alu4_177_0.02665_1691_12.7.blif
time = 1870209926 us
--------------- round 178 ---------------
seed = 2531465778
maxLevel = 4
n358 is replaced by n149 with estimated error 0.02684
error = 0.02684
area = 1688
delay = 12.7
#gates = 686
output circuit appNtk/alu4_178_0.02684_1688_12.7.blif
time = 1874772331 us
--------------- round 179 ---------------
seed = 2531465778
maxLevel = 4
n1063 is replaced by one with estimated error 0.02716
error = 0.02716
area = 1683
delay = 12.7
#gates = 684
output circuit appNtk/alu4_179_0.02716_1683_12.7.blif
time = 1879317637 us
--------------- round 180 ---------------
seed = 2531465778
maxLevel = 4
n719 is replaced by one with estimated error 0.02729
error = 0.02729
area = 1681
delay = 12.7
#gates = 683
output circuit appNtk/alu4_180_0.02729_1681_12.7.blif
time = 1883831605 us
--------------- round 181 ---------------
seed = 2531465778
maxLevel = 4
n888 is replaced by n821 with estimated error 0.02756
error = 0.02756
area = 1677
delay = 12.7
#gates = 682
output circuit appNtk/alu4_181_0.02756_1677_12.7.blif
time = 1888335993 us
--------------- round 182 ---------------
seed = 2531465778
maxLevel = 4
n889 is replaced by one with estimated error 0.02777
error = 0.02781
area = 1673
delay = 12.7
#gates = 681
output circuit appNtk/alu4_182_0.02781_1673_12.7.blif
time = 1892822039 us
--------------- round 183 ---------------
seed = 2531465778
maxLevel = 4
n366 is replaced by n1141 with estimated error 0.02802
error = 0.02802
area = 1670
delay = 12.7
#gates = 680
output circuit appNtk/alu4_183_0.02802_1670_12.7.blif
time = 1897295900 us
--------------- round 184 ---------------
seed = 2531465778
maxLevel = 4
n646 is replaced by n643 with estimated error 0.02893
error = 0.02893
area = 1658
delay = 12.7
#gates = 675
output circuit appNtk/alu4_184_0.02893_1658_12.7.blif
time = 1901753693 us
--------------- round 185 ---------------
seed = 2531465778
maxLevel = 4
n575 is replaced by n556 with estimated error 0.02916
error = 0.02916
area = 1655
delay = 12.7
#gates = 674
output circuit appNtk/alu4_185_0.02916_1655_12.7.blif
time = 1906138788 us
--------------- round 186 ---------------
seed = 2531465778
maxLevel = 4
n215 is replaced by one with estimated error 0.02947
error = 0.02947
area = 1651
delay = 12.7
#gates = 673
output circuit appNtk/alu4_186_0.02947_1651_12.7.blif
time = 1910509117 us
--------------- round 187 ---------------
seed = 2531465778
maxLevel = 4
n363 is replaced by n88 with estimated error 0.02961
error = 0.02961
area = 1649
delay = 12.7
#gates = 672
output circuit appNtk/alu4_187_0.02961_1649_12.7.blif
time = 1914865866 us
--------------- round 188 ---------------
seed = 2531465778
maxLevel = 4
n216 is replaced by n971 with estimated error 0.02986
error = 0.02986
area = 1646
delay = 12.7
#gates = 671
output circuit appNtk/alu4_188_0.02986_1646_12.7.blif
time = 1919213492 us
--------------- round 189 ---------------
seed = 2531465778
maxLevel = 4
n217 is replaced by zero with estimated error 0.02998
error = 0.02998
area = 1643
delay = 12.7
#gates = 670
output circuit appNtk/alu4_189_0.02998_1643_12.7.blif
time = 1923550111 us
--------------- round 190 ---------------
seed = 2531465778
maxLevel = 4
exceed error bound
