<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="215800001fs"></ZoomEndTime>
      <Cursor1Time time="84900000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="179"></NameColumnWidth>
      <ValueColumnWidth column_width="179"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="22" />
   <wvobject fp_name="/testbench/RegDst" type="logic">
      <obj_property name="ElementShortName">RegDst</obj_property>
      <obj_property name="ObjectShortName">RegDst</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/Branch" type="logic">
      <obj_property name="ElementShortName">Branch</obj_property>
      <obj_property name="ObjectShortName">Branch</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/MemRead" type="logic">
      <obj_property name="ElementShortName">MemRead</obj_property>
      <obj_property name="ObjectShortName">MemRead</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/MemtoReg" type="logic">
      <obj_property name="ElementShortName">MemtoReg</obj_property>
      <obj_property name="ObjectShortName">MemtoReg</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/ALUOp" type="logic">
      <obj_property name="ElementShortName">ALUOp</obj_property>
      <obj_property name="ObjectShortName">ALUOp</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/MemWrite" type="logic">
      <obj_property name="ElementShortName">MemWrite</obj_property>
      <obj_property name="ObjectShortName">MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/ALUSrc" type="logic">
      <obj_property name="ElementShortName">ALUSrc</obj_property>
      <obj_property name="ObjectShortName">ALUSrc</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/RegWrite" type="logic">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/A" type="array">
      <obj_property name="ElementShortName">A[31:0]</obj_property>
      <obj_property name="ObjectShortName">A[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="group222" type="group">
      <obj_property name="label">B[31:0]</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="group221" type="group">
         <obj_property name="label">New Group</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject fp_name="/testbench/B" type="array">
            <obj_property name="ElementShortName">B[31:0]</obj_property>
            <obj_property name="ObjectShortName">B[31:0]</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/testbench/result" type="array">
      <obj_property name="ElementShortName">result[31:0]</obj_property>
      <obj_property name="ObjectShortName">result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/Breg" type="array">
      <obj_property name="ElementShortName">Breg[31:0]</obj_property>
      <obj_property name="ObjectShortName">Breg[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/ReadData" type="array">
      <obj_property name="ElementShortName">ReadData[31:0]</obj_property>
      <obj_property name="ObjectShortName">ReadData[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/WriteData" type="array">
      <obj_property name="ElementShortName">WriteData[31:0]</obj_property>
      <obj_property name="ObjectShortName">WriteData[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/Wdest" type="array">
      <obj_property name="ElementShortName">Wdest[4:0]</obj_property>
      <obj_property name="ObjectShortName">Wdest[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/progCount" type="array">
      <obj_property name="ElementShortName">progCount[31:0]</obj_property>
      <obj_property name="ObjectShortName">progCount[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/newPC" type="array">
      <obj_property name="ElementShortName">newPC[31:0]</obj_property>
      <obj_property name="ObjectShortName">newPC[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/Op" type="array">
      <obj_property name="ElementShortName">Op[2:0]</obj_property>
      <obj_property name="ObjectShortName">Op[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/pcInc" type="array">
      <obj_property name="ElementShortName">pcInc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pcInc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/addrExt" type="array">
      <obj_property name="ElementShortName">addrExt[31:0]</obj_property>
      <obj_property name="ObjectShortName">addrExt[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/instruction" type="array">
      <obj_property name="ElementShortName">instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[31:0]</obj_property>
   </wvobject>
</wave_config>
