#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_00000120061b1fc0 .scope module, "string_top_tb" "string_top_tb" 2 3;
 .timescale -9 -12;
v000001200620b7d0_0 .var "a", 0 0;
v000001200620c8f0_0 .var "b", 0 0;
v000001200620e790_0 .var "clk", 0 0;
v000001200620d4d0_0 .var "reset", 0 0;
v000001200620ca30_0 .var "start", 0 0;
v000001200620db10_0 .net "y_val", 0 0, v000001200620ad30_0;  1 drivers
E_0000012006195760 .event negedge, v00000120061a1430_0;
S_00000120061b2150 .scope module, "DUT" "string_top" 2 9, 3 1 0, S_00000120061b1fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /OUTPUT 1 "y_val";
L_00000120061b2a80 .functor XOR 1, v000001200620b7d0_0, v000001200620c8f0_0, C4<0>, C4<0>;
L_00000120061b29a0 .functor NOT 1, L_00000120061b2a80, C4<0>, C4<0>, C4<0>;
v000001200620b370_0 .net *"_ivl_0", 0 0, L_00000120061b2a80;  1 drivers
v000001200620b230_0 .net "a", 0 0, v000001200620b7d0_0;  1 drivers
v000001200620b2d0_0 .net "b", 0 0, v000001200620c8f0_0;  1 drivers
v000001200620b690_0 .net "clk", 0 0, v000001200620e790_0;  1 drivers
v000001200620b410_0 .net "datapath_in1", 3 0, v00000120061ae850_0;  1 drivers
L_000001200620e8b8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001200620aab0_0 .net "datapath_in2", 3 0, L_000001200620e8b8;  1 drivers
v000001200620b4b0_0 .net "datapath_out", 0 0, L_000001200620cad0;  1 drivers
v000001200620ab50_0 .net "reset", 0 0, v000001200620d4d0_0;  1 drivers
v000001200620b550_0 .net "start", 0 0, v000001200620ca30_0;  1 drivers
v000001200620abf0_0 .net "x_val", 0 0, L_00000120061b29a0;  1 drivers
v000001200620ac90_0 .net "y_val", 0 0, v000001200620ad30_0;  alias, 1 drivers
S_00000120061ae490 .scope module, "controller1" "string_controller" 3 13, 4 1 0, S_00000120061b2150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "x_val";
    .port_info 4 /OUTPUT 1 "y_val";
    .port_info 5 /OUTPUT 4 "datapath_in1";
    .port_info 6 /OUTPUT 4 "datapath_in2";
    .port_info 7 /INPUT 1 "datapath_out";
P_000001200619eb20 .param/l "A" 0 4 12, C4<0000>;
P_000001200619eb58 .param/l "B" 0 4 13, C4<0001>;
P_000001200619eb90 .param/l "C" 0 4 14, C4<0010>;
P_000001200619ebc8 .param/l "ERROR" 0 4 15, C4<0011>;
v00000120061a1430_0 .net "clk", 0 0, v000001200620e790_0;  alias, 1 drivers
v00000120061b22e0_0 .net "datapath_in1", 3 0, v00000120061ae850_0;  alias, 1 drivers
v00000120061ad760_0 .net "datapath_in2", 3 0, L_000001200620e8b8;  alias, 1 drivers
v00000120061ad800_0 .net "datapath_out", 0 0, L_000001200620cad0;  alias, 1 drivers
v00000120061ae7b0_0 .var "i_nstate", 3 0;
v00000120061ae850_0 .var "i_pstate", 3 0;
v0000012006172660_0 .var "nstate", 3 0;
v000001200620b730_0 .var "pstate", 3 0;
v000001200620a8d0_0 .net "reset", 0 0, v000001200620d4d0_0;  alias, 1 drivers
v000001200620a970_0 .net "start", 0 0, v000001200620ca30_0;  alias, 1 drivers
v000001200620af10_0 .net "x_val", 0 0, L_00000120061b29a0;  alias, 1 drivers
v000001200620ad30_0 .var "y_val", 0 0;
E_0000012006195220/0 .event anyedge, v000001200620b730_0, v00000120061a1430_0, v000001200620a8d0_0, v000001200620a970_0;
E_0000012006195220/1 .event anyedge, v000001200620af10_0, v000001200620ad30_0, v00000120061ae850_0, v00000120061ad800_0;
E_0000012006195220 .event/or E_0000012006195220/0, E_0000012006195220/1;
E_0000012006195860 .event posedge, v000001200620a8d0_0, v00000120061a1430_0;
S_00000120061ae620 .scope begin, "NSOL" "NSOL" 4 35, 4 35 0, S_00000120061ae490;
 .timescale 0 0;
S_00000120061ad440 .scope begin, "NSL" "NSL" 4 46, 4 46 0, S_00000120061ae620;
 .timescale 0 0;
S_00000120061ad5d0 .scope begin, "OL" "OL" 4 74, 4 74 0, S_00000120061ae620;
 .timescale 0 0;
S_00000120061724d0 .scope begin, "PSR" "PSR" 4 19, 4 19 0, S_00000120061ae490;
 .timescale 0 0;
S_0000012006172700 .scope module, "datapath1" "string_datapath" 3 26, 5 1 0, S_00000120061b2150;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "datapath_in1";
    .port_info 1 /INPUT 4 "datapath_in2";
    .port_info 2 /OUTPUT 1 "datapath_out";
v000001200620afb0_0 .net *"_ivl_0", 31 0, L_000001200620cb70;  1 drivers
v000001200620aa10_0 .net *"_ivl_10", 31 0, L_000001200620dd90;  1 drivers
L_000001200620e900 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001200620b050_0 .net *"_ivl_3", 27 0, L_000001200620e900;  1 drivers
L_000001200620e990 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001200620b0f0_0 .net *"_ivl_4", 31 0, L_000001200620e990;  1 drivers
L_000001200620e948 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001200620add0_0 .net/2u *"_ivl_8", 31 0, L_000001200620e948;  1 drivers
v000001200620b190_0 .net "datapath_in1", 3 0, v00000120061ae850_0;  alias, 1 drivers
v000001200620b5f0_0 .net "datapath_in2", 3 0, L_000001200620e8b8;  alias, 1 drivers
v000001200620ae70_0 .net "datapath_out", 0 0, L_000001200620cad0;  alias, 1 drivers
L_000001200620cb70 .concat [ 4 28 0 0], v00000120061ae850_0, L_000001200620e900;
L_000001200620dd90 .arith/sub 32, L_000001200620e990, L_000001200620e948;
L_000001200620cad0 .cmp/eq 32, L_000001200620cb70, L_000001200620dd90;
    .scope S_00000120061ae490;
T_0 ;
    %wait E_0000012006195860;
    %fork t_1, S_00000120061724d0;
    %jmp t_0;
    .scope S_00000120061724d0;
t_1 ;
    %load/vec4 v000001200620a8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001200620b730_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000120061ae850_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000012006172660_0;
    %assign/vec4 v000001200620b730_0, 0;
    %load/vec4 v00000120061ae7b0_0;
    %assign/vec4 v00000120061ae850_0, 0;
T_0.1 ;
    %end;
    .scope S_00000120061ae490;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_00000120061ae490;
T_1 ;
    %wait E_0000012006195220;
    %fork t_3, S_00000120061ae620;
    %jmp t_2;
    .scope S_00000120061ae620;
t_3 ;
    %load/vec4 v000001200620b730_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 4 38 "$monitor", "pstate = A -> clk = %b, reset = %b, start = %b, x_val = %b, y_val = %b, i = %d\012", v00000120061a1430_0, v000001200620a8d0_0, v000001200620a970_0, v000001200620af10_0, v000001200620ad30_0, v00000120061ae850_0 {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001200620b730_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 4 40 "$monitor", "pstate = B -> clk = %b, reset = %b, start = %b, x_val = %b, y_val = %b, i = %d\012", v00000120061a1430_0, v000001200620a8d0_0, v000001200620a970_0, v000001200620af10_0, v000001200620ad30_0, v00000120061ae850_0 {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001200620b730_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_1.4, 4;
    %vpi_call 4 42 "$monitor", "pstate = C -> clk = %b, reset = %b, start = %b, x_val = %b, y_val = %b, i = %d\012", v00000120061a1430_0, v000001200620a8d0_0, v000001200620a970_0, v000001200620af10_0, v000001200620ad30_0, v00000120061ae850_0 {0 0 0};
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %load/vec4 v000001200620b730_0;
    %store/vec4 v0000012006172660_0, 0, 4;
    %fork t_5, S_00000120061ad440;
    %jmp t_4;
    .scope S_00000120061ad440;
t_5 ;
    %load/vec4 v000001200620b730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000012006172660_0, 0, 4;
    %jmp T_1.10;
T_1.6 ;
    %load/vec4 v000001200620a970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %load/vec4 v000001200620af10_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.13, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_1.14, 8;
T_1.13 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.14, 8;
 ; End of false expr.
    %blend;
T_1.14;
    %store/vec4 v0000012006172660_0, 0, 4;
T_1.11 ;
    %jmp T_1.10;
T_1.7 ;
    %load/vec4 v000001200620af10_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.15, 8;
    %load/vec4 v00000120061ad800_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.17, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_1.18, 9;
T_1.17 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_1.18, 9;
 ; End of false expr.
    %blend;
T_1.18;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %store/vec4 v0000012006172660_0, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %load/vec4 v000001200620af10_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.19, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_1.20, 8;
T_1.19 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.20, 8;
 ; End of false expr.
    %blend;
T_1.20;
    %store/vec4 v0000012006172660_0, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %end;
    .scope S_00000120061ae620;
t_4 %join;
    %fork t_7, S_00000120061ad5d0;
    %jmp t_6;
    .scope S_00000120061ad5d0;
t_7 ;
    %load/vec4 v000001200620b730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000012006172660_0, 0, 4;
    %jmp T_1.25;
T_1.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001200620ad30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000120061ae7b0_0, 0, 4;
    %jmp T_1.25;
T_1.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001200620ad30_0, 0, 1;
    %load/vec4 v00000120061ae850_0;
    %addi 1, 0, 4;
    %store/vec4 v00000120061ae7b0_0, 0, 4;
    %jmp T_1.25;
T_1.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001200620ad30_0, 0, 1;
    %load/vec4 v00000120061ae850_0;
    %addi 1, 0, 4;
    %store/vec4 v00000120061ae7b0_0, 0, 4;
    %jmp T_1.25;
T_1.25 ;
    %pop/vec4 1;
    %end;
    .scope S_00000120061ae620;
t_6 %join;
    %end;
    .scope S_00000120061ae490;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000120061b1fc0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001200620e790_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v000001200620e790_0;
    %inv;
    %store/vec4 v000001200620e790_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_00000120061b1fc0;
T_3 ;
    %vpi_call 2 24 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000120061b1fc0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001200620e790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001200620d4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001200620ca30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001200620b7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001200620c8f0_0, 0;
    %wait E_0000012006195760;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001200620d4d0_0, 0;
    %wait E_0000012006195760;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001200620d4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001200620ca30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001200620b7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001200620c8f0_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000012006195760;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "string_top_tb.sv";
    "string_top.v";
    "string_controller.v";
    "string_datapath.v";
