module rca_clk (clk, a,b,ci,co,s);
	input clk;
	input [31:0] a,b;
	input ci;
	
	output co;
	output s;
	
	reg [31:0] reg_a, reg_b, reg_s;
	reg reg_ci, reg_co;
	
	wire [31:0] wire_s;
	wire wire_co;
	
	always@(posedge clk)
	begin
	
		reg_a  <=a;
		reg_b  <=b;
		reg_ci <=ci;
		reg_s  <= wire_s;
		reg_co <= wire_co;
	end
	
	rca32 u0_rca32 (.a(reg_a), .b(reg_b), .ci(reg_ci), .s(wire_s), .co(wire_co));
	
	assign reg_s = wire_s;
	assign reg_co = wire_co;
	
endmodule
	