{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652841519924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652841519929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 10:38:39 2022 " "Processing started: Wed May 18 10:38:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652841519929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1652841519929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc uart_top -c uart_top " "Command: quartus_drc uart_top -c uart_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1652841519929 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1652841520328 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_top.sdc " "Synopsys Design Constraints File file not found: 'uart_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1652841520367 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1652841520367 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1652841520370 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1652841520370 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " rst_n " "Node  \"rst_n\"" {  } { { "uart_top.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520381 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1652841520381 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 2 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 2 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " rst_n~inputclkctrl " "Node  \"rst_n~inputclkctrl\"" {  } { { "uart_top.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520382 ""} { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "uart_top.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520382 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1652841520382 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " rst_n~inputclkctrl " "Node  \"rst_n~inputclkctrl\"" {  } { { "uart_top.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "uart_top.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_tx:u_uart_tx\|flag " "Node  \"uart_tx:u_uart_tx\|flag\"" {  } { { "uart_tx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_tx.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_rx:u_uart_rx\|flag " "Node  \"uart_rx:u_uart_rx\|flag\"" {  } { { "uart_rx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_rx.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_tx:u_uart_tx\|add_cnt1 " "Node  \"uart_tx:u_uart_tx\|add_cnt1\"" {  } { { "uart_tx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_tx.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_rx:u_uart_rx\|add_cnt1 " "Node  \"uart_rx:u_uart_rx\|add_cnt1\"" {  } { { "uart_rx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_rx.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_rx:u_uart_rx\|end_cnt1 " "Node  \"uart_rx:u_uart_rx\|end_cnt1\"" {  } { { "uart_rx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_rx.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_rx:u_uart_rx\|cnt1\[2\] " "Node  \"uart_rx:u_uart_rx\|cnt1\[2\]\"" {  } { { "uart_rx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_rx.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_rx:u_uart_rx\|cnt1\[0\] " "Node  \"uart_rx:u_uart_rx\|cnt1\[0\]\"" {  } { { "uart_rx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_rx.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_rx:u_uart_rx\|cnt1\[1\] " "Node  \"uart_rx:u_uart_rx\|cnt1\[1\]\"" {  } { { "uart_rx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_rx.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_rx:u_uart_rx\|cnt1\[3\] " "Node  \"uart_rx:u_uart_rx\|cnt1\[3\]\"" {  } { { "uart_rx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_rx.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_rx:u_uart_rx\|dout_vld " "Node  \"uart_rx:u_uart_rx\|dout_vld\"" {  } { { "uart_rx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_rx.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_rx:u_uart_rx\|rx2 " "Node  \"uart_rx:u_uart_rx\|rx2\"" {  } { { "uart_rx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_rx.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_tx:u_uart_tx\|cnt1\[0\] " "Node  \"uart_tx:u_uart_tx\|cnt1\[0\]\"" {  } { { "uart_tx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_tx.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_tx:u_uart_tx\|cnt1\[1\] " "Node  \"uart_tx:u_uart_tx\|cnt1\[1\]\"" {  } { { "uart_tx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_tx.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_tx:u_uart_tx\|end_cnt1 " "Node  \"uart_tx:u_uart_tx\|end_cnt1\"" {  } { { "uart_tx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_tx.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_rx:u_uart_rx\|cnt0\[5\] " "Node  \"uart_rx:u_uart_rx\|cnt0\[5\]\"" {  } { { "uart_rx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_rx.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_tx:u_uart_tx\|cnt1\[3\] " "Node  \"uart_tx:u_uart_tx\|cnt1\[3\]\"" {  } { { "uart_tx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_tx.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_tx:u_uart_tx\|cnt1\[2\] " "Node  \"uart_tx:u_uart_tx\|cnt1\[2\]\"" {  } { { "uart_tx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_tx.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_rx:u_uart_rx\|always4~1 " "Node  \"uart_rx:u_uart_rx\|always4~1\"" {  } { { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_tx:u_uart_tx\|cnt0\[5\] " "Node  \"uart_tx:u_uart_tx\|cnt0\[5\]\"" {  } { { "uart_tx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_tx.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_rx:u_uart_rx\|Equal0~5 " "Node  \"uart_rx:u_uart_rx\|Equal0~5\"" {  } { { "uart_rx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_rx.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_tx:u_uart_tx\|Equal0~5 " "Node  \"uart_tx:u_uart_tx\|Equal0~5\"" {  } { { "uart_tx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_tx.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_rx:u_uart_rx\|Equal0~3 " "Node  \"uart_rx:u_uart_rx\|Equal0~3\"" {  } { { "uart_rx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_rx.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_tx:u_uart_tx\|cnt0\[0\] " "Node  \"uart_tx:u_uart_tx\|cnt0\[0\]\"" {  } { { "uart_tx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_tx.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_rx:u_uart_rx\|cnt0\[2\] " "Node  \"uart_rx:u_uart_rx\|cnt0\[2\]\"" {  } { { "uart_rx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_rx.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_tx:u_uart_tx\|cnt0\[3\] " "Node  \"uart_tx:u_uart_tx\|cnt0\[3\]\"" {  } { { "uart_tx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_tx.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_rx:u_uart_rx\|cnt0\[1\] " "Node  \"uart_rx:u_uart_rx\|cnt0\[1\]\"" {  } { { "uart_rx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_rx.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_tx:u_uart_tx\|cnt0\[2\] " "Node  \"uart_tx:u_uart_tx\|cnt0\[2\]\"" {  } { { "uart_tx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_tx.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_NODES_INFO" " uart_rx:u_uart_rx\|cnt0\[0\] " "Node  \"uart_rx:u_uart_rx\|cnt0\[0\]\"" {  } { { "uart_rx.v" "" { Text "G:/verilog/study/experiment4/uart_top/uart_rx.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verilog/study/experiment4/uart_top/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1652841520383 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1652841520383 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1652841520383 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "52 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 52 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1652841520384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 4 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652841520406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 10:38:40 2022 " "Processing ended: Wed May 18 10:38:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652841520406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652841520406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652841520406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1652841520406 ""}
