Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: pipelined_regfile_3stage.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pipelined_regfile_3stage.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pipelined_regfile_3stage"
Output Format                      : NGC
Target Device                      : xc6slx4-3-csg225

---- Source Options
Top Module Name                    : pipelined_regfile_3stage
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\regfile.v" into library work
Parsing verilog file "define.v" included at line 2.
Parsing module <regfile>.
Analyzing Verilog file "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\pip_stage4.v" into library work
Parsing verilog file "define.v" included at line 2.
Parsing module <pip_stage4>.
Analyzing Verilog file "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\Pipeline_WB_Stage.v" into library work
Parsing verilog file "define.v" included at line 2.
Parsing module <Pipeline_WB_Stage>.
Analyzing Verilog file "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\PCDelay.v" into library work
Parsing verilog file "define.v" included at line 2.
Parsing module <PCDelay>.
Analyzing Verilog file "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\PC.v" into library work
Parsing verilog file "define.v" included at line 1.
Parsing module <PC1>.
Analyzing Verilog file "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\memory.v" into library work
Parsing verilog file "define.v" included at line 1.
Parsing module <memory>.
Analyzing Verilog file "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\ID_EXEstage.v" into library work
Parsing verilog file "define.v" included at line 1.
Parsing module <ID_EXE_stage>.
Analyzing Verilog file "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\DummyReg.v" into library work
Parsing verilog file "define.v" included at line 2.
Parsing module <DummyReg>.
Analyzing Verilog file "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\control.v" into library work
Parsing verilog file "define.v" included at line 3.
Parsing module <control>.
Analyzing Verilog file "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\alu.v" into library work
Parsing verilog file "define.v" included at line 1.
Parsing module <alu>.
Analyzing Verilog file "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\remote_sources\_\try\pipelined_regfile_3stage.v" into library work
Parsing verilog file "define.v" included at line 2.
Parsing module <pipelined_regfile_3stage>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <pipelined_regfile_3stage>.

Elaborating module <PC1>.

Elaborating module <memory>.
"\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\memory.v" Line 47. $write Opening Fileid 0\n
WARNING:HDLCompiler:816 - "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\memory.v" Line 49: System function call feof not supported
WARNING:HDLCompiler:817 - "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\memory.v" Line 62: System task fclose ignored for synthesis

Elaborating module <control>.

Elaborating module <regfile>.

Elaborating module <PCDelay>.

Elaborating module <ID_EXE_stage>.

Elaborating module <alu>.

Elaborating module <pip_stage4>.

Elaborating module <DummyReg>.

Elaborating module <Pipeline_WB_Stage>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pipelined_regfile_3stage>.
    Related source file is "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\remote_sources\_\try\pipelined_regfile_3stage.v".
WARNING:Xst:647 - Input <fileid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit adder for signal <PCIN> created at line 71.
    Found 16-bit adder for signal <res> created at line 137.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 Multiplexer(s).
Unit <pipelined_regfile_3stage> synthesized.

Synthesizing Unit <PC1>.
    Related source file is "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\PC.v".
    Found 16-bit register for signal <currPC>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <PC1> synthesized.

Synthesizing Unit <memory>.
    Related source file is "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\memory.v".
WARNING:Xst:647 - Input <fileid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x16-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 8-bit register for signal <addr_r<7:0>>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <memory> synthesized.

Synthesizing Unit <control>.
    Related source file is "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\control.v".
WARNING:Xst:737 - Found 1-bit latch for signal <alusrc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <regDst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <memWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <memRead>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <memToReg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <branch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluop<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluop<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluop<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jump>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jal>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <wen>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  13 Latch(s).
	inferred   3 Multiplexer(s).
Unit <control> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\regfile.v".
    Found 256-bit register for signal <n0036>.
    Found 16-bit 16-to-1 multiplexer for signal <waddr[3]_regdata[15][15]_wide_mux_2_OUT> created at line 46.
    Found 16-bit 16-to-1 multiplexer for signal <raddr1[3]_regdata[15][15]_wide_mux_24_OUT> created at line 49.
    Found 16-bit 16-to-1 multiplexer for signal <raddr2[3]_regdata[15][15]_wide_mux_27_OUT> created at line 51.
    Found 4-bit comparator equal for signal <waddr[3]_raddr1[3]_equal_24_o> created at line 49
    Found 4-bit comparator equal for signal <waddr[3]_raddr2[3]_equal_27_o> created at line 51
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  22 Multiplexer(s).
Unit <regfile> synthesized.

Synthesizing Unit <PCDelay>.
    Related source file is "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\PCDelay.v".
    Found 16-bit register for signal <PC_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <PCDelay> synthesized.

Synthesizing Unit <ID_EXE_stage>.
    Related source file is "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\ID_EXEstage.v".
    Found 16-bit register for signal <rdata1_out>.
    Found 16-bit register for signal <rdata2_out>.
    Found 16-bit register for signal <imm_out>.
    Found 3-bit register for signal <opcode_out>.
    Found 1-bit register for signal <alusrc_out>.
    Found 1-bit register for signal <wen_out>.
    Found 1-bit register for signal <memWrite_out>.
    Found 1-bit register for signal <memRead_out>.
    Found 1-bit register for signal <memToReg_out>.
    Found 1-bit register for signal <branch_out>.
    Found 16-bit register for signal <PC_out>.
    Found 1-bit register for signal <jal_out>.
    Found 4-bit register for signal <waddr_out>.
    Summary:
	inferred  78 D-type flip-flop(s).
Unit <ID_EXE_stage> synthesized.

Synthesizing Unit <alu>.
    Related source file is "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\alu.v".
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_2_OUT> created at line 26.
    Found 16-bit adder for signal <a[15]_b[15]_add_0_OUT> created at line 25.
    Found 16-bit shifter logical left for signal <a[15]_b[15]_shift_left_4_OUT> created at line 29
    Found 16-bit shifter logical right for signal <a[15]_b[15]_shift_right_5_OUT> created at line 30
    Found 16x16-bit multiplier for signal <n0021> created at line 32.
    Found 16-bit 8-to-1 multiplexer for signal <out> created at line 24.
    Found 16-bit comparator lessequal for signal <n0006> created at line 31
    Found 16-bit comparator equal for signal <zero> created at line 34
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <alu> synthesized.

Synthesizing Unit <pip_stage4>.
    Related source file is "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\pip_stage4.v".
    Found 16-bit register for signal <w_data_out>.
    Found 16-bit register for signal <Rdata2_out>.
    Found 1-bit register for signal <memWrite_out>.
    Found 1-bit register for signal <memRead_out>.
    Found 1-bit register for signal <memToReg_out>.
    Found 1-bit register for signal <wen_out>.
    Found 1-bit register for signal <jal_out>.
    Found 16-bit register for signal <PC_out>.
    Found 4-bit register for signal <w_addr_out>.
    Summary:
	inferred  57 D-type flip-flop(s).
Unit <pip_stage4> synthesized.

Synthesizing Unit <DummyReg>.
    Related source file is "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\DummyReg.v".
    Found 1-bit register for signal <MemtoReg_out>.
    Found 1-bit register for signal <wen_out>.
    Found 16-bit register for signal <PC_out>.
    Found 1-bit register for signal <jal_out>.
    Found 4-bit register for signal <waddr_out>.
    Found 16-bit register for signal <aluout_out>.
    Summary:
	inferred  39 D-type flip-flop(s).
Unit <DummyReg> synthesized.

Synthesizing Unit <Pipeline_WB_Stage>.
    Related source file is "\\ds3.sce.ntu.edu.sg\xd1$\student\chan0727\try3\Pipeline_WB_Stage.v".
    Found 16-bit register for signal <w_data_out>.
    Found 1-bit register for signal <wen_out>.
    Found 1-bit register for signal <jal_out>.
    Found 16-bit register for signal <PC_out>.
    Found 1-bit register for signal <MemtoReg_out>.
    Found 16-bit register for signal <readMem_out>.
    Found 4-bit register for signal <w_addr_out>.
    Summary:
	inferred  55 D-type flip-flop(s).
Unit <Pipeline_WB_Stage> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x16-bit dual-port RAM                              : 2
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 16-bit addsub                                         : 1
# Registers                                            : 40
 1-bit register                                        : 18
 16-bit register                                       : 14
 256-bit register                                      : 1
 3-bit register                                        : 1
 4-bit register                                        : 4
 8-bit register                                        : 2
# Latches                                              : 13
 1-bit latch                                           : 13
# Comparators                                          : 4
 16-bit comparator equal                               : 1
 16-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 2
# Multiplexers                                         : 43
 1-bit 2-to-1 multiplexer                              : 5
 16-bit 16-to-1 multiplexer                            : 3
 16-bit 2-to-1 multiplexer                             : 33
 4-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <imm_out_4> (without init value) has a constant value of 0 in block <PIPE1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imm_out_5> (without init value) has a constant value of 0 in block <PIPE1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imm_out_6> (without init value) has a constant value of 0 in block <PIPE1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imm_out_7> (without init value) has a constant value of 0 in block <PIPE1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imm_out_8> (without init value) has a constant value of 0 in block <PIPE1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imm_out_9> (without init value) has a constant value of 0 in block <PIPE1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imm_out_10> (without init value) has a constant value of 0 in block <PIPE1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imm_out_11> (without init value) has a constant value of 0 in block <PIPE1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imm_out_12> (without init value) has a constant value of 0 in block <PIPE1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imm_out_13> (without init value) has a constant value of 0 in block <PIPE1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imm_out_14> (without init value) has a constant value of 0 in block <PIPE1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imm_out_15> (without init value) has a constant value of 0 in block <PIPE1>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <pipelined_regfile_3stage>.
INFO:Xst:3226 - The RAM <im/Mram_memory> will be implemented as a BLOCK RAM, absorbing the following register(s): <im/addr_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PCOUT<7:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <INST>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <dm/Mram_memory> will be implemented as a BLOCK RAM, absorbing the following register(s): <dm/addr_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <aluout_EXE_DM<7:0>> |          |
    |     diA            | connected to signal <rdata2_EXE_DM> |          |
    |     doA            | connected to signal <readMem>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <pipelined_regfile_3stage> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x16-bit single-port block RAM                      : 2
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 16-bit addsub                                         : 1
# Registers                                            : 517
 Flip-Flops                                            : 517
# Comparators                                          : 4
 16-bit comparator equal                               : 1
 16-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 2
# Multiplexers                                         : 41
 1-bit 2-to-1 multiplexer                              : 3
 16-bit 16-to-1 multiplexer                            : 3
 16-bit 2-to-1 multiplexer                             : 33
 4-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <imm_out_4> in Unit <ID_EXE_stage> is equivalent to the following 11 FFs/Latches, which will be removed : <imm_out_5> <imm_out_6> <imm_out_7> <imm_out_8> <imm_out_9> <imm_out_10> <imm_out_11> <imm_out_12> <imm_out_13> <imm_out_14> <imm_out_15> 
WARNING:Xst:1710 - FF/Latch <imm_out_4> (without init value) has a constant value of 0 in block <ID_EXE_stage>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <PCDelay> ...

Optimizing unit <ID_EXE_stage> ...

Optimizing unit <DummyReg> ...

Optimizing unit <Pipeline_WB_Stage> ...

Optimizing unit <pipelined_regfile_3stage> ...

Optimizing unit <regfile> ...

Optimizing unit <alu> ...

Optimizing unit <control> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pipelined_regfile_3stage, actual ratio is 52.
FlipFlop PIPE1/alusrc_out has been replicated 2 time(s)
FlipFlop PIPE1/imm_out_1 has been replicated 1 time(s)
FlipFlop PIPE1/opcode_out_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop PIPE1/opcode_out_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop PIPE1/opcode_out_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop PIPE1/branch_out has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop PIPE1/alusrc_out has been replicated 1 time(s) to handle iob=true attribute.
Latch C0/regDst has been replicated 1 time(s) to handle iob=true attribute.
Latch C0/jump has been replicated 1 time(s) to handle iob=true attribute.
Latch C0/jr has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <pipelined_regfile_3stage> :
	Found 4-bit shift register for signal <WB/jal_out>.
	Found 4-bit shift register for signal <WB/wen_out>.
	Found 4-bit shift register for signal <WB/MemtoReg_out>.
Unit <pipelined_regfile_3stage> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 501
 Flip-Flops                                            : 501
# Shift Registers                                      : 3
 4-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pipelined_regfile_3stage.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1091
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 28
#      LUT2                        : 29
#      LUT3                        : 71
#      LUT4                        : 38
#      LUT5                        : 347
#      LUT6                        : 309
#      MUXCY                       : 62
#      MUXF7                       : 107
#      MUXF8                       : 48
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 526
#      FDE                         : 3
#      FDR                         : 498
#      FDRE                        : 6
#      FDS                         : 3
#      LD                          : 16
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Shift Registers                  : 3
#      SRLC16E                     : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 315
#      IBUF                        : 1
#      OBUF                        : 314
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx4csg225-3 


Slice Logic Utilization: 
 Number of Slice Registers:             518  out of   4800    10%  
 Number of Slice LUTs:                  827  out of   2400    34%  
    Number used as Logic:               824  out of   2400    34%  
    Number used as Memory:                3  out of   1200     0%  
       Number used as SRL:                3

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    944
   Number with an unused Flip Flop:     426  out of    944    45%  
   Number with an unused LUT:           117  out of    944    12%  
   Number of fully used LUT-FF pairs:   401  out of    944    42%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         317
 Number of bonded IOBs:                 316  out of    132   239% (*) 
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     12     8%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of      8    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 516   |
C0/_n0045<1>(C0/_n0045<1>1:O)      | NONE(*)(C0/aluop_0)    | 16    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.471ns (Maximum Frequency: 154.525MHz)
   Minimum input arrival time before clock: 4.485ns
   Maximum output required time after clock: 9.211ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.471ns (frequency: 154.525MHz)
  Total number of paths / destination ports: 21307 / 545
-------------------------------------------------------------------------
Delay:               6.471ns (Levels of Logic = 3)
  Source:            im/Mram_memory (RAM)
  Destination:       ALU0/Mmult_n0021 (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: im/Mram_memory to ALU0/Mmult_n0021
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO4   67   1.650   1.764  im/Mram_memory (INST_4_OBUF)
     LUT5:I3->O            2   0.203   0.617  RF0/wen_waddr[3]_AND_32_o_SW0 (N26)
     LUT6:I5->O           17   0.205   1.028  RF0/wen_waddr[3]_AND_32_o (RF0/wen_waddr[3]_AND_32_o)
     LUT3:I2->O            3   0.205   0.650  RF0/Mmux_rdata117 (rdata1_0_OBUF)
     DSP48A1:B0                0.149          ALU0/Mmult_n0021
    ----------------------------------------
    Total                      6.471ns (2.412ns logic, 4.059ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 510 / 510
-------------------------------------------------------------------------
Offset:              4.485ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       dm/Mram_memory (RAM)
  Destination Clock: clk rising

  Data Path: rst to dm/Mram_memory
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           509   1.222   2.194  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  dm/Mmux_BUS_000111 (dm/BUS_0001)
     RAMB8BWER:WEAWEL0         0.250          dm/Mram_memory
    ----------------------------------------
    Total                      4.485ns (1.675ns logic, 2.810ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5745 / 299
-------------------------------------------------------------------------
Offset:              9.211ns (Levels of Logic = 4)
  Source:            PIPE1/rdata2_out_1 (FF)
  Destination:       aluout<15> (PAD)
  Source Clock:      clk rising

  Data Path: PIPE1/rdata2_out_1 to aluout<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             24   0.447   1.173  PIPE1/rdata2_out_1 (PIPE1/rdata2_out_1)
     LUT3:I2->O            1   0.205   0.579  Mmux_rdata2_imm_ID_EXE81_1 (Mmux_rdata2_imm_ID_EXE81)
     DSP48A1:A1->M15       1   2.835   0.580  ALU0/Mmult_n0021 (ALU0/n0021<15>)
     LUT6:I5->O            2   0.205   0.616  ALU0/Mmux_out787 (aluout_15_OBUF)
     OBUF:I->O                 2.571          aluout_15_OBUF (aluout<15>)
    ----------------------------------------
    Total                      9.211ns (6.263ns logic, 2.948ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C0/_n0045<1>'
  Total number of paths / destination ports: 227 / 19
-------------------------------------------------------------------------
Offset:              7.857ns (Levels of Logic = 6)
  Source:            C0/regDst (LATCH)
  Destination:       rdata2<15> (PAD)
  Source Clock:      C0/_n0045<1> falling

  Data Path: C0/regDst to rdata2<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.498   0.943  C0/regDst (C0/regDst)
     LUT3:I0->O           64   0.205   1.744  Mmux_RAddr211 (RAddr2<0>)
     LUT6:I4->O            1   0.203   0.000  RF0/Mmux_raddr2[3]_regdata[15][15]_wide_mux_27_OUT_4 (RF0/Mmux_raddr2[3]_regdata[15][15]_wide_mux_27_OUT_4)
     MUXF7:I1->O           1   0.140   0.000  RF0/Mmux_raddr2[3]_regdata[15][15]_wide_mux_27_OUT_3_f7 (RF0/Mmux_raddr2[3]_regdata[15][15]_wide_mux_27_OUT_3_f7)
     MUXF8:I1->O           1   0.152   0.580  RF0/Mmux_raddr2[3]_regdata[15][15]_wide_mux_27_OUT_2_f8 (RF0/raddr2[3]_regdata[15][15]_wide_mux_27_OUT<0>)
     LUT3:I2->O            2   0.205   0.616  RF0/Mmux_rdata217 (rdata2_0_OBUF)
     OBUF:I->O                 2.571          rdata2_0_OBUF (rdata2<0>)
    ----------------------------------------
    Total                      7.857ns (3.974ns logic, 3.883ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock C0/_n0045<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.404|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C0/_n0045<1>   |         |    4.772|         |         |
clk            |    6.471|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.12 secs
 
--> 

Total memory usage is 271592 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    5 (   0 filtered)

