
*** Running vivado
    with args -log design_1_terminal_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_terminal_top_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_terminal_top_0_0.tcl -notrace
Command: synth_design -top design_1_terminal_top_0_0 -part xc7z010clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5012 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 395.746 ; gain = 103.555
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_terminal_top_0_0' [d:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/bd/design_1/ip/design_1_terminal_top_0_0/synth/design_1_terminal_top_0_0.vhd:70]
INFO: [Synth 8-3491] module 'terminal_top' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:34' bound to instance 'U0' of component 'terminal_top' [d:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/bd/design_1/ip/design_1_terminal_top_0_0/synth/design_1_terminal_top_0_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'terminal_top' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:46]
INFO: [Synth 8-3491] module 'clock_div' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:35' bound to instance 'div' of component 'clock_div' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:120]
INFO: [Synth 8-638] synthesizing module 'clock_div' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (1#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fontROM' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:27' bound to instance 'font' of component 'fontROM' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'fontROM' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fontROM' (2#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
WARNING: [Synth 8-5640] Port 'addr' is missing in component declaration [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:47]
INFO: [Synth 8-3491] module 'vga_ctrl' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:5' bound to instance 'vgacontrol' of component 'vga_ctrl' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:135]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
WARNING: [Synth 8-3848] Net addr in module/entity vga_ctrl does not have driver. [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (3#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
INFO: [Synth 8-3491] module 'pixel_pusher' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:36' bound to instance 'PixelOut' of component 'pixel_pusher' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:146]
INFO: [Synth 8-638] synthesizing module 'pixel_pusher' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'pixel_pusher' (4#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:47]
INFO: [Synth 8-3491] module 'pixel_selector' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:5' bound to instance 'PixelSelect' of component 'pixel_selector' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:160]
INFO: [Synth 8-638] synthesizing module 'pixel_selector' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:16]
WARNING: [Synth 8-614] signal 'hcount' is read in the process but is not in the sensitivity list [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:19]
WARNING: [Synth 8-614] signal 'strip' is read in the process but is not in the sensitivity list [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pixel_selector' (5#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:13]
INFO: [Synth 8-3491] module 'Font_Rom_Addr_Gen' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:34' bound to instance 'Font_Addr_Gen' of component 'Font_Rom_Addr_Gen' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Font_Rom_Addr_Gen' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Font_Rom_Addr_Gen' (6#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:43]
INFO: [Synth 8-3491] module 'character_memaddress' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/character_memaddress.vhd:7' bound to instance 'address_generator' of component 'character_memaddress' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:176]
INFO: [Synth 8-638] synthesizing module 'character_memaddress' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/character_memaddress.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'character_memaddress' (7#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/character_memaddress.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'terminal_top' (8#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'design_1_terminal_top_0_0' (9#1) [d:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/bd/design_1/ip/design_1_terminal_top_0_0/synth/design_1_terminal_top_0_0.vhd:70]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port hcount[2]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port hcount[1]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port hcount[0]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port vcount[3]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port vcount[2]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port vcount[1]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port vcount[0]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[9]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[8]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[7]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[6]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[5]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[4]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[9]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[8]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[7]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[6]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[5]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[4]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[3]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vs
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[9]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[8]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[7]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[6]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[5]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[4]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[3]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[2]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[1]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[0]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[31]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[30]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[29]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[28]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[27]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[26]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[25]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[24]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[23]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[22]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[21]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[20]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[19]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[18]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[17]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[16]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[15]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[14]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[13]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[12]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[11]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[10]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[9]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[8]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[7]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[6]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[5]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[4]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[3]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[2]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[1]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 452.207 ; gain = 160.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 452.207 ; gain = 160.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 452.207 ; gain = 160.016
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 770.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 770.863 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.394 . Memory (MB): peak = 773.344 ; gain = 2.480
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 773.344 ; gain = 481.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 773.344 ; gain = 481.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 773.344 ; gain = 481.152
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vcount_internal" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 773.344 ; gain = 481.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fontROM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module vga_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module pixel_pusher 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
Module Font_Rom_Addr_Gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "U0/vgacontrol/vcount_internal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design design_1_terminal_top_0_0 has port memaddr[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_terminal_top_0_0 has port memaddr[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_terminal_top_0_0 has port memaddr[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_terminal_top_0_0 has port memaddr[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_terminal_top_0_0 has port memaddr[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_terminal_top_0_0 has port memaddr[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_terminal_top_0_0 has port memaddr[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_terminal_top_0_0 has port memaddr[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_terminal_top_0_0 has port memaddr[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_terminal_top_0_0 has port memaddr[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_terminal_top_0_0 has port memaddr[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_terminal_top_0_0 has port memaddr[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_terminal_top_0_0 has port memaddr[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_terminal_top_0_0 has port memaddr[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_terminal_top_0_0 has port memaddr[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_terminal_top_0_0 has port memaddr[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_terminal_top_0_0 has port memaddr[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_terminal_top_0_0 has port memaddr[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_terminal_top_0_0 has port memaddr[13] driven by constant 0
INFO: [Synth 8-3886] merging instance 'U0/PixelOut/B_reg[0]' (FD) to 'U0/PixelOut/B_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/PixelOut/B_reg[1]' (FD) to 'U0/PixelOut/B_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/PixelOut/B_reg[2]' (FD) to 'U0/PixelOut/R_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/PixelOut/B_reg[3]' (FD) to 'U0/PixelOut/B_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/PixelOut/G_reg[0]' (FD) to 'U0/PixelOut/R_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/PixelOut/G_reg[1]' (FD) to 'U0/PixelOut/R_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/PixelOut/G_reg[2]' (FD) to 'U0/PixelOut/R_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/PixelOut/G_reg[3]' (FD) to 'U0/PixelOut/G_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/PixelOut/G_reg[4]' (FD) to 'U0/PixelOut/G_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/PixelOut/R_reg[0]' (FD) to 'U0/PixelOut/R_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PixelOut/R_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/PixelOut/R_reg[2]' (FD) to 'U0/PixelOut/R_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/PixelOut/R_reg[3]' (FD) to 'U0/PixelOut/R_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/PixelOut/B_reg[4]' (FD) to 'U0/PixelOut/G_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/PixelOut/G_reg[5]' (FD) to 'U0/PixelOut/R_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 773.344 ; gain = 481.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fontROM:    | ROM_reg    | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0i_0/U0/font/ROM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 777.660 ; gain = 485.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 777.734 ; gain = 485.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fontROM:    | ROM_reg    | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/font/ROM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 797.461 ; gain = 505.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 797.461 ; gain = 505.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 797.461 ; gain = 505.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 797.461 ; gain = 505.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 797.461 ; gain = 505.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 797.461 ; gain = 505.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 797.461 ; gain = 505.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |     2|
|3     |LUT2     |    15|
|4     |LUT3     |     5|
|5     |LUT4     |     8|
|6     |LUT5     |    12|
|7     |LUT6     |    22|
|8     |RAMB18E1 |     1|
|9     |FDRE     |    57|
+------+---------+------+

Report Instance Areas: 
+------+----------------------+---------------------+------+
|      |Instance              |Module               |Cells |
+------+----------------------+---------------------+------+
|1     |top                   |                     |   138|
|2     |  U0                  |terminal_top         |   138|
|3     |    Font_Addr_Gen     |Font_Rom_Addr_Gen    |     4|
|4     |    address_generator |character_memaddress |     8|
|5     |    PixelOut          |pixel_pusher         |     1|
|6     |    div               |clock_div            |    49|
|7     |    font              |fontROM              |     2|
|8     |    vgacontrol        |vga_ctrl             |    74|
+------+----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 797.461 ; gain = 505.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 797.461 ; gain = 184.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 797.461 ; gain = 505.270
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 803.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 803.742 ; gain = 518.820
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.742 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.runs/design_1_terminal_top_0_0_synth_1/design_1_terminal_top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.742 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.runs/design_1_terminal_top_0_0_synth_1/design_1_terminal_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_terminal_top_0_0_utilization_synth.rpt -pb design_1_terminal_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  2 21:50:16 2019...
